.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000010000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000000110000000000
000000000000000010
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000010000
000001111000000000
000000001000000001
000000000000110010
000000000000110000
001000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000001111000000010
000000001000000000

.ipcon_tile 0 1
000000010000000000000111101111111100110000110010001000
000000010000000001000011101101110000110000110000000000
011000000000000111000000010111111100110000110000001001
100000001110001001100011110111100000110000110000000000
000000000010000000000011110001101010110000110000001001
000000000000001111000111111001000000110000110000000000
000000000000000011100010000101001100110000110000001000
000000000000000000100100001001100000110000110010000000
000000000000001111000011101011001010110000110000001000
000000000000010111000100001001110000110000110000000010
000000000000001111100010000001111010110000110010001000
000000000000000011100110010011000000110000110000000000
000000000000000001000000000111111100110000110000001000
000000000000000001000010010001000000110000110000000010
000000000000000000000010110111011100110000110000001000
000000000000000001000011111111010000110000110010000000

.logic_tile 1 1
000000000010000111000111101011001011110000010000000010
000000000000000000100100000001111001100000000000000000
000000000000001111000000001001111111100000010000000010
000000000000001111000011111111101000101000000000000000
000000000100000011100011110011011101101001000000000000
000000000000000000100111011101001000010000000000000001
000000000000000000000000000001111000100000000000000000
000000000000001111000011110001011110110100000000100000
000000000000000011100011101111111010110000010000000010
000000000000000000000100000001001011100000000000000000
000000000000100111000111101101001111101000010010000000
000000000001010000100000001011111111001000000000000000
000000000000001011100111000111111010100000000000000000
000000001010001011100100000111111010110100000000000001
000000000000000011100011101001111110100000010010000000
000000000001000111000010011111111001101000000000000000

.logic_tile 2 1
000000000000000000000011101001101101100000010000000100
000000000000000000000000000011101001100000100000000000
000000000000000011100011110011111000100000000000000010
000000000000000000100011100011111001111000000000000000
000000000000000000000111100001101100100000010000000000
000000000000001111000100001111001011100000100000000100
000101000000000111100000000000000000000010000000000000
000010100000000000100000000011001010000000000000000010
000000000000001111100000000101001100000100000000000000
000000000000000111000000000000000000000000000000000100
000000000000100000000000000101100000000001000000000000
000000000000011001000010010011000000000000000001000000
000000000000000000000011100011011111110000010000000000
000000000000000000000000000011001001010000000000000001
000000000000000000000000000101100000000000000000000000
000000000000001111000000000011000000000001000001000000

.logic_tile 3 1
000000000000000000000111100011001010000000000010000000
000000000000000000000100000000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001001000010000000000100
000000000000000000000000010111101100000000000000000000
000000000000000000000011100000000000000001000000100000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111001100000000100001000000
000000000000000001000000000011000000000001000000000000
000000000000001111000000000011000000000000000001000000
000000000000000000000000000000001100000100000000000000
000000000010000000000000000011000000000000000001000000
000000000000000000000000000001001100000010000000000000
000000000000000000000000000000100000000000000000000100
000000000001000000000000000000000000000000100000000000
000000000000000101000000000011001011000000000001000000

.logic_tile 4 1
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000001001100000000000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000001001100000000100001000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000001000011100010000100100000000
100010100000000000000000001101001110010100000001000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000101000000000000000000000000000000000000000
000010000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000101100000000000001000000000
000000001110000000000000000000100000000000000000001000
011000000000001000000000000111100000000000001000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000110010000001001001100111000000000
010000000000000000000010000000001000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000010110011000000110011000000000000
000000000000000000000000010111001010000000000100000000
000000000000000000000011110000010000001000000000000000
000010000000000001100000000101000000000001000100000000
000001000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000001000010101011111001010000000000000000
110000000001010000000100000001001101000000000010000001
000000000000000000000000001011111001000010000000000000
000000000000000000000000000011101000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001100000001100000001001000000000000000100000000
000000000000000000000010110011000000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110100000000000000000000000011001010000000000000000000
100100000000000000000000000000100000001000000000000100

.logic_tile 13 1
000000000000000001100000000000011110000010000000000000
000000000100000000000000000101001110000000000000000000
011001001010001000000000000000000000000000000100000000
100010000000001111000011111011000000000010000000000000
110000000000001001100000000000000001000000100100000000
100000000000000001000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000010000000000000000000000001000000000010000000000000
000000000000001000000110000011111000110100000000000000
000001000000000001000000001111011010110000000001000000
000000000000000001000000010111011101100000110000000000
000000000000000000000010000111111001000000100001000000
000000000000001000000111100011101110010000000000000000
000000100000000001000000000000001000101001010000000000

.logic_tile 14 1
000000000000000111000000000101001011010000100000000000
000010000000000000000000001101011110100000110000000001
011000000000000000000111000101011110000010100000000000
100000000000000000000100000101101011000011100000000001
110000000000001000000111111001101101111000100100000000
100000000000000101000110100101101011111100000010000000
000000000000000001000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000111101010000110100000000000
000000000000100000000000000001011011000010100010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000000000111101010000001010000000001
000000000000100000100000001101011000001001010000000000

.logic_tile 15 1
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001110000000000000001000
011000000001010000000000000000000000000000001000000000
100000000000100000000000000000001011000000000000000000
010000000000000000000000000111101000001100111000000000
010000000000000000000011110000100000110011000000000000
000000001100000111100000000011101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110001011000000000000000100000000
000000000000000000000000000101100000000001000000000000
000001000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000001000000011111000000000000000100000000
000000001010000000000010000101100000000001000000000000
110000000000000000000000011011100000000000000000000000
100000000000000000000010001111001011000001000000000110

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000111100000000010000100000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111000010000110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000111100000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000110000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000111100111100001001110000000000010000000
000000000000000000000000000000010000000001000000000000
000000000000000000000000001000000000000000000000000001
000000000000000000000000001101001111000010000000000000
000000000000100111100000000111000000000000000000000000
000000000000010000100000000101100000000010000000100000
000001000000100000000000010000000000000000000000000000
000010000000010000000011001111001000000000100010000000
000010100000000000000000000000011100000000000000000000
000001001110000000000000000101000000000100000010000000
000000000000000111000000000000000000000000000010000000
000000000000000000100000001001001111000010000000000000
000001000000100000000000010101101110000000000000000000
000010000000010000000011100000110000001000000010000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001111001001000000100010000000

.logic_tile 23 1
000000000000000000000000001101101111101000010000000000
000000000000001001000000001111001110000000100010000000
000000000000000000000000000011001100000100000000000001
000000100000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000011001101000000100010000000
000000000000001000000000010111101111101000000000000001
000000000000001011000011100111111100100000010000000000
000000000000001000000000010101000000000000000000000001
000000000000011111000011010011000000000001000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000000000000111001010000000100010000000
000000000000001000000111100111111101100000000000000000
000000000000001111000000000011011111110000010001000000
000000000000000111000011100001011111100000000000100000
000000000000001001000100000111011011111000000000000000

.logic_tile 24 1
000000000000000000000000000101001111100000000000000000
000000000001000001000000000001101101110000100000000100
000000000000000000000010000011011101100000000000000000
000000000000000000000100001101111001111000000001000000
000000000000000111000000011101011110111000000000000000
000010000000010000100011101101111100010000000000100000
000000000000000000000011100011101111101000000000000000
000000000000001001000100001101101010100000010000000100
000001000000001000000010000011001011100000010010000000
000000000000000011000010001111111101010000010000000000
000000000000000001000010000111111101100000000010000000
000000000000001001100111101101111101111000000000000000
000000001000000111000010001101011110100000000000000000
000010000000000001100000000011111010110100000000100000
000000000000000001000010000111111101100000000000000000
000000000000000000100111101101011100111000000000000010

.ipcon_tile 25 1
000000010000001111100111101111001100110000110000001000
000000010000001111000100000101110000110000110000100000
011000000000000111000011111111001010110000110010001000
100000000000001111000011100101100000110000110000000000
000000000110000111000000010001001010110000110000001000
000000000001000000000011100111110000110000110001000000
000000000000001111000111100001111110110000110000001000
000000000000001111100011110011010000110000110001000000
000001000000001101000111101111111000110000110000001000
000010000000000111100100001001010000110000110010000000
000000000000000111100000000011111110110000110000001000
000000000000000000100010110001100000110000110000000100
000001000010010011100111011011111010110000110000001000
000000001010000000100011101101010000110000110010000000
000000000000100011100010101001001100110000110000001100
000000000000011111000100000001000000110000110000000000

.ipcon_tile 0 2
000000000000001111100011101001011010110000110000001000
000001000000001111000111111001000000110000110000000001
011000001010001111100111111101001100110000110000001000
100000000000001111100011010001110000110000110001000000
000000000000000001000011111001111110110000110000001001
000000000000001001100111111011100000110000110000000000
000000000000000000000111110001011000110000110000001000
000000000000001111000111110101000000110000110000000100
000000000000000011100000011111111010110000110010001000
000000001110000000000010101101110000110000110000000000
000000000000001111000000010111001010110000110000001000
000000000000000111100011000011100000110000110010000000
000000000000000000000111100011101010110000110010001000
000000000000000000000100001001010000110000110000000000
000000000000011000000010010111111100110000110010001000
000000000000101011000111101001100000110000110000000000

.logic_tile 1 2
000000000000001000000010000001011000100000000000000000
000000000000000011000000000011101000110100000000000001
000000001011000111100000010000011100000100000000000000
000000000000101001100011001001010000000000000000100000
000000000000010000000010001000001000000000000000000000
000000000010000000000100000001010000000010000000000000
000000000000000000000111111001101011101000010000000000
000010100000000000000111010001111011000000100000000001
000000000000000000000111001011011000101000000000000010
000000000000000111000100001101101011011000000000000000
000000000000000000000000000011100000000000000000000000
000000101100000000000010000000101001000000010000000100
000000000000000000000011101001101000101000010000000010
000001000000000000000000001111011111000000010000000000
000000000000000000000111100001100000000001000000000000
000000000000000000000100001001000000000000000000000000

.logic_tile 2 2
000010000000000000000000000011011000000100000010000000
000001000000000000000000000000110000000000000000000000
000000000000001000000111100000001110000100000000000000
000000000000000111000100001011010000000000000000100000
000000000000000000000000000000001101010000000010000000
000000000000000000000000000000011000000000000000000000
000000000000100000000010001000000000000000000010000000
000000000001000000000100001001001101000000100000000000
000010000000000000000111000011000000000001000010000000
000001000000000000000100001111100000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000001101000000000001000000
000100000010000000000010001000001100000000000000000100
000000001110000000000000001101010000000100000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000011101000000000001000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000000010111000000000000000000000000000000000000
000000000000000000000000000000011111010000000000000000
000000000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011111000000100000000000
000000000000000000000000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000011010010110100100000000
000000000000000001000000001111011100010000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000000111001001111110001110000100000000
100000000000000000000111111111110000000110000010000000
110000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000000000000000001000000000101111111111110100000000000
000000000000000000000000001011011001111110010000000000
000010000001000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000111110000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011001000000000000000000000000000000000000100100000000
100010100000000000000000000000001011000000000000100000
010000000000000000000111100000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001111000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111100111110000010000000
000000000001010000000000000001101101111111100000000000

.logic_tile 8 2
000000000010000111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110100000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000000010000000000000000001010000000000000000000
000001000000000000000000001101000000000001010000000000
000010000001010000000000000111001000000001100011000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000010000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000

.logic_tile 9 2
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011001000000000000000000000000000000000000000100000000
100010100000000000000000001111000000000010000000000000
110000000010000000000110000101000000000000000100000000
100000000000000000000011110000100000000001000000000000
000000000000001000000000000001000000000000000100000000
000000000000001101000000000000100000000001000000000000
000000000000000111100000000101101100001001000010000000
000000100000000000000000001101000000000101000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000101100000001000000001001100110000000000
000000000000000000000000001011001100110011000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000101100000001101100000000000010010000000
000010100000000000100000000111001000000001110011000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001000000111110000011111000100000000000000
000000000010000111000010001101011101010100100011000000
000001000000001000000000000000001110010000000100000000
000010000000001111000000000000001100000000000000000000
110010101010101000000010000000000000000000000000000000
100001000001001111000000000000000000000000000000000000

.logic_tile 12 2
000001000110100111100111100101101010000010000010000000
000000000001010000000011110101100000000000000000000010
011000000000001111100011110011100001000001110010000000
100000000000001101000010100001101000000000010000100000
010000001010000111110000010011000000000000000100000000
010000000000100111000011100000100000000001000000000000
000000001010000111000110011001111011101111000000000000
000000000001000000100010001011101100001111000000000000
000000000000000000000111101101001011101001110000000000
000000000000000000000100001111011011010110100000100000
000001000000000011100011111101100001000010110000000100
000010100000000000100011110011001101000001010000100000
000001001010000000000000011001101001000010000000000010
000000000000001101000010001101111000000000000001000000
110000000000000000000010100000000000000000000000000000
000000000000000000000100000111001111000010000000000000

.logic_tile 13 2
000000001100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000001000000001000010000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000001000000000010000001000011010010000000100000100
000000000000000000000000001001001110010110000000000001
000000000000000000000000000111000000000000010101000000
000000000000000000010000000101001000000010110000000000
000000000000000111000011100000011001010100000100000000
000010100000000000000000000111001110010000100000000000
110000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 14 2
000000000001100000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
011000000000000000000000010011111101010100000100000100
100000000000000000000010100000011110101000011000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
010000000000001000000000001000011001010000100100000011
000000000000000011000000000111011100010100101000000010

.logic_tile 15 2
000010100110000000000000010000000000000000000000000000
000001000001010000000011100000000000000000000000000000
011001000000100000000010111001101110100011110000000000
100010000001000000000011100011101111000011110001000000
010000000000000000000000001001101111100000000000000001
010010100001010000000000001001111110000000000000000000
000001000000001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000001000100000000000000111011011000100000100000100
000000000000010000000000000000001111101000010000000000
000000000000000111000000000111000001000010110010000100
000000000000000000000000001111001100000010100000000000
000000000000001101000000001000000000000010000100000100
000000000000001011100010011111000000000000000000000000
000100000000000111000010000000000000000000000000000000
000100001000000000000000000000000000000000000000000000

.logic_tile 16 2
000000001000100000000000010000000000000000001000000000
000000000001000000000010000000001111000000000000001000
011000000000000111100000000000000001000000001000000000
100000000000000000100000000000001010000000000000000000
110001000000000000000000000000001000001100110111000000
010010000010000000000000000000001001110011000000000000
000000000000100000000000000111101110001100110101100000
000000000001010101000000000000110000110011000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000110000111011000010110100000000100
000000000000000000000010010000101111100000000000000000
111100000000000000000010001000000000000010000010000000
000100000000010000000000000001001111000010100000000000

.logic_tile 17 2
000000000110000000000000000001100001000000100100000001
000000000001000000000011111111001011000001011000000000
011000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000111100011101110000000000110000000
000000000000000000000000000000010000000001000001000000
000000100000000000000110001011000000001100110000000000
000000000000000000000000001111100000110011000000000000
000100100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
011000001001010011000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000100000010011000000000000000000000000000000000000
010000001010000000000000001000011010010100000101100010
000000000000000000000000000001011110010100101000000000

.ramt_tile 19 2
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000100001100000000000000000000000000000000

.logic_tile 20 2
000000000000000000000111100001000000000000000100000000
000000000000000000000000000000100000000001000010000000
011000000000000000000000000000000000000000100100000000
100000001100000000000000000000001101000000000010000000
110000000110000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000010000000000000000000000000001000010000000
000000000000000000000011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000111011101101001010110000000
000000001100000000000000001001001101101010010000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011101000000001000010000101000000
100000000000000000000000000101001001000010101001000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010110000110000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000

.logic_tile 22 2
000001001010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
011000001100000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000001000000000000000000000111100000000000000110000011
000010100000000000000000000000100000000001000000000101
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010101010000000000000000000011000000100000100000001
000001000000001111000000000000010000000000000001000101
000000000000000000000000000000000001000000100101000101
000000000001000000000000000000001110000000000011000111
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100000111
100000000000001111000011110000000000000000000010000001

.logic_tile 23 2
000001001000000000000000000000011101000000100000000000
000010100011000000000000000000011110000000000001000000
000001000001001000000000000111000001000000000000000000
000010000000101111000000000000101101000000010001000000
000000001000000000000000001000011100000000000000000000
000000000000000000000000000001010000000100000000000001
000000000000000000000000000111100001000000000000000000
000000000000100000000000000000001101000000010000000100
000000001010000000000000000011101110000100000000000000
000000000000000000000000000000110000000000000000000001
000000000000000000000010000001100001000000000000000000
000000000010000000000100000000001101000001000010000000
000000000000100000000111100011101110000000000010000000
000000000000010000000110000000110000001000000000000000
000000000000000111100000000000001111000100000000000000
000001000000000000000000000000011101000000000000000001

.logic_tile 24 2
000000000001000111000000001011101100101000000000000000
000000000000000000100000001111011111100000010001000000
000000000100000000000000000000011110000000100000000000
000000000000100000000000000000011011000000000000000000
000000001000000111000111110011011101101000000010000000
000000100000000000000111101101001111011000000000000000
000000000000000000000000001011111110100001010000000000
000000000000000000000000000011011000010000000000000100
000001000100000001000010001011111111110000010000000010
000000100000000000000100001111101110100000000000000000
000000000000000011100010000111101010000100000000000000
000000000000001001000000000000100000000000000000000000
000000001010000000000010001000000000000000000000000000
000000000000000000000100001111001010000000100000000000
000001000100001011100111000111100000000001000000000000
000000000000000111000100001101100000000000000000000000

.ipcon_tile 25 2
000000001010000111100111101111011000110000110000001000
000000000000000000100100000111100000110000110001000000
011000001111001111000000010111001110110000110000001000
100000000000001011000011101011010000110000110000100000
000000000000000111000000011011111010110000110010001000
000000001100000000100011111101110000110000110000000000
000000000000000101100011100111101100110000110000101000
000001000000000000000011100011100000110000110000000000
000000000000010011100111111001001000110000110000001000
000000000000101111100011101001010000110000110000000100
000000000010001111100011100101011010110000110000001000
000000000000000111000100001101000000110000110000000100
000000100000000111000010101011111110110000110000001000
000001001100000000100111110011010000110000110010000000
000000000000000011100111111001101100110000110010001000
000000000010101111000011100111010000110000110000000000

.ipcon_tile 0 3
000000000100000111100011100001011010110000110000001000
000000000000001111100010010011100000110000110000000010
000000000000001011100110110111011100110000110000001000
000000000000001011100111100111010000110000110000000010
000010100000000111100000001111101110110000110000001000
000000000010001111100000001001010000110000110000000010
000000000000000011100110111001101000110000110000001001
000000000000001111100111101101010000110000110000000000
000000000000000000000000001101011100110000110000001000
000000000000001111000010010101010000110000110000000010
000000000000000111000011101001001100110000110000001000
000000000000000000100111100001010000110000110000000010
000000000000000001000010000001111100110000110000001001
000000000000001111000010010101100000110000110000000000
000000000000001000000000000101101110110000110000001001
000000000000001011000000000001110000110000110000000000

.logic_tile 1 3
000000000000000000000000000111100000000000100000100000
000000000000000000000000000000101011000000000000000000
000000000000000111000000001011000000000000000000000000
000000000000000000000000001111000000000001000000100000
000000000000000000000111100111111000000000000000100000
000000000000000000000000000000100000001000000000000000
000000000000000000000000000000000001000000000010000000
000000000000000000000000000011001111000000100000000000
000000000000000111100000000111101100000100000000000100
000000000000001111100000000000100000000000000000000000
000010100000000000000000001101000000000001000000000000
000001000000000000000000001111100000000000000000000100
000000000000000000000000000001111110000000000000000000
000000000000000000000000000000010000000001000000100000
000000000000000000000000001011000000000001000000000000
000000000000000000000010001111000000000000000000100000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000010000000001110010100000100000000
000000000000000000000000001111011011010000100001000000
011001000000000111100000000000001110000000100100000000
100010000000000000100000000101011001010100100001000000
110000000110000000000011100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000011011000010000000100000000
000000000000000000000111110000001111101001000010000000
000000000000000000000000000111001110001001000100000000
000000000000000000000000001011010000001010000001000000

.logic_tile 5 3
000000100001010000000110000001111010001101000100000000
000000000000000000000000001011100000001000000000000100
011000000000000001000111100000000000000000000000000000
100010100000000000100100000000000000000000000000000000
110000000000001111100000010000000000000000000000000000
100000000100000111000011000000000000000000000000000000
000000000000001000000000000101001100111110000000000000
000000000000001011000011101101011010111111100000000000
000000000000000000000000000000011000000100000110000000
000010000000000000000010010111001101010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000011100000000101011010001000000110000000
000000000000100000000000001011010000001101000000000000
000000000000000001000000000011011110001110000100000000
000000000000000000100000001001100000001001000000000100

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000100000110000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 3
000001000000000000000000000000001110000100000100000000
000010000000000000000000000000000000000000000000000100
011000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000010000011100110
000000000000000101000000000000000000000000000010100111
110000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 8 3
000000000100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000100100000000000000111100000000000000110000000
010000001100001101000000000000000000000001000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010101000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011110000010100000000000
000000000001010000000000001011011100010010100010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110001001100000000000010000000011000000100000100000000
000010000000000101000100000000000000000000000010100000

.logic_tile 9 3
000000000000000000000110001011111010001000000100000000
000000000001010000000000000111000000001110000000000000
011000000000001000000000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000
000000000000000101000000000001011011010111100010000000
000000000000000000100000000101111100001011100000000000
000010000000000011100000011101111000100010110100000000
000001001100001101100010100011001110111001110000000000
000000000110001000000000000001011100000110000000000000
000000000000000001000000000011110000001010000000000000
000000001010000101100111001101101100110100010000000000
000000000001010101000000001011001001100000010000000000
000000000100000000000000001111111101101010000100000000
000000000000001101000000000101101111101001001000000000
110001000000000001100110000001100001000010000000000000
000010000000000000000010100000101101000000000000000000

.logic_tile 10 3
000000001000001000000000001111111010100000010010000010
000000000000000101000000000011111000110000010010000000
011000000000000101000000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
000001000010000000000011101000011001000100000000000000
000000000001000000000100001101001101010100000000000000
000001000000000000000010110000000000000000000000000000
000000100000001101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011000001010000000000000000000
000000000000001111000010000101010000000100000010000000
000000000000100000000000000111100000000000000100000000
000000000000010000000000000000001011000000010000000000
010000000000000000000000010000000000000000000000000000
010000100000001101000010100000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000001000000
011000000000000000000000000000000000000000000000000000
100000000001000000000011110000000000000000000000000000
110001000000001000000000000000000000000000000000000000
010010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000011000011110000000000000000000000000000
000000000000000001000110001011000000000001000000000000
000000000000000000000000001011000000000011000001000000
000000000100000000000000001000001010000000000001000000
000000000001000111000000001001000000000100000000000000
110000000000000000000000000000000001000010100000000100
000000000000000000000000000111001100000010000000000000

.logic_tile 12 3
000000001000000111000000001101011001000010000000000000
000000000000001111000011101111011010000000000000000000
011000000000001001100111100001000000000000000100000000
100010000000001011000110110000100000000001000000000000
110000001000010111100110000000000000000000100100000000
010000000000100001000000000000001111000000000000000000
000000000000001111100010011001101110000010000000000000
000000000000001111000010001111001101000000000000000000
000001001100000011100010011001011100000010000000000000
000000100000000001100011000011001000000000000000000000
000001000000000011100000001101011001100000000000000000
000000000000000001100010000111111011000000000000000000
000000001110001011100011000011011011000010000000000000
000000000010000001000100000101001101000000000000000000
000000000000001000000010011101101100000000000000000000
000000000000000001000111010001101110000000100000000000

.logic_tile 13 3
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000000
100010100010000000000000000000000000000001000000000100
000000100101000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000001010000111100000000101100000000011000000000100
000000100000000000100000000011000000000001000000000000
000000000100000101100000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000001010000000000111110111001000110000010100000000
000000000000000000000111110111011111110010110000000010
011000000000000000000000000111111100000010000000000000
100000000000000000000000000000100000000000000000000000
110001000110000000000000000000011010000100000100000000
100010000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001001000000111000011000001001110101001110100000000
000000000001000111000000001011101001010100100010000000
000101000000000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 3
000000001100100101100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011001000000100000000010010011111011010000000100000000
100010100000000000000111000000101110101001000000000000
110000000001101000000000010111101010000100000100000000
110000100001110111000010000000000000000000000000000000
000000000000000011100000001011011000001111010000000000
000000000000000000100000001001011000001111000001000000
000000001100001000000000000011111110000000100110000000
000000000000011011000000000000101110101000010000000000
000000001100100000000011110000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000001000000000001100111000111101010000100000101000000
000000100001000000000100000000010000000000000000000000
110001000000000000000000000000000000000000000000000000
100000100000000001000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100010101000000000000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000001000000000000000000010000000000000000000000000000
000010001100000000000011000000000000000000000000000000
000101000000000000000000000000000000000000000100000000
000110100000000000000000001111000000000010000000000010

.logic_tile 17 3
000000001000000000000011100111111000110000010100000000
000000000000000000000100000111111011110010110000000001
011000000000000000000111110000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110001000000100000000111100000000000000000000000000000
100000000000010000000100000000000000000000000000000000
000001000000000000000000000000000000000000000110000000
000110100000000000000000001001000000000010000000000000
000000000110000000000000000000000000000000100100000001
000000000000000000000000000000001110000000000000000000
000000000000100000000000000000011000000100000100000001
000000000001000000000000000000010000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000

.logic_tile 18 3
000001001000100000000000001001100000000001010101000100
000010000000010000000000000011001011000010111000000000
011010100000000011100000001000001100000010000100000010
100100000000000000100000000111010000000110001000000010
000000000000000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramb_tile 19 3
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000001011001100110100000001
000000000000010000000011110000001111110011000010100000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010010100000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000001100000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 21 3
000000001011011000000110000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
011000000000000001100000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000111000000001000001100111100000000
110000000000000000000100000000001101110011000000000000
000000000000001000000000010000001000001100111100000000
000100000000000001000010000000001001110011000000000000
000001000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000111000000000000010101101000001100111100000000
000010100100100000000011000000100000110011000000100000
110010100000000000000000000000001001001100111100000000
100001000000000000000000000000001101110011000001000000

.logic_tile 22 3
000001000010000000000010100000000000000000000000000000
000010001100000000000100000000000000000000000000000000
011000100000001101100000000111101010000001000000100000
100000000000000101000000001001010000000110000000000000
110001000000100111000110110000000000000000000000000000
010010000000010000100010100000000000000000000000000000
000000000001000000000110111101111001100000000000000000
000001000000100000000010100001101011000000000000000000
000000001000000000000000010101001110100000000000000000
000000000001001001000011001101101100000000000000000000
000000000000000000000000001111100000000001000000000100
000000000000000000000000000001000000000000000000000000
000000000110000000000000000000001011010000000000000000
000000000000001111000000000000011110000000000000000001
110000000000000111000000000000001010000100000100000010
100000000000100000000000000000000000000000000010000000

.logic_tile 23 3
000000001010000000000010001001001111101101010100000000
000000000000000000000100000101111101010100100000000000
011000000000000000000000010000000000000000000000000000
100000000000100000000011100000000000000000000000000000
110000001011000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000000000000001000000000001100000000000000101000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000000001110000100000100000000
000010100000000000000000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000001111000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 3
000000100000000000000110100001001110000000000000000000
000000000000000000000000000000110000000001000000000001
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111001111000000100000000010
000000000000001000000000000001001110000000000000000000
000000100111010101000000000000110000001000000000000010
000000000000001000000000001000000000000000000000000000
000000000000000101000000000111001111000010000000000000
000000000000000000000000000101101110000000000000000000
000000001100000000000000000000010000000001000000000010
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101001111000010000000000010
000000000000000000000000010101101110000000000000000001
000000100000100000000011000000010000001000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000101001111000000100000000100

.ipcon_tile 25 3
000000000000001111000000000101011010110000110000101000
000000001100001111000011101111110000110000110000000000
000000000000000000000000000001101010110000110010001000
000000000000000111000000001111010000110000110000000000
000000000000000111100011110011011110110000110000101000
000000000000000000000011010111110000110000110000000000
000000000000001000000000010001011110110000110010001000
000000000000001111000011100011110000110000110000000000
000000000000000111000111111101101110110000110010001000
000000000000000000100011110111000000110000110000000000
000000000000000111100111100001001010110000110000001100
000000000000001111000111110001000000110000110000000000
000000000000001111000011111011111100110000110000001000
000010100000001111100111100011100000110000110000100000
000000000000000111100011101011011100110000110000001000
000000000000001111100011100111110000110000110000000100

.ipcon_tile 0 4
000000000000000000000111100000001010110000110000001001
000000001010000000000111100000010000110000110000000000
000000000000000000000000000000001000110000110000001001
000000000000000000000000000000010000110000110000000000
000000000000000000000111100000001010110000110000001001
000000000000000000000111100000010000110000110000000000
000000000000000000000000000000001000110000110000001000
000000000000000000000000000000010000110000110000100000
000000010000000000000000000000001000110000110010001000
000001010000000000000000000000010000110000110000000000
000000010000000000000000000000001010110000110000001000
000000010000000000000000000000010000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000101100011101101000001000001010100000000
100000000000000000100100000001001001000001100000000000
110010000000001101000000000000000000000000000000000000
010000000010001111100000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000011110010000000000000010000000000000000000000000000
000011110000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010001010001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001111000000000000010100000000
100000011110000000000000001001001010000001110000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000111101000001010010000000100000010
100000000000000000000000001001001111010110101000000000
000010000000000101100111100111001011010100000100000010
000001000000001101000111100000111011101000011000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000011010000000000000000111000001000001110111100000
000000110000000000000000001111001011000000111000000000
000000010000000101000000010000000000000000000000000000
000000010000000000100011100000000000000000000000000000
010000010001000000000000000101000000000001010100000010
000000010000100000000000001111101010000001111010000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001000110001011011000001110000110000000
100000000000000000100010010001010000000110000000000000
110000000000000111000111101011100001000010110100100000
100000000000000000000011110101001001000001010000000000
000000000000000001100000000001101011000110000100000000
000000000000000000000010010000111001101001000001000000
000000110000001000000000001111100000000010110100000001
000010010000010101000011101001101010000010100000000000
000011110000000001000011101011101111101111110000000000
000011011100000000000010001101111101011110100000000000
000001010000101000000010001101001111101111010000000000
000000010000000011000110011001101110010111110000000000
000000010000000001000000011111001100101111010000000000
000000011100000000100010001101111111010111110000000000

.logic_tile 5 4
000001000000000111100000011111101100111111010000000000
000000001010000000100011101111011001010111100000000000
011001000000000000000000000111011110111110000000000000
100010000000000000000000000001111110111111010000000000
110000000100000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010100000001100011100000000000000000000000000000
000000010000101001000000000000000000000000000000000000
000000011010000000000010000111101111000010100100000000
000000010000001111000010010000101111100001010001000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000001100000100000100000000
100010000000000000000010000000010000000000000000000000
000000001000000000000000000001000001000001110001000000
000000001010000000000000001101101110000000100001000000
000000011110000000000111000000000001000000100100000000
000000010000000000000000000000001110000000000000000000
000010110000001111110000000000000000000000000000000000
000011010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100111000000001001011100001000000010000100
000000010001011111000000000011100000001110000000000100

.logic_tile 8 4
000000000000000111000000000101111111011100000000000010
000000000000000000000010101011001111011101010001000000
011001001010101111000000000111001000000000000000000000
100000000001000111000010010000010000001000000000000000
110001000000000001100011100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000100000110000000000000000000000001000000100110000000
000100000000001001000000000000001000000000000000000000
000011010010000111100011000011001111010111100000000000
000011010000000000000010111101001001000111010000000000
000000010110000000000010100001100000000000010010000000
000000010000001111000100001111001000000001110000000000
000000010000000101100111000111100000000010000010000000
000000110110001001000110000000100000000000000000000000
110000011000000011100010000101011111000110000000000000
010000011100000001100110001011001101000010000000000000

.logic_tile 9 4
000010100000000000000000000000000001000010000000000000
000000000000000101000000001111001001000000000000000000
011000001000100000000000010011111100001000000000000000
100000000000010000000011010101010000000000000001000000
010001000000001111000011110000000000000000100100000000
110010000000000001000110010000001010000000000010000000
000000000000000000000110111000000000000000000100000000
000000000000000000000011011111000000000010000000000000
000000010000000000000011100011111100010001100000000000
000010010000000000000011010111101101110010110000000101
000000010000000001100011100001011011001000000000000000
000000010000000101000011111101011110010100000000000000
000000010000000011100011101101101101000000010000000000
000000010000000000000000000011111101000000000000000001
110010010000101000000010110111100000000000000100000000
000011111100010101000110100000100000000001000000000100

.logic_tile 10 4
000000000000001001000000000111101010010111100000000000
000000000000001011100000001101111101000111010000000000
011000000110000011100000011111001010100000000000000000
100000100000001101000010001101101010000000000000100000
000000000001011101000110101000001100000000100110000000
000000000000000101100011101001001000010100100001000000
000000000001010111000000000111111010001101000100000100
000000000000100000100010010011000000001000000010000000
000000011001011111110000000101101010100000000000000000
000000010000101011010010100101101111000000000000000000
000000011110001000000011111011111110010111100000000000
000000010000000101000110100111111110000111010000000000
000001010000000000000111100011111001010101000010000000
000010010000001011000100000011101100111110000000000000
000000010000000001000010010000011000010110100000000100
000010110000000101000010010101001000000110100000000000

.logic_tile 11 4
000000000000101001100011101000001100010000100010000000
000000000000010101100010111111001011010100000000000000
011000000000000001100110100000011110000100000100000000
100000100000000000000000000000000000000000000000000000
110000000000000101100110111001011000011110100000000000
010010101110000000000010100011111001101110000000000000
000000000110001101000000001011101011010111100000000000
000000000000000011100011111101101010001011100000000000
000000010000001001100000000101011000000100000000000000
000000010000000011000010000011100000001100000000000000
000001010000000011010010110001000000000001000000000000
000000110000001111000111100111001000000001010000000000
000000010000001111000000000011111100010000000000000000
000000010001011011000000000000011110000000000010100000
000000010000000101100111000000011010000100000100000000
000000010000000000000000000000000000000000000000100000

.logic_tile 12 4
000000100000000001000000011011011100000010000000000000
000000000110001111000011111011001100000000000000000000
011000001100000111010000001101001011000000000000000000
100000000000000000100011101101011000000010000000000000
110000000000001111000111100111111111000010000000000000
010010101010000001000010011001101001000000000000000000
000100000000101000000010110000000000000000100100000000
000100000001000111000011010000001110000000000000000000
000000010000000001000000000101001111100000000001000000
000000110110001001100011110111011011000000000000000000
000000010000000101100010000000000000000000100100000000
000000010000000000100111010000001011000000000000000000
000000010100000001100011110001011010000010000000000000
000000110100000111000010000001001111000000000000000000
000000011100000000000000001000000000000000000100000000
000000010000000001000010011011000000000010000000000000

.logic_tile 13 4
000001000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
011000001010001011100000000000011001000100000000000000
100000000000000001100000000011001101010100100000000000
000010000000000101000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001010000000101000111110101100000000000010110000000
000010010000010000100110010111001010000010110000000000
000000010000001000000010011011100001000010010100000000
000000010001000011000010100111101010000010100000000000
000000010000000001100000000001101101000110100000000000
000000010000000000000000001011011100001111110000000000
000000011001001000000000000000000000000000000000000000
000000010001000101000000000000000000000000000000000000

.logic_tile 14 4
000000000100000011100010100000001010000100000010000000
000000001100000000000110101001001111010100100000000000
011100100000101001100111101000000000000000000000000000
100100100001000001000000000111001000000000100000000000
010000000000000111000111100001111010000100000010000000
110000001000001001100110111011011110001100000000000000
000010000000000101100111010000000000000000100100000001
000001000000000000000110100000001100000000000000000000
000000010000000101000011110011001011001001100000000000
000000010000000000100111010101111110010110110000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000001100011001001100001000010000000000000
000000110000000000000100001101101010000011100000000000
110000010110100011100000000000011000000100000100000000
000100010001010001000000000000000000000000000000000000

.logic_tile 15 4
000000001110100101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000001100000000000111000000001111010000100100000010
100000000000000000000100001101011001010100101000000000
000000000000000000000000000001011100010100000100000010
000000100000000000000010100000001111101000011000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000011100000001000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011001000000000000000111100000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000000000011000000000000000110000000
010000000000000000000000000000000000000001000000000000
000000000000100000000000010000000001000000100100000000
000001000001000000000011010000001001000000000010000000
000000110000000101000000000101100000000000000100000000
000000010000000000100000000000100000000001000010000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 17 4
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000011101110100010110100000000
100001000000000000000000001011101010100000011001000000
000010000000000000000000000000000000000000000000000000
000001000001000111000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000011001100000000000000000000
000000010000100001100110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011000000001000000000000000000100000000
000000010000000000110010011111000000000010000001000001
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
110000011100100000000000010000000000000000000000000000
000001010001010000000011000000000000000000000000000000

.logic_tile 18 4
000010100000000000000000000000011110000100000101000011
000000000000000000000000000000000000000000000010000111
011010000001000000000000000000000000000000000100000000
100001101100000000000000000111000000000010000000000000
000000000000001000000000001101011010001001000000000000
000000000000000111000000001111000000001110000000000000
000001001100001000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000110000010
000000010000000000000000001111000000000010000000000100
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000110001000000000000000000110100000
000000010000010001000100000111000000000010000000000111
110000010001011001100111000000000000000000000000000000
100000010000101001100000000000000000000000000000000000

.ramt_tile 19 4
000001001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000011101010000000000000000000000000000

.logic_tile 20 4
000011000000001001000000010001011011000000000000000000
000010000000000001100011110000011000001001010001000000
011000000000000000000000000011011110000100000000000000
100000000110001101000000001111000000001100000000000000
010001001000000000000000000011111100000000000000000000
010010000000010000000000000000100000001000000000000100
000000000001001111100000010011001100100000000000000000
000000000000001001000011110011011101000000000010000000
000000010000001101100110110000000000000000000000000000
000000010000000101000010100000000000000000000000000000
000000010000000011100010010111100000000000000100000000
000000010000000000100011010000100000000001000000000000
000001010000100000000111110000000000000000100010000101
000010010000010000000011101111001000000010100000100001
000000110000000111100010001011111011011110100000000000
000000010000000000100000000101101100101110000000000100

.logic_tile 21 4
000000000010000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000001000000000000000001000001100111100000000
100000000000000001000000000000001100110011000001000000
110000000000000000000000010101001000001100111100000000
010000000001000000000010000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
000000001010000000000010000000001001110011000000000000
000000010001010001100000000000001001001100111100000000
000000010000100000010010000000001000110011000000000101
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000001000000000000101101000001100111100000000
000010110000000001000000000000100000110011000000000100
110000010000000001100110000111101000001100111100000000
100010010000000000000000000000100000110011000000000001

.logic_tile 22 4
000000000000001111100010110111100000000000000100000000
000000000000000111000010100000000000000001000000000000
011010001110000101100000010001001110010110000000000000
100000000000000101000010100001101111111111000000000001
110000000000000000000110101001001110010010100000000000
010000000000000000000000000101011111110011110000000000
000100000001000101100110110011101010010111100000000000
000100000000111111000010000001011101001011100000000000
000000010000000111000010010000011010000100000100000000
000000010001010000000011110000000000000000000000000000
000000010110001000000000000001000000000000000100000000
000000010000000001000011110000000000000001000000000000
000000010000000111100111101001101101100000000000000000
000010011110000000000010001001001011000000000000000000
110000011110000000000000000011111001100000000000000000
100000010000000011000000001001101011000000000001000000

.logic_tile 23 4
000000000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000100
000000010100000000000000000000001000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
110010110000000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.logic_tile 24 4
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000100111000111
000001010110100000000000000000001101000000000000100010
110000110000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110001000000
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000000000000001110110000110010001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000001100110000110000001000
000000000000100000000000000000010000110000110000100000
000000010000000000000111100000001100110000110000001000
000000011110000000000011000000010000110000110000100000
000000010000000000000000000000001110110000110000001000
000000010000000000000000000000010000110000110000100000
000010010000000000000111100000000000110000110000001000
000001010000000000000011000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000100

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000010000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010111000011111010000000100000000
100000000000000000000011110111011100010010100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001111011000001101000100000000
000000010000000000000010101001110000001000000010000001
110000010000000000000111000000000000000000000000000000
100000010110000011000100000000000000000000000000000000

.logic_tile 3 5
001000000000000000000000001011101100001001000100000000
000000000000000000000000001001010000000101000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000111101000001100000000100100000100
000000010000000001000010000011011100010100100001000000
000000010110001001100000010011111010000100000110000000
000000010000000101000010100000101101101000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110100010000000000000000000000000000000000000000000000
100100010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000001010011000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
000010100000000001100110000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000001010000000000000000000000011011010000000000000001
000000010000001011000000000011001010010010100001000000
000000010000000000000000000001000000000000000100000000
000000011100000000000000000000100000000001000000000000
000100110000000000000111101000011010000000100000000000
000001010010000000000100001101001111010100100001000010
000000010000000000000000000000000001000000100100000000
000000011110000000000000000000001000000000000000000000

.logic_tile 5 5
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000010000000000000011000000000000000100000000
100000001100100000000000000000000000000001000000000000
110000100010100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000110000000000000000000010000000000000000000000000000
000101000000000000000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000001001000010010000000000000000000000000000
000010110000000000000000000111100000000000000110000000
000001010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100101100011100000011111000100000000000010
000000010001000000100100000000011011000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000
000100010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000001001111000010010000000001000000100100000000
000000000001101011100011110000001100000000000000000000
011000000000000000000000000001001011000110100000000000
100000000000000000000000001111001100001111110000000000
010000001100000001000110110001001101001000000000000000
110000000000001101000110111111101101101000000000000000
000000001010000111100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000010000000001100000001000011110000100000010000100
000000010000000000000000000101000000000110000011000000
000000011100001001100000010111011110000000000010000000
000000010000000011000010000000011000000000010001000000
000000011100000111100110000001000001000000010000000000
000000010000000000000010000111001111000000000001100000
000000010000000000000111000000001000010000000000000000
000000010000001111000000000000011010000000000000000000

.logic_tile 8 5
000000000000001101000011111001000001000011010100000010
000000001010000001100010101011001010000001000000000000
011000000000000000000010000101000001000000000000000000
100000000000000000000110110000101010000000010000000000
000001100110001001100110010011001100000000000000000000
000000000110000101000010000000010000001000000000000000
000001000110000001100010010111101101010111100000000000
000000101110000101000011100101101110000111010000000000
000000110001010011100111101001011110011101000000000001
000000110000001101000000001001111001001001000010000000
000000010000000000000010111001011010000110000000000000
000000010001010001000011001101010000001010000000000000
000001010000000000000010001101011100111001110000000000
000000011010000000000111010111111111111101110000000000
000100010100000111100010010101011101010100110010000000
000100010000001101100110001111001001100100110000000000

.logic_tile 9 5
000000000001110011100110011101011000001011100000000010
000000000000100000100011000111001010001001000000000001
000000001000001101000111011001101001000000000000000000
000000000000001111100110001001111100101100000000000000
000010001000000101100000001101000001000001000000000010
000000000011000111000010010011001010000011100001000000
000001000000000101000011101011011100001000000000000000
000010000000001101000100000111110000001101000000000000
000010110000000011000110101111001000010001110000000000
000001010001000001100010011101011110101011110000000000
000000010000001001000000011001111010000010100000000000
000000010000000001000010100101011101000001000000000000
000001110001001001100010100011011100001011000000000000
000001010000100101000100001111000000001010000000000000
000001011000001001100000000000001100000100000000100000
000010110000001011000000000001001011010100100001000000

.logic_tile 10 5
000000000000001101000000000001000000000001000000000000
000000000000011111100000000111000000000000000000000000
011000000000000000000000000111111100000010000000000000
100000000000000000000000000000110000000000000000000000
000001000000000001100000000000001101000000000000000000
000000000000000000000000000101011110010000000001000000
000000001000001000000000000000001101000000100000000000
000000001110001111000000000011011100010100100000000010
000000010000000011100010111011000001000000000000000000
000000010000000000000011001111101101000000010000000000
000000110000100011000000011001000000000001010110000010
000000010000010000100011000111001111000010111000000000
000001010000000111100111100101101100000010000001000000
000010010000000000000011101111000000001011000000000000
010000011000000101000011100111101010000000000000000000
000000010000000001000100000000001101100000000000100000

.logic_tile 11 5
000000001100000111000000010000000001000000100100000011
000000000000000000000011110000001001000000000000000000
011100000000000000000111010011100000000001000000000000
100000000000000000000110001011000000000000000000000000
010000000000100001100110000111111110000000000001000001
010000000000010000000010110000010000000001000011000101
000001000000000000000110110101011110010101110000000000
000000000000000101000011010011011011101001110000000000
000001010111000011100010110011111011000000000010000000
000000010000000000000111000000111011100000000000000100
000000010000001000000111000011000000000000000100000000
000000010000001111000000000000100000000001000000000000
000000010000100000000000000001011010010000100000000100
000000010000010000000000000000001011000001010000000000
000000010000000000000011111000000000000000000100000000
000000011000000101000111011001000000000010000000000000

.logic_tile 12 5
000000100100000000000110000101100000000001000000000000
000000001011010001000000000011000000000000000000000010
011000000000000111000110100000011010000100000100000000
100000100000100000100000000000010000000000000000000000
110010001000000111000010100001100000000000000100000000
110001001011010000100010110000100000000001000001000000
000000000000000000000010100000001110000000000000000000
000000000000000111000000001011001111010000000000100000
000000010000001000000110000000001110000100000110000000
000000010000001011000110010000000000000000000000000000
000000011100000001000000001111101100010111100000000000
000000010000100000100000000001011011001011100000000000
000000010000010101000110110000000000000000100100100000
000001011000000001000110010000001011000000000000000000
000000011100100111100000000001001011010100110001100000
000000010000010000100000001001001100011000110001000000

.logic_tile 13 5
000011000000000000000011011000000000000000000100000100
000011000001000000000010001101000000000010000001000000
011000000000001101100000011101101101011001110001000000
100000000000000001000010001011001111000110100000000000
110001000000000111000111000101000000000011010000000000
010010001100001111000111111111101011000001100000000000
000100000000010001100010000001111001010000100000000000
000000000000000101000011101011101000100010110000000000
000000010000001111100011111011001011101000010000000000
000000010000000011000010111011001100000000100000000000
000010111100000000010111101101000000000000100000000000
000000010000001001000011100101001110000000110000000000
000010010001001000000010000000001001000010000000000000
000010010001100101000100000000011101000000000000000000
110000011110000000000000011001001011001001000000000000
100000010000000111000011100111111011000000100000000010

.logic_tile 14 5
000000000000000001000011101011101100000110100000000000
000000000000100000100010000111101101001111110000000000
011000000000001011000110001000011111000000000000000000
100000000000001011100011101001001000000110100000000000
010000000000000001100011101111100000000000100000000000
110000000001011111000110100101001010000000110000100000
000000000100001001000010100001011000010100110000000000
000000000001010001000000001101111000011000110001000001
000000010000000111100111101001001101100001010000000000
000000011011010000100110001101111000000000000000000000
000000011100001001100111000111111100010100000000000000
000000010000000101100000000000001110001000000000000000
000000010000001000000010000000001010000100000100000001
000000010000001111000000000000000000000000000000000000
110000010110001001000000001111000001000010100000000000
100000010000000111000000000101101100000001000000000000

.logic_tile 15 5
000000000000001111100111101011101101101000010100100000
000000000000000111000100001011111111110100010000000100
011000000000001000000000010001011000000010000010000000
100000000000001011000010000000000000000000000011000000
000000000000000000000000010000001100000100000100000001
000000000100000000000010000000000000000000000010000000
000000000001010000000000000000001111010000000100000000
000000000000100000000011110000011100000000000000000000
000000010000010011000110000001001001000110000000000000
000000110000100000000010101011011001000001000000000000
000100010000000111000110000111011001000011110000000000
000100011000100001100110101101001111000010110001000000
000000010000010001000110101011011011100000010000000000
000010110000100000000010001011111100000000100000000000
000001010000000000000011100000000000000000100110000000
000010110000000000000010000000001111000000000000000000

.logic_tile 16 5
000000000101010000000111010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000100000100000010011100101101000100001010000000010
110010000000010000000100001101011001010000000000000000
000000000000001000000000001000000000000000000100000000
000000001000100011000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110001011100000000000000010000000001000010000000000000
100010110000000000000010101001001010000000000000000000

.logic_tile 17 5
000000000000000000000111110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000011010001100000000000000000000000000000000000
010000000000100000100000000000000000000000000000000000
000000000000100000000000000011100001000010000000000000
000000000000010000000000000000101100000001010000000000
000000010000000000000000000000000001000010000110000000
000000110100000000000000000000001000000000000010000000
000000110001000101000000010000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000011011000000000000000000000001000000000100000000000
000011010100000000000000000000011010000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000000000001
011000000000100000000000000000000000000000000000000000
100010100011010000000000000000000000000000000000000000
110000000000000111000000000000011010000100000100000101
110000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100101000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000111100000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110001010000000000000000000000000000000000000000000000
100010111110000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001010000000000000000000000000000000000
000010110001010000000000000000000000000000
000000010001110000000000000000000000000000
000000011010010000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 20 5
000000000000000101000000010001001010000000010000000000
000000000000001001000011100011011001100000010010000000
011000000000000101000000000000001010000100000100000000
100000000000000000000000000000000000000000000011000000
110000000110110111000111100101001100000110100000000100
110010000100101101100110010111101000001111110000000000
000000000000001000000110000101000000000000000110000000
000000000000001111000000000000100000000001000000000001
000000011110100101100010101101101011100000000000000000
000000010000010101000011101101001101000000000000000000
000011110001010000000000011001001101010010100000000000
000011110000100000000010000111011000110011110000000000
000000010000000101000111000111001100100000000000000000
000000010000000000000110100011111110000000000000000000
110001011100101101100110111111111111100000000000000000
100010010001000101000010100111101111000000000000000000

.logic_tile 21 5
000010100001010000000110010000001000001100111100000000
000000000000100000000011110000001100110011000000010000
011000000000000000000000000000001000001100111100000000
100000000000010000000000000000001100110011000000000000
010000000000000000000000010101001000001100111100000000
010000001100000000000010000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000001001100000000000001001001100111100000000
000000011010000001000000000000001100110011000000000000
000000010000001001100000000000001001001100111100000000
000000010000000001000000000000001100110011000000000000
000000010000000000000000000111101000001100111100000000
000000011100000000000000000000100000110011000000000100
110000010001000000000000010101101000001100111100000001
100101010000000000000010000000100000110011000000000000

.logic_tile 22 5
000000000001010011100110111001011000000110100000000000
000000000000100101000010101011101111001111110000000000
011000000100000001000000000101111101010111100000000000
100000000000000000100000000101011111001011100001000000
110000000000001101100000000101101011100000000000000000
010000000000000101000010100011011111101000000000000000
000000000010001101000000000000000001000000100100000000
000000000000000001000000000000001101000000000010000001
000000010000000000000000001001111110000110100000000000
000000010000001001000011010111011000001111110000000000
000011010100000000000111100000000000000000000100000000
000011110100000000000111100001000000000010000000000100
000000010000000000000010100001001010100000000000000000
000000010000000000000100001001101010000000000001000000
110000010000000101000110100000000001000000100100000010
100000011000001111100010010000001110000000000000000100

.logic_tile 23 5
000000000000001000000000000000000000000000000000000000
000000000001001101000011110000000000000000000000000000
011000000000000011100000010101100000000000000100000000
100000000000000000100010010000000000000001000000000100
010100000000000000000010100000011000010110000000000000
110000000000000000000100000000001000000000000000000000
000000000100000001000000001001100000000010000100000000
000010000010010000100000000001100000000000000000000000
000000010000010000000000000000000000000000000100000000
000000010110100000000000001001000000000010000000000000
000000010001010000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000011000000000000000000100000000
000001010000000000000011101111000000000010000000000000

.logic_tile 24 5
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100100101
000010110000000000000000000000000000000001000011000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000011000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000000000111100101101000010100000100000000
000000000000000000000100000000111011101000011000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000111000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000000000111100101100000000000001000000000
100000001100000000000000000000100000000000000000000000
110000000001100000000000000000001000001100110100000000
110000000000100000000000000000001001110011000010000000
000000000000000000000010101111100000000011000000000000
000000000000000000000100001001100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111001000000000001100110100000011
000000000000000000000000001011001000110011000010000000

.logic_tile 3 6
000000000100001000000000000011000000000000000100000000
000000000000001111000000000000000000000001000000000000
011001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110100000000001000000000000011101010001000000000100000
100000000000000001000000000001000000001110000001100010
000000000001011000000000000000000001000000100100100000
000000001110101011000000000000001010000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000100000000
000001000000010000000011111011000000000010000000000000
011001000000000111000000000000000000000000100100000000
100010000000000000100000000000001011000000000001000000
010000000100000001100110011011011110001001000000000000
010000000000000000100010111101101111010111110000000001
000010000000000111100010011101111111010111100000000000
000001000000000000100111100001011011001011100000000000
000001000000001000000011110000011101000000000000000000
000000000000000001000111001101011110000110100010000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010010001111100010111100000000000
000001000000010000000010000011011010001011100000000000
110000000001011001100110100000000000000000000000000000
000000001100100001000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000001000000100000000010
000000000000000000000011001001001101000010000000000000
011010100111010000000010000000000001000000100100000000
100001000001110111000100000000001010000000000000000000
110000000001000000000111100000001100000100000100000000
110000000001010111000000000000010000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000100000000111100011000000001010000100000100000100
000000000000000000100100000000000000000000000000000000
000001000000000000000000000101011001011111110010000001
000011000000000000000011110011101001111111110000100000
000000000000000111100010001111100000000000000000000010
000000000001011001000000001011100000000011000000000000
000000000000000000000000000000000000000000100100000000
000000001110000000000010000000001110000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001100000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000010001000100000000000000000000000000000
000000001011010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 6
000000000010000000000000011000011011000000000000100011
000000000000000000000011101101001001000000100011000100
011000000000000000000110010000001101000010100000000000
100000100100000000000011100011001101000110000000000010
110000000110100001100000000000011111000100000100000000
110001000000010000000010000000001101000000000001000000
000001000000001000000011101000001001000110100010000000
000010000000011011000110011001011011000000100000000000
000000000000000011100000001101100001000000010001000000
000000000000000111000000001101001001000000000011000100
000001000000000111000110111000000000000000100011000001
000010100000001001000011010011001011000000000000000100
000101000000000000000111100001111010001001000000000000
000000100000000000000100000101110000001010000000000000
000011001010001000000011100011111110000111000000000000
000010100001001101000100000011010000000010000000000000

.logic_tile 8 6
000000000001001111000111101101100001000001110000000000
000000000000100101100010001001101110000000010000000000
011001000000000111100010100101101010011101010001000000
100010000000001101100110011101101111001001010001000000
010000000000000001000000010101011110010100000001000000
010000000000000101000010000000001000001000000000000000
000001000000010000000010010000000001000000100010000000
000000000110100101000010101001001100000000000010000001
000000100110000011100000001001011000000110100000000000
000001000011000000000000001011001110001111110000000000
000000000000001001000111000011111000000110100000000000
000001000000000011100011110011001110001111110000000000
000010001010110001000111011001111100101000010000000000
000000000000101101000111001001111111000000100000000000
000001001010001001100000000000000001000000100101000100
000000100000000001000000000000001010000000000000000000

.logic_tile 9 6
000000000000010000000110000101011000000010000000000000
000000000100100000000010100000100000001000000000000000
011000101100000111000000011000011110000010100000000000
100001100000000111000011110111001001000110000001000000
110000001010111000000000000011111010100001010000000000
010000001010110111000011101111011100000100100000000000
000001001100000000000000010000001000000100000100000010
000010100000001001000011110000010000000000000000000000
000000000000001001100011111111011000001001000000000000
000000000100000001000011000011100000000001000000000000
000000001001010011100010110111011100100000000000000000
000010100000000001100111000011011010110100000000000000
000000000000010011100111010011111011010000000000000000
000000001000000000000010000000101111100001010000000000
000000001100000011100010001001111000110010010000000000
000000000000000111000000000011011101000110110000000000

.logic_tile 10 6
000010100000001000000000000111011101110110000000000000
000000000000000001000000001111011100100100110000000000
011001000110000011100000010011011011010000000000100000
100000100000000000100010100000011111100001010000000000
110000001000000000000000011011001010010111100000000000
010000000000010111000010000101101000001011100000000000
000001000000000001100111010111111010010000000000000000
000000000001010000000111110000111100100001010001000000
000000101001011011100010010111101011010100000000000000
000001000000001011100111010000011001100000010010000000
000000000000000000000010000011111011000000100000000000
000000000000000111000100000000011000101000010000100000
000000000001010111000111100000000000000000100100000000
000000000000001111000000000000001110000000000010000000
000001000000000000000011110000000001000000100100000000
000010100000001111000011000000001011000000000010000000

.logic_tile 11 6
000010001001000000000010000101000001000000100000000000
000001100000100111000110010000101000000001010000000001
011000000000000000000000001001001100100011100000000000
100000000001001111000000001111001100101000110000000000
010010100000010000000010111101111111000001000000000000
010000001100101101000111110111101101100000010000000000
000000000000011000000010100111011011000001000000100000
000000000000100111000110010101111100000000000000000000
000000000110011111000111100101100001000010100100000000
000000000001100011010100000000001000000001000001000000
000000001100000001000010111111001010000100000000000000
000000000000000111100010001011011110000000000000100000
000000000000000001000011000001001101000110000000000000
000000100001001001000000000000111100101000010000000000
110010100000000111000000011111001010000010000000000000
100001000000000111100011111011011110000000000000000100

.logic_tile 12 6
000110000010000101100110000111101010111100110001000000
000000000000000101000010110101001110111101110000000000
011001000010000011100010010001011001001000000000000001
100010100001001001100110001001111101000000000011100000
000010001101111101000000001011111010110011000000000000
000000000001110101100000000101011100101101000000000000
000001000110000011100010101101101110000100000000000000
000000100000000111000111100001110000000000000000000000
000101001010000000000000000000001001000000000010000000
000010000000001011000011101001011001010000000010000000
000100000000001001000010111001001110000000000111000000
000000001000000011100111001111000000001000000000000100
000010001000100111000010100101111001000000000000000000
000000000000010000100110111011011100000000010000000000
110001000000000000000000010011111000000010100000000000
100010100000001111000010101111101000000001000000000000

.logic_tile 13 6
000000000101010000000010101001101111010101000000000000
000000000110000000000011110001101011010110000000000000
011001000000000001100011001011001001010111100000000000
100000100000001001100100000101011111001011100000000000
010000000110000000000011000111000000000010000100000000
110000001100100000000000000000100000000000000001000000
000000000000000101000110100111111010000110100000000000
000000000000000011000011000000001110000000010000000100
000000000001010011100111100011001100001010000000000000
000000000000001111010011001011100000001101000000000000
000000001000000000000000011111001101000001000000000000
000000000001010000000010001101011110100000010000000000
000010000001010011100000010000001111000100100110000000
000000000001110001100010000000011101000000000000000000
110000001000001111100011100111100001000011100000000001
100000000001010001100111111001101000000001000000000000

.logic_tile 14 6
000000000000001000000010000101100000000000000110000000
000000001001000101000000000000000000000001000000000000
011000000000001000000110100000001010000100000110000000
100000000000000111000000000000010000000000000000000011
110000000000010000000110110000011000000100000100000000
010000001011100000010011100000010000000000000000000110
000000000001011000000110000001000000000000000100000000
000000000000001011000000000000000000000001000001000001
000010101000111011100000011011011111000000110000000000
000001000001010011000011000001011111110111100000000000
000000000000000000000000000011100000000000000100000010
000000000010001111000010110000100000000001000000000001
000000000101010000000000001001011110001000000000000000
000000001100100000000000001101100000001110000000000000
000000000000001000000011100011011100000110100000000010
000000100000000111000110010000001011000000010000000000

.logic_tile 15 6
000000100001001000000010010011101001000001010000000000
000000001010101111000010100001111110101111010000000001
011000000001110011100111110000001101000100000000000000
100000000000110000100110100000011010000000000000000000
010001000000000001100111111011100000000001000000000000
110110000001010001000110000011000000000000000000000000
000010000000101111100000000011000001000000100000000010
000000001101000101100000000101001111000010110000000000
000010100000011000000000000001111100000010100010000000
000001000000101111000010010000111001001001000000000000
000000000001000101000010000111001011000010100000000010
000010100000100001100000000111101110000111010000000000
000000000000001000000111001111001011011101000000000000
000000000000001011000000000101011001011111100000000000
110000000000001001100000011000000000000000000100000000
100000000000000001100010000001000000000010000010100000

.logic_tile 16 6
000010000000001000000111010101011100100000000000000000
000000000010000101000111011011011011000000000010000000
011000000000000101000110001001111010000001000000000000
100000000000001001100010111001100000001001000000100000
010000000000100011100111001000011010000000000000000000
010000000000011001100100000001010000000100000000000000
000000000000000111000010110000000000000000000000000000
000000000110000000100011100000000000000000000000000000
000000000110000000000000010001100000000000000100000000
000000000011000000000010010000000000000001000000000000
000000000000000000000011100101111111111100010000000000
000001000000000000000000001001111101111100000000000100
000010100001000000000000000000000000000000000100000000
000000001100100000000000000001000000000010000000000000
110000000000000000000011100101000000000000000100000000
000000000000100000000100000000000000000001000000000000

.logic_tile 17 6
000000000001010000000111100001001010000010000100000000
000000000000000000000100000000100000001001001001000001
011000000000100000000000011111001101010111100000000000
100000000001000000000011100011011111000111010000000000
000000001000001000000000000000001100000000000000000000
000000000000000111000010001111010000000100000000000010
000101000001010000000000000000000000000010100100000100
000100100010100000000000000011001011000000101000000100
000000000000000001100110000000000000000000000000000000
000000000000001001010110010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110101000000000000010000110000000
000000000000000000100000001001001100000010101000000000
010000001100000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000

.logic_tile 18 6
000000001010000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011010001100000111100000000000001100000100000100000000
100000000000000000000011000000000000000000000001000000
010000000000101000000010011001111010000001010000000000
110000000000011111000011101111011110100001010000000000
000000000000010001000010011101111011000000000000000000
000000000000000000000011100001101100010000000000000000
000000000000100001000010100000000000000000000000000000
000000001101001001000100000000000000000000000000000000
000001000000000111100000000011101000000011100000000000
000000100010001001000000001001011100000011110000000000
000000000111010001000111001101001010101001010000000101
000000000000100000000000001001101111111001010001100000
001010100000000000000010000000000000000000000100000000
000011000010000000000000001011000000000010000000000000

.ramt_tile 19 6
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000010001110000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001111100000000000000000000000000000
000000000000110000000000000000000000000000

.logic_tile 20 6
000000000000000001100000011111101101100000000000000000
000000100000000000000010010111011101000000000000000000
011000100000101001100111011000011100000000000000000000
100000001100110111100111001011000000000100000000000000
010000000000000111000011100111111000000110100000000000
110010000000000001000111111001111010001111110010000000
000010100001010101000111110011111011010111100000000000
000011000000100001000010001101111010000111010001000000
000000000000010001000111101001011101000000000000000000
000010100000000000100000001001001010010000000010000000
000000000000001001100010010111001010001011100000000000
000010000000000101000010100011001010101011010000000000
000000000000000111100011000101100001001100110100000010
000000000000000000100100000000101000110011000000000000
110000000000001101100000001101001111010111100000000000
100000000000000101000010001111011000000111010010000000

.logic_tile 21 6
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011010000000001000000110000000001000001100111100000000
100001100000000001000000000000001100110011000000000000
011000000000000000000111100111001000001100111100000000
110000000000000000000000000000100000110011000010000000
000010000001010000000000010000001000001100111100000000
000001000001010000000010000000001101110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000100000000000000111101000001100111100000000
000000001111000000000000000000000000110011000000000000
000000000000101000000000010101101000001100111100000000
000000001101010001000010000000100000110011000000000000
110010100001010001100000000000001001001100110100000000
100001000001010000000000000000001001110011000001000000

.logic_tile 22 6
000000000000000111100110000111101111110100000100000000
000000000100000111100110101001111011111100000000000100
011010100000001000000111100011101110110000000000000000
100000000000001001000111101001001010010000000000000000
000000000000000001100110001111101110110100000100000000
000000000000000101000010110111011100111100000000000100
000010000000000000000111000011011100011110100000000000
000001100000001101000000000001111011101110000000000000
000000000001100000000010010111000000000001000100000100
000010100000110001000011010101101000000001010000000000
000000100000000000000000000101011101001001010000000000
000000001010000101000011111011101001000000000000000000
000000000000101011100010110101101111110100000100000000
000000000000010111000111001111011001101000000010000000
110010000000000001100000010011111000010000110100000000
100001000000001111000011100111001111100000010000000100

.logic_tile 23 6
000010000000000011100111100000000000000010000100000000
000000000000010000100100000111000000000000000000000000
011000000000010111100111000111111100110000110000000001
100000001001001101100000001101101001111000110000000000
000000000000000111100000010001000000000000000111000010
000000000000000000000011000000000000000001000001100100
000000001100000000000000000011011001101001010000000000
000000000000000000000000001001101000110110100000000001
000000000000000000000000000000000000000000000110000100
000000000000000000000010010101000000000010000011000010
000000001011000000000000000000000000000000000000000000
000000000001101101000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110001000000010000000011100000000001000000100100000000
100110100000100000000000000000001001000000000011100110

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000110000011
000000000000000000000000001011000000000010000011100001
000000000000000000000111100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011000000000000000000000000000000000000000000000000
100010000010000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001001111010000000000000000000000110000110000001000
000010100110000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001110000000001100000000
011000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001000000000000000100000010
000001000000000000000000000000000000000001001110000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 2 7
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010001110000000000000
000000000100000000000000000111110000001001000000100000
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110010100001010000000000001000000000000010000100000000
000001001110100000000000001011000000000000000010000100

.logic_tile 3 7
000000000000000000000000000001100000000000000100000000
000000001000000000000000000000000000000001000010000000
011010100000000101100000000011001101000000000010000000
100001000000000000100000000000011010001001010000000000
010101000000000001100110100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000011111100000001000000000000000000100000000
000000000000100001100000001011000000000010000010000000
000000000000001011100000000000000001000000100100000000
000000000000000101100010010000001111000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000110000101101011001001000000000000
000000000000001111000000000011001110101011110010000000

.logic_tile 4 7
000001000000000101000111110111111101010111100000000000
000000000000010000100010011101111101000111010000000000
011000000000001101100010001000001110000110000000000000
100000000000000001010110101001011101000010100000000000
000100000010000001100110000001101111010111100000000000
000000000000000000000110001001011101000111010000000000
000010100000010001100011110111101011000010000110000000
000001000000100111000111000000001010100001010000000000
000011100000000000000110000001101011010000100000000000
000000001010000000000000000000111010101000000000000000
000000000000000001000010001001100000000000010100000010
000000000000000000100111101101001000000001110000000000
000000000000000000000010110001011101000010100011000100
000000001011000000000111010000101011100001010001100010
000000000000000101100000001101111000000100000000000000
000000000000000000000010001011010000001100000000000010

.logic_tile 5 7
000100000001000111000110100011100000000000000100000000
000100000000100000100010000000000000000001000000000000
011000000000011111100111101000000001000000100000000010
100000000000101011100100001101001001000010000000000000
010010100001001101000111000001101110000100000000000000
110001001000000001000000000000110000000001000000100000
000010000110000000000000011111001010000001000000000000
000001001110001111000010110111100000000110000000000001
000100100101000000000110001101001001010111100000000000
000000000010000000000000001111011100001011100000000000
000000000000010001100000000001101000000101010000000000
000000000000101001000000000001011101101101010000000000
000010100000000000000111010001111010000100000000000010
000001000000000000000011010000100000000001000000000000
110000000000001000000111001000000001000000100000000000
000000000000000001000100000001001001000010000000100000

.ramb_tile 6 7
000001000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001001000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000011000001000010000010100000
000000001000001101000011110000101111000000010001000011
011000000110000101000110101101101101010110000000000000
100000001010000000100100001001111110101010000001000000
110100000000000000000110001111011000101000000000000000
110000000110000000000110110111101000010000100001000000
000000000001000101000110010000011100000100000100000000
000000000010110111000010000000001011000000000000000100
000001000001001101000010000000001110000000100110000000
000010001001010001000011100000001110000000000000000000
000000000000000001100000000101001001010010000000000000
000000000000001011000000000000111111100001010000000000
000000000000000011100010001101111100000001000000000000
000000000000000101000110000101001001101000000000000000
000000000000001001000111100011011111000010000000000000
000000001110000111100011110011001011000011000000000000

.logic_tile 8 7
000000100100000000000110101001101101010111100000000000
000010100000001011000110010101001011001011100000000000
011000000000000111100000000011001110000001000001000000
100000000000000111100010110111010000000110000000000000
010001000010010111000010000001000000000001010100000000
110010000000000101100000001011101000000010010000000010
000000000000000111100011111011101111010001100001000010
000000000001011001000111110111001010110001110000000000
000000100000001101100000011111000001000001110000000000
000001000000001001000011100111101000000000010000100000
000000001000000000000000000111100001000010100010000000
000001000001001001000011100101101111000001100000000001
000000001010011001100111101101101110110010100000000000
000000000010000001000010001011111010101100100000100000
000001001110001011100011110001101000010110000000000000
000010000000000111100111010000111111000001000000000000

.logic_tile 9 7
000000000000000111100000010111101110000010000000000000
000010000000000000000010000000010000001000000000000000
011000001110110000000000010000000000000000000100000000
100000000100110000000011110011000000000010000000000000
010100001010000101000011000101100001000010000000000000
110000000000000101100100000000101110000000010000000000
000000100110000000000000000001011101000010000000000000
000000100000000000000011100111101111000000000000000000
000000001000000111100000011000011100000010000000000000
000001001010100001000011011001010000000100000000000000
000001000000001001100010010000001100010010000000000000
000010100000000001000011100000011000000000000000000000
000000001000001101100000001000000000000000000010000100
000001001010000001000011111011001100000000100001000010
000000000000000111000000011101001110000010000000000000
000000000000001011100010100011001010000000000000000000

.logic_tile 10 7
000000100001011111000000001011100000000001010000000000
000001100110000111000010010001101010000001100000000010
011000000000001000000110000000000000000010000000000000
100000000000000001000011100111001111000000100000000000
110010001010110111000000000101100000000011000000000000
100000000000110000000000001001000000000000000000000000
000001000100000001000011111000011010000110100000000010
000000100000000111000111011001011000000000100000000000
000000100000000011100000000000011010000010100000000000
000010000000000001100000000111011000000110000000000100
000001000000000000000010000011000000000000000110000000
000010000000000000000100000000000000000001000000000000
000001000100000001000000001011000000000011000000000000
000000100110010111000011011001000000000000000000000000
000100001010000000000000000101101111000110100000000000
000000000000001001000000000000001110001000000000000010

.logic_tile 11 7
000100000000000000000000001000000000000000000100000001
000000000000000000000010011011000000000010000000000100
011001001100100111100000000000000001000000100100100010
100000000001000000000000000000001011000000000000000000
010000000101010111100010000000000001000000000000000000
000010001010010000100000001101001100000000100000000000
000000000000101000000000010000001010000100000100000010
000010100001000001000011000000000000000000000000000000
000000100000000000000111000111011100011100100000000000
000001001100100000000110001111101001110010010000000000
000010001111010111100111110000000000000000100110000000
000001000000101111000111100000001101000000000000000000
000001000000000101000011010101111100100101000000000000
000010001010000000100011000111011101010110000000000000
000001001000100000000000000000000001000000100100000000
000000000001010000000000000000001000000000000000100101

.logic_tile 12 7
000110100000000000000000000000000000000000100100000010
000000000000010000000011110000001101000000000010000000
011100000000000000000000010000001011000000100000000010
100000000000100000000011011011001110000110100000000000
010110101001001001000000000011101110000000000000000000
000000000100001111100011100011011111001000000000000000
000010100000001001100000010111100000000011010100000001
000001000001001101000010100101001110000001000001000000
000000100001110000000110110101100001000010110000000000
000000000000100001000111110111101010000000100000000000
000001000100100011110000001001100001000001110000000000
000010000000010000010000001111101010000000100000000000
000010101001000001000111000101000001000010110100000000
000000001110110001000010011001001111000000010010100000
000001000000100111000111100000000000000000000100000100
000010000001010111100111111101000000000010000000000000

.logic_tile 13 7
000011000000010000000010101000000000000000000100000000
000011100000100101000000000001000000000010000001000001
011000000110000011000000011111011100001001000000000000
100000000100001011100010001011010000000101000001000000
010001001000000000000000001101000000000010110110000000
000010000110000011000011110111001000000000010000000001
000000000000001001000000001001000001000011010100000000
000000000000000101000000000011001111000001000011000000
000000000001010000000000000011101000000110000110000000
000000001010001011000000000000011100101000000010000010
000001000000100111000111110111011110000110100000000000
000010100001010000100111110000111011001000000001000000
000000000001000001000011101101111000000111000000000000
000010001011010000100100000101000000000010000000000000
000001000000100001000010001001100001000010010100100000
000000100000010001000110000111101100000001010000100000

.logic_tile 14 7
000000000110100101100011101101100001000011100000000000
000000001010011001000011111011101000000010000000100000
011000001111101101100011100000000000000000000110000000
100000000000010011000000001011000000000010000000000000
010000000000000111000111011000011000010100000000000000
110000000110000000100110001011001110010000100000000000
000000000000001101000000010011011101101001000000000000
000000000000000001000010000001101010000011100000000000
000000000000001000010111010111111100001100110000000000
000000001000001011000111100001101010101101000000000000
000000000000000001000011100001001100001101000000000000
000000000001001111010010001001100000000100000001000000
000000000001001001000110101011101110000010000000000000
000000000000000011000000000101100000001011000000000000
000100000000000001100000011111011110011101000000000000
000100000000000000100011001001101011101111010000000000

.logic_tile 15 7
000000100001001000000010100111111101010100100000000000
000000000000100111000010010000101011000000010000000000
011000000000100111100110010001001001000010100100000000
100000000001001101000010100000011101100000010001000010
010000000000100111000110100000011001010110000000000000
000000000111000000000000001101011010010000000000000000
000000000000001111000110110011111000000000000000000000
000000000000000011000011010000000000001000000000000000
000010100000001111000000000101101111011111110000000000
000001001110010001110000000101111010001111010000000000
000001000000000001010010101000001101010110000101000000
000010100000001111100000000001001010010000000000000010
000010000000000000000000011001000000000010010100100000
000000101110000000000010101111101000000001010000000110
000000000000000000000010000001100001000001010000000000
000000000000000000000110010011101011000010010000000000

.logic_tile 16 7
000000000101010001000010000011000000000000000100100100
000000000000100000000110110000100000000001000001000000
011000001101001011100000001000001111010100000000000000
100000000000100011000000000011011010000100000000000000
010000000001010111000011100001000000000011100001000000
110000000000100001000000000111001001000001000000000000
000101000000100000000000000001111101010111100000000000
000010000001010101000000001001011101001011100000000000
000000100000000001100110000000000000000000000100000000
000001000000001001000100000101000000000010000000100000
000000000001010111100011010111101111011100000000000010
000010100100000000000010100011101111011101010010000000
000000100000000111000110011111001010010111100000000000
000001000000000000100010100001101100001011100000000000
000000000000000000000111010000000001000000100100000000
000000001010000000000011100000001000000000000000000100

.logic_tile 17 7
000010000000000011100011111011101110010111100000000000
000000001110000000000011110111001001001011100010000000
011000001110100000000111100000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010010100000000000000011000001000000000000000100000000
110001000000000000000000000000100000000001000000000000
000010100000000000000000000111001110000010000010000100
000001000010000000000000000000010000000000000000000001
000001000000000111000000000001100000000000000100000000
000010000001001111000011110000100000000001000000100000
000000000001000111000000000011000000000000000100000000
000000000000000000000000000000100000000001000001000000
000000001100000111000010000111100000000000000100000000
000000000000001111100000000000000000000001000000000000
000000000000001111000000000001001100100010110000000000
000000000000000011100000000001101100010110110010000000

.logic_tile 18 7
000000000000000000000010100101101000000001000100000011
000000000000010000000111110011110000000111000000100000
011001100001011111000000000000000000000000000000000000
100011100000001111100011100000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000001010001111000010100000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000111100000001101111001001111110000000000
000010001100000001000000000011101110001001010000000000
000001000010000000000000001101001011100000010000000000
000000100000000000000000001001011110010000110010000000
110000000000000001100010000011111111010111100000000000
100000000001000001000000000011011000000111010010000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100011110000000000000000000000000000
000001100001010000000000000000000000000000
000000000010000000000000000000000000000000
000000000011010000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000001000010011100000000111001011101001000100000000
000001000000000000000000000111101100001001000000000000
011001000000100111000110100000000000000000000000000000
100010000001011101100111110000000000000000000000000000
000000100000000101000000011001111000000000010000000000
000000001000001111100011111011011100010000100000000000
000000000000000101000011100001101100100001010100000000
000000000110000001100100001111111000010110100000000000
000001000000001000000000011011111011010111110000000000
000010000000001101000010001101001111101111010001000000
000000000110001001000000010101011001010111100000000000
000000000000000111100011100111001111000111010000100000
000000000001010001000000000111001011010111100000000000
000000000001000001000010000101011010000111010000000001
110000000000000000000010000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 21 7
000000000001000011100000000000011110000100000100100000
000000100000000000100010110000000000000000000000000000
011010000000000000000010100011011111110100000000000000
100000001110001111000000001111101011101000000000000000
010000000000000001100010011101011001000110100000000000
110000000000001111000011101111111000001111110000000000
000000100000011000000010010101011101100000010000000000
000000000000101011000011100101011100010100100000000000
000010000000000011110110100000011110000100000100000000
000001100001000000000110000000000000000000000000000100
000000000000000001010000010001001111010111100000000000
000000001110000000000010000001101010000111010000100000
000000000000000101000000011111101101010111100000000000
000000000000100000100010001101111110110111110000000000
000000000000001011100110100000000000000000100100000000
000010100001011111100011110000001100000000000001000000

.logic_tile 22 7
000000000000000000000000010101100001000000100010000001
000000000000000000000010010000001011000000000000000100
011000000001010111100110001111100001000000000010000010
100000000000000000100100000111001010000001000011100001
110000000000000000000111101101111110000000000010000000
100000000000000000000100000101010000001000000000000010
000000100001101011100110001111100001000001000010000000
000000000000111001100000000101001110000000000000100000
000000000001010000000011100111101110000000000010000100
000000000000000000000000000000000000001000000000000000
000001000011010000000000001101001110111000000110000000
000010100000000000000000000001101101111110000000000000
000000000000001111000000001111111010000000000010000010
000000000000000001100000000101100000000001000010000010
000000000000000101100000011001000000000010000000000000
000000000000000001000010101001100000000000000001100001

.logic_tile 23 7
000000001010000000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
011001100111000000000110100000000000000000000100000000
100011100000000101000000001101000000000010000001000000
010000001000000000000010100000000001000000100101000000
110000000000000101000011100000001110000000000000000000
000011100000000000000010100001011010000000000000000000
000000000010001111000000000000110000001000000001000101
000000000000100000000000001000011001000000000000000100
000000000001010000000000000001011111000100000001100101
000000001110000000000000000001011010000000000000000000
000010100000000000000000000000110000000001000011000101
000000000000000000000000000000000001000000100010000100
000000000000000000000000001001001011000000000000000010
110000000100010001000111000001000001000001010000000000
100000000000000000000000000101001010000010010000000010

.logic_tile 24 7
000000000000000000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
011000100000000000000000000001000000000000000100000000
100001000000000000000000000000000000000001000000000000
000000000001010000000000000000011010000100000100000000
000000001010100000000000000000000000000000000000000000
000000000001001111100000000000000000000000000100000000
000000000000100111100000000111000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110011000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000001001100001000001010100000010
000000000000000000000000000111001000000010111000000001
011000000000000111000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 8
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000001010000000110000000000000000000000000000000
100000000000100000000100000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011101010000000111000000
000000000100000000000000000000011001100001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000001000000000001101011000001011000000000000
000000000000000001000011110111000000001010000000000000
011000000000000111000011100111101011010100000000000000
100000000110000000100100000000111110100000010000000000
110000000000000111100110110111100001000011110000000000
010000001000000001100010000101101110000000100000000000
000010100001010111000000010111000000000000000100000000
000000000000100000100011100000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000010011000000001000010000010000000
000000000110000000000010101011001011000000000010000100
000000000000000001000110110101001110011000000000000000
000000000000000000000010100111111001001000000000000001
000000000001001011100111000001011011001001000000000000
000000000000100001000010001111001001000000100000100000

.logic_tile 4 8
000000000100000001000010000001011111001001100000000010
000001000000000000100010001101001000101001110001000000
011001000001010011100010101001101011010000110000100000
100010100000000111100000001001011010011001110000000000
110001000000000000000111100001001110000100000010000001
110000000000000000000010100000100000000000000011000101
000000000000001001000110100000000001000000100100000000
000000000000000111000100000000001000000000000000000000
000000000000000000000011100000001011010100000001000000
000010000001010000000000001001011100000100000000000000
000001000000001000000010000000011011000100100000000000
000000100000001111000100000000001101000000000000000000
000000100000010000000111101000000000000000000100000000
000001000000001101000100001101000000000010000000000000
000000000000001000000000000000000000000000100100000010
000000001010000001000000000000001101000000000010000001

.logic_tile 5 8
000000000010101000000000001000001010000100000000000000
000000000011001111000000000001000000000010000000000100
011010000000001111000111100000011010000100000110000000
100001000000001111100000000000000000000000000000000000
110000000001000000000000000101011000000100000000000000
010000001010001111000000000000000000000001000000000000
000010000000000101000000001000000000000000100000000000
000001001100000000010000001011001010000010000000000000
000000000001000001000000000101001100000100000000000000
000000001000000000100010000000000000000001000000000000
000000100000000000000110100000000001000000100000000000
000001100010000000000100000101001001000010000000000001
000000000000010000000000000000001010000100000000000000
000010100010100000000000000001000000000010000000000100
000010000000000000000000001000000000000000100000000000
000000000000000001000000000111001010000010000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000110001000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 8
000100000000000101000111110101001000000111000000000000
000000001010000000100011111001110000000001000000000100
011001001000100011100000001000001110000100000000000000
100000000000000111100000000101000000000010000000000100
110000000000001000000011111101011101000001000000000000
010000000001010111000011100101001000010110000000000000
000000001001001011100111001000000000000000000110000000
000000000001010001100100000111000000000010000000000000
000000000000000000000000001001000000000001000010000000
000010100000010000000010001101000000000000000000000101
000010000010001001000000000101011110000111000000000000
000000001010000011010000001101110000000010000000000010
000010000100000001000010000111011010000100000010000000
000001001101010001000000000000000000000001000000000000
000000000001001000000111001111011101000000010000000000
000100000001110101000100000001101100000110100000100000

.logic_tile 8 8
000010000001001011000111011001111110001001000000000000
000010100000100011000010000111001110000010100000000000
011001000000100011100000001101101100001001000000000000
100000101000011001100000000011100000000101000000100000
110000000000000000000110000011101101010010000000000000
110000001100000000000000000000101000100001010000000000
000000000000000101000111100111100001000010000000000000
000000000001000000000000000000101111000000010000000000
000010000010001011100000000000000000000000100100000000
000001001111000011000011100000001101000000000000000000
000000000001001001000010000001001010000000000000000000
000000001000001111100000000001011110000011000000000000
000000101110001111100111100000000001000000100100000101
000011100000000101000100000000001010000000000000000000
000011100000100001000011100011101000001000000000000000
000011001111001001000110000011011001001000010000000000

.logic_tile 9 8
000000000001010000000000010101101110000010000000000000
000000001100001111000011000000010000001000000000000000
011010100000001101100110100001000000000010000000000000
100001000000000111000000000000001010000000010000000000
010010100101101000000010110011101010000000010000000000
010001001010110111000010011111111011000000000000000000
000100000000101001000010110011100000000000000100000010
000110100000011011000011000000100000000001000010000000
000000100000001000000011101001111011101001110010000000
000000000110000101000000000101111111010101110000000000
000001001010101000000110010000011100010010000000000000
000000100001000111000010100000001110000000000000000000
000000000000010000000110100111111001000000000000000000
000000100000000001000010000000001011100000000000000000
000010000000001000000010100001101100010000000000000000
000000000000000101000100000000001101001000000000000000

.logic_tile 10 8
000000000000010111000010011101111111010001000000000000
000010000100000000100011100101111100000100010000000000
011010001110001101100111110000011010010000100000000010
100000000000000111100111111011001100010100000000000000
010010100010000111100110110011100001000010100000000000
010000101110001001100010001101001111000010010000000100
000000001000000111000000000111001101000000000000000000
000000000000010011000011101111111000001100110000000000
000000100010010011100011101011111000010001000000000000
000001000011000000100011001001111010001000100000000000
000000000110000111000111000001101110011110100010000000
000000000000000101000000001101001010011111110000000000
000010100001000111100111001101101000000101000000000000
000000100010000000000110000111010000000110000000000000
110000000000000111100111110000000000000000100100000000
100000000000000000000111000000001000000000000010000000

.logic_tile 11 8
000000000000001000000000000000011110010100000000100000
000010000001011011000000001011011010000100000000100000
011000001110100000000110011011000001000001000000000001
100000000001010000000010000011101001000010100000100000
010001000100100101000000011101101010001101000100000100
000010101110000000000011100111110000001000000000000010
000000000110001000000011110111001100000000000001000010
000010100000001111000010100000011100001001010010000000
000000001110010101000000001111100000000001000000000100
000000000000100000100010101001001101000001010000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000001
000001000001010101100000000000000000000000000101100000
000000100000100000000000000001000000000010000000000000
000101000000011011100000010000000001000000100100000010
000110000110100101100010100000001010000000000000000100

.logic_tile 12 8
000000000000000000000110000011101111101011110000000000
000000100000000000000100001111101111001111000000000000
000000001100010111100110001111001111110110100000000000
000000000000000000100100001111011101110101100000000000
000010100000000000000010100001111100110110100000000000
000001000000000000000010110111111111111010010000000000
000000100100000101000000001111001101101111010000000000
000001100001000000100010101011101011000011110000000000
000010100001001101000110000011011100110110100000000000
000001001100101001000100001101111111110101100000000000
000000000001010000000010100111011011110010110000000000
000010000010100000000000000011101101101011010000000000
000000001000100101000010100011101000110010110000000000
000010000000010101000000000111111111101011010000000000
000000000000100001100110000111100001000000100010000100
000000000000010000100111001101001000000000110000000100

.logic_tile 13 8
000010000100000111000010101011001001111110000000000000
000010000110000000100111111111111000101011010001000000
011000001100100011100011100000001100000000000001000000
100000100001010101100010011111011110000110100000000000
010000000001010101000010000000000000000000100100000000
010000101011000000100000000000001011000000000010000000
000000000000001101000111000101001100110010110000000000
000000000000001111100111101001001101010111100000000000
000000000000101000000111001101111011000111110000000000
000011000110000101000010111101011110011110100000000000
000000001010101111000010001111011011100011100000000000
000000000001010001100000001001101000010100110000000000
000010000010001001100010010001111101001101100000000000
000001000000001001000010100111011001110110000000000100
110000001100100001100110000000011101000010100000000000
100000000001010000000100000001001100010000100000000000

.logic_tile 14 8
000000000001001001100000000111011110010000100100000100
000000001110101001100000000000101010101000000001000010
011000000110000000000000011111001111110110100000000000
100000000001000000000010011111011101110101100000000000
010000001010000111000000001011101100101111100000000000
000000100110000000100000001111111110101101000000000000
000000000000000000000000001001000000000001010110000000
000000000001000000000000000011001111000010010000000010
000011100000000001000010101011011100101111100000000000
000011000000000000000100001001111110101101000000000000
000000000000000001000010111111001110101111010010000000
000000000000000000000110011011101000000011110000000000
000010100000100101000010100111000000000000000110000000
000000000110001001100110010000000000000001000000000000
000100000110001001000010100011111110000010000101000100
000100001010001111100010100000101100101001000001000000

.logic_tile 15 8
000000100000000000000110000101111001110011110000000000
000001000001000001000010011001111001001000010000000000
011000000111001001100011100011111111000110100000000000
100000000000101011000011100000111111100000010000000000
110000100000000000000010000101000000000000000100000000
110001000110000111000110010000000000000001000000000001
000000000000000000000011111011011101000010000000000000
000001000000000101000111000011011000000011000000000000
000010100111001000000010100111101110010000000000000000
000001000000100001000000000000011011101001000000000000
000000000000000111100000000001100000000001000000000000
000000000000000000000011110111000000000000000000000000
000000000000000001000111110101101001001001000000000000
000000000000000001000111100001011110000111010000000000
110000001110001111000110010111011010000011110000000000
100000000110001011100010111101011101111001110000000000

.logic_tile 16 8
000000000000000101000000001000000000000000000100000000
000000000000000000000010111001000000000010000010000010
011000000000000000000110010011001000010100000000000000
100000000000000000000010100000011100001001000000000000
110000000001000000000000000000011000000100000100000000
110000001100100000000000000000010000000000000010000000
000001000001000000000000001000000000000000000100000010
000010001000010000000010111101000000000010000000000001
000000100000101001000000010000000000000000000110000100
000001001001010011010010010111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001111000000000010000010000000
000001000001001001100111100111000000000000000100000100
000000101101101001000000000000000000000001000010000010
000100000000000000000000000011001100000110100000000000
000100001110000000000010010000101000001000000000000000

.logic_tile 17 8
000000000001010000000000010000011100010110000000000000
000000000000101001000010000001001001000010000000000000
011000000000101001100010010001111011010110100010000000
100000000000011111000111101011101001001001010001100100
000000000000000001000000000000011011010010100100100000
000000000000100000000000000011011000010000000000000000
000000000000000101100000010000000001000010000100000010
000000001010000000100011110000001110000000000000000000
000011000001001000000111101001101101111100010000000100
000010000000100001000100000101111110111100000001000000
000000000000000011000000010011100001000001010100000001
000000000000000001000010000111101011000001100000100000
000000000000000000000000001001111100001001000000000000
000000000000000001000000000011000000000101000000000000
000000100000000111000000000101011011101001010010000000
000000001000001111100000001011001001110110100000000100

.logic_tile 18 8
000000000000000000000010010000000000000000000000000000
000010100000000101000111100000000000000000000000000000
011000101100110000000111000000000001000000100100000000
100101000001110000000011110000001001000000000000000000
010000000100001001000011010000001010000100000110000100
110001000110001111100011110000010000000000000000000000
000000100001000111100011100001011010001011000000000000
000001000000000000000100000111000000000001000000000000
000010000000101000000010001011001010010111100000000000
000001100001011101000000001101101001000111010000100000
000000000110000000000000000011000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001001000000000011110000000100
000000001001010001000000001001101010000011100000000000
110000000011000001000000000000011110000100000100000000
100000001100000000000000000000000000000000000000000001

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100001010000000000000000000000000000
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000101000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000110000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000001100000000000011110000000000000000100100100001
000000000000000101000011100000001100000000000000000000
011010000000000111000110000111100000000000000100000001
100001000000100000100011110000100000000001000001000000
000000000000000111100011110101011000000010000000000000
000000000000000000100111111111111000000000000000000000
000010000000010111100000000101000001000000010100000000
000011100000000000100000001011001000000000000000000000
000000000000000000000011101000001111000110000100000000
000000000010001111000010010101001100010110000000000000
000001000000011000010000010101111100110110110100000000
000000100000101011000011101111011110111101110000000000
000000000000101000000110010001000001000000100100000100
000000000000010101000010001001101001000000110000000000
110010000000000000000011101011001010000100000100000000
100000001000000000000011001111110000001100000000000000

.logic_tile 21 8
000100000000001000000011100001011010000001000000000000
000000000110001001000111101011100000001001000000000000
011011000001000000000111000001000000000000000010000000
100011100000000000000111100000001010000001000000000001
000000000000010000000110000111011010111111010100000000
000000000000000001000100001111111001111111110000000000
000000000000100001000000010011011001000001000000000000
000000101111000111000010001001111110000000100000000000
000000000000001000000110011111111000001001000000100000
000000001000000001000011001111110000001101000010000010
000000001011011000000000000000011100010010100100000000
000000000000101111000000000000001101000000000001000000
000000000000000001000110000101100000000000110000000000
000001000000000000000110010111001100000000100000000000
110000000001100000000110010101101010000100000000000000
100000000110010001000011110000010000000000000000100101

.logic_tile 22 8
000000000000001111100110000111000000000000000100000000
000000001010100011100110100000100000000001000001000100
011000000001110000000000000001101111010111100000000000
100000000000010101000000000001001010000111010001000000
010001000000000000000011100111001000000000000010100000
110010100000000000000111100001010000001000000001000000
000000000001011000000000000000011100000100000100000000
000010000110101001000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000001000000000000100010000000
000001000000101101000000000111001001000000000000100011
000000000000000111000000010000001010000000100000000110
000000000000000001100010110000011001000000000010000101
110011000001000001000000000111100000000000000100000010
100011100000000000000000000000000000000001000000000000

.logic_tile 23 8
000000000000001001100111100000011011010000000000000000
000000000000001001100000000000011111000000000000000000
011000100000000000000000000000001010010110000100000000
100001000000000000000000000000011001000000001001000001
000000000000000000000010000001011110000100000010000011
000000000000000000000000000001000000000000000000000000
000010000101000000000000001001001100000100000011000001
000000000000110000000010101111011000000000000001000001
000100000000000000000000010001011110000000000010000001
000000000000000000000010101011011000000000100001000000
000001001111010000000000001001000000000001000010100100
000000000000000000000000000111001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010010100000001000000110110001001101001000000010000000
000000000100000101000110100001011111000000000000100100

.logic_tile 24 8
000000000000100000000010110000000000000000000000000000
000000000000010000000010000000000000000000000000000000
011001100000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000101000000000001001010000000000000000000
000000000000000101000010100000110000000001000000000000
000000000000000000000000000111101000000000000100000001
000000000000000000000000000000110000001000000001000000
000010000000000000000000001001001010000010000000000000
000000000000000000000000001011110000000000000000000000
000000000000000000000111010111100000000000000010100001
000010100100000000000010001101101001000001000011100000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
110010000001000000000110000101011100000000000000000000
100000000000100000000000000000011010000001000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001111000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000010000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000100000000000001000000000000010000100000000
000000000111010000000011111001001010000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000110100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000001000000100000000001
000000000000000000000000001001001010000010100000100100
000000000000000000000111000001100001000010000100000000
000000000000000000000000000000101101000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101110000010000100000000
000000000000000000000000000000110000000000000000000000

.logic_tile 2 9
000000000000000111000111100001011101000010100100000000
000000000000000000000111100000011111100000010000000010
011000000000001111100000000000000000000000000000000000
100000000000000001000010110000000000000000000000000000
000000000000000111000011110001000000000010110100000001
000000000000000000000011111111001001000000010000000101
000000000001000001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000100000000000000000011111010000100100000000
000000100001010101000000000101001010010100000000000001
000000000000000000000011000001100000000000010000000000
000000000000000000000100001101001001000001110000000000
000000000000000000000011001001011000001000000100000000
000000000000000000000000001001000000001110000000000011
000000000000000000000110100101001100010000000100000011
000000000100000111000000000000101000101001000000000000

.logic_tile 3 9
000000000010001000000110010111011010000000000100000001
000000000000000101000011100000101110000000010001000011
011000000000001000000110101011111100001001000000000000
100000000000001111000011111011100000001010000000000000
010000000000001000000010001111011001010111100000000000
000010000000001111000000001101011111001011100000000000
000000000000001000000010001001000001000000100010000000
000000000000000001000011101101001100000000110000000000
000001000000000000000011110000000001000000000000000000
000000000000000000000110001001001001000010000000000000
000000000000000101100010100111111101100001010000000000
000000001100001001000010000101001101100000000000000000
000000100010001011100111000000011110000000000000000000
000000000000000011000111001011001011000110100000000000
000010100001010001000010000001101110000001010000000000
000000000000000011000000001011011001011111100000000110

.logic_tile 4 9
000000000000000001000010001011100000000000000000000000
000001000000000000000000001011000000000011000000000001
011000000000000000000011101000000000000000100000000000
100000001010000000000000000011001111000010000000000000
110000000000000101000010000101000000000000000100000000
110000000010010001000000000000000000000001000001000000
000000000000000001000000000000001010000100000100000000
000000000000000000000010010000000000000000000000000001
000110001110000000000000000001000000000000000100000100
000000000000100000000000000000000000000001000000000000
000000000000010001000000001101011011010111100000000000
000000000000100000100010011001101011000111010000000000
000000100000000000000010010000000001000000100100000100
000000000000100000000011000000001110000000000000000000
000010000000000011100000000000000001000000100000000000
000001001100000000000000001001001100000010000000000000

.logic_tile 5 9
000000001110000101100010100011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000011000000011000000010100000001000001100111000000001
000001001000001111000000000000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000100000000000010100000100000110011000000000001
000000000001010000000110100000001001001100111000000001
000010100000100101000000000000001010110011000000000000
000000000000000000000000000101001000001100111010000000
000000000000000000000000000000100000110011000000000000
000010000100000011100000000111101000001100111010000000
000010000000000000100000000000000000110011000000000000
000100000001100000000000000000001001001100111000000000
000000000010110000000000000000001011110011000000000010
000000000001010001100000000000001001001100111000000000
000000000000000000100000000000001001110011000000000001

.ramb_tile 6 9
000000000101100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000100100000000000000000000000000000000000
000101100000000000000000000000000000000000

.logic_tile 7 9
000000100000000000000000011111111101000101110000000000
000001001010100000000011100011001000110010100000000000
011000000000001000000000000101100000000000000100000000
100001000000000111000011110000000000000001000000000010
010001000001001000000110001000000000000000100101000000
000000000000101101000000000101001011000010100000000000
000100001000010001100000000001101000000000000000000000
000000000000100101000000000000110000000001000000000000
000010000000001000000110100000000000000000000110000001
000000100010000001000000001101000000000010000010100001
000000000110001011100000000001101000000100100000000000
000000000010000111100000000000111110000000010000000000
000010101000101000000010110101011010000100000000000000
000011100000001111000011110000000000000001000001000000
000000000000001000000000000111001100100000110000000000
000000000000000001000000001011101111000110100000000000

.logic_tile 8 9
000110100001000011100000010101111000000010000001000000
000000000110100000100011001111110000001011000000000000
011000100110001101000010101001111100000000100000000000
100011101100000111100111110001001111000001000000000000
000000000000000101000000000101011111010110000000000000
000000000000100000100011110000101010000001000000000000
000000000110001001100000010111101000000100000000000001
000000000000000101000011010000011100101000010000000000
000010000000010101000111010011111011011000110000000000
000000000000010000000010000111001001010011100000000000
000001000000001101000010000111101100000010000100000000
000000100111011111000010000000111101100001010000100100
000001000000000111000111100000011101010010000000000000
000010000000000000100010000000011101000000000001000000
000000000110001001000110100101000000000000000000000000
000000000001000111100100000000001000000000010000000000

.logic_tile 9 9
000010000000100001100000000011011010010110100001000000
000001101000000000000010101001011111000110100000000000
011000000000001101000010011101101011000100100000000000
100000000000001111000111100001011110000000000000000000
010000100000001101100011100111111001001001010100000000
000000001010000111000110111011111000000111010010000000
000000000000000001100111100011101010100000000000000000
000011101111010000000110100001001101000000000000000000
000010100001010111100010010000011101010000000000000000
000000000000000000000111100111011101000100000000000000
000000001100001000000110000101111110000010000000000000
000000000000000001000010010000100000001000000000000000
000000100001000001000110000000011110000100000110000000
000001000101000000000000000000010000000000000011100010
000000000000000111000010000111111000000000000000000000
000000000000000101000111110101111011001100110000000000

.logic_tile 10 9
000001000000011001100000000000000000000010000000000010
000000000001111001100000000001001011000000100000000000
011000000000000000000000010000001110000100000110000000
100000000000000000000011000000000000000000000000000001
010010100010000000000010010001000000000010000000000001
000001100000101001000011000000001011000000010000000000
000000000110000011000000000011100000000000000100000001
000000000000010000100010100000100000000001000000000000
000000000001111000000000001000000000000000000100000100
000000101000000011000000000101000000000010000001000000
000000000000000000000010011011000001000010110100000010
000000000000000000000111101011001011000000010010000000
000010100000010111000000000101000000000000000110000000
000000000100000000000000000000100000000001000000100000
000010000000000000000000000000011001000110000100000001
000001000000000111000000000101011110010100000000100000

.logic_tile 11 9
000001000001010000000110100000011101010000100000000001
000000000000100000000000001011001100000000100001000000
011000001011011000000000001000000000000000000100000100
100000001101100101000010111011000000000010000001100010
010011000000101000000110010101100000000000000110000000
000000000011001001000110010000100000000001000000000010
000000000000000000000000010000000000000000000100000000
000000001100000000000011100011000000000010000000000110
000100000100100101100000010101000001000001000000000000
000000000001000001100010101011101001000001010000000010
000000000000001101000011000101011000000000000000000000
000000000000000101100000000000101111001001010000000101
000000100100111000000000010000001111000010000100000000
000000000000110011000010100011001110010110000010000010
000000100000000111000000000000001100000000000010000000
000000000000000000100000000101011001000110100001000000

.logic_tile 12 9
000101101000000001100111000011001101110010110000000000
000000001100001011100100000111101111101011010000000000
011001000000000000000000011101011110010100110000000000
100010001001000000000011100011111101100100110000000000
010000000000000101100110100011000001000000000000000100
000000000000000000000000000000101111000000010010000000
000011000001000001000000000101011111011001110000000000
000011001101100000100000001011001101000110100000000000
000000000000000101000110100001001101110110100000000000
000000000001000000100000000111111111111010010000000000
000101001010000101000110100001011011000010000100000000
000000001100000000100000000000001111101001000010100000
000000000001000101100000011001000000000011000000000000
000000000000100000000010011001000000000000000010000000
000000001100000001100110100111011110110110100000000000
000000000000000000100011101111011101110101100000000000

.logic_tile 13 9
000010000000010001100111111101100001000010010110000100
000001001010100000100110101101001110000010100000100000
011000001110001111100111001000000000000000000110000010
100001000110001001100100000111000000000010000000100110
010000000100000000000010110001011101010110000101100100
000000000000000000000010100000101110100000000000000000
000001000000100001000011111101101101101101010100000000
000100100000011011100010011001001000010110100000000000
000000000110000000000000001101101010000001000000000000
000000001010000011000000000001110000000110000001100001
000010100000010101100000000000001000010000100000000001
000001000000100000000000001111011000000000100001000000
000110000100010000000000010101001110010000100010000000
000001001010100101000011100000101011000000010000000000
000001100001010011100000010000000001000000100100000000
000011000000000001000011110000001111000000000000100110

.logic_tile 14 9
000010000000010101100110110001011001101111100000000000
000011000000100000000011010111111111101101000000000000
011000100000000000000110100000011110000100000101000001
100001000000000000000010010000000000000000000000000010
010000000000000001100010100001001001110110100000000000
010000001010000111100000001111011011110101100000000000
000010000000000000000110101011000000000001100000000000
000000001010000000000000001011001111000010100000000000
000010000110011000000110001001011001101111100000000000
000011000100100011000000001001111111101101000000000000
000000000000000000000110000000001010010100100000000000
000000000000000000000100000101001111000100000000000000
000001000000000101100110110011000000000000000100000100
000000001010100000000010110000100000000001000010000010
000100000000100001100011100101101010101011110000000000
000000001001010000000100001001111000001111000000000000

.logic_tile 15 9
000000101110000001100000001001000000000010010100000000
000000101110000000100000000101001100000001010001100000
011100000000000111100110000111111000001110000100000000
100000000001010000100110100111110000001000000000000011
010000000000000000000110100001100001000011010100000000
000000000000000001000000000011101100000001000000100001
000000000001001111000000001000011110010010100100000000
000000000010101011100010100101011000010000000010100001
000100000000001000000000000111111110010110000110000000
000000000001001011000000000000011100100000000000000100
000010000000010000000000010011101101010010100100000000
000000000000001001000010110000101011100000000000000100
000000000000010000000000001000011000000010100100000000
000000000100100001000000001111001011010000100001000001
000000000000000000000111010111100001000000010110000000
000000000000001001000010100101101111000010110000000000

.logic_tile 16 9
000000100000010111100010000111001101000010000000000000
000001000100000101000111100000001111101001000000000000
011000000000100011100000000111111010000100000000000000
100000000001011001100011010000000000000000000000000000
110000000000000001000011100011011010010100100000000000
100000000001000000000000001001011110111101110000000000
000000000000000011100000001011011111111110010000000000
000000100100000000000010111111101100100100000001000000
000000000000001111100000011000000000000000000100000000
000000001110000001100011110011000000000010000010000000
000000000000001001010011100001101010111000000100000000
000000100000001001000100000001011001111101000000000010
000000001000011001100000001001100000000010000000000000
000010101010010101000000001001001100000011010000000000
000000000000100101000010100001001011010110000000000001
000000000000010000100110000000001101000001000000000000

.logic_tile 17 9
000001000000001011100000001101100001000001110000000000
000010100100000011000000001011101100000000010000000000
011000000000100000000000011011000000000001000000000001
100000000001000000000011111111000000000011000000100011
110000000100000000000000001000000000000000000100000001
110100000110000000000000001111000000000010000000000000
000010100000000000000000010000001100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000011110000001100000100000100000000
000000000000001001000111100000010000000000000010000000
000000000000001001000011110001100000000000000110000000
000000000000001111000011010000100000000001000000000000
000000000000000000000111100001011100000010000000000000
000010101101010000000000000001010000001011000000000000
110100000001010000000010101000000001000010000000000100
100000000000000000000110010011001111000000000001100000

.logic_tile 18 9
000000000000000101000110100101101011000000000010000000
000000000000000001000000001011001011001000000000000001
011000000000000111000010110000000001000000100100000000
100000000000000000100011100000001101000000000010000001
010001000100100101000010000000000000000000000000000000
110010000010001001000011100000000000000000000000000000
000000000000000111100111001101101110000010000000000001
000000000000000001000000000001000000000111000000000000
000010000001000000000000000000011001010000000000000000
000001000000101111000010000000011001000000000010000000
000010000000000000000110100001101010010111100000000000
000101000001010000000111100111101001000111010010000000
000000000000001001000000001101011110101001010000000000
000010000000000001000010011011101000110110100001000000
110000000000000000000000000000001100000110100000000000
100000000100001111000000000001001111000100000000000010

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000011101010010000000000000000000000000000
000011100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000001000010000000000000000000000000000000
000010100001010000000000000000000000000000
000000101101010000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000010000000000000000000000000000000
000000001110000000000000000000000000000000
000000001011000000000000000000000000000000

.logic_tile 20 9
000011000000001111100111010011101100010000000000000000
000010000000000001100011111101101100110100000000000000
011001000000011111100110100000000000000000000100000000
100000100000101111100100000001000000000010000000100000
110010100000011111000111001101111000110000110100000000
110001001110111011000000001011101010110110010000100000
000000000110000111000000001011011000000000010000000000
000000100000000000100011100011101111010000100000000000
000000000000001111100010011011000001000010100000000000
000000000000000011100110100001101010000001100000000000
000001000000000001110110010111011111000110100000000000
000000101100000000000010000101001110001111110000000000
000000000000010101100011111001101100110100010000000000
000000000000000000000111101111101000100000010000000000
000000000000001111100110011011001000000001010000000000
000000000000000111100011111111011001111101100000000000

.logic_tile 21 9
000000000000000111000111010011011000000000010000000000
000000000010100000000110010101011011000000000000000100
011000000110011001100111001101100000000000000010000000
100000000000100001100110010001100000000010000000000101
000000000000000011100011100000000001000000000000000000
000000000001000000100111101001001011000010000000000101
000001000000001000000010011101011100000001010000000000
000000000000100101000011011001101001000000010000000100
000000000000000111100000000001011100001000000100000000
000000001010000001100010000011000000000000000000000000
000010000001011011100000001011000001000001000110000100
000000000000001111100000001101101010000011010000000000
000000000000000000000000001001101000000000000000000100
000000000000001011000000000011111011110000000000000000
110000000000000000000000000001111000111101110100000000
100101001100000000000000000111101011111111110001000000

.logic_tile 22 9
000000100000000001000010110001011110000110100000000000
000001000000000000100110100101011001001111110000000000
011001000000001000000000010000000000001100110000000000
100000100010000111000011000111001001110011000000000000
110000000000101101100010100101100000000000000100000000
010000001100011111000000000000100000000001000000000100
000000000000011000000000000011011111000001000000000000
000000001010000001000010000101011010001001000000000001
000000000000001001100000000000011100010000000000000000
000000000000000001000011110000011011000000000000000000
001001000000010101100110000011101001010000000010000010
000010000000000000000111100000111100101001010000000000
000010000000001000000000001000000000000000000100000000
000001000000001011000000000001000000000010000001000000
110100000000010111000111110001111110000110100000000000
100000000000000000100110110000101100001000000000000000

.logic_tile 23 9
000000000000000000000010110000011011001100110000000000
000000000000000101000011000000001100110011000000000000
011010000110010011100111011001101011000001000000000000
100000000100100000000011011001101000000000000011000001
110000000000001011100110000000000000000000000000000000
110000000000001111100000000000000000000000000000000000
000010000000101011100010100011100001001100110000000000
000000000100001011100000000000001010110011000000000000
000000000000000000000010000111000001000001010100000000
000000000000000000000000001101001110000001100000000001
000000000001001000000000000000011010010000000010000101
000001000010000001000000000000011111000000000010100000
000000000000001000000110100011001010000111110000000000
000000000000000001000111010001101001001111110000000010
110010000000100111100000000001111010111100010000000000
100000001101000000100000001111101001111100000010000001

.logic_tile 24 9
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001000000000000000001000
011000000010001000000000000111000000000000001000000000
100000001010000101000000000000100000000000000000000000
110000000000000000000010100000001001001100111000000000
010000000000000000000110110000001110110011000000000000
000001000001000000000011100000001001001100111000000000
000000000100101101000100000000001101110011000000000000
000000000010000000000110011000001000001100110000000000
000000000000000000000011011011000000110011000000000000
000000000000101000000110010101100000000000010100000000
000000000001010001000010001101101111000010110000000000
000000000001000000000010011101100001000001010100000000
000000000000100000000010000011001011000001100001000000
110000000000000001100000000101101010001101000100000000
100000000000000000000000001011110000000100000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000011000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000010000000100000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000001100000000000000000000010000000100000
000000000000000000000000000000001010000000000000000000
011000000000000000000111000101011011100000000000000000
100000000000000000000100001101001101000000000000000000
110000000000000101000010101000000000000010000000000000
010000000100000101100110110101000000000000000000000001
000000000000000101000010100101101010100000000000000000
000000000000000000000010111011111010000000000000000000
000000000000000000000011000001111110001100110100000000
000000000000000000000111100000100000110011000000000001
000000000001010000000111001111000000000011100011000011
000000000000000000000100001101101000000011110000000111
000000100000000000000110001000000000000010000000000000
000001000110010000000000001101000000000000000000000100
110010000001011000000000000000000000000010000000000100
100001000000000001000000000000001010000000000000000000

.logic_tile 2 10
000000000000000111100011000000000001000000000000000000
000000000000000111100000000101001110000000100000000000
011000000000001001100000001000011000010000000000100000
100000000100000001000010100011001101010110000000100010
110010000001000111000000000000000000000000000000000000
100000000100101101000000000000000000000000000000000000
000000000000000000000000001000011110000100000000000001
000000000000000000000000000001011000010110100001000000
000010100000001000000011100000000000000000000100000000
000000000100000001000100000001000000000010000000000000
000000000000000111000010000111001101101001010000000000
000000000000000000000100000101101101000100000000000000
000000000000100000000010010111001001010000100000000000
000000000000000000000111110000111001101000000000000000
000110000000001001000010001000000000000000000100000010
000000000000000111000100000111000000000010000000000000

.logic_tile 3 10
000000000100100101000000011101111011011101010000000100
000000000101000111000011001001101011001001010001000000
011010100110001101000110001011011010010010100000000001
100001000000100001100010101111101101010001100001000000
010000000000100111100111100001000001000001110000000000
110000000000010111100100000011001000000000010000000000
000000000000001101000111010000001000000100000101000000
000000000000000111000111010000010000000000000000000001
000000000000000000010111101111011110000110100000000000
000000001000000001000010110011001000001111110000000000
000010001000010000000010100001100001000000100000000001
000000001010000001000000001011101001000010110000000000
000000000000001000000000000001101011000110000000000000
000000000001011111000000000011001110000001000000000000
000010000000000001000111110111101011000110000000000000
000000000000000101000110000000101101101000000000000000

.logic_tile 4 10
000001000000100000000000001000000001000000100000000000
000000000000000000000011101001001010000010000000000000
011000000000000000000000000000000000000000000100000010
100000001110000000000011111101000000000010000001000000
110000001100100111000011000000000001000000100000000000
010000000000000000000010110101001010000010000000000000
000100000000000111100000001000000000000000000100000000
000100100001010000000010111101000000000010000000000100
000000100000000000000000000000000001000000100000000000
000001000000100000000011101101001010000010000000000000
000000000000000000000000000101101000000100000000000000
000000000000000000000000000000010000000001000000000000
000000000010000000000000000000011110000100000100000001
000000000000010001000010010000000000000000000001000000
000010001110011000000011000111100000000010100000000000
000000000110000011000000000111101111000001100000000000

.logic_tile 5 10
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001010110011000000010001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000010
000000000100001000000000000111101000001100111000000000
000001000000011011000000000000000000110011000000000001
000000001101001101100000000000001001001100111000000000
000000000000100011000000000000001010110011000000000100
000000000000000000000011100000001000001100111000000001
000000000000000000000100000000001111110011000000000000
000000000000000000000000000001001000001100111000000010
000000001110100000010000000000100000110011000000000000
000000001000000000000010000000001000001100111000000000
000000000000000000000000000000001000110011000000000010
000100000000001000000000000000001000001100111000000010
000100000000000011000000000000001101110011000000000000

.ramt_tile 6 10
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001011010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100001010000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 10
000000001010001000000111001011000000000001010000000000
000000000000001001000100000011101010000001100000000000
011001000000000000000111101000001101000110100000000010
100000000000000101000000000101001001000100000010000000
010000000000100001000010010000011100000100000100000000
110000000110010000100111110000010000000000000000100000
000000000001011000000010101000001100010110000000000000
000010001010000001000000000011011011000010000010000000
000000000000001111100110011000001111010110000000000000
000000001110001111000011011101001110010000000000000000
000001001100001001100011100001000000000000000100000010
000010000000000111000110010000000000000001000010000000
000000000000011000000111100111101101110010100000000000
000000000001000001000000001111101000011100010001000000
000000000110000111100000011000011100000000000000000000
000000001110001111100011110111011001000000100010000000

.logic_tile 8 10
000000100000000000000000010111100000000000000100000000
000000101001000000000011010000100000000001000000000000
011000001010000011100000000000001100010000000010000000
100000000000000000100000001111011100010110000000000000
010000100000001000000110000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
000101000000010111000011110000011011010000000100000000
000110101000000101000010001011001000000000000011100001
000000000000000101100011110000011110000100000110000000
000000000000100000000010100000000000000000000000000000
000001000110000111100000000011111110000010000000000000
000010001011000101000000000000000000001000000000000000
000011001000110000000000010101111100110100100000000000
000100001110100001000011101101001001011000000000000000
000000000000000001000000001101100000000010010000000000
000000000000000001000010001101101010000001010000000000

.logic_tile 9 10
000000001011010101000000000000001101010110000010000000
000000000000101101100000000011011100000010000001000000
011111000100010111100000000011101111000010000110000001
100110100000101111000011110000111000101001010000000100
010010000000001000000000011001001010010000000000100001
000000000000000101000010100101011000010110000000000000
000000000000010001100111110001001110010100000000000001
000000000000001101100011000001001010100000010000000010
000000000000000000000011100011101111000110000100100000
000000001010000111010000000000001001101000000000000001
000000001010011001000000011001011110001000000000000110
000000000001000101010011100111001000001110000001000010
000000001000011111100111100101111101000010000100000010
000000000000001001000000000000101000101001000001000000
000111000000101111100000001000011010000110100000000000
000110100000010001000000000101011101000000100000000010

.logic_tile 10 10
000000000000101001100110000101001101000001110010000011
000000000000000011100100000011101010000000010000000000
011010000000000000000110000011100001000010000000100000
100001000100000000000100000000101001000000010000000000
010000001011000000000011110111100000000000000101000010
000000000010000000000111110000100000000001000000000000
000000000000001001000011100011001110010100000000000111
000000000000011001000100000011011001100000010010000000
000000101010100101000000000111001100000001110000000101
000000000000011101100000000001001011000000100000000000
000000000000000000000000000101100000000000000100000000
000010101000000000000010010000100000000001000000000011
000000100000000000000010001000011010000010000000000010
000001100000001101000000001011000000000100000000000000
000100001110000001000000000111101100010000000000000101
000000000110000000000010010011001000100001010000000000

.logic_tile 11 10
000010101011011001100000010011001010000000000000000000
000001000000101001100010100000011001001001010001000000
011000100000010111000110000000011011010010100100000000
100101000000100000100100000101001000010000000000000010
010010100110101000000000010001101010000000000000000000
000000000000011111000010010000111110001001010001000001
000010101010000011100111100101111110110010110010000001
000011001110000000100000001011111000010001100000000000
000000000000000101100011111011101010000001000000000001
000010100000000000000110110111010000000110000010000000
000010100000000101100010010011000000000000000110000000
000000000000000000100110010000100000000001000000000000
000000000000000011100000000011100000000000000100000000
000000000000000000100000000000100000000001000000000010
000100100001000101100110000001011100000000000000000010
000001100000100000000100000000011011001001010000000001

.logic_tile 12 10
000000001110000001100010110001011000101011100001000000
000000000001010000100010011001111101101001000000100010
000000100001010000000110001101001101101111010000000000
000000001010100000000100001001101101000011110000000000
000000000000100001100110000111101110100111110000000000
000010100000001101100110111111111011010010110000000000
000101001010000000000010101101011010000001010000000000
000100000100000000000100001001111011101111010000000000
000100001010010011000000000111111001110010100010000010
000000100000001101100010110111011111110001100000000000
000000000000101000000010110011101011110110100000000000
000001000111001111000010100001011001111010010000000000
000010000110100001000010010011011000101111100000000100
000101000000000000000010011101011010011110000000000000
000010000000000001000110110111111101110110000001000000
000001001110001101000010010101011001111010000000000010

.logic_tile 13 10
000000101011011000000010110000011010010000100000000001
000000000000001001000010011011011001000000100010000000
000000000000000101000110000011101101010000100000000100
000000000000001111100100000000011001000000010001000100
000000000010000000000010100001100000000001000010000000
000000000001001101000100000001001101000010100001000000
000001001100001000000010110000001101010000100000000000
000100000000101001000011001011011101000000100000000101
000010100000000101000110111000011100010100000010000100
000010000000000000100010010001001101000100000000000000
000001000100001101100110100011000001000000100010000000
000010100000000011000010111111101010000000110000000101
000010001110000000000000000011001001011100100000000000
000010101100000000000011001101011011011100010000000000
000001000000100000000000000101111100000001010000000000
000000100001000000000000001001111010011111100000000000

.logic_tile 14 10
000000000000000000000010110001100000000000000100000000
000000000100000000000011000000100000000001000001000000
011000000001001000000011101000011101010010100110000001
100000000000001111000100000101011011010000000000000000
010000000000000000000000001000001111000010000100000010
000000000110000000000000000101001110010010100000100000
000001100000100101000000000000011000000100000100000000
000011100001011111000010110000000000000000000000000001
000110000111010101000110000011101100101011110000000001
000001000001000000100100001111101110001111000000000000
000000000000000000000110000001001111101111010000000000
000000000000000000000110001011101110000011110000000000
000000100000000001100110001000001001010000100111000000
000011001010001111100100000111011111010100000000100000
000000001010000001000010001111001111111110000000000000
000000001010000001000010111011011111010111100000000000

.logic_tile 15 10
000000000000000000000010101001101111010001100000000001
000010101000000000000100001001011101110001110000000010
011000000001010111100000000000000000000000000100000010
100001001010100000100011101001000000000010000000000000
110000000010000111000000000000000000000000100101000000
110000000000000000000010110000001100000000000000000000
000010000001000001000010100101100000000000000110000000
000000000110100000100100000000100000000001000000000000
000000000000001111000111111111001101110000000000000000
000000000000001111000111101111001010100000110000000000
000000000001010000000111100011101111000110100000000000
000001001010000111000111110000001101000000010000000000
000000000000000111000111000000001010000100000100000000
000010101110001101100110000000010000000000000000000001
000001100000001000000011100101001101100000110000000000
000001000000000111000000001011011110001001010000000000

.logic_tile 16 10
000011100000010111000011100000011010000100000100000100
000000000000101111100100000000000000000000000000000000
011001000000001111000010110000011010000100000100000001
100010000000000101100011100101001101000110100000000000
000010000001001011000010000000001110000100000101000100
000001000000101111100100000000010000000000000010000100
000000000000011001000111111001001010111111010000000000
000000000000100011000010010001001000110110100010000000
000000000000101000000110100101111110001100000100000101
000000001100000001000000000011001111001110100000100010
000000000000000111100000001000001011000000100000000000
000000001110000000000000001001011011010100100000000000
000010000000001000000011000011101111010000100000000000
000001000001001111000011000000001000100000000000000000
110000000001001000000000000101111000010100100110000000
100000000000000001000000000000111001001000000000000001

.logic_tile 17 10
000010000000000000000000000011100000000010000000000000
000001000000000000000010010000100000000000000001000100
011000000001011111100000001000000000000000000100100000
100000001110000111100000000001000000000010000000000000
010000000000001000000011110101011010000110100000000000
110010000000001001000110001001011110001111110000000000
000010100001010001000010000111111100000111000000000000
000001000000000000000111111111000000000001000000000000
000000000001010001000000001111101101110111110000000000
000000000000000000000000000001001111010011110001000000
000010100001010111100110100001101110111110100000000000
000100000100100101000000000011011110111001110010000000
000000000001011011100110100000000000000010000000000100
000000000000100011100010000000001111000000000000000000
000000000000000001000110100101111011000000000001000000
000000000000001111100000001101011100000110100000000000

.logic_tile 18 10
000000001010000000000111110111100000000000000100000000
000000000100000000000011000000000000000001000000000000
011010000000000011000111000011011111111100010000000011
100000100001000000000000001111101001111100000011000000
110000000000000011100010001011101110000110000000000000
110000000111010000100000001111000000000101000000000100
000010001100000001000011110001000000000000000100000000
000000000000000000100010110000100000000001000000000000
000001000100101111000000010101101101111101110001000000
000010100001001101100011000101101011010110110000000000
000010100000000001000110001011101010101001010010000100
000000000000001001100100000001011001010110110001000000
000000000000010000000011100111000001000011100000000100
000000000000101001000010000011001010000001000000000000
000010000001001111100010001000000000000000000100000000
000001000000001111000000001011000000000010000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001110100000000000000000000000000000
000001000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000111010000000000000000000000000000
000011000001010000000000000000000000000000
000011101100010000000000000000000000000000
000000000011000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 20 10
000000000000001001100011100000000000000000000000000000
000010100001001111100110000000000000000000000000000000
011010000100010000000000010001001101000110100000000000
100000000000000111000011110001011011001111110001000000
110000000000000011000110000101111111000110100000000000
110010001010000000100100001001101111001111110000000000
000001000001110001000000000000011010000100000100000000
000000001110000000000010000000000000000000000000100000
000000000000010000000010011111000001000010100000000000
000010100000000000000011001001101110000010010000000000
000010000000000111000010000000000000000000000100000000
000001000100000000100100001011000000000010000001000000
000000000000010000000010010001011101000000000000000000
000000000000100000000011001101101000000001000000100000
110001100001000011100010001000001010010100000000000100
100010100000000111100100001011001000010100100000100110

.logic_tile 21 10
000000000001010111100111001011101110000111000000000000
000000000000000111100010000011110000000010000000000000
011000000000001001000010000011111110010110110000000000
100000000000010001100100000001101010011111110010000000
000000000000000111000111000101001011111100000000000000
000000000100000001000011111101011010101100000010000000
000000100000011001000110101000011011010000100100000000
000001000000100111000100000111011000000000100000000000
000001000000001111100110000101100001000000010100000000
000010100000000001000111000001001111000000000000000000
000001000000001111100010010001011001000010000000000001
000000001100001011100011110011101001000000000000000000
000000000000000101100000010000001000010100100110000000
000000001100000000000011110011011010000000100001000000
110010100000011101100011100011001111001001010000000100
100001100000100111100100001011101100000000000000000000

.logic_tile 22 10
000000000110000111100111100111101110010000100000000000
000100000110000111100110101001001110000000100000000000
011001100001000001000010110101101100000000000000000010
100011001100101001100011011001111010010000000001000001
000000000000000001100011100111011010010111100000000000
000010000000001001100100000101001000001011100001000000
000010100000001101000111000001100001000001000110000000
000000000100001011100010001011101001000011010001000100
000000000000001000000010000111011011011100000100000001
000000000000000001000010000011111111111100000000000000
000000000000011000000000011001101010010111100000000000
000001000110000111000010100001011110000111010000000000
000000001010001011000000001111111011011100000100000000
000000000000000011100010100011111010111100000001000000
110110000001111001100011100011111111010000110100000000
100001000000001011000110100001101011110000110010000000

.logic_tile 23 10
000010000110000000000000010000011101000100100000000101
000001100000001111000011000001011101010110100000000000
011000000001000000000010000000000001000000100100000001
100000000100100000000111100000001001000000000000000000
110000000000001011100010100101001100000000000010000001
110000000100001011100111011001001010100000000000100001
000000000001000000000000000001001101000000000000000000
000000000000000000000010000101111011010000000000000000
000000001110000001000110000011100000000000000100000001
000000000000000111000010000000000000000001000000000000
000010100001000111100010000001001010010000000000000001
000000001110100000000110010011101010000000000000000000
000000000000000000000010000101001100000000010000000000
000000000000000000000100000011111011100000010000000000
110010000000000000000000000000011000000100000100000010
100000000000000000000000000000010000000000000000000001

.logic_tile 24 10
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001100000000000000001000
011000100100000000000010100001000001000000001000000000
100001000000100000000010100000101011000000000000000000
110000000000000000000000010101001001001100111000000000
010000000000000000000011110000101010110011000000000000
000100101111000101000000000001001001001100111000000000
000001000100000000000011110000101001110011000000000000
000001000000000000000010011000001000001100110000000000
000000000000000000000011101001001001110011000000000000
000000001101001000000000000111000000000000000100100100
000000000000101001000000000000100000000001000001000000
000000000000000000000111000011000000000000000100000100
000000000000000000000100000000100000000001000001000010
110010100000010000000000001011111011000010000000000000
100100000000000000000000001101001001000000000000000001

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000011100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000010000000000000
000000000000001001000010110000001011000000000000000000
011000000000010101000000001000000001000010000100000000
100000000000001101100000000111001011000000000000000000
110000000000000000000110000111011010000010000100000000
110000000000000000000000000000110000000000000000000100
000000000000000000000110011000000001000010000100000000
000000000000000000000011001101001000000000000000000000
000000000000000000000000000011100000000010000000000000
000000000110000000000000000000000000000000000000000000
000000100001010001100000000001000001000010000100000000
000001000000000000000000000000101011000000000000000000
000000000010000000000111101011111110100000000000000000
000000000000000000000111101101011000000000000000000000
000000000000001000000000010000011001000010000100000000
000000001110000011000011010000001011000000000000000000

.logic_tile 2 11
000100000000010000000000010111100000000000000010000000
000000000000000000000011010000001100000001000001000010
011000100000000000000110010000000000000000000000000000
100001000000000111000011110000000000000000000000000000
010000000001000000000000000001101110000001000000000000
010000001010000000000000001111100000000110000000000000
000010100000000000000110100000011010000010000000000000
000001000000000000000000000000010000000000000000000000
000000000000011000000010100000000001000000100100000001
000000000000001111000000000000001000000000000000000000
000000000000000000000000000001100000000000000100000000
000010000110000000000000000000100000000001000000000000
000100000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000010000000000000000000000000000100100000000
000000000000101111000000000000001101000000000000000000

.logic_tile 3 11
000000000000010000000000010001111110010111100000000000
000000000000100000000011111011011010001011100000000000
011000000000100101100000001000000000000000000100000000
100000000110010000000000001011000000000010000010000001
010100001110000001000111100000000001000000100110000000
110001000000000000100110100000001110000000000000000000
000000000000100101000011100101100000000000000110000000
000000000001000000000100000000000000000001000000000101
000000000000000000000000010000000001000000100100000000
000000000000000000000010110000001011000000000001000000
000010000000000001000110001001000001000001110000000010
000000000000001001000011010011101110000000100000000000
000000000000000000000000000000000001000000100110000000
000000000000101001000000000000001100000000000000000000
000100000000001011100000000011100000000010100010000000
000000001010000011100010011101101110000001100000000000

.logic_tile 4 11
000010000001001011100111100000001111000000000000000000
000000000000000101100000000001001000000110100011000000
011000000000001111100000000101000001000000100000000000
100000000000001111000000000000101100000001000000000000
010000000010000000000111100000011110000100000100000000
100010001110000000000100000000010000000000000000000000
000010000000000111000000001000000000000000000100000110
000000000000000000100000001011000000000010000000000010
000000000000000000000000001111000000000001110010000000
000000100011000000000010010011101101000000100000000000
000000000000001001000010001000000001000000100000000000
000000000000000011000100000001001100000010000000000000
000000000010010000000000000000011100000100000100000000
000000000100001001000011110000010000000000000000000000
000010000110000000000010000111111010010111100000000000
000000000000000000000010000001101001110010110000000000

.logic_tile 5 11
000100000000000011100000000000001000001100111000000010
000100000011010000100000000000001010110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000001000000
000000000001000101100011100000001000001100111000000000
000000000001000000000000000000001101110011000000000100
000000100000000000000000000011101000001100111000000000
000001000100000111000011000000000000110011000000000100
000011100000000000000000000000001000001100111000000000
000010100000000000000011000000001011110011000000000000
000010100000011000000000000000001001001100111000000000
000000000000001101000000000000001011110011000000000000
000101001000000000000000000001001000001100111000000001
000010000000000000000000000000000000110011000000000000
000000000000101000000000000000001001001100111000000001
000000000000011001000000000000001010110011000000000000

.ramb_tile 6 11
000000000011100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000001010010000000000000000000000000000
000010001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000011000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 11
000000000000010111000000000011011100001001100000000000
000000000000101111100010001111001010101001110001000000
011001000000000000000111000000000000000000000000000000
100010000110100000000100000000000000000000000000000000
010001000000000001000000011011101010000001000000000000
100000000000000011100010111011100000000000000000000000
000001000001010000000011100101100001000010000000000000
000010001010000001000000001101101001000011010000000000
000000000111010001000111100111101100110011000000000000
000000000000000000100000000111011000100001110001000000
000010100110001111100010001000000000000000100000100000
000000101010001101000011100101001000000010000000000000
000000000000000111100110100000000000000000000110100100
000000000000000000100000001001000000000010000000100000
000001000000001000000000000000011100000100000100100000
000000101001000111000000000000000000000000000000100000

.logic_tile 8 11
000010100000000000000000001000011010000110000000000010
000001000000001111000010101111001101000010100000000000
011010100100100000000000000001111010010010100100000010
100000000000010011000000000000011100100000000000000100
010010000001000000000000011111101110001011000100000000
000001000000100101000010100101110000000010000000000100
000010000001000111000111110000011110000100000111000110
000001000000100101000011000000000000000000000010100110
000000000000010001100000000111111010000110000110000010
000000000100100000100010000000111000101000000000000000
000000000110010000000000011001011110000110000000000010
000000000000100000000011000111110000000101000000000000
000000001000001000000000001101001110000000000100000010
000000000010001111000010001011100000001000000000000000
000010000000101101100111100111101100000010000000000000
000100100000000111100111110101110000001011000000000001

.logic_tile 9 11
000011000000000101100000011001001101101001000100000000
000010000000000000100010101111011000011001000001100100
011001000110000000000000000001111010100001010110000101
100000100100000011000010100001011101100010100000000000
010000001001001001100000010101001011111100100000100000
000000000000100001000011111011011101010100100000000010
000010000001000000000010000001100000000001000000000000
000100001110100000000000000011100000000000000001100000
000010000001001101000011110101001110111000100010000000
000000100000001111100110010101001001000000000000000000
000000000000001000000000011000000000000000000100000001
000000000010001101000010001111000000000010000000000000
000100000000101000000111111111000000000010010100000000
000000001000001001000111100011101111000010100010000001
000010100000001000000111100101001101110100010000000000
000001000001011001000010010101001110000000000000000010

.logic_tile 10 11
000010000000001000000000001000001100000000100010000011
000010100000001001000000001101001101010100100000000000
011000000001010000000111100000011110010000100010000110
100000001010100000000000000011001011010100000000000000
110011100110101101100110001011000001001100110000000000
110010000000010101000110111101101111110011000000000000
000110100000000101100110100000000001000000100100000000
000001000111010000000000000000001001000000000010000000
000000000000000001100110110000000001000010000000000000
000000001100000000100010001101001111000000100000000000
000011000000000101000111001101011010100000000010000010
000010100000000000000000000011001010100110000000000000
000010000000000000000010000011101011010000000000000000
000000000000100000000000000101101010100001010010000011
110000001010000001100010100001011110000010000000000000
100010100000010000000000000000010000001000000000000100

.logic_tile 11 11
000010100000000000000000000000000000000000100100000100
000000000010010000000011010000001001000000000001000110
011000101000000011100110001000011010000010000000000000
100000000001000000000100000101010000000100000000000000
010010101100001000000000000000000001000000100100000010
000000000000001001000000000000001111000000000000000100
000010000010001011000010100000011010000010000000000000
000001000000001001000100000101010000000100000000000000
000100000010000000000010001000000000000000000100000100
000000000000000000000000000101000000000010000000000100
000010100000000000000000000101100000000010000000000000
000010100000100000000000000000101101000000010000000000
000010100000000000000000001001100000000011000000000000
000010000001000000000000001101100000000000000000000000
000001001100000000000111100101100001000010000000000000
000010000000000000000100000000101000000000010000000000

.logic_tile 12 11
000000000000000000000010100000000000000000000100000000
000000000000000000000010101101000000000010000001000000
011000100001010000000010100011100000000000000100000010
100000101000000101000000000000100000000001000001000000
010000000000000000000010000000000001000000100100100000
000000000000000101000000000000001010000000000000100000
000010000110110011100000001011101110100110110000000000
000010001110110000100010001101001001010000110001000000
000000000001010000000000000111000001000001000000000000
000000100110100000000000001001001110000010100000000010
000000100001110000000000010111011001100000000000000000
000001001100010101000011000101101001000000000000000000
000010000000001011000110000111100000000000000101000010
000000000000001101100100000000000000000001000000000000
000000000000000101000000011000000000000000000100000000
000000100111011111000011111111000000000010000010000000

.logic_tile 13 11
000000001000000111100011100011100000000000000110100000
000010000000000000000000000000000000000001000001000000
011000000000000000000000000111001100001000000100000100
100000000001010000000000001001010000001110000001000000
010000100101001101000000000111000001000010110110100000
000001000000100111100010000111001111000000100001000000
000000000000000000000011100111000000000000000100000000
000000000000000000000100000000100000000001000000100010
000000000110000000000000011101000000000010010100100000
000000001101010000000011001011101110000001010000100000
000000100000000001000000000101100000000000000100000100
000000000000000000000010000000100000000001000000000000
000000000000100111100010000000001110010100000100000000
000000000000010001000011000111011010010000100010000000
000010100101000000000010000111000000000011010100000000
000100000010000000000000000101001000000010000010000000

.logic_tile 14 11
000010000000001111100010000000001100000010000000000000
000001000000000001100000000011000000000100000000000000
011100000000001000000000000000011000010000000100000000
100000001101000001000011101011011010010010100000100001
110000000000010000000000000001011110000110100000000001
110000000000101001000000000000011101000000010000000000
000010000000001000000000000001011100010000000000100000
000000001010000111000010110001001001000000100000000000
000000000000001111100111100111011010010010100000000000
000000100000001001100011100000101101000001000000100000
000000000001001001000110101000011001000100000010000000
000000001010001001000111011101001100010100100000000000
000000000100001000000010001000011101000000100000000000
000000001100001111000010001111011101000110100000000000
000101000000010000000010110000011001000000100100000000
000000000000011111000110100111011110010100100010000000

.logic_tile 15 11
000000000000000000000011000000000001000000100100000010
000000001110000000000000000000001100000000000000000000
011000001100000001100000010111001101000110000000000000
100000000000000000100010100000011010000001010000000000
110010100001000001100000000111000000000000000100000000
110001000110100111000000000000000000000001000000000000
000000000000101101000000000000000000000000100100000000
000000001111010001100000000000001101000000000000000000
000000000001010000000110001101011000001110000000000000
000000000100100000000110000101000000001000000000000000
000001000000001000000000000001100000000000000100100001
000000000000001101000000000000100000000001000000000000
000010100000010001000010000000000000000000100100000000
000000000010101111100000000000001010000000000010000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001001000000000010000000000000

.logic_tile 16 11
000001000100000000000010100000011011010000000100000000
000000101100000000000100000000001000000000000000000000
011001000000010000000010100101011000000000000100000000
100000100000100101000110110000000000001000000000000000
000011000000000101000011101011000001000001000100000000
000001000000000000100110110111101101000011010010000000
000000000110000000000000000001101010000000000100000010
000000000000001101000000000000010000001000000000000000
000110000000000000000110100000001011010000000100000000
000001100000000000000000000000011000000000000000000000
000000000010000000000000010001100000000001000100000000
000000001010000000000010101001000000000000000000000000
000000000000000000000000000001100001000000000100000000
000000000000000000000000000000101000000000010000000000
110010000011100001000000000001111000000000000100000000
100000000111110000100000000000100000001000000000000000

.logic_tile 17 11
000011000000001111100000000101001100110111110010000000
000010100000001001000011111111101000111001010000000000
011000000000010111000000000111111011010111100000000001
100000000000000111100000000001111000001011100000000000
010000000000001000000011100000000001000000100100000000
010000000000001001000111100000001101000000000010000010
000000000000111000000111000101000000000000000100000000
000000000000001111000100000000100000000001000010000000
000000000000000111000000010101000000000010000000000000
000000000000001001100010010000000000000000000000000100
000001100001000000000000000011000000000000000110000000
000001001100000000000010000000100000000001000010000000
000001000000010000000011110111011010010010100000000000
000000000000100101000110100000101100000001000000000000
110001000000000000000010000011011000000010000000000000
100010100010000000000000000111000000001011000001000000

.logic_tile 18 11
000000000000001000000010000000000001000000001000000000
000000000100000011000100000000001101000000000000001000
000000000000100111100000000011000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101001001001100111000000000
000000000000000011000000000000001100110011000000000000
000010000000010111000000000001001000001100111010000000
000000000000101111100000000000001001110011000000000000
000010100100000000000000000001101000001100111000000000
000000100000100011000000000000001000110011000000000000
000000000001010000000000000001001001001100111000000100
000000000000101111000010010000001110110011000000000000
000000000000100000000000000101001001001100111000000000
000000001101000000000000000000001010110011000010000000
000010100000000000000000000001001001001100111001000000
000001000000100111000000000000001010110011000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010010000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000101010000000000000000000000000000
000000000001100000000000000000000000000000
000010000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001001010100000000000000000000000000000
000000100001000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000010101011000000000000001011101011010111100000000000
000001100000100000000011110011101111000111010000000100
011000000001010101000011111001111111000010000000000000
100000000001100101100110001101101110000000000000000000
000000000000000111000110001011011011010111100000000000
000000000000001111100011001011001011000111010010000000
000000000000000000000111110000011110000010100000000000
000000000000001101000010010111011011000110000000000000
000010000001000111000111100000011110000000000100000000
000000000000100000000110001001011010000110100000000000
000000000000000000000111000111011001000000100110000000
000000001010000001000011110000001001001001010001000000
000000000000101111000000000101011000000101000110000000
000010000101000011100000001101010000001001000010000000
110000100000001111100011001101101100000110100000000000
100000100000000101000111100001111101001111110000000000

.logic_tile 21 11
000000000000001000000111111111001001000000010000000000
000010100000001011000111111111111011100000010000000000
011000000000100001100011111001011010111111010100000000
100000000100000000000011011101001101111111110010000000
000000000110000101100010100011011101010111100000000000
000000001110001101100010111011001110000111010000000100
000000100000100001000110101101000000000000010100000000
000001100000011111100011111111001110000000000010000000
000000100000000001000111000001111000000001000100000000
000000000000001011000010001001100000001011000001000000
000000100000000001100000000111011101000010100000000000
000001000000000001100000000000001010001001000000000000
000100000000010011100000010111101010000010000000000000
000000000000101111000010011101011100000000000000000100
110000000000001001000010000001011000001111000100000000
100000001010000101100110010101010000001101000000000000

.logic_tile 22 11
000010000000000011100110011000011101010100100100000000
000000000010000000100011111011001011000100000011000000
011000001110000001000000000001011010000100000100000000
100000000000000111100011110000111001001001010010000100
000000000000000001100111010111000001000001000000000000
000000000000000000100111011101001010000001010000000000
000001000000000111100111100111000001000010100000000000
000010000010000001000100001011101000000010010000000000
000000100000000011000111110000011011000000000100000000
000011001100001011000111101011001000010000000000000000
000000000000100101100000010011101110000000000000000000
000000000001011111000010001111011000001001010000000000
000000000000000000000111100000011001000110100000000000
000000000000000011000010100101001110000100000000000000
110000000001000111100000000011011000010111100000000000
100000000000100000100000000011011011000111010000000000

.logic_tile 23 11
000000000000000000000000011001101011000110100000000000
000000001010000000000010101111011001001111110000000000
011000100000010111000010110000000001000000100100000000
100011000000110111000111000000001111000000000010000001
110000000000001000000000010111101011001111110000000000
010000000000001011000011000111001110000110100000000000
000000100000000000000110101011101000001000000000000000
000001001000010000000010111101111010010100000000000000
000000000000101011100011001011011101101000010000000000
000000000001000001100111100011101001111000100000000000
000000100100001001000000000000000000000000000100000000
000001000110000011000010101111000000000010000000000000
000000000000000011100000000011011001100000010000000000
000000001100000000100010000011011011100000110000000000
110000000000001101000011100000011000000100000100000000
100001000000100001000110000000000000000000000000000001

.logic_tile 24 11
000000000000000000000000000000001110000100000100000000
000000000110000000000000000000010000000000000001000000
011010000000100111100000000000000000000000000000000000
100000000110000000100000000000000000000000000000000000
110000000000000000000111001001100000000001010000000010
110000000000000000000000001011001011000010110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100100010000000000000000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000001000000000000111110000000000000000000000000000
110010001110010000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010101101010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000001000
000000000000011000000000000011000000000000001000000000
000000000000000011000000000000001101000000000000000000
000001000000000000000110000101101000001100111000000000
000000000000000101000100000000001111110011000000000000
000000000000000000000000000001101000001100111000100000
000000000110000101000011100000001101110011000000000000
000000000000001000000011100011001000001100111000000000
000000000000000101000100000000101011110011000000000000
000000000000000001000000000111001000001100111000000000
000000001110000000000000000000101010110011000000000000
000000100000001000010011100101101000001100111000000000
000001000000000011000100000000101111110011000000000100
000000000000000000000000000111001001001100111000000100
000000000110000000000000000000101100110011000000000000

.logic_tile 2 12
000000000000000001000000000011100000000010000000000000
000000000000000101100000000000100000000000000000000000
011000000001011111100011100111001101010000000100000010
100000000000000011000000000000101000101001011010000000
000000000000011001000000000001001110000000000000000000
000000000000001011000000000001000000000100000000000000
000010000000000111100010001101101010001001000100000000
000001001010000000000000001001000000001110001010000001
000000000000000011010010000000000000000000000000000000
000000001000000111100000000000000000000000000000000000
000000000000000000000010101101111110001001000101000000
000000001110000000000100000001100000001101001010000000
000011100001000000000110101011011000001001000100000100
000010100000100001000100000001000000001110001000000001
010000000000010011100000000101100000000001010100000010
000000000110100000000000000101001101000010111000000100

.logic_tile 3 12
000000000000100000000000001101000000000000000010000000
000000000001010000000011101101100000000001000011000010
011010000000000011100010010011111000010110000010000011
100000001110000000100111010000011101000001000000000000
110000000000100000000000000000011100000100000100000010
100000000000000000000010110000000000000000000000000000
000100000000000000000010110011001001010100110010000000
000110100000000000000110111111111011011000110000000000
000100100000000000000111010000000001000000100100000000
000001000000000000000111110000001101000000000000000000
000000100000001111010000010111100000000000000100000100
000001001010000001100011010000000000000001000000000000
000000000000000000000000010000011000000100000100000100
000010000000000000000010010000010000000000000000000000
000000000000000001000000001000000000000000000100000000
000000001110000000100000000001000000000010000010000000

.logic_tile 4 12
000010000000000000000000000101000001000000100000000000
000001000000001111000010010000001010000001000000000000
011000000000010001100111100001001111010100000100000000
100000001100000000100011110000001000100000010000000000
010000000000000001100000000101000001000000100000000000
010000000110000001000010000000001001000001000000000000
000000000000011111000000000000001100000100100000000000
000000001100101001000000000000011010000000000000000000
000000100000001101100000001011001010110000010000100000
000001000000011011100010011011011100100000000000000000
000010100110000000000000011001001010001101000100000000
000000001100000001000011100101000000000100000000000000
000001000101100101000000001001111110100000010000000000
000010100001010000000000000011111100100000100010000000
000010000001010000000000011000000000000000100000000000
000000000000100001000011100111001010000010000000000000

.logic_tile 5 12
000001000000001000000110110000001001001100111000000000
000000001010000101000010100000001011110011000000010000
011001000110000000000000000011001000001100111000000000
100010000110000000000000000000000000110011000000000000
110000001010000000000000000111101000001100111000000000
110000000000000000000000000000000000110011000000000000
000010100000100000000110100000001000001100111000000000
000000000000010000000000000000001001110011000000000000
000000000000011000000000000011101000001100111000000000
000000000000101101000000000000000000110011000000000000
000010000001010001100000000001001000001100111000000000
000001000000000000100000000000100000110011000000000000
000000000000010101100111000000001000001100111000000100
000000000010000000100100000000001000110011000000000000
110010100000001011100000000111001000001100110100000100
110001000000001101100000000000000000110011000010000000

.ramt_tile 6 12
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000011000000000000000000000000000000
000000000100100000000000000000000000000000
000001000000010000000000000000000000000000
000010101000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001001100000000000000000000000000000000
000010000000000000000000000000000000000000
000100000001010000000000000000000000000000
000101000000000000000000000000000000000000

.logic_tile 7 12
000000000000000001000010110001011010000010000000000000
000001000000100101100011011011010000000111000000000000
011010100000001000000110001001101011101011110000000000
100001001000000001000000000101001101011011110000000001
000001000000001111000011110101111110101000010000000010
000010000000001111000111110011111110000100000000000000
000010000010011111100000010101011011110111110010000000
000000000000001011100010001001101001100011110000000000
000000000000100000000000010101011110000010000000000000
000000000000011001000011001001000000000111000000000000
000010000100000111100111100101011000000010000000000000
000000000110001001110100001001100000001011000001000000
000000000000001111000000000111011100010010100100000100
000000100110000001100000000000001000100000000000000000
000110100000000000000000010001011100010100000000000000
000100000000000001000011110000101011100000010000000000

.logic_tile 8 12
000001000001011001100000010001011110000100000010100000
000010000000011001100011011001011000010100100000000000
011001001001000000000111110001000000000010000000000000
100000100000100000000111100000001000000000000000000000
010000101100000000000011111000001100010010100000000000
110001000000000011000111111111001111000010000000000000
000010100011011000000000001001100001000011100010000000
000101000100011001000000000111101100000001000000000000
000000000110000111000000000101101010000100000000000000
000001000000000000000010000000011101101000010001000100
000000000001000111100000001001100000000010000000000000
000010100100000000000000001001101111000011010000000100
000000000000000111100010010101000000000000000100000000
000000000000000000100010000000000000000001000010000001
110000000000010000000011101000001110000110100001000000
100000000000100001000010000011001111000100000000000000

.logic_tile 9 12
000000000000000101100010110101001100010000100010000000
000010101010000011000111100111011001101000000000000010
011010000100100000000000000111001010100100010000100100
100000000111010000000000001001001010000100000000000010
010000001110100101000010000000011011000000100110000000
110000000011000101100100001111011011010100100001000000
000000000000000000000111110001000000000001000000000000
000010001110000000000011000001000000000000000010000010
000000100010001001100110000011001010010000000010000000
000001000110000111100100000111001100100001010000100000
000011100000000000000111101000000000000000000000100000
000010000000001111000000000111001000000000100000000010
000000000000000101100111101001001010001001000000100000
000000000000000000100100000011101110001010000000100011
000010001010001000000111101111100001000001110110000000
000000100000001001000100001101101101000000010000000010

.logic_tile 10 12
000100001000100101100110000011100000000000001000000000
000000100000000000000100000000100000000000000000001000
000000000000100101000110010111100000000000001000000000
000000000000010101000110010000101001000000000000000000
000000000000000001100000000001101000001100111000000000
000000001011010000100000000000001010110011000000000000
000000101100010001100000000001101000001100111000000100
000001000001010000100000000000101111110011000000000000
000001000000000000000110100001001001001100111000000000
000010000000000000000000000000001000110011000000100000
000000001100011000000110000011101000001100111000000000
000000000001101001000100000000001101110011000001000000
000000100000000000000110010111001001001100111000000100
000001000100001101000110010000001010110011000000000000
000000100000000000000110100111001001001100111010000000
000001000000000000000000000000101001110011000000000000

.logic_tile 11 12
000001000000010111100000000101111100000010000000000000
000110000000000000100000000000110000001000000000000000
011000000000100000000000011000000000000010000000000000
100000000000010111000011101011001000000000100000000000
010100000111010111000110001011001110011001000000000100
000000000000100000000100000001001101100100000001000000
000000100010001000000000001101000000000011000000000000
000001001010101001000010001011100000000000000000000000
000101100001010001100000010101111100000010000000000000
000010000001010000100011110000010000001000000000000000
000000100001010011110110001000011000000110000100000001
000001000000100000100000000111011111010100000000000000
000010100000001000000000010000011100000010000000000000
000000000000001001000011010101010000000100000000000000
000010000100010000000000001000000000000000000100000100
000001001100100111000000000011000000000010000000100000

.logic_tile 12 12
000110000010101000000110010000011000000000000010000011
000000100001001001000111111111001011000110100001000110
011000000000000101000011100011011110000010000101000000
100000000100000000000100000000110000001001001000000010
000000001000011111000010100001001111001101000010000000
000000000100101011000000000011111110001000000000000010
000010100000000111000000010101101101001001000010000000
000001100000000000100011010111001100000101000001100010
000000000000001000000000010011111000010100000000000001
000000000000001111000010110011011000010000100010000001
000000000000000011100000001001001010000001000000000001
000000000100000001100011011111100000001001000000000000
000000000001001000000110100111111011010100000100000000
000000000000001001000111100000011100101000011000000001
010010001101011011100011110011101010000001000000000000
000000000001001111100110100101100000000110000011000000

.logic_tile 13 12
000010100010001011000000001111100000000010110100000010
000011000000000101100000001011001010000000100000000101
011000000001101111100000001101101100010001110000000000
100000000000111101000000001111001100000010100000000000
010001000010000001100000000000001110000100000100100000
000010000000000000000000000000000000000000000000000100
000010000000010101000000000000000000000000100100000100
000000000000100000100000000000001111000000000000000001
000000001000000101100000000000011001010110000100000011
000001000000000111000011001011001111010000000000100000
000000000000000101010111111000000000000000000100000100
000000000000000000100011011011000000000010000000000000
000000100000000000000000011000000000000000000100100001
000001000000001001000011000001000000000010000000000000
000000101000000000000111001001000000000010110000000000
000100100000001001000110000011001000000000010000000000

.logic_tile 14 12
000010101001010111100000000001011100001001000000000000
000000001010110000100000000111010000001010000000000000
011000000000000101000000001011001100010110110000000000
100001000000000000100000001101011101011111110000000000
000010100001000101000000001000011000000000000100000000
000000000000100000100000000111000000000100000000000000
000010100100000111000010110111100001000000000100000000
000010000000101101000110000000001010000000010000000000
000010000000001000000111110011001111011111100000000000
000000000000001111000110110011101100111101010000100000
000000001010000111100111000101011110000000000100000000
000000000000001101110000000000000000001000000000000000
000001000001001111000000000011111101000010100000000000
000010000000100001100000000000101010001001000000000000
110001000000000001000000000101111110000000000100000000
100000000001010000000000000000100000001000000000000000

.logic_tile 15 12
000010100000000001000010001111011001011011110010000000
000011000000000000100010011111001011101011110000000000
011000001010100001000011100101011100001001000100000000
100000000000000000100000001101100000001010000001100000
010001000000010101000111010111001000001011000100000000
000010001010101111000011110101110000000010000000000100
000000000000000111100010000011101010000110000100000000
000000001000000000100100000000001010101000000010000110
000110101110001111100010001000011111010110000100000001
000000000110000011100111000101011100010000000001000001
000010001000000000000110001001001110100101000000000000
000001000000000111000000001011101101101001000000000000
000010100001010001000000000001000001000010010100100000
000001000000000011000011101011001100000010100001100000
000010000100000111100010010111101101010100110000000000
000001000000000000100010010011001001110101000000000000

.logic_tile 16 12
000000000000000101000000010111000000000000001000000000
000000000100000000000011100000101001000000000000000000
000000000000001101000000000011001000001100111000000000
000100000000001001000000000000001000110011000000000000
000000100000000000000000000101101001001100111000000000
000001000000000101000000000000001000110011000000000000
000001000000000011100010100011101001001100111000000000
000010100100000101100010100000001000110011000000000000
000000100000000000000000000101001000001100111000000000
000001000000000001000011010000001101110011000000000000
000001000101010000000010100111001001001100111000000000
000000100010001011000000000000101101110011000000000000
000000100000000000000010010111101001001100111000000000
000000000000000000000011110000001011110011000000000000
000100000001010000000000000101101001001100111000000000
000000000101110001000000000000001011110011000000000000

.logic_tile 17 12
000010000001000001000000010011011111010000100100000010
000001000000010000100011110000011000101000000010100000
011000000000001111100011100101011100001000000100000000
100000000100001111000000000011100000001101000001100000
000010000000010000000111101001000001000010000000000000
000001000000000000000111110111001011000011100000000000
000000000000000101000111100011011011000010000010000000
000000000101000000100000001011101001000000000000000000
000010100000001011100011000011011100001000000100000000
000000001110000111100011101001000000001110000010000001
000001000000011001000010100011000000000001110100000010
000010100000100011100000000011001011000000010010000001
000000000000000011100111100011011000010100000100000001
000000000000000000000000000000001111100000010010000010
010000000000100001000000000111101111000010100000000100
100000100000000000000010000000001101001001000000000000

.logic_tile 18 12
000001001000001001000000010001001000001100111000000000
000010001011000111000010110000001000110011000000010000
000010000000000000000000010111101000001100111000000000
000000000110000000000011010000001000110011000000000001
000100000000000001000000000011101000001100111000000000
000100000011000000100000000000001010110011000000000010
000110100000000000000000010111001000001100111000000000
000011100000000000000011110000101000110011000000000010
000000000001100000000000000001001000001100111000000000
000000000100101101000000000000001001110011000000000010
000000000110100101000000000101001001001100111000000000
000100000001010000100000000000001011110011000010000000
000010000000000000000111000001001001001100111000000000
000000000000000000000100000000001001110011000000000010
000000000000000111000000000011001000001100111000000000
000000000000010000000000000000001000110011000010000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001001000000000000000000000000000000000
000000101010000000000000000000000000000000
000010100000110000000000000000000000000000
000010101001010000000000000000000000000000

.logic_tile 20 12
000000000000100111100110000000000000000000100100000000
000000000000011101100011110000001111000000000000000000
011001000000000000000000010001001010100000000000000000
100010101001010000000011111111101001000000000000000000
010000000000001101000011111101011101000010000000000000
110000000000001011000111101011101001000000000000000000
000110001100000000000010000101111100000010000000000000
000011100000010000000000001011101000000000000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000100000000010000000000000000000000
000001001100000001000000010000011100000100000100000000
000010100000000111000011010000000000000000000000000000
000000000000100000000010110011100000000000000100000000
000000000001010000000010000000000000000001000000000000
110010000111010000000000011001000000000010000000000000
100000100100000000000011101111001010000011010000100000

.logic_tile 21 12
000000000100001011100011100101111001000010000000000000
000000000000000101100011101011001111000000000000000000
011000000001001111000010100111011101111111010100000000
100000000000100001100000000001001111111111110000000000
000000000001010111100011101101111100001001010100000000
000000000000010001000000000001111100101001010000000000
000000100000100001000011100101101110000000000100000000
000000000110010001000011110000011110001001010000000010
000110000000001001100011110111001011010111100000000000
000000000001011011000110100001101011000111010000000000
000000000001010011100010110101011111010111100000000100
000000001010000111100010101001001001000111010000000000
000001000000001001000010111111111100000010000000000000
000000000000001111000111001011001001000000000000000000
110001000000001001000111110101001010000110100010000000
100000100001011001100010001011011100001111110000000000

.logic_tile 22 12
000000000110001000000011100001011000101000010000000000
000000000000000011000010001011101110110100010000000000
011000000001010001100000001111101000000101000101000000
100000001000000000100000000011110000001001000001000000
000000000000001111000010001101001111001001010100000000
000000000000000001100010001011101010010110100000000000
000100001101001101000111000101011011010110000000000000
000000000000000111100111100000011011000001000000000000
000000000000001011000000010101101010010010100000000000
000000000000001001100011000001001011110011110000000000
000000001100011001100011101101111100000111000000000000
000000000000001111000010001111100000000001000000000000
000000000000001011000110001111111100001001010100000000
000000000100000101000000001011011100010110100000000000
110011000000001000000011010111001000000101000100000000
100000000001000001000010110011110000000110000011000000

.logic_tile 23 12
000000000000001101000011000011011001010000000000000000
000000000000001011100000000101101101110000000000000000
011000000111000101000111000111100001000001010000000001
100000000001110111100000001011001001000001110000000100
110000000000000001000010001001000000000001000000000000
010000000100000001000000000011000000000000000000000000
000001000000101011100111001101000001000001110010000000
000000100001000001100110111001101100000000110011100001
000010000000000000000111000000000001000000000000000101
000001000000000000000110000001001000000010000000000000
000010100000100011100000000000000000000000100110000000
000000000111000111000010010000001001000000000011000000
000000000000000000000010101101111010010111100000000000
000000000000000000000011011101011111001011100000000000
110000000000000011100010000111111010101000010000000000
100000001000000000000000000101101111111000100000000000

.logic_tile 24 12
000000000000000011100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
011010100000000000000111000111100000000000000100000001
100000001010000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
110001000000000011100000001000000000000000000100000000
100000100110000000000000001001000000000010000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000010000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000001110000000111110101001000001100111000000000
000000000000000000000011100000101101110011000000110000
011010100000001111000000000011001001001100111000000000
100001000000001011000011100000101010110011000000100000
010000000001110000000000000001101000001100111000100000
010010000000000000000010110000001101110011000000000000
000010000000001000000110001011001000001100110000000000
000000000000000001000010001111100000110011000010000000
000000000000000000000000010000000001000010000000000000
000000000010000000000011000000001000000000000000000000
000000000000000000000000010001111101010000000000000000
000000000000000000000011100000111011101001010010000000
000010100000000000000000000001000000000010000000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000010101111000000010000100000000
000000000000000000000010000000110000000000000000100000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010001000000011001111010000001000000000000
100000000110000000100010000011101010000000000000000000
000000000010001000000000001001101101000000000000000000
000000000000001111000000001001001110010000000000000000
000001000000000001000000000000000000000000000000000000
000000100100000000100000000000000000000000000000000000
000000000000000011100000000000001110000100000100000000
000000000000000000000000000000010000000000000010000001
000000000000000111110010000000000000000000000000000000
000000001010000000100100000000000000000000000000000000
000000000001010000000011100011100000000000000000000000
000000000000000000000110000000101111000001000000000000
000100000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 3 13
000000000001000000000111010101011000000010000100000000
000001000000100000000110100000101111100001010001100000
011000100000000101100011101000000000000000000111000001
100001000100000000100100001001000000000010000010000001
010010100001000101100011100111101010010010100100000000
000011000010100001000110111101101001100000010010000000
000010100000000101000000000111011010111101110000000000
000001000000000000100000001111001001010100100000000000
000010100010000000000111010101000000000000000101000100
000000000000000000000110010000000000000001000010100000
000000000000100001100000000011111111000000100000000000
000000000101011011000000001011001001000000000000000000
000000000000000001000011100000000000000010000000000000
000000000000000000000110010101001101000000000000000010
000100000000000111000000011011001010000000010100000000
000000100000000000100010000011111010000000110000000001

.logic_tile 4 13
000100000000100101000110000011001011000000000001000000
000011000001000000000110000000011011101000010000000000
011000100000000101000000001000000000000010000000000000
100001000100000000000000000001000000000000000001000000
010000000000000000000000010001001100001101000100000000
010000000010000000000010101011110000001000000010000000
000011000000001001100110110111101101010000000100000010
000011100000001001100010000000011010100001010000000000
000000000000000011100110001000011010000100000110000000
000000001110000000000011110011011101010100100010000000
000000100000000000000000001101101100001001000100000000
000001000000000001000010001111010000001010000000000100
000001000000000000000000001001100000000001010100000001
000000000000000000000000001011001101000001100000000000
000000000000010001100000010000000000000010000000000001
000000000100000000000011000000001000000000000000000000

.logic_tile 5 13
000000000000000000000000000000011011000100000100000010
000000000000000101000010100001011111010100100000000000
011000000000010000000010000101111110000000100100000001
100000000000100000000100000000011111101000010000000000
110000000000100101000111011000001111000100000100000000
010000001011000001000010101101001111010100100001000000
000000000000001001000010010101011111000000100100000000
000000000000000001000010000000111001101000010001000000
000001000000010000000000011000001010010100000100000000
000010100010000000000011001111011001010000100010000000
000010000000000000000110001000011111000000100101000000
000000001110000000000000001111011101010100100000000000
000010100000101000000110010000011011000100000100000000
000000001000010001000010000101001111010100100000000001
000000000000010000000111100111101110010100000100000000
000000000110000000000010000000111010100000010001000000

.ramb_tile 6 13
000000000111010000000000000000000000000000
000000101110000000000000000000000000000000
000000100001010000000000000000000000000000
000001000001010000000000000000000000000000
000010101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 13
000100000000000000000111101000000000000000000110000000
000000001000100000000010010111000000000010000010000000
011000000000000000000000000000000000000010000000000001
100010100000000000000000001101000000000000000000000000
010000100000000011100111110000000001000000100100000010
110001001100000000100111110000001010000000000000000000
000000000000000011100011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000111000011101011001100111101010000000010
000001000001000000000100001101101001111001110000000000
000000000001010101100000000101101011111100010000000000
000000000100000000100000001001101100111110110000100000
000010101010101000000000000101100000000010000000000000
000000000000001011000000000000100000000000000000100000
000100000000000011000000000000000000000000100100000100
000100100001010000000000000000001110000000000000000000

.logic_tile 8 13
000001000001001111000111111000001101000110100000000000
000000100000100111100010000001011100000000100000000000
011000000000000111100000000001000000000000000100000000
100000000010001001100000000000001000000000010010000000
000010101000001000000110000011101110001001000111000000
000001000110101111000000001001010000001100000001100100
000100000000001011000000001000000000000000000100000000
000000101010000001100000000101001000000000100000000001
000110100001000111000110100000011110001100110000000000
000001000000100000000011111101010000110011000000000000
000010100000000001000000001011111000000010000000000000
000000000000000001000000000001000000001011000000000000
000000001011001000000000000001001101111111000000000000
000001000000001011000010011011101010001000010001000000
110000000000000000000000000011100000000011100000000000
100000001011010000000011100101001110000001000000000100

.logic_tile 9 13
000001101010100000000000000000001100010000000010000000
000011000001011001000011100000001101000000000000000010
011000000000100101000010100001011100001110000100000000
100000000000011101100110010101000000000100000000000100
010100000000000000000000000000011011010110000100000000
000100000000101001000000001001001010010000000000000001
000011000000000001000000001000000000000000000100000000
000010100010001111100000000111000000000010000000000000
000010000000000001100010010011011000000000000000000010
000000000001000000100010000000010000001000000000000100
000000000000001101000000001000000000000000000010000000
000000001010001101000000000001001100000000100000100000
000000000000010000000000001011011100001101000010000000
000001000000110000000000001001100000001000000000000000
000000000111000000000000000000011000000000000010000000
000000000110000001000000000011000000000100000010100000

.logic_tile 10 13
000000001000101000000000000001101001001100111000000100
000000100001001001000000000000001000110011000000010000
000010100000001101100110110001101001001100111010000000
000000000001011001000011000000101001110011000000000000
000000001000000001100000000101101000001100111000000000
000000000001000000100000000000001000110011000000000001
000011000000001011100011110101101001001100111000000000
000001000000000101000010010000101100110011000001000000
000000000000001000000110000011001000001100111000000000
000000000101001001000100000000101010110011000000100000
000000000001001001100011100011001001001100111000000000
000010100000001001110100000000001011110011000000100000
000000000000100000000000000011101001001100111001000000
000000100001010000000000000000101010110011000000000000
000010000000011000000000000011101001001100111010000000
000000000000000101000000000000001110110011000000000000

.logic_tile 11 13
000000000000000000000000011000001010000010000000000000
000000100000000000000011111101000000000100000000000000
000000001000010001100110001000011010000010000000000000
000000000000000000100100000111010000000100000000000000
000000000000000111000000000111000001000010000000000000
000000000000000001000000000000101011000000010000000000
000100000001010000000010101101100000000011000000000000
000000000000110000000000001001100000000000000000000000
000000000110000000000000001000000000000010000000000000
000010101001000000000000001101001110000000100000000000
000010001100000000000000000101101000000010000000000000
000000000000000000000000000000110000001000000001000000
000000001001000011000000011000011000000010000000000000
000010000000100000000011101101000000000100000000000000
000010100001000000000000000101101010000010000000000000
000000000000100001000000000000100000001000000000000000

.logic_tile 12 13
000000000111000011100000010000000000000000000100000000
000100100000100000100010011001000000000010000000100000
011000001010001000000011100101100000000000000101000000
100001000000001011000000000000100000000001000010000000
110000001000000001100011110001011010000000000000000000
010000000000000000100010000000001111001001010000000000
000010100000011101000110101001101101000001110010000000
000000000000000011000110011011001001000000010010000010
000010000000011000000000010000000000000000100100000000
000000000000000011000011100000001010000000000001000001
000000000000001111100111101101011111011011110000000000
000000000001000011000000000011111110001011010000000000
000000001010000000000011101111101110000010000000000000
000010000000000001000000000011100000001011000011000000
000011100000101111000010110111111011000000000000000000
000010000000000111000111111101001011001100110010000000

.logic_tile 13 13
000100000001011000000111010000001100000010000000000000
000000000000000011000010000000000000000000000010000000
011000000001010111100110001000001011010100000000000100
100000000000000000000000000111011111010000100000000000
000000000000000000010011000001100000000000000000000000
000000000000000000000000000000001110000000010000000000
000000100011011000000011110000000001001100110000000000
000001000110101111000110000111001001110011000000000000
000000001010001111100111001101100001000011100000000000
000000000001001001100100001101001100000010000000000010
000100000000001000000000001001001100000010100000000000
000000000000001011000011111101101101000010000000000000
000000000100000001100110001111101000100011100000000000
000000000000000111000011111011111000101000110000000000
110010000010000000000000010111000000000000000100000000
100000000000000111000011110000101111000000010000000000

.logic_tile 14 13
000000001000001000000010100111100001000000001000000000
000100101010001111000000000000001011000000000000000000
000010100000001000000010100101101001001100111000000000
000000001010101111000000000000001101110011000000000000
000000001011010000000000000111101000001100111000000000
000000000000001001000010100000101000110011000000000000
000011000000000101000110100111001000001100111000000000
000001000000100000000000000000001101110011000000000000
000000000101000000000111100001001000001100111000000000
000000001010100000000000000000101111110011000000000000
000001000011010000000010000011101000001100111000000000
000000000000000011000000000000001011110011000000000000
000000000000000101100011100101001001001100111000000000
000000100000000000000100000000001000110011000000000000
000000001110010000000010010111101001001100111000000000
000000000000101001000010100000101001110011000000000000

.logic_tile 15 13
000000100000101000000110101000000001000000000100000000
000101000001011011000000000101001101000000100000000000
011000000001010000000000010001000000000000000100000000
100001000001000000000010100000001001000000010000000000
000010000000000000000000010000000001000010000000000000
000001000000000000000010100000001100000000000000000000
000000000000010001000000000000011010010000000100000000
000000001010000000000011110000001101000000000000000000
000000000000000000000110101000000000000000000100000000
000010000001000000000000001001001000000000100000000100
000000000000011000000000011001000000000001000100000000
000000000100000111000010101101000000000000000000000010
000010000000000000000000000101000000000000000100000000
000001001100000000000000000000101000000000010000000000
111100000000011000000000001000011010000000000100000000
100000000110000101000000000111000000000100000000000000

.logic_tile 16 13
000010000000010000000110110101101001001100111000000000
000000000000100000000011100000101110110011000010010000
000000000000000111000000000001001000001100111000000000
000000000100100000100000000000101101110011000000000000
000000000000001111100000010101001000001100111000000000
000000000000000101100010100000101110110011000000000000
000010000000100000000110100101001000001100111000000000
000010001000000000000011110000001001110011000000000000
000000101110000000000110110111101001001100111000000000
000010100110000000000010100000101011110011000000000000
000000000001001000000011100011101001001100111000000000
000000000001110101000110010000001101110011000000000000
000000100000100101100000000101001001001100111000000000
000000001011010000000000000000001101110011000000000000
000000000000100111100000010011001001001100111000000000
000000000001010000000011000000101000110011000000000000

.logic_tile 17 13
000000000001010101100000001000001111010100100100000000
000000001110000000000010100101001001000100000010000000
011000000000000101100110100000000001000000000100000000
100000000110000000000011111101001011000000100000000000
000000000100000000000000010101111000000000000100000000
000000001110000000000010100000110000001000000000000000
000000000001010111100000011000000000000000000100000000
000000000000110000100011111101001000000000100000000000
000000101101010001000000000101111000000000000100000000
000001000000000000000000000000100000001000000000000000
000000000000000000000000000001100000000001000100000000
000000000100100000000000001111101100000011100000000001
000000000000001000000000010111100001000001100100000000
000000000000001111000011101001101001000001010010000000
110011000001110001100000000000011111010000000100000000
100001000000000000100011000000001011000000000000000000

.logic_tile 18 13
000000000110001111100010010011001001001100111010000000
000000100000001101100011100000001100110011000000010000
000010000000000000000111000101001001001100111000000000
000000001000000000000100000000101011110011000010000000
000010100001000000000011100001101001001100111000000000
000000001101110000000100000000101100110011000010000000
000010100001010000000111100101101001001100111000000000
000010000001110000000010000000101011110011000010000000
000000000000000001000000000101101000001100111000000001
000000000000100000000000000000101001110011000000000000
000010100000000000000000000001001001001100111000000000
000000000000000001000000000000001011110011000001000000
000000000001000000000000000001001001001100111000000000
000000000000100000000000000000101100110011000010000000
000010100000000000000000000011101000001100111000000000
000000000000010000000000000000001000110011000000000000

.ramb_tile 19 13
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000101110000000000000000000000000000000
000001001110000000000000000000000000000000

.logic_tile 20 13
000000000000001111000111110000011100000110000010100000
000000000000000111000110000101010000000010000011000010
011000000001011001000111101000011010010000100000000000
100000001000101111100010110001001010000000100000000000
010000000000001101000011101011011000000010000000000000
110010100000001011000010110001111110000000000000000000
000000001100100001000111000111111010111110100000000000
000000000000011111000110101111011001111101100000000000
000010000000000011100110110101101100000010000000000000
000000000000000111000011101011001000000000000000000000
000000000000000000000110001011011110010111100000000000
000000000000010000000000001101011000000111010000000000
000010000010000101100000000111000000000000000100000000
000000000000000001000011000000000000000001000011000010
110000000110001111000111100001011001100000000000000000
100000000110100001000100001101111110000000000000000000

.logic_tile 21 13
000010001010000000000111010011001000000000000100000000
000001000000000000000111100000111101001001010010000000
011000000000011101100011100101101001000100000100000000
100000000001000111000110110000011111001001010011000000
000010000110001101100111110111001011000110100000000000
000010100000000101000010000000001111001000000000000000
000000000000001111000011101000001000000100000100000000
000000000000001011100000001001011011000110100001000000
000000000000000000000011111000001111010000100100000010
000000000100000101000110101101011000000000100000000000
000010100000010000000110000011001011001001010100000001
000011100000000000000010001011001101010110100000000000
000000000000100000000111110000001010000110100000000000
000000000000001011000111001101001111000100000000000000
110010000100100000000111111011111001100000010000000000
100000000000010000000010000001111010000000100000000000

.logic_tile 22 13
000010100001010000000010110101111000000101000101000000
000000000000100000000111111111110000001001000001000000
011000000000001111000111101011111010111001010000000000
100000001000001011100110111111111111110000000000000000
000001000000000001100111101111101001000001000000000000
000000100000010000000110111001011110000001010000000000
000000000001000000000111000101001100000111000000000000
000000000000000000000111110111110000000010000000000000
000010000110001001000110110001111110010111100000000000
000000000000001101000111110011011001000111010000000000
000000000000011000000000000101001010010010100000000000
000000000000000001000011001011101100110011110000000000
000010000000000111100110011000011000010100100100000000
000000000000001111000011101111011110000000100001000000
110001000100001011100110110001111100101001010000000000
100010100011010101000010110011001011001000000000000000

.logic_tile 23 13
000000000000000000000000010000001100000100000100000000
000000000000011101000010000000000000000000000000000100
011000000001010000000111010001000000000000000100000000
100000001011000000000010010000000000000001000000000000
010000000000010000000010101000000000000000000100000000
110000000000100001000000001111000000000010000000000000
000011100010000000000000010000000001000000100100000000
000001000110000101000010100000001001000000000000000000
000001000000000111100000000101011011000110100000000000
000000100000000000100011101111001100001111110000000000
000000000000001111100110101001001101010111100000000000
000010000000000101000000000101111101000111010000000000
000000000000000111000110000101100000000000000100000000
000000000000000000100000000000100000000001000000000000
110000000000100000000110000111011001010010100000000000
100000000011000000000100000000011100000001000000000000

.logic_tile 24 13
000000000001011000000111100000011010000100000100000000
000000000000000111000110110000000000000000000000000000
011000000101010000000000000001011011000010100000000000
100000000110010000000000000000011101001001000000000000
010010000000001000000011101111101011010111100010000000
010000100000000001000100000011001011001011100000000000
000000001110001101000010100000000000000000000100000000
000000000000000011000000001001000000000010000010000000
000000000001000111100000000000001110000100000100000000
000000000001110000100000000000000000000000000001000000
000000000100001000000011100000001110000100000100000000
000000000110001001000100000000000000000000000001000000
000000000000000111000000000011000001000010000000000000
000000000000000001000000000001001010000011100000000001
110001000000000000000000000101000000000000000110000000
100010000000001001000000000000100000000001000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000001100000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000010000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000000001000000100100000000
100001000000000000000000000000001010000000000000000000
010000000000000000000000000000000000000010000000000000
100000000000000000000000000000001110000000000000000000
000000000000001011000000000000000000000000100100000001
000000000000001011000000000000001110000000000010000000
000000110010000000000111000011000000000000000100000000
000001010000000000000100000000100000000001000000000000
000000010001000000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000001010000001111000000001000000000000000000100000000
000000110000000011000000000101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 2 14
000100000001000101100000000001000000000000000100000000
000000000000100000000000000000000000000001000000000001
011000100000000000000000001000000000000000000100000000
100001001110000000000000000101000000000010000000000001
110010100000010111000000000000000001000000100101000000
110000000110000000100000000000001101000000000011000000
000000000000001000000000010000001010000100000100000000
000000000000000101000010100000000000000000000001000000
000100010000000000000000000000011010000100000100100100
000000011000000000000000000000010000000000000000000000
000010010000000000000000010000011110000100000100000000
000000010000000000000011000000000000000000000010000010
000000010001010000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000001000000000000000000000000000000000000
000000011110000000100000000000000000000000000000000000

.logic_tile 3 14
000000001000000011100010100011001110000110100000000000
000000001010001011100100000011101000001111110000000000
011000000000000011100000000101101110001001000010000000
100000000000000111100000001111011100101011110000000000
010000000000101101100010100011100000000000100000000000
100000000001000001100000001111101011000001110010000000
000110000001001001000000000011101110000001000000000000
000001000000101011100000000101000000000110000000000000
000100010100101111100010000001011110000110000000000100
000000010001011011100000000101010000000101000000000000
000010010000010000000111101000000001000000000000000000
000000010000001001000000000111001010000000100000000000
000000010000001101100110000001100000000000000110000100
000000010111010011000011100000000000000001000000000010
000000010001010101100000011111111000000001000000000000
000000010000000101000011011111001001101011010000000000

.logic_tile 4 14
000000000000001101000000010000000000000000000100000000
000000000000000111100010001001000000000010000000000000
011000000000100000000000000101000000000000000100000000
100000000001000000000000000000000000000001000000000000
010111000001001101100011111101111110001001000000000010
110010101000100001000111011101111000101011110001000000
000000001011011000000010000000000000000000100100000001
000000001110101111000010010000001011000000000000000000
000001010010010000000000000101001111000110100000000000
000000110010100000000011000111001111001111110000000000
000000010000011000000111001000001100000010000000000000
000000010111110001000100000111010000000000000000000000
000000010000000111100000001101111100000001000001000000
000000010000000011000000000011010000000110000000000000
110101010000001001000010010000011110010000000000000000
000000010000001111000110000000001000000000000000000000

.logic_tile 5 14
000010100001010001000000011101111000010100100001000001
000000000000100000100011111111001001011000100000000000
011011000000000001000000000000000000000000000101000000
100011000000001111100000000011000000000010000011000010
010000000000000111100000010111100000000000000100000000
100000001010000000100011100000000000000001000001000000
000010100000011000000110110000000000000000100110000000
000001100000001011000011010000001100000000000000000000
000110111000000111000000000000000001000000100110000100
000111010000000000000000000000001000000000000010000000
000010010000100000000011100000000000000000100110000000
000000010101000000000100000000001000000000000000000001
000010110000010000000000000011100000000000000100000100
000001010010100000000000000000100000000001000000000000
000000010001001000000110000101011011000010100000000000
000000010001110011000000001101011011000010000000000000

.ramt_tile 6 14
000001000010100000000000000000000000000000
000010100001010000000000000000000000000000
000000100000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000100000000000000000000000000000000000000
000000011110100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001110000000000000000000000000000000000
000000011000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000010010101001010001000000100000000
000000000000100101000011011101010000001110000000000001
011000100000000000000011101001101000101011000000000000
100101000110001001000000001111011101000101110001000000
110001001010000000000110010011101010001001000110000000
110010000001001001000011111011000000000101000000000000
000001000000000111100111100000011110010000000110000000
000010000010000000100000001111001010010110000000000000
000000010111010000000111101101011000001000000110000000
000010110010100000000111100011010000001110000000000000
000100110000000001100010000000011010010000000101000000
000010011110001001000100000111011010010110000000000000
000001010001011111000011110011111110111100010000000010
000010010000000011000110000111101000111110110000000000
000000010000001111000000000101100000000001010101000000
000010010000001011000010001001001010000010010000000000

.logic_tile 8 14
000000000000001000000011101001001111010010110000000000
000100000000000011000100000001101111100111110000000000
011001000000101101000000001101101110101110000000000000
100000101100010011000000000111001010101000000001000000
110000000000000111000000011011100001000001110000000000
100000000000000101100011000101001101000000010000000001
000000000110010001000000010111011011000000100000000000
000001001010000000100011110000101011101000010000000001
000001010001011000000011000101000000000010010000000000
000000110000000001000000000011101010000001010010000000
000000010000000011000000000001000000000000000100000000
000000010000010000000011110000000000000001000000000010
000001010110001001000110101111101100100010110000000000
000010010110000101000100000101011110010000100000000001
000000010110001000010010001101101111101110000000000000
000000011010000111000100000001001110101000000001000000

.logic_tile 9 14
000000000000001111100000000011000001000000010000000000
000000001110001111100000000001101010000001110000000100
011000001100001001000111100111111111000000100000000000
100000000000101011100000000000101000101000010000000001
010000000000001000000000001001111110001000000000000010
000000001000001111000011100111100000001101000000000000
000001001111001111100011110000001100000100000000100001
000010000011101111000111011111001010010100100000000000
000000010000001000000010100101000001000011010100000000
000000110101000101000010011111101011000001000001000001
000010110000000000000000000000011001000110000100000000
000000010000001001010011100111001111010100000010000000
000000010000100000000011011001011010110010010000000000
000000010001010001000010111011001101000110110000000000
000001010001001011100110000111011101000010100100000000
000000010000100011000011010000101011100000010000000001

.logic_tile 10 14
000001001011101111000000000011001001001100111000000000
000010000001111001000010010000101011110011000000010000
000010000000001111000110000011001001001100111000000000
000000000000000111000100000000001011110011000000000000
000001100110000001100110010001001000001100111000100000
000010000000000000100110010000001000110011000000000000
000000100000011000000111010011101001001100111000100000
000000000000101011000010010000001000110011000000000000
000000010100000000000010000101101000001100111000000000
000000010000000001000000000000001011110011000010000000
000000010000001000000000000101001001001100111000000000
000010010000001101000000000000001111110011000000000000
000010110000000000000000000101001001001100111000000000
000010010001000000000000000000101000110011000000000000
000100010000000000000000000001001001001100111000000000
000000010000000000000011100000101001110011000000000010

.logic_tile 11 14
000000000000001101100000010001001010001001000000000000
000000000000001011000010010001000000000101000000100000
000010001000010111000000011000000001000010000000000000
000000100110000000000010101101001010000000100000000000
000000000000000001000000000101100000000011000000000000
000010100000000001100000000101100000000000000000000000
000100000001010000000010001000001000000010000000000000
000001001010000001000011101101010000000100000000000000
000100010110100000000111000111011010000010000000000000
000000010101000000000100000000110000001000000000000000
000000010000000001000000000001101110001000000000000000
000001010000110000000000000101100000001101000001000000
000000010000100111000010000001111101000000010010000000
000000110010000000100011001111001011000010110000100000
000000010000000101000000000111100000000001010000000000
000000010010010000100000001011001010000001100001000000

.logic_tile 12 14
000000000000001111100111000001001111110010100000000000
000000000000000101000010101001011101011100010010000000
011001000010100111100000011000001101000010100100000100
100000100010000000100011111011011011010000100000000100
010000000000000111000010000011000001000001110000000000
000010100000000111100011110111101001000010010010000000
000011000100010000000011010111100000000001100000000000
000010000000110000000111101001101010000000110000000000
000000010000000000000110001011100000000011010100000000
000000110000000000000010011101101010000010000001000010
000000110000000000000010000000000000000000000100000100
000001010100000000000010011101000000000010000000000010
000000011001100111100000000000000001000000000000000000
000000110000100000000010110001001110000000100000000000
000010110000000011100010000101011101110110000000000000
000100011000000000100100000001111000100100110000000000

.logic_tile 13 14
000010000101010000000000001000000001000000000100000000
000000000000100000000000000111001111000000100000000000
011000000100000000000000000111011110000000000100000000
100000100000000000000000000000110000001000000000000000
000000000000000000000000001111000000000001000100000000
000000000000000000000000001111000000000000000000000000
000000100000000111000011100111101110000000000100000000
000000000010000000100100000000100000001000000000000000
000010010000000000000000000111100001000000000100000000
000001010000000000000000000000101111000000010000000000
000000011100001000000000000101111010000000000110000000
000000010000000101000000000000010000001000000000000000
000000010000001101100110110000001111010000000100000000
000000010110000101000010100000011111000000000000000000
110000010001000101100110110111111100000000000100000000
100000011010100000000110100000100000001000000000000000

.logic_tile 14 14
000000100000101000000110110101001000001100111000000000
000101000000010101000010010000101100110011000000010000
000000000000000111100110110101101000001100111000000000
000001001000100000100011100000101001110011000000000000
000000000100000101100000010101101000001100111000000000
000000001100000000000010100000101001110011000000000000
000010000001101011100111110101001001001100111000000000
000000000000100101100110100000001000110011000000000000
000011110000011000000010100001101001001100111000000000
000010011100101001000000000000101010110011000000000000
000010110000000000000010100001001001001100111000000000
000000010000000000000100000000001101110011000000000000
000000010001000000000010000101101000001100111000000000
000000010000100000000000000000001111110011000000000000
000000010110000000000000000001101000001100111000000000
000000010000000000000000000000101101110011000000000000

.logic_tile 15 14
000000000100000000000000001011111000111000110000000010
000000000001000000000000001001111010110000110010100001
011000101010000000000010001000000000000010000000000000
100001100000000000000111110111000000000000000000000000
110001000000000011100111101000001011010000000110000001
110000000000001001000100001011001110010010100000000000
000100000000110001000010000000001110000010000010000000
000000000101011111000000000000000000000000000000000000
000000010000001000000000000000000000000010000000000000
000000010000000011000000000000001011000000000010000000
001100110000010001000010011101111010010111100010000000
000101011000001011100010000011011110111111100000000000
000000010001011001000010000101101010010000000110000000
000000110110001011100100000000001100100001010000000000
001100110000001011100000010011100001000000010110000000
000001011010001101000011010101001111000001110010000001

.logic_tile 16 14
000010100001010000000111100011101001001100111000000000
000100000000000000000010000000001110110011000000010000
000000001110100000000111110001101000001100111000000000
000000000001000000000011100000101111110011000000000001
000010000000000101100000000111101000001100111000000000
000000001110000000000000000000001101110011000000000000
000000000000001000000000000011001001001100111000000000
000000000001000111000000000000001010110011000000000000
000000010110011000000000010011101000001100111000000000
000000110000000101000010100000101010110011000000000000
000000010000000011100110100001001001001100111000000000
000000010000001111000000000000101001110011000001000000
000010110000000011000000010111101001001100111000000000
000001010101000000100011000000101100110011000000000000
000110110000001101100000010111001000001100111000000000
000000010000000111000010100000001001110011000000100000

.logic_tile 17 14
000010100000001000000110100001101000000000000100000000
000000000000000101000000000000010000001000000000000000
011001000001011011100111110101100000000001100100000000
100010100000000101000010101011001010000001010010000001
000000000000001111100010010101011000000000000100000000
000000000010001011100110100000100000001000000000000000
000011100000110111100000001000001100000000100100000000
000000000000100000100000001011011010000110100010000000
000100010000000000000111110001111110101001000100000000
000000010000000000000011101101111010000110000010000000
000100010000000000000011101001000000000001000100000000
000000010001010000000000000001000000000000000000000000
000010111010000000000000001001100000000001000100000000
000000011010000000000000001001000000000000000000000000
110000110111000000000000001000011000000000000100000000
100000010110000000000011110001000000000100000000000000

.logic_tile 18 14
000000000111000101100110100001001000001100111000000000
000000000100000000000000000000001010110011000010010000
000000000001000011000111000101001000001100111000000000
000000000000000000000100000000001111110011000010000000
000000001010101001000000000101101000001100111000000001
000000000101000111000000000000001010110011000000000000
000000000000000000000000000101001001001100111000000000
000001000000000111000000000000001000110011000010000000
000000010001010000000000000101001000001100111001000000
000000010000000000000000000000001010110011000000000000
000000111101010000010000000101001001001100111000000000
000001010000000000000000000000001111110011000000100000
000000011010000000000000010001101000001100111000000000
000000010001000000000011100000101010110011000010000000
000000110000000000000000010101001000001100110000000000
000001010000000000000010010000001001110011000010000000

.ramt_tile 19 14
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000001010010000000000000000000000000000
000000010001000000000000000000000000000000
000000010100100000000000000000000000000000
000000010001000000000000000000000000000000
000000110000100000000000000000000000000000
000010111100100000000000000000000000000000
000000110000010000000000000000000000000000
000110110110100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 20 14
000000000000000000000111100011001111000000100100000000
000000001110000000000000000000101000000000000000000000
011000000000100000000111000000011011000010100010000000
100000000001001101000100000101001111000110000000000000
000010101100000101000010100111111010000010000000000000
000000000000000101100100000111011111000000000000000000
000000101010100011100011110000001010000100000100000000
000001000000000000100111101011001110000000000000000000
000000010001000001000011110111000000000000000100000000
000000010000100000000111000000100000000001000001000000
000000010000000111100000011011101100000010000000000000
000001010001010000100011010011111100000000000000100000
000000010000000001000111111001101001000010000000000000
000000010000001001000111011111111011000000000000000000
110010010110001000000111110101000000000000000100000000
000000011010001011000011101011101110000001000000000000

.logic_tile 21 14
000000000001000000000110000111111100000111000000000000
000000000000100000000010110011000000000010000001000000
011001000000011111000111101111111101010111100000000100
100000000000101111000000000101011001001011100000000000
010000000110000111100011100111100000000000000100000000
110000000110000000100010000000100000000001000000000010
000000000000000000000010000101001100010111100000000000
000000000000000001000000000011011111000111010000000000
000010110000001001000110110001011011000000000000000000
000000010000001001000111011001101111001001010000100000
000000110100000111100111001111011010111000110000000001
000001010000000000000111101011011110110000110000000000
000000010000000101100010010001101011101000010000000000
000000011100001111100011001111011000111000100000000000
000000010000100101100011000000000000000000000100000000
000000010001010001000010001011000000000010000000000000

.logic_tile 22 14
000000000000000000000111010111101101010100000000000000
000000000001000000000011000000111001001000000000000000
011010000000000000000000010000011111010110000000000000
100000000000000000000010001101011010000010000000000000
110000000000000000000000000011111010101000010000000000
010000000000000000000011110011101001110100010000000000
000001000000001000000000010001011100000000000000000000
000000101000100001000011001001110000001000000000000000
000000010000000000000010100101100000000000000100000000
000000110000000001000010000000100000000001000000000000
000000110000100101100010000000001100000100000000000000
000000010110010000100011101001000000000000000000100010
000000010000000001000000000001011100000100000000000000
000000010000000000000000000000100000000000000000100000
110000010000000000000010010111000000000000000100000000
100010111000100000000111010000000000000001000000000000

.logic_tile 23 14
000000000000000001100111101111100001000001100110000000
000000000000001101100100000001101111000001010010000000
011000000001101101100010101111000000000011100000000000
100001000100010001000100001011001001000010000000000000
000000000000001101100011001000011101010110000000000000
000000000010001001000000000011011011000010000000000000
000001100001010000000110101001011011001001010000000000
000010000000000000000000001001011000000000000000000010
000000010000000001100000001011100000000011100000000000
000000010001010000000000001011101011000001000000000000
000011010000000000000011110111101010000001000100000100
000000010000001111000010111111100000000111000001000000
000000010000000011000000000001001011010100100100000100
000000010000000000100010010000001111001000000010000001
110000010000000000000010000111100001000000100100100100
100000010000101001000011000011101110000001110001000000

.logic_tile 24 14
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000100000000000000000000000000000000000000000
100010100001000000000000000000000000000000000000000000
010000001110000011100000001001000000000001010000000000
010000000000000000000000000101101010000010110000000001
000000100000000111100000001000000000000000000110000000
000001000000000000100000000011000000000010000000000000
000010010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000011100000000011000000000000000100100000
000000010110010000100000000000100000000001000000000001
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000010010110100000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000100000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000010000000000000000001111110010100000101000000
000000000100000000000000000000001100101000011000100001
011000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000001011000100000000000000000000000000000000
000010010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000001001101100001001000100100100
000000010000000000000000000011010000001110001001000010
010110010001000000000000000000000000000000000000000000
000001010100100011000000000000000000000000000000000000

.logic_tile 2 15
000000000000000101000010110001101010000000000000000000
000000000100001101000010000000011000100000000001100000
011000000000000101000110001101011000001101000000100000
100000000000000101100100001011100000000100000001000100
110000001111100000000010011001011000010100000000000000
010000000001110000000110001101011011100100000000000000
000010000000001000000010011011111111100000000010000000
000000000000000001000010000001111001000000000000000000
000000010001000101000000010101100000000010000100000000
000000010000100000000011110000000000000000000001000100
000000010001010000000110110001001111001000000010000100
000000010100000000000010001111101011000000000000000000
000001010000100101000000010001000001000011100000000000
000000110000000000000010101101101110000010000000000000
110000010000000101100110000101011010101000000000000000
100001010000000000000000000011111000010000100000000000

.logic_tile 3 15
000110001010100000000000010000001010000100000100000000
000000000000000000000010110000010000000000000000000000
011000000000000000000000000101000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000101111000000000111101011111110011100100000000000
100110000000100000000111001011101111001100000000000000
000000000000010000000000000011000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000010000101101100000010111011100000010000000000000
000000010001010111000010110000000000000000000000000000
000010011110010001000011010001000000000000000100000000
000000010000000000100010000000100000000001000000000000
000000010001011000000111000000001100000100000100000000
000000010000001001000000000000000000000000000000000000
000000010000001000000000000011000000000000000100000000
000000010000000001000000000000100000000001000000000000

.logic_tile 4 15
000001000000001000000000010000000000000010000000000000
000000001101001001000011001001000000000000000001000000
011000000000001000000011101000011001000100000000000000
100000001110001101000111101001001110010100100000000000
110000001011010000000000000101100000000000000110000100
110000000000000011000010010000000000000001000000000000
000000000000000001000110000000011010000010000010000000
000000000000000001000000000000000000000000000000000000
000001110000100000000000000111101011010100000000000000
000000010000000000000000000000001001100000010000100000
000000010000000000000000000001000000000000000100100010
000000010000000000000000000000000000000001000010000000
000101010000000000000011111000001011010110000000000000
000100110110000000000110011101011001000010000000000010
000000010001010000000000000000000000000000100100000100
000000010000000001000000000000001111000000000000000001

.logic_tile 5 15
000110001110001011100111101101101010001000000100000000
000100000110100001100011110001100000001110000000100000
011000000001011000000000000000001010000010000000000001
100000000000000001000000000000000000000000000000100000
010000000110000101000111000111101000100010000000000010
010000000000000001100100000111011111001000100000000000
000000000000000000000000000001000001000001010100000000
000000000001000000000010000011001011000001100000000000
000000011010000101100110001000011011010000000110000000
000000010000000011100000001111011110010010100000000000
000000010000000011100000000000011101010000000100000000
000000010001000001100000001011001011010110000011000000
000000010000000101000011000001011010000000100100000000
000000010000000000000100000000011011101000010010000010
000000010000000101100110001000001101010000100100000001
000000110010000101100000001101001100010100000000000000

.ramb_tile 6 15
000001000001100000000000000000011000000000
000010010000110000000010000000000000000000
011000000000000011100000000000011010000000
100000000110000000000000000000000000000000
010010101010000000000010001000011000000000
110000000001000000000100001111000000000000
000101000000010011100000001000011010000000
000000100000000000000000001111000000000000
000000110110010000000000001000011000000000
000001011100000000000000000111000000000000
000011110000000000000010001000011010000000
000010010000000000000100000111000000000000
000000011111000000000000000000011000000000
000001010000000000000000001001000000000000
010010110000000001000010001000011010000000
110000010000001001100010011011000000000000

.logic_tile 7 15
000100000000100001100111100001011101000110000100100000
000000100001001111000010001001001110010100000000000000
011010100000000111000110000011001111000100000000000000
100000000100000000100000000101001000101100000000000000
110010000110100000000010100000001001000100000110000000
110001000000011001000100000000011010000000000000000000
000000000000100001100000000001000000000010000000000000
000000000000000111000000000000000000000000000010000000
000000011011000011100010100000011000000000000100000000
000000010000001001000000001101010000000010000010000000
000010010000000011010011101111001101001000000000000000
000000010100100000100011001011001010001001010000000000
000000010000000011100010000011000001000000000101000000
000000110000000000000100000000101111000001000000000000
000000111000000101000110111011011100010000110000000000
000100010000000000000011011111011100000000010000000000

.logic_tile 8 15
000001000000010000000010000000011110000010000000000000
000000101000010111000011110000000000000000000001000000
011000000000000000000000010000001010000010000100000010
100000000000001001000011000000000000000000000000000000
010100001000000001100000001111011010101110000000000000
010000000010000000000000000011001101101000000000000001
000000000001000001000000010001011010101101010010000000
000000000000000001100011100011001111111110110000000000
000000010000001001000000010001001111010000000000000001
000000110101001011100010110000101000100001010000000000
000000011011000000000011100111000001000001110000000000
000000010000101001000100000111001011000000010000000000
000000011010000111000111111111000001000010000000000000
000000111100100001000111001001001100000001010000000000
110000010001011001000000000011001111001001000000000000
110000010000001001100000000011011101000010100000000000

.logic_tile 9 15
000000000001110000000011110001111011000111110000000000
000010100001010000000011111011101001011110100000000000
011000100000101000000110000001001010010000000000000000
100001000000011011000010100000111010101001000000000000
010000000110000000000010010101111101010110000100000000
000110100000000111000011010000111011100000000001000000
000000100000001011100011100011111001001001000010100000
000000000100011111000110010011001110000101000000000000
000000010010000001000011010101001010001001000000000000
000000010000000111100011010011100000001010000000000000
000001010000001001000111100111000000000001110000000000
000000111111000111000100000101101101000000010000000000
000000011100000101100110101101011100001000000000000000
000000010000000000000100000101000000001110000000000000
000011010000100000000010000111101110001101000000100000
000011010001000001000000001001100000001000000000000000

.logic_tile 10 15
000000101010000001100110110011001001001100111010000000
000001000001000000100010010000001110110011000000010000
000000000000001001000000010011001000001100111000000000
000000001000001001100010010000001000110011000000000000
000001001011110000000110000111101001001100111000000000
000010000000000000000100000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000010001000000000000000000000101111110011000000000000
000001010000000001000000000001001000001100111000100000
000000110100000101100000000000101001110011000000000000
000001010000001000000000000011101001001100111000000000
000000110000000101000000000000001111110011000000000000
000001010111010000000000010111001001001100111000100000
000000010000000001000010100000001000110011000000000000
000000010000001011000110100111101001001100111000000000
000000010110001101000010000000101000110011000000000000

.logic_tile 11 15
000101000010001000000111111011101000001001000000000001
000110000000001011000110101101010000001010000001000000
011000000000000000000111110111111000001000000000000000
100000000000000000000111001001010000001101000010000100
010000001000100000000111010111101010000001010000000001
000000000110010001000111110111101000000010010001000001
000011100000000111100110100000001010010010000000000000
000001000000000000100010100000011011000000000000000000
000000011000000000000000000011100000000010000000000000
000000110110000000000000000000101011000000010000000000
000000010000000011100111001001000000000001010000100000
000000010000000000000100001101101001000001100000000010
000000110000100101100000000000011000000100000100000100
000001010110010000000000000000010000000000000000100000
000100010010000111000000010101101010000010000000000000
000001011100000000100010110000010000001000000000000000

.logic_tile 12 15
000000000110000011100000001111100001000000010000000000
000010100000000000000010001101001101000010110000100000
011000000000011111100010101111011110001110000100000010
100001001010100111100010100011000000001000000010000000
010000000000000001000000011101000000000001110000000000
000010000000001111000011100011101010000000010001000000
000000000001000000000010001111111000001010000100000100
000000001100000000000000000001000000001001000000000000
000000010000000000000010010011011001000110000000000000
000000110001000000000010111111111001000001000000000000
000000010010010001000000000011101000001000000000000000
000000011010001101000010010111010000001110000000000001
000000110000101111100011001001001110001101000000000000
000001010000011101000011000011010000001000000001000000
000010010001010101000000000011000000000000100000000011
000001010000001101100000000000101010000000000000000000

.logic_tile 13 15
000110000111010000000000000000011110000000000100000000
000000100001000000000011100111000000000100000000000000
011000000000000111000000000000011111010000000100000000
100000001100000000000000000000001110000000000000000000
000000101111010000000000000001100000000010000000000000
000000000000001111000000000000000000000000000000000100
000000000001010000000000001000011100000000000100000000
000000001100000000000000000111000000000100000000000000
000001010110000000000000000000000000000010000000000000
000010010000000000000000000000001001000000000000000001
000001010000011000000000001111100000000001000100000000
000010010000000101000000000111100000000000000000000000
000000010110001101100000000111101110000000000100000000
000000010000000101000000000000000000001000000000000000
110100010000001101100110100000000000000010000000000001
100000010001001101000000000101000000000000000000000000

.logic_tile 14 15
000000101010000101100110110101101000001100111000000000
000010100000000000000010100000101101110011000000010000
000000000001001000000000000011101000001100111000000000
000000000000100101000000000000101010110011000000000000
000000000000111001100000000011101000001100111000000000
000000000000010101100000000000101001110011000000000000
000100000000001101100000010011101000001100111000000000
000001000100001011000010100000001111110011000000000000
000000010000000101100000000001001000001100111000000000
000000010000000000000010100000101010110011000000000000
000000110100000000000110100111001000001100111000000000
000000010000011001000010010000001000110011000000000000
000010110000000101000000010011001001001100111000000000
000000010010000000100010100000001000110011000000000000
000110110001000000000000000101101001001100111000000000
000000010110100000000000000000001010110011000000000000

.logic_tile 15 15
000000000000010000000110100000000001000000000100000000
000000000001010000000000000011001101000000100000000000
011000000000000000000000001000000000000000000100000000
100001000110000000000000001101001110000000100000000000
000000001000000000000000010111001000000000000100000000
000000000000000000000010100000010000001000000000000000
000000000000000000000000011000000000000000000100000000
000100000000100000000010101011001110000000100000000000
000110011001010000000000010000000000000000000100000000
000000011110101001000010101011001100000000100000000000
000000010000100000000110010011001110000000000100000000
000000010001000000000110100000000000001000000010000000
000010010001011101100000000000000001000010100100000000
000010010001001011000000000011001111000000100000000000
110000010101010000000110100000000000000000000100000000
100010010100000000000000001101001110000000100000000000

.logic_tile 16 15
000000100000001000000000000011001000001100111000000000
000011001011010101000011110000001001110011000000010000
000000100000001101000111100111001001001100111000000000
000001000010001111100100000000101001110011000000000000
000000000111100000000000000101101000001100111000000000
000000000000100000000000000000001110110011000000000000
000010100010001000000011110101101001001100111000000000
000000000000000101000110100000101110110011000000000000
000000011010000101100000000001101001001100111000000000
000001010000000000000000000000001000110011000000000000
000000010000000001000000000111101000001100111000000000
000001010000000000100000000000101111110011000010000000
000000010000000111000010000011101000001100111000000000
000000010001010000000010000000001000110011000000000000
000000010101001011100111100111101001001100111000000000
000110010000100101100000000000001011110011000000000000

.logic_tile 17 15
000010100000101111000110100001011001010111100000000000
000000000000000101100000001011001001000111010000100000
011000000000001111100011110001011000000000000100000000
100000000110001011000111000000000000001000000000000000
000010100010000000000111000011011000000101000100000101
000010100000000000000100000111110000000110000000000000
000101000000001111000011111101111101110000010100000000
000010000000001111100111010101001100100000000000000010
000000010000100001000010000000001001010000000100000000
000000110001010000100010010000011000000000000000000000
000010110000011111000000001111111111101111110000100000
000000010000000111100000000101011011011110100000000000
000010010010000001000000000111011000000101000100000000
000000010000001001000000001101010000001001000010000100
110000010000100011100110101000011010000100000100000001
100000011011000000100110011111011100000110100010000001

.logic_tile 18 15
000010100001000111000011100000001010000100000100000000
000000001010000000100000000000010000000000000001000000
011000000000000011100000000000000000000000000100000000
100000000000000000000000000001000000000010000010000000
110001000000000000000000010101000000000000000100000000
010010000000001001000010100000000000000001000010000000
000010000000000000000010000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000001010010000000000110000000000001000000100101000000
000000110000000000000110010000001011000000000000000000
000000011110000001000000000000000001000000100100000000
000000011010000000100000000000001100000000000010000000
000000010000000000000000000000011000000100000101000000
000000010000010000000000000000000000000000000000000000
110000010000000000000000000000000000000000100101000000
100000010000000000000000000000001001000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001101101110000000000000000000000000000
000010100000110000000000000000000000000000
000000000001000000000000000000000000000000
000000001000110000000000000000000000000000
000100011000000000010000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000011010000000000000000000000000000000
000001010001000000000000000000000000000000
000000110000100000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 20 15
000000101010000000000000000111100001000000001000000000
000100001100000101000000000000001101000000000000000000
011000000000000001100110000101001000001100111000000000
100000000000000000000000000000100000110011000000000000
000010000001010000000010110001101000001100111000000000
000001001010100000000010000000100000110011000000000000
000010100001000001000010110101101000001100111000000000
000000000000100000100010000000100000110011000000000000
000010010000000000000000000000001000001100111000000000
000100010000000000000000000000001000110011000000000000
000001010000000101000000001000001000001100110000000000
000010110000000000000010011101000000110011000000000000
000000010001100000000000001011111000000100000100000000
000000011110110000000000000101000000000000000000000000
110001010001010000000000001000011010000000100100000000
000010011000101001000000000011001011000000000000000000

.logic_tile 21 15
000000000000001011100111010111101001000100000100000000
000001000000010111000011010000111110101000010000000001
011000000100001000000110111001001011111110000000100000
100010000010000001000010100011011010111111100000000000
110000000001010111100111110011001100000000000000000000
010000001000100111100111100000100000001000000000000000
000000000000101111100010101001001110010111100000000001
000101000001000111100011101101101000000111010000000000
000000010111010111100011111111000001000000000000000000
000000010000100000100111111001001111000010000000000000
000000011010000001000111101111011000000100000000000100
000000010000000000100100001001100000000000000000000000
000000111000001111000110001000001011010000000100100000
000011010000001001000100001101011110010110000000000000
000000010001000011100110011101101010000110100000000000
000000010000000000100111111011001010001111110010000000

.logic_tile 22 15
000010000001000000000010010101101100010111100000000100
000000000000000001000011110111111000001011100000000000
011000001000001000000000000101000000000000010100000000
100000000000001111000011000011101010000010110000100000
010000000001010001000011110101111100001101000000000000
010000000000000111100011100101100000001100000000000100
000000000000000000000000001011111100000110100000000100
000001000000000000000010101101011011001111110000000000
000010110001000011100111100000001110000010000000000000
000000010110100000000000000000010000000000000010000000
000000010000010001000110010001101111000001000000000000
000001011010101011100011101001101101000110000000100000
000010111010000011000000010000001100000010000000000100
000000010000000000000011010000000000000000000000000000
000000010000001000000000000000011001010000000000000000
000010110000001111000000000000001110000000000000000000

.logic_tile 23 15
000000000000001000000011000011001011000110100000000000
000000000000001011000010100001101011001111110000000000
011000100001010011100111000101011010001110000000000001
100010000000001001000100001111100000001000000000000000
000000000000001000000111010101000000000010000110000100
000000000000000011000110000000100000000000000000100010
000000000000000011100011001111101100000110100000000000
000000000000100000100000000001001001001111110000000000
000000010000000111000010001000011100000000000110000000
000000010000000001000010000101011111010000000000000000
000000010000000000000110101101011000001101000000000010
000000010000001001000111111111100000000100000000000000
000000010000000000000011100011000000000001100110000000
000000011010000000000011111001001101000001010010000000
110000110111010001000000001011111101010111100000000000
100000011010000000100010001001011000001011100000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000001111111100000100000110000000
100000000000000000000000000011000000001110000000000100
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011111111101100000000000000000000000000000000000
000010010010001011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110010110000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000001010000100000000000000000000000110000110000001000
000010110000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000010000000000000000000000110000110000000000

.dsp1_tile 0 16
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
011000000000010000000000001000000000000000000100000000
100000000110000000000000000011000000000010000000100000
110100100000000101000000001000000000000000000110000000
110100000000000000100000000011000000000010000010100001
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001011110000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000010000000000000
000000000000100000000000000101000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000001100111011001001111100000000000000000
000010001000010000000010011101001110000000000000000000
011000000001000111000000000011001010000010000000000000
100000001010100000000010101001100000001011000000000000
010000000000000101100000000000000001000000100100000001
100000000000000000000010110000001010000000000000000000
000110100000000111100110010000000001000000100100100000
000000000100000000000010000000001100000000000000000000
000000000001010101000000000000011000000100000100000000
000000000000000000000011110000000000000000000000000000
000010000001010111100000000011101000000000000000000000
000001000000000000100010100000111100100000000000000000
000000000000000101100000010000001111000110000000000000
000000000000000001000010111011011111000010100000000100
000100000000000101000011101111011000000000000000000000
000000000110000000010000001101011011010000000000000000

.logic_tile 3 16
000000000001000111000111101111011001010111100000000000
000000000001100101100010010001011100000111010000000000
011000000000101000000010011001000001000010000000000000
100010100101011011000110111101001110000011100000000000
010001100000100101000000000111011010010000000001000101
010011100001011111000011100000111010100001010001000000
000000000001000111100111010001101110010000000000000010
000000001010000001100011010000111001000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000010001000000000000000000000001000000100000
000010100000100000000000000011011010000001000001000000
000000000101010001010000000101010000001001000000000000
000100000100000001000110001101011011000001010000000000
000000000000000001000111100101101110011111100010000100
000000100000000001100000000111000000000000000100000000
000001000000000111000000000000000000000001000000000010

.logic_tile 4 16
000000000000000111000000010001001010000000000100000000
000000000000000000100011000000010000000001000000000001
011000000000010011100000000111000000000000000110000000
100000001101110000100000000001100000000010000000000100
010011100000000000000000001101000001000000100001000000
010010100000001111000010010101001111000000110001000000
000100000000000111100000000000000001000000000100000000
000000001010000000000000000001001111000010000000000000
000000000000010000000000000001001110000000000100000100
000000000000000001000000000000000000000001000000000000
000000000000000001000111000000011100000000100100000100
000000000000001001000010010000001000000000000000000000
000000000010001111000010000000011000001100110001000000
000000100000001111000100000000001100110011000000000000
000000100000000000000110001111011101000110100000000000
000001001110000000000010101011011100001111110000000000

.logic_tile 5 16
000000001100000000010010100000000000000000100100000000
000000000000000000000000000000001011000000000010000000
011000000000001000000000010001100000000001000000000000
100000000000001111000011111011100000000000000000000001
110000000000100000000111010000011100000100000100000000
110000000101000000000011110000000000000000000010000000
000000000000100000000000010001100001000001110000000000
000000000001000000000011011111101011000000100000000001
000000001100000111000010000001000000000010000001000000
000000000000000000000000000000100000000000000000000000
000000000000010011000000000001100000000001110000000000
000000000000100000000000000011101110000000100001000000
000000000001010001000111100000000000000000000101000000
000010101010000001000111110111000000000010000000000000
000000101100100000000000000001111000001000000000000001
000000000001000000000000001101100000001110000000000000

.ramt_tile 6 16
000000000000000000000000010000001110000000
000000100000010000000011110000000000000000
011010100001010101100110100111101010000000
100000000000001001000000000000100000000000
010000000000000101100110100011001100000000
010000000000000000000000001111010000001000
000010100001001001000000001011001010000000
000000000000100111100000000001000000000100
000000000000101011100111000101101100000000
000000000001001111000100001101010000000000
000000000001111000000000001101101010000000
000000101000011011000000001001000000010000
000001001010000101100010100111101100000000
000000100100010111000000000111110000010100
110100000001011000000011111001101010001000
010000000000000101000011100111000000000000

.logic_tile 7 16
000000000001000001100000000011111010000000000000000010
000000000000100000100000000000110000000001000001000001
011010001101011000000011110101101100000000100000000000
100011000000001011000011110000001000101000010010000000
110000000000101111000000010101011010000000000000000000
110000001001000001100011110000000000000001000001000000
000000000010001111100000000001101011111001010000000000
000000000000001111000011001101001001111111010000000000
000000001100001000000000011000011110010000000000000100
000000000000001111000010001111011100010110000000000000
000000000001010000000010000011101100000100000100000000
000000001000100000000110010000110000000000000000000001
000001001000100000000011000000000001000010000000000000
000010100000010000000000000000001110000000000010000000
000010100000100111000010110011011000000000000100000100
000000001110010000100011000000110000000001000000000000

.logic_tile 8 16
000010001100100111000000000111011110000000000000000000
000010000001010000000011100000110000001000000000000000
011000000000000000000010110001111000001001000000000000
100010100000001011000111100001101011101011110000100000
000000000000100001000111110101101110001010000100000000
000000000000000001100011001001100000000110000010100000
000100000000101111000111011101111110111101010000000000
000000000001000001100111110111111010110110110000000000
000000100000100101100111010011011100000110000000000000
000011100001011001000110100000101110000001010000000000
000000001111000011000000000101001100000000000000000000
000010000000000000000000000000111100000000010000000000
000001000000001001000000001000011000010100100000000100
000000100000001011100010000101011100010000100000000000
000000000000100000000111111101001111101110000000000000
000000001011010001000111101111001010010100000000000000

.logic_tile 9 16
000000001100001101000000010001000000000000001000000000
000000000000000101000011100000001000000000000000000000
011010100000000101000110100011101001001100111100000000
100001000110000101000110100000101001110011000000000000
010000100001000000000000000111101001001100111100000000
010100000000000000000000000000001100110011000000000001
000011000001010000000111110001101000001100111100000010
000011000000001111000111100000001100110011000000000001
000000000110000101100000000101101001001100111110000100
000000001011010000000000000000101110110011000000000000
000000000000001101100000010001101001001100111100000010
000000000000000101000010010000101010110011000001000000
000000000000000000000000000001101001001100111110000000
000000100110100000000000000000001111110011000000000000
000000001101010001100110100101101001001100111100000000
000000000000100111100000000000101100110011000000000010

.logic_tile 10 16
000001000000010000000110001001001000001100110000000001
000000100110100000000100000011100000110011000000010000
011010100001000000000111110111101111010000000000000000
100001000000000000000011011011011110010110000000000000
010000000110001000000111001111100001000010000000000000
110000000100001011000000000101001001000011010000000000
000000000000000111000000001011000000000010010000000000
000000000001000111000000000011001010000010100000000000
000000100000001000000111001001111111111001110000000000
000001000011001001000110001111101110111010110000000000
000001000000001101100000000000011111000000100000000000
000010000110001101100010000000001010000000000000000000
000001001000000000000111100000000000000000000100000000
000000100010000000000100001011000000000010000000000000
000000000001001101000011100011111110000000000000000000
000000000000100011000000000000100000000001000000000000

.logic_tile 11 16
000100000001010001000110100011011010000001010010000001
000000000000000000010011011111001110000010010000000000
011000000010000101000011101000000000000000000110000000
100000000000000000110100001001000000000010000010000001
110000000000000011000000001011101100000001010000000000
010000000000000000100000000011011100000010010000000000
000001000000001000000010001111101100010000000000000000
000000000100101111000110110001101100100001010001000000
000000000000000001000111010000011010010000000010000100
000000000000001001000111110000011100000000000000000000
000001000000011011000111001101000000000000100000000000
000000001001110011000000001011001000000010110000000000
000000001000000111000010100000011001000000100010000000
000000000000000000100000000000001011000000000000000000
110000000000000000000010000000001001000000100000000000
100001000000000000000000001001011101000110100000000000

.logic_tile 12 16
000010100000000111100000000000011000000100000100000000
000000000001010000000011100000010000000000000000000011
011100000001000101100110100101111001001001000000000001
100100001000100101000000001111101110000111010000000000
110001000000000000000111001000001101010100000001000000
110010000001010000000000000111011101010000100000000000
000000000000000000000111011000001001010100000000000000
000000000000000111000011110011011011010000100001000000
000010100000000001100110100001011100010000000000000000
000000000000000111000100000000001011100001010001000000
000000100110000111100000010000000001000000100110000000
000100000010100001000011000000001000000000000010000110
000000000000001000000111110101101111000000110101000001
000000000000001101000011010011001100000010010010000110
000000000010101111100000000000000000000000000110000000
000000000001001111000000000011000000000010000010000001

.logic_tile 13 16
000000100000000000000000000000000000000000000100000000
000001000000000000000000001111001100000000100000000000
011010100000101001100110000111100000000010000000000000
100000001100001101000000000000100000000000000010000000
000000000000000000000000000000001010000010000000000000
000000000000001001000011100000000000000000000001000000
000000000001000111100000001000001110000000100000000001
000100000000000111100000000101011100000000000000000000
000100100000011011000000000111111001010000100100000000
000001001100100101000000000000111010000000010000000010
000000100000000111000110101000000000000000100100000000
000011100000001111100100000001001011000000000010000000
000000000000001000000110101111011101010011110000000000
000000000100000111000110100001101111110111110000000000
110000001110100000000111111011111000111010110000000000
100000000001000000000110001011001110110110110000000000

.logic_tile 14 16
000100001001011000000011100011101000001100111000000000
000000001110000101000100000000101000110011000000010000
000000000000001000000000000001101000001100111000000000
000001000000001111000000000000001001110011000000000000
000000001000000000000000000011101001001100111000000000
000100000100000000000000000000001101110011000000000000
000001000000000000000000000111101000001100111000000000
000011000000000001000000000000001101110011000000000000
000011100001001101100111000111101000001100111000000000
000010100111100101010100000000001110110011000000000000
000000000001000101100111110111001001001100111000000000
000000000000100000100110100000101010110011000000000000
000001000010000001000110100011001001001100111000000000
000010100110000000100000000000001111110011000000000000
000100000000101101100111000011001001001100111000000000
000000000001010101000010100000001111110011000000000000

.logic_tile 15 16
000010000000000101100000011001100000000001000100000000
000100000110010000000010100101100000000000000000000000
011000000000001101100110110001111010000000000100000000
100000100000000101000010100000100000001000000000000000
000010000111000000000110100000000001000010000000000000
000000000000100000000000000000001101000000000000000010
000000000100000111000000000101100001000000000100000000
000000000001000000000000000000001000000000010000000000
000000000001010000000000001000000001000000000100000000
000000001010100000000000000001001010000000100000000000
000000101000100000000000010101011010000000000100000000
000000000000010000000011100000100000001000000000000000
001000000000000000000000000000000001000000000100000000
000000001011110000000000001001001010000000100000000000
110000000000000000000000000101100000000000000100000000
100000000000010000000000000000001000000000010010000000

.logic_tile 16 16
000000101010011001100011000000001000001100110000000000
000001000111001111000000000000000000110011000000010000
011000000000000111000111000001011101101011110000000000
100000001010000101000000001001001110101111010000000000
000010000100001000000111001001011010011111110000000000
000000000000001111000100001101101000001111010000000000
000000001010000000000111101000000000000000000100000000
000000000000001111000000000001001110000000100000100000
000110000100000000000000010001111110111100010010000000
000000000000000000000010000111111011111100000010000000
000000000000101000000000001001100000000001000100000000
000000000000011011000000000001000000000000000000000000
000000000000001011000011100001000000000000100100000000
000000000001010001000000001011001110000000110010000000
110000000001000111000000000111011110111110110000000000
100010001000100001000011111001101010110100110010000000

.logic_tile 17 16
000000100000010000000000010101100000000001000000000000
000001000000100000000011110111000000000000000000000000
011010100100000000000011001011011101001101100000000010
100000000000000000000000000011001001100100110000000000
010010000000000000000111100101100001000000000000000000
110000000000000000000100000000001100000000010000000000
000000000000000000000000000000000000000000100100000000
000000001100001111000000000000001110000000000000000010
000000100000001000000010000000001100000100000100000000
000000001000001111000000000000010000000000000000000010
000000000000011001000011101000000000000000000100000000
000000000000001111000000001011000000000010000010000000
000000000000000011100000011101100000000001000000000000
000001000110000001100010110111000000000000000000000000
110000000000010111000000001001001100011000000000000010
100010100000001111000000000111101111100111110000000000

.logic_tile 18 16
000000000001000001000000000001001110000000000000000000
000000000001110000100011110000000000001000000000000000
011010000000000000000110010000011110010000000000000000
100000000000000000000011100000001110000000000000000001
010000001001000111000010000000001110010000000000000000
110000000110000001000000000000001101000000000000000000
000000000000100000000011000000011110000000000000000000
000000001011000000000000000111010000000100000000000000
000000000000000000000111111101001101011110100001000000
000010100001000000000011001001011011111110110000000000
000010100000000000010000000000000000000010000000000001
000001000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000001110000000000
000010100101001111000010000101101001000000110001000000
110000000000000111100011100000000001000010000100000000
100000000000000000100100000000001001000000000000000011

.ramt_tile 19 16
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000001000000000000000000000000000000
000010000000100000000000000000000000000000
000010100110000000000000000000000000000000
000001100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000110100000000000000000000000000000

.logic_tile 20 16
000000000000000111000111001001100001000000010000100000
000000000001000000100100001101001010000010110000000000
011000000000000111100000010011000001000000000100100000
100010100000000000100011100000001101000000010000000000
000001000001100011100010000000011100000010000000000000
000000100101110000000000000000000000000000000001000000
000010000000001011100111100101000001000001010000100000
000000000001001101100111100001001000000001100000000000
000000001111000000000000000111100000000000000110100000
000000000110100001000000000000100000000001000000000110
000001000000010001000111000111100001000000000100000000
000010000000100000100100000000101011000000010001000000
000000000000000000000000000001100000000001110000000000
000010100000010000000000000101001011000000100001000000
110010000000000000000011101001100000000000100100000000
100000001110000000000010010101101001000000110000100000

.logic_tile 21 16
000000000000001101000011111111000001000000010100100000
000100000110001011100010000111101010000000000000000000
011010100000001101000000001001011110001000000100000000
100000000000001111000000001101000000000000000000100000
000000000001010001000000001101001100001000000100000000
000000000000000000000010001101100000000000000000000000
000000000110000111000011110000011000000010000000000000
000010100000000000100011110000000000000000000000000000
000000100000000001000111000000000000000010000000000000
000001000000000000000010010000001010000000000000000000
000000000000000000000000001111000000000000010000000001
000000001110001111000000000001001101000000000010000000
000001000001000011100000000000000000000010000000000000
000010101100100000100011110000001101000000000000000000
110000000001000001000000000011101000000010000000000000
100000001010100000000000000001011001000000000000100000

.logic_tile 22 16
000000000000000101000010100000000000000010000000000000
000000000000000111000111100000001000000000000010000000
011010000001000000000000010000000001000010000000000000
100001000000001101000011110000001110000000000000000000
010000000000100000000111100011001001010100000000000000
010000001010011011000000000000111001100000010000000010
000100000000001000000000000000011100000010000000000000
000000000000001111000011110000010000000000000000000000
000010000000000000000011000011011011010000100000000000
000001100000000000000000000000101000101000000001000000
000000100000010000000000010000000000000010000000000000
000001000000000000000011000001000000000000000000000100
000000000000100000000000000101011011000000100110000000
000000000000010000000000000000011101101000010010000001
000000100000001000000000000101000000000010000000000010
000000000000100011000000000000100000000000000000000000

.logic_tile 23 16
000000100000001111000000010001000000000000000100000000
000001000000001111000010000000000000000001000000100000
011000000001010000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000100000000000000011100000000000000000000100000000
010001001010000000000000001101000000000010000000000100
000000100000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000001000000000111101011000000000001010000000000
000000000000100000000010001011101110000010010000000010
000010100000101101100000001001011101101001010000000000
000000000001001101100011111111001100111001010010000001
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000010000000000000000000000000000
100000001100010000000011000000000000000000000000000000

.logic_tile 24 16
000000000000011000000000000011111010101101010000000000
000000000000100011000010010001011011101001110000000001
011000101110000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000010000100000001
100000000100000000000000000000010000000000000000000100

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000011010000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000001001001000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000001000000000000000000000000110000110000001000
000000100000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000001000000000000000000000000000000000000000
000000001000100011010000000000000000000000000000000000
011000000000000000000000000000001101000010000100000000
100000000000000000000010100000011100000000000000000010
110000000000010000000000000000000001000010000100100100
110000000000000000000000001011001010000000000000000000
000000000000000111000000000001001100000010000100100000
000000000000000000000000000000010000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000100000000001100000000001111110001100110000000000
000001000000000000000000000000100000110011000000000000
000000000001000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000010000000010011100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000011101111001011101000100000000
000000000000000000000011000111011010101111010000100000
011001100000100111100111001111111100010001110100000000
100001000101000000000100000101011111000001010001000000
010001001100001101000111111001100000000010000010000000
110010000000001111000111011111001100000011010000000000
000100000001000001000111001101011110010100100100000100
000000000000101001000000000101001110010100010000000000
000000101000010000000011101101000000000001110000000001
000001000000000111000100001101001001000000110000000000
000000000010000101100110011111101111010001110100000000
000000000000000000000010100101001101000001010001000100
000001001010111101100110010011001011010000000100000010
000000000001010001000011110000111110101001000010000000
110000000000000011100110101111101111000100000100000000
100000000000000000100000000011011010101101010000000000

.logic_tile 3 17
000000000001010000000110000000000000000000000100000000
000000000000000000010111001101000000000010000000000000
011000000000001111100000000011001100000110000000000000
100000100000001111100000000000011100000001010000000000
110000001010000000000111100000000000000000100100000000
100000000000000000000000000000001110000000000000000000
000000000001000000000000000111111001000110100000000000
000000000000000000000010000000001000000000010000000100
000000000000000101000000000000001000000010000001000000
000010000000011111000010000000010000000000000000000000
000000000001110000000110100000001101010110000000000000
000000000001010000000100001111001101000010000000000000
000101000000001001000000010101101110000110100000000000
000000100100000001000010000000101100000000010000000000
000000000000000111100000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 4 17
000001000110000111100010110111100000000000000100000000
000010100000000101000011100000000000000001000000000001
011001000011000111100111100101000000000000000100000000
100010001110100000000111100000000000000001000000000100
110000000000011011000011101001101010111101110000000000
110000001100001101100000001001101110111100100010000000
000110001110000101000011101111101010100000000000000000
000100001010000101000111111011111000110100000000000001
000100000000000000000000000101101001100000000000000000
000000000110000000000000000001011010000000000010000100
000000000001010000000110001001011111100010000000000000
000000000000100000000000001101101000001000100000000001
000010000000000111100010000000001110000100000100000000
000000000000011111100000000000000000000000000000100000
000000000000000001000010000000011010000100000100000000
000000000000000111000100000000010000000000000000000000

.logic_tile 5 17
000001000000000001000000000000000001000000001000000000
000000001000000000000000000000001110000000000000001000
000000000000001001000000000011000000000000001000000000
000010000001011101100000000000001000000000000000000000
000000000000000000000000000111101001001100111000000000
000001001010000000000000000000101010110011000010000000
000010101010100001000000000011101001001100111000000010
000001000000010000100000000000001000110011000000000000
000000001001001000000000000001101000001100111000000000
000000000000101011000011010000001101110011000001000000
000001000001000111000000000111001001001100111010000000
000000000110101001100000000000101000110011000000000000
000000000000000000000011100001001001001100111000000000
000000000000000000000100000000001000110011000000000000
000010000001010011100000000101101001001100111000000000
000000001110110000100011000000001100110011000000000010

.ramb_tile 6 17
000100001110000111000000010011001100000000
000000010000000000000011100000100000010000
011001000000010000000000010011001110100000
100000000000000000000011110000000000000000
010000101001000111100010010001001100000000
110011100000000000000011111011000000010000
000000000000000000000000001101001110000000
000000001010100000000000001111000000100000
000100001010000001100111111101001100000001
000100000000001111100111110111100000000000
000010000000010000000010001001101110000000
000001001101000001000000000111100000010000
000010101000001001100010000111001100001000
000000000001010011100100001111000000000000
110000100000010001000000001001001110000000
010001000000000001000010001011100000010000

.logic_tile 7 17
000010100001001000000111110101011000111101010000000000
000000001000100001000011110101111101110110110000000000
011001000000001101100111111001100001000000010000000100
100010100000000001100010000011001111000000000000000000
110010000000000111000000010000011000000000100100000000
110000001001011001100011100000001110000000000000000100
000001000000100101000010110001011110001101000000000000
000010100001000000000011100111100000001000000000000000
000000000110100000000000001111101111000000000000000000
000000000000000000000010001101011010010000000000000000
000000001110001111110000010001011000000000000101000000
000000000010000011100011100000010000000001000000000000
000000000001100111100010000101001001000000010000000000
000000101000011001100011100101011101000110100000000000
000000001000000101100000011000011100000100000011000000
000000000001011001000011011101000000000110000000000000

.logic_tile 8 17
000000000000000000000000000001100000000000001000000000
000011000000100000000011100000100000000000000000001000
011000000001010000000110000011100000000000001000000000
100000000000100000000000000000100000000000000000000000
010100000111010000000000000111001000001100111100000000
010100000000000000000000000000100000110011000000000100
000110100000011000000011100111001000001100111100000000
000001100100100001000000000000100000110011000001000000
000001001011000000000000000101101000001100111110000000
000000100000000000000000000000000000110011000000000000
000000000100000001100000000000001001001100111100000000
000100000000000000000011000000001100110011000000000000
000000001111000000000110010111001000001100110000000000
000000000000100111000010000000000000110011000000000100
110001000001000001000000000000011011001100110100000000
110000000000100000000000000000011001110011000000000000

.logic_tile 9 17
000000000000001111000000010111101001001100111110000000
000000000000001011000011000000101110110011000000010000
011000001010100000000000000011101000001100111100000001
100000001110010000000011110000001111110011000010000000
110000000000010111000000010101001000001100111110000000
110000000000001111100011100000001001110011000000100000
000000000000001000000000000011101001001100111100000011
000000001010000111000000000000101010110011000000000000
000001100000000000000110100011101001001100111110000010
000011100001010000000000000000101111110011000000000000
000000000001111000010011000101001000001100111100000100
000000000001110101000011100000001011110011000000000000
000100000000000000000010000001001001001100111110000100
000101000000000000000110010000001001110011000000000000
000110000000000101100110010001001000001100111110000000
000001000001010000000110100000001101110011000000100000

.logic_tile 10 17
000000000000001000000000001001111001100000000000000000
000010100010000011000010101001011110110100000000000100
000000000000101111000111000111001101000001010001000000
000000000000000011000110101111101110000110000000000000
000000000000000000000111000011000000000010000011000010
000000000000000000000010000111001101000011000001100101
000010000001011000000000000001000001000001010000000000
000001001100101001000000000111001010000010010000000000
000000101010000001100010000101011100000000000000000000
000000000010000111100011110000100000000001000000000000
000000000001110101100000001111111000001000000000000000
000100000000110000000000000101100000001101000000000000
000000001100000101000011110011101100000100000000000000
000010100000000001000110000000010000000000000000000000
000001000000001101100110101101001001100010010000000000
000010000110001111100110001111111010100001010000000000

.logic_tile 11 17
000100001010000000000000001101011110100001010000000000
000000000000001001000000000111111011111001010000000010
011000000000000001100000010101011001101010000000000000
100000000000000101000011001111101011101001000001000000
010000000000000011100010001011100000000010000000000000
000010100000000000000010100111101011000011100000000000
000000000001000000000000001001001010001101000010000000
000010000000000101000011100101000000001000000000000000
000000000000010000000110100001111110000100000010000000
000000001010100000000000000000000000000000000000000000
000000000000000000000111101000000001000000000000000000
000000001110000000000100001101001010000010000000000000
000000000000000000000011010000000000000000100110000000
000010100000000000000010000000001111000000000000000000
000000001110000001000000010001111000010100000000000000
000000000000000001000010000000011101100000010010000000

.logic_tile 12 17
000000000000001000000000000111111001000000000110000000
000000000001010111000011011001001001000000010000000000
011000100100100111000010010000000000000000000000000000
100001000111010000100111100101001110000000100000000000
010000001000100101000000001000011111010000000000000000
000010100000000011000010011101011100010110000001000000
000001000000000000000111100111100000000011010100000000
000010100000000001000110011101101101000001000000000001
000110100000000000000010001011111010001010000100000000
000001000000010000000100001111010000000110000001100000
000000000000001011100110000101000001000011010110000000
000000000001011001100000001101001001000001000000000000
000000000000011000000000001011111010001000000010000000
000000000100010011000000000011100000001101000000000000
000000000000000000000110000001000000000000000100000000
000000000000000111000110000000000000000001000000000010

.logic_tile 13 17
000001000000000111000110000011100000000000001000000000
000000100100010000000011010000000000000000000000001000
011010100001000000000000000011000000000000001000000000
100000000000000000000000000000100000000000000000000000
010001000000000011100011110111001000001100111110000000
010000000000000000100110110000100000110011000000000000
000000000001010000000000000000001000001100110100000000
000010100110000000000010010000001001110011000010000000
000100000000000000000000010101101010010110000000000000
000000000001000000000011110000111011100000000000100000
000000000111001111100000000101001110001110000000000010
000000000000101111000000000001110000001000000000000000
000000000000100000000111111000000000000010000010000000
000000001110000000000010000011000000000000000000000000
110000000000100000000000000001001010000100000000000001
100000000111000000000000000000100000001001000000000000

.logic_tile 14 17
000000000000100000000111000000001000001100110000000000
000000100001001001000000000000000000110011000000010010
011000001000000000000000000001000000000000000000000010
100000000000000000000000001111000000000011000000000000
010000000000000000000111000011000000000000000110000100
110000000110000000000100000000000000000001000000000000
000000100000000000000010000111100000000000100000100000
000001001011010001000000000000001111000001000000000000
000100000000000111000000000000001111000100100000000010
000000000000000000100011110000011011000000000000000000
000011000000100000000000000000001100000100100000000100
000010100011010000000000000000011111000000000000000000
000000001100000000000000000111011010000100000000000000
000000000000000000000010110000100000000001000000000001
110000000001000101100000000000000000000000100110000000
100000001000100000100000000000001001000000000000000010

.logic_tile 15 17
000000000000000111000111100001011110000110000000000000
000000000000000000100111100111010000001010000000000000
011000000001000000000111100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000101000000011000000001111101100001010000000000000
110001000000000000000010000001010000001001000000000001
000000100000000111000000000000000001000010000000000000
000001000000100000100000000000001001000000000010000000
000000000000000000000011101000000000000000100001000000
000000000000000000000100000101001001000010100000000000
000000000001000000000000010111100000000010010000000000
000000000000100000000010111101101101000001010001000000
000010100000000111000011000001000000000000000100000001
000000000000000000100000000000100000000001000000000010
110000000100111000000110001101011100000111000000000000
100000000110010101000010101111010000000010000000000000

.logic_tile 16 17
000010101100100000000000010111100000000000001000000000
000011100000010000000011110000100000000000000000001000
011001100100000000000111100001000000000000001000000000
100010001010000000000011000000100000000000000000000000
010000000001010000000110110101001000001100111100000001
110000000001010000000110000000100000110011000000000000
000000000000000000000010000111001000001100110100000000
000000001010000000000010110000100000110011000000100000
000011000010001000000000001101100000000010000000000000
000010000100000111000000001101101100000011010000000000
000000000000000111010000010011111000000010100000000000
000000000000000000000011100000111111100000010000000001
000001000000000001000110010111111000001100110110000000
000010100000000000100010100000110000110011000000100000
110000000001010000000000010111000001000000000000000000
100000000000000000000010000000001100000000010010000000

.logic_tile 17 17
000010101100100000000011100111111100000010000000000000
000000000001010000000100000101110000001011000001000000
011000000101000000000000001000011110000010100001000000
100001000110100111000000001111001010000110000000000000
010011101010100101100010001000011110000110100000000000
110011000000010001100000000011011110000100000000000000
000000000010001011100000000000000001000000100110000100
000000000000000111000010000000001010000000000000000000
000010100000000111000000000011000001000000000000000000
000000000000000000000000000000001101000000010000000000
000000001000001000000110101000000000000000000100000000
000000000100000101000010001101000000000010000000100100
000001001110000101100000001001001110011000000000000010
000010000001001001100000000001101010011011110000000000
110000000000010101100000000000011010000100000100000000
100000000000000000000010110000000000000000000011000000

.logic_tile 18 17
000000001101000000000010100011000000000000001000000000
000000000000100101000010100000001010000000000000000000
011000001110001000000110000011101000001100111100000000
100000000000000001000000000000101011110011000011000000
110000000000000111100110010111101000001100111100000000
110000001100001101000010000000101011110011000001000000
000000000000010001100000010001101000001100111101000000
000000001100100000000010000000001001110011000000000000
000000000011001001100000000111001001001100111100000000
000000000001011001000000000000101010110011000000000000
000001000000100000000000010001001001001100111100000000
000000000001000000000010010000001011110011000000000000
000000001000000000000010110001101000001100111110000000
000000000001000000000110010000101100110011000000000000
010001000000000000000000010001001000001100111100000000
100010100000000000000011100000101010110011000000000000

.ramb_tile 19 17
000000100000000000000000000000011010000000
000000010000000000000000000000000000000000
011000000000010111100000000000001010000000
100000000000110111100000000000000000000000
110000001000000111000000000000011010000000
110000000110000000000000000000000000000000
000000000001110000000000000000001010000000
000000000000010111000000000000000000000000
000000000001010000000000000000011010000000
000010000010000000000000000111000000000000
000010000010001001100000000000001010000000
000000000100000011100000000111000000000000
000001000101011111100111101000011100000000
000010000000001111000000000011000000000000
010000000000000001100000001000011110000000
010000000000000000100000000001000000000000

.logic_tile 20 17
000010000000000000000000010000001111010000000100000000
000000000000000000000010001101011111010010100000100000
011000000000000000000000000000000000000000000100000000
100000000000000000000000001111001110000000100000000000
110000000011110001100110000111101111010000000100000000
110000101010110000000000000000011100100001010000000000
000000000001000001100110001011100000000001010100000000
000000000000100000000000001111101111000001100000000000
000000101000000101000010100111001101010000100100000000
000001100001010000100110110000111011101000000000000000
000010100000000000000000010000001010000100000100000000
000000001110001101000010000011001111010100100000000000
000000100000000000000111010111000001000000010100000000
000000000000001101000011101001101110000010110000000000
110000100000001101000010100011011010000100000100000000
100000001000000001100110110000101111101000010000000000

.logic_tile 21 17
000000000000001011100010100011111100001101000000000000
000000000100001111010111111101010000000100000000100000
011000000000000000000000001011101100001000000100000000
100000000000000000000010111111100000000000000000000000
000000000110011000000110111001001111101001000100000100
000000000000100111000111111011111001000110000000000000
000000000000000000000000011001000000000001110000000000
000000001110000000000010010011101100000000010001000000
000000000000000101100000000000000000000000100100000000
000000000000000001000000000000001000000000000000000000
000000001010000111100010100001001100000000000010000000
000000000010000000000011100101000000000100000000000100
000000001001010111000000000101011010000000000000000000
000000001110000000000010000000110000001000000001000000
110010000001000011100000000111011110100000000100000000
100000000000100000100011111111001000111000000000000100

.logic_tile 22 17
000000100000000101000010100011100001000000001000000000
000001000000000000000011110000101110000000000000001000
000001000000000000000000000101101000001100111000000000
000000100000100000000000000000101001110011000000000000
000110100000000111100000000111101000001100111010000000
000000000110000111100000000000001010110011000000000000
000000001010100000000111110011001000001100111000000000
000000000000010000000011100000101101110011000000000000
000010100000000000000110000111101001001100111000000000
000000001100000000000111100000101101110011000000000000
000000100000001000000111110111101000001100111000000000
000000000000001111000111000000101010110011000000000000
000000000000010000000000000001001000001100111000000000
000000000000100000000000000000001001110011000010000000
000000000000001101000111010011101001001100111000000000
000000000000001001000110010000001011110011000000000000

.logic_tile 23 17
000000100000000001100000000111100000000001000000000001
000001000000000000000000001011000000000000000001000000
011000000000011101100110100001101111010000100000000000
100000000000000001000011110000111001101000000000000000
000000000000000000000000001001000001000001010100000000
000000000000000000000000000001001010000010010000100000
000000000000010111000010101000011001010000000000000000
000000001000001101000110110001011100010010100000000000
000000100000000111000000011111000001000000010000000000
000011000000000000000010110011101101000001110000000000
000000000100001001000110011101100001000001110100000101
000000000000000011100010001101001010000000100000000000
000000000000000000000110111000011101010100000100000000
000000000000000000000010000101011011010000100000000010
010000000000000001100000000011111110010000000000000000
100000000000000001000000000000101100101001000000000000

.logic_tile 24 17
000010100000000000000110111011111000001101000101000001
000001000000000000000010101101010000000100000011000000
011000000010011001100110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000100000011000000111110000011010000000100000000000
000001000010000001000110001001001111010100100000000000
000000000000001000000010101000011000010000100101000000
000000001010001101000100000011001011010100000001000000
000010100000000000000000000001100001000001110000000000
000000000000000001000000001101001100000000010000000000
000010100000001001000000011000011100010100000110000101
000001000000000111000010000011011001010000100000000000
000010100000100000000110000001111010001001000000000000
000001000000010000000000001111000000000101000000000000
010000000000000000000000000000001101010000000000000000
100000000000000000000000000101001010010110000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001100000000000000000000000110000110000001000
000000000101010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001010010000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000001101010000000000000101100000000010100100000000
000000000000000000000000000000001011000000011001000100
011010000000000111100110001101000001000001110100000001
100000001010000000000100000001001110000000111000000001
000010100000000111000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001000001101010100000100000000
000000001010001101000000000001001001010100101000100001

.logic_tile 2 18
000000000000010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001111000000001000000000000000000100000000
100000000100000111000000000101000000000010000000000000
010000100010000000000000000111000000000000000100000000
010001000000000000000000000000100000000001000001000000
000000000001010000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000101000000000000010000000000000000100100000000
000000000000000000000011000000001111000000000000000001
000010000001010000000000001000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000000000000010000000010010000000000000000000100000000
000000000000000000000011011011000000000010000001000000
000000100000000000000000000000011000000100000101000000
000001000100000000000000000000000000000000000000000000

.logic_tile 3 18
000000000111101101100000011001011011100000000000000000
000000000000001111000011101101011111111000000001000000
011000000001000000000011110001000000000000000100000001
100000000100000000000111000000100000000001000000000100
010000000110000011100111000000011110000100000110000001
110000000000000000000000000000010000000000000000000000
001001000000010000000111100000001100000010000000000000
000000100110000000000010000000010000000000000000100000
000001000000000000000000000111000000000010000000000000
000010000100000000000010000000100000000000000010000000
000010000000000000000000000101000000000000000101000000
000000000000000000000000000000000000000001000000000000
000001000000100000000000000000000000000000100110000000
000000000100010000000010000000001000000000000010000000
110000001100010000000111000001100001000000000001000001
100000000000000000000010000000101001000000010011000010

.logic_tile 4 18
000100000001101000000000000000001100000100000110100000
000010000000111011000000000000010000000000000000000000
011001000000000000000000000000001110000100000100000000
100010000000000000000000000000010000000000000001000000
010010100000100000000111100101000000000010000000000000
110000000000011001000010110111000000000011000000000000
000000000000001011100010000000011110000100000100000100
000000000110001011000000000000000000000000000001000000
000000000100000001000111000011000000000010000000000000
000001000000000000000100000000000000000000000000000000
000000000000010011000000000001011011010100110000000000
000000000000100000000000001101011010011000110000000001
000010100000000011100011000011100000000010000001000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000101100000000000000100000001
000000001010000000100000000000000000000001000010000000

.logic_tile 5 18
000000000100000000000000010101001001001100111000000000
000000001010000000000011100000101011110011000010010000
000000000001001000000111110101101001001100111000100000
000000000000100111000111100000101010110011000000000000
000100001110001000000000000011001001001100111000000100
000000100100000111000011110000001011110011000000000000
000010100000011000000111100101101000001100111000000000
000000000000000101000100000000101010110011000010000000
000000000111011011100000000001101001001100111000100000
000000000000000111000000000000101000110011000000000000
000000100001000000000000000001001001001100111001000000
000001000000100000000000000000101001110011000000000000
000000000000100000000000000001101000001100111000000000
000000000000010000000000000000101100110011000000100000
000110000001010000000000000001101001001100111000000000
000101000000100000000000000000101001110011000001000000

.ramt_tile 6 18
000000001000000000000111000101001000000000
000010100000000000000100000000110000010000
011000100000111000000111010011111010000000
100001000000111011000011100000100000000000
110000000010100000000110010101001000000000
010000101111011111000111011101010000010000
000010000000100111000111001111111010001000
000000000000000000100100001011000000000000
000000001011100000000000011111101000000000
000010000001111001000011001101110000000000
000010000001010001000111001001111010000000
000000000000000000000010001001100000000000
000000000110000000000000000011101000000000
000000100000000001000000000011010000010000
010000000000000111100010010111111010000001
010000000000000000000011100111100000000000

.logic_tile 7 18
000001001000010000000000011011000000000001000100000000
000000100000000000000011111011000000000000000001000000
011000000000000000010000010000011000010000000100000000
100010001110000101000010110000011100000000000001000000
110010100000110000000000000101101100000000000100000000
010001000000100000000000000000000000001000000001000000
000010000000000111100010100001000000000000000100000000
000001000010001011100100000000101100000000010001000000
000000000001010001000000000000001101010000000100000100
000000100000001111000010000000001010000000000000000000
000000001010000000000000000000001100000000000110000000
000000000010000000000011110011000000000100000000000000
000000100001000000000000000111001100000000000100000100
000001000000100001000011100000100000001000000000000000
110000101010001000000000000001111011010000110000000000
100000001100000101000000000111011110110000110000000010

.logic_tile 8 18
000010000001000001000010000000000001000010000000000000
000000000000100001010111010000001101000000000010000000
011000000000001011100110100000001100010110000000000000
100000001010001111000111000000001010000000000010000000
010000001000000000000111100000011110010000000100000000
110000000000001101000110010000011111000000000000000001
000000000000000000000000000001011001100000000000000010
000000001010000000000010001101101110110000010000000000
000011101001110011000000000001101100000010000000000000
000001000010100001100000000000001000000000000000000000
000001100000101000000000000000001110000000000100000000
000111100000010111000010001001010000000100000000000100
000000001111000000000111001001011011101011010000000000
000000000000100000000100001001011100000010000000000000
110000000100001000000000001000001110000000000101000000
100000100011010011000011111001010000000100000000000001

.logic_tile 9 18
000000000000001000000000000111101001001100111100000010
000000001100000011000011100000001011110011000000010000
011000000000000000000000000001001001001100111100000000
100000000000000000000011110000001100110011000000000100
110000001000000000000010000101101000001100111100000000
010010100000000000000000000000001011110011000000000001
000000000000011000000110010011101001001100111100000000
000000000010000111000110100000101011110011000000000001
000100000000010000000000000011101000001100111100000100
000000000010000000000010010000101110110011000000000000
000000100000000101100110110111001001001100111100000000
000001000000000000000010100000101101110011000010000001
000000000000000101100111000011101000001100111100000000
000000000000000000000000000000101001110011000000100000
000010000000011000000000000001101001001100111100000100
000000000110000101000000000000101101110011000000000000

.logic_tile 10 18
000000001000010000000000010000001100000100000100000000
000010101010000000000011110000010000000000000000000100
011010000000001011100000000111111000001101000000000000
100000001110010111000000000111100000001000000000000000
110001001000000000000000000000011100000100000100000010
010010101111010000000011010000000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000100000000000001100000000000000100000
000001000000000001000110111111011000001101000000000000
000000100100100001000111010111000000000100000000000000
000000000001000101100000000111000000000001110000000000
000000000000000000100000000111001100000000010000000000
000000001101010011000000000000001110010000000000000000
000000000000000001100000001001001100010010100000000000
000010000000100111000010000000011010000000100000000000
000001000000010000000000000000001011000000000000000000

.logic_tile 11 18
000000000000001000000000001111001100101001110000000000
000000000000000011000010010001101011111101110000000000
011000000000100001100000001000011010000000000010000000
100001000100010111000011101011000000000100000010000001
110000001110000111000111100011101011000000100000000000
010000000000000111000100000000001110101000010001000000
000000000000000001000111111000000001000000000100000001
000000100000000000000110001101001000000010000000000000
000000000000000111000000011011001110111101110000000000
000000001110010111000011111111011100111100100000000001
000000101000000101100010001001011000010000110000000000
000001001010000000100100000111111111000000100000000000
000000000001010001000000010111001100101001110000000000
000000000000100000000010010001101010111101110000000000
000001101000100001000011000111011010101101010000000000
000011000000011001000000001111011100111110110000000000

.logic_tile 12 18
000100000000001000000000001000000000000000100100000000
000000000000000101000000001111001000000000000000000000
011100000000001001100000011000011010000100000100000000
100100000000000001000011010001010000000000000010000000
010000001100000111100011100000001110000100100010000000
110010100000000000100111100000011010000000000000000000
000001000001000000000110101011011101010000100000000000
000000101000110000000000001111001101100000100000000000
000000000000010000000110001101011101111101010000000000
000010100001111111000011101001111110111110010000000000
000000000000000001000010001011101110011100000000000000
000001000000000111000110000111111110000100000000000000
000001000000100000000011110000001101000000100100000010
000110100000001011000110100000011000000000000000000000
000000000000000111000110011011001111010100000000000000
000110100000000111000011010011111110011000000000000000

.logic_tile 13 18
000110000000000000000111110101100000000000000000000000
000000000000000000000110001001000000000011000000000000
011000000110101000000000000001101000000100000000000000
100000001011001011000000000000010000000001000000000000
110001000000100111000000001011101100111100010000000001
100010100001000000000010000111101100111100000000000100
000000100001011001000000000101101000000100000000000000
000000000000001111000000000000010000000001000000000000
000001000000001001100000000000000000000000000100000000
000010001000001001100000000101000000000010000000000010
000001001100010000000110100000001000000100100000000000
000100000000100000000100000000011001000000000000000000
000001001100000000000000000011101101011100000000000000
000010100000000000000000000011101110011100010000000010
001000100000000011100000000000001000000100000000000000
000000000000000000100000001101010000000010000000000000

.logic_tile 14 18
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000011
011000000000001111100000000000001010000100000100000000
100000000000001111000000000000000000000000000000000010
110000000000000111000000011000001010001100110000000000
110100000000010000100010100111010000110011000000000000
000010000000000000000111000000001100000100000000000000
000000000000000000000100001101000000000010000000000000
000000000001001000000000000101000001000000100000000100
000100001110100011000000000000101011000001000000000000
000010000000100000000000001000000000000000100000000000
000000000001010000000000000111001011000010000000000000
000000000001010000000111001101000000000000000000000100
000000001110100000000000001111100000000011000000000000
110010100000001001100010000000011000000100100000000000
100010100000001101000000000000001011000000000000000000

.logic_tile 15 18
000100000000000000000010010111011011000010100000000000
000100000000000111000111100000011100100000010001000000
011010000000011011100000010001100000000010110000000000
100000000000100011100011110111001010000000100010000000
110000000000000000000000011000001101000000100110000000
010000000000000101000010100111001101010100100010000000
000000000000000000000000010000011000000010100100000001
000010000110000000000011000011011011010000100000000001
000000000000000001000110100111001100001110000000000000
000000000000000000100011100001010000001000000001000000
000011101000000101100000000001000001000011010000000010
000010000010001111000011100111101111000001000000000000
000000000000010000000010101011111000001011000000000100
000000000000001001000100001111000000000001000000000000
000000000010100101000010010111000000000001010100000001
000001000000010000100111011001101100000010010000000010

.logic_tile 16 18
000000001100111000000011110011011010000000000010000000
000000000000010111000111100000000000001000000000000000
011000001010001000000011100000011010000100000100000000
100000000000000111000100000000000000000000000000100000
110000101010000111000000000101101110000000000010000000
010001001110000000000000000000000000001000000000000000
000000000000000111100000000001000001000010100000000000
000000001000101001100000001001101111000010010000000000
000010100101011101000000000000000000000000000110000000
000000000110101111100010000111000000000010000000000000
000000000000000000000000001001101010000111000000000000
000000000000000000000000001111000000000010000000000000
000000000000100111000000000000011001000010000010000011
000000000001001101100000000000011110000000000000000011
110010000000000111000000011001001100000101110010000000
100000000000000000100010001001001110011100010000000000

.logic_tile 17 18
000010100000101111100000001111101110011000110000000010
000011001011010111000010000101001000001101100000000000
011000000000010000000000010000011001010110000000000000
100010100000000000000010100001011101000010000001000000
010000000000001000000011101000000000000000000100100000
110010000001000111000010001101000000000010000000000000
000010000110010001000011100001000000000000100000100000
000000000000001111100100000000101111000001010001100011
000001000000100001000000001101001010011101000000000100
000010000100011111100000000101011100010001110000000000
000000001110001000000110101000000000000000000100000000
000000000000000011000000000101000000000010000010000000
000100000000000000000000010000011111010000000000000000
000100000000001001000011010000011100000000000000000000
110000000000011000000000000000011100010000000000000000
100000000000001111000010000000001100000000000000000000

.logic_tile 18 18
000010000000100001100110000001001001001100111100000000
000001001001011101000000000000001100110011000010010000
011000100011011011100110110011001000001100111100000000
100001000000000001100010100000001011110011000001000000
010000001110010000000110110001001001001100111100000000
110000001010000000000010000000101001110011000001000000
000000000000000000000000000001101001001100111100000000
000001001000000000000000000000001001110011000000000000
000000000110001000000010000011101000001100111110000000
000000000000001111000010110000001101110011000000000000
000000000000001001100000010011101000001100111100000000
000001000000001111000010000000101101110011000010000000
000000000000010000000000000111101001001100111100000000
000000000000000000000000000000001111110011000000000000
010000000000001000000110000001001001001100111100000000
100000000001001001000000000000001000110011000000000000

.ramt_tile 19 18
000000000000001000000111000011001000000000
000000000110001011000011100000110000000000
011001000000001000000111100001001010000000
100010000000000011000000000000110000000000
110000000001000000000111000011001000000000
010000000000000000000000000000010000000000
000001000000000011100011100101101010000000
000010000110000000100000000000010000000000
000010000000100001000111001111101000000000
000000000100001001000111101011110000000000
000000000010100000000000010011001010000000
000000000000000000000011111111010000000000
000000000000000000000000001001101000000000
000000001110000000000011111101110000000000
010000000000001000000000001001001010000000
010000000000000111000010000111010000000000

.logic_tile 20 18
000000000000011000000000001000001111010010100000000000
000000000000000001000000001011011111000010000000000000
011000000000001000000000000001001011000010000000000000
100001001010001111000000000000011101100001010000100000
110000000000000000000111001111100001000011100000000000
110000000000000000000010001111001110000010000001000000
000001000000000000000110011000011011000110000000000000
000010000000010000000010111011011011010100000000000001
000101000110001000010000000101000000000000000100000010
000000100110011011000011110000100000000001000000000000
000000000000000000000111000000001100000100000100000001
000000000001010000000110100000010000000000000000000010
000000001010000000000011110000000000000000100100000001
000000000000011111000011100000001100000000000000100000
110000000000000001000011100111111000000111000000000000
100000000000000111000100000111100000000001000000000000

.logic_tile 21 18
000111000000001000000011100011100001001100110000000000
000001000000001111000111010000101001110011000000000000
011000000001011111100111100111111001101001010000000000
100000000000001111100110101111001011111001010000100000
000010000000000011100000001001001101101000010101000000
000011001110000001000000001101101010111000100001000000
000010101000000001000011111001011010011000100000000000
000000001110100101100011001101011010000100000000000000
000000000000010011000011100011000000000010110110000000
000000000000000000000100001001101010000000100000000000
000010000010000000000010000000000000000000000100000000
000000000000000000000100000101000000000010000000100000
000010000000000000000111110101111001011111100000000000
000000000000000000000011101111101010101011110000000000
000000000001000111000000001000000001000000000000000010
000000100000000000100000000101001001000010000000000000

.logic_tile 22 18
000000000000000000000000010101001000001100111000000000
000000000000000000000010010000001001110011000000010000
000000000000001001100000000101001001001100111000000000
000000000000101111100000000000001011110011000000000000
000000001000001011100000000001101001001100111000000000
000000000000000111100010000000001101110011000000000000
000000000000000000000000010011001000001100111010000000
000000001010000000000010010000101011110011000000000000
000000000000100000000010010111101001001100111000000000
000000000001010000000111010000001111110011000000000000
000000000000000000000000000111001001001100111010000000
000000000110000000010011110000101111110011000000000000
000000000000000011100111000011001000001100111000000000
000000000000000001100100000000101110110011000010000000
000000000000100000000011100001101000001100111000000000
000000000001011111000110110000001110110011000000000000

.logic_tile 23 18
000000000000000011100000001001011100001100110000000000
000000000000000101000000000111000000110011000000000000
011000000000000101000000000001001011000000000000000010
100000000000000000000010100000011011100000000001000000
110000000000001101100010000000011010000100000100100100
010000000000000101000010100000000000000000000000000000
000001000001010111000000010111100000000000000100000100
000000000000110111000011000000100000000001000000000000
000000000000011000000000000001101110010000000000000000
000000000000101011000010000000011100101001000000000000
000000000000001001100000000101100000000010000000000000
000000000110001011000000000000000000000000000000000000
000000000000000000000000001111100000000001110000000000
000000000000000000000010011001001010000000100000000000
110001000010001011100011100011100000000000010000000000
100000000000011011100100000101001011000010110000000000

.logic_tile 24 18
000000000000010000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
011001000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000010101100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
001000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000010
110000000000010000000000011011100001000001010000000000
100010000000001111000011001111001100000001100000000000

.dsp3_tile 25 18
000010000000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000011000000000000000000000000110000110000001000
000000000010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000011000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000001000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100001110100000000000000000000000000000000000000000
010000000101000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000010
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000001010001000000000000011000000000000000100000000
000000001010000111000000000000100000000001000010100000
011010000000000000000000000000000001000000100100000000
100000000000000000000000000000001111000000000011100001
110000000001100000000111100000000000000000100100000101
110000000000100000000000000000001000000000000000000001
000010000000000000000000000000000001000000100100000000
000001001100010000000000000000001101000000000001000010
000000000010100101100010100111100000000000000100000001
000000000000000000000000000000000000000001000000000010
000010000000000000000110100000000000000000100100000000
000000000100000000000000000000001100000000000000100100
000101000000000000000111000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000001010000000000010101000000000000000100000100
000000000000000101000010100000100000000001000000000000

.logic_tile 3 19
000100100001100000000000000000000001000010000000000000
000000000000100000000000000000001010000000000010000000
011000000000000000000000000111100000000000000100000000
100000000011010000000000000000000000000001000000000000
010010101010100000000000000000001110000100000100000001
100000100101011001000000000000010000000000000000000000
000010100000010001000000000011100000000000000110000000
000001000000000000000000000000100000000001000000000000
000000000000100000000000000000000000000000100110000000
000000000000000000000000000000001111000000000000000000
000000000000100000000010001000000000000000000100000000
000000000000000000000110001011000000000010000000000000
000000000000000000000010000111100000000000000100000000
000000000100000000000011110000000000000001000000000000
000000000000000011100000000000000000000000000100000000
000000000000000011000000000101000000000010000000000000

.logic_tile 4 19
000000000000100101000000001000011111010100000000000100
000000000001001111100000000101011110000100000000000000
011000000000000101000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000010
110001000000000000000110001101101100000001000000000000
110000000100000000000000000111010000001001000000000010
000001001010001011100110000011101100011100000000000010
000000100000000001100000000111111100011101010001000000
000001000000000111000011101001011101000110100000000000
000000000000000000000010001111001100001111110000000000
000000000000101001100011100000000001000000100100000000
000000000001010011000010010000001000000000000000000000
000000101100001011100111101011111110010111100000000000
000001000000000001000100001101101000001011100000000000
110000100001011001000011110000001010000100000100000000
000000000110100011100010000000010000000000000000000000

.logic_tile 5 19
000010000110000001100000000111001000001100111000000000
000010000000000000100000000000001010110011000000110000
011000000000001001100000010101001001001100111000000001
100000000001001001000011110000001000110011000000000000
110001001000000001000000000011101000001100111010000000
010010101011010000000000000000101010110011000000000000
000000000001001111000000001101001000001100110000100000
000000001110100001000000000011000000110011000000000000
000101000010000011100111110101100001000000100100000000
000000000000010000000010010000001010000000000000100000
000000000001000111000110000000000000000010000000000000
000000000000000000100000001011000000000000000000000000
000000000000000001000000000001001101110011000000000000
000000000000001111000000000111001000000000000000000000
110000000000010000000000000001100000000010000000000000
100000000010100000000000000000100000000000000000000000

.ramb_tile 6 19
000010000000001000000000001000000000000000
000001010000001111000010000111000000000000
011000000000000000000000011011000000000000
100000001000100000000011010011100000100000
010000000000000000000010001000000000000000
110001000001000000000100001111000000000000
000001001000000011100000000001100000000000
000010000000000000000000001011100000010000
000000000001000000000010111000000000000000
000000001010100000000011010011000000000000
000010000001011001000000001001000000100000
000000001010100111100000000111000000000000
000000000110110111100000000000000000000000
000000100100000001100000001001000000000000
010010000000000001000010100111000001000000
110000000000001111100010100111001111000010

.logic_tile 7 19
000100000000000111000010000000011110000100000100000000
000010100001001101000100000000000000000000000000000001
011000101111011111100111001101101111101000000000000000
100001000100000001100000001011101000100100000000000000
110010000000000101000010100101001010000010000000000000
110001001110000101000010100101101011000000000000000000
000000000001000101000111000111111100100010000000000000
000000001100100101000110101001011000001000100000000001
000000000000000000000000010101111011000010000000000000
000000000000000001000010000001011010000000000000000000
000000000000010001000111101011101101100000000000000000
000000100000000111100110010001001100110000010000000000
000000000000100001010010000001111001101000010000000000
000000000010011111000000000111101111000000100000000000
000100000110100001100010000011011000000000000000000000
000110100000001111100000000000101110100000000000100000

.logic_tile 8 19
000010101100101000000010100101100000000001000110000000
000001000001000001000110010001000000000011000010100000
011000000000000111000111101011101110100001010000000001
100010100000001101000000000011101110010000000000000000
000110100000000000000111001011101010001011000000000000
000001000000000001000100000001100000000010000000000000
000000001110001011100000001111001001000100000000000000
000000000001000011100010111111111001101100000000000001
000001000000000111000000001101111100001010000000000000
000010001000000001000000001111110000001001000000000000
000010101010000011100010110101100000000000000000000000
000000001001000000100011100000001100000000010000100000
000001001010000111000111000011111000100000010000000100
000010000000000001100100000111001100101000000000000000
110000000000000001000110111101000000000010110000000000
110000000000010000100111001011101001000000100000000000

.logic_tile 9 19
000100000101000000000010010001001001001100111100000000
000000000000100011000011100000101011110011000010010000
011000000000110001000110000101101001001100111100000000
100000000001110000100100000000101000110011000001000001
110000000110000000000000000001101000001100111100000010
110010100000000000000000000000101001110011000000000100
000010100001010000000110000101101001001100111110000000
000001001010101001000100000000101111110011000000000000
000010100100011000000000000001101000001100111100000001
000000100000100111000000000000101000110011000000000000
000010100000001000000000000011101001001100111100000000
000000000000000011000000000000001001110011000000100100
000100000001000000000010000001101000001100111110000000
000100000000100000000000000000101100110011000000000000
000000000010000000000000011000001001001100110100000010
000000000000000000000010101001001010110011000010000000

.logic_tile 10 19
000000001100000011100000010101100000000000000010000000
000000000000000000000011110000101111000001000000000000
011000001010001011100111000001011110000110100000000000
100000000000001011100111000111111111001111110010000000
000010101100011000000010000111111001111101000000000000
000000000000100111000011001101111110111100000001100000
000001000011000001000000001000001100010010100110100010
000010000000101001000011101011011100010000000000000000
000000000000001111000000011101111000111001110000000100
000010101010001001100011100001001100111110100000000000
000000000001110101100011000001111110000100000000000010
000000000000010000000100000000111010101000010000000000
000010000000000000000010101001011100001101000000000000
000000100001000001000110000101000000001000000000000000
000000000001000001000011000000000000000000000100000000
000000000100100000000011101101000000000010000000000010

.logic_tile 11 19
000100000000110000000000000000011010000100000100000000
000000100000010000000011110000010000000000000000000100
011000000000000011100000011000001010010100000000000000
100000001110000000000011100001011011010000100001000000
010000000000000000000110001001101100001000000001000000
000000001110000000000010001001000000001110000000000000
000000000000000000000111110000000000000000100100000011
000000000000000000000111110000001110000000000000000000
000010000000010001000011100000000001000000100100000010
000000000000000111000100000000001011000000000010000000
000000001000100000000000000001000000000000000100000010
000000100000010000000000000000100000000001000001000000
000000000000010000000011000000001101010100000000000000
000000000000000001000100000011011111010000100000000000
000000000000001000000011001011001110001000000000000000
000000000000001111000100000111010000001110000000000100

.logic_tile 12 19
000100000000000000000011110011101111000000100010000000
000000000001000101000010010000101000101000010000000000
011000000001011000000010000011111011101110000011000000
100001000000100101000100000011001100101101010000000001
110010000000000011100000000000000000000000100100000000
110001000000000000000011110000001000000000000010000000
000000001000000001000111000111101010000001000010000000
000000000001010000100100001001001011000000000000000000
000100000000000101100000001000011000010000100000000000
000001000000000000000011111101011101000000100000000010
000000000000111011100110100001001110000100000000000100
000001000010010111100100000000100000000001000000000000
000000000000000111000010000000001110000100000000000100
000000000000000001100111001001010000000010000000000000
000000000000000001000000000011100001000000000000000100
000000000000000000000000000000001100000000010010000100

.logic_tile 13 19
000010100000010001000000000000001010000100100000000000
000111100000000000100011100000011111000000000000000000
011000000000000000000111000101000000000000000100000100
100001000001000000000100000000000000000001000000000000
110010000010000101100000000111101010000100000000000000
010001000000000000000010100000010000000001000000000000
000000000000010000000000001000000000000000100000000000
000000000000000000000000001011001011000010000000000000
000000100000100001000010010001101010000100000000000000
000001001001000000000011110000110000000001000000000001
000000000000000000000110110000000000000000100000000000
000001000000000000000111011101001101000010000000000000
000001001100000000000110111111001100111001010000000000
000000000000100000000111001011101001111111010010000000
111001000000000000000000000000000000000000100000000000
100010000010001001000000000001001011000010000000000000

.logic_tile 14 19
000000000000000000000010100001100000000000001000000000
000000000100000000000000000000001101000000000000000000
000001000001000101000000000000001000001100111000000000
000000100000000000000000000000001110110011000000000010
000001001001010000000000000011101000001100111000000000
000010100000000000000000000000100000110011000000000000
000010000000100000000010100111001000001100111000000000
000010000001000000000000000000000000110011000000000000
000000000000000000000110010000001001001100111000000001
000000100000000000000110010000001110110011000000000000
000000000101110000000110000000001000001100111000000000
000000001010010000000100000000001001110011000000000000
000000000010001001100000000011001000001100111000000000
000000000000001001100000000000100000110011000000000010
000000001111000001100000000101101000001100111000000000
000000000000100000100000000000100000110011000000000010

.logic_tile 15 19
000000000001001111100010000111101101010100000100000000
000000000000100001000111100000011000100000010000000000
011000000000001001000000010001000001000001010100000000
100000000000001011100010010011001110000001100000000000
010000000000000001100000010101011110001001000100000001
010000101010000000000010100111100000001010000000000000
000100000001000011000000011101000000000000010110000000
000000000010000000000011100111001111000001110000100000
000000000001011101000010010111111101000000010000000000
000001000000000101100011001011111101000110100000000000
000000000000000000000010010000011000000110100000000000
000110000000100000000111000001011001000100000000000000
000000100000000111000000001001111010001011000000000010
000001000000000000100010110111010000000010000000000000
000010100000000001100000010011011011000010000000000000
000000001100000001000011010000001000100001010001000000

.logic_tile 16 19
000000000010001111100111100101100001000010100000000000
000000000000001111000000000001001001000010010000000000
011000000000001000000000000011001010001101100000000000
100000000000000101000010101001101010100100110000000010
110000001110000101100000000111100000000000000100000000
110000000010001001000000000000100000000001000000000010
000000100000101111000000000000011011000110000000000010
000001000010010111100000001111001100010100000000000000
000000000001011111100000000111000000000000000010000000
000000000000001101000011100000001110000000010000000000
000001000000000001000000000111011110000000000000000000
000000100000010000000000000000000000001000000010000000
000010000000000001000011110111001100001110000000000000
000010100000001101000011010011100000001000000000000001
000101000000000101000000000001100000000000000100000000
000010001000000000100011110001000000000010000000000010

.logic_tile 17 19
000000000110000111000000001011111110000110000010000000
000000100000000000000011001101010000001010000000000000
011000000010000000000000011000011001000010100000000000
100000000001000000000010011111011011000110000000100000
110000000000001111000110000000011010010000000000000000
010000001100001011000100000000001010000000000000000000
000000000000001000000010010101011101000110100000000000
000000000000000111000011100000101111000000010000000000
000001000000001000000110100001000001000000000000000000
000010101010000011000111110000001101000000010000000000
000000101000000101100011101000001001000110000000000000
000111000000100001000110001111011110000010100000000000
000010000100000000000000000011001011000101000000000000
000001000000000000000000000011101111111010110000000001
110000000000001000000010011000000000000000000110000000
100000000001010101000110011011000000000010000000100000

.logic_tile 18 19
000010001111000001100000010001001001001100111100000000
000001000010101001000010000000001000110011000000010100
011000000000001000000110000001001000001100111100000000
100000000000000101000000000000101111110011000010000000
110000001000000000000110000111101000001100111100000000
110000000010001101000000000000101011110011000001000000
000000000000101000000000000001001001001100111100000000
000000000001010001000000000000001010110011000000000001
000010100000000001000000010111101001001100111100000000
000000000000000011100011010000001110110011000000000000
000000100000000000000000010011101000001100111100000000
000101000000000000000010000000101100110011000000000000
000000000000010000000110010001101000001100111100000000
000000001100100000000111100000101101110011000001000000
010001000000000001100000010011001000001100111100000000
100010000000001101000011000000001010110011000001000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000010000000000000000000000000000
000000000100000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000010000000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 20 19
000000000000000111100000010000000001000000100100100000
000100000000000000000011110000001001000000000001100000
011010100000001000000111111001111101101010000000100000
100000000001010001000011101101001101100110000000000000
010000000000000111100111101000011111000010000000100000
110000000000000000100100001011001111010010100000000000
000000000000000111100000010111001000001001000000000000
000000101000000000100011110111010000000101000000100000
000010000000001000000111100011111001000110000000000000
000000000000000011000111110101111010111101010000000000
000000000001001000000010010111000000000010000000000100
000010100000100101000110001011101111000011100000000000
000000000000001111000010010000001100000110100000000000
000000000000001011100011011011011100000100000000000000
110000000000101011100111100111100000000010100010000000
100000001010010111100100000001001101000010010000000000

.logic_tile 21 19
000010000000000101000110011001100001000001010000000000
000001000000000001100010000011001111000001100000000000
011000000000101001100111001001000000000000010100000000
100000000000000111000100000011101000000001110000000101
000001000000010000000000001011001010001000000000000000
000000100110000101000011111111000000001101000000000000
000001000000001001100111101001000001000000010000000000
000000100000001001000000000101001001000010110000000000
000000000000001001100011101011101101100001010000000000
000000000000100001000000001101111101111010100000000000
000000001100001011100011111011000000000000010100100001
000001000000000111100010110011001011000001110000000000
000010100000000000000000001011101000001000000100000000
000000000110000000000000000001010000001110000001100000
010010100000001000000011101001011010001000000000000000
100000001010000101000100000111000000001110000001000000

.logic_tile 22 19
000110100000001001000000000101101000001100111000000000
000000001000001011100000000000001111110011000000010000
000000000000000011100000000101001000001100111000000000
000000000000001111110010010000101000110011000000000001
000000000111000000010111000001101001001100111000000000
000000000000100001000000000000001100110011000000000000
000000000000000101100000010011101000001100111000000000
000000000000001001000011100000101010110011000000000000
000000000000000000000011100111101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000001111000010010000001011110011000000000000
000000100000000000000010000111001001001100111000000000
000001100010000000000010010000101001110011000000000100
000000100000000000000000010001001000001100111000000000
000000001010000000000011000000001101110011000000000001

.logic_tile 23 19
000000000100000000000000001000000000000000000110000000
000000000000000000000010001101000000000010000000000010
011000000010101101100000001111001010001000000000000000
100000000001001111000000000001000000001110000000000001
010000000000100111100110101000001101010000000000000000
010000001010000101100011100001011010010110000001000000
000010000010100111000111000000001100000100000100000100
000010001011010000100100000000000000000000000000000001
000000000000000000000010110101000000000001110000000000
000000000100000001000010010111101101000000010000000000
000000001110000000000000001101001110001001000010000000
000000000000000000000000001111100000000101000000000000
000000000000001011100000010111000000000000000100000000
000000000000000011000011000000100000000001000010100000
110000000000000000000000010111000000000001110000000000
100000000110000000000011010111001010000000100000000000

.logic_tile 24 19
000000000000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
011000000000001101010000000001011100010000100000000000
100000000000010111100000000000001011101000000000000000
000000000000000101000000001111000000000001110000000000
000000001010000000100010110011001001000000100000000000
000001001110000000000000001000011001000000100000000000
000000100000000000000000000111001000010100100000000000
000000000000000111100000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000001000000000000000000000011000000000010000100000010
000000000000010001000000000000000000000000000000000000
000000000000001001000000000000001110010000000000000000
000000000000001011100000000111001010010010100000000000
110001000010000000000000000011000000000000010000000000
100000100000000001000000000111101100000001110000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000100000000000011010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000100000000000000000000101011000000000000000100
000000000000000000000110001000000000000000000100000000
000000000010000000000000001001000000000010000000000010
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111100000001100000100000100000000
000001000100000000000100000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000100000100000000000011101001110000110000000000100
000001000001011011000011100111110000000101000000000000
011000000000011000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000001000000001000011100000000000000000000000000000
010000000000000000100011100000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000001000000000000000000000101000000000000000111000000
000000000100000000000000000000000000000001000000000000
000000000000000000000000001000001110000110100000000010
000000000000010000000010000001011011000100000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000100001101000001000111100001001111010111100000100000
000100000000000000100000001101001001000111010000000000
011000000000000001000000010000000000000000100100000001
100000000000000111100011000000001001000000000000000000
010001000000000111000111110000000000000000000100000000
100010100000000000000111110111000000000010000000000010
000000000000001111000000001000000000000000000100000000
000000000110001111000000000101000000000010000000000000
000000000000100000000000000101000000000000000100000000
000000000001000000000000000000100000000001000000000000
000000000001000111000000000001100000000000000100000000
000000000000100000100000000000000000000001000000000010
000000001110011111100000000001111101100001010000000000
000000000000001011100010000101001010100000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000010100000

.logic_tile 4 20
000010001000000000000110011001100000001100110001000000
000000000000001001000011011101000000110011000000000000
011000000000010111000000010000001110000100000100000000
100000000000101111100010000000000000000000000000000000
110000100000001000000000011101001110101011010000000000
110000000000000111000011000111111000001011100001000000
000010101010000111000111101111101100111111000000000000
000000000100000000000110001111111011010110000000000000
000000001010000001000000000111111100110011110000000000
000001000000000000100011101001001000100001010000000000
000000000000001111100000010000011100000100000100000000
000000000000000111100011100000010000000000000000000000
000101000000000011000111001101001101100010100000000000
000100000000000000100011100001001010010100010000000000
000000000000100111100011101001111100100000000000000000
000000000001011001100110001101101001000000000000000010

.logic_tile 5 20
000000000000000111000010100011000000000010000001000000
000001000010000000100111110000100000000000000000000000
011000000000100000000000001101011110110011110000000000
100000000001010000000010101111101111100001010000000000
000101100000000111000111011011101010111111000000000000
000111001000000001000110001011001101010110000000000000
000001000001000101000010110001101110100000000000000000
000000100111100101100110111101111100000000000000000000
000100000100000001100110100000000000000010000010000000
000010000000000001000111110011000000000000000000000000
000000000000100111000000000101111011000010000000000100
000011100001000000100010001001101010000000000000000000
000001000000010000000011001111111010111000000100000001
000000100010000000000011111111011010010000000000000000
110000000000000111100011100001000000000001000100000000
100000000000001111000110000001100000000000000010000000

.ramt_tile 6 20
000000000000000000000000011000000000000000
000010111010001111000011101111000000000000
011001000000001000000000001101000000001000
100100011000001111000000000011100000000000
110000000010000000000111001000000000000000
110000000100000000000111100001000000000000
000000000000010111000111001101100000001000
000000000001000000000100001011000000000000
000001000000101000000111000000000000000000
000010000000000011000000000011000000000000
000000001000001111100111000001000000000000
000000001110000111100100001011000000000010
000010101010000000000011101000000000000000
000011000111000000000000001101000000000000
110101001010000000000011111001000000000000
010100100000000000000111101111101011000010

.logic_tile 7 20
000000000000000101010000000101101110000000000100000000
000000000000011101000010110000000000001000000001000000
011000000000100101000011010111001100101000010000000000
100000001011011101000011110101011101000100000000000000
110001000001000011000011001011101011100000000000000000
110010000000111001000000000111101001111000000000000000
000000101011111101000011100101001001101011010000100001
000001000001011101100100000011111100100111010000100001
000000000000000001100111100111011000000000000110000000
000000000000000000000010010000010000001000000001000010
000000001010000001000111001101011000111011110000000100
000000001110000001000000000011001000100001010000000100
000100000001000101100110111011101110111111010000000110
000010000000000011100110000011011000010110000000100001
110000000000100111000000001101111011111011110000000000
100000100001000000100000000011101000100001010000000100

.logic_tile 8 20
000000000000000000000000000101100000000000001000000000
000001000000000000000010100000000000000000000000001000
011000000000100000000010100111000000000000001000000000
100000001110000000000000000000001111000000000000000000
110010100000000000000000000011101000001100111100000000
110001000110000000000000000000001110110011000000000000
000000001110000000000000000111001001001100111100000000
000000001110000101000000000000001001110011000000000000
000000100000000001000000010000001000001100110100000000
000001001110000000000010101001001110110011000000000000
000001000000100101100000000011000001000010000100000000
000010101111010111000010100000101010000000010000000000
000000000000010011100011110101100000001100110100000000
000000100001010000000010100111000000110011000000000000
000010101100000000000000011011111100000000000000000010
000001000000000000000010011111101100001001010000000000

.logic_tile 9 20
000000000001000000000011101001011110001000000010000000
000000000000101111000111101001100000001110000000000000
011000001000001001100111000001100001000010110000000000
100000001011001011000011111011001100000011110000100000
010100000000100001000111110111101011000010100000000000
010010100010001001000110100000101010100000010000000000
000000001100100101100000000011011111000010000000000000
000001000001011111000000001111111000000000000000000000
000100000000010000000111010001111010111001110000000000
000000100000000000000010000001101010110101110000000100
000000000000000001100010000011111110001011000000000000
000000000000000000100011111101100000000010000000000000
000000000000000000000110010101111100111101010000000100
000000000000000000000010010101011011110110110000000000
110000100110100101100110000111000000000000100110000001
000001001011001111100111110000101101000000000000100000

.logic_tile 10 20
000000000000001000000000000111100000000000001000000000
000000000000001111000011100000001001000000000000000000
000010001000000000000000010001001000001100111000000000
000001000000010000000010110000000000110011000001000000
000000000001000000000000000000001000001100111000000000
000001001001010000000000000000001100110011000001000000
000000000000100000000000000011101000001100111001000000
000000000110010000000000000000000000110011000000000000
000000100110101000000000000111001000001100111000100000
000000100001011111000000000000100000110011000000000000
001000001100001000000111100001101000001100111000000000
000000000000001111000000000000100000110011000001000000
000000000000100000000000000111101000001100111000000000
000000001000010000000010010000100000110011000000000100
000010100000000000000000000000001001001100111000000000
000000000000000001000010000000001101110011000000000100

.logic_tile 11 20
000000000000000000000111110101100000000000001000000000
000000000000000000000111110000101001000000000000000000
000010000000000011100111000111101001001100111000000000
000000000000000000100110100000001000110011000000000100
000000001100000011100000000111001001001100111000000000
000000000000000000100000000000001101110011000001000000
000000101110000000000011110001101001001100111000000000
000001000000000000000011110000101101110011000001000000
000001100000100000000111010001101001001100111000000000
000010000001010000000111000000101100110011000000000001
000000000000101000000011110101001000001100111000000000
000000000000001111000010110000001101110011000001000000
000000000010001000000000000001001000001100111000000000
000000000000001111000000000000101101110011000000100000
000010000000100101100000000101101001001100111000000000
000001000000011001000000000000101110110011000000100000

.logic_tile 12 20
000000001110100000000011100000011110000100000100000000
000001000000010000000100000000000000000000000000000100
011001000000000000000110100111100000000000000100000100
100010000000000000000100000000100000000001000000100000
010000000001001111100000001101101010010000110010000000
100010001010101011100000000101001010100110110000000100
000010100000000011100000000000000000000000100100000000
000001001010000101100000000000001100000000000000100100
000000000000000111100000000000001110000100000110000000
000000000000000000000000000000000000000000000000000001
000000000000000111000000010011101110001101000000000000
000000101100000000100011101001110000000100000000000000
000010000000000000000010000011100000000000000110000000
000001000000000111000100000000000000000001000000000000
000010000000001000000011100000000001000000100100000100
000001000000000011000000000000001001000000000000100000

.logic_tile 13 20
000000000000000111100000001000000000000000100000000000
000000000000001001000000000001001110000010000000000000
011001000101111000000111010001100000000010110010000000
100000001100011011000011010011101000000000010000000000
110010000000001111100000000101011100000010100010100001
010100000000000011100010110001111111000000010011100011
000000001100000000000011100011100001000000100001000000
000000000000000000000100000000101001000000000000000000
000000000001000011100000010000000001000000100000000000
000000001011100000100011100101001000000010000000000000
000000000110000000000011100101111000000010000000000000
000000000000000001000110000000111010101001000000000001
000000100001000001000110001000000000000000000100100000
000001000100100000000110000011000000000010000000000010
000000000000100000000000000001100000000000100000000000
000000000001010000000000000000001111000001000000000000

.logic_tile 14 20
000000000000010000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000010010
000010000000000000000111000000001001001100111000000000
000001000001010000000000000000001101110011000000000000
000000001010000000000000000011101000001100111000000000
000000000100000000000000000000000000110011000000000000
000001000000000000000000000011001000001100111000000000
000000100000000000000000000000000000110011000000000000
000010100000000000000110010000001000001100111000000000
000000000000000001000110010000001111110011000000000000
000000000000000001100110000000001000001100111000000000
000100000000000000100100000000001110110011000000000000
000000000001101000000110100001101000001100111000000000
000000001011111001000100000000100000110011000000000010
000001000011000000000000000000001000001100111000000000
000000100000100000000000000000001101110011000000000000

.logic_tile 15 20
000000000000001000000010100001111011000000100100000000
000000000000000001000000000000111100101000010000000000
011000001100001111000110110011011100101011010000000001
100000000000000101000010000011011010101111010011100100
110000100001011000000110110111011010000000100110000000
010001000100001111000010000000011000101000010000000000
000000000000000101100110011111100001000011010000000010
000000000000000000000011110011101000000010000000000000
000101000000001111000000011000011011010000000100000010
000100100010001011000011101001011010010010100010000000
000000000110000101100000000111000001000001010100000001
000000000000000001000010001101001011000010010000000000
000001000000100101000000001000011011000000100100000000
000010000001001101100000000001011011010100100010000001
000000000000000000000010001000001010010000100100000000
000000001100000000000000001101011001010100000010000000

.logic_tile 16 20
000100000000011000000111100001001010010001110000000000
000000000000100101000111110011111101011101000000000000
011011000000000001100011100111100000000000000100000100
100011101010001111100000000000100000000001000000100000
010010100001000011100110010000000001000000100100100100
010001000001110000000110110000001100000000000000100000
000000000010001001000000010001001100011001100000000000
000000000000000111000011101111001001100101100000000001
000000100000001000000000010001111000000010000000000100
000001000000000111000010010000011010101001000000000000
000000000001010000000000001101100001000011100000000000
000010000000000001000011000101001011000001000000000000
000010000000000000000000001111100001000010000000000000
000011100000000000000010000101001000000011100001000000
110000000000001000000011100101011101000010000000000100
100101001100001011000100000000111001100001010000000000

.logic_tile 17 20
000000000000000000000000000111111111010101010000000000
000010100000010000000000000101011010100101100000000001
000010100110001011100110100101101011001101100000000010
000000000000000011100111110101011111100100110000000000
000000001010101111000011101111111001010001110000000000
000000000001001011100000000101111101011101000000000001
000000000000001001000000001101101111011101000000000000
000000000000000111000000001111011010100010110000000001
000000000000000000000111000000000001000000000000000000
000000000000000000000100001101001000000000100000000000
000010000100001000000011111011111011011001100000000100
000000000000001111000111101011001000100101100000000000
000000000000001001000111101011011110011100010000000000
000001001110000111000000000101111110000101110000000001
000000000000111000000000001101111000010001110000000001
000000000000100111000011111111011110101110000000000000

.logic_tile 18 20
000001000001100000000000000011001001001100111100000001
000000001000001101000010010000001001110011000000010000
011001000000000000000010100101001000001100111100000000
100000000000000000000111110000001111110011000000000001
110010100001000001000000010011001000001100111100000000
110001000000100000100011110000101001110011000001000000
000000000000000000000111100111101001001100111100000000
000000000001010000000000000000001110110011000000000001
000001000110000001100110000011101001001100111110000000
000000000000100000000000000000001100110011000000000000
000001000110101001100000000101101001001100111100000100
000000001011011011000000000000101111110011000000000000
000010100001010000000111010001101001001100111110000000
000001001000000000000010000000101111110011000000000000
010000000000001001000110010001001000001100111100000000
100000000000100001100010000000001011110011000010000000

.ramt_tile 19 20
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010100001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110100000000000000000000000000000
000010001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 20
000000000000000111000000000000011101010100100000000100
000000000000000111000011100000001111000000000010000000
011000001010001111100000000111000000000000000100100000
100000000001010111000000000000000000000001000000000000
010001000000000000000111000001101101001101100000000001
110010100100000000000000001011001010011000110000000100
000000000000000001000010000000001000000100000100000000
000000000000000000100000000000010000000000000000100000
000000100000100111000000000000000000000000100100000000
000001000000010000000011110000001000000000000000000010
000010100000000001000000000101100000000000000000000000
000001000000000000000000000000101000000000010001000000
000000000000001001000000001000000000000000000100000000
000000100000001111000000000111000000000010000000000001
110000000100000111000011111000011000000110100000000010
100000000000000000000111101111001110000000100000000000

.logic_tile 21 20
000000000001000000000000000000000000000000100100000100
000000000000000000000011100000001011000000000000000000
011000000100000000000000010111101100010000000000000000
100000000000000000000011100000101100100001010000000000
110000000000000000000010000000000001000000100100000010
010000001100000000000000000000001001000000000000000000
000000000001001000000111100000001000000010000010000000
000000000000001111000000000000010000000000000000000000
000000101110000111000000001000000000000000000100000000
000000000000000101100011111101000000000010000000100000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000100100000000110100000000001000010000000000000
100010101100010000000000000000001010000000000000000000

.logic_tile 22 20
000000000000000000000000000111101000001100111000000000
000000000110000001000000000000001011110011000000010001
000000000110000001000110100001001001001100111000000000
000001000000000000100000000000001111110011000000000100
000000000001000000000011000011101000001100111000000000
000000000000100000000100000000001111110011000000000000
000000000100000000000000000011101001001100111000000000
000000000000000000000000000000101101110011000000000100
000100000000000000000000000001101000001100111000000001
000000000010000111000010100000001100110011000000000000
000010000000100111000111000011101000001100111000000000
000000001001000111000010100000001111110011000000000001
000000000000001000000111100111001001001100111000000000
000000001000001111000011100000001110110011000000000000
000001001111000001000000010011001001001100111000000000
000000100000101001100010110000101001110011000000000000

.logic_tile 23 20
000010000010000000000000000111100000000000000100000000
000000000000000111000000000000100000000001000000000000
011001001100000000000000010011101100001001000000000000
100010000000000000000010001111100000001010000000000000
110000000001001000000111000101111100001000000000000000
010000000110100001000000000011100000001101000000000000
000001001100001000000000010000000000000000000100000000
000000100000000001000010100101000000000010000000000000
000000000000010000000000000000000000000000100100000000
000000000000001101000010000000001000000000000000000000
000000001100000111000000000011001010001000000000000000
000000000000000000000011100111010000001110000000000000
000000100000001000000000010101100000000000000100000000
000001000000101001000010010000000000000001000000000000
110000000000000000000000010000011000000100000100000000
100000000100000000000011010000010000000000000000100000

.logic_tile 24 20
000000000000000101000010101101100000000000010000000000
000000000000000001000000000001101101000001110000000000
011000000000101000000110001001000001000001110100000000
100000000000000111000010100111001001000000100011100000
000000000000001000000011100001000001000000010110000001
000000000000000001000010100001001111000001110001000000
000000000000101000000010110001011011010000100110100000
000001000100010001000010000000011010101000000001000100
000000000000000001100110010011000001000001010000000000
000000000000000000000011111101101000000001100000000000
000000000000000000000000000001000000000000010110100000
000010000000100000000000001001001011000010110000000010
000000000000010000000000000101000001000000010100100100
000000000000000000000000000001001001000001110001000100
010000000000001000000110000001100001000000010000000000
100000000000001001000100000011001011000010110000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000001110000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000001000000000010000000000000000000000000000
100000000000000111000011000000000000000000000000000000
010000100001000011100111001000011111010000000100000100
110001000000100000100100001001001000010010100000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000011111101100010100100100000000
000000000000000000100010000101001101111101110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000001000000000101111110001101010100000000
000000000000000000000000001001001110001111110000000100
110000000000000000000000001101011100000100000100000000
100000000000001001000000000111011100011110100000100010

.logic_tile 2 21
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000000000000000000111001110010000000100000000
000001000000000000000000000000101101101001011010000001
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110010000000000010000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000100
000100101100110000000000010000000000000000000000000000
000101000001010111000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000111001100011101101011011010111100000000000
000000000000000001000010011111101101000111010000000000
011010100000000000000000000001001110000000000000000100
100001001110000000000000000000011001001001010000000000
010000000000100000000010000000000000000000000000000000
010000000001010000000010110000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000001110100001000100000000000000000000000000000000
000010000000100111100010000000000000000000000000000000
000000000110000000100100000000000000000000000000000000
000000000000000000000000010111001010010101000000000000
000100000000000000000011010011011000111110000011000000
000011000000000001000010000011000000000000000110000000
000011100100000000000100000000100000000001000000000000
110010100000000000000010011101100001000000100000000010
100011100000000000000010100101101111000000110000000000

.logic_tile 4 21
000000100000000111010011110000000001000000100101000001
000000000000000000000111100000001101000000000011000000
011000100000010111000011100011001000101101010000000000
100000000000101111000000001101011001111101110010000000
010000000000001111000010010000011100000100000100000100
100000000000101011100011000000010000000000000000000000
000000001000000101000110101101001010101110000000000000
000000000000000101000000001011011010101101010000000000
000000000000001000000011101101101100100000010000000000
000000000110001111000100001011011111000000010000000000
000000000000000000000010010101111001010100110000000100
000000000000000000000111110001101000100100110001000000
000011000001010000000110001111011001000110100000000000
000000000100000001000000001111011010001111110000000000
000000000000000111000011100000011110000100000100000000
000000000000000000100000000000000000000000000000000100

.logic_tile 5 21
000000100000000000000010110001001101100000000001000000
000000001000000000000010001001101000000000000000000000
011010000000001111000000011001111101100000000000000000
100001000000000101100010001011101010101000000000000000
110000000011000111100111011011011111110011000000000000
010000001110101001000111011011101011100001000000000000
000110100001110001000010000000001110010000000100000100
000100000000010001000110000000001011000000000000000000
000100000110100001100010010011111011100010100000000000
000000000001010000000011010101011111101000100000000000
000010000000011001000111100111011010000000000100000010
000000001000000001100011100000000000001000000000000000
000001000100000111000010000101011000111111000000000000
000010100000000000000000001111001011000000000000000000
110000000000000000000111001000001110000000000100000000
100000000001011001000111001111000000000100000000000001

.ramb_tile 6 21
000001100000000000000110011000000000000000
000011011010000000000110110011000000000000
011000000000100000000000000001000000000000
100001001101010000000000000111100000100000
010000000000000000000010001000000000000000
110010100000000000000000001101000000000000
000001000001100001100110010111100000100000
000000001000110000100110011001100000000000
000000001000000000000010101000000000000000
000010100001000000000000000101000000000000
000000100000000000000010000111000000100000
000000000100000101000110001011000000000000
000001000000000001000010000000000000000000
000000101111000101000100001111000000000000
110101000000000111100010001011100001100000
110000000000000000000000001011101011000000

.logic_tile 7 21
000001000001000001000000001111000000000001000000000000
000010000000100000000011011011101011000010100000000000
011001001100000000000111100000000000000000000100000100
100000000000000011000100000011000000000010000010000000
010101101010100111100010010111100000000001000000000000
100100000110010000000011011111001101000010100000000000
000100000000000011000000000101000000000000000100000000
000000000000100000100000000000000000000001000010000010
000000100010011111000000001000001111000000000000000000
000001000000100111000010100011011010000110100000000000
000001000000001000000010011011011110000100000000000000
000000100000000101000010101001100000001100000000000000
000000000000000111100110100001001110001001100001000000
000010000000010001100010101001001110010110110010000000
000000000000001101100000000001101101100000000100000000
000000001100001011000000001101001101000000000001000000

.logic_tile 8 21
000010100100000000000000000000011110000100000100000100
000000000010000000000011000000010000000000000000000000
011010101110010011100000000111001000010100000000000000
100001000000000000000000000000111011001000000000100000
010000000010000101100011101001101010000001000000000000
110000000001010000000010111111010000000110000000000000
000001000100001111100000001011111101010111100000000000
000010000001010111000000001011101100001011100000000000
000010100001000000000111111111111100010111100000000000
000001000000100001000110101011011010000111010000000000
000010101111011101100010101101111101010111100000000000
000000000000101011100010101011011010000111010000000000
000000000000000000000010001011101101010111100000000000
000000000001000000000000001011111110000111010000000000
110000000010001011100110100011001100000000000000000000
000000001100000011000010000000101011001001010000000000

.logic_tile 9 21
000000000110001000000000011101111001010111100000000000
000000000000000001000011111001111011001011100000000000
011001001111000000000011100001001100000001000000000000
100000000110110000000010111111000000001001000000100000
010001001000001101100111100011001011010111100000000000
110000000000000111100011111001101001000111010000000000
000001000001110111000010110101100000000000000100000000
000000100001010000100111100000000000000001000010000000
000000000100001000000011100000011110000100000101000000
000000000000001101000000000000000000000000000000000000
000000000000000111100000000101011110000000000000000100
000110100000001111000000000000011111001001010000000000
000001000000001000000000001101011101010111100000000000
000000100000000111000010111001101011001011100000000000
110000000000000000000011100011111000010111100000000000
100000000100000001000000001011011110000111010000000000

.logic_tile 10 21
000001000010000000000000010000001000001100111000000000
000010000000000000000011110000001101110011000001010000
000010000000010000000000000111001000001100111000000000
000000000100000000000000000000100000110011000001000000
000000001010000000000000000000001000001100111000000000
000010000000000000000000000000001001110011000000000100
000000000000010000000000010000001001001100111000000000
000000000000100000000011100000001011110011000000000100
000001000000000111000000010011101000001100111000000000
000010001010000000100011110000100000110011000000000001
000010000000000000000111000000001000001100111010000000
000100000110000000000100000000001100110011000000000000
000001000110000000000011100111101000001100111000000000
000010000001000000000000000000000000110011000000000001
000000000100000000000000010000001001001100111010000000
000000000000001111000011100000001111110011000000000000

.logic_tile 11 21
001010101010010001100000000001001001001100111000000000
000001000000100000100000000000001011110011000001010000
000000000100000111100011010111101001001100111000000000
000000000000000000000110010000001110110011000001000000
000000000000000000000111100101101000001100111000000000
000000001010000000000000000000101011110011000000000001
000100000000000000000111010011001001001100111000000000
000000000000000111000011000000001010110011000001000000
000100000000001000000000010001101001001100111000000000
000000000000000101000010100000101100110011000010000000
001000000000011000000000000111001001001100111010000000
000000001100010101000000000000001000110011000000000000
000010000000110101100000000111101001001100111000000000
000001001110101001000000000000101001110011000000000000
000000001100000011100000010011001000001100111000000000
000000000000001111000010100000101110110011000000000000

.logic_tile 12 21
000100000001010000000010001111111100001000000000000000
000010000000000000000110101111010000001110000000000000
011001000000001111100000000111111001010000000000000000
100000100000000111100010100000101110101001000000000000
010000000000010000000011101000011110010000000000000000
110000000000100000000000001111001110010010100000000000
000000000000000000000000010000001000000100000100000000
000000000100100000000010100000010000000000000000000010
000000000001010111000000001111100001000000010000000000
000000000000000000100000001111001101000010110000000000
000000000100000000000011110001101111000110100000100000
000000000000001111000111000011111011001111110000000000
000010100000000001000011101111101000001000000000000000
000000000110010000000100001111010000001110000000000000
110011100000001000000010001011101110010111100001000000
000010100000100111000000000001011100001011100000000000

.logic_tile 13 21
000000000000000111000000001000000000000000100000000000
000010000000000000100010101011001010000010000000000000
011010000000010111100000000000000000000000100100000000
100000000000100000000000000000001101000000000010000000
010010000000000011100000010001111010000000000010000000
010000000000001111000011010000011110001000000000000000
000000000001011111000000010011111010100011110000100000
000000000001000011000011110001001010000011100000000000
000000000000000000000010010000001010000100100000000000
000100000000000000000010110000011010000000000000000000
000010000000010101100000001011101110110110100000000100
000000000000001001100010000101011010101001000000000000
000001000000000001100011100000011100000100000100000000
000110000000000000000100000000000000000000000000000010
000000000000010000000000000011101101100010110000000100
000001000111111111000000000101011110000011110000000000

.logic_tile 14 21
000000000000010011100000000000001001001100111000000000
000000000010000000110000000000001111110011000000010000
000000000000001011100000000000001000001100111000000000
000000000001000101000000000000001110110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100000000000000000010011101000001100111000000000
000000000110000000000011000000000000110011000000000000
000000001010000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001110001000000000000000001000001100111000000000
000001000010101001000000000000001111110011000000000000
000100000000101000000000000101101000001100111000000000
000000000000011001000011000000100000110011000000000000
000000000001000000000110000001101000001100111000000000
000001001100100000010100000000000000110011000000000000

.logic_tile 15 21
000100000000001000000110101101011110001001000110000000
000000000000010001000010110101100000001010000000000000
011000100000001101100111001001000000000000010100000000
100001001010000101000100000111001001000001110000000000
110000000000000001100110010101111110001001000110000000
110000000000000000000010101101100000001010000000000000
000001001000000101000110111000011111000100000100000000
000010000000000000000010100001011110010100100000000000
000110000000000000000000011111011000100011110000000100
000000000000001111000010001011111100000011100000000000
000000001001000000000010111000001001010100000100000000
000000000000100000000111100111011101010000100011000000
000000000000000000000111101111100000000001110100000000
000000000000000000000111101101001101000000100010100000
000000000000000000000110000001101011000100000110000000
000000000000001001000000000000001110101000010000000000

.logic_tile 16 21
000000000000100111000011100000000000000000100100000000
000000000000000000000111100000001110000000000001000000
011000000000000000000111101101101100101110000000000000
100000000000000000000000000011011010001111000001000001
010010100001001101100110100000000001000000000010000000
100001000000100011000000001101001111000000100000000000
000000000000000101100000000101011110000000000010000000
000010100100000000100000000000010000001000000000000000
000000000001000000000110110001011110010001110000000001
000000000000000000000010101001011010011101000000000000
000001000000000111100000000111011011100110100010000001
000000000000000000000000001011101100010110100000000000
000000000110000001000010000001100001000000000000000000
000000000110000000100100000000101111000000010010000000
000000000000010000000011100001001010011101000000000000
000000000000000000000011110001111001100010110000000001

.logic_tile 17 21
000000000000101111000000000001000000000000001000000000
000000100001010011100000000000001000000000000000000000
011010100110000011100000000111101000001100111110000000
100001000000000000000000000000000000110011000000000000
010000000000000000000011100000001000001100111100000000
110000001010000000000100000000001100110011000000000000
000000000001000000000000000000001001001100111100000000
000000001101100000000000000000001100110011000000000000
000010000000101000000011000000001000001100111110000000
000001000001001001000000000000001110110011000000000000
000000000000001101100000000000001000001100111100000000
000100000000001101100000000000001101110011000010000000
001000000000000011000000000000001001001100111110000000
000000100100000000000000000000001100110011000000000000
000000000000100001000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000

.logic_tile 18 21
000001000000100011100111110011001001001100111100000000
000010001100010000000011000000001100110011000000010000
011000000000001000000111100011101000001100110100000000
100000000000000001000000000000001100110011000000000000
010010000010000000000000000001000001000000000000000100
010000000001001111000000000000001011000000010000000000
000000000000000111000010000101111010000000000000100000
000000000000100000100100000000100000001000000000000000
000000001000001001100000000001011000010110000000000000
000000000100000001000011110000111100000001000000000000
000001000000001000000000000000011010000000000000000000
000010000000000111000000000101010000000100000000100000
000000000001010000000000001111000000000010010010000000
000000000000000000000011100001101101000010100000000000
010000000000000000000010000101111110000000000000000000
100001000000000000000000000000110000001000000000000000

.ramb_tile 19 21
000011100000000111100000000000001010000000
000010110111010000100000000000000000000000
011000000000001000000000000000011100000000
100000001110000111000000000000010000000000
010010000000001000000111100000001010000000
110100000000001101000100000000000000000000
000000000000001011100000000000011100000000
000100000000000111000000000000010000000000
000000000001010000000000000000001010000000
000010100000000000000011101011000000000000
000000000010000000000000010000011100000000
000000000000000000000011110001010000000000
000010001110010000000000001000011010000000
000001001100100000000000000111000000000000
010000000001011001000000001000011000000000
110000000000100011100000000111000000000000

.logic_tile 20 21
000000100001000000000000010011100000000000001000000000
000000000100100000000010000000100000000000000000001000
011000000000000111000111100101000000000000001000000000
100000000000000000000100000000000000000000000000000000
110000100000000101000111100000001000001100111100000000
110001001110000000100110000000001001110011000000100000
000000000000001000000111100000001000001100110100000000
000000101000000111000011111011000000110011000000000000
000000000001000000000110001101111000000010000000000000
000000000000000000000010000111010000000111000000000000
000010000000001111100110101111100001000001010000000000
000001001110001011000100001101101101000001110000000100
000000000000000000000011100001101110011100010000000000
000000000000000001000000001101001101001010110000000001
110000000000000111100011100011111011110110100000000010
100000000000000000100100001101011100101001000000000000

.logic_tile 21 21
000000100000000000000000000101000001000001110000000000
000100000100000001010000001111001001000000100010000000
011000000010001000000011110000000000000000100100000100
100000000000000111000111100000001110000000000000000000
110010100000000000000010000001100000000010000000000001
010001000000001001000000000000100000000000000001000000
000001000010001000000000000001001011010000100010000000
000000100001011111000011110000011011101000000000000000
000000000000000000000010010101100000000000010000000000
000000000000000101000011010001001100000001110010000000
000001000000000000000010000000000001000000100100000000
000010100000000000000000000000001101000000000000000100
000000000000000000000010100000001101010000100010000000
000000000000001111000000000001011000010100000000000000
110010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000111001001001000001100110000100100
000000000010000000000100001101100000110011000001110010
011000000000000000000110010000001010000100000100000001
100000000000001001000110010000010000000000000000000000
110000000000001000000010000000001010000100000100000000
010000000000001001000100000000000000000000000000100000
000001000000001001000110101011000000000000010000000000
000000000000000011000100000101001101000010110000000000
000000000000011000000110111000000000000000000100000000
000000001010000001000011100101000000000010000001000000
000000000000000000000000000000000001000000100100000000
000010000010000000000000000000001001000000000001000000
000000100000000000000000001000000000000000000100000000
000001000100000000000000001001000000000010000000100000
110100000000100000000000000001100000000000000100000000
100000000000000000000000000000000000000001000000000010

.logic_tile 23 21
000010100000000111000111001001001010001001000000000000
000011100000001111000110100111100000000101000000000000
011000001100001000000000000011100000000001010000000000
100000000000000001000000001111101010000010010000000000
000000000000001101000010100001000000000001110100000000
000000000000000101000100001001001000000000100001000100
000000000000000101000000000011000000000001010100100000
000000000000000000000000001011001000000001100001000000
000000000000000011100010001000001100010000000000000000
000000000000001111000000000111001011010010100000000000
000000000000000000000000010101111000001101000100000100
000000000000000000000011010001000000001000000001100000
000010000000001001100000010001001110001101000100000001
000000000000000111000010010111000000000100000001000000
010000000001010001100000011101000000000001010110000100
100000000000100000000011111111001000000010010000100000

.logic_tile 24 21
000000000000000000000000001101111100101110000010100000
000000000000000000000000001111111010101101010001000001
011000000000000000000000000000000000000000100100000001
100100000000000000000011100000001101000000000000000000
110000000001000001000000001111000000000001000000000000
010000000000100000000000001001100000000011000010000000
000000000000000000000000000011100000000000000100000001
000000001100000000000010000000000000000001000000000000
000000000000010001000110010000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000001000000010111011100000000001000000000000
000010101010001001000111001101101100000001010011100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000001110000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000100000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000000001011100000000000000100000000
000000000001000000000000000101101110000000100010000000
000000000000000111000000011000000000000000000110100000
000000000000000000000011101101000000000010000000100010
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000100000000000000010100000011010000100000100000000
000000000000000000000111100000010000000000000000000001
011000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100000001011101000001000000000000100
010000000000000000000000001011010000001101000000000000
000000000000000000000111110000011010000100000110000000
000000000000000000000111000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001010000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001001100000000000000000000011000000100000100000000
000000100000000000000000000000000000000000000000000010
000000001110001000000000000000000001000000100100000000
000000000000000011000000000000001110000000000000000000

.logic_tile 3 22
000001000110000000000000000111000000000000100001000000
000000100000001101000000001101101000000000000000000000
011010000000001001100110110011011001111000000000000000
100000000000000011100011110101011001100000000000000100
110010100000001000000010101000000000000000000100000000
110000000000001111000100000101000000000010000000000000
000000000000011101000000000001001010100001010000000000
000000000000000101000000001011011111100010010001000000
000000000000010000000010101101011011110000010000000001
000000001000001001000000000001001001010000000000000000
000000000000000000000010001000000001000000000011000000
000000000000000000000000001011001110000000100000100011
000010100000100000000111100000000000000000000000000000
000000000001000000000110100000000000000000000000000000
110001001000000000000000001000000000000000000100000000
000010100000001111000000000001000000000010000000000000

.logic_tile 4 22
000000000011111000000010100000001100000100000110000000
000000000010110101010100000000010000000000000000000010
011010000000001111000000000111000000000000000000000000
100000000000000111100000001111000000000011000000000000
010010100000000000000110100000000001000010000000000000
000001000000100111000010111011001111000000000000000000
000000000000000000000000001001001010000101000000000000
000000000000000000000010010011010000000100000000000000
000010000000000000000110011001111111101000000010000000
000000001010001101000011110111001101100000010000000000
000000000000000101100000010000001110000000000000000000
000000000001010000000011110101001101000000100010000000
000101000000000101100010100101100000000010000000000000
000100100000000000000110100000100000000000000001000010
010001000000001111000010100011001110101001110001000001
010000100000001011100000001101011001000000000010000001

.logic_tile 5 22
000000000000000111000000000000000001000000100100000001
000001000000000111000011110000001101000000000001000000
011000000000000000000000000101100001000001110000000000
100000000000000000000000000011101101000000100001000001
010001000000000000000000000111101010111100010000000010
100010000001000000000010001001011000111110110000000000
000000000001000011100110111000001111010000100010000010
000000000000101111000010001111001011000000100000000000
000000000000000111100011000001001011111101010000000010
000010000001010001000010001111011100111101100000000000
000010000000100000000010100000011110000100000110000000
000000000001001111000110000000000000000000000010000010
000000000000100011100111100101101101000110100000000000
000000100110010000100000000011011010001111110000000000
000000000000000001000000010011000000000000000110000000
000000000000001111000011010000100000000001000000000001

.ramt_tile 6 22
000000000000001000000111001000000000000000
000000110101010011000000001001000000000000
011010000001011000000111011011100000000010
100000010000101011000111110011100000000000
010000000010000001000011101000000000000000
110000000001010000000011110001000000000000
000010000001100000000000001111100000000010
000000000001110000000000001001100000000000
000001000100000000000000000000000000000000
000000000000000111000000000001000000000000
000000001100010111100000000101000000100000
000000000000101111000010001001000000000000
000000000000000000000000000000000000000000
000000000000000011000000000011000000000000
110000000000100101100011100111100000000100
010001001000010000100100001101001110000000

.logic_tile 7 22
000000000000000101000111110101001001110110110000100000
000000000000000000100110000111111000111000100000000000
011010000000001011100110010011101101101000000000000000
100000001100001111110111110001001010100100000000000000
110000000000010111100000010001111010101000010000000000
110000000000100000100010010011001101000000100000000000
000100001000011001100111101101101110001010000000000001
000000000000100111000110101011000000000110000000100000
000000000000001001100111001011011000101011010000000000
000000100001000101000011101001011110011011100000100000
000010000000011000000111000111101000000001000000000000
000000001100000111000000001011111111000001010000000000
000000001010001001000111110101100000000000000110000000
000000000001010101100110100000100000000001000000000000
110001000000001000000011101101101010100000010000000000
000000100110001111000100000111101110100000100000000000

.logic_tile 8 22
000000001100000001100000001011111000010010100000100000
000000000000000001010000001011101000000000000001000100
011001000000000111100011111111111101010111100000000000
100000100000000000000111101101011101000111010000000000
110000100001010001000000001011111000000100000010000000
110001000000100001100010001011101000000000000010100001
000000000111010000000000001111111101000110100000000000
000000000000010000000011111011111001001111110000000000
000000000001010011100110001011101101000110100000000000
000000000000110000100100001001111101001111110000000000
000001001010100000000110110111011101010111100000000000
000000000101010000000010100011011101000111010001000000
000000001001000101000111110001001110000001000000000100
000000000000100000000110000101010000001001000000000000
000000000001010111100111000000000000000000000100000000
000000001000100000100000000101001011000010000000000100

.logic_tile 9 22
000001001010000000000110000000000000000000001000000000
000010000000001111000000000000001100000000000000001000
011011100000010000000110010101000001000000001000000000
100010100110110000000010000000001010000000000000000000
010010000010000001000111100101101001001100111000000000
110000100000000000000000000000001010110011000000000000
000000000000011111100111111101101000001100110000000000
000000001010100111000111100101100000110011000000000000
000001000000001000000000000000000000000000100101000000
000000000000100011000000000000001000000000000000000000
000000000000000000000000001111011001010111100000000000
000000000100000000000000001101111001000111010000000000
000000001000000000000110111111000000000000000001000001
000000000000000000000110000101100000000010000000000011
000010000000000000000000000101100000000000000001000000
000001000000000000000000001001100000000001000000000111

.logic_tile 10 22
000000000001010111100111100111001000001100111000000000
000000000000100000110100000000100000110011000010010000
000010001010000000000000010000001000001100111000000000
000001000110000000000011010000001000110011000000000001
000010100000000000000011100000001000001100111010000000
000010000000000000000000000000001100110011000000000000
000000000001000000000000000101001000001100111000000000
000000001100000000000000000000100000110011000000000100
000001001000101000000000000111001000001100111000000000
000000000000011011000000000000000000110011000001000000
000000000000000000000111000000001000001100111000000000
000000000000100000000000000000001001110011000000000001
000000000110001000000000010011101000001100111000000100
000000000100100111000011010000100000110011000000000000
000010101011000000000000000001101000001100111000000100
000010000000110000000000000000100000110011000000000000

.logic_tile 11 22
000000000001000101100000000011001001001100111000000000
000100000000000000100000000000101111110011000000010010
000000001011000000000010100011101000001100111000000000
000000100100000000000100000000101111110011000000000001
000001100001011000000111110011001000001100111000000000
000001000000100011000111110000001011110011000000100000
000000001100000000000000000011001000001100111000000000
000010000000000000000011000000101010110011000001000000
000000000000000101100011110001001000001100111000000000
000000000000000000000111100000001101110011000000000000
000000001000000000000000000011001001001100111000000000
000000000100100000000010000000101001110011000000000000
000001000001000000000000010101101000001100111000000000
000010000000100000000010100000101101110011000000000000
000000100000000000000110100011001000001100111000000000
000001001000000000000000000000101011110011000000000000

.logic_tile 12 22
000001101110000000000011001000011101010000100000000000
000001000000000001000000000001001110000000100000000100
011001000000000011000111101111111100001000000000000000
100000100000001111000111011101100000001101000000000000
110001101000000000000011000011011011000000100000000000
110011100000000000000000000000111111101000010000000000
000000100000101011000110100001000000000000000100000000
000000001000000101000011010000000000000001000000000100
000000000000000000000011110111111101000110100000000000
000000000000000000000111101101111010001111110001000000
000000001100000001000110001011011010010111100000000000
000010000000000001000100000001111001001011100000000000
000000000000000000000011000101111001010111100010000000
000000000000000000000110001101011010001011100000000000
000000000001100001100111110111111000010000000000000000
000000000000110000000111000000111111100001010000000000

.logic_tile 13 22
000010101000000001000010101111111001111101110000000000
000000000000000000000000000101001111110100110010000000
011010000000000011100111100111001100010100000000100000
100001000001000000100000000000001001001001000000000000
010000000000000000000011100000001100000100000100000000
110000001010000011000111000000010000000000000001100000
000000000000000011100000000111001100100110100000000011
000000000000000000000000001101111000010110100000000000
000010000000001000000111101111100000000000000000000000
000000000100000111000011100111100000000011000000000000
000000000000100000000000000000001100000000000010000000
000000000001000000000000000001011010000100000010000010
000000000000000011100010000111101110000100000000000000
000000001100000000100010000000110000000001000000000000
110010100000001011100011101000000001000000100000000000
100000000001000011100010001111001001000010000000000000

.logic_tile 14 22
000000000001000000000000000000001001001100111000000000
000000000000100000000000000000001000110011000000010000
000010000000001000000110110011001000001100111000000000
000000000001000011000010100000000000110011000000000000
000000000111000000000000000011001000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000101000000000000111001000001100111000000000
000000000001010101000000000000000000110011000000000000
000000000000001001000011100001101000001100111000000000
000100000000001001000100000000100000110011000000000000
000010000000000000000000000000001000001100111000000000
000001000000100000000000000000001100110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000100000000000001001110011000000000000
000010100000000000000000000000001001001100111000000000
000000000000010000000000000000001010110011000000000000

.logic_tile 15 22
000000001100000000000110111011011101101110000000000000
000000000001000000000011011011101110001111000000000100
011000000000001101100000000101100001000000010100000000
100010000000000101000010100011101000000001110000000000
010010000000001101100000010011011010001000000100000000
010001000000000101000010100111010000001110000010000000
000000000000010001100110010001100000000001010110000000
000000000000110000000010100101101100000001100010000000
000000000001010001000111000101001101000000100100000000
000000000000100000100100000000101010101000010000000000
000000001110101111000000000111001010010000000101000000
000000001011010001100011100000101100101001000010000000
000000000001000001100110000001001101000000100100000000
000000000000110000000000000000101100101000010010000000
000000100110100011100000011001100000000001010101000000
000001000000010000100010001111001100000010010000000010

.logic_tile 16 22
000010100000000000000111100000001010000000000000000000
000000100000000000000011110101000000000100000000000001
011010100000001111000000000000000001000000100111100000
100000000000010101100011100000001010000000000000000000
010000001100000101100111010011111010110110100000000000
100000000000001001000011100011011111100001010000000100
000000000000000011100000010001001010011101000000000000
000000000000001001000011111101111001100010110000000000
000010100000000000000000011111011011110110100000000100
000000000010000001000010100111011111010010100000000000
000000000001010011100000001011011001100011110000000100
000000001111100000100000000011111011000011010000000000
000000001111011000000110101101111001101110000000000001
000000000110001011000000000111101010001111000001000001
000000000000000011100110100000011000010000000000000000
000000000000000000100000000000001010000000000010000000

.logic_tile 17 22
000000000000000000000011110101101000001100111110000000
000000001010000000000011110000100000110011000000010000
011000000000110000000111000000001000001100111100000000
100000000110000000000100000000001001110011000010000000
010000000110000000000000000011101000001100111100000000
010000000000000000000000000000100000110011000000000000
000001000001100000000010000000001001001100111100000000
000000000000110000000010000000001100110011000000000000
000000000000000001000000000011001000001100111110000000
000010100100000000000000000000000000110011000000000000
000000000000000001000010000101101000001100111100100000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001100000000000000000000001110110011000010000000
000000000001010001000000000000001001001100111100000000
000001000001100000000000000000001001110011000000000000

.logic_tile 18 22
000000001000000011000000000001001110000000000000000000
000000000110000000000000000000010000001000000000000010
011000000000101011000000001011101011011000110000000000
100000000000000011000000000011011110001101100000000000
110000001001001111000110100111000000000000000000000001
110000000000000011100110000000101010000000010000000000
000000000000000001100000001101101101001101100000000000
000000000000001001000000000101001110100100110000000000
000000001010000000000111100101011011000110100000000000
000000000000000111000100000000101000000000010001000000
000001000000001001100000000000000000000000000110000000
000010101010000111000000000101000000000010000010100100
000000000000000000000111000111011000000000000000000000
000000000000100000000110000000100000001000000000100000
000010100000000000000000000000000000000000000000000000
000001000000001111000000001111001101000000100000000100

.ramt_tile 19 22
000000000000000000000111100111111000100000
000000000000000000000100000000100000000000
011000000000000111100111100011011010000010
100000000000000000100011110000100000000000
110001001101100000000110000001011000000100
110010000001011001000111110000100000000000
000000100000000111100000000011111010000000
000000000000000000100000000000000000001000
000000000111010001000000010101011000000100
000000000100100000000011101101100000000000
000000000000001000000000000001111010000010
000000000001001011000000000011100000000000
000010101010000101100010000001111000100000
000001001110000000000100000111100000000000
110000000000000011100011100111111010000000
110000000000000000000111100101100000000100

.logic_tile 20 22
000000000001000000000000001011011001100010110000000000
000000000000000000000011100011011001000011110000100001
011000000000000000000011110000001110000010000100000000
100000000000000101000011100000000000000000000000000000
010010100000001001000110011011101111011000000000000000
010001000000001111000011110101111110100111110000000001
000000000000000001000111000111101110000110000000000000
000000001010000000000000000101010000000101000000000000
000010100001010011100010000101001111011001100000000000
000001000000100111000011101011111010100101100001000000
000000001010000000000011101001101100001010000000000000
000000000001000111000100000111000000001001000000000000
000000000001010001100010011000001110000010000000000000
000000000000000111000011101101001010010110000000000000
110000000000000111000000000011001010001110000000000000
100000000001010001100000001011010000001000000000000000

.logic_tile 21 22
000010100000000011100111001000011100000000100000000000
000001000001010000100010110001001111010100100010000000
011000000000001000000010000001011111000000100000000000
100000000000000111000111110000111110001001010000100000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000011000000010100000011000000000000010000000
000000000000000011000100001001011000000100000001100100
000000000000010000000000010001011101010000100000000000
000000100000100000000011000000111110100001010010000000
000000001010000001000010010011100000000000000100000000
000000000000001111000110110000100000000001000000100000
000000100000000000000110101101111001111101110000000000
000001000000000000000010110011011101111100110001000000
110000101001101011100010100011011010000010000000000000
100000000000010011000100001111110000000011000000100000

.logic_tile 22 22
000000000000000001100010101101111000001001000100000000
000000000000001101010000001111010000000101000000100000
011000000000000000000111110001011101010000000100000000
100000100000010000000010010000011001101001000000100000
000010100000000001000110010000001010010000000000000000
000001000000000101000011011011001011010010100000000000
000000000000000111100000010101100001000001010100100000
000000001001001101000011011001001001000001100000100000
000000000000101000000000000001001010000000100000000000
000000000001010101000010000000001111101000010000000000
000000000000100000000000010000001100010000100000000000
000010001010000000000010000101001011010100000000000000
000000000000001000000010000111001010000000100000000000
000000000000000001000000000000001010101000010000000000
010000000000100000000110000000011001010000100000000000
100000000111010000000000000101011011010100000000000000

.logic_tile 23 22
000000000000000000000000011000011111010100000110100000
000000000000000000000010101011011010010000100000000000
011001000000101111100010100001100000000000010000000000
100010100000001011100000001101001110000010110000000000
000000000000000011100000010011000001000001010101000000
000000001110000101100010001001001101000001100001100100
000000100000000001100010100011111100010100000100000001
000000000000000000000100000000101010100000010001100000
000000000000001001100000000000011001010000000000000000
000000000000001001000000001111011000010110000000000000
000001000000101000000000000011001010010100000000000000
000000000001000001000011110000001011100000010000000000
000000000000001000000110001000001111000100000000000000
000000000000000001000011001101001000010100100000000000
010000100000000000000000011000000000000000000000000001
100000000000000000000010000001001111000000100000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000000000000000000000001000000100100000001
110000000000100000000000000000001010000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000100110000000
000000000000000001000000000000001100000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000010000000000001011000000000010000000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000010100000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000111000111000000000000000100100010
000000000000000000000000000000000000000001000000000000
011000000000000000000000000000000000000000000110000000
100000000000000000000000001001000000000010000000000001
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000001000000000000000000000000011010000100000100000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000001100000100000100000000
100000001110000000010000000000010000000000000000000100
110000000000100000000111000000000000000000100100000000
110000000001000000000100000000001011000000000000000000
000000000001011001000011000111100000000000000100000000
000000000000100011000000000000000000000001000000000000
000101000001000000000000001000000000000000000100000000
000100100000000000000011111101000000000010000010000000
000000000000000000000000000101100000000000000101000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000001000010100111100000000000000100000000
000000001100000000000000000000100000000001000000000100

.logic_tile 3 23
000001001100001000000000000011000000000000000100000100
000000100000000101010000000000000000000001000001100001
011000000000010000010011101000000000000000000110100000
100000000000100000000100001001000000000010000010000110
010000000000000000000000001000000000000000000010100000
100000000000000000000000001111001110000000100011000000
000010000000000000000010001000000000000000000110000010
000000001100000000000100000011000000000010000001100101
000000000000001011100000000011100000000000000111000000
000000000100000011100000000000100000000001000000100000
000000000000000011100111100111011110010010100010000100
000000000000000000000100000000011110101001010000000000
000100000000000011000000001000011110000010100000000000
000100000100100111000000001101001000000110000000000000
000010100000000000000010000011000000000000000100000000
000001000000000101000100000000000000000001000010000000

.logic_tile 4 23
000000001100011000000000000101111100000000100000100000
000000000000001001000000000000111100000000000000000100
011010100000000001100111100000000000000000100100000010
100001000000001001100111100000001101000000000001000001
010000000000000000000111100000000000000000000100000010
100000001010101101000110101101000000000010000010000101
000000000000001000000110011000000000000000000111000000
000000000000000101000111001001000000000010000000000101
000000000000001000000010000101011001000000000000000100
000000000010000101000000000001101011000001000000000000
000000000001010000000110001101111001001000000000000100
000000000000000000000000000111101010000110100000000000
000100000110101000000000000101001111010000000000000000
000010100000000111000000000000001111101001000000000000
000000001010000000000111000001100000000000000100100100
000000000100000011000000000000100000000001000000000000

.logic_tile 5 23
000000000010100001100010000001011010000010000000000000
000000000111010101000000001101010000000000000000000000
011000000000000101000010100000000000000000100100100001
100000000010000000000000000000001100000000000000000000
010001101010000101100110000000000000000000000100000001
100001000001010000000000001011000000000010000000000010
000000000000000000000000011000000000000000000100100000
000000000001010000000010000011000000000010000000000000
000000000000000101000010100001111000000010000000000000
000100000001010000000111100101101000000000000000000001
000000000000000101000000011111111100100000010000000000
000000000000000000000011011111011101101000000000000001
000000001010000000000010100000000000000000100100000100
000001000000000000000000000000001111000000000000100000
000001000000000001000000000000000000000000000101000100
000000100000000000100010011001000000000010000010000000

.ramb_tile 6 23
000000000010000000000110011000000000000000
000001010000001001000111110001000000000000
011000000000001000000000000001100000000000
100001000000001001000011110101100000100000
110001000000001001000000000000000000000000
010010100000001001000000001111000000000000
000000000001000001000010001001000000100000
000000000010000000000000001011100000000000
000000001000000101000000001000000000000000
000000000000000000000010011101000000000000
000010000000000000000011100101000000100000
000000000000000000000100001001000000000000
000001000000111000000010000000000000000000
000010000110100111000100000001000000000000
010010000000000011000000000111100000000000
110000000010000000100000000011001110010000

.logic_tile 7 23
000000000010101000000000010101001010000001000000000000
000010000001001001000011001101011101000110000000000000
011010100001001001100010110000000000000000100100000000
100100000110101001000011110000001111000000000000000000
010000000110001000000110010011111111100000010000000000
010000000000001111000110010001101001010100000000000000
000000000000011111100010011111100000000001000000000000
000000000110000011100011100101001011000001010000000000
000000000000000000000000010101100000000000000100000000
000000000001010000000010000000100000000001000000000000
000011000000000000000111001001001111100000010000000000
000001000000000000000100001011001111101000000000000000
000000000000000111000110101101011001000001000000000000
000000000000000000100011110001111010000010100000000000
000010000101011101100000010111011011000001000000000000
000000001100100001000011111101111000001001000000000000

.logic_tile 8 23
000001000000000111000000010011101010000000100100000000
000010000000000101100011110000111100101000010000000011
011000000000110000000011100001100000000001010100000010
100000000001011001000110010011001011000001100001000000
110000100001010000000111001101000000000001110000000000
010001101000000111000010001011101001000011100000000000
000000000000100111100110010101111111000110100000000000
000001001000010000100110010001101011001111110000000000
000000000000100111000000011111111110100000010000000000
000010100000001001000010000101011000100000100000000000
000000000010100000000011001111011011010111100000000000
000000000100000000000010001001011011001011100000000000
000000000010100111000011100101001010001101000100000100
000010100000000000100000001101100000000100000000000001
110000000000001111100000000111011000000100000100000000
100000000000001101100010000000111011101000010000000001

.logic_tile 9 23
000000000000001000000000001011101110000001000000000000
000000000000011111000000001001110000001001000000000000
011000100000001000000010110000011010000100000100000100
100001000110000001000011000000010000000000000001000000
010000000000000111000000000000001110000000000000000000
100000000001000000100010010101011101000110100000000000
000010000000000101000111000000011000010100000000000000
000000001000000000000110101101001111000100000000000000
000000000011100011100010000101111000010111100000000000
000110100110100000000011000111111111001011100000000000
000010000110000000000110110101100000000001000000000000
000001000000000000000010110011001111000001010000000000
000000001111000111100010010111001101000001000000000000
000000000111110111000110010001111101000010100000000000
000001000000000000000110100111100000000000100000000000
000000100000000000000100001111101110000000110000000000

.logic_tile 10 23
000001000000100000000000000000001001001100111000000000
000000100001000000000000000000001011110011000000010001
000001000000000011100000000011001000001100111000000001
000000101010100000100000000000000000110011000000000000
000100100110100000000000000000001001001100111000000000
000101000100010000000000000000001100110011000000000000
000100100000100000000111110111001000001100111000000000
000000000000000000000010010000100000110011000000100000
000110000000001111100000000011101000001100111000000000
000000001000000111000000000000100000110011000001000000
000000000000100000000010010000001000001100110000000000
000010001000001101000010010000001110110011000000000000
000010000000000000000111101101101101000110100000000001
000000100000001101000000001111101101001111110000000000
000000000000001000000110001111111101010111100000000000
000000000000000101000100000001111110001011100000000000

.logic_tile 11 23
000000000001001000000000000011101000001100111000000000
000000000000000111000000000000101100110011000000010000
011000000000000000000000000111001001001100111000000000
100000001100000000000000000000101101110011000000000000
010000000101000000000000000101001001001100111000000000
100000000000111011000000000000001111110011000001000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101110110011000000000000
000111001111000111100010000011001001001100111000000000
000000001111110111000000000000001111110011000000000000
000001001000000111000011100111101001001100111000000000
000010000010000000100000000000101100110011000001000000
000000000101000000000111100011001001001100110000000000
000000001100100000000000000000101111110011000010000000
000001100000000000000011100001000000000000000100000100
000000000000000111000000000000000000000001000010000000

.logic_tile 12 23
000000000000000111000011100001011111101001110000000000
000010000000001101000110011001111111111110110000000100
011010000000110000000111000101001110000110100000000000
100000000001010000000011010111101111001111110010000000
000000000001111000000111010111001011010111100000000000
000000000000101111000111001011001010000111010001000000
000010000100101011100110100111011001010000100000000000
000000000110010001100000000000111100101000000000000000
000100000000001111000110001111001111000110100000000000
000000100001010101000011110111101011001111110000000000
000000000000000001100000000000011100000000100100000000
000000000000000000000011001101011101010100100000000010
000010100000000111000111100001011000111000100000000000
000001001100001111100011110011011000110110110000000000
000010100000000001100111101111100000000001000000000000
000000000000000000100110110101101100000010100010000000

.logic_tile 13 23
000000000001010000000000000101100000000000000100000100
000000001010100000000000000000100000000001000000100000
011000000000000000000000001000000000000010000100000000
100000000110000111000000001101000000000000001010000000
000010000010001000000111101111000000000001000000000001
000000000000000111000000000101101011000011010000000000
000000000110000111100010010000001010000100000100000000
000000000000000000000110100000010000000000000000000100
000000000001010000000000001000011111010100000000000010
000000001100000000000000000101001101000110000000000000
000010100001010000000011110101111001010100100000000000
000000001110100000000011000000101101000000010001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011011000000000010000000000000
110000000000000000000000000000000000000000000100000000
000010000000001011000000000101000000000010000000000000

.logic_tile 14 23
000100000000001111100011110000001000001100110100000000
000010000110001011100011000001000000110011000000010001
011010000000000111100000000101011011100110100000000000
100000000000000000100011111011001010101001010000000010
110000000001001111000011101011101000111110000000000000
110000001101101001110000001011111101111111010000000000
000000100000001001000010000000001110000010100000000000
000001000000001011100111010001001110010000100000000000
000000000000000000000110000011111010001111100000000000
000000000000001111000010001001111011101111110000000000
000010100001010111000111101101100000000001000000000000
000000000000000000100110000011101010000011010000000100
000011100100000101100111010111011101010100100000000000
000011100000001001100111010000101111000000010001000000
000000000000000000000011000001101101000100000000000000
000001000001000000000000000000101000001001010000100000

.logic_tile 15 23
000010100000001111100010011101111010110110100000000000
000000000110000001100111101001011001010010100000000000
011000000010001111110000001001101110100010110000000000
100000000110000101010011101101101111000011110000000100
000000001000000000000110010011101100010100000000000000
000000000000000000000010100000011000100000010000100000
000000000000000000000000000000000000000000000100000000
000000000000000001000010010001000000000010000000000000
000010000010000000000010101000001001000010000000000000
000001000000000000000000000111011100010110000000000000
000000100000000111100000000101011001011001110000000000
000001000000000001000000001101101000101001110000000001
000000000001011101100111000111000001000000100000000000
000000000000101111100110010001001111000001110000100000
110010000000001111000010101001101111101111000000000100
000000000000001101100011111111111110000111000000000000

.logic_tile 16 23
000010100000000000000000011011001110100110100000000000
000001001000001101000011110101111001101001010000000001
000000000000000011100000000111101011010000010000000000
000000000000000000100011100011001100011111010000000000
000001001010000111000000000000011000000010100000000000
000000000000000000100011101111001100000110000000000000
000001000000000011100000001111111101000101000000000000
000000000000000101000011111101001100110101110000000000
000010000100101001100110100111111101011001100000000000
000100000001010111100000000011101110100101100000000000
000000000000001111000000000001011000000100000000000010
000000000000001001000011000000011110001001010000000000
000010000000001000000110101111101110100110100000000100
000000000000000001000110001011011001101001010000000001
000000000001011011100000010001100001000001000000000000
000000000100100101100010011101101010000011100000100000

.logic_tile 17 23
000000000000000011100110000000001001001100111100000000
000000000000000000000100000000001011110011000010010000
011000000010000000000011100111001000001100111100000000
100000000000000000000000000000100000110011000001000000
010000000000000001100111100001001000001100111100000000
110000001010000000100000000000100000110011000001000000
000010100000000000000111000000001000001100111100000000
000001001101000000000000000000001000110011000000000000
000000000000000000000000000011101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000011000000000000001001001100111100000000
000010100000010000000000000000001001110011000010000000
000000000000000101100110000000001000001100111100000000
000000001110000000000100000000001110110011000000000000
000000000000100000000000000101001000001100111110000000
000000000000000000000000000000000000110011000000000000

.logic_tile 18 23
000000000000000000010011100111101010000010000010000000
000000000000001111000110011011110000000111000000000000
000000000001010101000111011101001111001101100000000000
000000000000000000000010100001101100011000110000000000
000000000000000000000111100000011011000110000000000000
000000000000000000000010001001011100010100000000000000
000000001000001101000010010001001101010110000000000100
000000000000101011000110000000011001000001000000000000
001000000000001000000010001011101001010000010000000000
000000000001010111000011101011011010011111010000000000
000001000000100001000000001001001101000101000000000000
000010100000010001000010010011001000111010110000000000
000000000000010011100000010011000000000011100000000000
000000001100000000100010001011101011000010000000000000
000000000000100000000000000001111011100110100000000000
000001000001000000000011111111111010101001010000000100

.ramb_tile 19 23
000000100000000000000011110101001000100000
000000010000000000000111100000110000000000
011000000000000000000000010001101000000000
100000000000000111000011010000110000100000
010000001110000000000011110111101000000000
110010001100000000000011110000110000000000
000000000000000111000000000111001000000001
000000000000000000000000000011110000000000
000000000000000101000000001111001000100000
000000100000000000100010111011110000000000
000000000000000111000010101101101000000000
000000000000000101000110111011010000000000
000000000100000000000011110011101000000000
000000000000001101000011111011010000010000
010000000000000000000000010011101000100000
010000000000000000000011100111010000000000

.logic_tile 20 23
000000000000100011110111101011001001110110100000000000
000000000001000111000100000101011011101001000000000000
011000001010000101000010100111001111010010100010000000
100000000110000000100010100000101000000000000000000000
010000000000001000000110001001101100110110100000000000
110000000000000011000111101101101000010010100000000000
000000000000001101000011111011101110000101000000000000
000000001000001011000010001101100000001001000000000100
000000001010000011100000001101101010000100000000000000
000000000010000000100000001111110000001110000000000100
000000000000000001100000010000000000001100110100000000
000010100000000001000011100001001110110011000000000000
000000000000000001000110101011011101110110100010000000
000000000000001001000000001001001011101001000000000000
000000000000000111100011101011111110101110000000000000
000000000000000000000000000101001010001111000000000000

.logic_tile 21 23
000000000000000111000011100011101000000010100000000000
000000001010000000000000000000111110001001000000000000
011000000000000000000010101000000000000000000100000100
100000000010000000000100000011000000000010000000000000
110001000001000101000011110111000001000001000000000000
110000000000100000100111110011001111000011010000000000
000001000000000001100000010011001011010000100000000000
000010100000000000000010000001001011000001010000000000
000100000000001000000000000111111000001100110000000000
000000000000001011000000000000110000110011000000000000
000000000000000001000111000000001011000110100000000000
000000000000000000000000001101011101000000100000000000
000000000000001111000010001111011100000110000000000000
000000000000000001000011110111110000001010000000000000
110000000000100111000010100011011011000010100000000000
100000000000001101000011100001001110100000010000000000

.logic_tile 22 23
000010100000000011100000011000011010000000100000000000
000000000000000000000011010011001010010100100000000000
011000000000000000000110000000000001000000100100100000
100010000000000000000000000000001001000000000000000000
010000000100000101000000000000000000000000100100100000
010000000000000101000000000000001101000000000000000000
000000000000100000000000000000000000000000100100000000
000000100000001111000000000000001100000000000000000010
000010100001000001100000000101101010001101000000000000
000000000000000000000010000101000000000100000000000000
000000001100001000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000111000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000011
110000000000100000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000010

.logic_tile 23 23
000000000001010001100110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000001000000000001001100000000001010000000000
100000000000000001000000000101001011000001100000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001000110000101111010001000000000000000
000000001000001011000000001101100000001101000000000000
000000000000000000000000001001000001000000010100000000
000000000000000000000000001011001100000001110001100000
000000000000001000000000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000111111100001001000100000000
100000000000000000100000001001010000001010000010100000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000001110001001100110000001001001101101000000000000
000000000000001001100110100001011101010111000000000000
011000000000001000000000000111000000000001000000000000
100000000000000001000000000001001010000011100000000000
000000000000001000000110011001001101111001110000000000
000000000000001001000011001011101000110000010000000000
000000000000000000000000000111011110001011000100100000
000000000000000000000000001101110000000010000000000000
000000000000000001100010100011001011111101010000000000
000000000000000000000000000111101101111101110000000000
000000000000000000000000000000011100000000000000000000
000000000000000000000010100101010000000100000000000000
000001100000000101000011100001001100000010000000000100
000011100000000000000100000000010000000000000000000101
000000000000000000000110001001001010000010000000000000
000000000000000000000010001111110000000111000000000000

.logic_tile 3 24
000000000000100101000010110101011010000110000000000001
000000000001000101000011110101011011000111000000000000
011000000000001000000000000101011000010101110000000000
100000000000000001000010110101011000101011110000000000
010011001110000101000110010011011011001111110000000000
010010100000000101100110011101111000001001010000000000
000000000000000101100000010001001110111111010000000000
000000000000000001000010101001001011111001100000000000
000111101110100000000110001001001010000000000000000000
000010100001010000000000000101111010000010000000000000
000000000001000000000000000101011000000010000011000110
000000000000100000000000000000110000001001000000000001
000000001110001001100000000101100000000000000101000000
000000000000001101000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.logic_tile 4 24
000000000000000101100111001101100000000001010100100000
000000000000000000100011100111101011000001100000000100
011000000000000011100000000011001001010000000000000000
100000000010001101100000000000111101100001010000000000
000100000001010000000111000001001000000000100100000100
000000000000000000000010110000011110101000010000000001
000001000000010000000111000000011101000010100100100000
000000000000100000000010101001011000010000100000000000
000000001110000000000000010111100000000010010100000000
000000000000000011000010000011101011000010100001100000
000000000000001000000010000101101010000000100100000000
000000000000000101000110100000111011101000010000100000
000000100001001001100010001001001110001000000100000010
000001000000001101000000000001100000001110000000100000
000000000000000011000000010111011100001011000100000100
000000000110000000000010011001100000000001000000000100

.logic_tile 5 24
000100000010000000000000000000000000000000100110000000
000101000000101111000000000000001110000000000000000000
011000000000001000000110100000000001000000100100000000
100000000000101011000000000000001111000000000000000100
010000101010101000000011100000000000000000000111000000
100001000001001101000100001101000000000010000000100000
000000000000000001000000000000011110000100000110000000
000000000000000000000000000000000000000000000001000100
000000001001000000000000001001100001000011100000000000
000000000000000000000000000001101010000010000000000000
000000000000000000000000010000000000000000100100000100
000000100000000000000011110000001010000000000000000000
000010001000000111100000000000000000000000000100000100
000000000000100000000000000001000000000010000000000101
000000000000000001000000000011100000000000000100000001
000000000000000000000010000000100000000001000010000000

.ramt_tile 6 24
000000101100000000000111011000000000000000
000000010000100111000011100001000000000000
011000000001011000000000001001000000000000
100000010000000111010000001011100000000000
110010100000000000000000001000000000000000
110001001000000000000011100111000000000000
000000000000000000000010000011000000000000
000000000000000000000100000111100000000000
000001000000001000000111000000000000000000
000010000000000011000010000011000000000000
000000100100000000000111100111100000000000
000000000100001001000100001011100000000000
000000000000000000000011100000000000000000
000001000000000001000000000001000000000000
110000000000000011100110100101100000000000
010000000001010000100100001001101011010000

.logic_tile 7 24
000000000000000000000010100011100000000000000100100000
000000000001010101000000000000100000000001000001000000
011010000000000011100010100001101101000011000000100000
100001000010000111000000001101011011111111000000000000
110000000000100000000111100111000000000000000100100000
110000100000010000000010110000100000000001000000000000
000000000000000000000011100001001101010010100000100000
000000000000000001000110100000011010100000000000100000
000000000110000000000011100111101001111011110110000000
000000000000000000000010101011111100100001010010100000
000000000000000001000111000011011111111110100110000101
000000001000001011000100001011101000111000100000000000
000010000001000000000010010001100000000010010100000000
000000001000000000000111011101101101000010100000100001
110001000000000011100000001011011011110110110110000000
000000100000000001000011100111111100110100011000100000

.logic_tile 8 24
000001000000101000000110010011001011101011010100100000
000010000000011001000110010011011010101011100001100000
011000000010001111000011110111101010101110000100100000
100000000000000111000011101101001001111101010000100001
110000100111011111100011101101011111100001010000000000
110010100001011011100110111001001100100000000000000000
000010100000001001100110000001111010111011110100000000
000001000000001111100100001101011110100001010001100000
000000000000001001000111100101011000111110100110000000
000000000000001101100011001001111101111000100000000100
000010000000000000000000010000011101000010100110000000
000000000000001001000010111101011010010000100000100000
000000000001001111000011100101011001101110000110000000
000000000001111111100000000111101111111110100000100000
110000000000001011100111000001001010110110110100000100
000000000000001111000000001101011101111000101001000000

.logic_tile 9 24
000001100111010011100000010001101111000010000101000010
000011100000100001100010100000011001101001000000000000
011000000000001001100000000101011110101011010100000000
100000000000000111100010100001011111100111010000100000
110000000001000001000010011111011110101110000100100000
010010100000100000000010010011111111111110100000000001
000000000000010001000111001011011000101011010100000000
000000001100100000100000000111001111011011100001100010
000000000111011000000010101111001010101110000100000110
000000000000000011000011100101111110111110100000000000
000000000001011101100000000011100001000011010100000000
000000000000101001000010001111101100000001000011000001
000000000001000101100110100111001110110011110100000000
000000000000000101000010111001011000110010100001000000
110001000000000000000111000101011010101011010110000000
000010000000000001000010001011111111100111010000100000

.logic_tile 10 24
001100000000010001100000000000000000000000000100000001
000000000000100000100010000011000000000010000011000000
011000100000001111000000000001011101010100000000000000
100001000000000011000000000000101010001000000000000000
000000000010000000000011100000001100010000100100000100
000010000001010000000011101111001110010100000000000000
000000000001001000000011100001000000000001000000000000
000000000000001011000000001111101011000010100000000000
000010100000010001000000000001011001010111100000000000
000001000000100011000011111011001011001011100000000000
000000000000001011000000000001001011010000100000000000
000001000000000101000010000111111110000000010000000000
000000000000101101100111011011100001000011100000000010
000000100011010101100110101011001111000010000000000000
000010001000101000000110100001100000000000000111000000
000000000000000011000000000000000000000001000000000011

.logic_tile 11 24
000000001011011000000010100001111110101000010000000000
000100000000100101000110110111011010000000100000000000
011001000010000001100000001011101100000110100000000000
100000000000001011100000001101101101001111110000000000
110000000001010111100010110101101011010111100000000000
010000000000000101000011100011101110001011100000000000
000010000010000000000110110000011101000000000000000001
000000000000000000000011111111001100000000100000000000
000001000100100011100010010101101100010111100000000000
000010100000001111100011110011101011000111010000000000
000000100000001011000000001001011010011101010000000000
000001000000001101100010010111011011001001010000000000
000000001010000111100010110000001001000000000010000000
000010000100000000100010101111011000010000000010100110
000000001010000111000000000001000000000000000100000000
000010000000010001000011110000100000000001000000000000

.logic_tile 12 24
000000001110110011100111100011000000000000010000000000
000000000110110000000111111101101010000000000000000000
011000000010001101100110000001101100101111010000000000
100000000010001011000111110111111011010111110000000000
010000000100010011100110101011101010000010000100000000
000000000000100111100010001111000000000000000000000000
000010000000000001100000010001011000010000100000000000
000001000000000000000011100001101001010000010000000000
000010100000000001100011111001101101011001110000000000
000001100000001111000011100101101101101001110010000001
000000100110000011100000000001111101010111110000000000
000001000000100001000011100111101110101111010000000000
000101000000000000000000010111011011101111110000000000
000000001010001111000011110011111001010110110000000000
000001001110001001000011111111111001101011100000000000
000000000000000111000011100001011111010110000000000100

.logic_tile 13 24
000000000000000000000110100000001000000000100100100000
000000000000010000010000000000011100000000000000000000
011000000000101000000000011111100000000010100000000100
100000000000011111000010101011001011000001000000000000
010000100010000011100011001011011100111110000000000000
110001001100000001000111110101101010111111100000000000
000000000000000011000111000101101101110111110000000000
000000000000000000000110100101011100110001110000000000
000000100010011111100111101111011011011101000010000101
000000000000000011100011101001111101111101010000000000
000001000000001111100110110111111000010100100000000000
000000100110000111000010000000001110000000010000100000
000010001000000111000000001111111100000111110000000000
000010000000000101100010010101001110011111110000000000
000000000000000101100000000011111010001001000100000000
000000001010000001000000000011010000001110000000000001

.logic_tile 14 24
000000000000001101000000010000000000000000000100000000
000000001010000111000011110011000000000010000000000000
011000000000000000000011110111100000000000100000100000
100001000000001101000111010001001011000001110000000000
000000000000000011100111001000000000000000000000000000
000000001010000000010110111001001000000000100000000000
000000000001000000000111100001001010000000000000000000
000000000000000000000011110000010000001000000000000000
000010100000001111000000001000001111010000100000000000
000101000110000011100010010111001000000010100000000001
000000000000000101000000001001001010101111000000000000
000000000110000000000000001001101100000111000000000000
000010000000001000000000000111101111000000100000000000
000001000111010101000000000000101011001001010010000000
110000000010000111100000011101101101010010100000000000
000000000000000000100010101101111100010000000000000000

.logic_tile 15 24
000000100010000000000110111101111111100110100000000000
000011000000000101000010100001011111101001010000000000
011000000000100000000010101111101000111001100000000000
100001000110000101000000000111011110110110100010000001
000000000010001000000011100001101111010100100000100000
000000000000000001000100000000111100000000010000000000
000000000000011001100000000111001100000010000000000100
000010000110000111000000001111000000000011000000000000
000100001000100001100000010000001010000100000100000000
000110100111010101000011010000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000010001100000000000001100010000100000000000
000000000000001001100011111011001011000010100000000000
110000000000101101000011110101111110100001010010000000
000000000000010001000111000111001001111011110010000000

.logic_tile 16 24
000000000000000000000000000101011101000010100000000000
000000000000000101000000000000001001000001000000000000
000000100000001000000110101001000000000010000000100000
000001000000000001010010111011001110000011000000000000
000001000000001111100000001111001100110110100000000000
000010100000000111100010100001111010101001000000000000
000001000000001000000111000111100001000010100000000000
000010000000000111000110100101001001000000100000000000
000000100000000000000110100000001011010110000000000000
000000000010010000000010100111011011010000000000000000
000010100000000011100111101000001111000010100001000000
000101000000000000100000001011011011000010000000000000
000001000000110011000010111101111110000100000000000000
000000000000010101100011111111000000001101000000000100
000000000000001001000110001011000001000001000000000000
000000000000001011100110001111101001000011010000000000

.logic_tile 17 24
000000000000000000000000000001101000001100111110000000
000010100001000000000010010000000000110011000000010000
011000000000001011100000000001101000001100111100000000
100000000110001001100000000000000000110011000000100000
010000000000000111000000000011001000001100111100000000
010000001111010000100000000000100000110011000001000000
000000000000000001100000000000001001001100111100000000
000000001100000000100000000000001110110011000000000000
000000001000100000000110000000001001001100111100000000
000000001100000000000100000000001010110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000001000000
000000001010000001100111000000001000001100111101000000
000000000000010000100100000000001111110011000000000000
000000000001101000000000000101001000001100110100000000
000000000000001001000000000000000000110011000000100000

.logic_tile 18 24
000000000000000000000111111000001000010100000000000000
000000001010000000000010010101011100010000100000000000
011000000000000001100000000111011011000000100000000000
100100000000000000100000000000101101101000010000000000
000110000100000000000000011111101110001101000000000000
000100000000000000000011000101010000001000000000000000
000000000000001111100000001000001111000110100000000000
000000000000001011000000000001001111000100000001000000
000001000000000011100111000000001010000100000110000000
000010000000000111000000000000010000000000000010000100
000000000000001000000011100001001110000110000000000000
000010101101000011000000000111100000001010000010000000
000001000000001111000111010011001101010000000000000000
000000000001001011000111000000011010101001000000000000
110000000000001000000000011011111010001001000000000000
000000000000001011000011010101000000001010000000000000

.ramt_tile 19 24
000000001000000000000111100001101110000000
000000000001010000000100000000010000000000
011000000000001111000000000101011110000000
100001000000001111000000000000010000010000
110000100000000111100111100111101110000010
110000001000001001100000000000010000000000
000000000001000011100000001001111110000000
000000001110100000000011001011010000000000
000000000111010000000000010111001110000000
000000001100100000000011001011010000000000
000010000000001000000010001011111110000000
000000000010001111000000001101010000000000
000000000001001000000111011001001110000000
000000000000100111000111010111110000010000
010000100000011111000011100101011110000000
110001000000100011100000000101110000010000

.logic_tile 20 24
000000000000000101000000000000000000000000100100000000
000000001010000111100010100000001001000000000000000000
011000001000101101000010101001111110001101000000000000
100000000001010111100000001001000000000100000000000010
000000000000010000000011010001101011000110100000100000
000000100000100101000011110000001111000000000000000000
000000000000000000000000000000001100010000000000000000
000000000000000000000000000000001100000000000000000000
000000000001011001000000010111011101101101010000000101
000000001010000111100011111111001101011101010000000000
000000000000000001000110011101001100100110100000000000
000000000000000000100011111011111011101001010000000000
000000000000001000000110000001001011010000000000000000
000000000100000001000000000000001000101001000000100000
110000000000000101000111111001000001000011010000000000
000001000000100001000110111111001110000010000000000000

.logic_tile 21 24
000000000000010000000111100000000000000000000100000000
000000001110100000000010110011000000000010000000000000
011000000010000001100000010111011101111000100000000000
100000000000001101000011101001101000111001110001000001
000000000000000000000000010000001101000100000000000001
000000001110000000000011011001001010000110100000000000
000000000001010101100000001000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000010000000001111000000010011101110000000000000000000
000001000000001001100010010000010000001000000000000000
000000000000001111100110000000011010000100000100000000
000000000000000001100100000000000000000000000000000000
000000000000000000000011101011000000000001000000000000
000000000001000000000010000001001101000011100010000000
110000000000000000000000001000011000000000000100000000
000000000000000000000000000101011011000010000000000110

.logic_tile 22 24
000000000000001000000111000000001000010000000000000000
000000000000000111000100000000011000000000000000000000
011000000000000000000000010000011100000100000100100000
100000000010000000000011110000010000000000000000000000
110000000001001000000110100000000000000000000000000000
010000000100100001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000001100000000010010000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001101010110100010000000000
100000001010000000000000000011111010111110100001000100

.logic_tile 23 24
000000000000000000000000011101000001000001110000000000
000000000000000000000011011001101011000011110000100000
011000000000000000000010100011111010001101000000000000
100000000000100000000111101101110000001111000000000100
010000000000000000000011010000000000000000000000000000
010000000110000000000011110000000000000000000000000000
000000000010000000000010000000001110000100000100100000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000100000100000001
000000000000000001000010000000010000000000000000000010
000000000000000111100000000001100001000000000000000000
000000000000000000000000000000101100000000010000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000011

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000011000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000011100000100000110000000
000001000000000101010000000000010000000000000000100000
011000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000100000000010000000000000000000000000000000
110000001011000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000101011111100001010000000000
000000000000000000000000000001111001101000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 3 25
000100000000000000000000000000000000000000000000000000
000100000000000001000011010000000000000000000000000000
011000000000000000000000000000000000000000100100100100
100000000000000000000000000000001100000000000000000110
010000101100000011100000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000001000000000000000111100000
000000000000000000000000000000000000000001000001000000
000000000000000011100000000000001010000100000100000000
000000000000000000100000000000010000000000000000100000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000001
000100000001000000000000000000000000000000000101000010
000100000000000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000101000000000001100011001001011010110100000000000000
000010100000000000100010110101011101111100000000000000
011000000000001101000011100001111000010000110000000000
100000000000000101000111101111101110000000100000000000
010000001100001011100111100011011000001101000000000000
010000100000000111000111101101000000001000000000000000
000010100000000001000110010000000000000000000100000100
000001000001011001000011111001001011000010000000000000
000000000000100111000000010000011010010000000000000000
000000000011010001100010010101001011010110000000000000
000000000000010000000000010101100001000000100100000000
000000000000000000000011110000101001000000000000100000
000000000000000001100000010101000000000000000100000000
000000000000100011000011110000001110000001000000000100
000000000000000000000000001011101100010000110000000000
000000000000000000000010001111101110000000010000000000

.logic_tile 5 25
000001000000010111000000000000000001000000100100000000
000000001001000111100000000000001001000000000000000100
011001000000000000000011110000011010000100000100000000
100010000110000000000111000000010000000000000000000000
010001000000000001100011101011111000101000010000000000
110010100010000000000000000111111010000000010010000000
000000100000010000000111001011101111101001000000000000
000001000000100000000000001011001001010000000010000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000001011001000000010010001000000000000000110000000
000000000000100001000011000000000000000001000000000000
000000000000000001000111101001001100000010000000000000
000000000000000000100100001011010000001011000000000000
000000000000010001100000000000000001000000100100000000
000000001101101111100000000000001110000000000000100000

.ramb_tile 6 25
000001000000001001100000001000000000000000
000010110000000011100000000111000000000000
011001001100000000000000011001000000100000
100010000001010111000010110011000000100000
110000001100000000000110000000000000000000
010000000001000000000110011111000000000000
000000000000010001000000001001100000000001
000000100000000000100000001111000000000000
000000001010000001000000001000000000000000
000000000000100000100010001111000000000000
000000001010000001000000000011100000000011
000110000000001001000000001101000000000000
000010001010000000000010000000000000000000
000001000000000000000000001101000000000000
010001000000000001000010000001100000000001
110010100000000000000011110001101100000000

.logic_tile 7 25
000000000000000101000011100000000000000000100101000100
000000000001000000000010000000001001000000000000000100
011000000000001111000010000000001110000100000100100110
100000001110000111000111110000010000000000000000000000
010000000000000000000011100001000000000000000100100000
110000000000000000000110000000000000000001000000000000
000000000000000011100000000000011010000100000110100000
000000000000000000100011110000000000000000000000000000
000000000001010000000000001001111101111001010000100000
000000000010000000000000000111101001111111100000000000
000010100000000101100000000111111001101101010000000000
000011100000000000100000001101001011111101110001000000
000010000000000000000110100000011000000100000100000101
000001000000000000000100000000000000000000000000000000
110000001000100111000000000000000000000000100100000010
000010100000010000100000000000001001000000000011000000

.logic_tile 8 25
000001000110001000000111101111001101110110110100000000
000000000000001111000111111011101000110100010001000001
011000000000101111000011110001111110101011010100000001
110000001110011111100011111011101111100111010000000000
110000000000000111100011100001100000000000000000100000
010000000000000001000110001001101010000010000010000000
000000000000001001000011100111000000000000000100000000
000000000000001011000111100000100000000001000000000001
000001000000000111100111111101101000101001110000000000
000110000001010000100111100101111110111110110000000000
000001000000000111000010010001000000000001000000000000
000000000000000000100010101101001010000001010000000000
000000000000000001000110010011111000000010000000000010
000000000000000000000110000000000000000000000001000000
110000100001010001100000001101101011110110110010000001
000000100000100000000000001011111010101001110010000100

.logic_tile 9 25
000000000000001000000010000001100000000000001000000000
000000000000000011000000000000000000000000000000001000
011000101000001111000011100101100001000000001000000000
100001000110101001000000000000001101000000000000000000
010001000000000011100011100001001001001100111000100000
110010000000000000100100000000101010110011000000000000
000000000001101001000000000101101001001100111000100000
000000000000100101000000000000001001110011000000000000
000101000000000000000000000000001001001100110000000000
000110000000000000000000000101001010110011000000100000
000000001010010000000010000000011111000000100100000100
000000000000100001000000000000011010000000000000000000
000000000000000000000000001000001110000000000000000000
000000000000000011000000000001001000000110100000000000
000000000100101000000110100011100001000000000100000100
000000000000010101000000000000001110000001000000000000

.logic_tile 10 25
000000000000001101000000010000011100000000000000000000
000010100000000011100011110101011000000110100000000000
011000000100001111000111111011100001000011110010000000
100000000000001111000111110011001001000011100000000000
010000000010001001100111101101011100010000000100100000
010000000000001111100110100001001101000000000001000000
000000000000000111100000000001111111110000010000000000
000000000000000111000000001101111000010000000000000000
000001001000001000000011100001011110011100000000000000
000010100001010101000011100011001011000100000000000000
000000000000000101100010001101100000000010000010000001
000000000010001111000000000101000000000000000000000000
000001000000001000000010000111011110001000000000100000
000000000000000111000000001111010000000000000000000110
110000000000001001000010100111101101010000100000000000
000010100000001101000010111011001110100000100000000000

.logic_tile 11 25
000000000000000111000000011011011110100000000000000000
000000000000000000100010011111111100000000000011000010
011010000000010000000000001011101010111101010000000000
100001100100101001000000001101111000111001110010000000
110000101100000000000111111000000000000000000100000000
110000000000000000000111000001000000000010000000000000
000000000000100000000000000000001000000100000110000000
000000000000000000000010100000010000000000000000000010
000000000000100000000010000000000001000000100100000000
000000000001010101000000000000001110000000000000000000
000000000100100000000010110111101111011100000000000000
000010000000010000000011011011101111010100000001100000
000000000001001101000010000011101100000001000000000110
000000000000101001000100000011110000000000000011000010
000001101001000111100010100000000000000000000001000000
000000000000110000000010000111001011000010000010000010

.logic_tile 12 25
000000000001000011100010010101111001000000000010000000
000000000000100000100111011101111101000100000000000101
011010100000001111100010100111011000000000000010000000
100001001000000101100110110000100000001000000010000011
110000001010000000000111001011001101111111110000000000
010000000000000000000100000101101110110111110000000000
000001000000000001000110100111101111000000000110100000
000000100111011111000011100000101100100000000010000011
000000000000001001000010010011111001011111100000000000
000000000000000111000010000011101100101111100000000000
000000000000001101000010011000000000000000000010000000
000001001010001011000010101111001111000000100000000000
000000000000000101000110010101101001110110100000000000
000000000000001111100011101001011001110100010000000000
110010100000000111100111010000011010000110100000000000
000000000001010000000111010001011110000100000010000000

.logic_tile 13 25
000000000000000000000010111101101011011001110010000001
000100000000001001000010001001011011010110110000000000
011001001010000001110000010111000000000001000010000000
100000100000000000000011010011100000000000000000000000
010000000000000000000111000000001100000110100000000000
010000000000000000000110100000011011000000000000000000
000000000000101111100010000101111100110110110000000000
000000001111000101100100001111001110111010110000000000
000000001110000001000010100111111100010100000000000001
000010000000000001000100000111111100100000010000000000
000000000000000001000111000111101101011111110000000000
000000000000001111100000000111001100001111100000000000
000000000000001101100010000000001100000100000100000000
000000000000000111000010010000010000000000000000000000
110001001000100001000000011001011010011101010010000010
000000100001000000000011100001011001101101010000000000

.logic_tile 14 25
000000000000001001100010010001001101000110100000000000
000000001110000111000011110000101011000000000000000000
011000000000000011000000010101000000000010000000000000
100000000000000000000011000101100000000000000000000000
000000000000000001100011100101101100000110000000000000
000000000001010101100000000011000000000010000000000000
000000000000000101000111100101100000000000000100000000
000000000010001111000011110000000000000001000000000000
000001000110000111000000000000001100000110100000000000
000010000000000101000000000001001010000000000000000000
000000000000000001000000001001101111000001110000000000
000000001010000000000000001101101100000000010000000001
000000001010000001100000000000000000000000000000000000
000000000000000000000000001101001001000000100000000000
110010000010000101100000001111101000001000000000000001
000000000000000000100000000001011000001101000000000000

.logic_tile 15 25
000000000100000000010111110011011101100011110000000000
000000000001010000010110010011101101000011100000000000
011000000100000001000000000011011000000000100000000000
100000000000000000100011110000111110000000000000000000
000000000001010101100110100111100000000000000100000000
000010100000100000000000000000000000000001000000000000
000010100000000000000111110001000000000000000100000000
000001000110000000000010100000100000000001000000000000
000011101010000101100111111001001100001101000000000000
000011000100001111100110000011101010000100000000000000
000000000000001011000010001101011010100001010010000101
000000000000001101000111100001111111111011110000000000
000001000000111000000110010011100001000000100000000000
000010000000101001000011111001101110000001110010000000
110000001000000101000000001111011011101001110000000001
000000000100000011000000001101111000011001110000000001

.logic_tile 16 25
000010100000010101100000001111011100000011010000000000
000011000000100000000011111011001001000001000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000010110011000000000010000000000000
000000000100100001100000000000001100010000000000000000
000000000000010000000010100000011101000000000000000000
000010100000001001100000001011000001000001100000000001
000010100000101011000010010111001100000010100000000000
000010000001010001000011111000011111010100000000000000
000001100000100001000011011011011110000110000000000000
000000000001000111000000010000011100000010100010000000
000000000000111101000011100001001101000000100000000001
000001001110100000000000010101101111101001000000000000
000010000001001101000011100101111010111111100000000011
110010100000000101000000010001100001000001100000000000
000010000000000101100010101101101010000001010000100000

.logic_tile 17 25
000000000100000111100111100101111110000010000000000000
000000000110000000100100000011111011100001010000000000
011000000000001111100110000111011001101001010010000100
100010000000000011100011110001001001110110100011000111
110001000000000000000011111011000001000010100000000000
110000000000001101000110101101001001000010010000000000
000001000000100101100010010101001100000010110000000000
000000101100010101000110101011101010000000010000000000
000000000000000111000110111101011111111101010000000000
000010000000010111000010101011101010101110000000000101
000010100000001000000000010111101101100010110000000000
000001000000001101000011001001111010000011110000000000
000001000001010011100111011001101110000111000000000000
000010100010000000100011001001010000000010000000000000
000000000011001000000010010011100000000000000100000000
000000000000000101000110100000000000000001000000000000

.logic_tile 18 25
000001000000000000000110001011100001000000100000000100
000000001110001111000100001001001111000001110000000000
011000000000001001100000010001101010000100000000000000
100000000000000101100011000000101110101000010000000010
000000000000000101000000001000001110000110000000000000
000000000000010000100010110111011111010100000000000000
000000001110001101000000000001011010000110000000000000
000000000000001001100010110000001001000001010000000000
000000000000000000000010000000000001000000100100000000
000000001110000000000100000000001001000000000000000000
000000000000100111000000001001000000000011100010000000
000000001101000001000000000001001101000001000000000000
000000001011010000000111110101111010000010000000000000
000000000000100001000010110001100000000111000000000000
110000000000000111000110000001111100000101000000000000
000000000000000000100000001101000000000110000000000000

.ramb_tile 19 25
000000100000000111100000000111111000000001
000000010000000000000010000000110000000000
011000000000000000000011100101001110000000
100000000000100111000000000000100000010000
110000000000000000000111100001011000001000
110000101000000000000000000000010000000000
000000000000000000000000000001001110000000
000000000000000000000000000011100000010000
000000000000001001100000011011111000000000
000000001100100011100010011011010000010000
000000000000010111100110011011001110000001
000000000000100111000110011011000000000000
000010100000001011100011110111011000000000
000011100001001001000011001011110000010000
110000000000000000000000000001101110000000
010001000000000000000010000111000000000000

.logic_tile 20 25
000001000001010101000000000011101100000110000000000000
000010000000001111100000000000001100000001010000000000
011000000000000000000000000011111000000010100000000000
100000000000001101000010110000111110000000010000000000
000000000000011000000000001101111100100110100000000000
000000000000100001000000000011011000010110100000100000
000000000000001111000011101000000000000000000100000000
000000000000000011000010011111000000000010000000000000
000000000000001101000110001000011111010000100000000000
000000000000001001000000001101011000000010100001000000
000000000000101111000011110111111110000010000000000000
000000000000001111100011010111101010010110000000000000
000010001001011000000000001011011010000101000000000001
000001000000100101000000000101110000001001000000100000
110000000000000111100111010000011111000100000000100000
000000000000000000100110110001011111000110100000000000

.logic_tile 21 25
000000000000000001100010111101001101111001100000000000
000000000100001101000110101111011101111001010001000000
000000000000000000000110000011001110010100000000000000
000000000000000000000110111101001110100000010000000000
000000000000000101000000010000011100000110000000000000
000000000000000101000011100101001000000010000000000000
000000000000000000000110001111100000000001000000000000
000000000000000000000000000111000000000000000000000000
000000000001001101000110000011101001000010100000000000
000000001110101111000000000000011100000001000000000000
000000000000001001000000011001100001000010100000000000
000000000000001001000011000011101001000000100000000000
000000000010001011100000000001001111010110000010000000
000000000000001011000011101001011011101010000000000000
000000000000001001000111100000000000000000000000000000
000000000000001101100100000011001011000000100000000000

.logic_tile 22 25
000000000000000000000000000000000001000000100100000100
000000000000000000000011100000001000000000000000100000
011000000000000000000011100111100000000000000100000001
100000000000001001000000000000100000000001000000000100
010000000000000000000000000000001100000100000100100000
010000000000000000000000000000000000000000000000000000
000000100000000000000000010000000001000000100100100100
000000000000000000000011100000001001000000000000000000
000000000000000011000000010000011110000100000100000100
000000000000000000100011100000000000000000000000000010
000000000000000000000011001000000000000000000100000000
000000000000000000000100001101000000000010000001100000
000000000000000000000000000011100000000000000100000010
000000000000000000000000000000100000000001000000000000
110000000000000000000110100011000000000000000100000010
100000000000100001000100000000100000000001000000000000

.logic_tile 23 25
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000001
100000000000000000000000001001000000000010000000000110

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000001100100001100110010000000000000000000000000000
000000000001010000100111100000000000000000000000000000
011000000000001000010011100001101100000010000000000000
100000000000001011000000001001001000000000000000000000
010000000000000000000010000011011101101001000000000000
010000000000000000000000001101001010011101000000000000
000000000000000001100000011001111010010000100000000000
000000000000000000100010011101001000000000100000000000
000000010000000001100000001000000000000010000100000000
000000010000001001000000000011000000000000000010000000
000000010000001001100000000011001111000110000000000000
000000010000000001000000001001011001010110000000000000
000100010000100000000110000000000000000000000000000000
000100010001010000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000001000000000101000111010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
011000000000000000000000000000000001000000000000000000
100000000000000000000010100111001010000000100000000000
010100000000000000000000010000000000000000000000000000
010100000000000000000010100000000000000000000000000000
000000000000001001000111000000000001000000100101000000
000000000000000001000100000000001101000000000000000000
000000011111000000000000001001001001010000000000000000
000000010000000101000000001101011001000000000000000000
000010010000000000000010100000001101000110100000000000
000001010000000000000000000000001101000000000010000000
000000010000101000000000001111101011111110110000000000
000000010001011011000000000101011110110110110000000000
110000010000001101100000000000000000000000000000000000
100000011010001001000000000000000000000000000000000000

.logic_tile 4 26
000001000000100011100111000000001100000100000100000000
000000100001000101000000000000010000000000000000000001
011000000000000000000000000011011100000000000000000000
100000000000001001000000001001101000001000000000000000
110000000000000101100000000101101100010011110000100010
110000000000000000000000000111101000110011110011100101
000000000000000111000000010000000001000000100100000100
000000000000000001000010100000001110000000000000000000
000000010000001101100110101111111011000001010000000000
000010010000000101000010001111101110000110000000000001
000000010000000111100000001101011010001000000000000000
000000010000001001000000000011000000000000000000000000
000100010000000001100111100000000001000000100100000000
000101010100000000000100000000001000000000000000100000
000010110001011011000110100000001100000100000100000000
000000010000100101000110010000000000000000000010000000

.logic_tile 5 26
000001000000000011100000010111100000000000000100000000
000000101100000000100010100000001101000001000000000000
011001000000001000000000000000011100000000100000000000
100010000000000111000000000000011100000000000000000001
010001001110000001100000011001001101010100000000000000
010010100000000000000010110111001101100100000000000000
000000000000000001000111110101100001000000000100000000
000000000000001111000111110000101111000001000000000000
000000010001110001000000010000011011000110000100000000
000000010011010111100010000101001000010110000000000000
000000110000000111000111000101111101010110110100000010
000010110000000000000011101111011100000000010000000000
000000010000001000000000000101011101000001000000000000
000000010000001101000010000011111101010010100000000000
000000010000000111000000011000000000000000100110000000
000000010000000011100010001101001110000000000000000000

.ramt_tile 6 26
000000000000000111100111011000000000000000
000000010110000111000011011011000000000000
011000000000000000000000001111100000000000
100000010000000000000000000011000000110000
010000001100100000000011100000000000000000
110000000000010000000000000001000000000000
000000000000000111000010001101100000000000
000000000000000000110100001111000000100000
000000010000000000000000000000000000000000
000000010001000111000000001001000000000000
000000010000000111100000000111000000000000
000000010000000001000011111001000000100000
000000010000001001000000000000000000000000
000010110000101101000000000011000000000000
110000010110000101100000010101100000010000
010000010000100000100011000001101110000100

.logic_tile 7 26
000000000000000111100111100000001101001100110000000000
000000000000100000000000000000001111110011000000000001
011000000000000000000000000011101100101101010010000000
100000000000000000000000001001011100010110110000000000
110000000000000011100000001001001110111111100000000000
110010100000001111000011000111001010111101000001000000
000000000000100011100011100000000000000000000100000000
000000000001000000100000001101000000000010000000000000
000000010000001001000011100001001011111001110000000000
000000010000000011000011000011001010111110100001000000
000000010000001000000111100000000000000000000110000000
000000010000001011000000001101000000000010000000000000
000000110000001000000010000011000001001100110000000000
000000010001000011000000000000001111110011000000000010
000000010000000101100011000011011011000001010000000000
000000010000000000000000001011011101001001000001000000

.logic_tile 8 26
000000000001000000000000000000000000000000001000000000
000010100010000000000000000000001100000000000000001000
011000000000000011000000010000000000000000001000000000
100000000000000000000011010000001110000000000000000000
110000001000100000000000000000001001001100111000100000
110000000000010000000011110000001110110011000000000000
000000000001000111100110000011001000001100111000100000
000000000000000000100000000000100000110011000000000000
000000010000010000000010100011101000001100110000000010
000100010000000001000010000000000000110011000000000000
000000010000000001000010000000000001000000100100000000
000000010000001111100100000000001000000000000000000000
000000011010001000000111001111101011100000000000000000
000000010000000111000000000011011011000000000001000000
000000010110001011000000000001111011000000000000000000
000000110000000101000000001011101101000001000000000000

.logic_tile 9 26
000000000010001111000010100111111110101001110000000000
000000000000001011000110011001101101111110110010000000
011010000000001101000000001101001100111101110010000000
100001000000000001100011110111101100111000110000000000
010000100010101101000111111000001101000110000100000000
000000000001010111100111011101011010000110100000000000
000000000001000001100111100001100000000000000100000001
000000001010000000000100000000100000000001000000000010
000001010000000001000011110001111100000010000000000000
000010010001000111100110110111011010000000000000000000
000000010000000111100011100111011110001111000000000000
000000011000000000100110000001111010001110000000000000
000000010000000101100011101111001000001110000100000000
000000010000000000000110000001110000001111000000000000
000010011010001000000111011001011100000010000000000000
000001010000000011000110110011011011000000000010000000

.logic_tile 10 26
000000000111010000000000000011001101100010000000000000
000000000000101001000000000101101011000100010000000000
011000000000000001100000000001100000000000000110000010
100000000000000000000011000000100000000001000010000000
010000000000101001000110100000000001000000100100000001
100000000000011111000000000000001010000000000000000010
000000000000001011100010000000000000000000100110100000
000000000000001011100011110000001010000000000000100000
000000010000001001100010100001111100100010000000000000
000000110000010001000100000001001011000100010000000000
000000010000000101000000001000000000000000000100000000
000000010000000000100000001101000000000010000011100001
000000010000000101000000001000000000000000000100100000
000000010000000000100000000111000000000010000000000011
000000010000001011100000001011001111100000000000000000
000000011001000001000000000101001110000000010000000000

.logic_tile 11 26
000000000000000011000000001000011101000000000000000000
000000000000000000000011100111001001000010000000000000
011000000000001000000011100111111100000000000000000001
100000100001010001000010100000010000001000000001000000
010000000000000111100000000101100001000000000000000000
010011000000010000000000000000101100000000010010000000
000010101110000000000000011011011101011111100000000000
000000000000000111000011101001001010010111110000000000
000100110000000000000110000001011000110110110000000000
000000010000001001000000000101011100110101110000000000
000000010000100111100010011001101110011101000001000000
000000010001000111000011001111001101111110100010000000
000000010000000111000000000000011100000100000100000000
000000010000000000100000000000010000000000000000000100
000010110000010001100000000000000001000000100100000000
000010010000000001100010000000001110000000000000000000

.logic_tile 12 26
000001000100100000000010100011000001000000000100000000
000100000001011101010011110000101110000000010000000000
011000000000100000000000001111001111000000010010000000
100000000001010000000010111101011111000000000000000001
010000001000011000000111000111011101000000000100000010
010000000000100101000000000001101001001000000000000000
000000000001000001000000000000001010000000000010000000
000000000000000000000010100101011100000110100000000100
000001010000100001100110010011101101000110100000000000
000000110101010000000010000000011010101001010000100000
000001010000100001100000001000000000000000000100000000
000010010001010000100000000011000000000010000000000000
000010110000000111100010010000001001000010000000000000
000001010000000000100011010000011111000000000010000000
110001010000000001100111010011000000000000000100000000
000000110000000000000111000000101101000000010000000000

.logic_tile 13 26
000000000010000000000011101000001100000000000100000000
000000001110000000000000000111010000000100000000000000
011000000000100111000000000111101010000010000010000000
100000001111011011100011110000100000000000000000000000
010001000000000001100010001111101100001101000000000000
110000000010100000100000000101001010001000000000000000
000000000000000111100111001000011100000000000010000000
000000000000000000100100000011000000000100000000000000
000000110001000001000111100000011101010000000000000000
000000010100100000000000000000001000000000000010000000
000000010000001111100010001000011100000000000000000010
000000010000001101000110001111011001000100000000000000
000000010000001000000000000011011001010110100000000000
000010011000000101000000000000101101100001010001000000
110001010000000101000110010001111011100000000010000100
000000010000101001100110010111111101000000000001000110

.logic_tile 14 26
000000000111010001100010000000001100000100000100000000
000000000001001111000111100000000000000000000000000000
011000000000000001000000000000000001000000100100000000
100000100000100000100000000000001000000000000000000000
000010100110001101000000000000001011010000100000000100
000001000001001001000000000011001110000010100000000000
000001000000000000000000000000001110010100000000000100
000010000100000111000000001001001010000110000000000000
000000011110000111100110000011111011011111110000000000
000010110101001111000100001111001111001111010000000000
000000010000001011100000000001011100010001110001000000
000000010000000001000000001011101000111001110000000001
000001011110011101000110100111011010001000000000000000
000010010000100111000100001111001010001110000000000000
110010110000000101000010000001000001000000000000000000
000000011000000000000000000000001010000000010000000000

.logic_tile 15 26
000000000011000000000111001001101111110101010000000000
000000000000100000000110101111001101110110100010000001
011000000000001001100000000111011011101001000000000000
100010000000001011100000000111111000111111010010000000
000000001000000000000011100001000000000000000100000000
000010100001000101000000000000100000000001000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000110011101001100111110011001100000100000010000000
000001010000100111100110000000101001000000000000000000
000000010000000111100000010011001101101001000010000000
000000010000000000100011110111101000111111010010000000
000000010000000101100110001011011100000000100010000000
000000010110000001100000000001001110010100100000000000
110001010000000000000110000101000000000000000100000000
000000011000000000000000000000100000000001000000000000

.logic_tile 16 26
000000000000001011100000000000001100000100000100000000
000000101101010001100000000000000000000000000000000000
011000000001010000000010100001100001000000100000100000
100000001100001111000100000001001111000001110000000000
000000000110000101000110010111111011111001010010000000
000000000000000111100011110001001101110110010000000001
000001000000001000000011100111100000000000000100000000
000000100000000101000100000000000000000001000000000000
000001011000000001000000010101101011111001010000000000
000000110000000000000011001101001011111010100010000000
000000010000000000000110010101000001000001000000000000
000000010000000000000111101101001101000011010000000000
000000010000100000000111000001111100000110000000000000
000000011111000101000000001111110000000010000000000000
110000010000001111000000000011011110010000100000000000
000000110000001001000010100000101110000001010001000000

.logic_tile 17 26
000001000000001000000011101011101001111100110000000000
000010000000001011000000000011011101010100110000000001
011000000000000101000000001000000000000000000000000000
100000000000000000000000000111001010000000100000000000
000001001000000111100011111000011000000000100000000000
000010000000000001100010100111001010000110100000000010
000000000000100101000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000001010000000001100110101111001010000001000000000000
000010111110000000000000001111010000001011000000000000
000000010010000001100111010000011011000110100000000001
000010010010001111100010001011001101000000000000000000
000000010100001000000110000000000000000000000100000000
000000010000000101000000000001000000000010000000000000
110000010110000101000011100111001011101101010010000000
000000010000000001000100000011111100011101010010000000

.logic_tile 18 26
000000000110011000000111101101100001000010000000000000
000010001100100101000100000111001011000011100000000000
011001000000001000000110100000011111010010100000000000
100000001110100111000000001101011110000000000000000000
110010101010100000000000000011111101010010100000000000
110001001100001001000010110000011110000001000000000000
000000000000001000000110001011011000000010000000000000
000000000000001111000100001001001111010010100000000000
000000010000000000000111100101000000000000000100000000
000000010000001111000000000000000000000001000000100000
000000010000000111000111000001000000000000000100000000
000000010000000000100000000000000000000001000000000000
000000010111010000000011110000001000000100000100000000
000000010000100000000011110000010000000000000000000000
000000010001001011100111000000000000000000100100000000
000000011000001001100100000000001101000000000000100000

.ramt_tile 19 26
000000001001010111100000000101101010000000
000010001110100000100011010000100000000000
011000000000001011000111100011111010000000
100001000000100111000100000000010000010000
110000000000010111000000000001101010100000
010000001110101111100000000000100000000000
000000100000000000010011111001011010001000
000000000000000000000110010111110000000000
000010010101010000000010010011001010000000
000011010010100000000111100101100000000000
000000110001000011100000001001111010001000
000100010000000111100000000011010000000000
000010010111000000000111101001101010000001
000001011010000000000100001111000000000000
110000010000000011100011100111011010000000
110000010000001001000000000001110000000000

.logic_tile 20 26
000010000000001111000000001001000000000011000000000000
000000000000000101000010010101000000000001000000000001
011000000001010000000111101000011011010100100000000000
100000000010100000000110111101011001000100000000000000
010000001000000101000000010011101011000010100000000000
010000000000001101100011000000011001001001000001000000
000000000000100011100110000101100000000000000100000001
000001001011011001100010100000000000000001000000000000
000000010101010011100111000101011010000000100000000000
000000010001101111000100000000011100001001010000000000
000000010000000111000000001101000000000001000000000000
000001010000000000100000001001001101000011010001000000
000001010100100101100000000011011010000110100000000000
000000111110110000000000000011001110001000000000000000
000000010000000000000000001001000001000010100000000000
000010010000000000000010101111001100000010010000000000

.logic_tile 21 26
000000000000000011100000010011111111010000100000000000
000000000000000000000011111011001100010100000000000000
011000000000000101000000000000000000000000100100000000
100000000000000000100000000000001010000000000000000000
010001000000000111100011110101100000000000000100100000
110010000000000101100110000000100000000001000000000000
000000000000000000000111101011011011010100000000000000
000001001000000000000110000011111101100000010000000000
000000010000000000000010010011000000000000000100000000
000000010000000000000011010000100000000001000000100000
000000010000000111100110000101000001000000100010000000
000000010000000001000000001111001000000001110000000000
000000010000000000000000010101011100000010100000000000
000000010000000000000010011001101101000001100000000000
000001010000001000000000000000000000000000100100000000
000000110000000001000000000000001000000000000000100000

.logic_tile 22 26
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000011011111001110101010000000000
100000000000000000000011011101111101110110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000011100000000011000000000000000100000000
000000010000000000000000000000000000000001000000000000
110000010000000000000000000111000000000000000000000000
000000010000000000000000000000001011000000010000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000101000000000000000000000000000000000000
100000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000001001000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000101000000001000000000000
110000010000000000000000000001000001000000100100000000
000000010000000000000000000000001000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001000000000101100000000000010100000001
000000000000000000000000000101001100000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000010000110000001
100000000000000000000000000011001111000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100001100000010000000000000000000000000000
000000010001010000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000100100000100
000000000000001101000010010000001111000000000000000000
011000000000001101100000000000000000000000000000000000
100000000000000011100000000000000000000000000000000000
010000000000001000000000000001100001000001110000000000
010000000000001011000000000001001000000011110000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000011111011001110100000000000
000000010000000000000011000101101110000110100000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000001001000000000101000000000010000000100000

.logic_tile 4 27
000000000000000000000000000011001011000110000000000000
000000000000100000000000000000011001000001000010000000
011000000000000000000011110011100000000000000000000000
100000000000000000000010110000101110000001000000000000
110000000000000000000110000000001010000100000100000011
110000000000000111000010110000000000000000000000100111
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101001110000000100000000000
000001010000000001100110000111011000000000000000000000
000000110000000000000010011011111011000000010000000000
000000010000000000000000010000011010000100000110000000
000000010000000000000010000000010000000000000000000000
000001011100000000000111010001101110000010000000000000
000000110000001101000011111011110000000000000000000000
000000010000000000000000000011100000000010000000000000
000000010000000000000000001011100000000011000000000000

.logic_tile 5 27
000000000000010000000000000111111111010000000100000101
000000000000000000000000000000101011101001000000000000
011000000000001000000111100000000000000000000000000000
100000000000000001000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000010111110001001000000000101100001000001110000000000
000000010000000001000000000101101110000000010000000000
000000010000000111100000001001100000000000010100000001
000000010000000000100000001001001100000001110000000010
000000010000000000000000000011100000000001010000000000
000000010000000000000000000011001010000010010000000000
000000010000000001100000010000000000000000000000000000
000000010000000011000010000000000000000000000000000000

.ramb_tile 6 27
000000000000010000000000000000000000000000
000000000000100000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000101010000000000000000000000000000000000
000110110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000010100001000000000000000100000100
000000000000000000000000000000100000000001000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000001000000100100000100
000000010000000001000000000000001101000000000010000110
000000010000000000000000000000001100001100110000000000
000000010000000000000011000000000000110011000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001111000000000000000000
011000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010001001100000000000010000101101111000110100000000000
110010000000000000000000000000111100000000000000000000
000000000000001000000000001011101100000010110000000000
000000000000000011000011110101001100000000110000000000
000000010000001011100110101000000000000000000101000000
000000110000000101100100000111000000000010000000000000
000010110000000000000000000000000000000000000101000000
000001010000001111000000001011000000000010000000000000
000000010000000000000111010111000000000000000101000000
000000110000000001000111110000000000000001000000000000
110000010000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000101000000001111111000010111100000000000
000000000000001101100010101011011000001011100000000000
011000000000000111100110000000011110000100000100100000
100000000000000000100100000000010000000000000000000001
010000000000000000000110100101100000000000010000000000
100000000000000000000010000111101001000000000000000000
000000100000000101000000010000000000000000000100000101
000001000000000000100011111101000000000010000010000001
000000011000000000000000010001100000000000000010100010
000000010000000000000010000000101101000000010000100010
000010010000000000000000010000000000000000100100000011
000000010000000000000010000000001111000000000011000000
000000010001000001000000000000011010010000000000000000
000000010000100000000011101001011110000000000000000000
000000010000000000000010001101101010010000110000000100
000010110000000101000100000001011000100000010000000000

.logic_tile 10 27
000000001100000101000000010101111000000000000000000000
000000000000000000000010100000101101100000000000000000
011000000001000001100000010000001110000100000100000000
100000000100100000000010000000010000000000000010000000
010100000000000001000011100000011000000000000010000000
110100000001010000000100001011001001010000000000000010
000010000000000101000000010111111010100010000000000000
000001000000000000000010100011101000000100010000000000
000000011000000001100110110000000000000000100110000000
000000010000000000000010100000001010000000000000000000
000000010000000101000000000001101111100001000000000000
000000010000000000000010011011101110000000000000000000
000000011100000101000110000111011101101011010000000000
000000010000000101000100001111001101000111010000000000
000000010000000000000110001000000000000000000100000001
000000010000001001000000000111000000000010000000000000

.logic_tile 11 27
000000000011010001100111000000001111010100100000000000
000000000000101101110010110000001010000000000010000000
011000000001001000000111100001101011010000110000000000
100000000001000111000110010011101011000000100000000100
110000001110100001000010101011100000000000010000000000
110000000111010000000110110001001011000001000000000000
000000000000000011000011110001001001100010110000000000
000000000000000000100011011011011110010110110000000000
000010110000000001000010100000000000000000000000000000
000001010000000001100000000000000000000000000000000000
000010110000001001100011101101101000111111000000000000
000001010010001111000000001001111101101001000000000000
000000010001011000000111101011101010000000000000000000
000000010000000111000000001101111011000001000000000001
110000010000000000000000000011101100000000000100000010
000000010000000011000000001001001000010000000001000010

.logic_tile 12 27
000000000000000000000000000000000001000000000000000000
000000000000000101000000000111001101000000100001000001
011010000000010001100000000001111111010110000000000000
100000000000101001100010110000111010000000000010000000
110000000100010000000010101111101100001000000000000000
110000100000001101000000001101101101000000000000000001
000000000000001000000011101111111100000000000000000000
000000000000001101000110101101111010000000100001000000
000000010110000001000000010001100001000011110010000000
000000011010000111000011111101001100000011010000000000
000000010000100000000000010001001010000000000100000000
000000010000001001000010100000010000001000000000000000
000000010000001001100111100000001110000000000000000001
000010011110100101100000000111001100010100100000000000
110000010001010000000110110001101111010110100000000000
000000010000000000000011000000001000100001010001000000

.logic_tile 13 27
000010100111001000000000000011000001000000100100000000
000001000001110101010000000000001001000000000000000000
011000000110000101000000011011011110001000000000000100
100000000100000000000010100101000000001101000000000000
000010101100100101100010001111100001000001000000000000
000001100001000101000011100011001110000011100000000010
000000000000001101000000000101101110000000000010000000
000000000000001111100000000000010000001000000010000110
000000010000000001100110000011001010000000000100000000
000000010000000101100100000000100000001000000000000000
000000010000000111100000000000000000000000100100000000
000000010001000101100000000000001011000000000000000010
000000010000000000000011100011011001100001010100000000
000010011100000000000000000001001001100010110000000000
110000010000000011000000001101001011110100010100000000
000000010000001101000000000001101100010100100000000000

.logic_tile 14 27
000000001010000011100010100101101000000100000000000010
000000000000000000000100001011010000001101000000000000
011000000000001000000000010001101010101000110000000000
100000000000101001000011000001011011111100110010000001
000001000000000000000110110000000000000000000100000000
000010000000000000000010001011000000000010000000000000
000001100000001000000000001101011001101000010010000000
000001000000001111000010101111101011111110110001000000
000000011100100000000000001011101110111001010000000001
000000010001000000000010010001011011111001100000000000
000000010000000001100010000001100000000000000100000000
000000010000000000000010100000100000000001000000000000
000000010110000001000000010000000000000000000100000000
000000010000010000000010010111000000000010000000000000
110000010000000000000000011011101110000001000010000000
000000010001010000000010001011100000001011000000000000

.logic_tile 15 27
000000000001010101000010000101011011111001010010000000
000000000000000000000000001101101101111001100010000000
011000000000000000000111000000001010000110100000000000
100000000000010000000000001011001000000000000000000000
000000000110010111100011110001000000000000000100000000
000001000000100000100010000000100000000001000000000000
000000000000000111000010100000000000000000100100000000
000000000000000101000100000000001100000000000000000000
000001010000000001000110101011101000000001000000000000
000010010000000000100000001101110000000111000000000010
000000010000000000000010001000011110000100000000000000
000000010000000000000011111111011000000110100000000000
000000010000000000000110000001001111010100100000000010
000000011110000000000010100000111010001000000000000000
110000010000000000000111011011101111111101010000000001
000000010000000000000110100101111001110100010000000000

.logic_tile 16 27
000000001110000111100111001000001110010100100000000000
000001000010000111000111100011011000000100000000000010
011000000000000111000000000011100000000011100000000000
100000000000000000100000001001101011000001000000000000
010001000001010000000000011000000000000000000100000000
010000100000100000000010001101000000000010000000000000
000000000000000001100011101011011010010000100000000000
000000000000000001000000001011101000101000000000000000
000011010110000000000000001011100001000010100000000000
000011010000000000000010100111001111000010000010000000
000000010000000101100010100000001110000100000100000000
000000010000000001000010100000000000000000000000000000
000000010000000001100000010111111011000010100000000000
000000010000000000100010100000101010001001000000000000
000000010000000001100010101011011110000000010000000000
000000010000000000100010100001111011000010110000000000

.logic_tile 17 27
000001000000000111000110001001011110000001000000000000
000000100000000000100000001011000000001011000000000000
011000000000000000000010100000000000000000100100100000
100000000000100000000100000000001111000000000000000000
110000000000000000000000000011111000000100000000000000
110000000000000101000010110000111101001001010000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000111101101000000000010000000000010
000010010000000001100000011101001001000110000000000000
000001110000000000000010011101111100000001010000100000
000000110000100000000010110111011010000001010000000000
000000010000010001000011110011011011000001100000000000
000010110000000111000111001000001011000110100000000000
000001010000000000100111101111001011000000000000000000
000000110100001000000110100000000000000000000000000000
000000010010101001000000000000000000000000000000000000

.logic_tile 18 27
000000100010000000000000001011101111000000100000000000
000101001100000000000000001101111110010100100000000100
000000000000010000000000011001101101000000100000000000
000000000000001111000011101011111100101000010000000100
000000000000000111100000000111011100000010000000000000
000010100110000000000000000011111110000011010000000000
000000001110000101000010101011001011010100000000000000
000000000000100101000010101011101010100000010001000000
000000010000000000000010101101111100000001010010000000
000000010000000001000010110011111101000010010000000000
000000010000000101000010101000011111000110100000000000
000000010010000101000100001111011101000000000000000000
000000010000100101000110101011101110000000100000000000
000000011100010000000010110001111111010100100000000000
000000010000000101100110011101101100000000100000000000
000100010000000000000110001011011101101000010000000000

.ramb_tile 19 27
000010000001000000000000000001101110000000
000001011010000000000011100000010000100000
011000001100000111100000000101011110000000
100000000000000000000000000000000000010000
010000001000000111000011100111101110000000
110000000000000000000000000000110000010000
000000000001000001000000001011111110000000
000000000000000000000000000011100000000000
000000010001000000000010100111101110100000
000100010000000000000110110111010000000000
000000010000000101000111000001011110000000
000001010000000011100110010111100000000000
000001010000000101000000000011101110100000
000010010100101101100011101011110000000000
110000110000001011100000010101111110000001
010001010000000111000011101011000000000000

.logic_tile 20 27
000010100001000000000000001000011000010010100000000000
000101000000000000000011101011011110000010000000000000
011000000000000001000111000011000001000010000000000000
100000000000000000100000000011101110000011100000000000
010000000000000011100000000000001101000110100000000000
010000000000000000100000000101001011000100000001000000
000010100000000101000010100000000001000000100110000000
000001000000000111100100000000001010000000000001000000
000000011110000111000011111011011000000101000000000000
000000011010000000100011000111100000000110000000000010
000000010000000111100110011101100000000010100000000000
000000010000000000000110101011001100000001100000000000
000000010110000001000000000111100000000000000110000000
000000010000000000000000000000100000000001000000000000
000000010000001001100000010000000001000000100100000100
000000010000001001000011010000001100000000000010000000

.logic_tile 21 27
000010100001000001100010100001011000010000000000000001
000001000001110111100110010000111000100001010000000000
011000000000001101000111100000000000000000000000000000
100000000000001011100100000000000000000000000000000000
010000000000000111000110001101011110101000010010000000
010000000000000000000011111011111110111110110000000100
000000000000000011100000001101000000000010000000000000
000000000001000000000000000111001110000011010000000000
000010010000000000000000000001000000000000000100000000
000001010000000000000000000000000000000001000000100000
000000010000000000000000010000001010010100000000000000
000000010000000000000010101111011000000110000000000000
000000010000000111000000001000000000000000000100000000
000000010000001111000010000101000000000010000000000000
000000010000001000000000011001011000001001000000000000
000000010000000001000011010001000000001010000000000010

.logic_tile 22 27
000000000000001001100111100000001000000000100100000000
000000001110001111000000000000011110000000000000000000
011000000000000000000000000000000000001100110000000000
100010000000000000000000001011001111110011000000000000
000010000000001000000010001011001010110000110000100101
000001000000000001000100001011101011110000010000100010
000000000000000000000011100000000000000000100100000000
000000000000000000000000001001001000000000000000000000
000000010000000111100110001000001100010000000000000001
000000010000000000100000001101001000010110100000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000101100000011000000000000000000100000000
000000010001000000000010001111000000000010000000000000
110000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 23 27
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000101011000000000000000000
011000000000000000000000010001001000001100111000000000
100000000000000000000011110000000000110011000000000000
000000000000000000000110110101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000101000010100000100000110011000000000000
000000010000000000000110000101101000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000101101000001100110000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000001101111011000000000000000000
000000010000000000000000001101011111000010000000000000
110000010000000000000110000000011000000000000100000000
000000010000000000000000001011010000000010000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000111000000010000011010000000100110000000
000000000000000000000010000111001001000010100000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001001110001100110000000000
010000000000001111000000000000000000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000101000000000000011010000000000000000000000000000
000000000000001000000000000000011100010000000100000000
000000000000000101000000000000001010000000000010000000
000000000000001101100000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000001001100000001000011000000000100000000000
000000000000000001000000001011011010000000000000000000
011000000000000101100011101001011000000000000010000000
100000000000000000000111110001010000000001000000000100
010000001110000101000000001001111001000000000000000000
000000000000000000000010001001101101001000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001011010000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000111011110000011000110000000
000000000000000000000010001101100000000111000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000001100000001001011000000001000010000010
110000000000000000100000000001010000000000000000000010

.logic_tile 5 28
000000000000000111100111110111000000000000001000000000
000001000000000000100111110000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011101000001100111000000100
000001000010000000000000000000000000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011010000001000110011000010000000
000000000000000000000000010000001000001100111010000000
000000000010000000000011100000001101110011000000000000
000000000000000101100000000000001000001100111010000000
000000000000000000100011110000001001110011000000000000
000000000000001000000000000101101000001100111000000001
000000000000001111000000000000100000110011000000000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000000100000110011000001000000

.ramt_tile 6 28
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 7 28
000101000000100111000000000000000000000000000000000000
000110100001000000100000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000010010000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000111100000000101100000000000000100000000
000000000001010000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000010000010000000000000000000100000000
000000000000000000000011111111000000000010000000000100
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000011001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000010100000000111100010110111001010100000000000000000
000001000000000000100011111101111010000100000010000000
011000000000001111000000000001001111010000100000000000
100010000001001111000011110000101110000000010000000000
110000000000001101000110011011001001110011000000000000
110000000000001001000110000101111111000000000000000000
000010000000000101000000000000011100000000000110000000
000001000000000000000000000001010000000100000000000000
000000000000100001000010111011011001000001000000000000
000000000001010000000010011001001110101001000000000000
000000000000001111000110110011011001000010100000000000
000000001110000101100011110101101111000011100000000000
000000000000000111100011100000011101010000000000000000
000001000000000000100010100000011100000000000000000000
110000000000101011100010111000000000000000000100000000
100000000000000111000010000011001000000000100010000000

.logic_tile 10 28
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000110000001100010100001100000000000001000000000
100000000000001111000110110000000000000000000000000000
110000000000100101000000010000001000001100111100000000
110010101110010000000011110000001101110011000000100000
000000100000000101010010110000001000001100110100000000
000001000000000000100010000000001101110011000000000010
000000000000000101100110011101000001000000000000000000
000000000010000000000010000101101001000000010000000000
000000000000000000000000011111101010100010000000000000
000000100000000000000010101001001110001000100000000000
000000000001011001000010000000011010001100110100000000
000000000000100101000100000000011110110011000000000001
110001000000000101100000000101111101110000000000000000
100000001000000000000000000011111000000000000000000000

.logic_tile 11 28
000000000111000111000110010001000000000000000101000100
000000000001010000100010000000000000000001000010100100
011000000100000000000110110000000001000000100110000000
100000000000000000010011100000001101000000000001000100
010001000000100000000000001000000000000000000110000100
100010000000010000000000001001000000000010000001000010
000000000000000111000000000101100000000000000110000001
000000000000000000100000000000000000000001000000000010
000000000000000000000010101011111001100000000000000001
000000000000000000000110111011011111000000000011100111
000000000010000101000111000011100000000000000110000010
000000000000000001100110110000000000000001000010100000
000000000000001000000000000001001100110011000000000000
000000000000100111000000001011111001000000000000000000
000000100000010000000011100000000000000000000110000011
000001100000100000000100000111000000000010000000000000

.logic_tile 12 28
000000000000000101000010101001101001010000000000000000
000000000000001001000110101111011000000000000000000000
011000000000001101000000000101101011000110100000000000
100000000000001001100000001101101101001111110001000000
010000000110000101000010100000011000000010000010100101
000000000001000000100010000000000000000000000000000000
000000000000000111000111101000000000000000000110000100
000000000000001101000000000011000000000010000000100000
000000000000000011100000001111001011100000000010000100
000000000000000000100000000101111110000000000011000111
000000000010000111000110110011101001000000100010000000
000000000000000000100010000001111010000000000000100000
000000000000000000000000000011011100111001010000000000
000000000000000000000010001101011010111111110001000010
000001000000000111100110000001000000000000000110000011
000010100000000000000100000000000000000001000000000000

.logic_tile 13 28
000000001010000000000000010001101110010100100000100000
000000000000000000000011010000101011000000010000000000
011000000100001000000111000001001100010100100000000100
100000000000000101000000000000101101000000010000000000
000000000000000000000010100001111111010100100000000100
000000000111000000000111100000111000001000000000000000
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001011000000000000000000
000000000000101101000010101011100000000001000000000000
000010100000000111100000000001001001000011010000100000
000000000010000101000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001001000110000000001100010000000011000000
000000000000000111000011110000001111000000000010100110
000000000000000000000000000000000000000000000100000000
000000000000000000000010101111000000000010000000000010

.logic_tile 14 28
000001000000101101000000000000011011010000100000000000
000010001110010111000011101101001100010100000000000000
011000000000000000000000000101000001000001100000100000
100000000000000000000000000111001100000010100000000000
010000000000000001000111101111100000000000100000000100
010010100010000000000000001101001100000010110000000000
000000001001010000000010100101101110010100000000000000
000000000000100101000100000000111000001001000000000000
000000000000001000000110100101101101010100100000000000
000000000001010101000000000000011011001000000000000000
000000000000001111100010100000001110000100000110000011
000000000000000101100000000000000000000000000010100011
000000000000010001000011100011100000000001100000000001
000000000000100101000100000101101000000001010000000000
000000000000001101100010001111111110000001000000000000
000000000000000011000000000011010000001011000000000100

.logic_tile 15 28
000000001011010111100000010001100001000010100000000000
000000100000100101000011010101101000000010010000000000
011010000000001000000011110111101111010000100000000000
100000000000001111000111110000111101000001010000100000
010000000110000101000000000111100000000000000100000000
010000100000000111100000000000000000000001000000000000
000000000000001000000000001001101100000111000000000000
000000000000000111000011111101010000000001000000000000
000000000000010000000000011101100000000000010000000000
000000000001100000000010000011001101000010110000000000
000000000000000101000110100111011000010100100000000000
000000000000000001000000000000011010000000010000000000
000010001000000001100110000000011101010100100000000000
000001001110000000100100001111001001000100000000000000
000000000000001000000010100001011110010100100000000000
000000000000001001000100000000011000000000010000000000

.logic_tile 16 28
000000001001011000000011101011000000000001100000000100
000000000000100111000000000001001000000001010000000000
011010000000000011100010111000011001010100000000000000
100000000000000111100110000001011101000110000000000000
010000001000010000000011000001000001000001100000000000
110001000000100000000000000011101111000001010000000000
000011100000000111100000001111111110000100000000000000
000011000000000000100000001011100000001101000000000000
000000001100011001100110001000001101010100100000000010
000000001111101001000000000001011010000100000000000000
000000100000000001100110010000000001000000100100000000
000000000000000000000110100000001101000000000000000000
000000001011010001000010001011100000000010000000000000
000000000000100000000000001011001111000011100000000000
000010000000000101000110100111011101000110100000000000
000001000000000000000000000000011001001000000000000000

.logic_tile 17 28
000000001000000101000000010101001100100010000000000000
000000000000001001100011110001101010000100010000000000
011000000000001000000010101000000000000000000100000000
100000000000000111000110110101000000000010000000000000
010000000000111111100000001000000001000000000010000000
010000000001110001000010010011001001000000100011000000
000000000000000001100000000111011101100010000000000000
000000000000000111000000001111011010001000100000000000
000000000000100001100000000111001101100010000000000000
000000101111001111000000000101101101001000100000000000
000000000000001000000000011011011000001100000000000000
000000000000000001000011100111000000000000000000000000
000000000000100001000110010101011000000000000001000001
000000000000010000000011100000010000001000000001100011
000000000000001000000000000101101110001000000000000001
000000000000000011000000000001010000000000000011000011

.logic_tile 18 28
000000000000000000000111110000011001010100000000000000
000000001000000000000110100011001100010000100000000000
000000000000000111000000011011011000001000000000000000
000000000000000111100010101011000000001110000000000000
000001001100100000000000000111101000000100000000000000
000010100000011101000011100000111100101000010000000000
000000001011000000000000000011011110010100000000000000
000000000000000000000010110000001100100000010000000000
000000001010010111100111101101011010000111000010000000
000000000000101001100000001001110000000010000000000000
000000000000001000000111101011101100001001000000000000
000000000000000111000111010111100000001010000000000000
000000000000001000000000000101001101010010100000000000
000000001100001111000000000000011001000001000001000000
000000000000000111100010110001011110000010100000000000
000000000000001111000011100000111110001001000000000000

.ramt_tile 19 28
000000000100000000000011100001111100000000
000000000000010000000011110000010000000001
011000000000000111000000010101011110000000
100000000000000000000011100000010000000000
010000000000000111110111000011011100001000
010000000000000000100100000000110000000000
000000000000000000000011101001111110000000
000000000001000000000000000111110000000000
000000000001001000000111001111011100000000
000000000000100011000000001011010000000000
000000000010000111000111010011011110000000
000010000000000111100011001001010000000000
000000000000001000000000011011111100000000
000000000000000111000011011101010000100000
110000000000000000000111000101011110000010
010000000000000001000000001111110000000000

.logic_tile 20 28
000000000001010001100000000011100000000000000110000000
000001000000100000000000000000000000000001000000000001
011000000000000000000000001111011110000111000000000000
100000000000000000000000001011000000000001000000000000
010010000000000000000011000001011011000100000000100000
110001000000000000000100000000011101001001010000000000
000000000000000000000000000111011110000111000000000000
000000000000000000000011110111010000000001000000000000
000001000000000011100000000101101100000001000000000000
000010001110000000000000001111100000000111000000100000
000000000000000001000111010000011100000100000100000000
000000000110000000000111000000010000000000000000000000
000000000000000111100110000111100000000000000100000000
000000001100001101100000000000100000000001000001000000
000000000000000001100110010000000000000000000100000000
000000000000010000000011110011000000000010000000000000

.logic_tile 21 28
000000000000000000000000000111011001010000000000000000
000000001100000111000000000000011011100001010000000000
011000000000000000000011100000000000000000000000000000
100000000000000011000100000000000000000000000000000000
000000000000001000000111101000011111000100000000000000
000000001100000001000110101101011000010100100000000000
000000000000001000000010100000001010010000000000000000
000000000000000001000100000101011011010010100000000000
000000000110000111000000000011000000000010000100000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000010001000000000001110000000000
000000000000000000000011011101001111000000100000000000
000000000000000000000000010000000001000000100100000000
000000001110000001000010000000001101000000000000100000
000000000000000000000000001000000000000000000100000100
000000000000000000000010000101000000000010000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000010000110000000
000000001100000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000010
000000000000000000000000000000001100000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000011000000100000100000000
100000000000000000000011100101010000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001001000000000000000010
011000000000000000000011110111000000000000000100000000
100000000000000000000110110000100000000001000000000100
010000000000000111100111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000100
000000000000000000000011100001100000000000000100000000
000000000000000000000100000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001100000000000000000001000000000000000100000100
010000000000000000000000000000000000000001000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000111000000000111000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000001000000
000000000000000001000011100111100000000000000100000000
000000000000000000000110010000000000000001000001000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000101000000000010000010000000

.logic_tile 9 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000011100000000111000000000000100100000000
100000000000000101100000000000101101000000000010000000
010000000000001000000010000000000000000000000000000000
010000000000001011000010010000000000000000000000000000
000000000000000000000000000101011100010100000000000000
000000000000000000000000001101111010100100000000000000
000000001110000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000000000000100000000
000000000000000000000010010001000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 29
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000100000000000000000001100000100000110000000
110000100001010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000010100000000000000000000000001111000000000010000000
000000000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000010000000001101000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001111000000000010000000
000000000000000000000011100011100000000000000100000000
000000000000000000000010010000100000000001000000000000

.logic_tile 11 29
000000000000001000000010110101100001000000000100000100
000000000000000011000011010000001101000001000000000000
011000000100000000000000010000000000000000100100000010
100000000000000000000011001111001011000000000000000000
110000001010000000000000011011001101000001000000000000
010000001100000000000011000011101001010110000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000001100000001000010010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010111000010000000000000000000000000000000
000000000000100000000000010001011011010000110000000000
000000000001010000000010000001111100000000100000000000
000000000000000000000000000001011010000100000100100000
000000000000000000000000000000110000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000011000000
011000000000000000000000000001101101000000000100100001
100000000000000000000010100101111101010000000000000001
000000000000001000000010110011100000000000000101000101
000000000000000011000111110000000000000001000010100000
000000001000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000001010000000000010011101110000000000000000000
000100000000101111000011111101000000000100000000000000
000000000000000001100011100000011110010000000100000000
000000000000000000000111110000011111000000000000000000
000000001100001000000000010101000000000000000110000000
000000000000000011000011000000100000000001000010000001
110000000000001000000011100000000001000000100100000010
000000000000001111000100000000001110000000000011000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001011100000001011011011100010000000000000
100000000000001011100000001101011101001000100000000000
010000000000100111000010000000000000000000000000000000
110000000000010000100100000000000000000000000000000000
000000000000000101100110111101100000000001100000000000
000000000000000000100010101111001110000001010000000000
000000001010001000000000000111101110000101000000000010
000000001110001111000000000101000000000110000000000000
000010100000100000000010000001100001000011110000000000
000000000000001111000000001111001000000010110000100000
000000000000000000000000000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000000000000000000000010000011100000100000100100000
000000000000000001000010110000000000000000000000000000

.logic_tile 14 29
000001001010000111000111101000011110000100000000000000
000000100000000000000011110101011110010000000000000000
011000000000001000000111100001011110010100000000000000
100000000000000001000100000000101000001001000000100000
000000001000000101100010000000000000000000100110000001
000000000000000000000011110000001101000000000000000000
000000000000000111000011100111111100000100000000000000
000000000000000000000000001101100000001110000000000000
000001000000000000000000011001001110100010000000000000
000010100001001111000011001101111100000100010000000000
000000000100001000000110011111111100000100000000000000
000000000000000101000010101011110000001110000000000000
000000000000001001000000010001111100000100000000000000
000010100001010001000010000000111011001001010000000000
110000000000000101100010010001101010001000000010000000
000000000000000000000010010111000000000000000010000110

.logic_tile 15 29
000001001100001000000011101000001011010100100000000000
000010100000001111000100001001011100000000100000000000
011000000000000000000110110101100000000000000100000000
100000000000000000000011000000000000000001000000000000
010000000110000001100111110000000001000000100100000000
110000000000100000000111110000001011000000000000000000
000000000000000001000011101111000001000001100000000000
000000000000000000000000000011001001000001010000100000
000001001010000000000000011000011110000110100000000000
000010000000000000000010000111001101000100000000000000
000000000000001011100000000011101010000111000000000000
000000000000000101100010011111100000000001000000000000
000000000000100101100000000001000000000010100000000000
000000000001000000000010001011101000000010010000000000
000000000000000001000000011001100001000000100000000000
000000000000001001000010101001101111000010110000000000

.logic_tile 16 29
000010100000000111100011110000000000000000000100000000
000001101000001001000010011011000000000010000000000000
011000000000001000000110010001111000000010100000000000
100000000000001011010010010000101110001001000000000000
110001000000001000000000000001000000000010100000000000
110010001100000111000000000011101001000010010001000000
000000000000000111100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000001100001000000110000011011110000010000000000000
000001000000000001000010011001100000000111000000000000
000000000000000000000000001000001000010110000000000000
000000000000000000000000001001011000000010000000000000
000000001000001000000011101101001100000111000000000000
000000000000000001000000001001010000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000

.logic_tile 17 29
000001000000000101000011100011111000000100000000000000
000000100000000000100110100000011110001001010000000001
011000100000000101000010110001111010100010000000000000
100000000000001101100011101001111110000100010000000000
000010000000011101000110011111111111110011000000000000
000011100000101111100010000001101010000000000000000000
000000000000001101000111100001111011110011000000000000
000000000000000001100100000111011000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000001101100000000001011110000111000000000000
000000000000000001000000000101100000000001000000000000
000010000000000011100111110001011011100000000000000000
000001000001011001100111001101001111000100000000000000
110000000110001001100011110011101010100001000000000000
000000000000000111100111001101001111000000000000000000

.logic_tile 18 29
000000000000001000000000010000011100000100000100000000
000000000000000001000011100000000000000000000000000000
011000000000100000000000011011101100000111000010000000
100000000010000000000010000101110000000001000000000000
010001000000000000000011100000001010000100000100000000
110010001100000000000110000000010000000000000000000000
000000000000001000000000000011001110000010000001000000
000000000000011011000000001111100000000111000000000000
000010000000000101100000010111001101000010100000000000
000001100000000000000010000000101001001001000001000000
000000000010000011100000010000001001000110000000000000
000001000000000000000010011111011110000010100000000000
000010000000000101000000010000000001000000100100000000
000001000000000000000010010000001111000000000000000000
000000000000000101100111000001011110010010100010000000
000000000000000101000000000000001111000001000000000000

.ramb_tile 19 29
000010100000000000000000010011101010000000
000001010000000000000011100000110000000000
011000000000001000000000000101101110000000
100001000000000011000000000000110000000000
010000000111000000000010000101101010100000
010000000000100000000111100000010000000000
000001000001000000000011101101001110000000
000000000000101111000100000011110000010000
000010001010000000000110010111001010100000
000001000000001111000110010111110000000000
000000000000000001100010000111101110000000
000000000000000000100000000111010000000000
000000001110001001100010110111101010100000
000000001110001001100111111011110000000000
010000100001000011100000010011001110000000
010000000000000000000011001011010000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100100000
100000000000000000000000001111000000000010000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000000
110000000000000000000000000000000000000010000000000000
010000000000001001000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000011110000100000100000001
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110001000000000000000000110000000
100000000000000000000100001001000000000010000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000001100000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 11 30
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100101000000
100000000000000000000000000000001010000000000000100000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101000000000000000100100000
100000000000010000000000000000000000000001000000000000
000000000000000001000000001111101110000100000000000000
000000000000000000000000000011000000000000000000000010
000000000000000011100000001011101110000000000000000000
000000000000000000100000001111001110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110001001100000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000001010000010000100000000
000000000000000000000000000000010000000000001000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000011100000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000010000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000100000000000001000000000000010000100000000
000000000001000000000000000011000000000000000010000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000001001100000000011000000000010000000000000
000000101000000000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000001000000000000000110000001000000000010000010000000
000010000000000000000000000000100000000000000000000011
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001110000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000001010000010000000000001
000000000000000000000000001011010000000000000000000011
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000110100101101000000010
000000000001010000000011110000010000000000
011000000000000111100010000011001010000000
100000000000000111000111110000010000000000
010000000000100111100110100001101000100000
010000000000010000100000000000010000000000
000000000000000111000000000001101010100000
000000000000000001100000000111110000000000
000000000000000000000000001001101000000000
000010100000000111000000000101110000000000
000000000000000011100000001101001010100000
000010000000000111100000001111010000000000
000000000000000000000000011011101000000000
000000001110001001000011100011010000010000
010000000000000000000111100111101010000000
010000000000000000000011101111110000000001

.logic_tile 20 30
000010100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000010
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000000001110000000000000100000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 5 31
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011000
000000000000000100
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000001010000000001
000000000000000000
000000000000000000

.io_tile 13 31
000001011000000000
000000001000001000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000100
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000010000000000000
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$38894$n147_$glb_sr
.sym 6 $abc$38894$n2429_$glb_ce
.sym 7 $abc$38894$n149_$glb_sr
.sym 8 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 9 VexRiscv.reset_$glb_sr
.sym 10 clk12_$glb_clk
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$38894$n7896_$glb_ce
.sym 13 spram_datain11[6]
.sym 15 spram_datain11[2]
.sym 16 spram_datain11[3]
.sym 17 spram_datain01[13]
.sym 18 spram_datain01[10]
.sym 19 spram_datain11[4]
.sym 21 spram_datain01[2]
.sym 23 spram_datain01[4]
.sym 24 spram_datain01[11]
.sym 26 spram_datain01[5]
.sym 28 spram_datain11[0]
.sym 29 spram_datain01[3]
.sym 30 spram_datain11[5]
.sym 32 spram_datain01[12]
.sym 33 spram_datain01[1]
.sym 34 spram_datain01[6]
.sym 35 spram_datain01[7]
.sym 36 spram_datain01[0]
.sym 37 spram_datain11[1]
.sym 38 spram_datain01[15]
.sym 39 spram_datain11[7]
.sym 41 spram_datain01[14]
.sym 43 spram_datain01[8]
.sym 44 spram_datain01[9]
.sym 45 spram_datain11[0]
.sym 46 spram_datain01[8]
.sym 47 spram_datain01[0]
.sym 48 spram_datain11[1]
.sym 49 spram_datain01[9]
.sym 50 spram_datain01[1]
.sym 51 spram_datain11[2]
.sym 52 spram_datain01[10]
.sym 53 spram_datain01[2]
.sym 54 spram_datain11[3]
.sym 55 spram_datain01[11]
.sym 56 spram_datain01[3]
.sym 57 spram_datain11[4]
.sym 58 spram_datain01[12]
.sym 59 spram_datain01[4]
.sym 60 spram_datain11[5]
.sym 61 spram_datain01[13]
.sym 62 spram_datain01[5]
.sym 63 spram_datain11[6]
.sym 64 spram_datain01[14]
.sym 65 spram_datain01[6]
.sym 66 spram_datain11[7]
.sym 67 spram_datain01[15]
.sym 68 spram_datain01[7]
.sym 101 $abc$38894$n6185
.sym 102 $abc$38894$n6175_1
.sym 103 $abc$38894$n6171_1
.sym 104 $abc$38894$n6191
.sym 105 $abc$38894$n6187
.sym 106 $abc$38894$n6181_1
.sym 107 $abc$38894$n6179_1
.sym 108 $abc$38894$n6177_1
.sym 116 $abc$38894$n6183_1
.sym 117 spram_datain11[0]
.sym 118 spram_datain11[9]
.sym 119 $abc$38894$n6173_1
.sym 120 $abc$38894$n6197_1
.sym 121 spram_datain01[0]
.sym 122 $abc$38894$n6189
.sym 123 spram_datain01[9]
.sym 131 spram_dataout01[0]
.sym 132 spram_dataout01[1]
.sym 133 spram_dataout01[2]
.sym 134 spram_dataout01[3]
.sym 135 spram_dataout01[4]
.sym 136 spram_dataout01[5]
.sym 137 spram_dataout01[6]
.sym 138 spram_dataout01[7]
.sym 203 spram_datain01[2]
.sym 206 spram_datain11[3]
.sym 209 spram_dataout01[7]
.sym 210 $abc$38894$n6181_1
.sym 211 spram_dataout01[0]
.sym 213 spram_datain01[4]
.sym 214 $abc$38894$n6177_1
.sym 218 spram_datain11[4]
.sym 222 spram_dataout01[5]
.sym 223 spram_datain01[12]
.sym 226 spram_datain01[11]
.sym 229 spram_datain01[3]
.sym 237 spram_dataout11[11]
.sym 243 spram_datain01[6]
.sym 244 spram_datain01[8]
.sym 246 spram_datain01[10]
.sym 247 spram_dataout01[3]
.sym 248 spram_datain11[10]
.sym 249 spram_dataout01[11]
.sym 250 $abc$38894$n4896
.sym 253 spram_dataout11[7]
.sym 256 spram_dataout01[6]
.sym 259 spram_datain11[1]
.sym 260 spram_datain01[15]
.sym 262 spram_dataout01[1]
.sym 264 spram_datain01[14]
.sym 265 spram_dataout01[2]
.sym 266 $abc$38894$n6191
.sym 268 spram_datain11[6]
.sym 269 spram_dataout11[0]
.sym 271 spram_dataout11[1]
.sym 272 spram_datain01[13]
.sym 273 spram_dataout11[2]
.sym 276 spram_datain11[0]
.sym 277 spram_dataout01[10]
.sym 278 spram_dataout11[4]
.sym 280 spram_dataout11[5]
.sym 281 spram_datain11[13]
.sym 282 array_muxed0[11]
.sym 283 spram_datain01[7]
.sym 284 spram_datain01[0]
.sym 287 array_muxed0[11]
.sym 288 spram_datain11[7]
.sym 289 array_muxed0[9]
.sym 290 spram_dataout01[8]
.sym 291 array_muxed1[29]
.sym 292 spram_dataout11[13]
.sym 293 spram_dataout11[3]
.sym 298 spram_dataout01[4]
.sym 304 spram_datain01[5]
.sym 309 spram_datain11[2]
.sym 319 array_muxed0[8]
.sym 320 spram_datain01[1]
.sym 329 array_muxed0[13]
.sym 330 spram_maskwren11[0]
.sym 335 spram_datain11[5]
.sym 337 array_muxed0[10]
.sym 347 spram_datain11[10]
.sym 349 spram_dataout01[11]
.sym 353 $PACKER_GND_NET
.sym 357 spram_dataout11[11]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[3]
.sym 365 array_muxed0[0]
.sym 366 array_muxed0[0]
.sym 367 array_muxed0[1]
.sym 368 spram_datain11[11]
.sym 369 array_muxed0[9]
.sym 370 array_muxed0[8]
.sym 371 array_muxed0[2]
.sym 372 array_muxed0[11]
.sym 373 spram_datain11[13]
.sym 374 spram_datain11[14]
.sym 375 array_muxed0[1]
.sym 376 spram_datain11[8]
.sym 378 spram_datain11[12]
.sym 379 array_muxed0[12]
.sym 381 array_muxed0[13]
.sym 382 spram_datain11[9]
.sym 384 spram_datain11[15]
.sym 385 array_muxed0[6]
.sym 386 array_muxed0[10]
.sym 391 array_muxed0[5]
.sym 392 spram_datain11[10]
.sym 394 array_muxed0[4]
.sym 395 array_muxed0[7]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain11[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain11[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain11[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain11[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain11[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain11[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain11[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain11[15]
.sym 451 spram_datain11[6]
.sym 452 spram_datain11[7]
.sym 453 spram_datain01[13]
.sym 454 spram_datain01[1]
.sym 455 spram_datain11[1]
.sym 456 spram_datain01[6]
.sym 457 spram_datain11[13]
.sym 458 spram_datain01[7]
.sym 466 spram_dataout01[8]
.sym 467 spram_dataout01[9]
.sym 468 spram_dataout01[10]
.sym 469 spram_dataout01[11]
.sym 470 spram_dataout01[12]
.sym 471 spram_dataout01[13]
.sym 472 spram_dataout01[14]
.sym 473 spram_dataout01[15]
.sym 502 spram_datain11[2]
.sym 514 spram_datain01[5]
.sym 516 spram_dataout01[13]
.sym 517 array_muxed0[3]
.sym 521 array_muxed0[2]
.sym 522 array_muxed0[3]
.sym 524 spram_datain11[14]
.sym 526 array_muxed0[0]
.sym 527 spram_datain11[11]
.sym 528 array_muxed0[9]
.sym 529 spram_datain11[12]
.sym 530 array_muxed0[12]
.sym 531 spram_dataout01[12]
.sym 535 spram_dataout01[14]
.sym 536 array_muxed0[6]
.sym 537 array_muxed0[1]
.sym 538 spram_dataout01[15]
.sym 542 spram_dataout01[9]
.sym 544 spram_datain11[15]
.sym 546 array_muxed0[4]
.sym 548 spram_datain11[8]
.sym 552 array_muxed0[5]
.sym 557 spram_datain11[2]
.sym 560 slave_sel_r[2]
.sym 561 array_muxed0[0]
.sym 565 spram_datain01[6]
.sym 566 spram_dataout11[6]
.sym 567 spram_dataout11[8]
.sym 568 spram_dataout11[7]
.sym 569 spram_dataout11[9]
.sym 570 array_muxed0[5]
.sym 571 spram_dataout11[10]
.sym 573 array_muxed0[7]
.sym 574 array_muxed0[12]
.sym 584 array_muxed0[3]
.sym 585 slave_sel_r[1]
.sym 591 spram_wren0
.sym 592 spram_maskwren11[2]
.sym 593 array_muxed0[5]
.sym 594 array_muxed0[10]
.sym 595 array_muxed0[13]
.sym 596 spram_maskwren11[0]
.sym 597 spram_maskwren01[2]
.sym 598 $PACKER_VCC_NET
.sym 599 spram_wren0
.sym 600 spram_maskwren11[2]
.sym 603 array_muxed0[2]
.sym 604 spram_maskwren11[0]
.sym 605 spram_maskwren01[2]
.sym 606 $PACKER_VCC_NET
.sym 607 spram_maskwren01[0]
.sym 609 array_muxed0[7]
.sym 612 array_muxed0[8]
.sym 613 array_muxed0[3]
.sym 614 array_muxed0[6]
.sym 615 spram_maskwren01[0]
.sym 616 array_muxed0[11]
.sym 617 array_muxed0[4]
.sym 618 array_muxed0[9]
.sym 619 array_muxed0[12]
.sym 623 spram_maskwren01[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren01[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren01[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren01[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren11[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren11[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren11[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren11[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout11[0]
.sym 694 spram_dataout11[1]
.sym 695 spram_dataout11[2]
.sym 696 spram_dataout11[3]
.sym 697 spram_dataout11[4]
.sym 698 spram_dataout11[5]
.sym 699 spram_dataout11[6]
.sym 700 spram_dataout11[7]
.sym 724 $PACKER_VCC_NET
.sym 741 spram_wren0
.sym 742 basesoc_vexriscv_ibus_adr[4]
.sym 744 spram_datain01[1]
.sym 746 array_muxed1[23]
.sym 747 spram_maskwren01[2]
.sym 750 spram_maskwren11[2]
.sym 758 spram_maskwren01[0]
.sym 762 array_muxed1[17]
.sym 763 array_muxed0[8]
.sym 766 array_muxed0[6]
.sym 775 array_muxed0[2]
.sym 792 $abc$38894$n6191
.sym 793 spram_datain11[1]
.sym 795 array_muxed0[4]
.sym 801 basesoc_vexriscv_ibus_adr[4]
.sym 807 array_muxed0[8]
.sym 820 $PACKER_GND_NET
.sym 821 $PACKER_VCC_NET
.sym 828 $PACKER_GND_NET
.sym 829 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout11[8]
.sym 921 spram_dataout11[9]
.sym 922 spram_dataout11[10]
.sym 923 spram_dataout11[11]
.sym 924 spram_dataout11[12]
.sym 925 spram_dataout11[13]
.sym 926 spram_dataout11[14]
.sym 927 spram_dataout11[15]
.sym 931 array_muxed0[10]
.sym 935 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 955 slave_sel_r[1]
.sym 972 spram_dataout11[14]
.sym 974 spram_dataout11[15]
.sym 978 $abc$38894$n2360
.sym 979 $PACKER_VCC_NET
.sym 985 spram_dataout11[12]
.sym 1012 array_muxed0[10]
.sym 1023 $PACKER_VCC_NET
.sym 1039 array_muxed0[13]
.sym 1133 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 1157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 1159 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 1188 $abc$38894$n2360
.sym 1221 spiflash_bus_dat_r[17]
.sym 1235 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 1243 $PACKER_GND_NET
.sym 1248 spiflash_bus_dat_r[17]
.sym 1336 rst1
.sym 1339 por_rst
.sym 1347 VexRiscv.decode_to_execute_RS2[26]
.sym 1384 grant
.sym 1385 array_muxed0[12]
.sym 1386 slave_sel_r[1]
.sym 1389 VexRiscv.CsrPlugin_mepc[22]
.sym 1432 basesoc_vexriscv_ibus_adr[5]
.sym 1438 spiflash_bus_dat_r[22]
.sym 1440 spiflash_bus_dat_r[18]
.sym 1441 $abc$38894$n2389
.sym 1544 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 1554 VexRiscv.CsrPlugin_hadException
.sym 1595 $abc$38894$n3635_1
.sym 1618 $PACKER_GND_NET
.sym 1641 crg_reset_delay[10]
.sym 1642 por_rst
.sym 1645 $abc$38894$n6123
.sym 1648 $abc$38894$n3636_1
.sym 1651 spiflash_bus_dat_r[26]
.sym 1652 basesoc_vexriscv_ibus_adr[4]
.sym 1659 $abc$38894$n3635_1
.sym 1662 array_muxed0[8]
.sym 1753 $abc$38894$n128
.sym 1757 $abc$38894$n2389
.sym 1758 $abc$38894$n138
.sym 1760 $abc$38894$n130
.sym 1765 VexRiscv.CsrPlugin_mepc[6]
.sym 1801 $abc$38894$n4353_1
.sym 1845 $abc$38894$n4353_1
.sym 1850 $abc$38894$n2389
.sym 1851 $abc$38894$n2409
.sym 1852 $PACKER_VCC_NET
.sym 1855 $abc$38894$n6124
.sym 1856 por_rst
.sym 1864 array_muxed0[13]
.sym 1965 crg_reset_delay[10]
.sym 1966 $abc$38894$n3349_1
.sym 1967 crg_reset_delay[7]
.sym 1968 $abc$38894$n3350_1
.sym 1969 basesoc_uart_tx_fifo_consume[0]
.sym 1970 sys_rst
.sym 1971 crg_reset_delay[3]
.sym 1972 crg_reset_delay[6]
.sym 1991 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 2077 slave_sel_r[1]
.sym 2079 sys_rst
.sym 2081 crg_reset_delay[3]
.sym 2083 $abc$38894$n6120
.sym 2084 VexRiscv.CsrPlugin_mepc[17]
.sym 2085 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 2088 $PACKER_GND_NET
.sym 2094 spiflash_bus_dat_r[17]
.sym 2190 crg_reset_delay[5]
.sym 2191 $abc$38894$n136
.sym 2192 $abc$38894$n142
.sym 2193 $abc$38894$n134
.sym 2194 crg_reset_delay[2]
.sym 2195 $abc$38894$n122
.sym 2196 $abc$38894$n3351
.sym 2197 $abc$38894$n124
.sym 2201 sys_rst
.sym 2217 VexRiscv.decode_to_execute_RS2[17]
.sym 2221 VexRiscv.lastStagePc[22]
.sym 2223 $abc$38894$n88
.sym 2240 $abc$38894$n3646_1
.sym 2242 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 2244 VexRiscv._zz_135_[21]
.sym 2245 sys_rst
.sym 2248 $abc$38894$n2490
.sym 2261 grant
.sym 2281 $abc$38894$n6424
.sym 2288 spiflash_bus_dat_r[22]
.sym 2289 $abc$38894$n140
.sym 2290 basesoc_vexriscv_ibus_adr[5]
.sym 2291 $abc$38894$n6127
.sym 2292 $abc$38894$n2256
.sym 2294 spiflash_bus_dat_r[18]
.sym 2296 crg_reset_delay[6]
.sym 2398 $abc$38894$n6119
.sym 2399 $abc$38894$n6120
.sym 2400 $abc$38894$n6121
.sym 2401 $abc$38894$n6122
.sym 2402 $abc$38894$n6123
.sym 2403 $abc$38894$n6124
.sym 2425 $abc$38894$n4616
.sym 2427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 2429 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 2446 VexRiscv.decode_to_execute_RS2[13]
.sym 2451 VexRiscv._zz_170_[0]
.sym 2452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 2468 $abc$38894$n2389
.sym 2478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 2487 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 2488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 2490 $abc$38894$n3441_1
.sym 2492 $abc$38894$n142
.sym 2493 crg_reset_delay[0]
.sym 2494 $abc$38894$n126
.sym 2495 spiflash_bus_dat_r[26]
.sym 2496 $abc$38894$n6125
.sym 2497 $abc$38894$n6123
.sym 2498 $abc$38894$n6126
.sym 2499 $abc$38894$n3636_1
.sym 2500 basesoc_vexriscv_ibus_adr[26]
.sym 2501 crg_reset_delay[10]
.sym 2502 por_rst
.sym 2504 basesoc_vexriscv_ibus_adr[4]
.sym 2506 array_muxed0[8]
.sym 2508 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 2511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 2514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 2515 $abc$38894$n3635_1
.sym 2604 $abc$38894$n6125
.sym 2605 $abc$38894$n6126
.sym 2606 $abc$38894$n6127
.sym 2607 $abc$38894$n6128
.sym 2608 crg_reset_delay[9]
.sym 2609 $abc$38894$n2390
.sym 2610 crg_reset_delay[11]
.sym 2611 $abc$38894$n126
.sym 2615 VexRiscv._zz_151_[10]
.sym 2631 VexRiscv._zz_151_[18]
.sym 2636 $abc$38894$n4036
.sym 2652 VexRiscv._zz_151_[10]
.sym 2658 $PACKER_VCC_NET
.sym 2697 VexRiscv._zz_170_[0]
.sym 2700 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 2703 $PACKER_VCC_NET
.sym 2704 VexRiscv._zz_32_[1]
.sym 2707 $abc$38894$n2409
.sym 2709 $abc$38894$n2389
.sym 2710 $abc$38894$n6124
.sym 2711 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 2719 array_muxed0[13]
.sym 2814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 2815 crg_reset_delay[8]
.sym 2816 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 2817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 2819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 2823 $abc$38894$n3664_1
.sym 2842 VexRiscv._zz_49_[1]
.sym 2848 $abc$38894$n3635_1
.sym 2862 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 2874 grant
.sym 2875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 2881 $abc$38894$n120
.sym 2884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 2910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 2911 $abc$38894$n3964
.sym 2912 sys_rst
.sym 2913 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 2914 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 2915 $abc$38894$n13
.sym 2916 VexRiscv.CsrPlugin_mepc[17]
.sym 2918 slave_sel_r[1]
.sym 2919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 2920 sys_rst
.sym 2923 spiflash_bus_dat_r[17]
.sym 2925 $PACKER_GND_NET
.sym 2930 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3025 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 3031 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 3051 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 3052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 3053 $abc$38894$n4186
.sym 3054 basesoc_vexriscv_ibus_adr[8]
.sym 3072 basesoc_vexriscv_ibus_adr[3]
.sym 3092 basesoc_vexriscv_ibus_adr[3]
.sym 3094 basesoc_vexriscv_ibus_adr[23]
.sym 3100 $abc$38894$n3636_1
.sym 3122 VexRiscv._zz_170_[0]
.sym 3134 $abc$38894$n3961
.sym 3135 $abc$38894$n2409
.sym 3136 spiflash_bus_dat_r[18]
.sym 3137 $abc$38894$n6128
.sym 3138 spiflash_bus_dat_r[22]
.sym 3139 $abc$38894$n2256
.sym 3140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 3141 $abc$38894$n132
.sym 3142 basesoc_vexriscv_ibus_adr[18]
.sym 3143 $abc$38894$n140
.sym 3144 basesoc_vexriscv_ibus_adr[5]
.sym 3146 spiflash_bus_dat_r[24]
.sym 3147 $abc$38894$n5978_1
.sym 3150 $abc$38894$n2409
.sym 3251 basesoc_vexriscv_ibus_adr[18]
.sym 3252 basesoc_vexriscv_ibus_adr[5]
.sym 3256 crg_reset_delay[0]
.sym 3260 VexRiscv._zz_288_[29]
.sym 3262 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 3271 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 3279 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 3281 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 3299 VexRiscv.execute_arbitration_isValid
.sym 3300 array_muxed0[8]
.sym 3306 basesoc_uart_tx_fifo_consume[1]
.sym 3308 $abc$38894$n2280
.sym 3310 slave_sel[0]
.sym 3325 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 3344 slave_sel[2]
.sym 3346 VexRiscv._zz_337_
.sym 3347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 3348 $abc$38894$n3636_1
.sym 3349 VexRiscv._zz_32_[1]
.sym 3351 crg_reset_delay[0]
.sym 3352 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 3353 spiflash_bus_dat_r[26]
.sym 3354 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 3355 $abc$38894$n6125
.sym 3357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 3358 VexRiscv.execute_arbitration_isValid
.sym 3360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 3367 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 3368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 3369 basesoc_vexriscv_ibus_adr[4]
.sym 3457 $abc$38894$n120
.sym 3458 $abc$38894$n132
.sym 3459 $abc$38894$n140
.sym 3461 $abc$38894$n6118
.sym 3466 slave_sel_r[1]
.sym 3467 $abc$38894$n3365_1
.sym 3484 $abc$38894$n4260_1
.sym 3487 array_muxed0[13]
.sym 3505 array_muxed0[13]
.sym 3509 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 3511 basesoc_vexriscv_ibus_adr[6]
.sym 3516 grant
.sym 3518 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 3551 basesoc_vexriscv_ibus_adr[5]
.sym 3552 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 3553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 3554 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 3555 VexRiscv._zz_32_[1]
.sym 3556 $PACKER_VCC_NET
.sym 3557 spiflash_bus_dat_r[25]
.sym 3559 $abc$38894$n2409
.sym 3560 $abc$38894$n6147_1
.sym 3561 $abc$38894$n90
.sym 3562 $abc$38894$n2389
.sym 3563 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 3664 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 3665 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 3671 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 3693 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 3697 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 3712 VexRiscv.CsrPlugin_mepc[16]
.sym 3713 array_muxed0[13]
.sym 3714 spiflash_bus_dat_r[31]
.sym 3717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 3722 spiflash_bus_dat_r[30]
.sym 3726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 3729 basesoc_uart_tx_fifo_consume[1]
.sym 3731 basesoc_vexriscv_ibus_adr[15]
.sym 3735 spiflash_bus_dat_r[17]
.sym 3737 sys_rst
.sym 3746 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 3760 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 3762 $abc$38894$n13
.sym 3763 sys_rst
.sym 3765 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 3766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 3767 sys_rst
.sym 3768 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 3769 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 3771 VexRiscv.CsrPlugin_mepc[17]
.sym 3775 $PACKER_GND_NET
.sym 3776 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 3778 array_muxed0[13]
.sym 3783 spiflash_bus_dat_r[31]
.sym 3878 $abc$38894$n102
.sym 3883 $abc$38894$n6146_1
.sym 3884 $abc$38894$n4353_1
.sym 3895 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 3904 $abc$38894$n5655
.sym 3906 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 3921 slave_sel_r[1]
.sym 3924 $abc$38894$n4353_1
.sym 3925 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 3927 $abc$38894$n2373
.sym 3933 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 3934 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 3935 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 3937 $abc$38894$n3636_1
.sym 3971 $abc$38894$n9
.sym 3973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 3976 spiflash_bus_dat_r[22]
.sym 3977 $abc$38894$n3774
.sym 3978 spiflash_bus_dat_r[24]
.sym 3979 $abc$38894$n2360
.sym 3988 $abc$38894$n2409
.sym 4088 $abc$38894$n3
.sym 4089 $abc$38894$n98
.sym 4091 $abc$38894$n92
.sym 4150 basesoc_vexriscv_ibus_adr[4]
.sym 4154 basesoc_vexriscv_ibus_adr[13]
.sym 4155 $abc$38894$n2171
.sym 4162 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 4170 basesoc_vexriscv_ibus_adr[5]
.sym 4171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 4182 $abc$38894$n2351
.sym 4194 VexRiscv.execute_arbitration_isValid
.sym 4196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 4197 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 4198 spiflash_bus_dat_r[26]
.sym 4200 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 4202 $abc$38894$n3636_1
.sym 4203 VexRiscv._zz_32_[1]
.sym 4207 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 4210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 4217 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 4314 spiflash_bus_dat_r[23]
.sym 4316 spiflash_bus_dat_r[24]
.sym 4318 spiflash_bus_dat_r[25]
.sym 4319 spiflash_bus_dat_r[26]
.sym 4337 $abc$38894$n5631
.sym 4341 basesoc_dat_w[1]
.sym 4376 $abc$38894$n92
.sym 4378 basesoc_vexriscv_ibus_adr[7]
.sym 4387 cas_b_n
.sym 4396 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 4399 $abc$38894$n2169
.sym 4409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 4424 $abc$38894$n90
.sym 4425 $abc$38894$n3
.sym 4428 spiflash_bus_dat_r[25]
.sym 4432 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 4433 VexRiscv._zz_32_[1]
.sym 4434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 4444 cas_b_n
.sym 4541 VexRiscv.decode_to_execute_IS_CSR
.sym 4542 VexRiscv._zz_32_[1]
.sym 4564 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 4574 $abc$38894$n4896
.sym 4583 VexRiscv._zz_151_[23]
.sym 4584 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 4603 array_muxed0[13]
.sym 4604 spiflash_bus_dat_r[31]
.sym 4614 $PACKER_GND_NET
.sym 4615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 4636 VexRiscv._zz_170_[1]
.sym 4647 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 4650 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 4655 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 4657 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 4659 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 4661 VexRiscv.CsrPlugin_mepc[17]
.sym 4666 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 4766 $abc$38894$n90
.sym 4767 $abc$38894$n86
.sym 4808 VexRiscv._zz_10_[0]
.sym 4832 VexRiscv._zz_32_[1]
.sym 4842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 4845 VexRiscv._zz_122_
.sym 4852 VexRiscv._zz_10_[1]
.sym 4857 $abc$38894$n3435_1
.sym 4873 $abc$38894$n2409
.sym 4875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 4876 VexRiscv.CsrPlugin_hadException
.sym 4878 $abc$38894$n9
.sym 4880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 4881 cas_leds[0]
.sym 5004 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 5007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 5021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 5040 $abc$38894$n3613_1
.sym 5041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 5051 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 5062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 5084 $abc$38894$n86
.sym 5224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 5268 $abc$38894$n4353_1
.sym 5291 cas_b_n
.sym 5302 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 5415 $abc$38894$n3635_1
.sym 5420 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 5432 $abc$38894$n4498
.sym 5438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 5476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 5496 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 5617 VexRiscv._zz_17_
.sym 5624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 5647 spiflash_bus_ack
.sym 6097 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 6306 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 6388 VexRiscv.CsrPlugin_hadException
.sym 6673 $abc$38894$n6199_1
.sym 6674 $abc$38894$n6201_1
.sym 6675 $abc$38894$n6195_1
.sym 6676 spram_maskwren11[0]
.sym 6677 spram_maskwren01[0]
.sym 6678 spram_datain01[4]
.sym 6679 $abc$38894$n6193
.sym 6680 spram_datain11[4]
.sym 6684 $abc$38894$n6197_1
.sym 6688 $abc$38894$n6189
.sym 6689 $abc$38894$n6185
.sym 6691 $abc$38894$n6175_1
.sym 6703 $abc$38894$n6187
.sym 6716 spram_dataout11[10]
.sym 6718 spram_dataout01[3]
.sym 6719 $abc$38894$n4896
.sym 6720 spram_dataout01[2]
.sym 6721 slave_sel_r[2]
.sym 6724 spram_dataout01[4]
.sym 6725 spram_dataout11[7]
.sym 6726 slave_sel_r[2]
.sym 6727 spram_dataout11[8]
.sym 6729 slave_sel_r[2]
.sym 6732 spram_dataout11[0]
.sym 6734 spram_dataout01[7]
.sym 6736 spram_dataout01[0]
.sym 6738 spram_dataout01[5]
.sym 6739 spram_dataout01[10]
.sym 6740 spram_dataout11[4]
.sym 6742 spram_dataout11[5]
.sym 6743 spram_dataout01[8]
.sym 6744 spram_dataout11[2]
.sym 6745 $abc$38894$n4896
.sym 6746 spram_dataout11[3]
.sym 6748 $abc$38894$n4896
.sym 6749 spram_dataout01[7]
.sym 6750 slave_sel_r[2]
.sym 6751 spram_dataout11[7]
.sym 6754 $abc$38894$n4896
.sym 6755 slave_sel_r[2]
.sym 6756 spram_dataout01[2]
.sym 6757 spram_dataout11[2]
.sym 6760 slave_sel_r[2]
.sym 6761 spram_dataout11[0]
.sym 6762 $abc$38894$n4896
.sym 6763 spram_dataout01[0]
.sym 6766 spram_dataout11[10]
.sym 6767 $abc$38894$n4896
.sym 6768 spram_dataout01[10]
.sym 6769 slave_sel_r[2]
.sym 6772 $abc$38894$n4896
.sym 6773 spram_dataout01[8]
.sym 6774 slave_sel_r[2]
.sym 6775 spram_dataout11[8]
.sym 6778 spram_dataout01[5]
.sym 6779 slave_sel_r[2]
.sym 6780 $abc$38894$n4896
.sym 6781 spram_dataout11[5]
.sym 6784 spram_dataout11[4]
.sym 6785 $abc$38894$n4896
.sym 6786 spram_dataout01[4]
.sym 6787 slave_sel_r[2]
.sym 6790 $abc$38894$n4896
.sym 6791 slave_sel_r[2]
.sym 6792 spram_dataout01[3]
.sym 6793 spram_dataout11[3]
.sym 6825 spram_datain11[15]
.sym 6826 spram_datain11[5]
.sym 6827 spram_datain01[14]
.sym 6828 spram_datain01[15]
.sym 6829 spram_datain01[5]
.sym 6830 spram_datain11[14]
.sym 6831 spram_datain01[12]
.sym 6832 spram_datain11[12]
.sym 6837 array_muxed1[26]
.sym 6838 spram_dataout11[10]
.sym 6840 spram_datain01[8]
.sym 6842 slave_sel_r[2]
.sym 6843 spram_dataout11[8]
.sym 6845 slave_sel_r[2]
.sym 6847 array_muxed1[20]
.sym 6854 spram_dataout01[12]
.sym 6860 spram_dataout01[15]
.sym 6865 spram_dataout01[14]
.sym 6866 spram_maskwren01[0]
.sym 6869 array_muxed1[16]
.sym 6874 spram_datain11[5]
.sym 6879 $abc$38894$n6195_1
.sym 6880 $abc$38894$n6171_1
.sym 6881 $abc$38894$n4896
.sym 6885 array_muxed1[25]
.sym 6887 spram_dataout11[12]
.sym 6888 $abc$38894$n6183_1
.sym 6889 $abc$38894$n6179_1
.sym 6890 $abc$38894$n4896
.sym 6902 spram_dataout01[6]
.sym 6905 $abc$38894$n4896
.sym 6906 array_muxed1[25]
.sym 6907 slave_sel_r[2]
.sym 6908 spram_dataout01[1]
.sym 6913 $abc$38894$n4896
.sym 6916 spram_dataout11[1]
.sym 6917 spram_dataout01[13]
.sym 6918 spram_dataout11[6]
.sym 6921 spram_dataout11[13]
.sym 6924 array_muxed1[16]
.sym 6929 spram_dataout11[9]
.sym 6933 spram_dataout01[9]
.sym 6935 spram_dataout11[6]
.sym 6936 $abc$38894$n4896
.sym 6937 spram_dataout01[6]
.sym 6938 slave_sel_r[2]
.sym 6941 $abc$38894$n4896
.sym 6944 array_muxed1[16]
.sym 6947 array_muxed1[25]
.sym 6950 $abc$38894$n4896
.sym 6953 slave_sel_r[2]
.sym 6954 spram_dataout01[1]
.sym 6955 spram_dataout11[1]
.sym 6956 $abc$38894$n4896
.sym 6959 spram_dataout01[13]
.sym 6960 spram_dataout11[13]
.sym 6961 $abc$38894$n4896
.sym 6962 slave_sel_r[2]
.sym 6966 array_muxed1[16]
.sym 6967 $abc$38894$n4896
.sym 6971 spram_dataout01[9]
.sym 6972 slave_sel_r[2]
.sym 6973 spram_dataout11[9]
.sym 6974 $abc$38894$n4896
.sym 6977 $abc$38894$n4896
.sym 6978 array_muxed1[25]
.sym 7021 array_muxed1[30]
.sym 7022 array_muxed1[31]
.sym 7023 spram_datain01[15]
.sym 7027 spram_datain11[15]
.sym 7028 array_muxed0[5]
.sym 7029 array_muxed0[4]
.sym 7031 spram_datain01[14]
.sym 7035 $abc$38894$n6173_1
.sym 7040 spram_datain01[12]
.sym 7054 array_muxed1[29]
.sym 7060 array_muxed1[22]
.sym 7065 array_muxed1[23]
.sym 7066 array_muxed1[17]
.sym 7079 $abc$38894$n4896
.sym 7083 $abc$38894$n4896
.sym 7084 array_muxed1[22]
.sym 7088 $abc$38894$n4896
.sym 7089 array_muxed1[23]
.sym 7095 $abc$38894$n4896
.sym 7097 array_muxed1[29]
.sym 7100 array_muxed1[17]
.sym 7102 $abc$38894$n4896
.sym 7107 $abc$38894$n4896
.sym 7109 array_muxed1[17]
.sym 7112 $abc$38894$n4896
.sym 7113 array_muxed1[22]
.sym 7119 array_muxed1[29]
.sym 7121 $abc$38894$n4896
.sym 7124 $abc$38894$n4896
.sym 7125 array_muxed1[23]
.sym 7156 spiflash_bus_dat_r[20]
.sym 7162 spiflash_bus_dat_r[21]
.sym 7165 sys_rst
.sym 7167 $PACKER_VCC_NET
.sym 7170 array_muxed1[22]
.sym 7183 array_muxed0[6]
.sym 7303 spiflash_bus_dat_r[19]
.sym 7308 spiflash_bus_dat_r[22]
.sym 7313 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 7314 array_muxed0[11]
.sym 7316 slave_sel_r[1]
.sym 7318 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 7319 array_muxed1[29]
.sym 7320 array_muxed0[11]
.sym 7321 array_muxed0[11]
.sym 7322 array_muxed0[9]
.sym 7330 array_muxed0[8]
.sym 7331 $PACKER_VCC_NET
.sym 7332 array_muxed0[6]
.sym 7335 $abc$38894$n2114
.sym 7451 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 7452 $abc$38894$n2113
.sym 7456 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 7458 VexRiscv._zz_337_
.sym 7459 VexRiscv._zz_337_
.sym 7460 $abc$38894$n6187
.sym 7462 spiflash_bus_dat_r[22]
.sym 7464 $abc$38894$n3624_1
.sym 7465 spiflash_bus_dat_r[15]
.sym 7468 array_muxed0[7]
.sym 7469 basesoc_vexriscv_ibus_adr[5]
.sym 7472 array_muxed0[5]
.sym 7475 $abc$38894$n4896
.sym 7476 $abc$38894$n3624_1
.sym 7477 $abc$38894$n6183_1
.sym 7478 $abc$38894$n6195_1
.sym 7479 VexRiscv._zz_203_
.sym 7484 VexRiscv._zz_334_
.sym 7492 $abc$38894$n6191
.sym 7500 spiflash_bus_dat_r[26]
.sym 7505 slave_sel_r[1]
.sym 7542 slave_sel_r[1]
.sym 7543 spiflash_bus_dat_r[26]
.sym 7544 $abc$38894$n6191
.sym 7570 clk12_$glb_clk
.sym 7571 $abc$38894$n147_$glb_sr
.sym 7600 $abc$38894$n2114
.sym 7603 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 7606 por_rst
.sym 7607 $abc$38894$n6197_1
.sym 7609 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 7610 spiflash_bus_dat_r[26]
.sym 7612 $abc$38894$n3884
.sym 7613 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 7616 $abc$38894$n2493
.sym 7619 $abc$38894$n3636_1
.sym 7623 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 7627 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 7631 $abc$38894$n6173_1
.sym 7637 rst1
.sym 7666 $PACKER_GND_NET
.sym 7672 $PACKER_GND_NET
.sym 7689 rst1
.sym 7717 clk12_$glb_clk
.sym 7718 $PACKER_GND_NET
.sym 7746 VexRiscv.CsrPlugin_mepc[6]
.sym 7752 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 7754 $abc$38894$n132
.sym 7760 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 7761 VexRiscv._zz_170_[0]
.sym 7763 por_rst
.sym 7766 $abc$38894$n2409
.sym 7767 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 7769 slave_sel[0]
.sym 7770 array_muxed0[6]
.sym 7771 basesoc_vexriscv_ibus_adr[12]
.sym 7772 $abc$38894$n4353_1
.sym 7773 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 7774 $abc$38894$n4361_1
.sym 7775 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 7777 sys_rst
.sym 7788 spiflash_bus_dat_r[18]
.sym 7789 slave_sel_r[1]
.sym 7813 $abc$38894$n6175_1
.sym 7817 $abc$38894$n6175_1
.sym 7818 slave_sel_r[1]
.sym 7819 spiflash_bus_dat_r[18]
.sym 7864 clk12_$glb_clk
.sym 7865 $abc$38894$n147_$glb_sr
.sym 7890 VexRiscv.CsrPlugin_mepc[15]
.sym 7892 VexRiscv.CsrPlugin_mepc[29]
.sym 7894 VexRiscv.CsrPlugin_mepc[24]
.sym 7895 $abc$38894$n4401
.sym 7896 VexRiscv.CsrPlugin_mepc[22]
.sym 7897 VexRiscv.CsrPlugin_mepc[4]
.sym 7898 VexRiscv._zz_41_[6]
.sym 7901 $abc$38894$n6189
.sym 7903 $abc$38894$n5580_1
.sym 7905 VexRiscv.CsrPlugin_mepc[6]
.sym 7906 $abc$38894$n5
.sym 7909 slave_sel_r[1]
.sym 7910 $abc$38894$n149
.sym 7913 VexRiscv.CsrPlugin_mepc[17]
.sym 7914 $abc$38894$n2389
.sym 7917 array_muxed0[8]
.sym 7918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 7919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 7920 array_muxed0[6]
.sym 7922 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 7923 $PACKER_GND_NET
.sym 7924 $abc$38894$n2493
.sym 7925 $abc$38894$n2409
.sym 7933 $abc$38894$n2389
.sym 7937 por_rst
.sym 7940 $abc$38894$n6123
.sym 7944 sys_rst
.sym 7954 $abc$38894$n6124
.sym 7958 $abc$38894$n6120
.sym 7964 por_rst
.sym 7966 $abc$38894$n6123
.sym 7988 por_rst
.sym 7990 sys_rst
.sym 7995 por_rst
.sym 7996 $abc$38894$n6124
.sym 8007 por_rst
.sym 8009 $abc$38894$n6120
.sym 8010 $abc$38894$n2389
.sym 8011 clk12_$glb_clk
.sym 8037 $abc$38894$n3455_1
.sym 8038 array_muxed0[6]
.sym 8040 VexRiscv._zz_135_[21]
.sym 8041 basesoc_vexriscv_dbus_adr[6]
.sym 8042 $abc$38894$n3454_1
.sym 8043 $abc$38894$n4397_1
.sym 8044 basesoc_vexriscv_dbus_adr[15]
.sym 8045 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 8048 $abc$38894$n6185
.sym 8049 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 8050 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 8053 $abc$38894$n2389
.sym 8054 VexRiscv._zz_151_[15]
.sym 8057 VexRiscv.lastStagePc[24]
.sym 8058 $abc$38894$n2490
.sym 8059 VexRiscv._zz_47_[1]
.sym 8061 VexRiscv.CsrPlugin_mepc[29]
.sym 8063 sys_rst
.sym 8064 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 8065 slave_sel[2]
.sym 8066 $abc$38894$n6195_1
.sym 8067 $abc$38894$n4896
.sym 8068 VexRiscv._zz_334_
.sym 8069 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 8070 $abc$38894$n6183_1
.sym 8071 $abc$38894$n3624_1
.sym 8079 $abc$38894$n3349_1
.sym 8085 $PACKER_VCC_NET
.sym 8086 $abc$38894$n128
.sym 8087 $abc$38894$n136
.sym 8088 $abc$38894$n142
.sym 8089 $abc$38894$n134
.sym 8091 $abc$38894$n138
.sym 8092 $abc$38894$n3351
.sym 8093 $abc$38894$n130
.sym 8096 $abc$38894$n2256
.sym 8097 $abc$38894$n132
.sym 8101 $abc$38894$n140
.sym 8105 $abc$38894$n3350_1
.sym 8106 basesoc_uart_tx_fifo_consume[0]
.sym 8113 $abc$38894$n136
.sym 8117 $abc$38894$n142
.sym 8118 $abc$38894$n136
.sym 8119 $abc$38894$n140
.sym 8120 $abc$38894$n138
.sym 8123 $abc$38894$n138
.sym 8129 $abc$38894$n132
.sym 8130 $abc$38894$n130
.sym 8131 $abc$38894$n128
.sym 8132 $abc$38894$n134
.sym 8136 $PACKER_VCC_NET
.sym 8138 basesoc_uart_tx_fifo_consume[0]
.sym 8141 $abc$38894$n3351
.sym 8142 $abc$38894$n3350_1
.sym 8143 $abc$38894$n3349_1
.sym 8147 $abc$38894$n130
.sym 8155 $abc$38894$n128
.sym 8157 $abc$38894$n2256
.sym 8158 clk12_$glb_clk
.sym 8159 sys_rst_$glb_sr
.sym 8184 $abc$38894$n3441_1
.sym 8186 $abc$38894$n4238_1
.sym 8187 crg_reset_delay[4]
.sym 8188 VexRiscv._zz_200_[24]
.sym 8189 VexRiscv._zz_200_[30]
.sym 8191 VexRiscv._zz_200_[10]
.sym 8192 VexRiscv._zz_199_[15]
.sym 8198 VexRiscv._zz_36_[10]
.sym 8199 $abc$38894$n3636_1
.sym 8202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 8206 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 8207 basesoc_vexriscv_ibus_adr[26]
.sym 8209 crg_reset_delay[7]
.sym 8212 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 8213 basesoc_uart_tx_fifo_consume[0]
.sym 8215 sys_rst
.sym 8217 basesoc_vexriscv_ibus_adr[6]
.sym 8218 $abc$38894$n120
.sym 8219 $abc$38894$n6173_1
.sym 8225 $abc$38894$n120
.sym 8227 $abc$38894$n6119
.sym 8229 $abc$38894$n6121
.sym 8230 $abc$38894$n6122
.sym 8236 $abc$38894$n134
.sym 8239 por_rst
.sym 8240 $abc$38894$n124
.sym 8246 $abc$38894$n122
.sym 8251 $abc$38894$n6126
.sym 8252 $abc$38894$n2389
.sym 8253 $abc$38894$n6127
.sym 8255 $abc$38894$n126
.sym 8260 $abc$38894$n134
.sym 8264 $abc$38894$n6127
.sym 8266 por_rst
.sym 8271 $abc$38894$n6126
.sym 8273 por_rst
.sym 8276 por_rst
.sym 8278 $abc$38894$n6122
.sym 8283 $abc$38894$n122
.sym 8289 $abc$38894$n6119
.sym 8290 por_rst
.sym 8294 $abc$38894$n124
.sym 8295 $abc$38894$n122
.sym 8296 $abc$38894$n120
.sym 8297 $abc$38894$n126
.sym 8302 por_rst
.sym 8303 $abc$38894$n6121
.sym 8304 $abc$38894$n2389
.sym 8305 clk12_$glb_clk
.sym 8331 crg_reset_delay[1]
.sym 8332 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 8333 $abc$38894$n3440_1
.sym 8334 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 8336 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 8337 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 8338 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 8340 VexRiscv._zz_170_[0]
.sym 8342 spiflash_bus_dat_r[23]
.sym 8345 VexRiscv._zz_32_[1]
.sym 8346 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 8349 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 8350 $abc$38894$n3441_1
.sym 8351 VexRiscv._zz_36_[8]
.sym 8355 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 8357 slave_sel[0]
.sym 8358 basesoc_vexriscv_ibus_adr[12]
.sym 8359 spiflash_bus_dat_r[27]
.sym 8360 $abc$38894$n4353_1
.sym 8361 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 8362 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 8363 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 8365 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 8366 $abc$38894$n4361_1
.sym 8376 crg_reset_delay[3]
.sym 8380 crg_reset_delay[5]
.sym 8383 crg_reset_delay[4]
.sym 8384 crg_reset_delay[2]
.sym 8386 crg_reset_delay[6]
.sym 8388 crg_reset_delay[1]
.sym 8391 $PACKER_VCC_NET
.sym 8393 crg_reset_delay[7]
.sym 8396 crg_reset_delay[0]
.sym 8399 $PACKER_VCC_NET
.sym 8404 $nextpnr_ICESTORM_LC_3$O
.sym 8406 crg_reset_delay[0]
.sym 8410 $auto$alumacc.cc:474:replace_alu$3856.C[2]
.sym 8412 crg_reset_delay[1]
.sym 8413 $PACKER_VCC_NET
.sym 8416 $auto$alumacc.cc:474:replace_alu$3856.C[3]
.sym 8418 crg_reset_delay[2]
.sym 8419 $PACKER_VCC_NET
.sym 8420 $auto$alumacc.cc:474:replace_alu$3856.C[2]
.sym 8422 $auto$alumacc.cc:474:replace_alu$3856.C[4]
.sym 8424 crg_reset_delay[3]
.sym 8425 $PACKER_VCC_NET
.sym 8426 $auto$alumacc.cc:474:replace_alu$3856.C[3]
.sym 8428 $auto$alumacc.cc:474:replace_alu$3856.C[5]
.sym 8430 $PACKER_VCC_NET
.sym 8431 crg_reset_delay[4]
.sym 8432 $auto$alumacc.cc:474:replace_alu$3856.C[4]
.sym 8434 $auto$alumacc.cc:474:replace_alu$3856.C[6]
.sym 8436 $PACKER_VCC_NET
.sym 8437 crg_reset_delay[5]
.sym 8438 $auto$alumacc.cc:474:replace_alu$3856.C[5]
.sym 8440 $auto$alumacc.cc:474:replace_alu$3856.C[7]
.sym 8442 crg_reset_delay[6]
.sym 8443 $PACKER_VCC_NET
.sym 8444 $auto$alumacc.cc:474:replace_alu$3856.C[6]
.sym 8446 $auto$alumacc.cc:474:replace_alu$3856.C[8]
.sym 8448 $PACKER_VCC_NET
.sym 8449 crg_reset_delay[7]
.sym 8450 $auto$alumacc.cc:474:replace_alu$3856.C[7]
.sym 8479 $abc$38894$n3442_1
.sym 8480 $abc$38894$n3444_1
.sym 8482 $abc$38894$n3764
.sym 8484 $abc$38894$n3443_1
.sym 8487 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 8490 slave_sel_r[1]
.sym 8491 $abc$38894$n13
.sym 8495 $abc$38894$n3964
.sym 8497 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 8500 $abc$38894$n5585_1
.sym 8502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 8503 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 8504 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 8505 array_muxed0[8]
.sym 8506 spiflash_bus_dat_r[30]
.sym 8508 $abc$38894$n2493
.sym 8510 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 8511 $PACKER_GND_NET
.sym 8512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 8513 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 8514 $auto$alumacc.cc:474:replace_alu$3856.C[8]
.sym 8521 $abc$38894$n2390
.sym 8522 $abc$38894$n140
.sym 8523 $abc$38894$n142
.sym 8524 crg_reset_delay[10]
.sym 8525 por_rst
.sym 8529 crg_reset_delay[8]
.sym 8531 crg_reset_delay[9]
.sym 8533 sys_rst
.sym 8534 $abc$38894$n126
.sym 8537 $PACKER_VCC_NET
.sym 8541 $abc$38894$n120
.sym 8549 crg_reset_delay[11]
.sym 8551 $auto$alumacc.cc:474:replace_alu$3856.C[9]
.sym 8553 crg_reset_delay[8]
.sym 8554 $PACKER_VCC_NET
.sym 8555 $auto$alumacc.cc:474:replace_alu$3856.C[8]
.sym 8557 $auto$alumacc.cc:474:replace_alu$3856.C[10]
.sym 8559 $PACKER_VCC_NET
.sym 8560 crg_reset_delay[9]
.sym 8561 $auto$alumacc.cc:474:replace_alu$3856.C[9]
.sym 8563 $auto$alumacc.cc:474:replace_alu$3856.C[11]
.sym 8565 crg_reset_delay[10]
.sym 8566 $PACKER_VCC_NET
.sym 8567 $auto$alumacc.cc:474:replace_alu$3856.C[10]
.sym 8570 crg_reset_delay[11]
.sym 8571 $PACKER_VCC_NET
.sym 8573 $auto$alumacc.cc:474:replace_alu$3856.C[11]
.sym 8578 $abc$38894$n142
.sym 8583 por_rst
.sym 8584 sys_rst
.sym 8585 $abc$38894$n120
.sym 8589 $abc$38894$n140
.sym 8595 $abc$38894$n126
.sym 8597 por_rst
.sym 8598 $abc$38894$n2390
.sym 8599 clk12_$glb_clk
.sym 8625 basesoc_vexriscv_ibus_adr[24]
.sym 8626 basesoc_vexriscv_ibus_adr[27]
.sym 8627 basesoc_vexriscv_ibus_adr[3]
.sym 8628 basesoc_vexriscv_ibus_adr[23]
.sym 8629 basesoc_vexriscv_ibus_adr[8]
.sym 8630 basesoc_vexriscv_ibus_adr[14]
.sym 8634 $abc$38894$n6092_1
.sym 8639 $abc$38894$n2390
.sym 8640 $abc$38894$n140
.sym 8641 $abc$38894$n2256
.sym 8642 $abc$38894$n5978_1
.sym 8644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 8645 $abc$38894$n6128
.sym 8647 VexRiscv._zz_199_[29]
.sym 8649 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 8650 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 8651 basesoc_vexriscv_dbus_adr[18]
.sym 8652 VexRiscv._zz_334_
.sym 8653 slave_sel[2]
.sym 8654 VexRiscv.CsrPlugin_mepc[29]
.sym 8655 basesoc_ctrl_reset_reset_r
.sym 8656 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 8658 $abc$38894$n3624_1
.sym 8659 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 8660 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 8678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 8679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 8685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 8690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 8691 $abc$38894$n132
.sym 8707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 8713 $abc$38894$n132
.sym 8719 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 8724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 8735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 8745 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 8746 clk12_$glb_clk
.sym 8772 slave_sel[2]
.sym 8773 array_muxed0[8]
.sym 8774 $abc$38894$n3502
.sym 8775 slave_sel[1]
.sym 8776 basesoc_uart_tx_fifo_consume[1]
.sym 8777 slave_sel[0]
.sym 8778 $abc$38894$n3508
.sym 8779 $abc$38894$n3619_1
.sym 8780 VexRiscv._zz_36_[27]
.sym 8784 $abc$38894$n2493
.sym 8785 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 8787 $abc$38894$n2466
.sym 8789 $abc$38894$n2466
.sym 8790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 8792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 8793 VexRiscv._zz_32_[1]
.sym 8794 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 8795 basesoc_vexriscv_ibus_adr[26]
.sym 8796 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 8797 basesoc_uart_tx_fifo_consume[1]
.sym 8798 $abc$38894$n120
.sym 8799 sys_rst
.sym 8800 basesoc_vexriscv_ibus_adr[8]
.sym 8801 basesoc_uart_tx_fifo_consume[0]
.sym 8802 basesoc_uart_tx_fifo_consume[0]
.sym 8803 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8804 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 8805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 8806 $abc$38894$n86
.sym 8807 array_muxed0[8]
.sym 8818 slave_sel_r[1]
.sym 8829 spiflash_bus_dat_r[23]
.sym 8832 spiflash_bus_dat_r[24]
.sym 8833 $abc$38894$n6187
.sym 8841 $abc$38894$n6185
.sym 8847 slave_sel_r[1]
.sym 8848 spiflash_bus_dat_r[23]
.sym 8849 $abc$38894$n6185
.sym 8882 $abc$38894$n6187
.sym 8883 slave_sel_r[1]
.sym 8885 spiflash_bus_dat_r[24]
.sym 8893 clk12_$glb_clk
.sym 8894 $abc$38894$n147_$glb_sr
.sym 8919 $abc$38894$n3771
.sym 8920 $abc$38894$n3775_1
.sym 8921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 8922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 8923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 8924 $abc$38894$n3616_1
.sym 8925 $abc$38894$n3773_1
.sym 8926 $abc$38894$n3772
.sym 8929 sys_rst
.sym 8930 $abc$38894$n5978_1
.sym 8932 $abc$38894$n90
.sym 8934 slave_sel[1]
.sym 8938 VexRiscv._zz_151_[9]
.sym 8941 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 8942 $abc$38894$n6147_1
.sym 8943 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 8944 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 8945 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 8946 spiflash_bus_dat_r[26]
.sym 8947 spiflash_bus_dat_r[27]
.sym 8948 $abc$38894$n3773_1
.sym 8949 slave_sel[0]
.sym 8950 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 8951 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 8952 $abc$38894$n4353_1
.sym 8953 basesoc_vexriscv_ibus_adr[12]
.sym 8954 basesoc_vexriscv_ibus_adr[3]
.sym 8969 $abc$38894$n120
.sym 8980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 8981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 8987 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 8999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 9005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 9029 $abc$38894$n120
.sym 9039 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9040 clk12_$glb_clk
.sym 9066 spiflash_bus_dat_r[27]
.sym 9067 spiflash_bus_dat_r[31]
.sym 9068 $abc$38894$n3774
.sym 9069 spiflash_bus_dat_r[28]
.sym 9070 $abc$38894$n2280
.sym 9071 spiflash_bus_dat_r[30]
.sym 9072 spiflash_bus_dat_r[18]
.sym 9073 spiflash_bus_dat_r[29]
.sym 9074 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 9078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9079 $abc$38894$n4260_1
.sym 9080 $abc$38894$n3964
.sym 9081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 9083 slave_sel_r[1]
.sym 9084 basesoc_vexriscv_ibus_adr[5]
.sym 9085 $abc$38894$n5663
.sym 9090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 9091 basesoc_vexriscv_ibus_adr[5]
.sym 9092 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 9093 spiflash_bus_dat_r[30]
.sym 9094 $PACKER_GND_NET
.sym 9096 $abc$38894$n2493
.sym 9097 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 9098 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 9099 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 9100 $abc$38894$n102
.sym 9101 basesoc_vexriscv_ibus_adr[15]
.sym 9107 $abc$38894$n6128
.sym 9113 crg_reset_delay[0]
.sym 9120 $abc$38894$n6125
.sym 9125 por_rst
.sym 9128 $abc$38894$n6118
.sym 9134 $abc$38894$n2389
.sym 9136 $PACKER_VCC_NET
.sym 9148 $abc$38894$n6118
.sym 9149 por_rst
.sym 9152 por_rst
.sym 9154 $abc$38894$n6125
.sym 9159 $abc$38894$n6128
.sym 9161 por_rst
.sym 9171 crg_reset_delay[0]
.sym 9173 $PACKER_VCC_NET
.sym 9186 $abc$38894$n2389
.sym 9187 clk12_$glb_clk
.sym 9214 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 9215 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 9217 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 9218 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 9219 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 9220 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 9225 grant
.sym 9226 spiflash_bus_dat_r[18]
.sym 9228 $abc$38894$n2360
.sym 9229 $abc$38894$n2256
.sym 9231 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 9232 basesoc_uart_tx_fifo_do_read
.sym 9233 $abc$38894$n2360
.sym 9234 basesoc_vexriscv_ibus_adr[18]
.sym 9236 $abc$38894$n3774
.sym 9237 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 9238 $abc$38894$n3624_1
.sym 9239 basesoc_ctrl_reset_reset_r
.sym 9240 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 9241 basesoc_vexriscv_ibus_adr[16]
.sym 9242 VexRiscv.CsrPlugin_mepc[29]
.sym 9243 basesoc_vexriscv_ibus_adr[4]
.sym 9244 $abc$38894$n2169
.sym 9245 $abc$38894$n98
.sym 9246 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 9247 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 9248 VexRiscv._zz_334_
.sym 9259 slave_sel_r[1]
.sym 9261 spiflash_bus_dat_r[29]
.sym 9263 spiflash_bus_dat_r[25]
.sym 9265 $abc$38894$n6146_1
.sym 9266 $abc$38894$n6147_1
.sym 9270 $abc$38894$n6197_1
.sym 9282 $abc$38894$n6189
.sym 9288 $abc$38894$n6147_1
.sym 9289 $abc$38894$n6146_1
.sym 9293 slave_sel_r[1]
.sym 9294 spiflash_bus_dat_r[25]
.sym 9295 $abc$38894$n6189
.sym 9329 slave_sel_r[1]
.sym 9331 spiflash_bus_dat_r[29]
.sym 9332 $abc$38894$n6197_1
.sym 9334 clk12_$glb_clk
.sym 9335 $abc$38894$n147_$glb_sr
.sym 9360 basesoc_vexriscv_ibus_adr[16]
.sym 9361 basesoc_vexriscv_ibus_adr[4]
.sym 9362 basesoc_vexriscv_ibus_adr[6]
.sym 9363 basesoc_vexriscv_ibus_adr[13]
.sym 9364 basesoc_vexriscv_ibus_adr[22]
.sym 9365 basesoc_vexriscv_ibus_adr[15]
.sym 9367 basesoc_vexriscv_ibus_adr[12]
.sym 9369 VexRiscv._zz_152_
.sym 9373 VexRiscv._zz_337_
.sym 9377 basesoc_vexriscv_ibus_adr[9]
.sym 9378 basesoc_uart_phy_storage[30]
.sym 9382 $abc$38894$n4052
.sym 9384 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 9385 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 9386 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9387 basesoc_vexriscv_ibus_adr[15]
.sym 9388 sys_rst
.sym 9390 VexRiscv.lastStagePc[15]
.sym 9391 VexRiscv.lastStagePc[29]
.sym 9392 VexRiscv.lastStagePc[16]
.sym 9393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 9394 $abc$38894$n86
.sym 9395 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 9415 $abc$38894$n13
.sym 9419 $abc$38894$n2171
.sym 9464 $abc$38894$n13
.sym 9480 $abc$38894$n2171
.sym 9481 clk12_$glb_clk
.sym 9507 $abc$38894$n4383
.sym 9511 cas_g_n
.sym 9512 cas_b_n
.sym 9513 $abc$38894$n4411
.sym 9515 $abc$38894$n90
.sym 9518 $abc$38894$n90
.sym 9519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 9521 $abc$38894$n102
.sym 9523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 9524 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 9525 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 9526 $PACKER_VCC_NET
.sym 9527 $abc$38894$n2409
.sym 9530 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 9531 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 9532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 9534 spiflash_bus_dat_r[26]
.sym 9535 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 9536 $abc$38894$n3773_1
.sym 9537 VexRiscv._zz_32_[1]
.sym 9538 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 9539 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 9540 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 9541 basesoc_vexriscv_ibus_adr[12]
.sym 9542 basesoc_vexriscv_ibus_adr[3]
.sym 9554 $abc$38894$n9
.sym 9558 sys_rst
.sym 9559 basesoc_ctrl_reset_reset_r
.sym 9567 $abc$38894$n3
.sym 9575 $abc$38894$n2169
.sym 9600 basesoc_ctrl_reset_reset_r
.sym 9601 sys_rst
.sym 9605 $abc$38894$n9
.sym 9620 $abc$38894$n3
.sym 9627 $abc$38894$n2169
.sym 9628 clk12_$glb_clk
.sym 9656 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 9659 $PACKER_GND_NET
.sym 9662 $abc$38894$n7499
.sym 9663 cas_b_n
.sym 9666 sys_rst
.sym 9667 $abc$38894$n3935_1
.sym 9670 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9671 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 9673 $abc$38894$n3964
.sym 9674 $abc$38894$n149
.sym 9676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 9679 basesoc_vexriscv_ibus_adr[5]
.sym 9680 $abc$38894$n2167
.sym 9681 $PACKER_GND_NET
.sym 9682 cas_g_n
.sym 9683 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 9684 $abc$38894$n2493
.sym 9685 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 9686 $abc$38894$n3613_1
.sym 9687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 9688 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 9689 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 9697 $abc$38894$n3613_1
.sym 9699 array_muxed0[13]
.sym 9701 spiflash_bus_dat_r[22]
.sym 9704 $abc$38894$n3774
.sym 9706 $abc$38894$n2360
.sym 9707 spiflash_bus_dat_r[24]
.sym 9708 $abc$38894$n4896
.sym 9712 $abc$38894$n3613_1
.sym 9713 spiflash_bus_dat_r[23]
.sym 9717 spiflash_bus_dat_r[25]
.sym 9720 $abc$38894$n3773_1
.sym 9723 $abc$38894$n3624_1
.sym 9740 spiflash_bus_dat_r[22]
.sym 9742 array_muxed0[13]
.sym 9743 $abc$38894$n3624_1
.sym 9752 $abc$38894$n4896
.sym 9753 $abc$38894$n3624_1
.sym 9754 spiflash_bus_dat_r[23]
.sym 9755 $abc$38894$n3613_1
.sym 9764 $abc$38894$n3613_1
.sym 9765 spiflash_bus_dat_r[24]
.sym 9766 $abc$38894$n3773_1
.sym 9767 $abc$38894$n3624_1
.sym 9770 $abc$38894$n3624_1
.sym 9771 $abc$38894$n3774
.sym 9772 $abc$38894$n3613_1
.sym 9773 spiflash_bus_dat_r[25]
.sym 9774 $abc$38894$n2360
.sym 9775 clk12_$glb_clk
.sym 9776 sys_rst_$glb_sr
.sym 9801 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 9803 $abc$38894$n4361_1
.sym 9804 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 9805 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 9807 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 9808 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 9809 $abc$38894$n6523
.sym 9810 $PACKER_GND_NET
.sym 9815 cas_leds[0]
.sym 9816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 9819 csrbankarray_csrbank2_bitbang0_w[3]
.sym 9820 $abc$38894$n151
.sym 9822 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 9827 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 9828 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 9829 slave_sel_r[1]
.sym 9830 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 9831 basesoc_vexriscv_ibus_adr[4]
.sym 9832 VexRiscv.CsrPlugin_mepc[10]
.sym 9833 $abc$38894$n3624_1
.sym 9855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 9856 VexRiscv._zz_10_[1]
.sym 9865 $abc$38894$n3435_1
.sym 9867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 9887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 9888 $abc$38894$n3435_1
.sym 9889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 9893 VexRiscv._zz_10_[1]
.sym 9921 $abc$38894$n2429_$glb_ce
.sym 9922 clk12_$glb_clk
.sym 9948 VexRiscv.lastStagePc[17]
.sym 9949 VexRiscv.lastStagePc[29]
.sym 9950 VexRiscv.lastStagePc[10]
.sym 9951 VexRiscv.lastStagePc[4]
.sym 9952 VexRiscv.lastStagePc[9]
.sym 9953 VexRiscv.lastStagePc[21]
.sym 9955 VexRiscv.lastStagePc[16]
.sym 9957 $abc$38894$n3428_1
.sym 9960 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 9962 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 9963 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 9964 $abc$38894$n3636_1
.sym 9966 VexRiscv.decode_to_execute_IS_CSR
.sym 9967 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 9969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 9970 basesoc_vexriscv_ibus_adr[7]
.sym 9971 VexRiscv.execute_arbitration_isStuckByOthers
.sym 9973 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 9976 sys_rst
.sym 9977 VexRiscv.lastStagePc[15]
.sym 9979 VexRiscv.lastStagePc[16]
.sym 9981 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 9982 $abc$38894$n86
.sym 9983 VexRiscv.lastStagePc[29]
.sym 9992 $abc$38894$n3
.sym 10000 $abc$38894$n2167
.sym 10013 $abc$38894$n9
.sym 10023 $abc$38894$n9
.sym 10028 $abc$38894$n3
.sym 10068 $abc$38894$n2167
.sym 10069 clk12_$glb_clk
.sym 10095 $abc$38894$n6490_1
.sym 10096 $abc$38894$n3692_1
.sym 10097 $abc$38894$n6325_1
.sym 10098 VexRiscv.CsrPlugin_mepc[10]
.sym 10099 $abc$38894$n6324_1
.sym 10100 $abc$38894$n3694_1
.sym 10101 $abc$38894$n3435_1
.sym 10102 $abc$38894$n4373_1
.sym 10104 VexRiscv.lastStagePc[21]
.sym 10107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 10111 $abc$38894$n2373
.sym 10114 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 10117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 10118 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 10119 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 10123 cas_leds[0]
.sym 10124 $abc$38894$n3435_1
.sym 10128 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 10242 cas_leds[0]
.sym 10246 $abc$38894$n6491_1
.sym 10250 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 10256 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 10258 VexRiscv._zz_135_[22]
.sym 10261 VexRiscv.CsrPlugin_mepc[17]
.sym 10262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 10263 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 10264 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 10266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 10269 VexRiscv.lastStagePc[23]
.sym 10270 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 10274 $abc$38894$n3435_1
.sym 10277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 10390 $abc$38894$n3678_1
.sym 10391 $abc$38894$n6321_1
.sym 10392 $abc$38894$n6488_1
.sym 10393 basesoc_uart_tx_fifo_level0[1]
.sym 10394 $abc$38894$n6489_1
.sym 10397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 10401 $abc$38894$n9
.sym 10404 VexRiscv._zz_190_
.sym 10405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 10408 cas_leds[0]
.sym 10410 VexRiscv._zz_190_
.sym 10420 $abc$38894$n3624_1
.sym 10424 VexRiscv._zz_17_
.sym 10537 spiflash_counter[1]
.sym 10548 $abc$38894$n3681
.sym 10549 $abc$38894$n2479
.sym 10556 VexRiscv.CsrPlugin_hadException
.sym 10560 VexRiscv.lastStagePc[15]
.sym 10585 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 10590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 10594 $abc$38894$n3435_1
.sym 10628 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 10629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 10630 $abc$38894$n3435_1
.sym 10656 $abc$38894$n2429_$glb_ce
.sym 10657 clk12_$glb_clk
.sym 10689 VexRiscv.lastStagePc[15]
.sym 10691 $abc$38894$n5978_1
.sym 10692 sys_rst
.sym 10704 spiflash_counter[1]
.sym 11229 spram_datain01[3]
.sym 11230 spram_maskwren01[2]
.sym 11231 spram_datain11[11]
.sym 11232 spram_datain01[11]
.sym 11233 spram_datain01[10]
.sym 11234 spram_datain11[10]
.sym 11235 spram_maskwren11[2]
.sym 11236 spram_datain11[3]
.sym 11237 $abc$38894$n6199_1
.sym 11247 $abc$38894$n6201_1
.sym 11250 spiflash_bus_dat_r[18]
.sym 11274 spram_dataout01[15]
.sym 11276 spram_dataout01[12]
.sym 11277 slave_sel_r[2]
.sym 11278 spram_dataout01[14]
.sym 11279 $abc$38894$n5328
.sym 11282 slave_sel_r[2]
.sym 11284 array_muxed1[20]
.sym 11287 spram_dataout01[11]
.sym 11288 $abc$38894$n4896
.sym 11291 spram_dataout11[14]
.sym 11293 spram_dataout11[15]
.sym 11298 spram_dataout11[12]
.sym 11299 spram_dataout11[11]
.sym 11304 spram_dataout11[14]
.sym 11305 spram_dataout01[14]
.sym 11306 slave_sel_r[2]
.sym 11307 $abc$38894$n4896
.sym 11310 $abc$38894$n4896
.sym 11311 spram_dataout11[15]
.sym 11312 spram_dataout01[15]
.sym 11313 slave_sel_r[2]
.sym 11316 spram_dataout11[12]
.sym 11317 spram_dataout01[12]
.sym 11318 slave_sel_r[2]
.sym 11319 $abc$38894$n4896
.sym 11322 $abc$38894$n4896
.sym 11324 $abc$38894$n5328
.sym 11329 $abc$38894$n5328
.sym 11331 $abc$38894$n4896
.sym 11334 $abc$38894$n4896
.sym 11335 array_muxed1[20]
.sym 11340 spram_dataout01[11]
.sym 11341 $abc$38894$n4896
.sym 11342 slave_sel_r[2]
.sym 11343 spram_dataout11[11]
.sym 11346 $abc$38894$n4896
.sym 11347 array_muxed1[20]
.sym 11359 spram_datain01[2]
.sym 11361 spram_datain11[2]
.sym 11367 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 11368 $abc$38894$n6199_1
.sym 11369 $abc$38894$n5328
.sym 11376 spram_datain01[3]
.sym 11377 $abc$38894$n5331
.sym 11394 spram_datain11[11]
.sym 11402 spram_maskwren11[2]
.sym 11405 array_muxed1[21]
.sym 11408 array_muxed1[18]
.sym 11409 spram_maskwren01[2]
.sym 11411 spram_dataout11[14]
.sym 11413 spram_dataout11[15]
.sym 11418 array_muxed1[28]
.sym 11421 $abc$38894$n6193
.sym 11426 spram_maskwren11[0]
.sym 11438 array_muxed1[30]
.sym 11441 array_muxed1[31]
.sym 11449 array_muxed1[28]
.sym 11453 $abc$38894$n4896
.sym 11461 array_muxed1[21]
.sym 11468 $abc$38894$n4896
.sym 11470 array_muxed1[31]
.sym 11473 $abc$38894$n4896
.sym 11476 array_muxed1[21]
.sym 11481 array_muxed1[30]
.sym 11482 $abc$38894$n4896
.sym 11485 array_muxed1[31]
.sym 11487 $abc$38894$n4896
.sym 11491 array_muxed1[21]
.sym 11492 $abc$38894$n4896
.sym 11499 $abc$38894$n4896
.sym 11500 array_muxed1[30]
.sym 11503 array_muxed1[28]
.sym 11506 $abc$38894$n4896
.sym 11511 $abc$38894$n4896
.sym 11512 array_muxed1[28]
.sym 11525 $PACKER_GND_NET
.sym 11526 $PACKER_GND_NET
.sym 11527 $abc$38894$n4411
.sym 11530 array_muxed0[6]
.sym 11546 $abc$38894$n6181_1
.sym 11550 $abc$38894$n6177_1
.sym 11640 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 11641 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 11644 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 11646 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 11651 array_muxed0[6]
.sym 11653 array_muxed1[16]
.sym 11655 VexRiscv._zz_129_[1]
.sym 11657 $PACKER_VCC_NET
.sym 11658 array_muxed0[8]
.sym 11661 array_muxed1[17]
.sym 11662 VexRiscv._zz_129_[5]
.sym 11664 array_muxed0[9]
.sym 11668 array_muxed0[12]
.sym 11670 basesoc_vexriscv_dbus_adr[17]
.sym 11673 array_muxed0[6]
.sym 11685 array_muxed0[10]
.sym 11687 $abc$38894$n3624_1
.sym 11688 array_muxed0[11]
.sym 11689 spiflash_bus_dat_r[19]
.sym 11698 $abc$38894$n2360
.sym 11705 spiflash_bus_dat_r[20]
.sym 11719 array_muxed0[10]
.sym 11720 spiflash_bus_dat_r[19]
.sym 11721 $abc$38894$n3624_1
.sym 11755 $abc$38894$n3624_1
.sym 11756 spiflash_bus_dat_r[20]
.sym 11757 array_muxed0[11]
.sym 11759 $abc$38894$n2360
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 spiflash_bus_dat_r[16]
.sym 11766 spiflash_bus_dat_r[17]
.sym 11767 spiflash_bus_dat_r[15]
.sym 11770 basesoc_ctrl_reset_reset_r
.sym 11771 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 11772 VexRiscv.CsrPlugin_mepc[4]
.sym 11773 basesoc_ctrl_reset_reset_r
.sym 11775 VexRiscv._zz_203_
.sym 11777 array_muxed1[25]
.sym 11778 $abc$38894$n6179_1
.sym 11779 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 11780 VexRiscv._zz_334_
.sym 11782 $abc$38894$n6171_1
.sym 11783 $abc$38894$n3624_1
.sym 11786 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 11794 array_muxed0[12]
.sym 11809 $abc$38894$n3624_1
.sym 11810 spiflash_bus_dat_r[21]
.sym 11821 $abc$38894$n2360
.sym 11824 array_muxed0[9]
.sym 11829 array_muxed0[12]
.sym 11831 spiflash_bus_dat_r[18]
.sym 11834 $abc$38894$n3624_1
.sym 11842 spiflash_bus_dat_r[18]
.sym 11844 array_muxed0[9]
.sym 11845 $abc$38894$n3624_1
.sym 11872 $abc$38894$n3624_1
.sym 11873 array_muxed0[12]
.sym 11875 spiflash_bus_dat_r[21]
.sym 11882 $abc$38894$n2360
.sym 11883 clk12_$glb_clk
.sym 11884 sys_rst_$glb_sr
.sym 11885 basesoc_vexriscv_dbus_adr[12]
.sym 11887 array_muxed0[12]
.sym 11888 basesoc_vexriscv_dbus_adr[17]
.sym 11893 VexRiscv.lastStagePc[23]
.sym 11895 basesoc_vexriscv_dbus_adr[15]
.sym 11896 VexRiscv.lastStagePc[23]
.sym 11897 spiflash_bus_dat_r[14]
.sym 11904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 11913 spiflash_bus_dat_r[17]
.sym 11914 $abc$38894$n3884
.sym 11915 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 11918 spiflash_bus_dat_r[22]
.sym 11919 $abc$38894$n6193
.sym 11927 $PACKER_VCC_NET
.sym 11928 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 11933 $abc$38894$n3884
.sym 11941 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 11949 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 11953 $abc$38894$n2113
.sym 11957 VexRiscv._zz_203_
.sym 11958 $nextpnr_ICESTORM_LC_17$O
.sym 11960 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 11964 $auto$alumacc.cc:474:replace_alu$3937.C[2]
.sym 11966 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 11973 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 11974 $auto$alumacc.cc:474:replace_alu$3937.C[2]
.sym 11977 $abc$38894$n3884
.sym 11978 VexRiscv._zz_203_
.sym 12001 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12003 $PACKER_VCC_NET
.sym 12005 $abc$38894$n2113
.sym 12006 clk12_$glb_clk
.sym 12007 VexRiscv.reset_$glb_sr
.sym 12008 VexRiscv._zz_200_[18]
.sym 12009 $abc$38894$n4224_1
.sym 12011 VexRiscv._zz_200_[4]
.sym 12012 VexRiscv._zz_200_[6]
.sym 12013 VexRiscv._zz_200_[17]
.sym 12015 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 12016 $abc$38894$n4287_1
.sym 12021 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 12022 VexRiscv._zz_200_[25]
.sym 12023 sys_rst
.sym 12024 VexRiscv.decode_to_execute_RS2[26]
.sym 12025 VexRiscv._zz_170_[1]
.sym 12026 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 12027 basesoc_vexriscv_ibus_adr[12]
.sym 12030 slave_sel[0]
.sym 12032 VexRiscv.CsrPlugin_mepc[15]
.sym 12034 $abc$38894$n5935_1
.sym 12040 VexRiscv._zz_170_[1]
.sym 12051 $abc$38894$n2114
.sym 12056 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12059 VexRiscv._zz_203_
.sym 12072 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 12074 $abc$38894$n3884
.sym 12106 $abc$38894$n3884
.sym 12107 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12109 VexRiscv._zz_203_
.sym 12124 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 12128 $abc$38894$n2114
.sym 12129 clk12_$glb_clk
.sym 12130 VexRiscv.reset_$glb_sr
.sym 12131 $abc$38894$n5937_1
.sym 12132 $abc$38894$n4365_1
.sym 12133 $abc$38894$n5712_1
.sym 12134 VexRiscv.lastStagePc[14]
.sym 12135 VexRiscv.lastStagePc[6]
.sym 12136 $abc$38894$n5
.sym 12137 $abc$38894$n5710
.sym 12138 $abc$38894$n5935_1
.sym 12139 $abc$38894$n2409
.sym 12140 VexRiscv.decode_to_execute_RS2[18]
.sym 12141 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 12147 $abc$38894$n2114
.sym 12148 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 12149 $abc$38894$n2409
.sym 12150 $abc$38894$n2493
.sym 12152 $abc$38894$n4224_1
.sym 12153 VexRiscv._zz_151_[6]
.sym 12154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 12155 $abc$38894$n3636_1
.sym 12156 VexRiscv.CsrPlugin_mepc[22]
.sym 12157 array_muxed0[6]
.sym 12158 $abc$38894$n5
.sym 12159 $abc$38894$n5630
.sym 12160 basesoc_adr[2]
.sym 12161 $abc$38894$n2490
.sym 12162 $abc$38894$n4186
.sym 12163 basesoc_vexriscv_dbus_adr[17]
.sym 12164 VexRiscv.CsrPlugin_mepc[29]
.sym 12165 $abc$38894$n4186
.sym 12179 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 12194 $abc$38894$n4353_1
.sym 12197 $abc$38894$n4365_1
.sym 12224 $abc$38894$n4365_1
.sym 12225 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 12226 $abc$38894$n4353_1
.sym 12252 clk12_$glb_clk
.sym 12254 VexRiscv._zz_47_[1]
.sym 12255 $abc$38894$n6426
.sym 12256 $abc$38894$n4216_1
.sym 12257 $abc$38894$n4257_1
.sym 12258 $abc$38894$n3449_1
.sym 12259 $abc$38894$n5713
.sym 12260 $abc$38894$n4215_1
.sym 12261 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 12264 spiflash_bus_dat_r[28]
.sym 12265 $abc$38894$n4383
.sym 12271 sys_rst
.sym 12272 VexRiscv._zz_151_[10]
.sym 12273 slave_sel[2]
.sym 12276 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 12278 $abc$38894$n3441_1
.sym 12279 VexRiscv._zz_200_[4]
.sym 12280 VexRiscv._zz_151_[4]
.sym 12281 VexRiscv._zz_170_[0]
.sym 12282 $abc$38894$n5582_1
.sym 12284 VexRiscv.CsrPlugin_mepc[4]
.sym 12285 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 12287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12288 VexRiscv._zz_170_[0]
.sym 12289 VexRiscv._zz_135_[21]
.sym 12296 $abc$38894$n4353_1
.sym 12297 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 12298 VexRiscv.lastStagePc[24]
.sym 12299 VexRiscv.CsrPlugin_mepc[24]
.sym 12300 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 12301 $abc$38894$n4397_1
.sym 12304 $abc$38894$n4353_1
.sym 12305 $abc$38894$n2490
.sym 12306 $abc$38894$n4361_1
.sym 12308 $abc$38894$n4401
.sym 12311 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 12318 $abc$38894$n4383
.sym 12322 $abc$38894$n4411
.sym 12323 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 12326 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 12329 $abc$38894$n4353_1
.sym 12330 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 12331 $abc$38894$n4383
.sym 12340 $abc$38894$n4411
.sym 12341 $abc$38894$n4353_1
.sym 12342 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 12352 $abc$38894$n4353_1
.sym 12354 $abc$38894$n4401
.sym 12355 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 12358 $abc$38894$n2490
.sym 12359 VexRiscv.CsrPlugin_mepc[24]
.sym 12360 VexRiscv.lastStagePc[24]
.sym 12364 $abc$38894$n4397_1
.sym 12365 $abc$38894$n4353_1
.sym 12367 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 12371 $abc$38894$n4361_1
.sym 12372 $abc$38894$n4353_1
.sym 12373 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 12375 clk12_$glb_clk
.sym 12377 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 12378 VexRiscv._zz_36_[10]
.sym 12379 $abc$38894$n6427
.sym 12380 $abc$38894$n88
.sym 12381 $abc$38894$n6425
.sym 12382 VexRiscv._zz_36_[4]
.sym 12383 $abc$38894$n5709_1
.sym 12384 $abc$38894$n6409
.sym 12387 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 12388 basesoc_vexriscv_ibus_adr[6]
.sym 12392 $abc$38894$n4257_1
.sym 12396 $abc$38894$n5714_1
.sym 12397 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 12399 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 12400 VexRiscv._zz_170_[1]
.sym 12401 spiflash_bus_dat_r[17]
.sym 12402 VexRiscv.CsrPlugin_mepc[29]
.sym 12403 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12405 $abc$38894$n4202_1
.sym 12406 VexRiscv.CsrPlugin_mepc[24]
.sym 12407 $abc$38894$n6193
.sym 12408 $abc$38894$n4239_1
.sym 12410 VexRiscv.CsrPlugin_mepc[22]
.sym 12411 spiflash_bus_dat_r[22]
.sym 12418 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 12419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12421 VexRiscv.lastStagePc[22]
.sym 12422 basesoc_vexriscv_dbus_adr[6]
.sym 12423 $abc$38894$n3454_1
.sym 12424 VexRiscv.CsrPlugin_mepc[22]
.sym 12426 $abc$38894$n3441_1
.sym 12427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 12434 $abc$38894$n3455_1
.sym 12437 grant
.sym 12439 basesoc_vexriscv_ibus_adr[6]
.sym 12441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 12444 $abc$38894$n2490
.sym 12445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 12446 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 12447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 12453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12457 basesoc_vexriscv_ibus_adr[6]
.sym 12459 grant
.sym 12460 basesoc_vexriscv_dbus_adr[6]
.sym 12469 $abc$38894$n3454_1
.sym 12471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12475 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 12481 $abc$38894$n3441_1
.sym 12482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 12483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 12484 $abc$38894$n3455_1
.sym 12488 $abc$38894$n2490
.sym 12489 VexRiscv.CsrPlugin_mepc[22]
.sym 12490 VexRiscv.lastStagePc[22]
.sym 12493 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 12497 $abc$38894$n7896_$glb_ce
.sym 12498 clk12_$glb_clk
.sym 12500 $abc$38894$n4303_1
.sym 12501 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 12502 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 12503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 12504 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 12505 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 12506 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 12507 VexRiscv._zz_36_[8]
.sym 12510 $abc$38894$n6201_1
.sym 12513 VexRiscv._zz_170_[1]
.sym 12514 basesoc_vexriscv_ibus_adr[28]
.sym 12515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 12518 $abc$38894$n5646_1
.sym 12520 $abc$38894$n2167
.sym 12524 VexRiscv._zz_200_[24]
.sym 12525 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 12526 grant
.sym 12527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 12528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12529 VexRiscv._zz_288_[10]
.sym 12530 VexRiscv._zz_170_[1]
.sym 12531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 12532 VexRiscv.CsrPlugin_mepc[15]
.sym 12533 VexRiscv._zz_170_[2]
.sym 12534 $abc$38894$n5935_1
.sym 12535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12543 $abc$38894$n2409
.sym 12545 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 12547 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 12548 VexRiscv._zz_200_[10]
.sym 12556 $abc$38894$n124
.sym 12557 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12560 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12565 $abc$38894$n4202_1
.sym 12568 $abc$38894$n4239_1
.sym 12569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12586 $abc$38894$n4239_1
.sym 12587 VexRiscv._zz_200_[10]
.sym 12589 $abc$38894$n4202_1
.sym 12595 $abc$38894$n124
.sym 12600 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 12605 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 12618 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12620 $abc$38894$n2409
.sym 12621 clk12_$glb_clk
.sym 12622 VexRiscv.reset_$glb_sr
.sym 12623 $abc$38894$n5585_1
.sym 12624 $abc$38894$n4896
.sym 12625 basesoc_vexriscv_dbus_adr[24]
.sym 12626 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12627 basesoc_vexriscv_dbus_adr[14]
.sym 12628 basesoc_vexriscv_dbus_adr[27]
.sym 12629 basesoc_vexriscv_dbus_adr[26]
.sym 12630 basesoc_vexriscv_dbus_adr[18]
.sym 12631 $abc$38894$n6032_1
.sym 12632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 12633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 12634 spiflash_bus_dat_r[18]
.sym 12635 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 12638 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 12639 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 12643 $abc$38894$n149
.sym 12644 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 12645 $abc$38894$n4302_1
.sym 12646 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 12647 $abc$38894$n3636_1
.sym 12648 VexRiscv._zz_41_[10]
.sym 12649 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 12650 sys_rst
.sym 12651 VexRiscv._zz_199_[29]
.sym 12653 basesoc_adr[2]
.sym 12654 $abc$38894$n4186
.sym 12655 basesoc_vexriscv_dbus_adr[17]
.sym 12656 VexRiscv.CsrPlugin_mepc[29]
.sym 12657 basesoc_vexriscv_ibus_adr[14]
.sym 12658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12664 $abc$38894$n3441_1
.sym 12665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12668 $abc$38894$n6195_1
.sym 12669 slave_sel_r[1]
.sym 12671 $abc$38894$n6173_1
.sym 12672 $abc$38894$n6183_1
.sym 12673 spiflash_bus_dat_r[17]
.sym 12677 slave_sel_r[1]
.sym 12679 $abc$38894$n6193
.sym 12680 spiflash_bus_dat_r[30]
.sym 12681 spiflash_bus_dat_r[28]
.sym 12683 spiflash_bus_dat_r[22]
.sym 12687 $abc$38894$n126
.sym 12688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12691 $abc$38894$n6199_1
.sym 12693 spiflash_bus_dat_r[27]
.sym 12698 $abc$38894$n126
.sym 12704 $abc$38894$n6199_1
.sym 12705 slave_sel_r[1]
.sym 12706 spiflash_bus_dat_r[30]
.sym 12709 $abc$38894$n3441_1
.sym 12710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 12712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12715 $abc$38894$n6173_1
.sym 12716 slave_sel_r[1]
.sym 12718 spiflash_bus_dat_r[17]
.sym 12727 slave_sel_r[1]
.sym 12728 $abc$38894$n6193
.sym 12730 spiflash_bus_dat_r[27]
.sym 12733 $abc$38894$n6195_1
.sym 12734 spiflash_bus_dat_r[28]
.sym 12736 slave_sel_r[1]
.sym 12739 $abc$38894$n6183_1
.sym 12740 slave_sel_r[1]
.sym 12741 spiflash_bus_dat_r[22]
.sym 12744 clk12_$glb_clk
.sym 12745 $abc$38894$n147_$glb_sr
.sym 12746 VexRiscv._zz_199_[29]
.sym 12747 VexRiscv._zz_49_[1]
.sym 12748 VexRiscv._zz_37_[0]
.sym 12749 $abc$38894$n5934_1
.sym 12750 VexRiscv._zz_170_[2]
.sym 12751 $abc$38894$n3446_1
.sym 12752 $abc$38894$n3439_1
.sym 12753 VexRiscv._zz_37_[1]
.sym 12757 $abc$38894$n4361_1
.sym 12759 basesoc_ctrl_reset_reset_r
.sym 12760 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 12761 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 12762 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 12763 basesoc_vexriscv_dbus_adr[18]
.sym 12765 $abc$38894$n5585_1
.sym 12766 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12767 $abc$38894$n4896
.sym 12769 sys_rst
.sym 12770 $abc$38894$n5582_1
.sym 12771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 12772 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 12773 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12776 basesoc_vexriscv_dbus_adr[27]
.sym 12777 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 12778 basesoc_vexriscv_dbus_adr[26]
.sym 12779 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 12780 VexRiscv._zz_135_[22]
.sym 12781 VexRiscv.CsrPlugin_mepc[4]
.sym 12792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12793 $abc$38894$n3443_1
.sym 12795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 12800 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 12808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12813 basesoc_adr[2]
.sym 12814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12827 $abc$38894$n3443_1
.sym 12828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 12829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12832 $abc$38894$n3443_1
.sym 12833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 12834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 12835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 12847 basesoc_adr[2]
.sym 12857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 12867 clk12_$glb_clk
.sym 12869 $abc$38894$n4300_1
.sym 12870 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 12871 VexRiscv._zz_36_[29]
.sym 12872 $abc$38894$n4299_1
.sym 12873 $abc$38894$n3777_1
.sym 12874 $abc$38894$n5938_1
.sym 12875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 12876 $abc$38894$n3503
.sym 12877 grant
.sym 12879 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12881 VexRiscv._zz_321_[18]
.sym 12882 VexRiscv._zz_321_[23]
.sym 12883 $abc$38894$n7495
.sym 12884 VexRiscv._zz_321_[10]
.sym 12885 $abc$38894$n149
.sym 12886 VexRiscv._zz_321_[11]
.sym 12887 $abc$38894$n86
.sym 12890 VexRiscv._zz_49_[1]
.sym 12891 $abc$38894$n3764
.sym 12892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 12893 $PACKER_VCC_NET
.sym 12894 VexRiscv.CsrPlugin_mepc[29]
.sym 12895 $abc$38894$n4239_1
.sym 12896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 12897 VexRiscv._zz_170_[2]
.sym 12898 $abc$38894$n3764
.sym 12899 VexRiscv.CsrPlugin_mepc[24]
.sym 12900 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 12901 basesoc_vexriscv_ibus_adr[24]
.sym 12902 VexRiscv.CsrPlugin_mtval[29]
.sym 12903 basesoc_vexriscv_ibus_adr[27]
.sym 12904 $abc$38894$n4186
.sym 12911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 12922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 12924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 12932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 12937 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 12944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 12949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 12957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 12964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 12970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 12976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 12989 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 12990 clk12_$glb_clk
.sym 12992 basesoc_vexriscv_dbus_adr[22]
.sym 12993 basesoc_vexriscv_dbus_adr[13]
.sym 12994 $abc$38894$n3505
.sym 12995 basesoc_vexriscv_dbus_adr[28]
.sym 12996 $abc$38894$n3506
.sym 12997 basesoc_vexriscv_dbus_adr[23]
.sym 12998 basesoc_vexriscv_dbus_adr[25]
.sym 12999 basesoc_vexriscv_dbus_adr[8]
.sym 13000 $abc$38894$n4296_1
.sym 13002 $PACKER_GND_NET
.sym 13003 $abc$38894$n4411
.sym 13005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 13006 basesoc_vexriscv_ibus_adr[14]
.sym 13010 basesoc_vexriscv_ibus_adr[3]
.sym 13013 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 13015 $abc$38894$n3637_1
.sym 13016 VexRiscv._zz_200_[24]
.sym 13017 VexRiscv.CsrPlugin_mepc[15]
.sym 13018 grant
.sym 13019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 13020 $abc$38894$n3777_1
.sym 13022 VexRiscv._zz_170_[1]
.sym 13024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 13025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 13026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 13027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 13033 $abc$38894$n3771
.sym 13034 basesoc_vexriscv_ibus_adr[27]
.sym 13035 $abc$38894$n3502
.sym 13036 basesoc_vexriscv_ibus_adr[23]
.sym 13037 basesoc_vexriscv_ibus_adr[8]
.sym 13038 $abc$38894$n3616_1
.sym 13040 $abc$38894$n3503
.sym 13043 $abc$38894$n3502
.sym 13044 grant
.sym 13045 basesoc_uart_tx_fifo_consume[1]
.sym 13047 $abc$38894$n3508
.sym 13048 basesoc_vexriscv_dbus_adr[27]
.sym 13050 $abc$38894$n3507
.sym 13051 $abc$38894$n2280
.sym 13055 $abc$38894$n3508
.sym 13056 basesoc_vexriscv_dbus_adr[8]
.sym 13058 $abc$38894$n3507
.sym 13059 $abc$38894$n3505
.sym 13062 basesoc_vexriscv_dbus_adr[23]
.sym 13064 $abc$38894$n3619_1
.sym 13067 $abc$38894$n3616_1
.sym 13068 $abc$38894$n3771
.sym 13069 $abc$38894$n3502
.sym 13072 basesoc_vexriscv_dbus_adr[8]
.sym 13073 grant
.sym 13075 basesoc_vexriscv_ibus_adr[8]
.sym 13078 basesoc_vexriscv_dbus_adr[27]
.sym 13079 basesoc_vexriscv_ibus_adr[27]
.sym 13080 grant
.sym 13081 $abc$38894$n3503
.sym 13084 $abc$38894$n3616_1
.sym 13085 $abc$38894$n3508
.sym 13086 $abc$38894$n3503
.sym 13087 $abc$38894$n3619_1
.sym 13091 basesoc_uart_tx_fifo_consume[1]
.sym 13096 $abc$38894$n3505
.sym 13097 $abc$38894$n3502
.sym 13098 $abc$38894$n3508
.sym 13099 $abc$38894$n3507
.sym 13102 grant
.sym 13103 basesoc_vexriscv_ibus_adr[23]
.sym 13104 basesoc_vexriscv_dbus_adr[23]
.sym 13108 $abc$38894$n3507
.sym 13109 grant
.sym 13110 basesoc_vexriscv_ibus_adr[27]
.sym 13111 basesoc_vexriscv_dbus_adr[27]
.sym 13112 $abc$38894$n2280
.sym 13113 clk12_$glb_clk
.sym 13114 sys_rst_$glb_sr
.sym 13115 $abc$38894$n4285_1
.sym 13116 $abc$38894$n3507
.sym 13117 array_muxed0[13]
.sym 13118 $abc$38894$n3614_1
.sym 13119 VexRiscv.CsrPlugin_mtval[29]
.sym 13120 $abc$38894$n4284_1
.sym 13121 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13122 VexRiscv.CsrPlugin_mtval[28]
.sym 13123 VexRiscv._zz_288_[27]
.sym 13124 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 13130 $abc$38894$n102
.sym 13132 $abc$38894$n149
.sym 13133 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 13134 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 13135 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 13136 VexRiscv._zz_321_[12]
.sym 13137 $abc$38894$n7504
.sym 13138 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13139 basesoc_dat_w[2]
.sym 13141 $abc$38894$n2171
.sym 13142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 13143 sys_rst
.sym 13144 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13145 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 13146 $abc$38894$n4186
.sym 13148 VexRiscv.CsrPlugin_mepc[29]
.sym 13149 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 13150 $abc$38894$n3636_1
.sym 13157 $abc$38894$n3775_1
.sym 13158 $abc$38894$n3505
.sym 13159 basesoc_vexriscv_dbus_adr[18]
.sym 13161 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 13162 $abc$38894$n3508
.sym 13165 basesoc_vexriscv_ibus_adr[18]
.sym 13166 $abc$38894$n3774
.sym 13169 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 13170 $abc$38894$n3773_1
.sym 13171 $abc$38894$n3772
.sym 13173 $abc$38894$n3617_1
.sym 13174 grant
.sym 13177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13178 $abc$38894$n3618_1
.sym 13180 $abc$38894$n3777_1
.sym 13181 $abc$38894$n3507
.sym 13182 basesoc_vexriscv_dbus_adr[15]
.sym 13185 $abc$38894$n3776
.sym 13187 basesoc_vexriscv_ibus_adr[15]
.sym 13189 $abc$38894$n3772
.sym 13190 $abc$38894$n3775_1
.sym 13191 $abc$38894$n3776
.sym 13192 $abc$38894$n3777_1
.sym 13195 basesoc_vexriscv_dbus_adr[18]
.sym 13196 grant
.sym 13198 basesoc_vexriscv_ibus_adr[18]
.sym 13203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 13209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 13220 $abc$38894$n3618_1
.sym 13221 $abc$38894$n3617_1
.sym 13222 $abc$38894$n3505
.sym 13225 grant
.sym 13227 basesoc_vexriscv_ibus_adr[15]
.sym 13228 basesoc_vexriscv_dbus_adr[15]
.sym 13231 $abc$38894$n3773_1
.sym 13232 $abc$38894$n3507
.sym 13233 $abc$38894$n3774
.sym 13234 $abc$38894$n3508
.sym 13235 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 13236 clk12_$glb_clk
.sym 13238 basesoc_vexriscv_dbus_adr[21]
.sym 13239 $abc$38894$n3617_1
.sym 13240 basesoc_vexriscv_dbus_adr[19]
.sym 13241 $abc$38894$n4385_1
.sym 13242 count[6]
.sym 13243 $abc$38894$n3776
.sym 13244 $abc$38894$n3618_1
.sym 13245 basesoc_vexriscv_dbus_adr[16]
.sym 13246 $abc$38894$n4191
.sym 13247 $abc$38894$n4284_1
.sym 13248 VexRiscv.CsrPlugin_mepc[4]
.sym 13249 basesoc_ctrl_reset_reset_r
.sym 13250 basesoc_vexriscv_ibus_adr[4]
.sym 13251 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13254 $abc$38894$n98
.sym 13258 $abc$38894$n2169
.sym 13259 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 13260 VexRiscv._zz_151_[24]
.sym 13262 $abc$38894$n2280
.sym 13263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 13264 VexRiscv._zz_135_[22]
.sym 13265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 13266 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 13267 $abc$38894$n3613_1
.sym 13268 basesoc_vexriscv_ibus_adr[13]
.sym 13269 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 13270 basesoc_vexriscv_ibus_adr[22]
.sym 13271 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13272 count[19]
.sym 13273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 13281 sys_rst
.sym 13284 grant
.sym 13286 spiflash_bus_dat_r[26]
.sym 13287 basesoc_uart_tx_fifo_do_read
.sym 13288 $abc$38894$n3775_1
.sym 13289 array_muxed0[8]
.sym 13290 $abc$38894$n2360
.sym 13291 $abc$38894$n3613_1
.sym 13292 $abc$38894$n3777_1
.sym 13294 basesoc_uart_tx_fifo_consume[0]
.sym 13295 basesoc_vexriscv_ibus_adr[16]
.sym 13298 spiflash_bus_dat_r[17]
.sym 13300 $abc$38894$n3776
.sym 13301 $abc$38894$n3618_1
.sym 13302 spiflash_bus_dat_r[29]
.sym 13303 spiflash_bus_dat_r[27]
.sym 13304 $abc$38894$n3617_1
.sym 13305 spiflash_bus_dat_r[30]
.sym 13306 spiflash_bus_dat_r[28]
.sym 13308 $abc$38894$n3624_1
.sym 13310 basesoc_vexriscv_dbus_adr[16]
.sym 13312 $abc$38894$n3624_1
.sym 13313 $abc$38894$n3613_1
.sym 13314 $abc$38894$n3777_1
.sym 13315 spiflash_bus_dat_r[26]
.sym 13318 $abc$38894$n3613_1
.sym 13319 $abc$38894$n3624_1
.sym 13320 spiflash_bus_dat_r[30]
.sym 13321 $abc$38894$n3618_1
.sym 13324 basesoc_vexriscv_dbus_adr[16]
.sym 13325 grant
.sym 13326 basesoc_vexriscv_ibus_adr[16]
.sym 13330 $abc$38894$n3613_1
.sym 13331 $abc$38894$n3775_1
.sym 13332 spiflash_bus_dat_r[27]
.sym 13333 $abc$38894$n3624_1
.sym 13336 basesoc_uart_tx_fifo_consume[0]
.sym 13337 basesoc_uart_tx_fifo_do_read
.sym 13338 sys_rst
.sym 13342 $abc$38894$n3613_1
.sym 13343 $abc$38894$n3624_1
.sym 13344 spiflash_bus_dat_r[29]
.sym 13345 $abc$38894$n3617_1
.sym 13349 spiflash_bus_dat_r[17]
.sym 13350 $abc$38894$n3624_1
.sym 13351 array_muxed0[8]
.sym 13354 $abc$38894$n3776
.sym 13355 $abc$38894$n3624_1
.sym 13356 $abc$38894$n3613_1
.sym 13357 spiflash_bus_dat_r[28]
.sym 13358 $abc$38894$n2360
.sym 13359 clk12_$glb_clk
.sym 13360 sys_rst_$glb_sr
.sym 13361 $abc$38894$n4052
.sym 13362 basesoc_uart_phy_storage[24]
.sym 13363 basesoc_uart_phy_storage[27]
.sym 13364 count[19]
.sym 13365 count[14]
.sym 13366 basesoc_uart_phy_storage[26]
.sym 13367 basesoc_uart_phy_storage[30]
.sym 13368 $abc$38894$n4353_1
.sym 13372 VexRiscv.lastStagePc[23]
.sym 13373 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 13375 basesoc_vexriscv_ibus_adr[15]
.sym 13376 basesoc_vexriscv_ibus_adr[8]
.sym 13378 basesoc_uart_tx_fifo_consume[1]
.sym 13379 basesoc_uart_tx_fifo_consume[0]
.sym 13380 $abc$38894$n5639
.sym 13382 sys_rst
.sym 13383 $abc$38894$n2490
.sym 13384 VexRiscv.lastStagePc[16]
.sym 13385 $PACKER_VCC_NET
.sym 13386 $abc$38894$n4239_1
.sym 13387 $abc$38894$n4385_1
.sym 13388 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 13389 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 13390 $PACKER_VCC_NET
.sym 13391 VexRiscv.CsrPlugin_mepc[24]
.sym 13392 $abc$38894$n4186
.sym 13393 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 13394 basesoc_vexriscv_ibus_adr[6]
.sym 13395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 13396 basesoc_uart_phy_storage[24]
.sym 13404 $abc$38894$n2493
.sym 13406 VexRiscv._zz_337_
.sym 13407 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 13414 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13420 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 13428 VexRiscv._zz_334_
.sym 13429 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 13441 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 13448 VexRiscv._zz_334_
.sym 13461 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 13465 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 13471 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 13480 VexRiscv._zz_337_
.sym 13481 $abc$38894$n2493
.sym 13482 clk12_$glb_clk
.sym 13484 count[16]
.sym 13485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 13486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 13487 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 13488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 13489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 13490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 13491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13492 $abc$38894$n7503
.sym 13493 basesoc_uart_phy_storage[26]
.sym 13497 basesoc_uart_phy_storage[30]
.sym 13498 basesoc_vexriscv_ibus_adr[20]
.sym 13499 $abc$38894$n5661
.sym 13500 $abc$38894$n3964
.sym 13501 $abc$38894$n4353_1
.sym 13502 basesoc_vexriscv_ibus_adr[12]
.sym 13503 basesoc_dat_w[6]
.sym 13504 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13505 VexRiscv._zz_32_[1]
.sym 13507 basesoc_uart_phy_storage[27]
.sym 13508 basesoc_vexriscv_ibus_adr[22]
.sym 13510 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 13511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 13512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 13513 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 13514 $abc$38894$n2490
.sym 13515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 13516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 13517 VexRiscv.CsrPlugin_mepc[15]
.sym 13518 basesoc_vexriscv_ibus_adr[4]
.sym 13519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 13525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 13542 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 13544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 13548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13552 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 13555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 13559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 13566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 13572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 13583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 13590 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 13601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 13604 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 13605 clk12_$glb_clk
.sym 13607 $abc$38894$n4239_1
.sym 13608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 13609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 13610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 13611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 13612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 13613 $abc$38894$n4016_1
.sym 13614 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 13616 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 13619 basesoc_vexriscv_ibus_adr[16]
.sym 13620 basesoc_vexriscv_ibus_adr[5]
.sym 13622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 13623 basesoc_vexriscv_ibus_adr[4]
.sym 13624 $abc$38894$n2167
.sym 13625 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 13626 cas_g_n
.sym 13628 $PACKER_GND_NET
.sym 13629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13630 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 13631 basesoc_dat_w[2]
.sym 13632 basesoc_vexriscv_ibus_adr[6]
.sym 13633 $abc$38894$n2373
.sym 13634 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 13635 sys_rst
.sym 13636 VexRiscv.CsrPlugin_mepc[29]
.sym 13637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 13638 $abc$38894$n4186
.sym 13639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 13640 VexRiscv.CsrPlugin_mtval[10]
.sym 13641 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 13642 $abc$38894$n3636_1
.sym 13648 basesoc_dat_w[1]
.sym 13650 $abc$38894$n2345
.sym 13652 VexRiscv.CsrPlugin_mepc[29]
.sym 13657 basesoc_dat_w[2]
.sym 13658 VexRiscv.lastStagePc[15]
.sym 13659 VexRiscv.lastStagePc[29]
.sym 13674 $abc$38894$n2490
.sym 13677 VexRiscv.CsrPlugin_mepc[15]
.sym 13681 VexRiscv.CsrPlugin_mepc[15]
.sym 13682 VexRiscv.lastStagePc[15]
.sym 13684 $abc$38894$n2490
.sym 13705 basesoc_dat_w[1]
.sym 13712 basesoc_dat_w[2]
.sym 13717 VexRiscv.CsrPlugin_mepc[29]
.sym 13719 VexRiscv.lastStagePc[29]
.sym 13720 $abc$38894$n2490
.sym 13727 $abc$38894$n2345
.sym 13728 clk12_$glb_clk
.sym 13729 sys_rst_$glb_sr
.sym 13730 $abc$38894$n4233_1
.sym 13731 $abc$38894$n4232_1
.sym 13735 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 13736 csrbankarray_csrbank2_bitbang0_w[3]
.sym 13737 $abc$38894$n4290_1
.sym 13738 $abc$38894$n3299
.sym 13739 $abc$38894$n3604_1
.sym 13742 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 13743 $abc$38894$n4016_1
.sym 13744 $abc$38894$n2345
.sym 13745 VexRiscv.CsrPlugin_mepc[10]
.sym 13746 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 13747 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 13748 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 13749 slave_sel_r[1]
.sym 13750 VexRiscv.CsrPlugin_mepc[10]
.sym 13751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 13753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 13754 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 13755 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 13756 $abc$38894$n2345
.sym 13757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 13758 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 13759 $abc$38894$n3613_1
.sym 13760 VexRiscv._zz_135_[22]
.sym 13763 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 13765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 13789 spiflash_bus_dat_r[31]
.sym 13795 slave_sel_r[1]
.sym 13797 $abc$38894$n6201_1
.sym 13817 $abc$38894$n6201_1
.sym 13818 spiflash_bus_dat_r[31]
.sym 13819 slave_sel_r[1]
.sym 13851 clk12_$glb_clk
.sym 13852 $abc$38894$n147_$glb_sr
.sym 13853 VexRiscv._zz_10_[0]
.sym 13854 $abc$38894$n4024
.sym 13855 VexRiscv._zz_200_[8]
.sym 13856 VexRiscv._zz_10_[1]
.sym 13857 $abc$38894$n4072_1
.sym 13858 $abc$38894$n3636_1
.sym 13860 VexRiscv._zz_200_[26]
.sym 13862 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 13865 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 13866 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 13867 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 13868 sys_rst
.sym 13869 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 13870 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 13871 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 13872 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 13874 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 13875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 13876 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 13877 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 13878 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 13879 VexRiscv.CsrPlugin_mtval[8]
.sym 13880 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 13881 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 13882 basesoc_vexriscv_ibus_adr[6]
.sym 13884 $abc$38894$n7897
.sym 13885 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 13886 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 13887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 13888 $abc$38894$n4024
.sym 13896 $abc$38894$n2493
.sym 13897 VexRiscv.lastStagePc[4]
.sym 13899 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13903 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 13908 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13909 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 13915 VexRiscv.CsrPlugin_mepc[4]
.sym 13916 $abc$38894$n2490
.sym 13922 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 13930 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 13939 $abc$38894$n2490
.sym 13940 VexRiscv.CsrPlugin_mepc[4]
.sym 13942 VexRiscv.lastStagePc[4]
.sym 13948 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 13953 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 13966 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 13971 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 13973 $abc$38894$n2493
.sym 13974 clk12_$glb_clk
.sym 13976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 13977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 13978 $abc$38894$n3613_1
.sym 13979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 13980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 13981 $abc$38894$n2373
.sym 13982 $abc$38894$n4387
.sym 13983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 13985 $abc$38894$n3636_1
.sym 13988 $abc$38894$n4068_1
.sym 13990 basesoc_vexriscv_ibus_adr[3]
.sym 13991 $abc$38894$n3961
.sym 13995 $abc$38894$n3964
.sym 13996 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 13997 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 13999 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 14000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 14001 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 14002 $abc$38894$n2490
.sym 14003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 14005 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 14007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14008 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 14009 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 14010 $abc$38894$n2490
.sym 14011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14028 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 14029 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 14030 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 14032 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 14035 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 14044 $abc$38894$n7897
.sym 14046 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 14048 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 14053 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 14059 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 14064 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 14069 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 14074 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 14081 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 14093 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 14096 $abc$38894$n7897
.sym 14097 clk12_$glb_clk
.sym 14099 $abc$38894$n3726
.sym 14100 $abc$38894$n3700_1
.sym 14101 $abc$38894$n3698_1
.sym 14102 $abc$38894$n3699
.sym 14103 $abc$38894$n3701
.sym 14104 VexRiscv._zz_135_[22]
.sym 14105 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 14106 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 14108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 14111 basesoc_vexriscv_ibus_adr[5]
.sym 14113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 14114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 14118 cas_g_n
.sym 14119 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 14120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14121 VexRiscv.lastStagePc[9]
.sym 14122 $abc$38894$n3613_1
.sym 14123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14124 basesoc_vexriscv_ibus_adr[6]
.sym 14125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14127 sys_rst
.sym 14129 $abc$38894$n2373
.sym 14132 VexRiscv.CsrPlugin_mtval[10]
.sym 14140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14142 VexRiscv.lastStagePc[10]
.sym 14143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14144 $abc$38894$n6324_1
.sym 14148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14150 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 14151 VexRiscv.CsrPlugin_mepc[10]
.sym 14157 $abc$38894$n3692_1
.sym 14159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14162 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14167 $abc$38894$n4353_1
.sym 14170 $abc$38894$n2490
.sym 14171 $abc$38894$n4373_1
.sym 14173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14180 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14181 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14187 $abc$38894$n6324_1
.sym 14188 $abc$38894$n3692_1
.sym 14191 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 14192 $abc$38894$n4353_1
.sym 14194 $abc$38894$n4373_1
.sym 14197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14212 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14215 $abc$38894$n2490
.sym 14216 VexRiscv.lastStagePc[10]
.sym 14218 VexRiscv.CsrPlugin_mepc[10]
.sym 14220 clk12_$glb_clk
.sym 14223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 14227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 14228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14231 VexRiscv._zz_135_[22]
.sym 14235 basesoc_vexriscv_ibus_adr[4]
.sym 14237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 14239 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 14243 $abc$38894$n149
.sym 14245 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 14248 $abc$38894$n2345
.sym 14249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14251 $abc$38894$n3613_1
.sym 14252 VexRiscv._zz_135_[22]
.sym 14254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 14255 $abc$38894$n3435_1
.sym 14257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14263 $abc$38894$n6490_1
.sym 14269 $abc$38894$n3435_1
.sym 14273 $abc$38894$n6325_1
.sym 14274 $abc$38894$n2345
.sym 14286 basesoc_ctrl_reset_reset_r
.sym 14293 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14299 basesoc_ctrl_reset_reset_r
.sym 14320 $abc$38894$n6490_1
.sym 14321 $abc$38894$n6325_1
.sym 14322 $abc$38894$n3435_1
.sym 14323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14342 $abc$38894$n2345
.sym 14343 clk12_$glb_clk
.sym 14344 sys_rst_$glb_sr
.sym 14346 $abc$38894$n3686_1
.sym 14348 spiflash_bus_ack
.sym 14349 $abc$38894$n3687
.sym 14350 $abc$38894$n2349
.sym 14351 $abc$38894$n6492_1
.sym 14357 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 14358 VexRiscv.lastStagePc[26]
.sym 14360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14361 $abc$38894$n2442
.sym 14362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 14364 sys_rst
.sym 14365 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 14366 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 14368 VexRiscv.CsrPlugin_mepc[3]
.sym 14371 VexRiscv.CsrPlugin_mtval[8]
.sym 14375 $abc$38894$n3620_1
.sym 14376 spiflash_counter[1]
.sym 14378 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14380 $abc$38894$n7897
.sym 14387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14388 $abc$38894$n2266
.sym 14389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 14397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 14400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14403 $abc$38894$n3678_1
.sym 14406 basesoc_uart_tx_fifo_level0[1]
.sym 14407 $abc$38894$n6489_1
.sym 14413 $abc$38894$n6488_1
.sym 14425 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 14432 $abc$38894$n3678_1
.sym 14433 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 14434 $abc$38894$n6489_1
.sym 14437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 14438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 14439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 14440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 14443 basesoc_uart_tx_fifo_level0[1]
.sym 14449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 14450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 14451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 14452 $abc$38894$n6488_1
.sym 14465 $abc$38894$n2266
.sym 14466 clk12_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14468 VexRiscv.CsrPlugin_mtval[4]
.sym 14470 $abc$38894$n2374
.sym 14473 $abc$38894$n3452_1
.sym 14475 VexRiscv.CsrPlugin_mtval[8]
.sym 14477 $PACKER_GND_NET
.sym 14481 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 14482 $abc$38894$n2266
.sym 14483 cas_leds[0]
.sym 14484 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 14490 basesoc_uart_tx_fifo_level0[1]
.sym 14497 $PACKER_VCC_NET
.sym 14526 spiflash_counter[1]
.sym 14527 $abc$38894$n2374
.sym 14535 $abc$38894$n3620_1
.sym 14548 spiflash_counter[1]
.sym 14550 $abc$38894$n3620_1
.sym 14588 $abc$38894$n2374
.sym 14589 clk12_$glb_clk
.sym 14590 sys_rst_$glb_sr
.sym 14591 spiflash_counter[0]
.sym 14593 $abc$38894$n5674
.sym 14596 spiflash_counter[4]
.sym 14607 basesoc_vexriscv_ibus_adr[29]
.sym 14613 VexRiscv.lastStagePc[23]
.sym 14622 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 14626 $abc$38894$n2373
.sym 14633 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 14650 $abc$38894$n7897
.sym 14702 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 14711 $abc$38894$n7897
.sym 14712 clk12_$glb_clk
.sym 14721 VexRiscv.CsrPlugin_mtval[30]
.sym 14729 $abc$38894$n5688
.sym 14730 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 14732 VexRiscv._zz_17_
.sym 14733 spiflash_counter[0]
.sym 14734 $abc$38894$n3624_1
.sym 14846 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 15063 spram_datain11[8]
.sym 15067 spram_datain01[8]
.sym 15079 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 15082 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 15083 VexRiscv.CsrPlugin_mtval[30]
.sym 15105 $abc$38894$n5331
.sym 15112 array_muxed1[19]
.sym 15118 array_muxed1[26]
.sym 15119 $abc$38894$n4896
.sym 15130 array_muxed1[27]
.sym 15136 $abc$38894$n4896
.sym 15138 array_muxed1[19]
.sym 15141 $abc$38894$n4896
.sym 15143 $abc$38894$n5331
.sym 15148 array_muxed1[27]
.sym 15150 $abc$38894$n4896
.sym 15153 array_muxed1[27]
.sym 15155 $abc$38894$n4896
.sym 15159 array_muxed1[26]
.sym 15160 $abc$38894$n4896
.sym 15165 $abc$38894$n4896
.sym 15168 array_muxed1[26]
.sym 15172 $abc$38894$n5331
.sym 15174 $abc$38894$n4896
.sym 15177 $abc$38894$n4896
.sym 15179 array_muxed1[19]
.sym 15192 array_muxed1[27]
.sym 15198 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 15202 array_muxed1[19]
.sym 15227 spram_datain11[8]
.sym 15248 array_muxed1[24]
.sym 15250 VexRiscv.decode_to_execute_RS2[17]
.sym 15259 $abc$38894$n4896
.sym 15269 array_muxed1[18]
.sym 15293 $abc$38894$n4896
.sym 15312 array_muxed1[18]
.sym 15313 $abc$38894$n4896
.sym 15324 array_muxed1[18]
.sym 15325 $abc$38894$n4896
.sym 15347 array_muxed1[17]
.sym 15348 array_muxed1[16]
.sym 15353 array_muxed1[21]
.sym 15354 array_muxed1[22]
.sym 15357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 15358 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 15359 array_muxed0[9]
.sym 15362 array_muxed0[2]
.sym 15366 array_muxed0[3]
.sym 15367 VexRiscv.decode_to_execute_RS2[31]
.sym 15372 spram_datain01[2]
.sym 15376 VexRiscv.decode_to_execute_RS2[30]
.sym 15379 $abc$38894$n4896
.sym 15382 $abc$38894$n2360
.sym 15471 array_muxed1[28]
.sym 15472 array_muxed1[24]
.sym 15473 array_muxed1[29]
.sym 15474 array_muxed1[30]
.sym 15475 $abc$38894$n4880
.sym 15476 $abc$38894$n4892
.sym 15477 $abc$38894$n4890
.sym 15481 VexRiscv.CsrPlugin_mtval[4]
.sym 15482 array_muxed1[23]
.sym 15483 array_muxed1[21]
.sym 15488 array_muxed1[18]
.sym 15492 VexRiscv.decode_to_execute_RS2[21]
.sym 15493 array_muxed0[12]
.sym 15495 VexRiscv.decode_to_execute_RS2[14]
.sym 15498 array_muxed0[12]
.sym 15502 grant
.sym 15518 $abc$38894$n6179_1
.sym 15519 spiflash_bus_dat_r[16]
.sym 15520 spiflash_bus_dat_r[20]
.sym 15521 $abc$38894$n6181_1
.sym 15522 $abc$38894$n6171_1
.sym 15525 $abc$38894$n6177_1
.sym 15526 spiflash_bus_dat_r[21]
.sym 15536 spiflash_bus_dat_r[19]
.sym 15537 slave_sel_r[1]
.sym 15550 $abc$38894$n6179_1
.sym 15552 slave_sel_r[1]
.sym 15553 spiflash_bus_dat_r[20]
.sym 15557 slave_sel_r[1]
.sym 15558 spiflash_bus_dat_r[21]
.sym 15559 $abc$38894$n6181_1
.sym 15574 slave_sel_r[1]
.sym 15575 spiflash_bus_dat_r[19]
.sym 15576 $abc$38894$n6177_1
.sym 15586 slave_sel_r[1]
.sym 15587 $abc$38894$n6171_1
.sym 15588 spiflash_bus_dat_r[16]
.sym 15591 clk12_$glb_clk
.sym 15592 $abc$38894$n147_$glb_sr
.sym 15597 array_muxed0[7]
.sym 15598 basesoc_vexriscv_dbus_adr[7]
.sym 15599 array_muxed0[5]
.sym 15600 basesoc_vexriscv_dbus_adr[5]
.sym 15603 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 15608 $abc$38894$n2360
.sym 15611 VexRiscv.decode_to_execute_RS2[12]
.sym 15613 $PACKER_VCC_NET
.sym 15614 array_muxed1[28]
.sym 15623 VexRiscv.decode_to_execute_RS2[13]
.sym 15624 $abc$38894$n4353_1
.sym 15628 VexRiscv.decode_to_execute_RS2[8]
.sym 15640 array_muxed0[6]
.sym 15647 spiflash_bus_dat_r[14]
.sym 15650 spiflash_bus_dat_r[16]
.sym 15652 $abc$38894$n2360
.sym 15653 $abc$38894$n3624_1
.sym 15654 array_muxed0[7]
.sym 15655 spiflash_bus_dat_r[15]
.sym 15656 array_muxed0[5]
.sym 15667 array_muxed0[6]
.sym 15668 spiflash_bus_dat_r[15]
.sym 15670 $abc$38894$n3624_1
.sym 15691 array_muxed0[7]
.sym 15693 spiflash_bus_dat_r[16]
.sym 15694 $abc$38894$n3624_1
.sym 15698 array_muxed0[5]
.sym 15699 $abc$38894$n3624_1
.sym 15700 spiflash_bus_dat_r[14]
.sym 15713 $abc$38894$n2360
.sym 15714 clk12_$glb_clk
.sym 15715 sys_rst_$glb_sr
.sym 15716 VexRiscv._zz_200_[20]
.sym 15717 VexRiscv._zz_200_[25]
.sym 15718 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 15719 $abc$38894$n4279_1
.sym 15720 $abc$38894$n4278_1
.sym 15721 VexRiscv._zz_200_[22]
.sym 15722 $abc$38894$n4273_1
.sym 15725 basesoc_dat_w[2]
.sym 15726 basesoc_dat_w[2]
.sym 15732 VexRiscv.CsrPlugin_mtval[1]
.sym 15734 $abc$38894$n2360
.sym 15737 VexRiscv.decode_to_execute_RS2[31]
.sym 15740 $abc$38894$n2409
.sym 15741 VexRiscv._zz_151_[29]
.sym 15742 basesoc_vexriscv_ibus_adr[9]
.sym 15743 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 15746 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 15747 $PACKER_VCC_NET
.sym 15748 $abc$38894$n4353_1
.sym 15750 VexRiscv.decode_to_execute_RS2[29]
.sym 15751 $abc$38894$n7897
.sym 15757 basesoc_vexriscv_ibus_adr[12]
.sym 15765 basesoc_vexriscv_dbus_adr[12]
.sym 15769 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15774 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 15778 grant
.sym 15791 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 15802 basesoc_vexriscv_ibus_adr[12]
.sym 15803 grant
.sym 15805 basesoc_vexriscv_dbus_adr[12]
.sym 15810 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15836 $abc$38894$n7896_$glb_ce
.sym 15837 clk12_$glb_clk
.sym 15839 $abc$38894$n4225_1
.sym 15840 $abc$38894$n4381
.sym 15841 $abc$38894$n4264_1
.sym 15842 VexRiscv.CsrPlugin_mepc[14]
.sym 15843 $abc$38894$n4393
.sym 15844 VexRiscv.CsrPlugin_mepc[20]
.sym 15845 $abc$38894$n2409
.sym 15846 $abc$38894$n4272_1
.sym 15847 array_muxed0[13]
.sym 15848 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 15850 array_muxed0[13]
.sym 15851 $abc$38894$n4186
.sym 15852 $abc$38894$n3636_1
.sym 15853 basesoc_adr[2]
.sym 15854 $abc$38894$n5630
.sym 15855 $abc$38894$n5242
.sym 15856 $abc$38894$n4186
.sym 15858 $abc$38894$n4186
.sym 15859 VexRiscv._zz_197_
.sym 15861 VexRiscv.CsrPlugin_mepc[22]
.sym 15862 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 15863 VexRiscv._zz_47_[1]
.sym 15864 VexRiscv._zz_41_[14]
.sym 15865 $abc$38894$n4219_1
.sym 15866 basesoc_dat_w[2]
.sym 15868 $abc$38894$n3816
.sym 15869 $abc$38894$n4217_1
.sym 15870 $abc$38894$n4896
.sym 15871 VexRiscv._zz_170_[1]
.sym 15872 VexRiscv.decode_to_execute_RS2[30]
.sym 15873 $abc$38894$n3816
.sym 15874 $abc$38894$n4202_1
.sym 15885 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 15889 $abc$38894$n4224_1
.sym 15891 $abc$38894$n2409
.sym 15892 VexRiscv._zz_200_[6]
.sym 15893 VexRiscv._zz_151_[6]
.sym 15896 $abc$38894$n4225_1
.sym 15897 VexRiscv._zz_170_[1]
.sym 15898 $abc$38894$n4202_1
.sym 15903 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 15904 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 15908 VexRiscv._zz_170_[0]
.sym 15911 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 15914 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 15920 $abc$38894$n4225_1
.sym 15921 VexRiscv._zz_200_[6]
.sym 15922 $abc$38894$n4202_1
.sym 15931 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 15939 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 15945 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 15955 VexRiscv._zz_170_[1]
.sym 15956 VexRiscv._zz_151_[6]
.sym 15957 VexRiscv._zz_170_[0]
.sym 15958 $abc$38894$n4224_1
.sym 15959 $abc$38894$n2409
.sym 15960 clk12_$glb_clk
.sym 15961 VexRiscv.reset_$glb_sr
.sym 15962 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 15963 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 15964 $abc$38894$n5580_1
.sym 15965 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 15966 $abc$38894$n4263_1
.sym 15967 $abc$38894$n4584
.sym 15968 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 15969 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 15970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15971 $abc$38894$n4266_1
.sym 15973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 15974 VexRiscv._zz_200_[18]
.sym 15975 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 15977 VexRiscv.CsrPlugin_mepc[14]
.sym 15979 array_muxed0[12]
.sym 15981 $abc$38894$n5582_1
.sym 15982 VexRiscv._zz_200_[4]
.sym 15988 $abc$38894$n5670
.sym 15989 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 15991 VexRiscv._zz_47_[1]
.sym 15993 $abc$38894$n2479
.sym 15994 $abc$38894$n2409
.sym 15995 $abc$38894$n3646_1
.sym 15996 $abc$38894$n4191_1
.sym 15997 $abc$38894$n3637_1
.sym 16003 $abc$38894$n5937_1
.sym 16005 $abc$38894$n5606_1
.sym 16008 $abc$38894$n3822
.sym 16010 $abc$38894$n5606_1
.sym 16011 VexRiscv._zz_151_[29]
.sym 16012 VexRiscv._zz_151_[10]
.sym 16013 $abc$38894$n5712_1
.sym 16014 VexRiscv.CsrPlugin_mepc[6]
.sym 16016 $abc$38894$n3822
.sym 16017 sys_rst
.sym 16021 $abc$38894$n7897
.sym 16025 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 16026 basesoc_dat_w[2]
.sym 16028 $abc$38894$n3816
.sym 16029 $abc$38894$n5580_1
.sym 16030 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 16031 VexRiscv.lastStagePc[6]
.sym 16032 $abc$38894$n5630
.sym 16033 $abc$38894$n3816
.sym 16034 $abc$38894$n2490
.sym 16036 $abc$38894$n5630
.sym 16037 VexRiscv._zz_151_[29]
.sym 16039 $abc$38894$n3822
.sym 16043 $abc$38894$n2490
.sym 16044 VexRiscv.lastStagePc[6]
.sym 16045 VexRiscv.CsrPlugin_mepc[6]
.sym 16048 VexRiscv._zz_151_[10]
.sym 16049 $abc$38894$n3816
.sym 16050 $abc$38894$n5630
.sym 16055 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 16062 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 16066 basesoc_dat_w[2]
.sym 16068 sys_rst
.sym 16072 $abc$38894$n3816
.sym 16073 $abc$38894$n5712_1
.sym 16074 $abc$38894$n5606_1
.sym 16075 $abc$38894$n5580_1
.sym 16078 $abc$38894$n5580_1
.sym 16079 $abc$38894$n5937_1
.sym 16080 $abc$38894$n5606_1
.sym 16081 $abc$38894$n3822
.sym 16082 $abc$38894$n7897
.sym 16083 clk12_$glb_clk
.sym 16085 $abc$38894$n4618
.sym 16086 $abc$38894$n4576
.sym 16087 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 16088 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 16089 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 16090 $abc$38894$n4258_1
.sym 16091 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 16092 $abc$38894$n4586
.sym 16096 basesoc_vexriscv_ibus_adr[19]
.sym 16097 $abc$38894$n4191_1
.sym 16098 VexRiscv._zz_151_[20]
.sym 16099 $abc$38894$n5
.sym 16100 $abc$38894$n4202_1
.sym 16101 $abc$38894$n5606_1
.sym 16102 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 16103 $abc$38894$n3884
.sym 16104 $abc$38894$n3822
.sym 16106 $abc$38894$n5606_1
.sym 16108 $abc$38894$n5580_1
.sym 16109 $abc$38894$n5580_1
.sym 16110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16111 basesoc_dat_w[3]
.sym 16112 VexRiscv._zz_129_[1]
.sym 16113 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 16114 VexRiscv.decode_to_execute_RS2[13]
.sym 16115 VexRiscv.decode_to_execute_RS2[8]
.sym 16116 VexRiscv._zz_36_[10]
.sym 16117 VexRiscv._zz_47_[1]
.sym 16118 $abc$38894$n5710
.sym 16119 VexRiscv._zz_49_[1]
.sym 16120 $abc$38894$n4353_1
.sym 16126 VexRiscv.CsrPlugin_mepc[15]
.sym 16128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16129 $abc$38894$n4257_1
.sym 16130 VexRiscv._zz_170_[1]
.sym 16132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16133 VexRiscv.CsrPlugin_mepc[4]
.sym 16134 $abc$38894$n5714_1
.sym 16137 $abc$38894$n4219_1
.sym 16138 $abc$38894$n3449_1
.sym 16140 $abc$38894$n4186
.sym 16141 $abc$38894$n4217_1
.sym 16144 $abc$38894$n4216_1
.sym 16145 VexRiscv._zz_151_[15]
.sym 16146 $abc$38894$n5585_1
.sym 16147 $abc$38894$n4258_1
.sym 16148 $abc$38894$n5670
.sym 16149 $abc$38894$n5692_1
.sym 16150 VexRiscv._zz_200_[4]
.sym 16151 $abc$38894$n3441_1
.sym 16152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16153 VexRiscv._zz_170_[0]
.sym 16154 VexRiscv.CsrPlugin_mtval[4]
.sym 16155 $abc$38894$n3646_1
.sym 16157 $abc$38894$n3637_1
.sym 16160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16161 $abc$38894$n3441_1
.sym 16162 $abc$38894$n3449_1
.sym 16165 $abc$38894$n5692_1
.sym 16166 $abc$38894$n5670
.sym 16168 $abc$38894$n5585_1
.sym 16171 $abc$38894$n4217_1
.sym 16172 VexRiscv._zz_200_[4]
.sym 16173 $abc$38894$n3637_1
.sym 16174 VexRiscv.CsrPlugin_mepc[4]
.sym 16177 $abc$38894$n4186
.sym 16178 VexRiscv.CsrPlugin_mepc[15]
.sym 16179 $abc$38894$n4258_1
.sym 16183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16189 $abc$38894$n5714_1
.sym 16190 $abc$38894$n3646_1
.sym 16191 $abc$38894$n5692_1
.sym 16192 $abc$38894$n5585_1
.sym 16195 $abc$38894$n4216_1
.sym 16197 $abc$38894$n4219_1
.sym 16198 VexRiscv.CsrPlugin_mtval[4]
.sym 16201 VexRiscv._zz_151_[15]
.sym 16202 VexRiscv._zz_170_[1]
.sym 16203 $abc$38894$n4257_1
.sym 16204 VexRiscv._zz_170_[0]
.sym 16205 $abc$38894$n2429_$glb_ce
.sym 16206 clk12_$glb_clk
.sym 16208 $abc$38894$n4602
.sym 16209 basesoc_vexriscv_ibus_adr[28]
.sym 16210 $abc$38894$n4600
.sym 16211 basesoc_vexriscv_ibus_adr[21]
.sym 16212 $abc$38894$n4608
.sym 16213 $abc$38894$n4590
.sym 16214 basesoc_vexriscv_ibus_adr[26]
.sym 16215 $abc$38894$n5692_1
.sym 16216 $abc$38894$n5705_1
.sym 16218 $abc$38894$n4896
.sym 16220 $abc$38894$n4203
.sym 16221 VexRiscv._zz_170_[2]
.sym 16222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16224 $abc$38894$n4206
.sym 16225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16226 VexRiscv._zz_170_[1]
.sym 16228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16229 VexRiscv._zz_170_[1]
.sym 16232 $abc$38894$n5585_1
.sym 16233 VexRiscv._zz_151_[10]
.sym 16234 VexRiscv._zz_36_[4]
.sym 16235 $PACKER_VCC_NET
.sym 16236 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 16237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 16239 $abc$38894$n4353_1
.sym 16240 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 16242 VexRiscv.decode_to_execute_RS2[29]
.sym 16243 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16249 $abc$38894$n5582_1
.sym 16250 $abc$38894$n6426
.sym 16251 $abc$38894$n5
.sym 16253 $abc$38894$n6425
.sym 16254 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 16255 $abc$38894$n4215_1
.sym 16256 $abc$38894$n6409
.sym 16257 $abc$38894$n5582_1
.sym 16258 $abc$38894$n5646_1
.sym 16260 $abc$38894$n2167
.sym 16261 VexRiscv._zz_170_[1]
.sym 16262 $abc$38894$n5713
.sym 16263 VexRiscv._zz_151_[4]
.sym 16264 VexRiscv._zz_170_[0]
.sym 16265 $abc$38894$n3646_1
.sym 16267 $abc$38894$n4238_1
.sym 16268 $abc$38894$n3636_1
.sym 16269 $abc$38894$n5580_1
.sym 16272 $abc$38894$n6515_1
.sym 16273 $abc$38894$n6424
.sym 16277 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16278 $abc$38894$n5710
.sym 16279 $abc$38894$n5709_1
.sym 16280 $abc$38894$n3646_1
.sym 16282 $abc$38894$n4215_1
.sym 16283 VexRiscv._zz_151_[4]
.sym 16284 VexRiscv._zz_170_[0]
.sym 16285 VexRiscv._zz_170_[1]
.sym 16288 $abc$38894$n5709_1
.sym 16289 $abc$38894$n4238_1
.sym 16290 $abc$38894$n3636_1
.sym 16291 $abc$38894$n5713
.sym 16294 $abc$38894$n3646_1
.sym 16295 $abc$38894$n6426
.sym 16296 $abc$38894$n6425
.sym 16303 $abc$38894$n5
.sym 16306 $abc$38894$n5580_1
.sym 16307 $abc$38894$n6424
.sym 16308 $abc$38894$n5582_1
.sym 16309 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16312 $abc$38894$n3636_1
.sym 16313 $abc$38894$n4215_1
.sym 16314 $abc$38894$n6409
.sym 16318 $abc$38894$n3646_1
.sym 16319 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 16320 $abc$38894$n5710
.sym 16321 $abc$38894$n5582_1
.sym 16325 $abc$38894$n3646_1
.sym 16326 $abc$38894$n6515_1
.sym 16327 $abc$38894$n5646_1
.sym 16328 $abc$38894$n2167
.sym 16329 clk12_$glb_clk
.sym 16331 $abc$38894$n4302_1
.sym 16332 $abc$38894$n4606
.sym 16333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 16334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 16335 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 16336 $abc$38894$n4630
.sym 16337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 16338 $abc$38894$n6515_1
.sym 16341 $abc$38894$n4232_1
.sym 16342 basesoc_vexriscv_dbus_adr[24]
.sym 16343 VexRiscv._zz_197_
.sym 16344 $abc$38894$n3636_1
.sym 16345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 16346 VexRiscv._zz_135_[21]
.sym 16347 $abc$38894$n5
.sym 16348 $abc$38894$n4604
.sym 16350 sys_rst
.sym 16351 VexRiscv._zz_41_[10]
.sym 16352 $abc$38894$n2490
.sym 16355 $abc$38894$n4202_1
.sym 16356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16357 basesoc_vexriscv_ibus_adr[21]
.sym 16358 $abc$38894$n88
.sym 16360 VexRiscv._zz_151_[8]
.sym 16361 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16362 $abc$38894$n4896
.sym 16363 $abc$38894$n4574
.sym 16364 VexRiscv.decode_to_execute_RS2[30]
.sym 16365 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16366 basesoc_vexriscv_dbus_adr[20]
.sym 16374 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16377 VexRiscv._zz_200_[30]
.sym 16381 $abc$38894$n4202_1
.sym 16382 $abc$38894$n6427
.sym 16383 $abc$38894$n149
.sym 16385 VexRiscv._zz_36_[4]
.sym 16387 VexRiscv._zz_41_[29]
.sym 16390 VexRiscv.CsrPlugin_mtval[30]
.sym 16392 VexRiscv._zz_41_[12]
.sym 16393 VexRiscv._zz_151_[10]
.sym 16394 $abc$38894$n4232_1
.sym 16395 VexRiscv._zz_36_[8]
.sym 16396 $abc$38894$n3636_1
.sym 16400 VexRiscv._zz_288_[10]
.sym 16401 VexRiscv._zz_41_[10]
.sym 16402 $abc$38894$n4191_1
.sym 16405 VexRiscv.CsrPlugin_mtval[30]
.sym 16406 VexRiscv._zz_200_[30]
.sym 16407 $abc$38894$n4202_1
.sym 16408 $abc$38894$n4191_1
.sym 16411 VexRiscv._zz_36_[8]
.sym 16419 VexRiscv._zz_41_[10]
.sym 16424 VexRiscv._zz_36_[4]
.sym 16431 VexRiscv._zz_41_[29]
.sym 16435 VexRiscv._zz_151_[10]
.sym 16436 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 16437 VexRiscv._zz_288_[10]
.sym 16443 VexRiscv._zz_41_[12]
.sym 16447 $abc$38894$n6427
.sym 16448 $abc$38894$n4232_1
.sym 16449 $abc$38894$n3636_1
.sym 16451 $abc$38894$n149
.sym 16452 clk12_$glb_clk
.sym 16454 $abc$38894$n4634
.sym 16455 VexRiscv._zz_321_[21]
.sym 16456 $abc$38894$n4632
.sym 16457 $abc$38894$n4628
.sym 16458 $abc$38894$n4036
.sym 16459 VexRiscv._zz_321_[20]
.sym 16460 $abc$38894$n4044
.sym 16461 $abc$38894$n4622
.sym 16462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16464 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 16465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16466 VexRiscv.decode_to_execute_RS2[28]
.sym 16468 $abc$38894$n4242
.sym 16469 VexRiscv._zz_170_[0]
.sym 16470 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16471 VexRiscv._zz_151_[4]
.sym 16472 VexRiscv._zz_135_[21]
.sym 16474 VexRiscv.decode_to_execute_RS2[16]
.sym 16475 VexRiscv._zz_41_[29]
.sym 16477 VexRiscv.CsrPlugin_mepc[30]
.sym 16478 VexRiscv._zz_41_[12]
.sym 16479 $abc$38894$n3439_1
.sym 16480 $abc$38894$n2479
.sym 16481 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 16482 $abc$38894$n3636_1
.sym 16483 $abc$38894$n3646_1
.sym 16484 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 16485 VexRiscv._zz_49_[1]
.sym 16486 $abc$38894$n2409
.sym 16487 $abc$38894$n3961
.sym 16488 $abc$38894$n4191_1
.sym 16489 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 16497 VexRiscv._zz_170_[1]
.sym 16500 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 16501 grant
.sym 16502 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 16505 VexRiscv._zz_37_[0]
.sym 16509 VexRiscv._zz_151_[10]
.sym 16510 VexRiscv._zz_37_[1]
.sym 16513 VexRiscv._zz_170_[0]
.sym 16514 basesoc_vexriscv_ibus_adr[14]
.sym 16515 basesoc_vexriscv_dbus_adr[14]
.sym 16516 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 16517 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 16521 $abc$38894$n4238_1
.sym 16524 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16528 VexRiscv._zz_37_[1]
.sym 16529 VexRiscv._zz_37_[0]
.sym 16535 basesoc_vexriscv_dbus_adr[14]
.sym 16536 basesoc_vexriscv_ibus_adr[14]
.sym 16537 grant
.sym 16543 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 16546 $abc$38894$n4238_1
.sym 16547 VexRiscv._zz_170_[0]
.sym 16548 VexRiscv._zz_151_[10]
.sym 16549 VexRiscv._zz_170_[1]
.sym 16554 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 16559 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16567 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 16570 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 16574 $abc$38894$n7896_$glb_ce
.sym 16575 clk12_$glb_clk
.sym 16577 $abc$38894$n3664_1
.sym 16578 $abc$38894$n7495
.sym 16579 VexRiscv._zz_321_[27]
.sym 16580 VexRiscv._zz_321_[28]
.sym 16581 VexRiscv._zz_321_[18]
.sym 16582 VexRiscv._zz_321_[29]
.sym 16583 VexRiscv._zz_321_[19]
.sym 16584 $abc$38894$n7496
.sym 16585 VexRiscv._zz_41_[16]
.sym 16587 VexRiscv.CsrPlugin_mtval[30]
.sym 16588 VexRiscv._zz_41_[16]
.sym 16589 $abc$38894$n5585_1
.sym 16590 $abc$38894$n4044
.sym 16593 VexRiscv.CsrPlugin_mepc[22]
.sym 16595 $abc$38894$n4186
.sym 16596 VexRiscv._zz_170_[2]
.sym 16598 $PACKER_VCC_NET
.sym 16600 $abc$38894$n3764
.sym 16601 VexRiscv.execute_arbitration_isValid
.sym 16602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 16603 basesoc_dat_w[3]
.sym 16604 VexRiscv._zz_321_[29]
.sym 16605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 16608 VexRiscv._zz_321_[30]
.sym 16609 VexRiscv._zz_47_[1]
.sym 16610 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16611 VexRiscv._zz_49_[1]
.sym 16612 $abc$38894$n4353_1
.sym 16620 $abc$38894$n3444_1
.sym 16621 $abc$38894$n5935_1
.sym 16623 $abc$38894$n6092_1
.sym 16625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16626 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16627 $abc$38894$n3442_1
.sym 16628 VexRiscv._zz_36_[29]
.sym 16629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16631 $abc$38894$n5938_1
.sym 16636 $abc$38894$n3440_1
.sym 16637 VexRiscv._zz_135_[22]
.sym 16638 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16639 $abc$38894$n3446_1
.sym 16643 $abc$38894$n3646_1
.sym 16644 $abc$38894$n5939_1
.sym 16645 $abc$38894$n5978_1
.sym 16647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16648 $abc$38894$n3439_1
.sym 16652 VexRiscv._zz_36_[29]
.sym 16653 $abc$38894$n5978_1
.sym 16654 $abc$38894$n6092_1
.sym 16657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16664 $abc$38894$n3439_1
.sym 16665 $abc$38894$n3444_1
.sym 16666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16669 $abc$38894$n5939_1
.sym 16670 $abc$38894$n3646_1
.sym 16671 $abc$38894$n5935_1
.sym 16672 $abc$38894$n5938_1
.sym 16676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16681 VexRiscv._zz_135_[22]
.sym 16682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 16687 $abc$38894$n3442_1
.sym 16689 $abc$38894$n3440_1
.sym 16693 $abc$38894$n3446_1
.sym 16694 $abc$38894$n3440_1
.sym 16695 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16697 $abc$38894$n2429_$glb_ce
.sym 16698 clk12_$glb_clk
.sym 16700 VexRiscv._zz_200_[28]
.sym 16701 VexRiscv._zz_200_[29]
.sym 16702 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 16703 VexRiscv._zz_200_[15]
.sym 16704 $abc$38894$n4297_1
.sym 16705 $abc$38894$n3504
.sym 16706 $abc$38894$n4296_1
.sym 16707 $abc$38894$n5913_1
.sym 16708 VexRiscv._zz_170_[2]
.sym 16710 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 16711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 16712 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 16715 VexRiscv._zz_288_[10]
.sym 16716 VexRiscv._zz_49_[1]
.sym 16717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 16718 VexRiscv._zz_37_[0]
.sym 16721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 16722 VexRiscv._zz_170_[2]
.sym 16723 grant
.sym 16724 VexRiscv._zz_90_
.sym 16726 $abc$38894$n4353_1
.sym 16727 $PACKER_VCC_NET
.sym 16728 VexRiscv._zz_151_[29]
.sym 16729 VexRiscv._zz_170_[0]
.sym 16730 $abc$38894$n5939_1
.sym 16731 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 16732 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 16733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 16734 VexRiscv._zz_151_[29]
.sym 16735 VexRiscv._zz_37_[1]
.sym 16741 $abc$38894$n4186
.sym 16742 basesoc_vexriscv_dbus_adr[17]
.sym 16744 basesoc_vexriscv_dbus_adr[28]
.sym 16745 basesoc_vexriscv_dbus_adr[26]
.sym 16746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 16749 $abc$38894$n4300_1
.sym 16750 basesoc_vexriscv_ibus_adr[17]
.sym 16752 $abc$38894$n5934_1
.sym 16753 $abc$38894$n5582_1
.sym 16754 VexRiscv._zz_151_[29]
.sym 16757 VexRiscv.CsrPlugin_mtval[29]
.sym 16758 VexRiscv._zz_170_[0]
.sym 16760 $abc$38894$n4191_1
.sym 16761 $abc$38894$n4202_1
.sym 16764 $abc$38894$n3636_1
.sym 16765 VexRiscv.CsrPlugin_mepc[29]
.sym 16766 VexRiscv._zz_200_[29]
.sym 16767 VexRiscv._zz_170_[1]
.sym 16768 $abc$38894$n4299_1
.sym 16769 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16770 $abc$38894$n3504
.sym 16771 grant
.sym 16774 VexRiscv.CsrPlugin_mtval[29]
.sym 16775 $abc$38894$n4191_1
.sym 16776 $abc$38894$n4186
.sym 16777 VexRiscv.CsrPlugin_mepc[29]
.sym 16780 VexRiscv._zz_170_[1]
.sym 16781 VexRiscv._zz_151_[29]
.sym 16782 VexRiscv._zz_170_[0]
.sym 16783 $abc$38894$n4299_1
.sym 16786 $abc$38894$n4299_1
.sym 16787 $abc$38894$n3636_1
.sym 16788 $abc$38894$n5934_1
.sym 16792 $abc$38894$n4300_1
.sym 16793 $abc$38894$n4202_1
.sym 16795 VexRiscv._zz_200_[29]
.sym 16798 basesoc_vexriscv_ibus_adr[17]
.sym 16799 basesoc_vexriscv_dbus_adr[17]
.sym 16801 grant
.sym 16804 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16806 $abc$38894$n5582_1
.sym 16811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 16816 grant
.sym 16817 $abc$38894$n3504
.sym 16818 basesoc_vexriscv_dbus_adr[28]
.sym 16819 basesoc_vexriscv_dbus_adr[26]
.sym 16820 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 16821 clk12_$glb_clk
.sym 16823 $abc$38894$n7504
.sym 16824 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 16825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 16826 $abc$38894$n7494
.sym 16827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 16828 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 16829 $abc$38894$n5928_1
.sym 16830 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 16832 basesoc_vexriscv_ibus_adr[17]
.sym 16833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16834 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 16835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 16836 basesoc_vexriscv_ibus_adr[3]
.sym 16837 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 16838 basesoc_vexriscv_ibus_adr[23]
.sym 16839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 16840 $abc$38894$n2171
.sym 16841 VexRiscv._zz_36_[29]
.sym 16842 VexRiscv._zz_199_[29]
.sym 16843 $abc$38894$n7486
.sym 16844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 16845 sys_rst
.sym 16846 $abc$38894$n4219_1
.sym 16847 $abc$38894$n4202_1
.sym 16848 $abc$38894$n4574
.sym 16849 VexRiscv._zz_151_[8]
.sym 16850 VexRiscv.CsrPlugin_mtval[28]
.sym 16851 VexRiscv.CsrPlugin_mtval[24]
.sym 16852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 16853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16854 basesoc_vexriscv_ibus_adr[21]
.sym 16855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 16856 array_muxed0[13]
.sym 16857 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 16858 basesoc_vexriscv_dbus_adr[20]
.sym 16866 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 16874 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 16875 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 16880 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 16881 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 16882 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 16885 basesoc_vexriscv_ibus_adr[25]
.sym 16886 basesoc_vexriscv_dbus_adr[25]
.sym 16887 basesoc_vexriscv_dbus_adr[24]
.sym 16888 basesoc_vexriscv_ibus_adr[24]
.sym 16891 grant
.sym 16892 $abc$38894$n3506
.sym 16900 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 16904 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 16909 basesoc_vexriscv_dbus_adr[25]
.sym 16910 basesoc_vexriscv_dbus_adr[24]
.sym 16911 grant
.sym 16912 $abc$38894$n3506
.sym 16916 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 16922 basesoc_vexriscv_ibus_adr[24]
.sym 16924 basesoc_vexriscv_ibus_adr[25]
.sym 16928 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 16936 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 16940 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 16943 $abc$38894$n7896_$glb_ce
.sym 16944 clk12_$glb_clk
.sym 16946 $abc$38894$n106
.sym 16947 $abc$38894$n116
.sym 16948 $abc$38894$n4260_1
.sym 16949 $abc$38894$n108
.sym 16950 $abc$38894$n110
.sym 16951 $abc$38894$n112
.sym 16952 $abc$38894$n4191
.sym 16953 $abc$38894$n4261_1
.sym 16954 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 16956 $abc$38894$n3614_1
.sym 16957 VexRiscv.CsrPlugin_mtval[4]
.sym 16958 VexRiscv._zz_321_[15]
.sym 16959 basesoc_uart_tx_fifo_consume[1]
.sym 16960 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 16961 $abc$38894$n7494
.sym 16962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 16963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 16964 VexRiscv.CsrPlugin_mepc[4]
.sym 16965 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 16968 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 16969 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 16970 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 16971 basesoc_vexriscv_ibus_adr[25]
.sym 16972 $abc$38894$n2479
.sym 16973 $abc$38894$n3636_1
.sym 16974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 16975 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 16976 $abc$38894$n4191_1
.sym 16977 $abc$38894$n3961
.sym 16978 VexRiscv.CsrPlugin_hadException
.sym 16979 VexRiscv._zz_170_[0]
.sym 16980 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 16981 $abc$38894$n116
.sym 16987 basesoc_vexriscv_dbus_adr[22]
.sym 16988 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 16989 VexRiscv.CsrPlugin_hadException
.sym 16990 spiflash_i
.sym 16991 VexRiscv._zz_200_[24]
.sym 16993 $abc$38894$n3365_1
.sym 16994 $abc$38894$n4191_1
.sym 16995 $abc$38894$n4186
.sym 16996 basesoc_vexriscv_dbus_adr[13]
.sym 16997 VexRiscv._zz_170_[1]
.sym 16999 VexRiscv._zz_170_[0]
.sym 17000 VexRiscv._zz_151_[24]
.sym 17001 grant
.sym 17002 VexRiscv.CsrPlugin_mepc[24]
.sym 17003 $abc$38894$n4285_1
.sym 17007 $abc$38894$n4202_1
.sym 17011 VexRiscv.CsrPlugin_mtval[24]
.sym 17012 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 17013 basesoc_vexriscv_ibus_adr[13]
.sym 17014 slave_sel[1]
.sym 17015 basesoc_vexriscv_ibus_adr[22]
.sym 17016 $abc$38894$n4284_1
.sym 17020 VexRiscv._zz_200_[24]
.sym 17021 VexRiscv.CsrPlugin_mtval[24]
.sym 17022 $abc$38894$n4202_1
.sym 17023 $abc$38894$n4191_1
.sym 17026 grant
.sym 17027 basesoc_vexriscv_dbus_adr[22]
.sym 17028 basesoc_vexriscv_ibus_adr[22]
.sym 17033 basesoc_vexriscv_ibus_adr[13]
.sym 17034 basesoc_vexriscv_dbus_adr[13]
.sym 17035 grant
.sym 17039 $abc$38894$n3365_1
.sym 17040 spiflash_i
.sym 17041 slave_sel[1]
.sym 17045 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 17050 $abc$38894$n4186
.sym 17051 $abc$38894$n4285_1
.sym 17053 VexRiscv.CsrPlugin_mepc[24]
.sym 17056 VexRiscv._zz_151_[24]
.sym 17057 VexRiscv._zz_170_[1]
.sym 17058 $abc$38894$n4284_1
.sym 17059 VexRiscv._zz_170_[0]
.sym 17063 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 17066 VexRiscv.CsrPlugin_hadException
.sym 17067 clk12_$glb_clk
.sym 17069 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 17070 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 17071 $abc$38894$n4504
.sym 17072 $abc$38894$n4020
.sym 17073 $abc$38894$n3375
.sym 17074 $abc$38894$n6333_1
.sym 17075 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 17076 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 17077 $abc$38894$n96
.sym 17078 $abc$38894$n4290_1
.sym 17079 $abc$38894$n4290_1
.sym 17081 $abc$38894$n4186
.sym 17082 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 17083 basesoc_uart_phy_storage[24]
.sym 17084 spiflash_i
.sym 17085 basesoc_vexriscv_ibus_adr[6]
.sym 17086 basesoc_vexriscv_ibus_adr[24]
.sym 17087 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 17088 basesoc_vexriscv_ibus_adr[27]
.sym 17090 $abc$38894$n116
.sym 17091 $abc$38894$n4385_1
.sym 17093 VexRiscv._zz_151_[27]
.sym 17094 $abc$38894$n3375
.sym 17096 $abc$38894$n4353_1
.sym 17097 $abc$38894$n110
.sym 17098 VexRiscv.CsrPlugin_mtval[16]
.sym 17099 $abc$38894$n112
.sym 17100 basesoc_uart_phy_storage[24]
.sym 17101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 17102 basesoc_uart_phy_storage[27]
.sym 17103 basesoc_dat_w[3]
.sym 17104 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 17112 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 17113 $abc$38894$n108
.sym 17114 VexRiscv.lastStagePc[16]
.sym 17115 $abc$38894$n2490
.sym 17121 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 17124 basesoc_vexriscv_ibus_adr[21]
.sym 17126 grant
.sym 17127 basesoc_vexriscv_ibus_adr[20]
.sym 17128 basesoc_vexriscv_dbus_adr[20]
.sym 17133 basesoc_vexriscv_ibus_adr[19]
.sym 17134 basesoc_vexriscv_dbus_adr[21]
.sym 17135 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 17136 basesoc_vexriscv_dbus_adr[19]
.sym 17139 VexRiscv.CsrPlugin_mepc[16]
.sym 17143 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 17150 grant
.sym 17151 basesoc_vexriscv_ibus_adr[20]
.sym 17152 basesoc_vexriscv_dbus_adr[20]
.sym 17157 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 17162 VexRiscv.CsrPlugin_mepc[16]
.sym 17163 $abc$38894$n2490
.sym 17164 VexRiscv.lastStagePc[16]
.sym 17170 $abc$38894$n108
.sym 17173 basesoc_vexriscv_dbus_adr[19]
.sym 17175 basesoc_vexriscv_ibus_adr[19]
.sym 17176 grant
.sym 17180 basesoc_vexriscv_ibus_adr[21]
.sym 17181 grant
.sym 17182 basesoc_vexriscv_dbus_adr[21]
.sym 17186 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 17189 $abc$38894$n7896_$glb_ce
.sym 17190 clk12_$glb_clk
.sym 17192 basesoc_vexriscv_ibus_adr[25]
.sym 17193 basesoc_vexriscv_ibus_adr[20]
.sym 17194 $abc$38894$n2382
.sym 17195 basesoc_vexriscv_ibus_adr[9]
.sym 17196 count[9]
.sym 17197 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 17198 $abc$38894$n7503
.sym 17199 basesoc_vexriscv_ibus_adr[10]
.sym 17200 count[6]
.sym 17201 VexRiscv._zz_135_[22]
.sym 17202 VexRiscv._zz_135_[22]
.sym 17204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 17206 VexRiscv._zz_192_
.sym 17207 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 17208 $abc$38894$n5641
.sym 17209 count[5]
.sym 17210 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17211 count[7]
.sym 17212 basesoc_vexriscv_ibus_adr[22]
.sym 17213 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 17214 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 17215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 17216 $abc$38894$n3363
.sym 17217 VexRiscv.CsrPlugin_mepc[9]
.sym 17218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17219 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 17220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 17221 VexRiscv._zz_90_
.sym 17222 $abc$38894$n4353_1
.sym 17223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17224 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 17225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 17226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 17227 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 17233 basesoc_dat_w[6]
.sym 17234 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 17235 basesoc_ctrl_reset_reset_r
.sym 17239 $abc$38894$n4186
.sym 17240 $abc$38894$n3635_1
.sym 17242 basesoc_dat_w[2]
.sym 17244 $abc$38894$n2171
.sym 17247 $abc$38894$n3961
.sym 17248 $abc$38894$n3964
.sym 17251 $abc$38894$n116
.sym 17259 $abc$38894$n112
.sym 17263 basesoc_dat_w[3]
.sym 17264 VexRiscv.CsrPlugin_mepc[24]
.sym 17266 $abc$38894$n3964
.sym 17267 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 17268 VexRiscv.CsrPlugin_mepc[24]
.sym 17269 $abc$38894$n3961
.sym 17273 basesoc_ctrl_reset_reset_r
.sym 17281 basesoc_dat_w[3]
.sym 17287 $abc$38894$n116
.sym 17291 $abc$38894$n112
.sym 17297 basesoc_dat_w[2]
.sym 17304 basesoc_dat_w[6]
.sym 17309 $abc$38894$n4186
.sym 17310 $abc$38894$n3635_1
.sym 17312 $abc$38894$n2171
.sym 17313 clk12_$glb_clk
.sym 17314 sys_rst_$glb_sr
.sym 17315 $abc$38894$n4235_1
.sym 17316 VexRiscv._zz_200_[16]
.sym 17317 $abc$38894$n4293_1
.sym 17318 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 17319 $abc$38894$n4294_1
.sym 17320 VexRiscv._zz_200_[27]
.sym 17321 $abc$38894$n4236_1
.sym 17322 VexRiscv._zz_200_[9]
.sym 17327 basesoc_vexriscv_ibus_adr[11]
.sym 17328 $abc$38894$n3636_1
.sym 17329 basesoc_ctrl_reset_reset_r
.sym 17330 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 17331 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 17332 basesoc_vexriscv_ibus_adr[10]
.sym 17333 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 17334 basesoc_vexriscv_ibus_adr[25]
.sym 17335 $abc$38894$n2373
.sym 17336 $abc$38894$n3635_1
.sym 17337 count[14]
.sym 17338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 17339 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 17340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 17341 VexRiscv._zz_151_[8]
.sym 17342 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 17343 VexRiscv.CsrPlugin_mtval[24]
.sym 17344 $abc$38894$n4202_1
.sym 17345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 17346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 17347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17348 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 17349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17350 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 17364 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 17369 $abc$38894$n110
.sym 17378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17382 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17384 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 17385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 17391 $abc$38894$n110
.sym 17396 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 17404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 17408 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 17415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 17419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 17431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 17435 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 17436 clk12_$glb_clk
.sym 17438 $abc$38894$n5631
.sym 17439 VexRiscv.CsrPlugin_mtval[27]
.sym 17440 $abc$38894$n3935_1
.sym 17441 $abc$38894$n6497_1
.sym 17442 $abc$38894$n3949
.sym 17443 VexRiscv.CsrPlugin_mtval[26]
.sym 17444 $abc$38894$n6337_1
.sym 17445 $abc$38894$n6498_1
.sym 17447 VexRiscv.lastStagePc[13]
.sym 17449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 17450 count[16]
.sym 17451 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 17452 basesoc_uart_tx_fifo_do_read
.sym 17453 $abc$38894$n114
.sym 17454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17455 basesoc_vexriscv_ibus_adr[13]
.sym 17456 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17457 count[19]
.sym 17458 $abc$38894$n2171
.sym 17459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 17460 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17461 $abc$38894$n2345
.sym 17462 VexRiscv.CsrPlugin_hadException
.sym 17463 VexRiscv._zz_41_[8]
.sym 17464 VexRiscv.CsrPlugin_hadException
.sym 17465 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 17466 $abc$38894$n3961
.sym 17467 VexRiscv._zz_170_[0]
.sym 17468 $abc$38894$n2479
.sym 17469 VexRiscv.CsrPlugin_mepc[27]
.sym 17470 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 17471 VexRiscv._zz_151_[26]
.sym 17472 $abc$38894$n3636_1
.sym 17473 $abc$38894$n4191_1
.sym 17480 $abc$38894$n4191_1
.sym 17482 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17484 $abc$38894$n3961
.sym 17485 $abc$38894$n4186
.sym 17488 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 17489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17490 VexRiscv.CsrPlugin_mepc[10]
.sym 17491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 17492 VexRiscv.CsrPlugin_mepc[15]
.sym 17500 $abc$38894$n3964
.sym 17503 VexRiscv.CsrPlugin_mtval[10]
.sym 17504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 17505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 17512 VexRiscv.CsrPlugin_mepc[10]
.sym 17513 $abc$38894$n4191_1
.sym 17514 $abc$38894$n4186
.sym 17515 VexRiscv.CsrPlugin_mtval[10]
.sym 17520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 17530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 17537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 17543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17548 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 17549 $abc$38894$n3961
.sym 17550 VexRiscv.CsrPlugin_mepc[15]
.sym 17551 $abc$38894$n3964
.sym 17556 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 17558 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 17559 clk12_$glb_clk
.sym 17561 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 17562 $abc$38894$n4441
.sym 17563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 17564 $abc$38894$n3948
.sym 17565 $abc$38894$n6520
.sym 17566 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 17567 $abc$38894$n4291_1
.sym 17568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 17569 basesoc_vexriscv_ibus_adr[19]
.sym 17570 $abc$38894$n3296
.sym 17573 $abc$38894$n7505
.sym 17574 $PACKER_VCC_NET
.sym 17575 $PACKER_VCC_NET
.sym 17576 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17577 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17578 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 17579 basesoc_adr[0]
.sym 17580 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 17582 cas_switches_status[0]
.sym 17583 basesoc_vexriscv_ibus_adr[6]
.sym 17584 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 17585 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 17586 $abc$38894$n145
.sym 17587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17588 VexRiscv.execute_arbitration_isValid
.sym 17589 $abc$38894$n3432_1
.sym 17590 VexRiscv.CsrPlugin_mtval[16]
.sym 17591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 17593 $abc$38894$n2351
.sym 17595 basesoc_dat_w[3]
.sym 17596 $abc$38894$n4353_1
.sym 17602 $abc$38894$n4233_1
.sym 17603 $abc$38894$n4232_1
.sym 17604 $abc$38894$n2351
.sym 17605 $abc$38894$n4186
.sym 17612 VexRiscv._zz_200_[8]
.sym 17613 VexRiscv._zz_151_[8]
.sym 17614 $abc$38894$n4202_1
.sym 17617 VexRiscv._zz_200_[26]
.sym 17619 VexRiscv._zz_170_[1]
.sym 17621 basesoc_dat_w[3]
.sym 17624 VexRiscv.CsrPlugin_mtval[8]
.sym 17627 VexRiscv._zz_170_[0]
.sym 17629 VexRiscv.CsrPlugin_mepc[8]
.sym 17632 $abc$38894$n4291_1
.sym 17633 $abc$38894$n4191_1
.sym 17635 $abc$38894$n4191_1
.sym 17636 VexRiscv._zz_200_[8]
.sym 17637 VexRiscv.CsrPlugin_mtval[8]
.sym 17638 $abc$38894$n4202_1
.sym 17642 $abc$38894$n4233_1
.sym 17643 $abc$38894$n4186
.sym 17644 VexRiscv.CsrPlugin_mepc[8]
.sym 17665 VexRiscv._zz_170_[1]
.sym 17666 VexRiscv._zz_170_[0]
.sym 17667 $abc$38894$n4232_1
.sym 17668 VexRiscv._zz_151_[8]
.sym 17672 basesoc_dat_w[3]
.sym 17677 $abc$38894$n4202_1
.sym 17678 VexRiscv._zz_200_[26]
.sym 17679 $abc$38894$n4291_1
.sym 17681 $abc$38894$n2351
.sym 17682 clk12_$glb_clk
.sym 17683 sys_rst_$glb_sr
.sym 17684 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 17686 $abc$38894$n3674_1
.sym 17687 $abc$38894$n3111
.sym 17688 $abc$38894$n4068_1
.sym 17689 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 17690 VexRiscv.execute_arbitration_isStuckByOthers
.sym 17691 $abc$38894$n3428_1
.sym 17693 $abc$38894$n4018
.sym 17696 $PACKER_VCC_NET
.sym 17697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17698 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 17699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 17700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 17703 basesoc_vexriscv_ibus_adr[4]
.sym 17704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 17706 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 17707 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 17708 $abc$38894$n4072_1
.sym 17709 VexRiscv.CsrPlugin_mepc[9]
.sym 17710 $abc$38894$n4353_1
.sym 17711 spiflash_counter[3]
.sym 17712 basesoc_vexriscv_ibus_adr[7]
.sym 17713 VexRiscv._zz_90_
.sym 17714 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 17715 VexRiscv.CsrPlugin_mepc[8]
.sym 17716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 17717 VexRiscv.CsrPlugin_mepc[17]
.sym 17718 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 17719 VexRiscv.CsrPlugin_mepc[26]
.sym 17725 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17729 VexRiscv.CsrPlugin_mepc[29]
.sym 17730 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 17731 $abc$38894$n3961
.sym 17732 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 17733 $abc$38894$n3964
.sym 17736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17737 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17738 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 17741 VexRiscv.CsrPlugin_mepc[17]
.sym 17744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17748 VexRiscv.execute_arbitration_isValid
.sym 17751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17752 $abc$38894$n2409
.sym 17753 VexRiscv.decode_to_execute_IS_CSR
.sym 17758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17764 $abc$38894$n3964
.sym 17765 VexRiscv.CsrPlugin_mepc[17]
.sym 17766 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 17767 $abc$38894$n3961
.sym 17770 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 17776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17777 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17782 VexRiscv.CsrPlugin_mepc[29]
.sym 17783 $abc$38894$n3964
.sym 17784 $abc$38894$n3961
.sym 17785 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17788 VexRiscv.execute_arbitration_isValid
.sym 17790 VexRiscv.decode_to_execute_IS_CSR
.sym 17800 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 17804 $abc$38894$n2409
.sym 17805 clk12_$glb_clk
.sym 17806 VexRiscv.reset_$glb_sr
.sym 17807 $abc$38894$n145
.sym 17808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 17809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17811 $abc$38894$n3673_1
.sym 17812 $abc$38894$n4497
.sym 17813 $abc$38894$n4371_1
.sym 17814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 17817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17819 basesoc_vexriscv_ibus_adr[6]
.sym 17820 VexRiscv._zz_122_
.sym 17821 VexRiscv._zz_122_
.sym 17822 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 17823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 17824 $abc$38894$n3428_1
.sym 17825 VexRiscv._zz_192_
.sym 17826 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 17827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 17828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 17829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 17830 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 17831 VexRiscv.CsrPlugin_mepc[28]
.sym 17832 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 17833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17834 $abc$38894$n4441
.sym 17836 $abc$38894$n3726
.sym 17837 $abc$38894$n2490
.sym 17838 $abc$38894$n3636_1
.sym 17839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17840 $abc$38894$n145
.sym 17841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 17842 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 17848 VexRiscv.lastStagePc[17]
.sym 17855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 17863 $abc$38894$n2490
.sym 17864 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 17869 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 17871 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17872 sys_rst
.sym 17873 $abc$38894$n3614_1
.sym 17876 VexRiscv.CsrPlugin_mepc[17]
.sym 17879 $abc$38894$n3620_1
.sym 17882 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 17887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 17893 $abc$38894$n3620_1
.sym 17895 $abc$38894$n3614_1
.sym 17899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 17906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 17912 $abc$38894$n3614_1
.sym 17913 sys_rst
.sym 17914 $abc$38894$n3620_1
.sym 17917 $abc$38894$n2490
.sym 17919 VexRiscv.lastStagePc[17]
.sym 17920 VexRiscv.CsrPlugin_mepc[17]
.sym 17924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 17927 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 17928 clk12_$glb_clk
.sym 17930 VexRiscv.CsrPlugin_mepc[9]
.sym 17931 $abc$38894$n4391_1
.sym 17932 VexRiscv.CsrPlugin_mepc[19]
.sym 17933 VexRiscv.CsrPlugin_mepc[8]
.sym 17934 VexRiscv.CsrPlugin_mepc[17]
.sym 17935 VexRiscv.CsrPlugin_mepc[26]
.sym 17936 VexRiscv.CsrPlugin_mepc[28]
.sym 17937 VexRiscv.CsrPlugin_mepc[27]
.sym 17938 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 17939 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 17942 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 17943 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 17944 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 17945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17946 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 17948 $abc$38894$n3613_1
.sym 17950 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 17951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 17954 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17955 VexRiscv._zz_41_[8]
.sym 17956 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17958 $abc$38894$n3673_1
.sym 17959 $abc$38894$n2479
.sym 17960 $abc$38894$n4497
.sym 17961 VexRiscv.CsrPlugin_mepc[27]
.sym 17962 VexRiscv.CsrPlugin_hadException
.sym 17963 VexRiscv.CsrPlugin_mepc[9]
.sym 17964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 17965 $abc$38894$n3620_1
.sym 17971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 17973 $abc$38894$n149
.sym 17974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 17975 $abc$38894$n3701
.sym 17977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 17979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 17980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 17981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 17982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 17983 VexRiscv._zz_90_
.sym 17984 $abc$38894$n3694_1
.sym 17985 $abc$38894$n3435_1
.sym 17990 $abc$38894$n3699
.sym 17995 VexRiscv._zz_41_[16]
.sym 17996 $abc$38894$n3700_1
.sym 18004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18007 $abc$38894$n3435_1
.sym 18010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18016 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18017 $abc$38894$n3699
.sym 18018 $abc$38894$n3701
.sym 18019 $abc$38894$n3435_1
.sym 18022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18025 $abc$38894$n3700_1
.sym 18028 $abc$38894$n3694_1
.sym 18029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 18037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18041 VexRiscv._zz_90_
.sym 18048 VexRiscv._zz_41_[16]
.sym 18050 $abc$38894$n149
.sym 18051 clk12_$glb_clk
.sym 18053 $abc$38894$n3697_1
.sym 18054 $abc$38894$n4440
.sym 18055 $abc$38894$n4405
.sym 18056 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 18057 $abc$38894$n4409_1
.sym 18058 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 18059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 18060 $abc$38894$n4500
.sym 18063 VexRiscv.CsrPlugin_mtval[30]
.sym 18067 basesoc_vexriscv_ibus_adr[6]
.sym 18069 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 18070 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 18071 $abc$38894$n4024
.sym 18073 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 18074 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 18075 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 18076 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 18077 VexRiscv.CsrPlugin_mtval[16]
.sym 18078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 18080 VexRiscv.execute_arbitration_isValid
.sym 18082 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 18084 VexRiscv._zz_135_[22]
.sym 18085 $abc$38894$n2479
.sym 18086 $abc$38894$n145
.sym 18087 VexRiscv.CsrPlugin_mepc[27]
.sym 18088 $abc$38894$n4353_1
.sym 18094 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 18096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 18103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 18104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 18111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 18135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 18146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 18154 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 18160 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 18163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 18173 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 18174 clk12_$glb_clk
.sym 18176 VexRiscv.CsrPlugin_mtval[23]
.sym 18177 $abc$38894$n3704_1
.sym 18178 $abc$38894$n2479
.sym 18179 VexRiscv.CsrPlugin_mtval[0]
.sym 18180 $abc$38894$n4506
.sym 18181 $abc$38894$n3680_1
.sym 18182 VexRiscv.CsrPlugin_mtval[16]
.sym 18183 VexRiscv.CsrPlugin_mtval[10]
.sym 18184 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 18185 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 18190 $abc$38894$n2490
.sym 18191 $abc$38894$n3432_1
.sym 18192 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 18194 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 18196 $abc$38894$n2490
.sym 18199 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 18200 cas_b_n
.sym 18204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 18207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 18208 basesoc_vexriscv_ibus_adr[7]
.sym 18211 spiflash_counter[3]
.sym 18218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18219 $abc$38894$n2349
.sym 18220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18227 $abc$38894$n6321_1
.sym 18229 $abc$38894$n3687
.sym 18230 $abc$38894$n3673_1
.sym 18232 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18233 $abc$38894$n15
.sym 18240 $abc$38894$n2705
.sym 18241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18245 $abc$38894$n6491_1
.sym 18246 $abc$38894$n3680_1
.sym 18256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18258 $abc$38894$n3687
.sym 18270 $abc$38894$n2705
.sym 18274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 18275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 18276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18282 $abc$38894$n2705
.sym 18283 $abc$38894$n15
.sym 18286 $abc$38894$n3673_1
.sym 18287 $abc$38894$n6491_1
.sym 18288 $abc$38894$n3680_1
.sym 18289 $abc$38894$n6321_1
.sym 18296 $abc$38894$n2349
.sym 18297 clk12_$glb_clk
.sym 18298 sys_rst_$glb_sr
.sym 18299 $abc$38894$n15
.sym 18300 $abc$38894$n3359_1
.sym 18301 basesoc_vexriscv_ibus_adr[7]
.sym 18302 $abc$38894$n3608_1
.sym 18303 $abc$38894$n5113_1
.sym 18304 basesoc_vexriscv_ibus_adr[29]
.sym 18305 $abc$38894$n3360
.sym 18306 $abc$38894$n2705
.sym 18307 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 18308 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 18311 basesoc_vexriscv_ibus_adr[6]
.sym 18313 $abc$38894$n2349
.sym 18314 sys_rst
.sym 18316 VexRiscv.CsrPlugin_mtval[10]
.sym 18318 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 18319 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 18320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 18323 $abc$38894$n2479
.sym 18325 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 18331 VexRiscv.CsrPlugin_hadException
.sym 18332 $abc$38894$n145
.sym 18340 spiflash_counter[0]
.sym 18342 VexRiscv.CsrPlugin_hadException
.sym 18344 $abc$38894$n3613_1
.sym 18345 sys_rst
.sym 18348 $abc$38894$n3435_1
.sym 18352 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 18353 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18367 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 18368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18375 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 18385 spiflash_counter[0]
.sym 18386 sys_rst
.sym 18387 $abc$38894$n3613_1
.sym 18403 $abc$38894$n3435_1
.sym 18404 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 18405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 18415 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 18419 VexRiscv.CsrPlugin_hadException
.sym 18420 clk12_$glb_clk
.sym 18422 $abc$38894$n3621_1
.sym 18423 $abc$38894$n3620_1
.sym 18424 $abc$38894$n3361_1
.sym 18426 $abc$38894$n5116_1
.sym 18427 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 18429 $abc$38894$n3624_1
.sym 18446 basesoc_vexriscv_ibus_adr[7]
.sym 18454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 18456 $abc$38894$n4507
.sym 18457 $abc$38894$n3620_1
.sym 18464 $PACKER_VCC_NET
.sym 18465 $abc$38894$n5674
.sym 18471 $abc$38894$n5682
.sym 18475 $abc$38894$n5113_1
.sym 18481 $abc$38894$n2373
.sym 18483 $abc$38894$n5116_1
.sym 18487 spiflash_counter[0]
.sym 18488 $abc$38894$n3620_1
.sym 18496 $abc$38894$n3620_1
.sym 18498 $abc$38894$n5674
.sym 18499 $abc$38894$n5113_1
.sym 18509 $PACKER_VCC_NET
.sym 18511 spiflash_counter[0]
.sym 18528 $abc$38894$n5682
.sym 18529 $abc$38894$n5116_1
.sym 18542 $abc$38894$n2373
.sym 18543 clk12_$glb_clk
.sym 18544 sys_rst_$glb_sr
.sym 18546 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 18557 $abc$38894$n5682
.sym 18559 spiflash_counter[4]
.sym 18561 $abc$38894$n5684
.sym 18564 $abc$38894$n7897
.sym 18565 spiflash_counter[1]
.sym 18566 $abc$38894$n3620_1
.sym 18603 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 18604 VexRiscv.CsrPlugin_hadException
.sym 18663 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 18665 VexRiscv.CsrPlugin_hadException
.sym 18666 clk12_$glb_clk
.sym 18675 rgb_led0_b
.sym 18685 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 18686 $PACKER_VCC_NET
.sym 18700 cas_b_n
.sym 18892 array_muxed1[19]
.sym 18908 basesoc_vexriscv_ibus_adr[9]
.sym 18914 VexRiscv.CsrPlugin_mepc[20]
.sym 18934 $abc$38894$n4896
.sym 18950 array_muxed1[24]
.sym 18984 $abc$38894$n4896
.sym 18986 array_muxed1[24]
.sym 19008 $abc$38894$n4896
.sym 19010 array_muxed1[24]
.sym 19020 array_muxed1[31]
.sym 19022 $abc$38894$n4886
.sym 19030 basesoc_vexriscv_ibus_adr[7]
.sym 19042 $abc$38894$n4896
.sym 19054 VexRiscv._zz_170_[1]
.sym 19057 VexRiscv.decode_to_execute_RS2[27]
.sym 19060 VexRiscv.decode_to_execute_RS2[16]
.sym 19062 VexRiscv._zz_170_[0]
.sym 19064 VexRiscv.decode_to_execute_RS2[19]
.sym 19072 VexRiscv._zz_129_[6]
.sym 19073 VexRiscv._zz_129_[4]
.sym 19079 VexRiscv.decode_to_execute_RS2[22]
.sym 19084 VexRiscv.decode_to_execute_RS2[18]
.sym 19110 VexRiscv._zz_170_[1]
.sym 19112 VexRiscv.decode_to_execute_RS2[27]
.sym 19123 $abc$38894$n4886
.sym 19153 $abc$38894$n4886
.sym 19155 VexRiscv.decode_to_execute_RS2[27]
.sym 19156 VexRiscv._zz_170_[1]
.sym 19175 $abc$38894$n7896_$glb_ce
.sym 19176 clk12_$glb_clk
.sym 19178 array_muxed1[20]
.sym 19181 $abc$38894$n4884
.sym 19182 array_muxed1[23]
.sym 19184 array_muxed1[18]
.sym 19185 array_muxed1[26]
.sym 19188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 19190 slave_sel_r[2]
.sym 19193 array_muxed0[0]
.sym 19195 array_muxed0[1]
.sym 19197 array_muxed0[12]
.sym 19198 array_muxed0[0]
.sym 19200 array_muxed0[3]
.sym 19202 VexRiscv.decode_to_execute_RS2[23]
.sym 19203 VexRiscv.decode_to_execute_RS2[24]
.sym 19204 VexRiscv._zz_129_[0]
.sym 19209 array_muxed1[26]
.sym 19211 array_muxed1[20]
.sym 19222 VexRiscv._zz_129_[0]
.sym 19224 VexRiscv.decode_to_execute_RS2[21]
.sym 19227 VexRiscv.decode_to_execute_RS2[16]
.sym 19230 VexRiscv.decode_to_execute_RS2[17]
.sym 19236 VexRiscv._zz_129_[5]
.sym 19238 VexRiscv._zz_129_[6]
.sym 19244 VexRiscv.decode_to_execute_RS2[22]
.sym 19245 VexRiscv._zz_129_[1]
.sym 19246 VexRiscv._zz_170_[1]
.sym 19252 VexRiscv._zz_170_[1]
.sym 19254 VexRiscv.decode_to_execute_RS2[17]
.sym 19255 VexRiscv._zz_129_[1]
.sym 19258 VexRiscv.decode_to_execute_RS2[16]
.sym 19260 VexRiscv._zz_129_[0]
.sym 19261 VexRiscv._zz_170_[1]
.sym 19289 VexRiscv._zz_129_[5]
.sym 19290 VexRiscv._zz_170_[1]
.sym 19291 VexRiscv.decode_to_execute_RS2[21]
.sym 19294 VexRiscv._zz_129_[6]
.sym 19295 VexRiscv.decode_to_execute_RS2[22]
.sym 19297 VexRiscv._zz_170_[1]
.sym 19298 $abc$38894$n7896_$glb_ce
.sym 19299 clk12_$glb_clk
.sym 19301 $abc$38894$n4888
.sym 19302 $abc$38894$n4882
.sym 19308 array_muxed1[25]
.sym 19311 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 19315 VexRiscv.decode_to_execute_RS2[20]
.sym 19319 basesoc_vexriscv_ibus_adr[4]
.sym 19323 array_muxed0[2]
.sym 19324 spram_wren0
.sym 19325 array_muxed1[30]
.sym 19326 array_muxed0[5]
.sym 19329 VexRiscv.decode_to_execute_RS2[28]
.sym 19332 VexRiscv._zz_170_[1]
.sym 19336 $abc$38894$n5242
.sym 19347 VexRiscv.decode_to_execute_RS2[28]
.sym 19348 VexRiscv._zz_170_[1]
.sym 19349 $abc$38894$n4890
.sym 19351 VexRiscv.decode_to_execute_RS2[30]
.sym 19352 VexRiscv._zz_170_[0]
.sym 19353 VexRiscv.decode_to_execute_RS2[29]
.sym 19355 $abc$38894$n4880
.sym 19356 VexRiscv._zz_170_[1]
.sym 19358 $abc$38894$n4888
.sym 19360 VexRiscv.decode_to_execute_RS2[13]
.sym 19363 VexRiscv.decode_to_execute_RS2[24]
.sym 19364 VexRiscv._zz_129_[0]
.sym 19365 VexRiscv.decode_to_execute_RS2[8]
.sym 19366 VexRiscv.decode_to_execute_RS2[14]
.sym 19368 VexRiscv._zz_129_[5]
.sym 19369 VexRiscv._zz_170_[0]
.sym 19371 VexRiscv._zz_129_[6]
.sym 19372 $abc$38894$n4892
.sym 19381 VexRiscv.decode_to_execute_RS2[28]
.sym 19382 $abc$38894$n4888
.sym 19384 VexRiscv._zz_170_[1]
.sym 19387 $abc$38894$n4880
.sym 19388 VexRiscv.decode_to_execute_RS2[24]
.sym 19389 VexRiscv._zz_170_[1]
.sym 19394 VexRiscv._zz_170_[1]
.sym 19395 $abc$38894$n4890
.sym 19396 VexRiscv.decode_to_execute_RS2[29]
.sym 19399 VexRiscv._zz_170_[1]
.sym 19400 $abc$38894$n4892
.sym 19401 VexRiscv.decode_to_execute_RS2[30]
.sym 19405 VexRiscv._zz_170_[1]
.sym 19406 VexRiscv._zz_129_[0]
.sym 19407 VexRiscv.decode_to_execute_RS2[8]
.sym 19408 VexRiscv._zz_170_[0]
.sym 19411 VexRiscv._zz_170_[1]
.sym 19412 VexRiscv._zz_170_[0]
.sym 19413 VexRiscv._zz_129_[6]
.sym 19414 VexRiscv.decode_to_execute_RS2[14]
.sym 19417 VexRiscv._zz_170_[1]
.sym 19418 VexRiscv._zz_170_[0]
.sym 19419 VexRiscv._zz_129_[5]
.sym 19420 VexRiscv.decode_to_execute_RS2[13]
.sym 19421 $abc$38894$n7896_$glb_ce
.sym 19422 clk12_$glb_clk
.sym 19425 VexRiscv.CsrPlugin_mtval[20]
.sym 19429 VexRiscv.CsrPlugin_mtval[1]
.sym 19431 $abc$38894$n4636
.sym 19435 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 19436 $PACKER_VCC_NET
.sym 19437 VexRiscv.decode_to_execute_RS2[17]
.sym 19438 $abc$38894$n7897
.sym 19439 VexRiscv.decode_to_execute_RS2[29]
.sym 19440 VexRiscv._zz_170_[0]
.sym 19441 array_muxed0[10]
.sym 19442 VexRiscv.decode_to_execute_RS2[9]
.sym 19444 $abc$38894$n2409
.sym 19445 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 19446 basesoc_vexriscv_ibus_adr[9]
.sym 19447 $abc$38894$n4353_1
.sym 19448 array_muxed0[7]
.sym 19450 $abc$38894$n2409
.sym 19451 VexRiscv.lastStagePc[20]
.sym 19452 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 19453 VexRiscv.decode_to_execute_RS2[19]
.sym 19454 VexRiscv._zz_129_[5]
.sym 19455 VexRiscv._zz_170_[0]
.sym 19456 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 19457 VexRiscv._zz_129_[6]
.sym 19467 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 19470 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 19477 grant
.sym 19478 basesoc_vexriscv_dbus_adr[7]
.sym 19480 basesoc_vexriscv_dbus_adr[5]
.sym 19481 basesoc_vexriscv_ibus_adr[7]
.sym 19492 basesoc_vexriscv_ibus_adr[5]
.sym 19522 basesoc_vexriscv_ibus_adr[7]
.sym 19524 basesoc_vexriscv_dbus_adr[7]
.sym 19525 grant
.sym 19529 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 19534 basesoc_vexriscv_dbus_adr[5]
.sym 19536 basesoc_vexriscv_ibus_adr[5]
.sym 19537 grant
.sym 19542 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 19544 $abc$38894$n7896_$glb_ce
.sym 19545 clk12_$glb_clk
.sym 19547 $abc$38894$n4626
.sym 19548 VexRiscv.CsrPlugin_mtval[14]
.sym 19549 VexRiscv.CsrPlugin_mtval[17]
.sym 19550 VexRiscv.CsrPlugin_mtval[6]
.sym 19551 VexRiscv.CsrPlugin_mtval[15]
.sym 19552 $abc$38894$n5242
.sym 19553 $abc$38894$n4624
.sym 19554 VexRiscv.CsrPlugin_mtval[22]
.sym 19556 VexRiscv.CsrPlugin_mtval[0]
.sym 19557 VexRiscv.CsrPlugin_mtval[0]
.sym 19558 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 19560 VexRiscv._zz_47_[1]
.sym 19561 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 19564 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 19565 $abc$38894$n4202_1
.sym 19566 $abc$38894$n2360
.sym 19567 $abc$38894$n4896
.sym 19568 $abc$38894$n4217_1
.sym 19569 basesoc_dat_w[2]
.sym 19570 $abc$38894$n4219_1
.sym 19571 VexRiscv._zz_151_[14]
.sym 19572 $abc$38894$n2409
.sym 19573 $abc$38894$n4614
.sym 19574 $abc$38894$n4272_1
.sym 19575 VexRiscv._zz_197_
.sym 19576 basesoc_vexriscv_ibus_adr[10]
.sym 19577 VexRiscv._zz_151_[22]
.sym 19579 $abc$38894$n4620
.sym 19580 VexRiscv.decode_to_execute_RS2[22]
.sym 19581 VexRiscv.CsrPlugin_mepc[6]
.sym 19582 VexRiscv._zz_129_[4]
.sym 19590 $abc$38894$n2409
.sym 19593 $abc$38894$n4191_1
.sym 19597 VexRiscv.CsrPlugin_mtval[20]
.sym 19598 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 19599 $abc$38894$n4279_1
.sym 19601 VexRiscv.CsrPlugin_mepc[22]
.sym 19602 $abc$38894$n4186
.sym 19603 VexRiscv._zz_151_[22]
.sym 19604 VexRiscv._zz_200_[20]
.sym 19606 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 19607 VexRiscv._zz_170_[1]
.sym 19611 $abc$38894$n4202_1
.sym 19614 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 19615 VexRiscv._zz_170_[0]
.sym 19616 $abc$38894$n4278_1
.sym 19617 VexRiscv._zz_200_[22]
.sym 19619 VexRiscv.CsrPlugin_mtval[22]
.sym 19621 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 19629 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 19633 VexRiscv._zz_151_[22]
.sym 19634 VexRiscv._zz_170_[1]
.sym 19635 VexRiscv._zz_170_[0]
.sym 19636 $abc$38894$n4278_1
.sym 19639 $abc$38894$n4191_1
.sym 19640 VexRiscv.CsrPlugin_mepc[22]
.sym 19641 $abc$38894$n4186
.sym 19642 VexRiscv.CsrPlugin_mtval[22]
.sym 19645 $abc$38894$n4279_1
.sym 19647 VexRiscv._zz_200_[22]
.sym 19648 $abc$38894$n4202_1
.sym 19651 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 19657 VexRiscv._zz_200_[20]
.sym 19658 $abc$38894$n4191_1
.sym 19659 VexRiscv.CsrPlugin_mtval[20]
.sym 19660 $abc$38894$n4202_1
.sym 19667 $abc$38894$n2409
.sym 19668 clk12_$glb_clk
.sym 19669 VexRiscv.reset_$glb_sr
.sym 19670 VexRiscv._zz_200_[14]
.sym 19671 $abc$38894$n4610
.sym 19672 $abc$38894$n4620
.sym 19673 $abc$38894$n4254_1
.sym 19674 $abc$38894$n4255_1
.sym 19675 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 19676 $abc$38894$n4612
.sym 19677 $abc$38894$n4614
.sym 19681 VexRiscv.CsrPlugin_mepc[28]
.sym 19682 VexRiscv.decode_to_execute_RS2[14]
.sym 19683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 19684 $abc$38894$n3637_1
.sym 19685 $abc$38894$n2479
.sym 19686 $abc$38894$n2409
.sym 19687 $abc$38894$n5670
.sym 19688 VexRiscv._zz_47_[1]
.sym 19689 $abc$38894$n4191_1
.sym 19690 $abc$38894$n2479
.sym 19692 $abc$38894$n4278_1
.sym 19693 grant
.sym 19694 VexRiscv.lastStagePc[24]
.sym 19695 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 19696 $abc$38894$n4207_1
.sym 19697 $abc$38894$n4217_1
.sym 19698 VexRiscv.CsrPlugin_mtval[15]
.sym 19699 VexRiscv.decode_to_execute_RS2[24]
.sym 19700 $abc$38894$n2490
.sym 19701 $abc$38894$n2360
.sym 19703 $abc$38894$n5580_1
.sym 19704 $abc$38894$n3624_1
.sym 19705 VexRiscv.decode_to_execute_RS2[23]
.sym 19712 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 19713 VexRiscv.CsrPlugin_mtval[17]
.sym 19714 $abc$38894$n3635_1
.sym 19715 $abc$38894$n4393
.sym 19716 VexRiscv._zz_200_[17]
.sym 19717 $abc$38894$n4273_1
.sym 19718 $abc$38894$n2490
.sym 19720 $abc$38894$n4381
.sym 19721 VexRiscv.lastStagePc[20]
.sym 19722 VexRiscv.CsrPlugin_mtval[6]
.sym 19723 $abc$38894$n4353_1
.sym 19724 VexRiscv.CsrPlugin_mepc[20]
.sym 19725 $abc$38894$n4353_1
.sym 19726 $abc$38894$n3637_1
.sym 19730 VexRiscv.CsrPlugin_mepc[14]
.sym 19732 $abc$38894$n3884
.sym 19733 $abc$38894$n4191_1
.sym 19734 $abc$38894$n4186
.sym 19737 $abc$38894$n4202_1
.sym 19738 VexRiscv.lastStagePc[14]
.sym 19740 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 19741 VexRiscv.CsrPlugin_mepc[6]
.sym 19744 VexRiscv.CsrPlugin_mtval[6]
.sym 19745 VexRiscv.CsrPlugin_mepc[6]
.sym 19746 $abc$38894$n4191_1
.sym 19747 $abc$38894$n4186
.sym 19750 $abc$38894$n2490
.sym 19752 VexRiscv.CsrPlugin_mepc[14]
.sym 19753 VexRiscv.lastStagePc[14]
.sym 19756 VexRiscv.CsrPlugin_mtval[17]
.sym 19757 VexRiscv._zz_200_[17]
.sym 19758 $abc$38894$n4191_1
.sym 19759 $abc$38894$n4202_1
.sym 19763 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 19764 $abc$38894$n4353_1
.sym 19765 $abc$38894$n4381
.sym 19769 $abc$38894$n2490
.sym 19770 VexRiscv.CsrPlugin_mepc[20]
.sym 19771 VexRiscv.lastStagePc[20]
.sym 19774 $abc$38894$n4353_1
.sym 19775 $abc$38894$n4393
.sym 19776 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 19781 $abc$38894$n3635_1
.sym 19782 $abc$38894$n3637_1
.sym 19783 $abc$38894$n3884
.sym 19786 $abc$38894$n4186
.sym 19787 VexRiscv.CsrPlugin_mepc[20]
.sym 19789 $abc$38894$n4273_1
.sym 19791 clk12_$glb_clk
.sym 19793 $abc$38894$n4592
.sym 19794 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 19795 $abc$38894$n4582
.sym 19796 $abc$38894$n4578
.sym 19797 $abc$38894$n4580
.sym 19798 $abc$38894$n4598
.sym 19799 $abc$38894$n4596
.sym 19800 $abc$38894$n4588
.sym 19801 $abc$38894$n4235_1
.sym 19803 basesoc_vexriscv_ibus_adr[28]
.sym 19804 $abc$38894$n4235_1
.sym 19805 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 19806 $abc$38894$n5702_1
.sym 19807 VexRiscv._zz_197_
.sym 19808 $abc$38894$n3635_1
.sym 19809 VexRiscv._zz_47_[1]
.sym 19811 VexRiscv._zz_49_[1]
.sym 19812 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 19813 VexRiscv._zz_36_[10]
.sym 19814 $abc$38894$n3637_1
.sym 19815 VexRiscv.decode_to_execute_RS2[20]
.sym 19816 basesoc_dat_w[3]
.sym 19818 $abc$38894$n3884
.sym 19819 VexRiscv._zz_47_[0]
.sym 19820 $abc$38894$n4186
.sym 19822 $abc$38894$n4596
.sym 19824 $abc$38894$n2493
.sym 19826 $abc$38894$n4592
.sym 19828 VexRiscv._zz_151_[17]
.sym 19835 VexRiscv._zz_151_[17]
.sym 19836 $abc$38894$n4186
.sym 19837 VexRiscv._zz_47_[0]
.sym 19838 VexRiscv._zz_170_[1]
.sym 19839 VexRiscv._zz_41_[14]
.sym 19841 $abc$38894$n4272_1
.sym 19844 $abc$38894$n4264_1
.sym 19845 VexRiscv._zz_170_[0]
.sym 19846 VexRiscv._zz_151_[20]
.sym 19847 VexRiscv._zz_197_
.sym 19849 VexRiscv._zz_41_[6]
.sym 19853 VexRiscv._zz_36_[10]
.sym 19854 VexRiscv.CsrPlugin_mepc[17]
.sym 19857 VexRiscv._zz_129_[5]
.sym 19858 VexRiscv._zz_47_[1]
.sym 19861 $abc$38894$n149
.sym 19862 $abc$38894$n4263_1
.sym 19867 VexRiscv._zz_170_[0]
.sym 19868 VexRiscv._zz_151_[17]
.sym 19869 VexRiscv._zz_170_[1]
.sym 19870 $abc$38894$n4263_1
.sym 19873 $abc$38894$n4272_1
.sym 19874 VexRiscv._zz_170_[1]
.sym 19875 VexRiscv._zz_151_[20]
.sym 19876 VexRiscv._zz_170_[0]
.sym 19880 VexRiscv._zz_47_[0]
.sym 19882 VexRiscv._zz_47_[1]
.sym 19887 VexRiscv._zz_41_[14]
.sym 19891 $abc$38894$n4186
.sym 19893 VexRiscv.CsrPlugin_mepc[17]
.sym 19894 $abc$38894$n4264_1
.sym 19899 VexRiscv._zz_129_[5]
.sym 19900 VexRiscv._zz_197_
.sym 19903 VexRiscv._zz_41_[6]
.sym 19911 VexRiscv._zz_36_[10]
.sym 19913 $abc$38894$n149
.sym 19914 clk12_$glb_clk
.sym 19917 $abc$38894$n4194
.sym 19918 $abc$38894$n4197
.sym 19919 $abc$38894$n4200
.sym 19920 $abc$38894$n4203
.sym 19921 $abc$38894$n4206
.sym 19922 $abc$38894$n4209
.sym 19923 $abc$38894$n4212
.sym 19924 $abc$38894$n4263_1
.sym 19925 $abc$38894$n3822
.sym 19926 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 19928 VexRiscv._zz_151_[29]
.sym 19929 $abc$38894$n5585_1
.sym 19931 VexRiscv._zz_170_[0]
.sym 19932 VexRiscv.decode_to_execute_RS2[12]
.sym 19933 VexRiscv._zz_36_[4]
.sym 19934 $abc$38894$n5580_1
.sym 19935 VexRiscv.decode_to_execute_RS2[11]
.sym 19936 $abc$38894$n5585_1
.sym 19937 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 19938 $abc$38894$n4353_1
.sym 19939 VexRiscv.decode_to_execute_RS2[9]
.sym 19940 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 19941 $abc$38894$n5580_1
.sym 19942 VexRiscv._zz_129_[6]
.sym 19943 VexRiscv._zz_129_[5]
.sym 19944 VexRiscv._zz_151_[9]
.sym 19945 VexRiscv._zz_36_[9]
.sym 19946 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 19947 VexRiscv._zz_200_[15]
.sym 19948 $abc$38894$n4618
.sym 19949 $abc$38894$n5582_1
.sym 19950 VexRiscv.lastStagePc[20]
.sym 19951 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 19958 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 19960 VexRiscv._zz_129_[6]
.sym 19964 $abc$38894$n3637_1
.sym 19965 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 19966 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 19968 $abc$38894$n4207_1
.sym 19970 VexRiscv.CsrPlugin_mtval[15]
.sym 19971 VexRiscv._zz_200_[15]
.sym 19978 VexRiscv._zz_197_
.sym 19979 VexRiscv.decode_to_execute_RS2[22]
.sym 19983 VexRiscv._zz_129_[1]
.sym 19984 $abc$38894$n2493
.sym 19986 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 19990 VexRiscv.decode_to_execute_RS2[22]
.sym 19991 VexRiscv._zz_197_
.sym 19996 VexRiscv._zz_197_
.sym 19998 VexRiscv._zz_129_[1]
.sym 20003 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 20011 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 20015 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 20020 $abc$38894$n3637_1
.sym 20021 $abc$38894$n4207_1
.sym 20022 VexRiscv._zz_200_[15]
.sym 20023 VexRiscv.CsrPlugin_mtval[15]
.sym 20028 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 20032 VexRiscv._zz_129_[6]
.sym 20034 VexRiscv._zz_197_
.sym 20036 $abc$38894$n2493
.sym 20037 clk12_$glb_clk
.sym 20039 $abc$38894$n4215
.sym 20040 $abc$38894$n4218
.sym 20041 $abc$38894$n4221
.sym 20042 $abc$38894$n4224
.sym 20043 $abc$38894$n4227
.sym 20044 $abc$38894$n4230
.sym 20045 $abc$38894$n4233
.sym 20046 $abc$38894$n4236
.sym 20047 VexRiscv._zz_36_[15]
.sym 20049 basesoc_vexriscv_ibus_adr[9]
.sym 20051 VexRiscv._zz_41_[14]
.sym 20052 $abc$38894$n3864
.sym 20053 basesoc_vexriscv_dbus_adr[20]
.sym 20054 $abc$38894$n3816
.sym 20057 VexRiscv._zz_170_[1]
.sym 20058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20060 VexRiscv._zz_47_[1]
.sym 20061 VexRiscv.decode_to_execute_RS2[30]
.sym 20062 $abc$38894$n4574
.sym 20063 basesoc_vexriscv_ibus_adr[10]
.sym 20064 VexRiscv._zz_197_
.sym 20065 VexRiscv.decode_to_execute_RS2[22]
.sym 20066 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 20067 basesoc_vexriscv_ibus_adr[26]
.sym 20068 $abc$38894$n4594
.sym 20069 $abc$38894$n5
.sym 20070 $abc$38894$n4614
.sym 20071 $abc$38894$n4620
.sym 20072 $abc$38894$n5585_1
.sym 20073 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20074 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 20082 VexRiscv.decode_to_execute_RS2[8]
.sym 20086 VexRiscv.decode_to_execute_RS2[14]
.sym 20089 VexRiscv.decode_to_execute_RS2[13]
.sym 20090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 20091 VexRiscv.decode_to_execute_RS2[17]
.sym 20093 VexRiscv._zz_197_
.sym 20094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 20098 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20104 VexRiscv._zz_151_[9]
.sym 20106 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 20111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 20113 VexRiscv.decode_to_execute_RS2[14]
.sym 20115 VexRiscv._zz_197_
.sym 20119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 20125 VexRiscv.decode_to_execute_RS2[13]
.sym 20127 VexRiscv._zz_197_
.sym 20131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 20137 VexRiscv.decode_to_execute_RS2[17]
.sym 20139 VexRiscv._zz_197_
.sym 20144 VexRiscv._zz_197_
.sym 20146 VexRiscv.decode_to_execute_RS2[8]
.sym 20152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 20155 VexRiscv._zz_151_[9]
.sym 20156 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 20157 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20159 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20160 clk12_$glb_clk
.sym 20162 $abc$38894$n4239
.sym 20163 $abc$38894$n4242
.sym 20164 $abc$38894$n4245
.sym 20165 $abc$38894$n4248
.sym 20166 $abc$38894$n4251
.sym 20167 $abc$38894$n4254
.sym 20168 $abc$38894$n4257
.sym 20169 $abc$38894$n4260
.sym 20170 VexRiscv._zz_41_[8]
.sym 20172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 20173 VexRiscv._zz_41_[8]
.sym 20174 $abc$38894$n3439_1
.sym 20175 $abc$38894$n5734
.sym 20176 $abc$38894$n3636_1
.sym 20177 VexRiscv._zz_49_[1]
.sym 20178 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 20179 grant
.sym 20180 VexRiscv._zz_47_[1]
.sym 20181 $abc$38894$n3636_1
.sym 20182 VexRiscv.decode_to_execute_RS2[14]
.sym 20183 VexRiscv._zz_41_[12]
.sym 20184 $abc$38894$n3646_1
.sym 20185 $abc$38894$n6424
.sym 20186 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 20187 VexRiscv._zz_49_[0]
.sym 20188 $abc$38894$n4224
.sym 20189 $abc$38894$n4217_1
.sym 20190 VexRiscv._zz_47_[1]
.sym 20191 VexRiscv.decode_to_execute_RS2[24]
.sym 20192 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20193 $abc$38894$n2360
.sym 20194 VexRiscv.decode_to_execute_RS2[24]
.sym 20195 $abc$38894$n3624_1
.sym 20196 $abc$38894$n4207_1
.sym 20197 VexRiscv._zz_288_[8]
.sym 20203 $abc$38894$n4303_1
.sym 20204 VexRiscv._zz_47_[1]
.sym 20206 VexRiscv._zz_47_[0]
.sym 20207 VexRiscv.CsrPlugin_mepc[30]
.sym 20208 VexRiscv.decode_to_execute_RS2[28]
.sym 20214 VexRiscv.decode_to_execute_RS2[16]
.sym 20216 $abc$38894$n6407
.sym 20221 VexRiscv._zz_288_[8]
.sym 20223 VexRiscv._zz_151_[8]
.sym 20224 VexRiscv._zz_197_
.sym 20226 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20227 $abc$38894$n4186
.sym 20229 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20233 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20234 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 20236 $abc$38894$n4303_1
.sym 20238 VexRiscv.CsrPlugin_mepc[30]
.sym 20239 $abc$38894$n4186
.sym 20243 VexRiscv.decode_to_execute_RS2[16]
.sym 20244 VexRiscv._zz_197_
.sym 20251 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20260 VexRiscv._zz_151_[8]
.sym 20261 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20262 VexRiscv._zz_288_[8]
.sym 20266 VexRiscv.decode_to_execute_RS2[28]
.sym 20268 VexRiscv._zz_197_
.sym 20275 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20278 VexRiscv._zz_47_[1]
.sym 20279 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 20280 VexRiscv._zz_47_[0]
.sym 20281 $abc$38894$n6407
.sym 20282 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 20283 clk12_$glb_clk
.sym 20285 $abc$38894$n4263
.sym 20286 $abc$38894$n4266
.sym 20287 $abc$38894$n4269
.sym 20288 $abc$38894$n4272
.sym 20289 $abc$38894$n4275
.sym 20290 $abc$38894$n4278
.sym 20291 $abc$38894$n4281
.sym 20292 VexRiscv._zz_321_[31]
.sym 20296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 20297 $abc$38894$n4302_1
.sym 20298 VexRiscv._zz_49_[0]
.sym 20299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 20300 VexRiscv._zz_47_[0]
.sym 20301 VexRiscv.decode_to_execute_RS2[8]
.sym 20302 $abc$38894$n4353_1
.sym 20303 VexRiscv._zz_49_[1]
.sym 20304 $abc$38894$n6407
.sym 20305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 20306 VexRiscv.decode_to_execute_RS2[13]
.sym 20307 $abc$38894$n3441_1
.sym 20308 VexRiscv._zz_129_[1]
.sym 20309 $abc$38894$n4245
.sym 20310 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 20311 $abc$38894$n4248
.sym 20312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20313 $abc$38894$n4186
.sym 20314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 20315 VexRiscv._zz_170_[1]
.sym 20316 $abc$38894$n2493
.sym 20317 $abc$38894$n2466
.sym 20318 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 20319 $abc$38894$n2466
.sym 20320 VexRiscv.decode_to_execute_RS2[27]
.sym 20326 $abc$38894$n149
.sym 20328 $abc$38894$n2466
.sym 20331 $abc$38894$n4254
.sym 20332 VexRiscv.decode_to_execute_RS2[29]
.sym 20333 VexRiscv.CsrPlugin_mepc[22]
.sym 20334 VexRiscv._zz_197_
.sym 20335 VexRiscv._zz_321_[21]
.sym 20336 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 20338 $abc$38894$n4251
.sym 20339 VexRiscv.decode_to_execute_RS2[30]
.sym 20342 $abc$38894$n3961
.sym 20343 VexRiscv.CsrPlugin_mepc[20]
.sym 20344 VexRiscv.decode_to_execute_RS2[27]
.sym 20346 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 20348 $abc$38894$n3964
.sym 20351 VexRiscv._zz_321_[22]
.sym 20354 VexRiscv.decode_to_execute_RS2[24]
.sym 20356 $abc$38894$n3964
.sym 20360 VexRiscv._zz_197_
.sym 20361 VexRiscv.decode_to_execute_RS2[30]
.sym 20366 $abc$38894$n149
.sym 20367 $abc$38894$n4254
.sym 20368 VexRiscv._zz_321_[22]
.sym 20372 VexRiscv._zz_197_
.sym 20373 VexRiscv.decode_to_execute_RS2[29]
.sym 20379 VexRiscv._zz_197_
.sym 20380 VexRiscv.decode_to_execute_RS2[27]
.sym 20383 $abc$38894$n3964
.sym 20384 VexRiscv.CsrPlugin_mepc[20]
.sym 20385 $abc$38894$n3961
.sym 20386 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 20389 $abc$38894$n4251
.sym 20390 $abc$38894$n149
.sym 20392 VexRiscv._zz_321_[21]
.sym 20395 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 20396 VexRiscv.CsrPlugin_mepc[22]
.sym 20397 $abc$38894$n3961
.sym 20398 $abc$38894$n3964
.sym 20401 VexRiscv.decode_to_execute_RS2[24]
.sym 20403 VexRiscv._zz_197_
.sym 20405 $abc$38894$n2466
.sym 20406 clk12_$glb_clk
.sym 20408 VexRiscv._zz_321_[24]
.sym 20409 VexRiscv._zz_321_[22]
.sym 20410 VexRiscv._zz_321_[23]
.sym 20411 VexRiscv._zz_321_[11]
.sym 20412 VexRiscv._zz_321_[26]
.sym 20413 VexRiscv._zz_321_[9]
.sym 20414 VexRiscv._zz_321_[25]
.sym 20415 VexRiscv._zz_321_[10]
.sym 20416 basesoc_dat_w[5]
.sym 20418 VexRiscv._zz_321_[28]
.sym 20419 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 20420 $abc$38894$n149
.sym 20421 VexRiscv._zz_90_
.sym 20422 VexRiscv._zz_37_[1]
.sym 20423 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 20425 VexRiscv._zz_321_[31]
.sym 20426 VexRiscv._zz_170_[0]
.sym 20427 VexRiscv._zz_151_[29]
.sym 20428 VexRiscv.decode_to_execute_RS2[29]
.sym 20429 $abc$38894$n5939_1
.sym 20430 $abc$38894$n4353_1
.sym 20431 VexRiscv._zz_36_[4]
.sym 20432 $abc$38894$n4293_1
.sym 20433 VexRiscv.execute_arbitration_isStuckByOthers
.sym 20434 $abc$38894$n5580_1
.sym 20435 $abc$38894$n2466
.sym 20436 VexRiscv._zz_321_[19]
.sym 20437 VexRiscv._zz_36_[9]
.sym 20438 $abc$38894$n7496
.sym 20439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 20440 $abc$38894$n4281
.sym 20441 $abc$38894$n5582_1
.sym 20442 VexRiscv._zz_321_[31]
.sym 20443 VexRiscv._zz_200_[15]
.sym 20450 VexRiscv._zz_321_[21]
.sym 20451 $abc$38894$n2466
.sym 20452 $abc$38894$n4272
.sym 20454 VexRiscv._zz_321_[20]
.sym 20459 VexRiscv._zz_37_[0]
.sym 20461 $abc$38894$n4275
.sym 20462 $abc$38894$n4278
.sym 20463 VexRiscv._zz_321_[19]
.sym 20464 VexRiscv._zz_37_[1]
.sym 20466 VexRiscv.execute_arbitration_isValid
.sym 20467 $abc$38894$n149
.sym 20468 VexRiscv._zz_321_[28]
.sym 20469 $abc$38894$n4245
.sym 20471 $abc$38894$n4248
.sym 20478 VexRiscv._zz_321_[29]
.sym 20479 VexRiscv._zz_321_[30]
.sym 20483 VexRiscv.execute_arbitration_isValid
.sym 20484 VexRiscv._zz_37_[1]
.sym 20485 VexRiscv._zz_37_[0]
.sym 20488 VexRiscv._zz_321_[20]
.sym 20494 $abc$38894$n149
.sym 20495 $abc$38894$n4272
.sym 20497 VexRiscv._zz_321_[28]
.sym 20501 VexRiscv._zz_321_[29]
.sym 20502 $abc$38894$n4275
.sym 20503 $abc$38894$n149
.sym 20506 $abc$38894$n4245
.sym 20508 $abc$38894$n149
.sym 20509 VexRiscv._zz_321_[19]
.sym 20512 VexRiscv._zz_321_[30]
.sym 20513 $abc$38894$n4278
.sym 20515 $abc$38894$n149
.sym 20518 $abc$38894$n4248
.sym 20519 VexRiscv._zz_321_[20]
.sym 20520 $abc$38894$n149
.sym 20526 VexRiscv._zz_321_[21]
.sym 20528 $abc$38894$n2466
.sym 20529 clk12_$glb_clk
.sym 20531 VexRiscv._zz_36_[27]
.sym 20532 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 20533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 20534 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 20535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 20536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 20537 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 20538 $abc$38894$n6476_1
.sym 20540 VexRiscv._zz_321_[9]
.sym 20542 basesoc_vexriscv_ibus_adr[7]
.sym 20543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 20546 VexRiscv._zz_151_[8]
.sym 20547 $abc$38894$n88
.sym 20548 VexRiscv._zz_151_[8]
.sym 20549 VexRiscv._zz_321_[27]
.sym 20553 VexRiscv._zz_321_[18]
.sym 20554 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 20555 basesoc_vexriscv_ibus_adr[26]
.sym 20556 $abc$38894$n5928_1
.sym 20557 $abc$38894$n5
.sym 20559 VexRiscv._zz_321_[14]
.sym 20560 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 20561 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 20562 VexRiscv._zz_151_[28]
.sym 20563 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20564 VexRiscv._zz_197_
.sym 20565 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20566 basesoc_vexriscv_ibus_adr[10]
.sym 20572 VexRiscv._zz_170_[0]
.sym 20573 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 20574 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 20580 VexRiscv._zz_200_[28]
.sym 20581 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 20582 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 20583 $abc$38894$n2409
.sym 20584 $abc$38894$n4219_1
.sym 20586 VexRiscv._zz_151_[28]
.sym 20587 VexRiscv._zz_170_[1]
.sym 20590 basesoc_vexriscv_ibus_adr[28]
.sym 20592 $abc$38894$n4297_1
.sym 20595 VexRiscv.CsrPlugin_mtval[28]
.sym 20596 VexRiscv.CsrPlugin_mepc[28]
.sym 20597 $abc$38894$n3637_1
.sym 20600 basesoc_vexriscv_ibus_adr[26]
.sym 20601 $abc$38894$n5582_1
.sym 20602 $abc$38894$n4296_1
.sym 20603 $abc$38894$n4217_1
.sym 20605 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 20612 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 20617 VexRiscv._zz_170_[1]
.sym 20618 VexRiscv._zz_151_[28]
.sym 20619 VexRiscv._zz_170_[0]
.sym 20620 $abc$38894$n4296_1
.sym 20625 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 20629 $abc$38894$n3637_1
.sym 20630 VexRiscv._zz_200_[28]
.sym 20631 $abc$38894$n4217_1
.sym 20632 VexRiscv.CsrPlugin_mepc[28]
.sym 20635 basesoc_vexriscv_ibus_adr[26]
.sym 20638 basesoc_vexriscv_ibus_adr[28]
.sym 20641 $abc$38894$n4297_1
.sym 20642 $abc$38894$n4219_1
.sym 20644 VexRiscv.CsrPlugin_mtval[28]
.sym 20649 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 20650 $abc$38894$n5582_1
.sym 20651 $abc$38894$n2409
.sym 20652 clk12_$glb_clk
.sym 20653 VexRiscv.reset_$glb_sr
.sym 20654 VexRiscv._zz_321_[14]
.sym 20655 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 20656 $abc$38894$n6494_1
.sym 20657 VexRiscv._zz_321_[13]
.sym 20658 VexRiscv._zz_321_[15]
.sym 20659 VexRiscv._zz_321_[12]
.sym 20660 VexRiscv._zz_321_[30]
.sym 20661 VexRiscv._zz_321_[16]
.sym 20662 VexRiscv.CsrPlugin_mepc[19]
.sym 20663 VexRiscv._zz_321_[1]
.sym 20664 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 20665 VexRiscv.CsrPlugin_mepc[19]
.sym 20666 $abc$38894$n3961
.sym 20668 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 20669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 20670 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 20671 $abc$38894$n2409
.sym 20672 $abc$38894$n3646_1
.sym 20674 VexRiscv._zz_49_[1]
.sym 20675 $abc$38894$n3636_1
.sym 20676 VexRiscv._zz_170_[0]
.sym 20678 VexRiscv.decode_to_execute_RS2[24]
.sym 20679 $abc$38894$n4202_1
.sym 20680 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 20681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20682 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 20683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 20684 grant
.sym 20685 $abc$38894$n2360
.sym 20686 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 20687 $abc$38894$n3624_1
.sym 20688 $abc$38894$n4207_1
.sym 20689 $abc$38894$n4217_1
.sym 20695 VexRiscv._zz_36_[27]
.sym 20697 VexRiscv._zz_321_[29]
.sym 20699 VexRiscv._zz_288_[27]
.sym 20701 VexRiscv._zz_151_[29]
.sym 20702 VexRiscv._zz_151_[27]
.sym 20703 VexRiscv._zz_288_[29]
.sym 20705 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20707 VexRiscv._zz_36_[9]
.sym 20708 VexRiscv._zz_321_[19]
.sym 20710 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20721 VexRiscv._zz_36_[29]
.sym 20722 $abc$38894$n149
.sym 20723 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20728 VexRiscv._zz_321_[29]
.sym 20734 VexRiscv._zz_151_[27]
.sym 20736 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20737 VexRiscv._zz_288_[27]
.sym 20741 VexRiscv._zz_36_[9]
.sym 20749 VexRiscv._zz_321_[19]
.sym 20753 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 20754 VexRiscv._zz_151_[29]
.sym 20755 VexRiscv._zz_288_[29]
.sym 20759 VexRiscv._zz_36_[27]
.sym 20764 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20766 VexRiscv._zz_151_[29]
.sym 20767 VexRiscv.execute_LightShifterPlugin_isActive
.sym 20772 VexRiscv._zz_36_[29]
.sym 20774 $abc$38894$n149
.sym 20775 clk12_$glb_clk
.sym 20777 $abc$38894$n94
.sym 20778 $abc$38894$n7474
.sym 20779 $abc$38894$n100
.sym 20780 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 20781 $abc$38894$n7488
.sym 20782 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 20783 $abc$38894$n96
.sym 20784 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 20786 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 20789 $abc$38894$n3375
.sym 20790 VexRiscv._zz_321_[30]
.sym 20791 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 20793 slave_sel[0]
.sym 20795 slave_sel[2]
.sym 20797 basesoc_uart_phy_storage[24]
.sym 20798 VexRiscv._zz_151_[27]
.sym 20799 basesoc_uart_phy_storage[27]
.sym 20800 VexRiscv._zz_47_[1]
.sym 20801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 20802 VexRiscv._zz_321_[17]
.sym 20803 $abc$38894$n2493
.sym 20804 $abc$38894$n5649
.sym 20805 $abc$38894$n4186
.sym 20806 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 20807 VexRiscv._zz_170_[1]
.sym 20808 $abc$38894$n2493
.sym 20809 $abc$38894$n106
.sym 20810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20811 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 20812 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20819 $abc$38894$n3363
.sym 20820 $PACKER_VCC_NET
.sym 20823 $abc$38894$n4574
.sym 20826 VexRiscv.CsrPlugin_mepc[16]
.sym 20828 $abc$38894$n5649
.sym 20831 $abc$38894$n4186
.sym 20834 VexRiscv._zz_197_
.sym 20838 $abc$38894$n5659
.sym 20839 $abc$38894$n4202_1
.sym 20840 VexRiscv._zz_200_[16]
.sym 20841 $abc$38894$n4191_1
.sym 20842 $abc$38894$n5663
.sym 20843 VexRiscv.CsrPlugin_mtval[16]
.sym 20845 $abc$38894$n5669
.sym 20848 $abc$38894$n5643
.sym 20849 $abc$38894$n4261_1
.sym 20852 $abc$38894$n3363
.sym 20854 $abc$38894$n5649
.sym 20857 $abc$38894$n3363
.sym 20858 $abc$38894$n5669
.sym 20863 $abc$38894$n4186
.sym 20864 VexRiscv.CsrPlugin_mepc[16]
.sym 20865 $abc$38894$n4261_1
.sym 20869 $abc$38894$n3363
.sym 20871 $abc$38894$n5643
.sym 20876 $abc$38894$n3363
.sym 20878 $abc$38894$n5663
.sym 20883 $abc$38894$n3363
.sym 20884 $abc$38894$n5659
.sym 20889 VexRiscv._zz_197_
.sym 20890 $abc$38894$n4574
.sym 20893 $abc$38894$n4191_1
.sym 20894 VexRiscv.CsrPlugin_mtval[16]
.sym 20895 $abc$38894$n4202_1
.sym 20896 VexRiscv._zz_200_[16]
.sym 20897 $PACKER_VCC_NET
.sym 20898 clk12_$glb_clk
.sym 20902 $abc$38894$n5635
.sym 20903 $abc$38894$n5637
.sym 20904 $abc$38894$n5639
.sym 20905 $abc$38894$n5641
.sym 20906 $abc$38894$n5643
.sym 20907 $abc$38894$n5645
.sym 20910 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 20911 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 20912 VexRiscv.CsrPlugin_mepc[16]
.sym 20913 $abc$38894$n3363
.sym 20914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 20915 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20916 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 20917 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 20918 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 20919 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 20920 grant
.sym 20921 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 20923 basesoc_vexriscv_ibus_adr[5]
.sym 20924 $abc$38894$n5659
.sym 20925 VexRiscv.execute_arbitration_isStuckByOthers
.sym 20926 VexRiscv._zz_200_[16]
.sym 20927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 20928 $abc$38894$n4293_1
.sym 20929 basesoc_vexriscv_ibus_adr[7]
.sym 20931 $abc$38894$n5669
.sym 20932 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 20933 count[1]
.sym 20935 VexRiscv._zz_151_[9]
.sym 20941 $abc$38894$n106
.sym 20942 VexRiscv.CsrPlugin_mepc[16]
.sym 20943 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 20944 $abc$38894$n108
.sym 20946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 20947 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20948 VexRiscv._zz_192_
.sym 20949 $abc$38894$n151
.sym 20950 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 20952 $abc$38894$n3961
.sym 20953 $abc$38894$n110
.sym 20954 $abc$38894$n112
.sym 20955 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 20956 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 20964 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 20965 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 20966 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 20968 $abc$38894$n2493
.sym 20969 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20970 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 20972 $abc$38894$n3964
.sym 20975 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 20981 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 20986 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 20987 VexRiscv._zz_192_
.sym 20988 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 20989 $abc$38894$n151
.sym 20992 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 20993 $abc$38894$n3964
.sym 20994 VexRiscv.CsrPlugin_mepc[16]
.sym 20995 $abc$38894$n3961
.sym 20998 $abc$38894$n106
.sym 20999 $abc$38894$n110
.sym 21000 $abc$38894$n112
.sym 21001 $abc$38894$n108
.sym 21004 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21005 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21006 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 21007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21013 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 21019 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 21020 $abc$38894$n2493
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$38894$n5647
.sym 21024 $abc$38894$n5649
.sym 21025 $abc$38894$n5651
.sym 21026 $abc$38894$n5653
.sym 21027 $abc$38894$n5655
.sym 21028 $abc$38894$n5657
.sym 21029 $abc$38894$n5659
.sym 21030 $abc$38894$n5661
.sym 21031 $abc$38894$n151
.sym 21032 $abc$38894$n2256
.sym 21033 VexRiscv.CsrPlugin_mtval[0]
.sym 21034 $abc$38894$n151
.sym 21035 basesoc_vexriscv_ibus_adr[21]
.sym 21036 spiflash_bus_dat_r[31]
.sym 21037 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 21038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 21039 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 21040 VexRiscv._zz_190_
.sym 21041 $abc$38894$n4504
.sym 21043 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 21044 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 21045 $abc$38894$n3375
.sym 21046 VexRiscv.CsrPlugin_mepc[16]
.sym 21047 count[10]
.sym 21048 count[0]
.sym 21049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 21050 $abc$38894$n4020
.sym 21051 $abc$38894$n5663
.sym 21052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 21053 basesoc_vexriscv_ibus_adr[10]
.sym 21054 $abc$38894$n6333_1
.sym 21055 basesoc_vexriscv_ibus_adr[5]
.sym 21056 $abc$38894$n3364_1
.sym 21057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21058 $abc$38894$n3964
.sym 21064 VexRiscv._zz_170_[0]
.sym 21072 count[0]
.sym 21074 $abc$38894$n4293_1
.sym 21075 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21076 VexRiscv._zz_151_[27]
.sym 21077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 21079 VexRiscv._zz_170_[1]
.sym 21081 $abc$38894$n106
.sym 21083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 21085 VexRiscv._zz_321_[28]
.sym 21089 $abc$38894$n3363
.sym 21091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 21093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 21100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 21106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 21109 $abc$38894$n3363
.sym 21110 count[0]
.sym 21118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 21122 $abc$38894$n106
.sym 21127 $abc$38894$n4293_1
.sym 21128 VexRiscv._zz_170_[0]
.sym 21129 VexRiscv._zz_151_[27]
.sym 21130 VexRiscv._zz_170_[1]
.sym 21134 VexRiscv._zz_321_[28]
.sym 21140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 21143 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21144 clk12_$glb_clk
.sym 21146 $abc$38894$n5663
.sym 21147 $abc$38894$n5665
.sym 21148 $abc$38894$n5667
.sym 21149 $abc$38894$n5669
.sym 21150 count[1]
.sym 21151 count[17]
.sym 21152 $abc$38894$n6342_1
.sym 21153 count[18]
.sym 21155 $abc$38894$n5657
.sym 21156 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 21157 VexRiscv.CsrPlugin_mepc[28]
.sym 21158 $abc$38894$n2479
.sym 21159 count[12]
.sym 21160 $PACKER_VCC_NET
.sym 21161 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21162 $abc$38894$n4353_1
.sym 21163 count[15]
.sym 21164 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 21165 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 21166 $abc$38894$n3961
.sym 21167 $abc$38894$n2479
.sym 21168 VexRiscv._zz_151_[26]
.sym 21169 slave_sel_r[1]
.sym 21170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 21171 csrbankarray_csrbank2_bitbang0_w[3]
.sym 21172 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 21173 $abc$38894$n6498_1
.sym 21174 $abc$38894$n3624_1
.sym 21175 cas_leds[0]
.sym 21176 $abc$38894$n4207_1
.sym 21177 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 21179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 21180 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 21181 $abc$38894$n5635
.sym 21187 VexRiscv.CsrPlugin_mtval[9]
.sym 21188 VexRiscv.CsrPlugin_mtval[27]
.sym 21192 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21198 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 21199 $abc$38894$n4294_1
.sym 21200 VexRiscv.CsrPlugin_mepc[9]
.sym 21202 VexRiscv._zz_200_[9]
.sym 21204 VexRiscv._zz_170_[0]
.sym 21205 VexRiscv._zz_151_[9]
.sym 21206 VexRiscv.CsrPlugin_mepc[27]
.sym 21207 $abc$38894$n4202_1
.sym 21208 VexRiscv._zz_200_[27]
.sym 21209 VexRiscv._zz_170_[1]
.sym 21210 $abc$38894$n4191_1
.sym 21211 $abc$38894$n4235_1
.sym 21212 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 21214 $abc$38894$n2409
.sym 21215 $abc$38894$n4202_1
.sym 21216 $abc$38894$n4186
.sym 21217 $abc$38894$n4236_1
.sym 21218 $abc$38894$n4191_1
.sym 21220 VexRiscv.CsrPlugin_mepc[9]
.sym 21222 $abc$38894$n4186
.sym 21223 $abc$38894$n4236_1
.sym 21227 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 21232 $abc$38894$n4186
.sym 21233 $abc$38894$n4294_1
.sym 21235 VexRiscv.CsrPlugin_mepc[27]
.sym 21238 $abc$38894$n4235_1
.sym 21239 VexRiscv._zz_170_[1]
.sym 21240 VexRiscv._zz_170_[0]
.sym 21241 VexRiscv._zz_151_[9]
.sym 21244 $abc$38894$n4191_1
.sym 21245 VexRiscv.CsrPlugin_mtval[27]
.sym 21246 $abc$38894$n4202_1
.sym 21247 VexRiscv._zz_200_[27]
.sym 21252 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21256 VexRiscv._zz_200_[9]
.sym 21257 $abc$38894$n4191_1
.sym 21258 VexRiscv.CsrPlugin_mtval[9]
.sym 21259 $abc$38894$n4202_1
.sym 21265 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 21266 $abc$38894$n2409
.sym 21267 clk12_$glb_clk
.sym 21268 VexRiscv.reset_$glb_sr
.sym 21269 $abc$38894$n7499
.sym 21270 $abc$38894$n6343_1
.sym 21271 $abc$38894$n3951
.sym 21272 $abc$38894$n6522
.sym 21273 $abc$38894$n7505
.sym 21274 $abc$38894$n3372
.sym 21275 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 21276 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 21281 VexRiscv.CsrPlugin_mtval[9]
.sym 21283 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 21284 $abc$38894$n118
.sym 21285 $abc$38894$n4353_1
.sym 21286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 21287 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 21288 basesoc_dat_w[3]
.sym 21289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 21290 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 21291 $abc$38894$n2351
.sym 21292 $abc$38894$n5667
.sym 21293 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 21294 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 21295 VexRiscv._zz_170_[1]
.sym 21296 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 21297 $abc$38894$n4186
.sym 21298 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 21300 $abc$38894$n2493
.sym 21301 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 21302 $abc$38894$n4186
.sym 21303 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 21304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 21310 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 21312 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 21313 $abc$38894$n6497_1
.sym 21314 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 21315 count[0]
.sym 21316 $abc$38894$n6337_1
.sym 21318 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21320 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 21323 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 21324 $abc$38894$n6333_1
.sym 21325 $PACKER_VCC_NET
.sym 21327 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 21328 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 21330 $abc$38894$n3935_1
.sym 21331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21332 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 21335 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 21336 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 21337 VexRiscv.CsrPlugin_hadException
.sym 21338 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21340 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 21341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 21343 $PACKER_VCC_NET
.sym 21344 count[0]
.sym 21352 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 21355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21356 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 21357 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 21358 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 21361 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 21362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 21363 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 21364 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 21367 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 21368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21369 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 21370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21376 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 21379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 21380 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21381 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 21382 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 21385 $abc$38894$n6333_1
.sym 21386 $abc$38894$n6337_1
.sym 21387 $abc$38894$n6497_1
.sym 21388 $abc$38894$n3935_1
.sym 21389 VexRiscv.CsrPlugin_hadException
.sym 21390 clk12_$glb_clk
.sym 21392 $abc$38894$n6523
.sym 21393 $abc$38894$n6493_1
.sym 21394 $abc$38894$n6521_1
.sym 21395 count[2]
.sym 21396 $abc$38894$n6339_1
.sym 21397 count[4]
.sym 21398 $abc$38894$n6340_1
.sym 21399 count[3]
.sym 21401 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 21402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21405 $abc$38894$n92
.sym 21406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 21408 spiflash_counter[3]
.sym 21409 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 21410 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 21411 count[0]
.sym 21412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 21413 basesoc_vexriscv_ibus_adr[7]
.sym 21414 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 21416 basesoc_vexriscv_ibus_adr[7]
.sym 21417 VexRiscv.execute_arbitration_isStuckByOthers
.sym 21418 VexRiscv.CsrPlugin_mepc[19]
.sym 21419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 21420 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 21421 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 21422 $abc$38894$n3372
.sym 21423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 21424 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 21425 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 21426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 21427 $PACKER_VCC_NET
.sym 21434 VexRiscv._zz_170_[0]
.sym 21435 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 21436 VexRiscv._zz_192_
.sym 21437 VexRiscv._zz_170_[1]
.sym 21438 VexRiscv._zz_151_[26]
.sym 21440 $abc$38894$n4191_1
.sym 21441 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 21442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 21444 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 21445 $abc$38894$n3949
.sym 21446 VexRiscv.CsrPlugin_mtval[26]
.sym 21448 $abc$38894$n4290_1
.sym 21449 $abc$38894$n151
.sym 21452 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 21455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 21456 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21457 $abc$38894$n4186
.sym 21460 $abc$38894$n3948
.sym 21462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 21464 VexRiscv.CsrPlugin_mepc[26]
.sym 21468 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 21472 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 21473 $abc$38894$n151
.sym 21474 VexRiscv._zz_192_
.sym 21475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 21481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21486 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 21487 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 21490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 21491 $abc$38894$n3949
.sym 21492 $abc$38894$n3948
.sym 21493 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 21496 VexRiscv._zz_170_[0]
.sym 21497 $abc$38894$n4290_1
.sym 21498 VexRiscv._zz_151_[26]
.sym 21499 VexRiscv._zz_170_[1]
.sym 21502 VexRiscv.CsrPlugin_mepc[26]
.sym 21503 $abc$38894$n4186
.sym 21504 VexRiscv.CsrPlugin_mtval[26]
.sym 21505 $abc$38894$n4191_1
.sym 21511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 21512 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 21513 clk12_$glb_clk
.sym 21515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21516 VexRiscv._zz_122_
.sym 21517 $abc$38894$n4447
.sym 21518 $abc$38894$n4281_1
.sym 21519 $abc$38894$n4429
.sym 21520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21521 $abc$38894$n4282_1
.sym 21522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21527 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 21528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 21529 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 21530 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 21531 $abc$38894$n4441
.sym 21532 VexRiscv._zz_192_
.sym 21533 VexRiscv._zz_170_[1]
.sym 21534 VexRiscv.CsrPlugin_mtval[24]
.sym 21536 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 21538 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 21540 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 21541 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 21542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 21543 $abc$38894$n4020
.sym 21544 $abc$38894$n3364_1
.sym 21545 $abc$38894$n3428_1
.sym 21546 $abc$38894$n149
.sym 21547 VexRiscv.CsrPlugin_mtval[23]
.sym 21548 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 21549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21556 VexRiscv._zz_10_[0]
.sym 21559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 21560 VexRiscv._zz_122_
.sym 21561 $abc$38894$n3961
.sym 21564 $abc$38894$n3432_1
.sym 21566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21567 VexRiscv._zz_10_[1]
.sym 21570 $abc$38894$n149
.sym 21572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21575 $abc$38894$n3111
.sym 21577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21578 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 21581 VexRiscv._zz_122_
.sym 21582 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 21583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21584 VexRiscv.CsrPlugin_mepc[28]
.sym 21585 $abc$38894$n3964
.sym 21587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21592 $abc$38894$n3111
.sym 21595 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 21596 VexRiscv._zz_122_
.sym 21601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 21603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21608 VexRiscv._zz_10_[0]
.sym 21610 VexRiscv._zz_10_[1]
.sym 21613 $abc$38894$n3964
.sym 21614 $abc$38894$n3961
.sym 21615 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 21616 VexRiscv.CsrPlugin_mepc[28]
.sym 21619 $abc$38894$n3432_1
.sym 21621 $abc$38894$n3111
.sym 21622 VexRiscv._zz_122_
.sym 21626 $abc$38894$n149
.sym 21631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 21634 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 21635 $abc$38894$n2429_$glb_ce
.sym 21636 clk12_$glb_clk
.sym 21637 VexRiscv._zz_122_
.sym 21638 $abc$38894$n3395_1
.sym 21639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 21640 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 21641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 21642 $abc$38894$n3685
.sym 21643 $abc$38894$n3988
.sym 21644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 21645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 21650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 21651 VexRiscv.CsrPlugin_mepc[9]
.sym 21652 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 21653 $abc$38894$n4281_1
.sym 21654 VexRiscv._zz_32_[1]
.sym 21656 $PACKER_VCC_NET
.sym 21657 $abc$38894$n3961
.sym 21658 $abc$38894$n2409
.sym 21659 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 21660 VexRiscv.CsrPlugin_hadException
.sym 21661 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 21662 $abc$38894$n2490
.sym 21663 spiflash_counter[6]
.sym 21664 $abc$38894$n4207_1
.sym 21665 $abc$38894$n3624_1
.sym 21666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 21667 VexRiscv._zz_190_
.sym 21668 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 21669 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21670 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 21671 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 21672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 21673 $abc$38894$n3428_1
.sym 21679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21683 VexRiscv._zz_190_
.sym 21684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 21686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 21687 VexRiscv.CsrPlugin_mepc[9]
.sym 21689 $abc$38894$n3674_1
.sym 21690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 21691 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 21693 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 21694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21695 $abc$38894$n3395_1
.sym 21698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 21702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 21703 VexRiscv.lastStagePc[9]
.sym 21707 $abc$38894$n151
.sym 21710 $abc$38894$n2490
.sym 21713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 21714 $abc$38894$n3395_1
.sym 21715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 21720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 21724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 21730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 21736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 21737 $abc$38894$n3674_1
.sym 21738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21739 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 21742 $abc$38894$n151
.sym 21743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 21744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 21745 VexRiscv._zz_190_
.sym 21749 VexRiscv.CsrPlugin_mepc[9]
.sym 21750 $abc$38894$n2490
.sym 21751 VexRiscv.lastStagePc[9]
.sym 21755 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 21758 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 21759 clk12_$glb_clk
.sym 21761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 21762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 21763 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 21764 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 21765 $abc$38894$n4407
.sym 21766 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 21767 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 21770 $abc$38894$n3624_1
.sym 21771 $abc$38894$n3624_1
.sym 21774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 21775 $abc$38894$n86
.sym 21776 VexRiscv.CsrPlugin_mepc[27]
.sym 21777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 21778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21780 $abc$38894$n3432_1
.sym 21781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 21782 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 21783 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 21784 $abc$38894$n3613_1
.sym 21785 $abc$38894$n2479
.sym 21786 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 21787 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 21788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 21789 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 21790 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 21792 $abc$38894$n2493
.sym 21793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 21794 basesoc_vexriscv_ibus_adr[7]
.sym 21795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21796 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 21803 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 21804 $abc$38894$n2490
.sym 21805 $abc$38894$n4353_1
.sym 21806 $abc$38894$n4409_1
.sym 21807 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 21812 $abc$38894$n4405
.sym 21813 $abc$38894$n4353_1
.sym 21816 $abc$38894$n4371_1
.sym 21817 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 21818 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 21820 VexRiscv.CsrPlugin_mepc[19]
.sym 21822 $abc$38894$n4407
.sym 21824 $abc$38894$n4369_1
.sym 21825 VexRiscv.lastStagePc[19]
.sym 21826 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 21827 $abc$38894$n4391_1
.sym 21829 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21831 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 21832 $abc$38894$n4387
.sym 21835 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 21836 $abc$38894$n4371_1
.sym 21837 $abc$38894$n4353_1
.sym 21842 VexRiscv.CsrPlugin_mepc[19]
.sym 21843 VexRiscv.lastStagePc[19]
.sym 21844 $abc$38894$n2490
.sym 21848 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 21849 $abc$38894$n4391_1
.sym 21850 $abc$38894$n4353_1
.sym 21853 $abc$38894$n4353_1
.sym 21855 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 21856 $abc$38894$n4369_1
.sym 21859 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 21860 $abc$38894$n4387
.sym 21861 $abc$38894$n4353_1
.sym 21866 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 21867 $abc$38894$n4405
.sym 21868 $abc$38894$n4353_1
.sym 21871 $abc$38894$n4409_1
.sym 21872 $abc$38894$n4353_1
.sym 21874 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 21877 $abc$38894$n4353_1
.sym 21878 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 21880 $abc$38894$n4407
.sym 21882 clk12_$glb_clk
.sym 21884 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 21885 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 21886 $abc$38894$n4060_1
.sym 21887 $abc$38894$n4048
.sym 21888 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 21889 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 21890 $abc$38894$n4369_1
.sym 21891 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 21892 $abc$38894$n2479
.sym 21893 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 21895 $abc$38894$n2479
.sym 21897 $abc$38894$n3961
.sym 21899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 21901 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 21903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 21904 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 21905 $abc$38894$n4072_1
.sym 21907 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 21908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 21909 VexRiscv.CsrPlugin_mepc[19]
.sym 21910 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 21911 VexRiscv.lastStagePc[19]
.sym 21912 basesoc_vexriscv_ibus_adr[7]
.sym 21913 VexRiscv.lastStagePc[28]
.sym 21914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 21915 VexRiscv.lastStagePc[8]
.sym 21916 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 21917 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 21926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 21927 $abc$38894$n2479
.sym 21928 $abc$38894$n4498
.sym 21929 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21930 VexRiscv.CsrPlugin_mepc[26]
.sym 21931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 21932 $abc$38894$n4501
.sym 21933 $abc$38894$n4441
.sym 21934 VexRiscv.CsrPlugin_mepc[28]
.sym 21935 $abc$38894$n4497
.sym 21936 $abc$38894$n2490
.sym 21937 VexRiscv.lastStagePc[28]
.sym 21938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 21939 $abc$38894$n3432_1
.sym 21940 $abc$38894$n4500
.sym 21941 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 21942 VexRiscv.lastStagePc[26]
.sym 21943 $abc$38894$n3698_1
.sym 21947 VexRiscv._zz_190_
.sym 21949 $abc$38894$n151
.sym 21950 $abc$38894$n4440
.sym 21951 VexRiscv._zz_190_
.sym 21955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 21958 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 21959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 21960 $abc$38894$n3698_1
.sym 21961 $abc$38894$n3432_1
.sym 21964 VexRiscv._zz_190_
.sym 21965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 21966 $abc$38894$n151
.sym 21967 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 21970 $abc$38894$n2490
.sym 21971 VexRiscv.lastStagePc[26]
.sym 21973 VexRiscv.CsrPlugin_mepc[26]
.sym 21976 $abc$38894$n4498
.sym 21978 $abc$38894$n4497
.sym 21982 VexRiscv.CsrPlugin_mepc[28]
.sym 21984 $abc$38894$n2490
.sym 21985 VexRiscv.lastStagePc[28]
.sym 21989 $abc$38894$n4500
.sym 21990 $abc$38894$n4501
.sym 21995 $abc$38894$n4441
.sym 21996 $abc$38894$n4440
.sym 22000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 22001 VexRiscv._zz_190_
.sym 22002 $abc$38894$n151
.sym 22003 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 22004 $abc$38894$n2479
.sym 22005 clk12_$glb_clk
.sym 22007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 22008 $abc$38894$n3702_1
.sym 22009 $abc$38894$n4446
.sym 22010 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 22011 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 22012 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 22013 $abc$38894$n4485
.sym 22014 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 22018 basesoc_vexriscv_ibus_adr[7]
.sym 22019 $abc$38894$n3636_1
.sym 22021 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 22022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 22023 $abc$38894$n2490
.sym 22024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 22025 $abc$38894$n3726
.sym 22027 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 22028 $abc$38894$n4501
.sym 22029 $abc$38894$n4441
.sym 22030 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 22032 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 22033 VexRiscv.lastStagePc[3]
.sym 22034 VexRiscv._zz_135_[22]
.sym 22036 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 22037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 22039 VexRiscv.CsrPlugin_mtval[23]
.sym 22040 basesoc_vexriscv_ibus_adr[7]
.sym 22048 $abc$38894$n3697_1
.sym 22049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 22052 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 22057 $abc$38894$n3686_1
.sym 22060 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 22061 $abc$38894$n145
.sym 22062 $abc$38894$n6492_1
.sym 22064 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 22065 $abc$38894$n3702_1
.sym 22066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 22067 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 22068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 22069 $abc$38894$n3681
.sym 22073 $abc$38894$n3704_1
.sym 22075 VexRiscv.CsrPlugin_hadException
.sym 22076 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 22077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 22078 VexRiscv._zz_190_
.sym 22079 $abc$38894$n151
.sym 22084 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 22087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 22088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 22089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 22093 $abc$38894$n3704_1
.sym 22094 $abc$38894$n6492_1
.sym 22095 $abc$38894$n3697_1
.sym 22096 $abc$38894$n3702_1
.sym 22101 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 22105 $abc$38894$n151
.sym 22106 VexRiscv._zz_190_
.sym 22107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 22108 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 22111 $abc$38894$n3681
.sym 22112 $abc$38894$n3686_1
.sym 22114 $abc$38894$n145
.sym 22119 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 22126 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 22127 VexRiscv.CsrPlugin_hadException
.sym 22128 clk12_$glb_clk
.sym 22130 VexRiscv.CsrPlugin_mepc[23]
.sym 22134 $abc$38894$n4359_1
.sym 22135 VexRiscv.CsrPlugin_mepc[3]
.sym 22136 $abc$38894$n4399
.sym 22139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 22142 VexRiscv._zz_41_[8]
.sym 22143 $abc$38894$n4418_1
.sym 22144 $abc$38894$n4486
.sym 22145 $abc$38894$n4428
.sym 22146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 22148 $abc$38894$n2479
.sym 22149 $abc$38894$n4507
.sym 22150 basesoc_vexriscv_ibus_adr[7]
.sym 22153 VexRiscv.CsrPlugin_hadException
.sym 22154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 22155 $abc$38894$n2479
.sym 22156 spiflash_counter[6]
.sym 22157 $abc$38894$n3624_1
.sym 22158 $abc$38894$n151
.sym 22159 $abc$38894$n4506
.sym 22163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 22164 VexRiscv._zz_190_
.sym 22165 spiflash_counter[2]
.sym 22177 sys_rst
.sym 22178 spiflash_counter[3]
.sym 22179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 22181 $abc$38894$n3361_1
.sym 22182 $abc$38894$n3608_1
.sym 22186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 22188 $abc$38894$n3359_1
.sym 22189 spiflash_counter[2]
.sym 22190 $abc$38894$n3608_1
.sym 22193 $abc$38894$n3360
.sym 22195 spiflash_counter[0]
.sym 22197 spiflash_counter[1]
.sym 22198 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 22205 $abc$38894$n3359_1
.sym 22206 sys_rst
.sym 22207 $abc$38894$n3361_1
.sym 22211 $abc$38894$n3360
.sym 22212 spiflash_counter[0]
.sym 22219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 22222 $abc$38894$n3361_1
.sym 22224 spiflash_counter[0]
.sym 22228 spiflash_counter[2]
.sym 22229 spiflash_counter[1]
.sym 22230 $abc$38894$n3608_1
.sym 22231 spiflash_counter[3]
.sym 22237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 22240 spiflash_counter[2]
.sym 22241 spiflash_counter[3]
.sym 22243 spiflash_counter[1]
.sym 22246 $abc$38894$n3608_1
.sym 22247 $abc$38894$n3360
.sym 22250 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 22251 clk12_$glb_clk
.sym 22255 $abc$38894$n5678
.sym 22256 $abc$38894$n5680
.sym 22257 $abc$38894$n5682
.sym 22258 $abc$38894$n5684
.sym 22259 $abc$38894$n5686
.sym 22260 $abc$38894$n5688
.sym 22265 $abc$38894$n15
.sym 22267 $abc$38894$n4353_1
.sym 22269 VexRiscv.execute_arbitration_isValid
.sym 22273 VexRiscv._zz_135_[22]
.sym 22276 $abc$38894$n2479
.sym 22278 basesoc_vexriscv_ibus_adr[7]
.sym 22284 $abc$38894$n2479
.sym 22294 $abc$38894$n3621_1
.sym 22295 $abc$38894$n3620_1
.sym 22299 spiflash_counter[4]
.sym 22300 spiflash_counter[5]
.sym 22301 spiflash_counter[7]
.sym 22303 $abc$38894$n3359_1
.sym 22304 VexRiscv._zz_135_[22]
.sym 22306 $abc$38894$n5113_1
.sym 22307 $abc$38894$n145
.sym 22316 spiflash_counter[6]
.sym 22321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22323 $abc$38894$n3452_1
.sym 22327 spiflash_counter[6]
.sym 22329 $abc$38894$n3359_1
.sym 22330 spiflash_counter[7]
.sym 22333 spiflash_counter[4]
.sym 22334 $abc$38894$n3621_1
.sym 22336 spiflash_counter[5]
.sym 22339 spiflash_counter[5]
.sym 22340 spiflash_counter[7]
.sym 22341 spiflash_counter[6]
.sym 22342 spiflash_counter[4]
.sym 22352 $abc$38894$n3620_1
.sym 22354 $abc$38894$n5113_1
.sym 22357 VexRiscv._zz_135_[22]
.sym 22358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 22360 $abc$38894$n3452_1
.sym 22369 spiflash_counter[4]
.sym 22370 $abc$38894$n3621_1
.sym 22372 spiflash_counter[5]
.sym 22373 $abc$38894$n2429_$glb_ce
.sym 22374 clk12_$glb_clk
.sym 22375 $abc$38894$n145
.sym 22376 VexRiscv.lastStagePc[26]
.sym 22377 VexRiscv.lastStagePc[8]
.sym 22379 VexRiscv.lastStagePc[20]
.sym 22381 VexRiscv.lastStagePc[19]
.sym 22382 VexRiscv.lastStagePc[28]
.sym 22394 spiflash_counter[3]
.sym 22396 spiflash_counter[5]
.sym 22397 spiflash_counter[7]
.sym 22398 $abc$38894$n5116_1
.sym 22403 VexRiscv.lastStagePc[19]
.sym 22405 VexRiscv.lastStagePc[28]
.sym 22411 VexRiscv.lastStagePc[8]
.sym 22423 $abc$38894$n4507
.sym 22429 $abc$38894$n4506
.sym 22444 $abc$38894$n2479
.sym 22456 $abc$38894$n4506
.sym 22459 $abc$38894$n4507
.sym 22496 $abc$38894$n2479
.sym 22497 clk12_$glb_clk
.sym 22500 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 22501 rgb_led0_g
.sym 22504 rgb_led0_r
.sym 22517 VexRiscv.CsrPlugin_hadException
.sym 22520 $abc$38894$n2479
.sym 22565 cas_b_n
.sym 22616 cas_b_n
.sym 22667 rgb_led0_b
.sym 22691 rgb_led0_b
.sym 22692 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 22734 VexRiscv.decode_to_execute_RS2[11]
.sym 22735 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 22743 VexRiscv._zz_129_[2]
.sym 22745 $abc$38894$n4636
.sym 22746 $abc$38894$n4624
.sym 22778 VexRiscv._zz_170_[1]
.sym 22784 VexRiscv.decode_to_execute_RS2[19]
.sym 22788 VexRiscv._zz_129_[3]
.sym 22803 VexRiscv._zz_170_[1]
.sym 22805 VexRiscv._zz_129_[3]
.sym 22806 VexRiscv.decode_to_execute_RS2[19]
.sym 22843 $abc$38894$n7896_$glb_ce
.sym 22844 clk12_$glb_clk
.sym 22861 $abc$38894$n4612
.sym 22862 slave_sel_r[2]
.sym 22867 slave_sel_r[2]
.sym 22882 VexRiscv._zz_129_[3]
.sym 22888 sys_rst
.sym 22902 VexRiscv.CsrPlugin_hadException
.sym 22918 VexRiscv._zz_170_[1]
.sym 22933 $abc$38894$n4894
.sym 22934 VexRiscv._zz_170_[0]
.sym 22940 VexRiscv._zz_129_[3]
.sym 22946 VexRiscv.decode_to_execute_RS2[11]
.sym 22957 VexRiscv.decode_to_execute_RS2[31]
.sym 22958 VexRiscv._zz_170_[1]
.sym 22966 VexRiscv.decode_to_execute_RS2[31]
.sym 22967 $abc$38894$n4894
.sym 22969 VexRiscv._zz_170_[1]
.sym 22978 VexRiscv.decode_to_execute_RS2[11]
.sym 22979 VexRiscv._zz_129_[3]
.sym 22980 VexRiscv._zz_170_[0]
.sym 22981 VexRiscv._zz_170_[1]
.sym 23006 $abc$38894$n7896_$glb_ce
.sym 23007 clk12_$glb_clk
.sym 23018 $abc$38894$n2490
.sym 23019 $abc$38894$n2490
.sym 23020 $abc$38894$n4626
.sym 23023 $abc$38894$n5242
.sym 23025 array_muxed1[31]
.sym 23026 VexRiscv.decode_to_execute_RS2[27]
.sym 23027 VexRiscv._zz_170_[1]
.sym 23028 array_muxed0[5]
.sym 23029 $abc$38894$n4894
.sym 23030 array_muxed0[4]
.sym 23037 VexRiscv._zz_129_[7]
.sym 23044 VexRiscv._zz_170_[1]
.sym 23053 $abc$38894$n4884
.sym 23055 VexRiscv._zz_129_[7]
.sym 23057 VexRiscv.decode_to_execute_RS2[20]
.sym 23058 VexRiscv._zz_129_[2]
.sym 23059 VexRiscv.decode_to_execute_RS2[10]
.sym 23060 VexRiscv._zz_170_[0]
.sym 23062 VexRiscv._zz_129_[4]
.sym 23064 VexRiscv.decode_to_execute_RS2[18]
.sym 23068 VexRiscv._zz_170_[1]
.sym 23075 VexRiscv.decode_to_execute_RS2[23]
.sym 23079 VexRiscv.decode_to_execute_RS2[26]
.sym 23083 VexRiscv._zz_170_[1]
.sym 23084 VexRiscv.decode_to_execute_RS2[20]
.sym 23086 VexRiscv._zz_129_[4]
.sym 23101 VexRiscv._zz_170_[0]
.sym 23102 VexRiscv.decode_to_execute_RS2[10]
.sym 23103 VexRiscv._zz_129_[2]
.sym 23104 VexRiscv._zz_170_[1]
.sym 23107 VexRiscv.decode_to_execute_RS2[23]
.sym 23109 VexRiscv._zz_170_[1]
.sym 23110 VexRiscv._zz_129_[7]
.sym 23119 VexRiscv._zz_170_[1]
.sym 23120 VexRiscv._zz_129_[2]
.sym 23122 VexRiscv.decode_to_execute_RS2[18]
.sym 23125 $abc$38894$n4884
.sym 23126 VexRiscv._zz_170_[1]
.sym 23128 VexRiscv.decode_to_execute_RS2[26]
.sym 23129 $abc$38894$n7896_$glb_ce
.sym 23130 clk12_$glb_clk
.sym 23140 $PACKER_VCC_NET
.sym 23142 $abc$38894$n4230
.sym 23143 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 23150 $PACKER_VCC_NET
.sym 23152 array_muxed0[7]
.sym 23153 VexRiscv.decode_to_execute_RS2[16]
.sym 23154 VexRiscv._zz_129_[2]
.sym 23155 VexRiscv.decode_to_execute_RS2[10]
.sym 23160 sys_rst
.sym 23165 VexRiscv.decode_to_execute_RS2[26]
.sym 23174 VexRiscv.decode_to_execute_RS2[9]
.sym 23175 VexRiscv._zz_129_[4]
.sym 23192 VexRiscv._zz_170_[0]
.sym 23197 VexRiscv._zz_129_[1]
.sym 23198 $abc$38894$n4882
.sym 23200 VexRiscv._zz_170_[0]
.sym 23201 VexRiscv.decode_to_execute_RS2[12]
.sym 23203 VexRiscv.decode_to_execute_RS2[25]
.sym 23204 VexRiscv._zz_170_[1]
.sym 23206 VexRiscv._zz_170_[1]
.sym 23207 VexRiscv.decode_to_execute_RS2[12]
.sym 23208 VexRiscv._zz_129_[4]
.sym 23209 VexRiscv._zz_170_[0]
.sym 23212 VexRiscv.decode_to_execute_RS2[9]
.sym 23213 VexRiscv._zz_170_[0]
.sym 23214 VexRiscv._zz_129_[1]
.sym 23215 VexRiscv._zz_170_[1]
.sym 23249 VexRiscv._zz_170_[1]
.sym 23250 VexRiscv.decode_to_execute_RS2[25]
.sym 23251 $abc$38894$n4882
.sym 23252 $abc$38894$n7896_$glb_ce
.sym 23253 clk12_$glb_clk
.sym 23265 $abc$38894$n4610
.sym 23267 $abc$38894$n2409
.sym 23268 array_muxed0[11]
.sym 23269 VexRiscv._zz_129_[4]
.sym 23270 VexRiscv.decode_to_execute_RS2[18]
.sym 23271 slave_sel_r[1]
.sym 23273 basesoc_vexriscv_ibus_adr[10]
.sym 23275 array_muxed0[9]
.sym 23278 array_muxed0[11]
.sym 23279 $PACKER_VCC_NET
.sym 23282 VexRiscv._zz_129_[1]
.sym 23283 VexRiscv._zz_129_[1]
.sym 23286 VexRiscv.CsrPlugin_hadException
.sym 23288 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 23289 VexRiscv.decode_to_execute_RS2[25]
.sym 23290 VexRiscv.CsrPlugin_hadException
.sym 23310 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 23312 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 23314 VexRiscv.CsrPlugin_hadException
.sym 23325 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 23327 VexRiscv.decode_to_execute_RS2[31]
.sym 23336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 23360 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 23373 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 23374 VexRiscv.decode_to_execute_RS2[31]
.sym 23375 VexRiscv.CsrPlugin_hadException
.sym 23376 clk12_$glb_clk
.sym 23386 $abc$38894$n4202_1
.sym 23388 $abc$38894$n4236
.sym 23389 $abc$38894$n4202_1
.sym 23390 $abc$38894$n2360
.sym 23391 VexRiscv.lastStagePc[24]
.sym 23392 VexRiscv._zz_129_[0]
.sym 23394 $abc$38894$n4217_1
.sym 23395 $abc$38894$n4207_1
.sym 23396 $abc$38894$n3624_1
.sym 23397 spiflash_bus_dat_r[15]
.sym 23400 $abc$38894$n5580_1
.sym 23401 VexRiscv._zz_286_[0]
.sym 23403 basesoc_ctrl_reset_reset_r
.sym 23404 $abc$38894$n5242
.sym 23408 VexRiscv._zz_203_
.sym 23413 $abc$38894$n2493
.sym 23421 VexRiscv.decode_to_execute_RS2[26]
.sym 23423 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 23426 VexRiscv._zz_203_
.sym 23427 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 23430 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23431 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 23436 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23438 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 23441 VexRiscv._zz_197_
.sym 23443 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 23444 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 23446 VexRiscv.CsrPlugin_hadException
.sym 23449 VexRiscv.decode_to_execute_RS2[25]
.sym 23452 VexRiscv.decode_to_execute_RS2[26]
.sym 23454 VexRiscv._zz_197_
.sym 23460 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 23467 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 23471 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 23479 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 23482 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23483 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23484 VexRiscv._zz_203_
.sym 23485 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 23488 VexRiscv._zz_197_
.sym 23489 VexRiscv.decode_to_execute_RS2[25]
.sym 23496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 23498 VexRiscv.CsrPlugin_hadException
.sym 23499 clk12_$glb_clk
.sym 23510 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 23513 VexRiscv.decode_to_execute_RS2[28]
.sym 23514 VexRiscv._zz_170_[1]
.sym 23515 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 23516 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 23517 $abc$38894$n5606_1
.sym 23518 $abc$38894$n2493
.sym 23519 VexRiscv._zz_151_[17]
.sym 23520 $abc$38894$n3636_1
.sym 23521 $abc$38894$n3884
.sym 23522 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 23523 $abc$38894$n4186
.sym 23528 VexRiscv._zz_170_[1]
.sym 23529 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 23530 $abc$38894$n7
.sym 23531 VexRiscv.CsrPlugin_mepc[3]
.sym 23532 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 23533 VexRiscv._zz_129_[7]
.sym 23543 VexRiscv._zz_170_[0]
.sym 23544 VexRiscv._zz_170_[1]
.sym 23545 VexRiscv.CsrPlugin_mepc[14]
.sym 23546 VexRiscv._zz_151_[14]
.sym 23547 VexRiscv.decode_to_execute_RS2[20]
.sym 23549 VexRiscv._zz_197_
.sym 23550 VexRiscv._zz_200_[14]
.sym 23551 VexRiscv.CsrPlugin_mtval[14]
.sym 23553 $abc$38894$n2409
.sym 23554 VexRiscv.decode_to_execute_RS2[19]
.sym 23556 VexRiscv.decode_to_execute_RS2[18]
.sym 23561 $abc$38894$n4254_1
.sym 23562 $abc$38894$n3637_1
.sym 23563 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 23568 VexRiscv.decode_to_execute_RS2[23]
.sym 23569 $abc$38894$n4207_1
.sym 23570 $abc$38894$n4255_1
.sym 23573 $abc$38894$n4186
.sym 23576 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 23581 VexRiscv.decode_to_execute_RS2[18]
.sym 23583 VexRiscv._zz_197_
.sym 23588 VexRiscv._zz_197_
.sym 23590 VexRiscv.decode_to_execute_RS2[23]
.sym 23593 $abc$38894$n4255_1
.sym 23594 $abc$38894$n4207_1
.sym 23596 VexRiscv.CsrPlugin_mtval[14]
.sym 23599 $abc$38894$n4186
.sym 23600 VexRiscv._zz_200_[14]
.sym 23601 $abc$38894$n3637_1
.sym 23602 VexRiscv.CsrPlugin_mepc[14]
.sym 23605 VexRiscv._zz_170_[0]
.sym 23606 VexRiscv._zz_151_[14]
.sym 23607 $abc$38894$n4254_1
.sym 23608 VexRiscv._zz_170_[1]
.sym 23612 VexRiscv._zz_197_
.sym 23614 VexRiscv.decode_to_execute_RS2[19]
.sym 23617 VexRiscv.decode_to_execute_RS2[20]
.sym 23619 VexRiscv._zz_197_
.sym 23621 $abc$38894$n2409
.sym 23622 clk12_$glb_clk
.sym 23623 VexRiscv.reset_$glb_sr
.sym 23632 VexRiscv.decode_to_execute_RS2[11]
.sym 23634 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 23635 $abc$38894$n4239
.sym 23636 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 23637 VexRiscv._zz_170_[0]
.sym 23638 VexRiscv._zz_36_[9]
.sym 23640 VexRiscv._zz_129_[5]
.sym 23641 VexRiscv._zz_129_[6]
.sym 23642 VexRiscv.decode_to_execute_RS2[19]
.sym 23644 VexRiscv._zz_151_[9]
.sym 23645 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 23646 $abc$38894$n5582_1
.sym 23648 $abc$38894$n3637_1
.sym 23649 $abc$38894$n4209
.sym 23650 $abc$38894$n4218
.sym 23651 $abc$38894$n4254_1
.sym 23652 basesoc_dat_w[6]
.sym 23653 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 23655 $abc$38894$n4194
.sym 23656 VexRiscv._zz_129_[3]
.sym 23658 $abc$38894$n5646_1
.sym 23659 $abc$38894$n4200
.sym 23665 VexRiscv.decode_to_execute_RS2[11]
.sym 23669 VexRiscv.decode_to_execute_RS2[9]
.sym 23670 VexRiscv._zz_129_[4]
.sym 23672 VexRiscv.decode_to_execute_RS2[12]
.sym 23673 VexRiscv._zz_197_
.sym 23678 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 23682 VexRiscv._zz_129_[3]
.sym 23683 $abc$38894$n2493
.sym 23688 VexRiscv._zz_129_[2]
.sym 23693 VexRiscv._zz_129_[7]
.sym 23698 VexRiscv.decode_to_execute_RS2[9]
.sym 23701 VexRiscv._zz_197_
.sym 23707 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 23711 VexRiscv._zz_197_
.sym 23713 VexRiscv._zz_129_[4]
.sym 23716 VexRiscv._zz_129_[2]
.sym 23718 VexRiscv._zz_197_
.sym 23723 VexRiscv._zz_197_
.sym 23725 VexRiscv._zz_129_[3]
.sym 23728 VexRiscv._zz_197_
.sym 23730 VexRiscv.decode_to_execute_RS2[12]
.sym 23734 VexRiscv.decode_to_execute_RS2[11]
.sym 23737 VexRiscv._zz_197_
.sym 23740 VexRiscv._zz_129_[7]
.sym 23742 VexRiscv._zz_197_
.sym 23744 $abc$38894$n2493
.sym 23745 clk12_$glb_clk
.sym 23757 VexRiscv.lastStagePc[20]
.sym 23758 $abc$38894$n5651
.sym 23759 VexRiscv._zz_197_
.sym 23760 $abc$38894$n5585_1
.sym 23763 $abc$38894$n4272_1
.sym 23764 VexRiscv.decode_to_execute_RS2[22]
.sym 23765 $abc$38894$n4594
.sym 23766 VexRiscv._zz_129_[4]
.sym 23767 $abc$38894$n149
.sym 23768 VexRiscv._zz_151_[22]
.sym 23769 VexRiscv._zz_151_[14]
.sym 23770 $abc$38894$n5580_1
.sym 23772 $abc$38894$n4233
.sym 23773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 23774 VexRiscv._zz_129_[1]
.sym 23775 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 23778 $abc$38894$n4598
.sym 23779 $PACKER_VCC_NET
.sym 23780 VexRiscv._zz_151_[6]
.sym 23781 VexRiscv.CsrPlugin_mepc[18]
.sym 23782 VexRiscv._zz_335_
.sym 23789 $abc$38894$n4576
.sym 23791 $abc$38894$n4578
.sym 23792 $abc$38894$n4574
.sym 23795 $abc$38894$n4588
.sym 23798 $abc$38894$n4582
.sym 23800 $abc$38894$n4580
.sym 23803 $abc$38894$n4586
.sym 23809 VexRiscv._zz_197_
.sym 23817 $abc$38894$n4584
.sym 23820 $auto$alumacc.cc:474:replace_alu$3901.C[1]
.sym 23822 VexRiscv._zz_197_
.sym 23823 $abc$38894$n4574
.sym 23826 $auto$alumacc.cc:474:replace_alu$3901.C[2]
.sym 23829 $abc$38894$n4576
.sym 23830 $auto$alumacc.cc:474:replace_alu$3901.C[1]
.sym 23832 $auto$alumacc.cc:474:replace_alu$3901.C[3]
.sym 23834 $abc$38894$n4578
.sym 23836 $auto$alumacc.cc:474:replace_alu$3901.C[2]
.sym 23838 $auto$alumacc.cc:474:replace_alu$3901.C[4]
.sym 23841 $abc$38894$n4580
.sym 23842 $auto$alumacc.cc:474:replace_alu$3901.C[3]
.sym 23844 $auto$alumacc.cc:474:replace_alu$3901.C[5]
.sym 23846 $abc$38894$n4582
.sym 23848 $auto$alumacc.cc:474:replace_alu$3901.C[4]
.sym 23850 $auto$alumacc.cc:474:replace_alu$3901.C[6]
.sym 23852 $abc$38894$n4584
.sym 23854 $auto$alumacc.cc:474:replace_alu$3901.C[5]
.sym 23856 $auto$alumacc.cc:474:replace_alu$3901.C[7]
.sym 23859 $abc$38894$n4586
.sym 23860 $auto$alumacc.cc:474:replace_alu$3901.C[6]
.sym 23862 $auto$alumacc.cc:474:replace_alu$3901.C[8]
.sym 23865 $abc$38894$n4588
.sym 23866 $auto$alumacc.cc:474:replace_alu$3901.C[7]
.sym 23878 $abc$38894$n6331_1
.sym 23879 $abc$38894$n4281_1
.sym 23880 $abc$38894$n4281_1
.sym 23881 VexRiscv._zz_321_[24]
.sym 23882 VexRiscv._zz_49_[0]
.sym 23883 $abc$38894$n2490
.sym 23885 VexRiscv._zz_47_[1]
.sym 23887 VexRiscv._zz_41_[29]
.sym 23889 VexRiscv.decode_to_execute_RS2[23]
.sym 23891 VexRiscv._zz_151_[15]
.sym 23893 $abc$38894$n3849_1
.sym 23894 $abc$38894$n4227
.sym 23895 $abc$38894$n4197
.sym 23896 $abc$38894$n5242
.sym 23898 $abc$38894$n5585_1
.sym 23899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 23902 $abc$38894$n4215
.sym 23903 basesoc_ctrl_reset_reset_r
.sym 23904 VexRiscv.lastStagePc[27]
.sym 23905 $abc$38894$n4212
.sym 23906 $auto$alumacc.cc:474:replace_alu$3901.C[8]
.sym 23911 $abc$38894$n4602
.sym 23913 $abc$38894$n4600
.sym 23919 $abc$38894$n4592
.sym 23923 $abc$38894$n4596
.sym 23924 $abc$38894$n4590
.sym 23930 $abc$38894$n4604
.sym 23938 $abc$38894$n4598
.sym 23939 $abc$38894$n4594
.sym 23943 $auto$alumacc.cc:474:replace_alu$3901.C[9]
.sym 23946 $abc$38894$n4590
.sym 23947 $auto$alumacc.cc:474:replace_alu$3901.C[8]
.sym 23949 $auto$alumacc.cc:474:replace_alu$3901.C[10]
.sym 23952 $abc$38894$n4592
.sym 23953 $auto$alumacc.cc:474:replace_alu$3901.C[9]
.sym 23955 $auto$alumacc.cc:474:replace_alu$3901.C[11]
.sym 23957 $abc$38894$n4594
.sym 23959 $auto$alumacc.cc:474:replace_alu$3901.C[10]
.sym 23961 $auto$alumacc.cc:474:replace_alu$3901.C[12]
.sym 23964 $abc$38894$n4596
.sym 23965 $auto$alumacc.cc:474:replace_alu$3901.C[11]
.sym 23967 $auto$alumacc.cc:474:replace_alu$3901.C[13]
.sym 23970 $abc$38894$n4598
.sym 23971 $auto$alumacc.cc:474:replace_alu$3901.C[12]
.sym 23973 $auto$alumacc.cc:474:replace_alu$3901.C[14]
.sym 23975 $abc$38894$n4600
.sym 23977 $auto$alumacc.cc:474:replace_alu$3901.C[13]
.sym 23979 $auto$alumacc.cc:474:replace_alu$3901.C[15]
.sym 23982 $abc$38894$n4602
.sym 23983 $auto$alumacc.cc:474:replace_alu$3901.C[14]
.sym 23985 $auto$alumacc.cc:474:replace_alu$3901.C[16]
.sym 23988 $abc$38894$n4604
.sym 23989 $auto$alumacc.cc:474:replace_alu$3901.C[15]
.sym 24002 $abc$38894$n11
.sym 24003 $abc$38894$n11
.sym 24005 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 24006 VexRiscv._zz_170_[1]
.sym 24007 VexRiscv._zz_36_[10]
.sym 24008 $abc$38894$n3851_1
.sym 24010 VexRiscv._zz_47_[0]
.sym 24011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 24012 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 24014 VexRiscv._zz_41_[21]
.sym 24015 $abc$38894$n3851_1
.sym 24016 VexRiscv._zz_151_[8]
.sym 24017 VexRiscv._zz_49_[1]
.sym 24018 $abc$38894$n4221
.sym 24019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24021 $abc$38894$n4257
.sym 24022 $abc$38894$n7
.sym 24023 $abc$38894$n4260
.sym 24024 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 24025 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 24026 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24027 VexRiscv.CsrPlugin_mepc[3]
.sym 24029 $auto$alumacc.cc:474:replace_alu$3901.C[16]
.sym 24035 $abc$38894$n4618
.sym 24043 $abc$38894$n4606
.sym 24045 $abc$38894$n4614
.sym 24046 $abc$38894$n4620
.sym 24048 $abc$38894$n4616
.sym 24052 $abc$38894$n4610
.sym 24054 $abc$38894$n4612
.sym 24062 $abc$38894$n4608
.sym 24066 $auto$alumacc.cc:474:replace_alu$3901.C[17]
.sym 24069 $abc$38894$n4606
.sym 24070 $auto$alumacc.cc:474:replace_alu$3901.C[16]
.sym 24072 $auto$alumacc.cc:474:replace_alu$3901.C[18]
.sym 24075 $abc$38894$n4608
.sym 24076 $auto$alumacc.cc:474:replace_alu$3901.C[17]
.sym 24078 $auto$alumacc.cc:474:replace_alu$3901.C[19]
.sym 24081 $abc$38894$n4610
.sym 24082 $auto$alumacc.cc:474:replace_alu$3901.C[18]
.sym 24084 $auto$alumacc.cc:474:replace_alu$3901.C[20]
.sym 24086 $abc$38894$n4612
.sym 24088 $auto$alumacc.cc:474:replace_alu$3901.C[19]
.sym 24090 $auto$alumacc.cc:474:replace_alu$3901.C[21]
.sym 24093 $abc$38894$n4614
.sym 24094 $auto$alumacc.cc:474:replace_alu$3901.C[20]
.sym 24096 $auto$alumacc.cc:474:replace_alu$3901.C[22]
.sym 24099 $abc$38894$n4616
.sym 24100 $auto$alumacc.cc:474:replace_alu$3901.C[21]
.sym 24102 $auto$alumacc.cc:474:replace_alu$3901.C[23]
.sym 24104 $abc$38894$n4618
.sym 24106 $auto$alumacc.cc:474:replace_alu$3901.C[22]
.sym 24108 $auto$alumacc.cc:474:replace_alu$3901.C[24]
.sym 24111 $abc$38894$n4620
.sym 24112 $auto$alumacc.cc:474:replace_alu$3901.C[23]
.sym 24124 VexRiscv._zz_129_[2]
.sym 24125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 24126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 24128 VexRiscv._zz_151_[9]
.sym 24129 VexRiscv._zz_152_
.sym 24130 VexRiscv._zz_32_[1]
.sym 24131 $abc$38894$n6318_1
.sym 24132 VexRiscv._zz_36_[8]
.sym 24134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 24135 $abc$38894$n3441_1
.sym 24136 $abc$38894$n5580_1
.sym 24138 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 24139 VexRiscv._zz_36_[8]
.sym 24140 $abc$38894$n4200
.sym 24142 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24143 $abc$38894$n4194
.sym 24144 basesoc_dat_w[6]
.sym 24146 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24147 VexRiscv._zz_321_[22]
.sym 24148 $abc$38894$n3637_1
.sym 24149 $abc$38894$n4209
.sym 24150 $abc$38894$n4218
.sym 24151 basesoc_vexriscv_ibus_adr[28]
.sym 24152 $auto$alumacc.cc:474:replace_alu$3901.C[24]
.sym 24157 $abc$38894$n4634
.sym 24159 $abc$38894$n4632
.sym 24160 $abc$38894$n4628
.sym 24172 $abc$38894$n4622
.sym 24173 $abc$38894$n4624
.sym 24178 $abc$38894$n4630
.sym 24182 $abc$38894$n4636
.sym 24184 $abc$38894$n2466
.sym 24185 $abc$38894$n4626
.sym 24186 VexRiscv.execute_arbitration_isStuckByOthers
.sym 24189 $auto$alumacc.cc:474:replace_alu$3901.C[25]
.sym 24192 $abc$38894$n4622
.sym 24193 $auto$alumacc.cc:474:replace_alu$3901.C[24]
.sym 24195 $auto$alumacc.cc:474:replace_alu$3901.C[26]
.sym 24197 $abc$38894$n4624
.sym 24199 $auto$alumacc.cc:474:replace_alu$3901.C[25]
.sym 24201 $auto$alumacc.cc:474:replace_alu$3901.C[27]
.sym 24203 $abc$38894$n4626
.sym 24205 $auto$alumacc.cc:474:replace_alu$3901.C[26]
.sym 24207 $auto$alumacc.cc:474:replace_alu$3901.C[28]
.sym 24210 $abc$38894$n4628
.sym 24211 $auto$alumacc.cc:474:replace_alu$3901.C[27]
.sym 24213 $auto$alumacc.cc:474:replace_alu$3901.C[29]
.sym 24215 $abc$38894$n4630
.sym 24217 $auto$alumacc.cc:474:replace_alu$3901.C[28]
.sym 24219 $auto$alumacc.cc:474:replace_alu$3901.C[30]
.sym 24221 $abc$38894$n4632
.sym 24223 $auto$alumacc.cc:474:replace_alu$3901.C[29]
.sym 24225 $auto$alumacc.cc:474:replace_alu$3901.C[31]
.sym 24228 $abc$38894$n4634
.sym 24229 $auto$alumacc.cc:474:replace_alu$3901.C[30]
.sym 24233 $abc$38894$n4636
.sym 24235 $auto$alumacc.cc:474:replace_alu$3901.C[31]
.sym 24236 $abc$38894$n2466
.sym 24237 clk12_$glb_clk
.sym 24238 VexRiscv.execute_arbitration_isStuckByOthers
.sym 24247 VexRiscv._zz_199_[11]
.sym 24248 $abc$38894$n5927_1
.sym 24249 count[2]
.sym 24250 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 24251 $abc$38894$n5928_1
.sym 24252 $abc$38894$n3964
.sym 24253 $abc$38894$n13
.sym 24255 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 24256 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 24257 $abc$38894$n5585_1
.sym 24258 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 24259 VexRiscv._zz_151_[28]
.sym 24262 slave_sel_r[1]
.sym 24263 VexRiscv._zz_335_
.sym 24264 $abc$38894$n4233
.sym 24265 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 24266 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 24267 $PACKER_VCC_NET
.sym 24268 VexRiscv._zz_36_[27]
.sym 24269 VexRiscv._zz_321_[12]
.sym 24270 $abc$38894$n149
.sym 24271 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 24272 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 24273 VexRiscv.CsrPlugin_mepc[18]
.sym 24274 VexRiscv._zz_203_
.sym 24280 $abc$38894$n4263
.sym 24282 $abc$38894$n4269
.sym 24287 VexRiscv._zz_321_[12]
.sym 24288 $abc$38894$n4221
.sym 24289 $abc$38894$n4266
.sym 24290 VexRiscv._zz_321_[27]
.sym 24291 $abc$38894$n4224
.sym 24292 VexRiscv._zz_321_[26]
.sym 24293 $abc$38894$n4257
.sym 24294 VexRiscv._zz_321_[25]
.sym 24295 $abc$38894$n4260
.sym 24298 $abc$38894$n2466
.sym 24303 VexRiscv._zz_321_[10]
.sym 24304 VexRiscv._zz_321_[24]
.sym 24306 VexRiscv._zz_321_[23]
.sym 24307 VexRiscv._zz_321_[11]
.sym 24310 $abc$38894$n4218
.sym 24311 $abc$38894$n149
.sym 24313 $abc$38894$n4263
.sym 24315 $abc$38894$n149
.sym 24316 VexRiscv._zz_321_[25]
.sym 24320 $abc$38894$n4257
.sym 24321 VexRiscv._zz_321_[23]
.sym 24322 $abc$38894$n149
.sym 24325 $abc$38894$n4260
.sym 24327 $abc$38894$n149
.sym 24328 VexRiscv._zz_321_[24]
.sym 24332 $abc$38894$n4224
.sym 24333 VexRiscv._zz_321_[12]
.sym 24334 $abc$38894$n149
.sym 24337 $abc$38894$n149
.sym 24339 $abc$38894$n4269
.sym 24340 VexRiscv._zz_321_[27]
.sym 24343 $abc$38894$n4218
.sym 24345 VexRiscv._zz_321_[10]
.sym 24346 $abc$38894$n149
.sym 24349 $abc$38894$n4266
.sym 24351 $abc$38894$n149
.sym 24352 VexRiscv._zz_321_[26]
.sym 24356 $abc$38894$n149
.sym 24357 $abc$38894$n4221
.sym 24358 VexRiscv._zz_321_[11]
.sym 24359 $abc$38894$n2466
.sym 24360 clk12_$glb_clk
.sym 24373 $abc$38894$n6494_1
.sym 24375 grant
.sym 24376 VexRiscv._zz_288_[8]
.sym 24377 VexRiscv._zz_199_[29]
.sym 24378 VexRiscv.execute_LightShifterPlugin_isActive
.sym 24379 $abc$38894$n151
.sym 24381 VexRiscv._zz_47_[1]
.sym 24382 VexRiscv._zz_49_[0]
.sym 24384 VexRiscv._zz_321_[26]
.sym 24385 $abc$38894$n6477_1
.sym 24386 $abc$38894$n4227
.sym 24387 VexRiscv._zz_321_[30]
.sym 24388 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 24389 VexRiscv.lastStagePc[27]
.sym 24390 $abc$38894$n6473_1
.sym 24391 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24392 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24393 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 24394 sys_rst
.sym 24395 VexRiscv._zz_321_[25]
.sym 24396 $abc$38894$n5242
.sym 24397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24405 $abc$38894$n3636_1
.sym 24407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 24408 $abc$38894$n6473_1
.sym 24412 $abc$38894$n3646_1
.sym 24413 $abc$38894$n6475_1
.sym 24415 $abc$38894$n4293_1
.sym 24417 $abc$38894$n5580_1
.sym 24418 $abc$38894$n5913_1
.sym 24420 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 24426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 24431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 24434 $abc$38894$n6476_1
.sym 24436 $abc$38894$n6476_1
.sym 24437 $abc$38894$n4293_1
.sym 24438 $abc$38894$n3636_1
.sym 24439 $abc$38894$n6473_1
.sym 24442 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 24449 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 24456 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 24462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 24468 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 24478 $abc$38894$n6475_1
.sym 24479 $abc$38894$n3646_1
.sym 24480 $abc$38894$n5580_1
.sym 24481 $abc$38894$n5913_1
.sym 24482 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 24483 clk12_$glb_clk
.sym 24494 $abc$38894$n2490
.sym 24495 count[4]
.sym 24496 $abc$38894$n4429
.sym 24497 VexRiscv._zz_321_[17]
.sym 24498 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 24499 $abc$38894$n6475_1
.sym 24500 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 24501 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 24502 $abc$38894$n2466
.sym 24503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 24504 VexRiscv.decode_to_execute_RS2[27]
.sym 24505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 24506 VexRiscv._zz_32_[1]
.sym 24507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 24508 $abc$38894$n2493
.sym 24509 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24510 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 24511 VexRiscv.CsrPlugin_mepc[3]
.sym 24512 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 24513 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24514 $abc$38894$n7
.sym 24515 VexRiscv._zz_321_[16]
.sym 24516 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 24517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 24518 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 24519 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24526 VexRiscv._zz_321_[14]
.sym 24527 $abc$38894$n4281
.sym 24528 $abc$38894$n2466
.sym 24529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 24530 VexRiscv._zz_321_[15]
.sym 24534 $abc$38894$n4233
.sym 24535 $abc$38894$n7474
.sym 24537 VexRiscv._zz_321_[31]
.sym 24540 $abc$38894$n149
.sym 24542 $abc$38894$n4239
.sym 24543 $abc$38894$n4230
.sym 24545 VexRiscv._zz_321_[13]
.sym 24546 $abc$38894$n4227
.sym 24547 VexRiscv._zz_321_[17]
.sym 24551 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24553 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 24554 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24555 $abc$38894$n4236
.sym 24557 VexRiscv._zz_321_[16]
.sym 24559 VexRiscv._zz_321_[15]
.sym 24560 $abc$38894$n149
.sym 24562 $abc$38894$n4233
.sym 24568 $abc$38894$n7474
.sym 24571 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24572 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 24574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 24577 $abc$38894$n4230
.sym 24578 VexRiscv._zz_321_[14]
.sym 24579 $abc$38894$n149
.sym 24583 VexRiscv._zz_321_[16]
.sym 24585 $abc$38894$n4236
.sym 24586 $abc$38894$n149
.sym 24589 VexRiscv._zz_321_[13]
.sym 24591 $abc$38894$n149
.sym 24592 $abc$38894$n4227
.sym 24596 $abc$38894$n4281
.sym 24597 VexRiscv._zz_321_[31]
.sym 24598 $abc$38894$n149
.sym 24601 $abc$38894$n149
.sym 24603 VexRiscv._zz_321_[17]
.sym 24604 $abc$38894$n4239
.sym 24605 $abc$38894$n2466
.sym 24606 clk12_$glb_clk
.sym 24609 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24610 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24611 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 24612 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24613 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24614 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24615 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24616 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 24619 VexRiscv.CsrPlugin_mepc[23]
.sym 24621 $abc$38894$n7496
.sym 24622 VexRiscv._zz_321_[12]
.sym 24623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 24624 $abc$38894$n2466
.sym 24626 $abc$38894$n90
.sym 24627 VexRiscv._zz_151_[9]
.sym 24628 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 24629 slave_sel[1]
.sym 24630 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 24631 $abc$38894$n6147_1
.sym 24632 basesoc_vexriscv_ibus_adr[28]
.sym 24633 $abc$38894$n3637_1
.sym 24634 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 24635 $abc$38894$n5645
.sym 24636 basesoc_dat_w[6]
.sym 24637 basesoc_vexriscv_ibus_adr[20]
.sym 24638 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 24639 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24640 basesoc_vexriscv_ibus_adr[3]
.sym 24641 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 24642 $abc$38894$n7474
.sym 24643 basesoc_vexriscv_ibus_adr[14]
.sym 24652 VexRiscv._zz_321_[13]
.sym 24653 basesoc_vexriscv_ibus_adr[5]
.sym 24655 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24659 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 24660 $abc$38894$n5
.sym 24663 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24666 basesoc_vexriscv_ibus_adr[7]
.sym 24668 $abc$38894$n5242
.sym 24670 $abc$38894$n11
.sym 24673 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24674 $abc$38894$n7
.sym 24675 basesoc_vexriscv_ibus_adr[6]
.sym 24676 $abc$38894$n2169
.sym 24684 $abc$38894$n5
.sym 24688 $abc$38894$n5242
.sym 24689 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24697 $abc$38894$n11
.sym 24700 basesoc_vexriscv_ibus_adr[6]
.sym 24701 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24702 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24707 VexRiscv._zz_321_[13]
.sym 24712 basesoc_vexriscv_ibus_adr[7]
.sym 24713 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24714 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24718 $abc$38894$n7
.sym 24724 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 24725 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24727 basesoc_vexriscv_ibus_adr[5]
.sym 24728 $abc$38894$n2169
.sym 24729 clk12_$glb_clk
.sym 24731 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 24732 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 24733 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24734 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24735 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 24736 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 24737 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 24738 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 24739 $abc$38894$n7488
.sym 24741 $abc$38894$n5637
.sym 24743 $abc$38894$n94
.sym 24744 basesoc_vexriscv_ibus_adr[26]
.sym 24745 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 24748 $abc$38894$n3924_1
.sym 24749 $abc$38894$n100
.sym 24750 VexRiscv._zz_321_[14]
.sym 24752 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 24753 $abc$38894$n3364_1
.sym 24754 $abc$38894$n4260_1
.sym 24755 $PACKER_VCC_NET
.sym 24756 basesoc_vexriscv_ibus_adr[16]
.sym 24757 $abc$38894$n149
.sym 24758 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 24759 $PACKER_VCC_NET
.sym 24760 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 24761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 24762 VexRiscv._zz_203_
.sym 24763 VexRiscv._zz_335_
.sym 24764 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 24765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 24766 basesoc_vexriscv_ibus_adr[29]
.sym 24773 $PACKER_VCC_NET
.sym 24776 count[6]
.sym 24777 $PACKER_VCC_NET
.sym 24785 $PACKER_VCC_NET
.sym 24788 count[1]
.sym 24790 count[4]
.sym 24792 count[3]
.sym 24793 count[7]
.sym 24799 count[5]
.sym 24801 count[0]
.sym 24802 count[2]
.sym 24804 $nextpnr_ICESTORM_LC_7$O
.sym 24807 count[0]
.sym 24810 $auto$alumacc.cc:474:replace_alu$3868.C[2]
.sym 24812 count[1]
.sym 24813 $PACKER_VCC_NET
.sym 24816 $auto$alumacc.cc:474:replace_alu$3868.C[3]
.sym 24818 count[2]
.sym 24819 $PACKER_VCC_NET
.sym 24820 $auto$alumacc.cc:474:replace_alu$3868.C[2]
.sym 24822 $auto$alumacc.cc:474:replace_alu$3868.C[4]
.sym 24824 count[3]
.sym 24825 $PACKER_VCC_NET
.sym 24826 $auto$alumacc.cc:474:replace_alu$3868.C[3]
.sym 24828 $auto$alumacc.cc:474:replace_alu$3868.C[5]
.sym 24830 $PACKER_VCC_NET
.sym 24831 count[4]
.sym 24832 $auto$alumacc.cc:474:replace_alu$3868.C[4]
.sym 24834 $auto$alumacc.cc:474:replace_alu$3868.C[6]
.sym 24836 count[5]
.sym 24837 $PACKER_VCC_NET
.sym 24838 $auto$alumacc.cc:474:replace_alu$3868.C[5]
.sym 24840 $auto$alumacc.cc:474:replace_alu$3868.C[7]
.sym 24842 $PACKER_VCC_NET
.sym 24843 count[6]
.sym 24844 $auto$alumacc.cc:474:replace_alu$3868.C[6]
.sym 24846 $auto$alumacc.cc:474:replace_alu$3868.C[8]
.sym 24848 $PACKER_VCC_NET
.sym 24849 count[7]
.sym 24850 $auto$alumacc.cc:474:replace_alu$3868.C[7]
.sym 24854 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 24855 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 24856 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24857 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 24858 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24859 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 24860 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 24861 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 24863 $abc$38894$n4503
.sym 24866 csrbankarray_csrbank2_bitbang0_w[3]
.sym 24867 VexRiscv.decode_to_execute_RS2[24]
.sym 24869 basesoc_vexriscv_ibus_adr[17]
.sym 24870 basesoc_uart_tx_fifo_do_read
.sym 24871 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24872 $abc$38894$n5635
.sym 24873 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 24874 $abc$38894$n2256
.sym 24875 basesoc_vexriscv_ibus_adr[18]
.sym 24876 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 24877 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24878 count[3]
.sym 24879 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24880 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 24881 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 24882 VexRiscv.lastStagePc[27]
.sym 24883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 24884 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 24885 $abc$38894$n5665
.sym 24886 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 24887 VexRiscv._zz_321_[30]
.sym 24888 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 24889 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 24890 $auto$alumacc.cc:474:replace_alu$3868.C[8]
.sym 24897 count[13]
.sym 24899 count[12]
.sym 24901 count[15]
.sym 24902 $PACKER_VCC_NET
.sym 24903 count[11]
.sym 24905 count[8]
.sym 24907 count[9]
.sym 24910 $PACKER_VCC_NET
.sym 24911 count[14]
.sym 24912 count[10]
.sym 24927 $auto$alumacc.cc:474:replace_alu$3868.C[9]
.sym 24929 count[8]
.sym 24930 $PACKER_VCC_NET
.sym 24931 $auto$alumacc.cc:474:replace_alu$3868.C[8]
.sym 24933 $auto$alumacc.cc:474:replace_alu$3868.C[10]
.sym 24935 $PACKER_VCC_NET
.sym 24936 count[9]
.sym 24937 $auto$alumacc.cc:474:replace_alu$3868.C[9]
.sym 24939 $auto$alumacc.cc:474:replace_alu$3868.C[11]
.sym 24941 count[10]
.sym 24942 $PACKER_VCC_NET
.sym 24943 $auto$alumacc.cc:474:replace_alu$3868.C[10]
.sym 24945 $auto$alumacc.cc:474:replace_alu$3868.C[12]
.sym 24947 $PACKER_VCC_NET
.sym 24948 count[11]
.sym 24949 $auto$alumacc.cc:474:replace_alu$3868.C[11]
.sym 24951 $auto$alumacc.cc:474:replace_alu$3868.C[13]
.sym 24953 $PACKER_VCC_NET
.sym 24954 count[12]
.sym 24955 $auto$alumacc.cc:474:replace_alu$3868.C[12]
.sym 24957 $auto$alumacc.cc:474:replace_alu$3868.C[14]
.sym 24959 count[13]
.sym 24960 $PACKER_VCC_NET
.sym 24961 $auto$alumacc.cc:474:replace_alu$3868.C[13]
.sym 24963 $auto$alumacc.cc:474:replace_alu$3868.C[15]
.sym 24965 $PACKER_VCC_NET
.sym 24966 count[14]
.sym 24967 $auto$alumacc.cc:474:replace_alu$3868.C[14]
.sym 24969 $auto$alumacc.cc:474:replace_alu$3868.C[16]
.sym 24971 count[15]
.sym 24972 $PACKER_VCC_NET
.sym 24973 $auto$alumacc.cc:474:replace_alu$3868.C[15]
.sym 24978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 24980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 24982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 24984 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 24985 $abc$38894$n5678
.sym 24986 spiflash_counter[2]
.sym 24987 spiflash_counter[2]
.sym 24988 $abc$38894$n5678
.sym 24989 $abc$38894$n5647
.sym 24990 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 24991 count[13]
.sym 24992 $abc$38894$n4052
.sym 24993 count[8]
.sym 24994 basesoc_vexriscv_ibus_adr[9]
.sym 24995 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 24996 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 24997 $abc$38894$n5653
.sym 24998 basesoc_uart_phy_storage[30]
.sym 24999 count[11]
.sym 25000 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 25001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 25002 VexRiscv.CsrPlugin_mepc[3]
.sym 25003 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25004 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 25005 $abc$38894$n5639
.sym 25006 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 25007 basesoc_vexriscv_ibus_adr[8]
.sym 25008 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25009 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 25010 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 25011 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25012 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 25013 $auto$alumacc.cc:474:replace_alu$3868.C[16]
.sym 25019 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25022 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 25023 count[17]
.sym 25024 $abc$38894$n118
.sym 25027 $PACKER_VCC_NET
.sym 25030 count[1]
.sym 25031 $abc$38894$n3364_1
.sym 25035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 25036 $abc$38894$n2382
.sym 25037 $abc$38894$n114
.sym 25039 count[19]
.sym 25041 count[18]
.sym 25042 count[16]
.sym 25043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 25050 $auto$alumacc.cc:474:replace_alu$3868.C[17]
.sym 25052 count[16]
.sym 25053 $PACKER_VCC_NET
.sym 25054 $auto$alumacc.cc:474:replace_alu$3868.C[16]
.sym 25056 $auto$alumacc.cc:474:replace_alu$3868.C[18]
.sym 25058 $PACKER_VCC_NET
.sym 25059 count[17]
.sym 25060 $auto$alumacc.cc:474:replace_alu$3868.C[17]
.sym 25062 $auto$alumacc.cc:474:replace_alu$3868.C[19]
.sym 25064 count[18]
.sym 25065 $PACKER_VCC_NET
.sym 25066 $auto$alumacc.cc:474:replace_alu$3868.C[18]
.sym 25069 count[19]
.sym 25070 $PACKER_VCC_NET
.sym 25072 $auto$alumacc.cc:474:replace_alu$3868.C[19]
.sym 25076 count[1]
.sym 25077 $abc$38894$n3364_1
.sym 25081 $abc$38894$n114
.sym 25087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 25088 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 25089 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 25090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 25094 $abc$38894$n118
.sym 25097 $abc$38894$n2382
.sym 25098 clk12_$glb_clk
.sym 25099 sys_rst_$glb_sr
.sym 25101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 25103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 25107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 25108 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 25109 multiregimpl1_regs0[0]
.sym 25110 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 25112 $abc$38894$n3372
.sym 25113 $abc$38894$n102
.sym 25114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 25115 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 25116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 25117 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 25118 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 25119 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 25120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25122 VexRiscv.CsrPlugin_mepc[19]
.sym 25124 $abc$38894$n5686
.sym 25125 basesoc_vexriscv_ibus_adr[3]
.sym 25126 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25127 $abc$38894$n151
.sym 25128 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 25131 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25133 $abc$38894$n3637_1
.sym 25134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 25135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 25142 basesoc_uart_phy_rx_busy
.sym 25143 $abc$38894$n5938
.sym 25144 count[2]
.sym 25147 $abc$38894$n6342_1
.sym 25149 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 25150 cas_leds[0]
.sym 25151 $abc$38894$n3951
.sym 25152 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25153 count[1]
.sym 25154 count[4]
.sym 25155 $abc$38894$n3604_1
.sym 25156 count[3]
.sym 25157 VexRiscv._zz_321_[30]
.sym 25158 $abc$38894$n6343_1
.sym 25159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25160 VexRiscv._zz_321_[24]
.sym 25162 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 25163 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25168 $abc$38894$n6494_1
.sym 25169 basesoc_adr[0]
.sym 25170 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 25171 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25172 cas_switches_status[0]
.sym 25175 VexRiscv._zz_321_[24]
.sym 25180 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25181 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25182 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25183 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 25186 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 25187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 25188 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25189 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 25192 $abc$38894$n3951
.sym 25193 $abc$38894$n6342_1
.sym 25194 $abc$38894$n6343_1
.sym 25195 $abc$38894$n6494_1
.sym 25198 VexRiscv._zz_321_[30]
.sym 25204 count[2]
.sym 25205 count[3]
.sym 25206 count[1]
.sym 25207 count[4]
.sym 25210 cas_switches_status[0]
.sym 25211 basesoc_adr[0]
.sym 25212 cas_leds[0]
.sym 25213 $abc$38894$n3604_1
.sym 25216 basesoc_uart_phy_rx_busy
.sym 25217 $abc$38894$n5938
.sym 25221 clk12_$glb_clk
.sym 25222 sys_rst_$glb_sr
.sym 25224 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 25226 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 25228 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 25230 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 25231 $abc$38894$n5651
.sym 25233 VexRiscv.lastStagePc[20]
.sym 25234 $abc$38894$n4447
.sym 25235 count[0]
.sym 25236 basesoc_uart_phy_rx_busy
.sym 25237 $abc$38894$n149
.sym 25238 $abc$38894$n3964
.sym 25239 $abc$38894$n5938
.sym 25240 sys_rst
.sym 25241 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25242 $abc$38894$n3964
.sym 25243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25244 $abc$38894$n3428_1
.sym 25245 count[10]
.sym 25246 basesoc_vexriscv_ibus_adr[5]
.sym 25247 basesoc_vexriscv_ibus_adr[5]
.sym 25248 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25249 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25250 basesoc_vexriscv_ibus_adr[4]
.sym 25251 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 25252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25253 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25254 VexRiscv._zz_203_
.sym 25255 VexRiscv._zz_335_
.sym 25256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25257 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 25258 basesoc_vexriscv_ibus_adr[29]
.sym 25266 $abc$38894$n6521_1
.sym 25267 $abc$38894$n6522
.sym 25268 $abc$38894$n6520
.sym 25269 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25270 $abc$38894$n6340_1
.sym 25272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25273 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25274 $abc$38894$n5635
.sym 25275 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25276 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 25277 $abc$38894$n5639
.sym 25278 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25279 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25281 $abc$38894$n6493_1
.sym 25282 $PACKER_VCC_NET
.sym 25283 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25284 $abc$38894$n6339_1
.sym 25285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 25286 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25287 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25289 $abc$38894$n3364_1
.sym 25291 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25292 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 25294 $abc$38894$n5637
.sym 25295 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25297 $abc$38894$n6521_1
.sym 25298 $abc$38894$n6522
.sym 25299 $abc$38894$n6520
.sym 25300 $abc$38894$n6493_1
.sym 25303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25304 $abc$38894$n6340_1
.sym 25305 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 25306 $abc$38894$n6339_1
.sym 25309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25310 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 25311 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 25312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 25317 $abc$38894$n5635
.sym 25318 $abc$38894$n3364_1
.sym 25321 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 25323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25324 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 25328 $abc$38894$n3364_1
.sym 25330 $abc$38894$n5639
.sym 25333 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 25335 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 25336 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25339 $abc$38894$n5637
.sym 25342 $abc$38894$n3364_1
.sym 25343 $PACKER_VCC_NET
.sym 25344 clk12_$glb_clk
.sym 25345 sys_rst_$glb_sr
.sym 25347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 25349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 25351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 25353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 25354 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 25355 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 25356 $abc$38894$n4281_1
.sym 25357 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 25358 spiflash_counter[6]
.sym 25359 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 25360 $abc$38894$n3428_1
.sym 25362 $abc$38894$n151
.sym 25363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 25364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 25365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25366 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 25367 csrbankarray_csrbank2_bitbang0_w[3]
.sym 25368 $abc$38894$n6498_1
.sym 25369 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 25370 $abc$38894$n4016_1
.sym 25371 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 25372 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 25373 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 25374 VexRiscv.lastStagePc[27]
.sym 25375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 25376 $abc$38894$n149
.sym 25377 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 25379 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 25380 VexRiscv._zz_122_
.sym 25381 count[3]
.sym 25387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 25388 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 25389 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 25397 $abc$38894$n151
.sym 25399 VexRiscv._zz_200_[23]
.sym 25400 $abc$38894$n4186
.sym 25401 $abc$38894$n4282_1
.sym 25402 $abc$38894$n3428_1
.sym 25403 $abc$38894$n3637_1
.sym 25404 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 25405 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 25406 VexRiscv.CsrPlugin_mepc[23]
.sym 25407 VexRiscv._zz_192_
.sym 25409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 25412 VexRiscv.CsrPlugin_mtval[23]
.sym 25414 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 25415 VexRiscv._zz_192_
.sym 25416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25417 $abc$38894$n4207_1
.sym 25422 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 25426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 25427 $abc$38894$n3428_1
.sym 25428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 25432 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 25433 VexRiscv._zz_192_
.sym 25434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 25435 $abc$38894$n151
.sym 25438 $abc$38894$n4207_1
.sym 25440 $abc$38894$n4282_1
.sym 25441 VexRiscv.CsrPlugin_mtval[23]
.sym 25444 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 25445 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 25446 VexRiscv._zz_192_
.sym 25447 $abc$38894$n151
.sym 25453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 25456 $abc$38894$n3637_1
.sym 25457 VexRiscv._zz_200_[23]
.sym 25458 $abc$38894$n4186
.sym 25459 VexRiscv.CsrPlugin_mepc[23]
.sym 25463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 25466 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 25467 clk12_$glb_clk
.sym 25470 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 25472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 25474 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 25476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 25481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 25483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 25484 basesoc_vexriscv_ibus_adr[7]
.sym 25485 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 25486 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 25487 VexRiscv._zz_200_[23]
.sym 25488 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 25489 $abc$38894$n2479
.sym 25490 $abc$38894$n3974_1
.sym 25491 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 25492 VexRiscv.execute_arbitration_isStuckByOthers
.sym 25493 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 25494 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 25495 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25497 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 25498 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 25499 basesoc_vexriscv_ibus_adr[8]
.sym 25500 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 25501 VexRiscv.CsrPlugin_mepc[3]
.sym 25502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 25504 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 25510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 25517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 25519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 25521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 25529 VexRiscv.CsrPlugin_mepc[8]
.sym 25531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 25532 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 25537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25539 $abc$38894$n3961
.sym 25540 $abc$38894$n3964
.sym 25543 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 25544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25551 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 25561 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 25567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 25568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 25569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 25570 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 25573 $abc$38894$n3964
.sym 25574 $abc$38894$n3961
.sym 25575 VexRiscv.CsrPlugin_mepc[8]
.sym 25576 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 25581 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25585 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 25589 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 25590 clk12_$glb_clk
.sym 25593 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 25595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 25597 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 25599 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 25605 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 25606 $abc$38894$n2373
.sym 25608 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 25609 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 25610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 25611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 25613 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 25614 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 25615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25616 $abc$38894$n5686
.sym 25617 basesoc_vexriscv_ibus_adr[3]
.sym 25618 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 25619 $abc$38894$n3961
.sym 25620 $abc$38894$n151
.sym 25621 $abc$38894$n3685
.sym 25622 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 25623 $abc$38894$n3988
.sym 25624 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 25625 $abc$38894$n3961
.sym 25626 $abc$38894$n3964
.sym 25627 basesoc_vexriscv_ibus_adr[3]
.sym 25633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25637 $abc$38894$n2490
.sym 25640 VexRiscv.CsrPlugin_mepc[27]
.sym 25641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 25644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 25646 VexRiscv.lastStagePc[27]
.sym 25655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25658 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 25662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 25668 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 25674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 25678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 25687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 25690 $abc$38894$n2490
.sym 25691 VexRiscv.CsrPlugin_mepc[27]
.sym 25692 VexRiscv.lastStagePc[27]
.sym 25698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 25702 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 25712 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 25713 clk12_$glb_clk
.sym 25716 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 25718 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 25720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 25722 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 25723 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 25727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 25728 basesoc_vexriscv_ibus_adr[7]
.sym 25729 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 25730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 25732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 25733 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 25734 $abc$38894$n4020
.sym 25735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 25736 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 25737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 25738 $abc$38894$n3964
.sym 25740 basesoc_vexriscv_ibus_adr[5]
.sym 25741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 25742 basesoc_vexriscv_ibus_adr[29]
.sym 25743 basesoc_vexriscv_ibus_adr[5]
.sym 25744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 25745 $abc$38894$n4420
.sym 25746 VexRiscv._zz_203_
.sym 25747 VexRiscv._zz_335_
.sym 25748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 25749 VexRiscv.CsrPlugin_mepc[3]
.sym 25750 cas_g_n
.sym 25756 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 25757 $abc$38894$n2490
.sym 25762 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 25763 $abc$38894$n3964
.sym 25765 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 25767 $abc$38894$n2493
.sym 25771 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 25775 VexRiscv.CsrPlugin_mepc[8]
.sym 25776 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 25778 VexRiscv.lastStagePc[8]
.sym 25779 $abc$38894$n3961
.sym 25781 VexRiscv.CsrPlugin_mepc[23]
.sym 25783 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 25784 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 25785 VexRiscv.CsrPlugin_mepc[26]
.sym 25791 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 25798 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 25801 VexRiscv.CsrPlugin_mepc[26]
.sym 25802 $abc$38894$n3961
.sym 25803 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 25804 $abc$38894$n3964
.sym 25807 $abc$38894$n3961
.sym 25808 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 25809 $abc$38894$n3964
.sym 25810 VexRiscv.CsrPlugin_mepc[23]
.sym 25813 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 25820 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 25825 VexRiscv.lastStagePc[8]
.sym 25826 $abc$38894$n2490
.sym 25828 VexRiscv.CsrPlugin_mepc[8]
.sym 25833 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 25835 $abc$38894$n2493
.sym 25836 clk12_$glb_clk
.sym 25839 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 25841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 25843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 25845 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 25850 $abc$38894$n2479
.sym 25851 $abc$38894$n2490
.sym 25852 spiflash_counter[2]
.sym 25853 VexRiscv._zz_190_
.sym 25854 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 25855 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 25856 $abc$38894$n4060_1
.sym 25857 $abc$38894$n151
.sym 25858 $abc$38894$n4048
.sym 25859 $abc$38894$n3964
.sym 25861 $abc$38894$n9
.sym 25862 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 25865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 25867 VexRiscv.CsrPlugin_mepc[23]
.sym 25868 $abc$38894$n149
.sym 25869 basesoc_vexriscv_ibus_adr[4]
.sym 25870 $abc$38894$n151
.sym 25872 $abc$38894$n3702_1
.sym 25880 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25881 $abc$38894$n2479
.sym 25883 $abc$38894$n4418_1
.sym 25888 $abc$38894$n3702_1
.sym 25889 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 25891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 25892 $abc$38894$n151
.sym 25893 $abc$38894$n4428
.sym 25894 $abc$38894$n4486
.sym 25895 $abc$38894$n151
.sym 25896 $abc$38894$n151
.sym 25897 $abc$38894$n4446
.sym 25900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 25901 VexRiscv._zz_190_
.sym 25902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 25903 $abc$38894$n4429
.sym 25905 $abc$38894$n4420
.sym 25907 $abc$38894$n4447
.sym 25908 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 25909 $abc$38894$n4485
.sym 25913 $abc$38894$n4447
.sym 25914 $abc$38894$n4446
.sym 25920 $abc$38894$n151
.sym 25921 VexRiscv._zz_190_
.sym 25924 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 25925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25926 VexRiscv._zz_190_
.sym 25927 $abc$38894$n151
.sym 25931 $abc$38894$n4486
.sym 25932 $abc$38894$n4485
.sym 25936 $abc$38894$n3702_1
.sym 25938 $abc$38894$n4418_1
.sym 25939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 25942 $abc$38894$n4420
.sym 25943 $abc$38894$n151
.sym 25944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 25945 VexRiscv._zz_190_
.sym 25948 $abc$38894$n151
.sym 25949 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 25950 VexRiscv._zz_190_
.sym 25951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 25954 $abc$38894$n4428
.sym 25956 $abc$38894$n4429
.sym 25958 $abc$38894$n2479
.sym 25959 clk12_$glb_clk
.sym 25973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 25975 VexRiscv.CsrPlugin_hadException
.sym 25977 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 25978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 25979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 25982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 25983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 25984 $abc$38894$n3681
.sym 25985 VexRiscv.lastStagePc[26]
.sym 25987 VexRiscv.CsrPlugin_mepc[3]
.sym 25989 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 26006 $abc$38894$n4359_1
.sym 26009 $abc$38894$n4353_1
.sym 26011 $abc$38894$n2490
.sym 26016 VexRiscv.lastStagePc[3]
.sym 26017 $abc$38894$n4353_1
.sym 26018 VexRiscv.CsrPlugin_mepc[23]
.sym 26019 VexRiscv._zz_335_
.sym 26023 VexRiscv.lastStagePc[23]
.sym 26030 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 26031 VexRiscv.CsrPlugin_mepc[3]
.sym 26032 $abc$38894$n4399
.sym 26036 $abc$38894$n4399
.sym 26037 $abc$38894$n4353_1
.sym 26038 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 26059 $abc$38894$n2490
.sym 26060 VexRiscv.lastStagePc[3]
.sym 26061 VexRiscv.CsrPlugin_mepc[3]
.sym 26065 $abc$38894$n4353_1
.sym 26066 $abc$38894$n4359_1
.sym 26067 VexRiscv._zz_335_
.sym 26071 VexRiscv.CsrPlugin_mepc[23]
.sym 26072 VexRiscv.lastStagePc[23]
.sym 26073 $abc$38894$n2490
.sym 26082 clk12_$glb_clk
.sym 26105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 26107 $abc$38894$n2490
.sym 26112 $abc$38894$n5686
.sym 26118 cas_leds[0]
.sym 26126 spiflash_counter[3]
.sym 26127 spiflash_counter[7]
.sym 26128 spiflash_counter[5]
.sym 26139 spiflash_counter[6]
.sym 26143 spiflash_counter[4]
.sym 26146 spiflash_counter[2]
.sym 26147 spiflash_counter[1]
.sym 26149 spiflash_counter[0]
.sym 26157 $nextpnr_ICESTORM_LC_19$O
.sym 26159 spiflash_counter[0]
.sym 26163 $auto$alumacc.cc:474:replace_alu$3943.C[2]
.sym 26165 spiflash_counter[1]
.sym 26169 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 26171 spiflash_counter[2]
.sym 26173 $auto$alumacc.cc:474:replace_alu$3943.C[2]
.sym 26175 $auto$alumacc.cc:474:replace_alu$3943.C[4]
.sym 26178 spiflash_counter[3]
.sym 26179 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 26181 $auto$alumacc.cc:474:replace_alu$3943.C[5]
.sym 26184 spiflash_counter[4]
.sym 26185 $auto$alumacc.cc:474:replace_alu$3943.C[4]
.sym 26187 $auto$alumacc.cc:474:replace_alu$3943.C[6]
.sym 26190 spiflash_counter[5]
.sym 26191 $auto$alumacc.cc:474:replace_alu$3943.C[5]
.sym 26193 $auto$alumacc.cc:474:replace_alu$3943.C[7]
.sym 26195 spiflash_counter[6]
.sym 26197 $auto$alumacc.cc:474:replace_alu$3943.C[6]
.sym 26201 spiflash_counter[7]
.sym 26203 $auto$alumacc.cc:474:replace_alu$3943.C[7]
.sym 26219 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 26222 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 26223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 26224 VexRiscv.lastStagePc[3]
.sym 26227 $abc$38894$n5680
.sym 26238 cas_g_n
.sym 26249 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 26254 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 26255 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 26257 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 26259 $abc$38894$n7897
.sym 26275 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 26283 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 26288 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 26300 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 26313 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 26318 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 26327 $abc$38894$n7897
.sym 26328 clk12_$glb_clk
.sym 26345 $abc$38894$n7897
.sym 26351 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 26353 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 26355 VexRiscv._zz_41_[19]
.sym 26365 $abc$38894$n149
.sym 26379 VexRiscv._zz_41_[19]
.sym 26389 $abc$38894$n149
.sym 26390 cas_leds[0]
.sym 26398 cas_g_n
.sym 26412 VexRiscv._zz_41_[19]
.sym 26418 cas_g_n
.sym 26434 cas_leds[0]
.sym 26450 $abc$38894$n149
.sym 26451 clk12_$glb_clk
.sym 26498 rgb_led0_g
.sym 26509 rgb_led0_g
.sym 26527 sys_rst
.sym 26542 sys_rst
.sym 26630 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 26636 $abc$38894$n4894
.sym 26676 $abc$38894$n5331
.sym 26682 $abc$38894$n5328
.sym 26708 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 26713 $PACKER_VCC_NET
.sym 26767 VexRiscv._zz_200_[7]
.sym 26773 $PACKER_VCC_NET
.sym 26809 VexRiscv._zz_129_[3]
.sym 26817 array_muxed0[6]
.sym 26824 $abc$38894$n147
.sym 26826 $PACKER_VCC_NET
.sym 26830 VexRiscv._zz_200_[7]
.sym 26832 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 26871 basesoc_vexriscv_dbus_adr[10]
.sym 26872 array_muxed0[10]
.sym 26873 basesoc_vexriscv_dbus_adr[9]
.sym 26876 array_muxed0[9]
.sym 26907 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 26910 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 26912 $PACKER_VCC_NET
.sym 26916 $abc$38894$n3635_1
.sym 26918 array_muxed0[8]
.sym 26921 array_muxed0[6]
.sym 26922 VexRiscv._zz_129_[5]
.sym 26923 $abc$38894$n4219_1
.sym 26924 $abc$38894$n4186
.sym 26925 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 26930 array_muxed0[9]
.sym 26931 $PACKER_VCC_NET
.sym 26971 VexRiscv.CsrPlugin_mtval[2]
.sym 26972 $abc$38894$n4230_1
.sym 26973 $abc$38894$n4227_1
.sym 26974 VexRiscv.CsrPlugin_mtval[7]
.sym 26975 $abc$38894$n2360
.sym 26976 $abc$38894$n4217_1
.sym 26977 $abc$38894$n4219_1
.sym 26978 $abc$38894$n4210_1
.sym 27011 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27013 basesoc_ctrl_reset_reset_r
.sym 27014 VexRiscv._zz_203_
.sym 27017 $abc$38894$n4377_1
.sym 27019 VexRiscv._zz_233_
.sym 27021 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27022 VexRiscv._zz_151_[12]
.sym 27023 VexRiscv._zz_334_
.sym 27024 $abc$38894$n4192_1
.sym 27025 VexRiscv._zz_286_[1]
.sym 27026 $abc$38894$n5582_1
.sym 27028 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27030 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 27031 VexRiscv._zz_286_[1]
.sym 27034 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 27035 array_muxed0[9]
.sym 27036 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 27073 $abc$38894$n4186
.sym 27074 $abc$38894$n5670
.sym 27075 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 27076 $abc$38894$n5646_1
.sym 27077 $abc$38894$n4191_1
.sym 27078 $abc$38894$n5606_1
.sym 27079 $abc$38894$n6418
.sym 27080 $abc$38894$n5647_1
.sym 27111 VexRiscv.CsrPlugin_hadException
.sym 27112 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 27113 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 27114 VexRiscv.CsrPlugin_hadException
.sym 27116 VexRiscv._zz_36_[3]
.sym 27117 $abc$38894$n7
.sym 27118 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 27121 spiflash_bus_dat_r[14]
.sym 27123 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 27124 VexRiscv.CsrPlugin_mepc[3]
.sym 27125 $abc$38894$n2358
.sym 27127 VexRiscv.execute_LightShifterPlugin_isActive
.sym 27128 $abc$38894$n4191_1
.sym 27130 $abc$38894$n5606_1
.sym 27131 $abc$38894$n2360
.sym 27132 $PACKER_VCC_NET
.sym 27134 VexRiscv.CsrPlugin_mepc[5]
.sym 27135 $abc$38894$n5580_1
.sym 27136 $abc$38894$n4186
.sym 27138 $abc$38894$n5
.sym 27175 $abc$38894$n5582_1
.sym 27176 VexRiscv._zz_36_[9]
.sym 27177 $abc$38894$n5702_1
.sym 27178 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 27179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 27180 $abc$38894$n5701
.sym 27181 $abc$38894$n5699_1
.sym 27182 $abc$38894$n5698_1
.sym 27214 $abc$38894$n5606_1
.sym 27217 VexRiscv._zz_170_[1]
.sym 27218 $abc$38894$n3637_1
.sym 27219 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 27220 $abc$38894$n5646_1
.sym 27222 $abc$38894$n4187_1
.sym 27223 slave_sel[0]
.sym 27224 basesoc_dat_w[6]
.sym 27225 VexRiscv._zz_200_[25]
.sym 27226 sys_rst
.sym 27228 VexRiscv._zz_129_[3]
.sym 27229 $abc$38894$n4462
.sym 27230 $abc$38894$n151
.sym 27231 $abc$38894$n4458
.sym 27232 VexRiscv.decode_to_execute_RS2[31]
.sym 27233 VexRiscv._zz_151_[7]
.sym 27235 VexRiscv.decode_to_execute_RS2[31]
.sym 27236 VexRiscv._zz_151_[8]
.sym 27237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 27238 VexRiscv._zz_49_[0]
.sym 27239 $abc$38894$n147
.sym 27277 $abc$38894$n5703_1
.sym 27278 $abc$38894$n4604
.sym 27279 $abc$38894$n4434
.sym 27280 VexRiscv.lastStagePc[27]
.sym 27281 VexRiscv._zz_197_
.sym 27282 $abc$38894$n5681
.sym 27283 $abc$38894$n4594
.sym 27284 $abc$38894$n4458
.sym 27319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 27321 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 27322 VexRiscv.CsrPlugin_mepc[18]
.sym 27323 VexRiscv._zz_36_[6]
.sym 27324 $abc$38894$n3635_1
.sym 27325 VexRiscv._zz_335_
.sym 27326 $abc$38894$n5582_1
.sym 27327 VexRiscv.decode_to_execute_RS2[25]
.sym 27328 $abc$38894$n4224_1
.sym 27329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 27330 $abc$38894$n2493
.sym 27331 $abc$38894$n4219_1
.sym 27332 VexRiscv._zz_197_
.sym 27333 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 27336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27337 $abc$38894$n3636_1
.sym 27339 $PACKER_VCC_NET
.sym 27340 $abc$38894$n5703_1
.sym 27341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 27342 $abc$38894$n4604
.sym 27379 $abc$38894$n5759_1
.sym 27380 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 27381 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 27382 VexRiscv._zz_135_[9]
.sym 27383 VexRiscv._zz_49_[0]
.sym 27384 VexRiscv._zz_135_[24]
.sym 27385 $abc$38894$n4574
.sym 27386 $abc$38894$n6433
.sym 27417 basesoc_dat_w[1]
.sym 27420 basesoc_dat_w[1]
.sym 27422 VexRiscv._zz_151_[11]
.sym 27423 $abc$38894$n5585_1
.sym 27424 VexRiscv.lastStagePc[27]
.sym 27426 sys_rst
.sym 27427 VexRiscv._zz_151_[10]
.sym 27428 $abc$38894$n2493
.sym 27430 VexRiscv._zz_151_[10]
.sym 27431 slave_sel[2]
.sym 27432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 27433 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 27436 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 27437 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27438 VexRiscv.CsrPlugin_mepc[14]
.sym 27441 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 27442 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 27444 $abc$38894$n2493
.sym 27481 $abc$38894$n5760_1
.sym 27482 VexRiscv._zz_36_[14]
.sym 27483 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 27484 $abc$38894$n5761
.sym 27485 $abc$38894$n6434
.sym 27486 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 27487 $abc$38894$n6424
.sym 27488 $abc$38894$n3927_1
.sym 27520 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27521 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27524 VexRiscv._zz_49_[1]
.sym 27526 $abc$38894$n4257_1
.sym 27527 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 27529 VexRiscv._zz_129_[7]
.sym 27530 $abc$38894$n5714_1
.sym 27531 VexRiscv._zz_49_[1]
.sym 27534 VexRiscv._zz_170_[1]
.sym 27535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 27536 VexRiscv._zz_151_[14]
.sym 27537 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 27538 VexRiscv._zz_151_[28]
.sym 27539 $abc$38894$n4191_1
.sym 27541 $PACKER_VCC_NET
.sym 27542 VexRiscv.CsrPlugin_mepc[5]
.sym 27545 $abc$38894$n4186
.sym 27546 VexRiscv.execute_LightShifterPlugin_isActive
.sym 27583 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 27585 $abc$38894$n3767
.sym 27586 $abc$38894$n5915_1
.sym 27587 $abc$38894$n6407
.sym 27588 $abc$38894$n4616
.sym 27589 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 27590 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 27625 VexRiscv._zz_285_[0]
.sym 27627 VexRiscv._zz_288_[17]
.sym 27628 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 27629 $abc$38894$n4254_1
.sym 27630 $abc$38894$n3927_1
.sym 27632 VexRiscv._zz_170_[1]
.sym 27633 $abc$38894$n2167
.sym 27634 VexRiscv._zz_151_[15]
.sym 27635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 27636 VexRiscv._zz_199_[6]
.sym 27637 $abc$38894$n5952_1
.sym 27638 $abc$38894$n4203
.sym 27639 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 27640 VexRiscv._zz_151_[7]
.sym 27641 VexRiscv._zz_41_[9]
.sym 27642 VexRiscv._zz_37_[0]
.sym 27643 $abc$38894$n4206
.sym 27644 VexRiscv._zz_151_[8]
.sym 27645 $abc$38894$n151
.sym 27647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 27648 $abc$38894$n4462
.sym 27685 $abc$38894$n4413
.sym 27686 $abc$38894$n5963_1
.sym 27687 $abc$38894$n4076_1
.sym 27688 $abc$38894$n6473_1
.sym 27689 $abc$38894$n5940_1
.sym 27690 $abc$38894$n5939_1
.sym 27691 VexRiscv.CsrPlugin_mepc[30]
.sym 27692 $abc$38894$n6472_1
.sym 27724 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 27727 VexRiscv._zz_199_[10]
.sym 27728 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 27729 VexRiscv._zz_203_
.sym 27730 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 27731 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 27732 VexRiscv._zz_151_[6]
.sym 27733 $abc$38894$n4302_1
.sym 27734 VexRiscv._zz_199_[0]
.sym 27735 $abc$38894$n5978_1
.sym 27736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 27738 VexRiscv._zz_129_[1]
.sym 27739 $abc$38894$n7486
.sym 27742 $abc$38894$n2490
.sym 27743 $PACKER_VCC_NET
.sym 27744 $abc$38894$n4219_1
.sym 27745 $abc$38894$n2490
.sym 27747 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 27748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 27749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 27750 $abc$38894$n3902_1
.sym 27787 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 27788 $abc$38894$n7485
.sym 27789 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 27791 $abc$38894$n4435
.sym 27792 $abc$38894$n4462
.sym 27793 $abc$38894$n7486
.sym 27794 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 27826 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27827 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27829 sys_rst
.sym 27830 VexRiscv._zz_321_[2]
.sym 27831 $abc$38894$n4212
.sym 27832 $abc$38894$n6473_1
.sym 27833 VexRiscv._zz_321_[8]
.sym 27834 $abc$38894$n4215
.sym 27835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 27836 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 27837 $abc$38894$n4197
.sym 27838 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 27839 $abc$38894$n3646_1
.sym 27840 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27841 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27842 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 27843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 27844 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 27845 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 27846 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 27847 VexRiscv.CsrPlugin_mepc[14]
.sym 27848 $abc$38894$n2493
.sym 27849 VexRiscv.CsrPlugin_mepc[30]
.sym 27850 VexRiscv._zz_41_[4]
.sym 27852 $abc$38894$n4242
.sym 27889 VexRiscv._zz_321_[3]
.sym 27890 $abc$38894$n6475_1
.sym 27891 VexRiscv._zz_321_[5]
.sym 27892 VexRiscv._zz_321_[4]
.sym 27893 VexRiscv._zz_321_[17]
.sym 27894 VexRiscv._zz_321_[6]
.sym 27895 $abc$38894$n4459
.sym 27896 VexRiscv._zz_321_[1]
.sym 27929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 27931 VexRiscv._zz_321_[18]
.sym 27932 $abc$38894$n7495
.sym 27934 VexRiscv._zz_321_[11]
.sym 27935 $abc$38894$n3809_1
.sym 27936 VexRiscv._zz_285_[1]
.sym 27937 $abc$38894$n86
.sym 27938 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 27939 $abc$38894$n149
.sym 27940 VexRiscv._zz_321_[10]
.sym 27941 $abc$38894$n3764
.sym 27942 VexRiscv._zz_321_[23]
.sym 27943 $abc$38894$n4044
.sym 27944 VexRiscv._zz_321_[7]
.sym 27945 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 27946 VexRiscv.execute_LightShifterPlugin_isActive
.sym 27947 $abc$38894$n4191_1
.sym 27948 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 27949 $abc$38894$n4186
.sym 27950 VexRiscv.CsrPlugin_mepc[5]
.sym 27951 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 27953 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 27954 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27991 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 27992 $abc$38894$n4422
.sym 27993 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 27994 $abc$38894$n7490
.sym 27995 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 27996 $abc$38894$n4476
.sym 27997 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 27998 $abc$38894$n4431
.sym 28030 VexRiscv._zz_321_[6]
.sym 28031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 28032 basesoc_vexriscv_ibus_adr[8]
.sym 28033 VexRiscv._zz_321_[22]
.sym 28034 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 28035 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 28036 VexRiscv._zz_321_[4]
.sym 28037 $abc$38894$n4209
.sym 28040 VexRiscv._zz_199_[8]
.sym 28041 VexRiscv._zz_41_[14]
.sym 28042 $abc$38894$n4200
.sym 28043 $abc$38894$n4194
.sym 28044 VexRiscv._zz_321_[5]
.sym 28045 $abc$38894$n151
.sym 28046 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 28047 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28048 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28050 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 28051 $abc$38894$n4206
.sym 28054 $abc$38894$n4203
.sym 28055 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 28056 VexRiscv._zz_192_
.sym 28063 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28066 $PACKER_VCC_NET
.sym 28072 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28074 $PACKER_VCC_NET
.sym 28084 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28089 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28090 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28091 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28093 $abc$38894$n3364_1
.sym 28094 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28095 $abc$38894$n3363
.sym 28096 $abc$38894$n4432
.sym 28097 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28098 $abc$38894$n118
.sym 28099 $abc$38894$n7489
.sym 28100 $abc$38894$n114
.sym 28101 $PACKER_VCC_NET
.sym 28102 $PACKER_VCC_NET
.sym 28103 $PACKER_VCC_NET
.sym 28104 $PACKER_VCC_NET
.sym 28105 $PACKER_VCC_NET
.sym 28106 $PACKER_VCC_NET
.sym 28107 $PACKER_VCC_NET
.sym 28108 $PACKER_VCC_NET
.sym 28109 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28113 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28114 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28120 clk12_$glb_clk
.sym 28121 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28122 $PACKER_VCC_NET
.sym 28133 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 28134 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 28135 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28136 VexRiscv._zz_199_[27]
.sym 28137 VexRiscv._zz_36_[27]
.sym 28139 $abc$38894$n102
.sym 28140 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 28141 $abc$38894$n7504
.sym 28142 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 28143 VexRiscv.CsrPlugin_mepc[18]
.sym 28144 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 28145 $abc$38894$n7492
.sym 28146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 28147 $PACKER_VCC_NET
.sym 28148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 28149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 28150 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28151 basesoc_vexriscv_ibus_adr[25]
.sym 28152 basesoc_vexriscv_ibus_adr[23]
.sym 28153 basesoc_vexriscv_ibus_adr[11]
.sym 28154 basesoc_vexriscv_ibus_adr[3]
.sym 28155 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28156 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28157 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 28165 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28167 basesoc_vexriscv_ibus_adr[23]
.sym 28168 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28170 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28172 $abc$38894$n7474
.sym 28174 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28175 basesoc_vexriscv_ibus_adr[26]
.sym 28176 basesoc_vexriscv_ibus_adr[25]
.sym 28179 basesoc_vexriscv_ibus_adr[27]
.sym 28180 basesoc_vexriscv_ibus_adr[28]
.sym 28182 $abc$38894$n7474
.sym 28183 $PACKER_VCC_NET
.sym 28187 $PACKER_VCC_NET
.sym 28188 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28190 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28191 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28193 basesoc_vexriscv_ibus_adr[24]
.sym 28194 basesoc_vexriscv_ibus_adr[29]
.sym 28195 $abc$38894$n4438
.sym 28196 $abc$38894$n147
.sym 28197 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 28198 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28199 $abc$38894$n3374_1
.sym 28200 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 28201 $abc$38894$n4437
.sym 28202 $abc$38894$n2256
.sym 28203 $abc$38894$n7474
.sym 28204 $abc$38894$n7474
.sym 28205 $abc$38894$n7474
.sym 28206 $abc$38894$n7474
.sym 28207 $abc$38894$n7474
.sym 28208 $abc$38894$n7474
.sym 28209 $abc$38894$n7474
.sym 28210 $PACKER_VCC_NET
.sym 28211 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28212 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28214 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28215 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28216 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28217 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28222 clk12_$glb_clk
.sym 28223 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28224 basesoc_vexriscv_ibus_adr[23]
.sym 28225 basesoc_vexriscv_ibus_adr[24]
.sym 28226 basesoc_vexriscv_ibus_adr[25]
.sym 28227 basesoc_vexriscv_ibus_adr[26]
.sym 28228 basesoc_vexriscv_ibus_adr[27]
.sym 28229 basesoc_vexriscv_ibus_adr[28]
.sym 28230 basesoc_vexriscv_ibus_adr[29]
.sym 28232 $PACKER_VCC_NET
.sym 28233 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 28235 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 28237 basesoc_vexriscv_ibus_adr[4]
.sym 28238 $abc$38894$n7489
.sym 28239 $abc$38894$n98
.sym 28240 $abc$38894$n5665
.sym 28241 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 28244 VexRiscv._zz_151_[24]
.sym 28245 $abc$38894$n2169
.sym 28246 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 28247 VexRiscv._zz_321_[25]
.sym 28248 sys_rst
.sym 28249 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28250 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28251 basesoc_vexriscv_ibus_adr[13]
.sym 28252 $PACKER_VCC_NET
.sym 28253 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28254 basesoc_uart_tx_fifo_do_read
.sym 28255 VexRiscv.CsrPlugin_mepc[14]
.sym 28256 $abc$38894$n2493
.sym 28257 VexRiscv.CsrPlugin_mepc[4]
.sym 28258 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28259 $abc$38894$n114
.sym 28260 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28266 basesoc_vexriscv_ibus_adr[20]
.sym 28267 basesoc_vexriscv_ibus_adr[15]
.sym 28271 basesoc_vexriscv_ibus_adr[17]
.sym 28274 basesoc_vexriscv_ibus_adr[19]
.sym 28275 basesoc_vexriscv_ibus_adr[18]
.sym 28276 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28281 basesoc_vexriscv_ibus_adr[21]
.sym 28282 $abc$38894$n7474
.sym 28283 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28284 basesoc_vexriscv_ibus_adr[22]
.sym 28285 $PACKER_VCC_NET
.sym 28288 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28289 basesoc_vexriscv_ibus_adr[16]
.sym 28290 $abc$38894$n7474
.sym 28292 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28293 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28294 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28295 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28297 count[11]
.sym 28298 count[13]
.sym 28299 count[12]
.sym 28300 count[15]
.sym 28301 count[7]
.sym 28302 count[8]
.sym 28303 count[5]
.sym 28304 $abc$38894$n3368_1
.sym 28305 $abc$38894$n7474
.sym 28306 $abc$38894$n7474
.sym 28307 $abc$38894$n7474
.sym 28308 $abc$38894$n7474
.sym 28309 $abc$38894$n7474
.sym 28310 $abc$38894$n7474
.sym 28311 $abc$38894$n7474
.sym 28312 $abc$38894$n7474
.sym 28313 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28314 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28316 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28317 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28318 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28319 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28324 clk12_$glb_clk
.sym 28325 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28326 $PACKER_VCC_NET
.sym 28327 basesoc_vexriscv_ibus_adr[17]
.sym 28328 basesoc_vexriscv_ibus_adr[18]
.sym 28329 basesoc_vexriscv_ibus_adr[19]
.sym 28330 basesoc_vexriscv_ibus_adr[20]
.sym 28331 basesoc_vexriscv_ibus_adr[21]
.sym 28332 basesoc_vexriscv_ibus_adr[22]
.sym 28333 basesoc_vexriscv_ibus_adr[15]
.sym 28334 basesoc_vexriscv_ibus_adr[16]
.sym 28336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 28338 VexRiscv.CsrPlugin_hadException
.sym 28339 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 28340 VexRiscv._zz_321_[16]
.sym 28341 basesoc_vexriscv_ibus_adr[15]
.sym 28342 basesoc_uart_tx_fifo_consume[1]
.sym 28343 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 28344 sys_rst
.sym 28345 basesoc_uart_tx_fifo_consume[0]
.sym 28347 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 28348 basesoc_vexriscv_ibus_adr[8]
.sym 28349 $abc$38894$n2490
.sym 28350 basesoc_vexriscv_ibus_adr[19]
.sym 28351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 28352 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 28353 $abc$38894$n3369
.sym 28354 VexRiscv.CsrPlugin_mepc[5]
.sym 28355 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28356 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 28357 $abc$38894$n116
.sym 28358 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28359 $abc$38894$n4044
.sym 28360 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28361 VexRiscv.execute_LightShifterPlugin_isActive
.sym 28362 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 28370 $abc$38894$n7474
.sym 28371 $PACKER_VCC_NET
.sym 28373 basesoc_vexriscv_ibus_adr[9]
.sym 28374 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28375 basesoc_vexriscv_ibus_adr[12]
.sym 28377 basesoc_vexriscv_ibus_adr[14]
.sym 28378 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28380 $abc$38894$n7474
.sym 28382 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28383 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28385 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28388 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28389 basesoc_vexriscv_ibus_adr[13]
.sym 28390 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28391 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28396 basesoc_vexriscv_ibus_adr[11]
.sym 28397 basesoc_vexriscv_ibus_adr[10]
.sym 28398 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28399 VexRiscv.lastStagePc[12]
.sym 28400 $abc$38894$n3976
.sym 28401 $abc$38894$n3370_1
.sym 28402 $abc$38894$n6496_1
.sym 28403 $abc$38894$n3371_1
.sym 28404 $abc$38894$n3984
.sym 28405 $abc$38894$n4013_1
.sym 28406 $abc$38894$n3369
.sym 28407 $abc$38894$n7474
.sym 28408 $abc$38894$n7474
.sym 28409 $abc$38894$n7474
.sym 28410 $abc$38894$n7474
.sym 28411 $abc$38894$n7474
.sym 28412 $abc$38894$n7474
.sym 28413 $abc$38894$n7474
.sym 28414 $abc$38894$n7474
.sym 28415 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28416 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28418 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28419 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28420 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28421 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28426 clk12_$glb_clk
.sym 28427 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28428 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28429 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 28430 basesoc_vexriscv_ibus_adr[9]
.sym 28431 basesoc_vexriscv_ibus_adr[10]
.sym 28432 basesoc_vexriscv_ibus_adr[11]
.sym 28433 basesoc_vexriscv_ibus_adr[12]
.sym 28434 basesoc_vexriscv_ibus_adr[13]
.sym 28435 basesoc_vexriscv_ibus_adr[14]
.sym 28436 $PACKER_VCC_NET
.sym 28441 basesoc_vexriscv_ibus_adr[12]
.sym 28442 basesoc_uart_phy_storage[30]
.sym 28443 VexRiscv._zz_32_[1]
.sym 28444 $abc$38894$n3964
.sym 28445 $abc$38894$n151
.sym 28446 $abc$38894$n4353_1
.sym 28447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 28448 $abc$38894$n7474
.sym 28449 $abc$38894$n5686
.sym 28450 $abc$38894$n5661
.sym 28451 $abc$38894$n5645
.sym 28452 basesoc_uart_phy_storage[27]
.sym 28453 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28454 $PACKER_VCC_NET
.sym 28455 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28456 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28457 count[7]
.sym 28458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 28459 $abc$38894$n5641
.sym 28460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 28461 count[5]
.sym 28462 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 28463 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28464 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 28469 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28471 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28475 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 28480 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28482 $PACKER_VCC_NET
.sym 28487 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28488 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28489 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28490 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28493 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28494 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28497 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28498 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28499 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28500 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28501 count[10]
.sym 28502 $abc$38894$n3980_1
.sym 28503 $abc$38894$n3996
.sym 28504 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28505 count[0]
.sym 28506 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28507 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28508 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28517 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28518 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28520 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28521 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28522 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28523 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28524 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28525 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28526 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28528 clk12_$glb_clk
.sym 28529 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28530 $PACKER_VCC_NET
.sym 28531 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28533 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 28535 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 28537 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 28540 $abc$38894$n2167
.sym 28543 $abc$38894$n2167
.sym 28544 $abc$38894$n3964
.sym 28545 $PACKER_GND_NET
.sym 28546 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 28547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 28548 $abc$38894$n149
.sym 28549 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 28550 cas_g_n
.sym 28553 $abc$38894$n3964
.sym 28554 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28555 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28556 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28557 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 28558 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28559 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 28560 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 28561 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 28562 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28563 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 28564 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28566 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 28571 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28573 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28575 basesoc_vexriscv_ibus_adr[5]
.sym 28581 basesoc_vexriscv_ibus_adr[8]
.sym 28582 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28584 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28586 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28587 basesoc_vexriscv_ibus_adr[3]
.sym 28590 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28591 $PACKER_VCC_NET
.sym 28592 basesoc_vexriscv_ibus_adr[6]
.sym 28594 basesoc_vexriscv_ibus_adr[4]
.sym 28598 VexRiscv._zz_203_
.sym 28601 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28602 basesoc_vexriscv_ibus_adr[7]
.sym 28603 $abc$38894$n3997
.sym 28604 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 28605 $abc$38894$n3981
.sym 28606 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 28607 $abc$38894$n3977_1
.sym 28608 $abc$38894$n3985
.sym 28609 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 28610 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 28619 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28620 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28622 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28623 basesoc_vexriscv_ibus_adr[3]
.sym 28624 basesoc_vexriscv_ibus_adr[4]
.sym 28625 basesoc_vexriscv_ibus_adr[5]
.sym 28626 basesoc_vexriscv_ibus_adr[6]
.sym 28627 basesoc_vexriscv_ibus_adr[7]
.sym 28628 basesoc_vexriscv_ibus_adr[8]
.sym 28630 clk12_$glb_clk
.sym 28631 VexRiscv._zz_203_
.sym 28632 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28634 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28636 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28638 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 28640 $PACKER_VCC_NET
.sym 28642 $abc$38894$n4420
.sym 28643 $abc$38894$n4420
.sym 28645 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28646 $abc$38894$n149
.sym 28647 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 28648 VexRiscv.CsrPlugin_mepc[10]
.sym 28649 $abc$38894$n2345
.sym 28651 VexRiscv._zz_122_
.sym 28652 slave_sel_r[1]
.sym 28653 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 28654 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 28655 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 28656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 28657 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28658 VexRiscv.CsrPlugin_mepc[4]
.sym 28659 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28660 $abc$38894$n2493
.sym 28661 $PACKER_VCC_NET
.sym 28662 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 28663 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28664 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 28665 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28666 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 28667 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28668 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 28675 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 28676 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28684 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28686 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28688 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28692 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28693 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28695 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 28696 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28697 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28698 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 28700 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28702 $PACKER_VCC_NET
.sym 28704 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 28705 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28706 $abc$38894$n3992_1
.sym 28707 $abc$38894$n3973
.sym 28708 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28709 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28710 $abc$38894$n3972
.sym 28711 VexRiscv._zz_200_[23]
.sym 28712 $abc$38894$n3960
.sym 28721 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28722 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28724 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28725 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28726 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28727 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28728 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28729 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28730 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28732 clk12_$glb_clk
.sym 28733 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28734 $PACKER_VCC_NET
.sym 28735 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 28737 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 28739 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 28741 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 28745 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28747 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 28748 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 28749 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 28750 sys_rst
.sym 28751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 28752 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28755 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 28756 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 28757 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 28758 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 28759 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 28760 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 28761 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 28762 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28763 $abc$38894$n4044
.sym 28764 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 28765 $abc$38894$n3293
.sym 28766 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28767 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 28768 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 28769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 28770 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 28775 basesoc_vexriscv_ibus_adr[3]
.sym 28778 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28779 basesoc_vexriscv_ibus_adr[5]
.sym 28781 basesoc_vexriscv_ibus_adr[7]
.sym 28782 basesoc_vexriscv_ibus_adr[4]
.sym 28784 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28785 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28786 VexRiscv._zz_203_
.sym 28791 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28795 $PACKER_VCC_NET
.sym 28796 basesoc_vexriscv_ibus_adr[6]
.sym 28797 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28799 basesoc_vexriscv_ibus_adr[8]
.sym 28804 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 28806 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 28807 $abc$38894$n3968_1
.sym 28808 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 28809 $abc$38894$n3969
.sym 28810 $abc$38894$n4077_1
.sym 28811 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 28812 $abc$38894$n4065_1
.sym 28813 $abc$38894$n3959_1
.sym 28814 $abc$38894$n4064_1
.sym 28823 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28824 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28826 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28827 basesoc_vexriscv_ibus_adr[3]
.sym 28828 basesoc_vexriscv_ibus_adr[4]
.sym 28829 basesoc_vexriscv_ibus_adr[5]
.sym 28830 basesoc_vexriscv_ibus_adr[6]
.sym 28831 basesoc_vexriscv_ibus_adr[7]
.sym 28832 basesoc_vexriscv_ibus_adr[8]
.sym 28834 clk12_$glb_clk
.sym 28835 VexRiscv._zz_203_
.sym 28836 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 28838 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28840 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 28842 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28844 $PACKER_VCC_NET
.sym 28846 $abc$38894$n3962_1
.sym 28849 $abc$38894$n4068_1
.sym 28850 $abc$38894$n3964
.sym 28851 VexRiscv.CsrPlugin_mepc[2]
.sym 28852 $abc$38894$n3308
.sym 28853 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28855 $abc$38894$n3964
.sym 28856 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 28857 $abc$38894$n3988
.sym 28858 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 28859 $abc$38894$n3961
.sym 28860 $abc$38894$n3305
.sym 28861 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 28863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 28864 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 28865 basesoc_vexriscv_ibus_adr[4]
.sym 28866 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 28867 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 28868 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 28869 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 28870 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 28871 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28872 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28877 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28879 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28880 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28881 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28883 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28885 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28886 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28890 $PACKER_VCC_NET
.sym 28892 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28894 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28895 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28900 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28901 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28904 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28906 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28909 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 28910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 28912 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 28914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 28915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 28916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 28925 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 28926 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 28928 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 28929 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28930 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28931 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28932 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28933 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28934 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28936 clk12_$glb_clk
.sym 28937 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28938 $PACKER_VCC_NET
.sym 28939 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 28941 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 28943 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28945 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 28951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 28952 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 28953 basesoc_uart_tx_fifo_level0[2]
.sym 28954 VexRiscv.CsrPlugin_mepc[3]
.sym 28955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 28956 VexRiscv._zz_335_
.sym 28958 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 28959 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 28960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 28961 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 28962 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 28963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 28964 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28966 $abc$38894$n3964
.sym 28967 $abc$38894$n3347
.sym 28969 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28970 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 28972 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28974 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28979 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28981 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 28982 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28983 basesoc_vexriscv_ibus_adr[7]
.sym 28989 basesoc_vexriscv_ibus_adr[8]
.sym 28994 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 28995 basesoc_vexriscv_ibus_adr[3]
.sym 28997 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 28998 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28999 $PACKER_VCC_NET
.sym 29002 basesoc_vexriscv_ibus_adr[6]
.sym 29003 basesoc_vexriscv_ibus_adr[4]
.sym 29006 VexRiscv._zz_203_
.sym 29008 basesoc_vexriscv_ibus_adr[5]
.sym 29010 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 29011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 29012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 29013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 29014 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 29015 $abc$38894$n4498
.sym 29016 $abc$38894$n4501
.sym 29017 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 29018 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 29027 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 29028 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 29030 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 29031 basesoc_vexriscv_ibus_adr[3]
.sym 29032 basesoc_vexriscv_ibus_adr[4]
.sym 29033 basesoc_vexriscv_ibus_adr[5]
.sym 29034 basesoc_vexriscv_ibus_adr[6]
.sym 29035 basesoc_vexriscv_ibus_adr[7]
.sym 29036 basesoc_vexriscv_ibus_adr[8]
.sym 29038 clk12_$glb_clk
.sym 29039 VexRiscv._zz_203_
.sym 29040 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 29042 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 29044 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 29046 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 29048 $PACKER_VCC_NET
.sym 29049 basesoc_ctrl_reset_reset_r
.sym 29053 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 29054 $abc$38894$n4016_1
.sym 29055 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 29056 $abc$38894$n3368
.sym 29057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 29058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 29059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 29061 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 29062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 29063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 29064 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 29065 $PACKER_VCC_NET
.sym 29066 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 29067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 29068 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 29069 $PACKER_VCC_NET
.sym 29070 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 29071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 29072 $abc$38894$n4045
.sym 29073 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 29074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 29075 $abc$38894$n3371
.sym 29076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 29081 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 29082 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 29085 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 29087 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 29091 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 29092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 29094 $PACKER_VCC_NET
.sym 29098 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 29099 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 29101 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 29102 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 29108 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 29110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 29111 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 29112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 29113 $abc$38894$n5876
.sym 29114 $abc$38894$n2266
.sym 29115 $abc$38894$n4418_1
.sym 29116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 29117 $abc$38894$n4507
.sym 29118 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 29119 $abc$38894$n5877
.sym 29120 $abc$38894$n4428
.sym 29129 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 29130 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 29132 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 29133 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 29134 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 29135 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 29136 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 29137 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 29138 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 29140 clk12_$glb_clk
.sym 29141 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 29142 $PACKER_VCC_NET
.sym 29143 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 29145 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 29147 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 29149 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 29155 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 29156 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 29157 $abc$38894$n2442
.sym 29158 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 29159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 29160 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 29161 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 29162 sys_rst
.sym 29163 $abc$38894$n2442
.sym 29164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 29165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 29166 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 29167 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 29168 $abc$38894$n151
.sym 29170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 29173 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 29174 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 29175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 29178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 29183 basesoc_vexriscv_ibus_adr[5]
.sym 29184 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 29185 basesoc_vexriscv_ibus_adr[3]
.sym 29186 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 29194 VexRiscv._zz_203_
.sym 29196 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 29198 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 29199 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 29203 $PACKER_VCC_NET
.sym 29204 basesoc_vexriscv_ibus_adr[6]
.sym 29205 basesoc_vexriscv_ibus_adr[7]
.sym 29207 basesoc_vexriscv_ibus_adr[8]
.sym 29208 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 29212 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 29213 basesoc_vexriscv_ibus_adr[4]
.sym 29215 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 29219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 29231 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 29232 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 29234 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 29235 basesoc_vexriscv_ibus_adr[3]
.sym 29236 basesoc_vexriscv_ibus_adr[4]
.sym 29237 basesoc_vexriscv_ibus_adr[5]
.sym 29238 basesoc_vexriscv_ibus_adr[6]
.sym 29239 basesoc_vexriscv_ibus_adr[7]
.sym 29240 basesoc_vexriscv_ibus_adr[8]
.sym 29242 clk12_$glb_clk
.sym 29243 VexRiscv._zz_203_
.sym 29244 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 29246 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 29248 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 29250 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 29252 $PACKER_VCC_NET
.sym 29259 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 29260 $abc$38894$n3964
.sym 29261 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 29263 $abc$38894$n3685
.sym 29264 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 29265 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 29266 $abc$38894$n2266
.sym 29267 basesoc_uart_tx_fifo_level0[1]
.sym 29268 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 29269 basesoc_uart_tx_fifo_wrport_we
.sym 29270 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 29274 $PACKER_VCC_NET
.sym 29276 VexRiscv._zz_190_
.sym 29320 VexRiscv._zz_15_
.sym 29322 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 29355 basesoc_ctrl_storage[24]
.sym 29356 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 29365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 29368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 29370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 29375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 29421 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 29461 VexRiscv._zz_17_
.sym 29462 $abc$38894$n3740
.sym 29463 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 29464 $abc$38894$n5688
.sym 29465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 29467 VexRiscv._zz_17_
.sym 29468 $abc$38894$n3702_1
.sym 29469 VexRiscv._zz_41_[19]
.sym 29470 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 29472 $abc$38894$n151
.sym 29559 VexRiscv.CsrPlugin_hadException
.sym 29568 $abc$38894$n149
.sym 29576 $abc$38894$n151
.sym 29697 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 29698 rgb_led0_r
.sym 29715 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 29720 rgb_led0_r
.sym 29768 $abc$38894$n4459
.sym 29769 $PACKER_VCC_NET
.sym 29885 basesoc_vexriscv_dbus_adr[4]
.sym 29886 array_muxed0[4]
.sym 29892 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 29902 $abc$38894$n147
.sym 29920 VexRiscv._zz_129_[7]
.sym 29926 basesoc_vexriscv_ibus_adr[4]
.sym 29931 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 29936 $PACKER_VCC_NET
.sym 29937 VexRiscv.CsrPlugin_mie_MEIE
.sym 29943 $abc$38894$n2409
.sym 29947 VexRiscv._zz_170_[0]
.sym 29959 VexRiscv._zz_170_[0]
.sym 29968 $PACKER_GND_NET
.sym 29969 $abc$38894$n2124
.sym 29977 VexRiscv._zz_129_[7]
.sym 29978 VexRiscv._zz_170_[1]
.sym 29980 VexRiscv.decode_to_execute_RS2[15]
.sym 29999 $PACKER_GND_NET
.sym 30033 VexRiscv._zz_170_[0]
.sym 30034 VexRiscv.decode_to_execute_RS2[15]
.sym 30035 VexRiscv._zz_129_[7]
.sym 30036 VexRiscv._zz_170_[1]
.sym 30037 $abc$38894$n2124
.sym 30038 clk12_$glb_clk
.sym 30042 VexRiscv.CsrPlugin_mie_MSIE
.sym 30045 $abc$38894$n2412
.sym 30046 VexRiscv.CsrPlugin_mie_MTIE
.sym 30047 VexRiscv.CsrPlugin_mie_MEIE
.sym 30049 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 30051 $abc$38894$n4186
.sym 30054 VexRiscv.decode_to_execute_RS2[31]
.sym 30055 $abc$38894$n2124
.sym 30056 $abc$38894$n2490
.sym 30057 array_muxed0[2]
.sym 30059 array_muxed0[3]
.sym 30060 array_muxed0[9]
.sym 30064 VexRiscv.CsrPlugin_mepc[7]
.sym 30066 VexRiscv.decode_to_execute_RS2[15]
.sym 30069 VexRiscv.lastStagePc[12]
.sym 30071 $abc$38894$n4202_1
.sym 30073 VexRiscv._zz_190_
.sym 30075 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 30105 VexRiscv._zz_334_
.sym 30108 $abc$38894$n2409
.sym 30117 VexRiscv._zz_334_
.sym 30160 $abc$38894$n2409
.sym 30161 clk12_$glb_clk
.sym 30162 VexRiscv.reset_$glb_sr
.sym 30163 VexRiscv._zz_334_
.sym 30164 $abc$38894$n4209_1
.sym 30166 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 30167 $abc$38894$n4201_1
.sym 30168 $abc$38894$n4377_1
.sym 30169 VexRiscv._zz_233_
.sym 30170 $abc$38894$n4208_1
.sym 30173 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 30174 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 30175 array_muxed0[12]
.sym 30178 array_muxed0[9]
.sym 30179 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 30180 VexRiscv.CsrPlugin_mie_MEIE
.sym 30182 VexRiscv.decode_to_execute_RS2[21]
.sym 30186 VexRiscv.CsrPlugin_mie_MSIE
.sym 30189 $abc$38894$n5670
.sym 30190 VexRiscv._zz_49_[1]
.sym 30193 $abc$38894$n3637_1
.sym 30194 $abc$38894$n3636_1
.sym 30195 grant
.sym 30196 $PACKER_VCC_NET
.sym 30197 $abc$38894$n2479
.sym 30206 grant
.sym 30214 basesoc_vexriscv_dbus_adr[10]
.sym 30223 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30224 basesoc_vexriscv_dbus_adr[9]
.sym 30225 basesoc_vexriscv_ibus_adr[9]
.sym 30232 basesoc_vexriscv_ibus_adr[10]
.sym 30233 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 30252 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30255 basesoc_vexriscv_dbus_adr[10]
.sym 30256 grant
.sym 30257 basesoc_vexriscv_ibus_adr[10]
.sym 30263 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 30279 basesoc_vexriscv_ibus_adr[9]
.sym 30280 grant
.sym 30282 basesoc_vexriscv_dbus_adr[9]
.sym 30283 $abc$38894$n7896_$glb_ce
.sym 30284 clk12_$glb_clk
.sym 30286 VexRiscv.CsrPlugin_mepc[25]
.sym 30287 $abc$38894$n4199_1
.sym 30288 $abc$38894$n5677
.sym 30289 $abc$38894$n4200_1
.sym 30290 VexRiscv._zz_36_[7]
.sym 30291 $abc$38894$n4403_1
.sym 30292 $abc$38894$n6422
.sym 30293 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 30298 VexRiscv.CsrPlugin_mepc[5]
.sym 30299 VexRiscv.CsrPlugin_mepc[12]
.sym 30300 $abc$38894$n3642_1
.sym 30301 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 30303 $abc$38894$n5
.sym 30304 VexRiscv.decode_to_execute_RS2[12]
.sym 30306 $abc$38894$n3643_1
.sym 30307 $PACKER_VCC_NET
.sym 30310 $abc$38894$n5582_1
.sym 30311 $abc$38894$n3637_1
.sym 30312 $abc$38894$n4228_1
.sym 30314 $abc$38894$n3368_1
.sym 30315 $abc$38894$n4186
.sym 30317 $abc$38894$n4353_1
.sym 30319 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 30320 VexRiscv._zz_47_[0]
.sym 30321 VexRiscv.decode_to_execute_RS2[20]
.sym 30327 VexRiscv._zz_200_[7]
.sym 30328 $abc$38894$n4218_1
.sym 30329 VexRiscv.CsrPlugin_mepc[3]
.sym 30330 $abc$38894$n4228_1
.sym 30335 $abc$38894$n4186
.sym 30336 VexRiscv.CsrPlugin_mepc[7]
.sym 30337 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 30338 VexRiscv.CsrPlugin_hadException
.sym 30340 $abc$38894$n2358
.sym 30344 $abc$38894$n4230_1
.sym 30347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 30348 $abc$38894$n4217_1
.sym 30349 $abc$38894$n4219_1
.sym 30352 VexRiscv._zz_286_[0]
.sym 30353 $abc$38894$n3637_1
.sym 30354 VexRiscv.CsrPlugin_mtval[7]
.sym 30355 $abc$38894$n3624_1
.sym 30358 VexRiscv._zz_286_[1]
.sym 30362 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 30366 $abc$38894$n3637_1
.sym 30367 VexRiscv._zz_200_[7]
.sym 30368 $abc$38894$n4217_1
.sym 30369 VexRiscv.CsrPlugin_mepc[7]
.sym 30372 VexRiscv.CsrPlugin_mtval[7]
.sym 30373 $abc$38894$n4228_1
.sym 30374 $abc$38894$n4219_1
.sym 30375 $abc$38894$n4230_1
.sym 30378 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 30384 $abc$38894$n2358
.sym 30387 $abc$38894$n3624_1
.sym 30391 VexRiscv._zz_286_[0]
.sym 30392 $abc$38894$n4218_1
.sym 30393 VexRiscv._zz_286_[1]
.sym 30396 VexRiscv._zz_286_[0]
.sym 30397 $abc$38894$n4218_1
.sym 30398 VexRiscv._zz_286_[1]
.sym 30404 $abc$38894$n4186
.sym 30405 VexRiscv.CsrPlugin_mepc[3]
.sym 30406 VexRiscv.CsrPlugin_hadException
.sym 30407 clk12_$glb_clk
.sym 30409 $abc$38894$n6419
.sym 30410 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 30411 $abc$38894$n4287_1
.sym 30412 $abc$38894$n5630
.sym 30413 $abc$38894$n4288_1
.sym 30414 $abc$38894$n6417
.sym 30415 $abc$38894$n5680_1
.sym 30416 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30420 $abc$38894$n4435
.sym 30422 $abc$38894$n4218_1
.sym 30423 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 30425 VexRiscv.CsrPlugin_mtval[1]
.sym 30426 VexRiscv.lastStagePc[25]
.sym 30427 $PACKER_VCC_NET
.sym 30431 $abc$38894$n2360
.sym 30433 $abc$38894$n6416
.sym 30434 VexRiscv._zz_151_[29]
.sym 30435 $abc$38894$n5606_1
.sym 30436 VexRiscv._zz_170_[0]
.sym 30438 $abc$38894$n5580_1
.sym 30439 $abc$38894$n5585_1
.sym 30440 $abc$38894$n5585_1
.sym 30441 VexRiscv._zz_288_[6]
.sym 30443 $abc$38894$n5681
.sym 30444 $abc$38894$n7897
.sym 30452 $abc$38894$n5620
.sym 30456 $abc$38894$n4187_1
.sym 30457 $abc$38894$n5647_1
.sym 30459 $abc$38894$n5670
.sym 30460 VexRiscv._zz_49_[1]
.sym 30462 VexRiscv._zz_286_[1]
.sym 30464 $abc$38894$n5585_1
.sym 30465 VexRiscv._zz_286_[0]
.sym 30466 VexRiscv._zz_151_[7]
.sym 30467 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30470 VexRiscv._zz_151_[5]
.sym 30471 VexRiscv._zz_49_[0]
.sym 30472 $abc$38894$n4458
.sym 30473 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30477 $abc$38894$n2479
.sym 30478 $abc$38894$n4459
.sym 30481 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 30483 VexRiscv._zz_286_[0]
.sym 30485 $abc$38894$n4187_1
.sym 30486 VexRiscv._zz_286_[1]
.sym 30489 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30491 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30492 VexRiscv._zz_151_[7]
.sym 30497 $abc$38894$n4458
.sym 30498 $abc$38894$n4459
.sym 30501 $abc$38894$n5647_1
.sym 30503 $abc$38894$n5585_1
.sym 30504 $abc$38894$n5620
.sym 30507 VexRiscv._zz_286_[0]
.sym 30508 VexRiscv._zz_286_[1]
.sym 30509 $abc$38894$n4187_1
.sym 30513 VexRiscv._zz_49_[0]
.sym 30515 VexRiscv._zz_49_[1]
.sym 30519 $abc$38894$n5670
.sym 30520 $abc$38894$n5647_1
.sym 30522 $abc$38894$n5585_1
.sym 30525 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30526 VexRiscv._zz_151_[5]
.sym 30528 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 30529 $abc$38894$n2479
.sym 30530 clk12_$glb_clk
.sym 30532 $abc$38894$n4267_1
.sym 30533 $abc$38894$n4266_1
.sym 30534 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 30535 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 30536 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 30537 VexRiscv._zz_36_[6]
.sym 30538 $abc$38894$n6416
.sym 30539 $abc$38894$n5659_1
.sym 30540 $abc$38894$n4191_1
.sym 30541 $abc$38894$n147
.sym 30542 $abc$38894$n147
.sym 30544 $abc$38894$n4186
.sym 30545 $abc$38894$n5703_1
.sym 30546 $abc$38894$n5620
.sym 30547 $abc$38894$n5630
.sym 30548 basesoc_adr[2]
.sym 30549 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 30550 $abc$38894$n3636_1
.sym 30551 $abc$38894$n5242
.sym 30553 VexRiscv._zz_286_[0]
.sym 30554 $abc$38894$n4191_1
.sym 30555 $PACKER_VCC_NET
.sym 30556 VexRiscv._zz_151_[5]
.sym 30557 VexRiscv._zz_190_
.sym 30558 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 30559 VexRiscv._zz_288_[14]
.sym 30560 VexRiscv.decode_to_execute_RS2[10]
.sym 30561 VexRiscv.decode_to_execute_RS2[15]
.sym 30562 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 30563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 30564 $abc$38894$n5582_1
.sym 30565 VexRiscv.lastStagePc[12]
.sym 30566 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 30567 VexRiscv.CsrPlugin_mepc[7]
.sym 30573 $abc$38894$n5703_1
.sym 30575 $abc$38894$n3892_1
.sym 30578 $abc$38894$n5681
.sym 30580 $abc$38894$n4235_1
.sym 30583 $abc$38894$n4434
.sym 30584 $abc$38894$n5630
.sym 30585 $abc$38894$n5580_1
.sym 30586 $abc$38894$n5606_1
.sym 30587 $abc$38894$n5699_1
.sym 30588 $abc$38894$n5698_1
.sym 30589 $abc$38894$n5582_1
.sym 30590 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 30591 $abc$38894$n3636_1
.sym 30592 VexRiscv._zz_47_[0]
.sym 30593 $abc$38894$n4435
.sym 30594 $abc$38894$n5701
.sym 30597 $abc$38894$n4461
.sym 30598 $abc$38894$n4462
.sym 30599 $abc$38894$n5585_1
.sym 30600 $abc$38894$n2479
.sym 30601 $abc$38894$n5702_1
.sym 30602 $abc$38894$n3646_1
.sym 30603 VexRiscv._zz_151_[9]
.sym 30604 VexRiscv._zz_47_[1]
.sym 30607 VexRiscv._zz_47_[0]
.sym 30608 VexRiscv._zz_47_[1]
.sym 30612 $abc$38894$n4235_1
.sym 30613 $abc$38894$n5698_1
.sym 30614 $abc$38894$n5702_1
.sym 30615 $abc$38894$n3636_1
.sym 30618 $abc$38894$n3646_1
.sym 30619 $abc$38894$n5585_1
.sym 30620 $abc$38894$n5703_1
.sym 30621 $abc$38894$n5681
.sym 30626 $abc$38894$n4434
.sym 30627 $abc$38894$n4435
.sym 30632 $abc$38894$n4462
.sym 30633 $abc$38894$n4461
.sym 30637 $abc$38894$n5630
.sym 30638 VexRiscv._zz_151_[9]
.sym 30639 $abc$38894$n3892_1
.sym 30642 $abc$38894$n5606_1
.sym 30643 $abc$38894$n5580_1
.sym 30644 $abc$38894$n3892_1
.sym 30645 $abc$38894$n5701
.sym 30648 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 30649 $abc$38894$n5582_1
.sym 30650 $abc$38894$n5699_1
.sym 30651 $abc$38894$n3646_1
.sym 30652 $abc$38894$n2479
.sym 30653 clk12_$glb_clk
.sym 30655 $abc$38894$n4461
.sym 30656 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 30657 $abc$38894$n5795_1
.sym 30658 $abc$38894$n3814
.sym 30659 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 30660 $abc$38894$n3813_1
.sym 30661 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 30662 $abc$38894$n5793_1
.sym 30663 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 30665 VexRiscv._zz_36_[14]
.sym 30666 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 30667 $abc$38894$n4207_1
.sym 30668 VexRiscv._zz_286_[1]
.sym 30669 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 30670 $abc$38894$n3888_1
.sym 30671 $abc$38894$n3892_1
.sym 30672 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 30673 $abc$38894$n2493
.sym 30674 $abc$38894$n3888_1
.sym 30675 array_muxed0[12]
.sym 30676 VexRiscv._zz_286_[1]
.sym 30677 VexRiscv._zz_200_[18]
.sym 30678 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 30679 $abc$38894$n3872_1
.sym 30680 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 30681 $abc$38894$n3636_1
.sym 30683 basesoc_bus_wishbone_ack
.sym 30684 $PACKER_VCC_NET
.sym 30686 $abc$38894$n2479
.sym 30687 grant
.sym 30688 $abc$38894$n3646_1
.sym 30689 VexRiscv._zz_49_[1]
.sym 30690 VexRiscv._zz_47_[1]
.sym 30697 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 30698 VexRiscv._zz_151_[10]
.sym 30699 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 30700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 30701 $abc$38894$n151
.sym 30704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 30706 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30707 VexRiscv._zz_151_[8]
.sym 30708 VexRiscv._zz_197_
.sym 30709 $abc$38894$n151
.sym 30711 VexRiscv.decode_to_execute_RS2[31]
.sym 30714 $abc$38894$n7897
.sym 30716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 30717 VexRiscv._zz_190_
.sym 30720 VexRiscv.decode_to_execute_RS2[10]
.sym 30721 VexRiscv.decode_to_execute_RS2[15]
.sym 30723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 30724 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 30727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 30729 VexRiscv._zz_151_[10]
.sym 30730 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30732 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 30735 VexRiscv._zz_197_
.sym 30738 VexRiscv.decode_to_execute_RS2[15]
.sym 30741 $abc$38894$n151
.sym 30742 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 30743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 30744 VexRiscv._zz_190_
.sym 30747 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 30753 VexRiscv.decode_to_execute_RS2[31]
.sym 30754 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 30759 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30760 VexRiscv._zz_151_[8]
.sym 30762 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 30766 VexRiscv.decode_to_execute_RS2[10]
.sym 30768 VexRiscv._zz_197_
.sym 30771 $abc$38894$n151
.sym 30772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 30773 VexRiscv._zz_190_
.sym 30774 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 30775 $abc$38894$n7897
.sym 30776 clk12_$glb_clk
.sym 30778 VexRiscv._zz_36_[15]
.sym 30779 $abc$38894$n3848_1
.sym 30780 $abc$38894$n4367_1
.sym 30781 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 30782 $abc$38894$n5770
.sym 30783 VexRiscv.CsrPlugin_mepc[7]
.sym 30784 $abc$38894$n3849_1
.sym 30785 $abc$38894$n5798_1
.sym 30788 VexRiscv.CsrPlugin_mepc[6]
.sym 30789 $abc$38894$n4459
.sym 30790 $abc$38894$n5792_1
.sym 30791 VexRiscv._zz_151_[20]
.sym 30792 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30793 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 30794 VexRiscv._zz_288_[9]
.sym 30795 $abc$38894$n4202_1
.sym 30796 $abc$38894$n3884
.sym 30797 $abc$38894$n5580_1
.sym 30798 $abc$38894$n5
.sym 30800 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 30801 $abc$38894$n3822
.sym 30802 VexRiscv._zz_49_[0]
.sym 30803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 30804 $abc$38894$n4353_1
.sym 30805 VexRiscv.CsrPlugin_mepc[7]
.sym 30806 $abc$38894$n3368_1
.sym 30807 VexRiscv._zz_197_
.sym 30808 VexRiscv._zz_41_[27]
.sym 30809 VexRiscv._zz_36_[10]
.sym 30810 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 30811 $abc$38894$n3441_1
.sym 30812 VexRiscv._zz_47_[0]
.sym 30813 $abc$38894$n5771_1
.sym 30821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 30823 VexRiscv._zz_49_[1]
.sym 30825 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 30827 VexRiscv._zz_129_[0]
.sym 30830 VexRiscv._zz_135_[9]
.sym 30831 VexRiscv._zz_197_
.sym 30832 VexRiscv._zz_135_[24]
.sym 30835 $abc$38894$n5759_1
.sym 30838 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 30839 $abc$38894$n3864
.sym 30840 VexRiscv._zz_151_[14]
.sym 30843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 30845 VexRiscv._zz_47_[1]
.sym 30846 VexRiscv._zz_47_[0]
.sym 30847 VexRiscv._zz_49_[0]
.sym 30852 $abc$38894$n3864
.sym 30853 VexRiscv._zz_49_[0]
.sym 30854 VexRiscv._zz_49_[1]
.sym 30855 VexRiscv._zz_151_[14]
.sym 30859 VexRiscv._zz_135_[24]
.sym 30864 VexRiscv._zz_135_[24]
.sym 30866 VexRiscv._zz_135_[9]
.sym 30871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 30873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 30876 VexRiscv._zz_135_[9]
.sym 30883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 30884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 30885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 30889 VexRiscv._zz_129_[0]
.sym 30891 VexRiscv._zz_197_
.sym 30894 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 30895 VexRiscv._zz_47_[0]
.sym 30896 VexRiscv._zz_47_[1]
.sym 30897 $abc$38894$n5759_1
.sym 30898 $abc$38894$n2429_$glb_ce
.sym 30899 clk12_$glb_clk
.sym 30901 VexRiscv._zz_285_[4]
.sym 30902 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 30903 VexRiscv._zz_285_[2]
.sym 30904 VexRiscv._zz_47_[0]
.sym 30905 VexRiscv._zz_285_[0]
.sym 30906 $abc$38894$n3853_1
.sym 30907 $abc$38894$n6436
.sym 30908 $abc$38894$n6437
.sym 30909 VexRiscv._zz_129_[0]
.sym 30912 $PACKER_VCC_NET
.sym 30914 $abc$38894$n3855_1
.sym 30915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 30916 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 30917 VexRiscv.decode_to_execute_RS2[31]
.sym 30918 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 30919 VexRiscv._zz_170_[1]
.sym 30920 VexRiscv._zz_41_[9]
.sym 30921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 30923 VexRiscv._zz_49_[0]
.sym 30924 VexRiscv._zz_170_[2]
.sym 30925 $abc$38894$n5585_1
.sym 30926 VexRiscv._zz_151_[29]
.sym 30927 $abc$38894$n149
.sym 30928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 30930 VexRiscv._zz_49_[0]
.sym 30931 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 30932 VexRiscv._zz_288_[6]
.sym 30933 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 30934 VexRiscv._zz_36_[4]
.sym 30935 VexRiscv._zz_170_[0]
.sym 30936 VexRiscv._zz_286_[9]
.sym 30942 VexRiscv._zz_36_[15]
.sym 30945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 30946 VexRiscv._zz_49_[0]
.sym 30949 $abc$38894$n4254_1
.sym 30951 $abc$38894$n5585_1
.sym 30952 VexRiscv._zz_151_[15]
.sym 30953 $abc$38894$n149
.sym 30954 $abc$38894$n6434
.sym 30957 $abc$38894$n6433
.sym 30958 $abc$38894$n3636_1
.sym 30959 VexRiscv._zz_151_[8]
.sym 30960 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30961 $abc$38894$n5761
.sym 30962 $abc$38894$n5734
.sym 30963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 30964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 30965 VexRiscv._zz_41_[21]
.sym 30966 $abc$38894$n5760_1
.sym 30969 $abc$38894$n3851_1
.sym 30970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 30971 $abc$38894$n3646_1
.sym 30972 VexRiscv._zz_49_[1]
.sym 30975 $abc$38894$n5734
.sym 30976 $abc$38894$n5761
.sym 30977 $abc$38894$n5585_1
.sym 30981 $abc$38894$n6434
.sym 30983 $abc$38894$n4254_1
.sym 30984 $abc$38894$n3636_1
.sym 30990 VexRiscv._zz_41_[21]
.sym 30993 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 30995 VexRiscv._zz_151_[15]
.sym 30996 VexRiscv.execute_LightShifterPlugin_isActive
.sym 30999 $abc$38894$n6433
.sym 31001 $abc$38894$n3646_1
.sym 31002 $abc$38894$n5760_1
.sym 31006 VexRiscv._zz_36_[15]
.sym 31011 $abc$38894$n3851_1
.sym 31012 VexRiscv._zz_49_[1]
.sym 31013 VexRiscv._zz_49_[0]
.sym 31014 VexRiscv._zz_151_[8]
.sym 31017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 31019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 31020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 31021 $abc$38894$n149
.sym 31022 clk12_$glb_clk
.sym 31024 $abc$38894$n4168
.sym 31025 VexRiscv._zz_199_[14]
.sym 31026 VexRiscv._zz_199_[4]
.sym 31027 VexRiscv._zz_170_[0]
.sym 31028 VexRiscv._zz_199_[10]
.sym 31029 $abc$38894$n4172_1
.sym 31030 VexRiscv.decode_to_execute_IS_MUL
.sym 31031 $abc$38894$n4176
.sym 31034 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31035 $abc$38894$n4076_1
.sym 31037 sys_rst
.sym 31038 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31039 VexRiscv._zz_135_[21]
.sym 31040 VexRiscv._zz_36_[14]
.sym 31041 VexRiscv._zz_41_[10]
.sym 31042 $abc$38894$n3902_1
.sym 31043 $abc$38894$n5
.sym 31044 $abc$38894$n5761
.sym 31045 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 31046 $abc$38894$n5734
.sym 31047 VexRiscv._zz_199_[19]
.sym 31048 VexRiscv._zz_170_[1]
.sym 31049 $abc$38894$n5582_1
.sym 31050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 31051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31052 VexRiscv._zz_151_[5]
.sym 31053 VexRiscv._zz_190_
.sym 31054 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 31055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 31056 VexRiscv._zz_151_[30]
.sym 31057 VexRiscv.lastStagePc[12]
.sym 31058 VexRiscv._zz_288_[14]
.sym 31059 VexRiscv._zz_199_[14]
.sym 31065 VexRiscv._zz_151_[4]
.sym 31066 VexRiscv.decode_to_execute_RS2[21]
.sym 31067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31072 VexRiscv._zz_151_[28]
.sym 31073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 31074 VexRiscv._zz_170_[1]
.sym 31075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 31077 VexRiscv._zz_197_
.sym 31080 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31082 VexRiscv._zz_151_[30]
.sym 31084 $abc$38894$n6318_1
.sym 31085 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 31086 $abc$38894$n4302_1
.sym 31087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 31088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 31090 VexRiscv._zz_49_[1]
.sym 31092 VexRiscv._zz_170_[0]
.sym 31093 VexRiscv._zz_49_[0]
.sym 31098 VexRiscv._zz_170_[0]
.sym 31099 VexRiscv._zz_151_[30]
.sym 31100 VexRiscv._zz_170_[1]
.sym 31101 $abc$38894$n4302_1
.sym 31110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 31111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 31113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 31116 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 31117 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31118 VexRiscv._zz_151_[28]
.sym 31122 VexRiscv._zz_49_[1]
.sym 31123 VexRiscv._zz_49_[0]
.sym 31124 VexRiscv._zz_151_[4]
.sym 31125 $abc$38894$n6318_1
.sym 31128 VexRiscv._zz_197_
.sym 31130 VexRiscv.decode_to_execute_RS2[21]
.sym 31134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 31144 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 31145 clk12_$glb_clk
.sym 31147 VexRiscv._zz_151_[29]
.sym 31148 $abc$38894$n3803_1
.sym 31149 $abc$38894$n5903_1
.sym 31150 $abc$38894$n5951_1
.sym 31151 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 31152 $abc$38894$n5902_1
.sym 31153 basesoc_uart_phy_storage[29]
.sym 31154 $abc$38894$n5927_1
.sym 31158 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 31159 VexRiscv._zz_151_[4]
.sym 31160 VexRiscv.decode_to_execute_RS2[21]
.sym 31161 $abc$38894$n5984_1
.sym 31162 VexRiscv._zz_170_[0]
.sym 31163 $abc$38894$n5978_1
.sym 31164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 31165 VexRiscv._zz_41_[29]
.sym 31167 VexRiscv.decode_to_execute_RS2[16]
.sym 31168 VexRiscv._zz_135_[21]
.sym 31169 VexRiscv._zz_44_[0]
.sym 31170 VexRiscv.decode_to_execute_RS2[28]
.sym 31171 VexRiscv._zz_199_[4]
.sym 31172 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 31173 VexRiscv._zz_170_[0]
.sym 31174 $abc$38894$n5902_1
.sym 31175 basesoc_bus_wishbone_ack
.sym 31176 VexRiscv._zz_47_[1]
.sym 31177 $PACKER_VCC_NET
.sym 31178 $abc$38894$n7485
.sym 31179 grant
.sym 31180 $abc$38894$n3961
.sym 31181 $abc$38894$n5963_1
.sym 31182 VexRiscv.lastStagePc[30]
.sym 31188 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 31189 VexRiscv.lastStagePc[30]
.sym 31190 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31191 $abc$38894$n5915_1
.sym 31192 $abc$38894$n5940_1
.sym 31195 $abc$38894$n6472_1
.sym 31196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 31197 VexRiscv._zz_37_[0]
.sym 31198 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 31199 $abc$38894$n5585_1
.sym 31200 $abc$38894$n5952_1
.sym 31201 $abc$38894$n3646_1
.sym 31202 VexRiscv.CsrPlugin_mepc[30]
.sym 31204 $abc$38894$n3961
.sym 31206 $abc$38894$n2490
.sym 31208 VexRiscv._zz_151_[26]
.sym 31209 $abc$38894$n4353_1
.sym 31211 VexRiscv._zz_37_[1]
.sym 31212 $abc$38894$n4413
.sym 31213 $abc$38894$n3964
.sym 31216 VexRiscv._zz_151_[30]
.sym 31218 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 31221 $abc$38894$n2490
.sym 31222 VexRiscv.lastStagePc[30]
.sym 31224 VexRiscv.CsrPlugin_mepc[30]
.sym 31227 $abc$38894$n5952_1
.sym 31228 $abc$38894$n5940_1
.sym 31229 VexRiscv._zz_37_[1]
.sym 31230 VexRiscv._zz_37_[0]
.sym 31233 $abc$38894$n3961
.sym 31234 VexRiscv.CsrPlugin_mepc[30]
.sym 31235 $abc$38894$n3964
.sym 31236 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 31239 $abc$38894$n5915_1
.sym 31240 $abc$38894$n5585_1
.sym 31241 $abc$38894$n6472_1
.sym 31242 $abc$38894$n3646_1
.sym 31245 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31246 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 31248 VexRiscv._zz_151_[30]
.sym 31251 $abc$38894$n5915_1
.sym 31252 $abc$38894$n5585_1
.sym 31254 $abc$38894$n5940_1
.sym 31258 $abc$38894$n4413
.sym 31259 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 31260 $abc$38894$n4353_1
.sym 31264 VexRiscv.execute_LightShifterPlugin_isActive
.sym 31265 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 31266 VexRiscv._zz_151_[26]
.sym 31268 clk12_$glb_clk
.sym 31270 $abc$38894$n4174
.sym 31271 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 31272 grant
.sym 31273 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 31274 $abc$38894$n5904
.sym 31275 $abc$38894$n4166_1
.sym 31276 $abc$38894$n6477_1
.sym 31277 $abc$38894$n4147
.sym 31279 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 31280 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 31281 $abc$38894$n3364_1
.sym 31282 VexRiscv._zz_151_[14]
.sym 31283 basesoc_uart_phy_storage[29]
.sym 31284 $abc$38894$n5879_1
.sym 31285 $abc$38894$n5951_1
.sym 31286 VexRiscv._zz_151_[28]
.sym 31287 $abc$38894$n5585_1
.sym 31288 VexRiscv._zz_199_[18]
.sym 31289 VexRiscv._zz_151_[29]
.sym 31290 VexRiscv._zz_321_[7]
.sym 31291 VexRiscv._zz_288_[4]
.sym 31292 VexRiscv._zz_170_[2]
.sym 31293 $abc$38894$n3764
.sym 31294 VexRiscv._zz_151_[26]
.sym 31295 VexRiscv._zz_197_
.sym 31296 $abc$38894$n6316_1
.sym 31297 $abc$38894$n3368_1
.sym 31298 VexRiscv.CsrPlugin_mepc[7]
.sym 31299 VexRiscv._zz_151_[27]
.sym 31300 VexRiscv._zz_41_[27]
.sym 31301 $abc$38894$n4147
.sym 31302 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 31303 VexRiscv._zz_286_[1]
.sym 31304 VexRiscv._zz_151_[27]
.sym 31305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 31313 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 31314 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31320 $abc$38894$n151
.sym 31321 VexRiscv._zz_321_[10]
.sym 31322 $abc$38894$n149
.sym 31324 VexRiscv._zz_41_[9]
.sym 31325 VexRiscv._zz_321_[11]
.sym 31326 VexRiscv._zz_192_
.sym 31328 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 31330 $abc$38894$n151
.sym 31332 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31335 VexRiscv._zz_41_[4]
.sym 31340 VexRiscv._zz_36_[14]
.sym 31344 VexRiscv._zz_36_[14]
.sym 31350 VexRiscv._zz_321_[10]
.sym 31358 VexRiscv._zz_41_[9]
.sym 31368 VexRiscv._zz_192_
.sym 31369 $abc$38894$n151
.sym 31370 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 31371 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 31374 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31375 VexRiscv._zz_192_
.sym 31376 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31377 $abc$38894$n151
.sym 31381 VexRiscv._zz_321_[11]
.sym 31388 VexRiscv._zz_41_[4]
.sym 31390 $abc$38894$n149
.sym 31391 clk12_$glb_clk
.sym 31393 $abc$38894$n6517
.sym 31394 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 31395 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 31396 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 31397 $abc$38894$n6470_1
.sym 31398 basesoc_vexriscv_dbus_adr[2]
.sym 31399 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 31400 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 31402 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 31403 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 31404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 31405 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 31406 $abc$38894$n5952_1
.sym 31407 VexRiscv._zz_49_[1]
.sym 31408 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31409 VexRiscv._zz_151_[7]
.sym 31410 VexRiscv._zz_288_[10]
.sym 31411 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 31412 VexRiscv._zz_287_[1]
.sym 31413 VexRiscv._zz_151_[8]
.sym 31414 VexRiscv._zz_192_
.sym 31415 VexRiscv._zz_170_[2]
.sym 31416 grant
.sym 31417 grant
.sym 31418 $abc$38894$n149
.sym 31419 VexRiscv._zz_321_[2]
.sym 31420 VexRiscv._zz_170_[0]
.sym 31421 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 31422 VexRiscv._zz_49_[0]
.sym 31423 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 31424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 31425 VexRiscv._zz_321_[3]
.sym 31426 VexRiscv._zz_321_[31]
.sym 31427 basesoc_uart_phy_storage[0]
.sym 31434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 31436 $abc$38894$n3902_1
.sym 31437 VexRiscv._zz_321_[2]
.sym 31438 VexRiscv._zz_49_[0]
.sym 31441 $abc$38894$n4242
.sym 31442 $abc$38894$n149
.sym 31444 $abc$38894$n4200
.sym 31445 VexRiscv._zz_321_[4]
.sym 31447 $abc$38894$n4194
.sym 31449 $abc$38894$n4209
.sym 31452 $abc$38894$n4206
.sym 31453 VexRiscv._zz_49_[1]
.sym 31454 VexRiscv._zz_321_[18]
.sym 31455 VexRiscv._zz_321_[6]
.sym 31457 VexRiscv._zz_192_
.sym 31458 VexRiscv._zz_321_[7]
.sym 31459 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 31460 VexRiscv._zz_321_[5]
.sym 31461 $abc$38894$n2466
.sym 31462 $abc$38894$n151
.sym 31463 $abc$38894$n4203
.sym 31464 VexRiscv._zz_151_[27]
.sym 31467 VexRiscv._zz_321_[4]
.sym 31468 $abc$38894$n149
.sym 31470 $abc$38894$n4200
.sym 31473 VexRiscv._zz_151_[27]
.sym 31474 VexRiscv._zz_49_[0]
.sym 31475 VexRiscv._zz_49_[1]
.sym 31476 $abc$38894$n3902_1
.sym 31479 $abc$38894$n4206
.sym 31480 VexRiscv._zz_321_[6]
.sym 31482 $abc$38894$n149
.sym 31485 VexRiscv._zz_321_[5]
.sym 31487 $abc$38894$n149
.sym 31488 $abc$38894$n4203
.sym 31491 VexRiscv._zz_321_[18]
.sym 31492 $abc$38894$n149
.sym 31494 $abc$38894$n4242
.sym 31497 VexRiscv._zz_321_[7]
.sym 31499 $abc$38894$n149
.sym 31500 $abc$38894$n4209
.sym 31503 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 31504 VexRiscv._zz_192_
.sym 31505 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 31506 $abc$38894$n151
.sym 31509 VexRiscv._zz_321_[2]
.sym 31510 $abc$38894$n4194
.sym 31511 $abc$38894$n149
.sym 31513 $abc$38894$n2466
.sym 31514 clk12_$glb_clk
.sym 31516 $abc$38894$n7492
.sym 31517 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 31518 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 31519 $abc$38894$n4477
.sym 31520 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 31521 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 31522 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 31523 $abc$38894$n4467
.sym 31526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31527 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 31528 $abc$38894$n2171
.sym 31529 basesoc_vexriscv_ibus_adr[11]
.sym 31531 VexRiscv._zz_41_[10]
.sym 31532 $abc$38894$n2490
.sym 31533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 31534 sys_rst
.sym 31535 VexRiscv._zz_199_[29]
.sym 31536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 31537 VexRiscv._zz_36_[29]
.sym 31538 VexRiscv._zz_199_[19]
.sym 31539 $abc$38894$n7486
.sym 31540 VexRiscv._zz_321_[18]
.sym 31541 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31543 VexRiscv._zz_192_
.sym 31544 VexRiscv.lastStagePc[12]
.sym 31545 VexRiscv._zz_170_[1]
.sym 31546 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 31547 VexRiscv._zz_199_[14]
.sym 31548 VexRiscv.CsrPlugin_mepc[16]
.sym 31549 VexRiscv._zz_190_
.sym 31550 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 31557 VexRiscv._zz_321_[15]
.sym 31558 $abc$38894$n4422
.sym 31559 VexRiscv._zz_192_
.sym 31560 $abc$38894$n4477
.sym 31562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 31564 $abc$38894$n4431
.sym 31565 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31568 $abc$38894$n4432
.sym 31569 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 31570 $abc$38894$n4476
.sym 31573 VexRiscv._zz_190_
.sym 31574 $abc$38894$n151
.sym 31576 $abc$38894$n4468
.sym 31578 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 31579 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31582 $abc$38894$n151
.sym 31584 $abc$38894$n2479
.sym 31586 $abc$38894$n4423
.sym 31587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 31588 $abc$38894$n4467
.sym 31590 VexRiscv._zz_192_
.sym 31591 $abc$38894$n4422
.sym 31592 $abc$38894$n4423
.sym 31593 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 31596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 31597 VexRiscv._zz_190_
.sym 31598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 31599 $abc$38894$n151
.sym 31604 $abc$38894$n4476
.sym 31605 $abc$38894$n4477
.sym 31609 VexRiscv._zz_321_[15]
.sym 31614 $abc$38894$n4432
.sym 31617 $abc$38894$n4431
.sym 31620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31621 $abc$38894$n151
.sym 31622 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 31623 VexRiscv._zz_190_
.sym 31627 $abc$38894$n4468
.sym 31628 $abc$38894$n4467
.sym 31632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 31633 VexRiscv._zz_190_
.sym 31634 $abc$38894$n151
.sym 31635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 31636 $abc$38894$n2479
.sym 31637 clk12_$glb_clk
.sym 31639 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 31640 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 31641 VexRiscv.CsrPlugin_mepc[16]
.sym 31642 $abc$38894$n4468
.sym 31643 $abc$38894$n4162
.sym 31644 $abc$38894$n4423
.sym 31645 $abc$38894$n2132
.sym 31646 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 31649 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 31650 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 31651 VexRiscv._zz_321_[15]
.sym 31653 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 31654 $abc$38894$n4477
.sym 31655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 31656 VexRiscv._zz_41_[4]
.sym 31657 basesoc_uart_tx_fifo_consume[1]
.sym 31658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 31659 $abc$38894$n7490
.sym 31660 $abc$38894$n7494
.sym 31661 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 31662 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 31663 $abc$38894$n3646_1
.sym 31664 $abc$38894$n3961
.sym 31665 $abc$38894$n2409
.sym 31666 VexRiscv.lastStagePc[30]
.sym 31667 basesoc_bus_wishbone_ack
.sym 31668 VexRiscv._zz_199_[4]
.sym 31669 $abc$38894$n2131
.sym 31670 $abc$38894$n2479
.sym 31671 $abc$38894$n3364_1
.sym 31672 $abc$38894$n4353_1
.sym 31673 VexRiscv._zz_32_[1]
.sym 31674 $PACKER_VCC_NET
.sym 31681 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 31684 $abc$38894$n151
.sym 31686 $abc$38894$n5665
.sym 31687 VexRiscv._zz_192_
.sym 31688 $abc$38894$n3364_1
.sym 31689 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 31690 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31692 sys_rst
.sym 31693 basesoc_vexriscv_ibus_adr[4]
.sym 31694 $abc$38894$n3365_1
.sym 31696 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31698 $abc$38894$n3363
.sym 31702 $abc$38894$n5667
.sym 31703 $abc$38894$n3368_1
.sym 31707 $PACKER_VCC_NET
.sym 31709 VexRiscv._zz_321_[14]
.sym 31710 basesoc_vexriscv_ibus_adr[3]
.sym 31711 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 31714 $abc$38894$n3368_1
.sym 31716 $abc$38894$n3365_1
.sym 31720 basesoc_vexriscv_ibus_adr[4]
.sym 31721 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 31722 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31726 $abc$38894$n3364_1
.sym 31728 sys_rst
.sym 31731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 31732 $abc$38894$n151
.sym 31733 VexRiscv._zz_192_
.sym 31734 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 31737 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 31739 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31740 basesoc_vexriscv_ibus_adr[3]
.sym 31744 $abc$38894$n5667
.sym 31746 $abc$38894$n3363
.sym 31751 VexRiscv._zz_321_[14]
.sym 31756 $abc$38894$n3363
.sym 31758 $abc$38894$n5665
.sym 31759 $PACKER_VCC_NET
.sym 31760 clk12_$glb_clk
.sym 31764 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 31765 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 31766 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 31767 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 31768 $abc$38894$n5243
.sym 31769 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 31773 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31774 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 31775 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 31776 basesoc_uart_phy_storage[24]
.sym 31777 $abc$38894$n4385_1
.sym 31778 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 31779 VexRiscv._zz_151_[16]
.sym 31780 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 31781 $abc$38894$n4191_1
.sym 31782 VexRiscv._zz_286_[3]
.sym 31783 $abc$38894$n4186
.sym 31784 spiflash_i
.sym 31785 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 31786 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 31787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 31788 $abc$38894$n5667
.sym 31789 $abc$38894$n3368_1
.sym 31790 $abc$38894$n3375
.sym 31791 $abc$38894$n5243
.sym 31792 VexRiscv._zz_41_[27]
.sym 31793 $abc$38894$n118
.sym 31794 $abc$38894$n2132
.sym 31795 VexRiscv.CsrPlugin_mepc[7]
.sym 31796 $abc$38894$n6316_1
.sym 31797 $abc$38894$n2495
.sym 31803 $abc$38894$n4438
.sym 31805 basesoc_vexriscv_ibus_adr[8]
.sym 31806 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31807 $abc$38894$n3374_1
.sym 31808 $abc$38894$n4503
.sym 31809 $abc$38894$n4437
.sym 31810 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 31812 $abc$38894$n151
.sym 31813 VexRiscv._zz_192_
.sym 31816 $abc$38894$n118
.sym 31817 sys_rst
.sym 31818 $abc$38894$n114
.sym 31821 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 31823 basesoc_uart_tx_fifo_do_read
.sym 31824 $abc$38894$n3375
.sym 31825 VexRiscv._zz_190_
.sym 31827 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31828 $abc$38894$n4504
.sym 31829 $abc$38894$n116
.sym 31830 $abc$38894$n2479
.sym 31831 count[0]
.sym 31832 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 31833 $abc$38894$n3369
.sym 31836 $abc$38894$n151
.sym 31837 VexRiscv._zz_192_
.sym 31838 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 31839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 31842 $abc$38894$n3375
.sym 31843 $abc$38894$n3374_1
.sym 31844 $abc$38894$n3369
.sym 31850 $abc$38894$n4504
.sym 31851 $abc$38894$n4503
.sym 31854 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31855 basesoc_vexriscv_ibus_adr[8]
.sym 31857 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 31860 $abc$38894$n114
.sym 31861 count[0]
.sym 31862 $abc$38894$n118
.sym 31863 $abc$38894$n116
.sym 31867 $abc$38894$n4438
.sym 31869 $abc$38894$n4437
.sym 31872 $abc$38894$n151
.sym 31873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 31874 VexRiscv._zz_190_
.sym 31875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31878 sys_rst
.sym 31881 basesoc_uart_tx_fifo_do_read
.sym 31882 $abc$38894$n2479
.sym 31883 clk12_$glb_clk
.sym 31885 $abc$38894$n7487
.sym 31886 $abc$38894$n2131
.sym 31887 spiflash_counter[6]
.sym 31888 $abc$38894$n4000
.sym 31889 $abc$38894$n3373_1
.sym 31890 spiflash_counter[3]
.sym 31891 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 31892 spiflash_counter[2]
.sym 31897 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 31898 $abc$38894$n151
.sym 31899 VexRiscv._zz_192_
.sym 31900 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 31902 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 31903 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 31904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 31905 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 31907 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 31908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 31909 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 31910 $abc$38894$n149
.sym 31911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 31912 spiflash_counter[3]
.sym 31913 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31914 $abc$38894$n3961
.sym 31915 $abc$38894$n92
.sym 31916 $abc$38894$n7897
.sym 31917 count[0]
.sym 31918 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 31919 $abc$38894$n5116_1
.sym 31920 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 31928 $abc$38894$n5661
.sym 31930 $abc$38894$n3374_1
.sym 31932 $abc$38894$n5657
.sym 31938 $abc$38894$n5655
.sym 31939 $abc$38894$n5645
.sym 31941 $abc$38894$n3369
.sym 31942 $abc$38894$n5647
.sym 31943 $abc$38894$n3364_1
.sym 31944 $PACKER_VCC_NET
.sym 31948 $abc$38894$n5653
.sym 31950 $abc$38894$n3375
.sym 31952 $abc$38894$n5641
.sym 31954 $abc$38894$n3373_1
.sym 31959 $abc$38894$n5653
.sym 31960 $abc$38894$n3364_1
.sym 31967 $abc$38894$n3364_1
.sym 31968 $abc$38894$n5657
.sym 31972 $abc$38894$n5655
.sym 31974 $abc$38894$n3364_1
.sym 31978 $abc$38894$n5661
.sym 31979 $abc$38894$n3364_1
.sym 31985 $abc$38894$n5645
.sym 31986 $abc$38894$n3364_1
.sym 31989 $abc$38894$n3364_1
.sym 31992 $abc$38894$n5647
.sym 31996 $abc$38894$n5641
.sym 31998 $abc$38894$n3364_1
.sym 32001 $abc$38894$n3375
.sym 32002 $abc$38894$n3374_1
.sym 32003 $abc$38894$n3373_1
.sym 32004 $abc$38894$n3369
.sym 32005 $PACKER_VCC_NET
.sym 32006 clk12_$glb_clk
.sym 32007 sys_rst_$glb_sr
.sym 32008 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32009 $abc$38894$n4004_1
.sym 32010 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 32011 $abc$38894$n4455
.sym 32012 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 32013 $abc$38894$n2495
.sym 32014 $abc$38894$n4032
.sym 32015 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 32020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 32021 $abc$38894$n3636_1
.sym 32022 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 32023 $abc$38894$n3635_1
.sym 32024 basesoc_ctrl_reset_reset_r
.sym 32025 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 32027 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 32028 $abc$38894$n2373
.sym 32029 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 32031 VexRiscv.CsrPlugin_mepc[11]
.sym 32032 $abc$38894$n3311
.sym 32033 $abc$38894$n3748_1
.sym 32034 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 32035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32036 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 32037 VexRiscv._zz_170_[1]
.sym 32038 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 32039 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 32040 VexRiscv.lastStagePc[12]
.sym 32041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32042 VexRiscv._zz_190_
.sym 32043 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 32049 count[10]
.sym 32050 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 32052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32053 $abc$38894$n3371_1
.sym 32054 $abc$38894$n3964
.sym 32056 VexRiscv.CsrPlugin_mepc[14]
.sym 32057 count[11]
.sym 32058 count[13]
.sym 32059 count[12]
.sym 32060 count[15]
.sym 32061 count[7]
.sym 32062 count[8]
.sym 32063 count[5]
.sym 32064 VexRiscv.CsrPlugin_mepc[5]
.sym 32065 VexRiscv.CsrPlugin_mepc[7]
.sym 32067 $abc$38894$n3370_1
.sym 32069 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 32070 $abc$38894$n3961
.sym 32071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 32072 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 32073 $abc$38894$n3372
.sym 32074 $abc$38894$n3961
.sym 32076 $abc$38894$n7897
.sym 32077 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 32078 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 32080 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 32085 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 32088 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 32089 VexRiscv.CsrPlugin_mepc[5]
.sym 32090 $abc$38894$n3964
.sym 32091 $abc$38894$n3961
.sym 32094 count[13]
.sym 32095 count[12]
.sym 32096 count[15]
.sym 32097 count[11]
.sym 32100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32101 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 32102 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 32103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 32106 count[10]
.sym 32107 count[7]
.sym 32108 count[8]
.sym 32109 count[5]
.sym 32112 $abc$38894$n3964
.sym 32113 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 32114 $abc$38894$n3961
.sym 32115 VexRiscv.CsrPlugin_mepc[7]
.sym 32118 $abc$38894$n3961
.sym 32119 VexRiscv.CsrPlugin_mepc[14]
.sym 32120 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 32121 $abc$38894$n3964
.sym 32125 $abc$38894$n3370_1
.sym 32126 $abc$38894$n3372
.sym 32127 $abc$38894$n3371_1
.sym 32128 $abc$38894$n7897
.sym 32129 clk12_$glb_clk
.sym 32133 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 32134 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 32135 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 32136 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 32137 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 32138 $abc$38894$n4012
.sym 32140 basesoc_uart_tx_fifo_do_read
.sym 32141 basesoc_uart_tx_fifo_do_read
.sym 32142 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 32143 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 32144 $abc$38894$n2345
.sym 32145 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 32146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 32147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 32149 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 32150 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32151 $abc$38894$n2171
.sym 32152 basesoc_uart_tx_fifo_do_read
.sym 32153 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 32155 $PACKER_VCC_NET
.sym 32156 $abc$38894$n3961
.sym 32157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 32158 $abc$38894$n6496_1
.sym 32159 $abc$38894$n4281_1
.sym 32160 $abc$38894$n3646_1
.sym 32161 $abc$38894$n4017
.sym 32162 $abc$38894$n2409
.sym 32163 $abc$38894$n4032
.sym 32164 VexRiscv._zz_32_[1]
.sym 32165 VexRiscv.lastStagePc[30]
.sym 32166 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 32172 $abc$38894$n3997
.sym 32173 $abc$38894$n3976
.sym 32174 $abc$38894$n3981
.sym 32176 $abc$38894$n3977_1
.sym 32177 $abc$38894$n3984
.sym 32178 VexRiscv.CsrPlugin_mepc[10]
.sym 32179 $abc$38894$n5631
.sym 32180 $abc$38894$n3961
.sym 32181 $abc$38894$n3296
.sym 32183 $abc$38894$n3299
.sym 32184 $abc$38894$n5651
.sym 32185 $abc$38894$n3985
.sym 32187 $abc$38894$n3302
.sym 32189 $abc$38894$n3980_1
.sym 32190 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 32191 $abc$38894$n3964
.sym 32192 $abc$38894$n3311
.sym 32193 $abc$38894$n3748_1
.sym 32195 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 32196 $abc$38894$n3364_1
.sym 32197 VexRiscv.CsrPlugin_mepc[6]
.sym 32198 $abc$38894$n3996
.sym 32199 $PACKER_VCC_NET
.sym 32201 $abc$38894$n3964
.sym 32206 $abc$38894$n5651
.sym 32208 $abc$38894$n3364_1
.sym 32211 $abc$38894$n3961
.sym 32212 VexRiscv.CsrPlugin_mepc[6]
.sym 32213 $abc$38894$n3964
.sym 32214 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 32217 $abc$38894$n3964
.sym 32218 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 32219 VexRiscv.CsrPlugin_mepc[10]
.sym 32220 $abc$38894$n3961
.sym 32223 $abc$38894$n3980_1
.sym 32224 $abc$38894$n3299
.sym 32225 $abc$38894$n3748_1
.sym 32226 $abc$38894$n3981
.sym 32230 $abc$38894$n3364_1
.sym 32232 $abc$38894$n5631
.sym 32235 $abc$38894$n3748_1
.sym 32236 $abc$38894$n3296
.sym 32237 $abc$38894$n3976
.sym 32238 $abc$38894$n3977_1
.sym 32241 $abc$38894$n3311
.sym 32242 $abc$38894$n3748_1
.sym 32243 $abc$38894$n3997
.sym 32244 $abc$38894$n3996
.sym 32247 $abc$38894$n3748_1
.sym 32248 $abc$38894$n3302
.sym 32249 $abc$38894$n3984
.sym 32250 $abc$38894$n3985
.sym 32251 $PACKER_VCC_NET
.sym 32252 clk12_$glb_clk
.sym 32253 sys_rst_$glb_sr
.sym 32254 VexRiscv._zz_200_[3]
.sym 32255 $abc$38894$n4017
.sym 32256 $abc$38894$n3989_1
.sym 32257 $abc$38894$n3982
.sym 32258 $abc$38894$n3978
.sym 32259 $abc$38894$n3986_1
.sym 32260 $abc$38894$n3998_1
.sym 32261 $abc$38894$n3993
.sym 32263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 32264 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 32267 $abc$38894$n3293
.sym 32269 cas_switches_status[0]
.sym 32270 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 32271 $abc$38894$n7505
.sym 32272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 32273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 32274 VexRiscv.execute_LightShifterPlugin_isActive
.sym 32275 $abc$38894$n3302
.sym 32276 basesoc_adr[0]
.sym 32277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 32278 VexRiscv._zz_170_[0]
.sym 32280 $abc$38894$n5877
.sym 32281 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 32282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 32283 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 32284 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 32285 $abc$38894$n2495
.sym 32286 $abc$38894$n3965_1
.sym 32287 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 32289 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 32296 VexRiscv._zz_170_[0]
.sym 32297 VexRiscv._zz_151_[23]
.sym 32299 $abc$38894$n6523
.sym 32302 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 32304 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 32305 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 32306 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 32308 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 32311 $abc$38894$n6498_1
.sym 32312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 32313 $abc$38894$n3965_1
.sym 32315 $abc$38894$n3978
.sym 32317 $abc$38894$n3998_1
.sym 32318 $abc$38894$n6496_1
.sym 32319 $abc$38894$n4281_1
.sym 32320 VexRiscv._zz_170_[1]
.sym 32321 $abc$38894$n3965_1
.sym 32322 $abc$38894$n3982
.sym 32323 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 32324 $abc$38894$n3986_1
.sym 32328 $abc$38894$n3998_1
.sym 32329 $abc$38894$n3965_1
.sym 32330 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 32334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 32340 $abc$38894$n3982
.sym 32341 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 32342 $abc$38894$n3965_1
.sym 32347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 32352 $abc$38894$n3978
.sym 32354 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 32355 $abc$38894$n3965_1
.sym 32358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 32359 $abc$38894$n3965_1
.sym 32361 $abc$38894$n3986_1
.sym 32364 VexRiscv._zz_151_[23]
.sym 32365 VexRiscv._zz_170_[0]
.sym 32366 VexRiscv._zz_170_[1]
.sym 32367 $abc$38894$n4281_1
.sym 32370 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 32371 $abc$38894$n6523
.sym 32372 $abc$38894$n6496_1
.sym 32373 $abc$38894$n6498_1
.sym 32374 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 32375 clk12_$glb_clk
.sym 32377 $abc$38894$n3961
.sym 32378 $abc$38894$n4026_1
.sym 32379 $abc$38894$n3965_1
.sym 32380 $abc$38894$n3970
.sym 32381 $abc$38894$n3966
.sym 32382 $abc$38894$n3974_1
.sym 32383 $abc$38894$n4025_1
.sym 32384 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 32385 $PACKER_VCC_NET
.sym 32388 $PACKER_VCC_NET
.sym 32389 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 32390 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 32391 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 32392 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 32393 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 32394 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 32395 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 32396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 32397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 32398 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32399 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 32400 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 32401 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 32402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32403 $abc$38894$n7897
.sym 32404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 32405 $abc$38894$n5876
.sym 32406 $abc$38894$n3290
.sym 32407 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 32408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 32409 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 32410 $abc$38894$n3961
.sym 32411 $abc$38894$n5116_1
.sym 32412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 32419 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 32420 $abc$38894$n3973
.sym 32421 $abc$38894$n3988
.sym 32422 $abc$38894$n3305
.sym 32423 VexRiscv.CsrPlugin_mepc[4]
.sym 32424 $abc$38894$n3308
.sym 32425 $abc$38894$n3993
.sym 32427 $abc$38894$n3964
.sym 32428 $abc$38894$n3989_1
.sym 32430 $abc$38894$n3964
.sym 32431 $abc$38894$n3972
.sym 32432 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 32433 VexRiscv.CsrPlugin_mepc[2]
.sym 32434 $abc$38894$n3961
.sym 32435 $abc$38894$n3992_1
.sym 32436 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 32437 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 32438 VexRiscv.CsrPlugin_mepc[9]
.sym 32441 $abc$38894$n3293
.sym 32442 $abc$38894$n3961
.sym 32443 $abc$38894$n3748_1
.sym 32444 $abc$38894$n3965_1
.sym 32445 $abc$38894$n2409
.sym 32446 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 32449 $abc$38894$n3974_1
.sym 32451 $abc$38894$n3748_1
.sym 32452 $abc$38894$n3989_1
.sym 32453 $abc$38894$n3305
.sym 32454 $abc$38894$n3988
.sym 32457 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 32458 VexRiscv.CsrPlugin_mepc[9]
.sym 32459 $abc$38894$n3964
.sym 32460 $abc$38894$n3961
.sym 32463 $abc$38894$n3961
.sym 32464 VexRiscv.CsrPlugin_mepc[4]
.sym 32465 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 32466 $abc$38894$n3964
.sym 32469 $abc$38894$n3293
.sym 32470 $abc$38894$n3972
.sym 32472 $abc$38894$n3748_1
.sym 32475 $abc$38894$n3308
.sym 32476 $abc$38894$n3992_1
.sym 32477 $abc$38894$n3748_1
.sym 32478 $abc$38894$n3993
.sym 32481 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 32482 $abc$38894$n3974_1
.sym 32483 $abc$38894$n3965_1
.sym 32484 $abc$38894$n3973
.sym 32488 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 32493 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 32494 VexRiscv.CsrPlugin_mepc[2]
.sym 32495 $abc$38894$n3961
.sym 32496 $abc$38894$n3964
.sym 32497 $abc$38894$n2409
.sym 32498 clk12_$glb_clk
.sym 32499 VexRiscv.reset_$glb_sr
.sym 32500 basesoc_uart_tx_fifo_level0[4]
.sym 32501 basesoc_uart_tx_fifo_level0[2]
.sym 32502 $abc$38894$n2265
.sym 32503 $abc$38894$n4066_1
.sym 32504 $abc$38894$n4056
.sym 32505 $abc$38894$n4078_1
.sym 32506 basesoc_uart_tx_fifo_level0[0]
.sym 32507 basesoc_uart_tx_fifo_level0[3]
.sym 32508 $abc$38894$n3963
.sym 32510 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 32511 $abc$38894$n4076_1
.sym 32512 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 32513 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 32515 $abc$38894$n3428_1
.sym 32517 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 32518 VexRiscv._zz_192_
.sym 32519 $abc$38894$n3347
.sym 32520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 32521 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 32522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 32523 $abc$38894$n3965_1
.sym 32524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 32525 $abc$38894$n3332
.sym 32527 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32529 $abc$38894$n3748_1
.sym 32530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 32531 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 32532 $abc$38894$n4025_1
.sym 32533 $abc$38894$n3326
.sym 32534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 32535 $abc$38894$n3314
.sym 32541 $abc$38894$n3961
.sym 32543 $abc$38894$n2493
.sym 32545 $abc$38894$n3966
.sym 32546 $abc$38894$n4065_1
.sym 32547 VexRiscv.CsrPlugin_mepc[3]
.sym 32548 $abc$38894$n3960
.sym 32549 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 32551 $abc$38894$n3965_1
.sym 32552 $abc$38894$n3970
.sym 32553 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 32554 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 32555 VexRiscv._zz_335_
.sym 32556 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 32559 $abc$38894$n3969
.sym 32564 $abc$38894$n3964
.sym 32566 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 32567 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 32568 $abc$38894$n4066_1
.sym 32569 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32570 $abc$38894$n4078_1
.sym 32571 VexRiscv.CsrPlugin_mepc[27]
.sym 32574 $abc$38894$n3970
.sym 32575 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 32576 $abc$38894$n3969
.sym 32577 $abc$38894$n3965_1
.sym 32582 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 32586 $abc$38894$n3961
.sym 32587 $abc$38894$n3964
.sym 32588 VexRiscv.CsrPlugin_mepc[3]
.sym 32589 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 32592 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 32593 $abc$38894$n4078_1
.sym 32594 $abc$38894$n3965_1
.sym 32599 VexRiscv._zz_335_
.sym 32604 $abc$38894$n3964
.sym 32605 $abc$38894$n3961
.sym 32606 VexRiscv.CsrPlugin_mepc[27]
.sym 32607 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 32610 $abc$38894$n3966
.sym 32611 $abc$38894$n3965_1
.sym 32612 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 32613 $abc$38894$n3960
.sym 32616 $abc$38894$n3965_1
.sym 32617 $abc$38894$n4066_1
.sym 32618 $abc$38894$n4065_1
.sym 32619 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 32620 $abc$38894$n2493
.sym 32621 clk12_$glb_clk
.sym 32623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 32625 $abc$38894$n4028_1
.sym 32626 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 32627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 32628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 32629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 32630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 32635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 32637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 32639 $abc$38894$n2493
.sym 32641 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 32642 $abc$38894$n3371
.sym 32643 $abc$38894$n4045
.sym 32644 basesoc_uart_tx_fifo_do_read
.sym 32645 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 32646 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 32647 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 32648 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 32649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32650 VexRiscv.CsrPlugin_hadException
.sym 32651 $abc$38894$n4032
.sym 32652 $abc$38894$n5880
.sym 32653 $abc$38894$n4017
.sym 32654 $abc$38894$n5883
.sym 32655 basesoc_uart_tx_fifo_level0[0]
.sym 32656 VexRiscv.lastStagePc[30]
.sym 32657 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 32658 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 32664 $abc$38894$n3968_1
.sym 32667 $abc$38894$n4077_1
.sym 32668 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 32669 $abc$38894$n4044
.sym 32671 $abc$38894$n4064_1
.sym 32674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 32675 $abc$38894$n3362
.sym 32676 $abc$38894$n3290
.sym 32678 $abc$38894$n3959_1
.sym 32679 $abc$38894$n4024
.sym 32682 $abc$38894$n3748_1
.sym 32683 $abc$38894$n4045
.sym 32684 $abc$38894$n4076_1
.sym 32685 $abc$38894$n3332
.sym 32687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 32690 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 32691 $abc$38894$n2442
.sym 32692 $abc$38894$n4025_1
.sym 32693 $abc$38894$n3347
.sym 32694 $abc$38894$n3371
.sym 32698 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 32703 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 32704 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 32705 $abc$38894$n3959_1
.sym 32706 $abc$38894$n3748_1
.sym 32710 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 32716 $abc$38894$n3968_1
.sym 32717 $abc$38894$n3290
.sym 32718 $abc$38894$n3748_1
.sym 32721 $abc$38894$n3748_1
.sym 32722 $abc$38894$n3371
.sym 32723 $abc$38894$n4076_1
.sym 32724 $abc$38894$n4077_1
.sym 32727 $abc$38894$n4045
.sym 32728 $abc$38894$n3748_1
.sym 32729 $abc$38894$n4044
.sym 32730 $abc$38894$n3347
.sym 32733 $abc$38894$n3362
.sym 32734 $abc$38894$n4064_1
.sym 32735 $abc$38894$n3748_1
.sym 32739 $abc$38894$n4025_1
.sym 32740 $abc$38894$n3748_1
.sym 32741 $abc$38894$n3332
.sym 32742 $abc$38894$n4024
.sym 32743 $abc$38894$n2442
.sym 32744 clk12_$glb_clk
.sym 32745 VexRiscv.reset_$glb_sr
.sym 32746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 32747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 32748 $abc$38894$n3748_1
.sym 32749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 32750 $abc$38894$n4495
.sym 32751 $abc$38894$n4049
.sym 32752 $abc$38894$n9
.sym 32753 $abc$38894$n2442
.sym 32755 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 32758 $abc$38894$n151
.sym 32759 $abc$38894$n3329
.sym 32760 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 32761 $abc$38894$n3362
.sym 32762 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 32763 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 32764 $abc$38894$n3338
.sym 32765 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 32766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 32767 $abc$38894$n4024
.sym 32768 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 32769 $abc$38894$n3323
.sym 32771 $abc$38894$n5877
.sym 32772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 32773 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 32774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 32775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 32776 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 32777 $abc$38894$n2442
.sym 32778 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 32779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 32780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 32788 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 32789 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 32790 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 32791 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32792 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 32793 VexRiscv._zz_192_
.sym 32794 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 32797 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32798 $abc$38894$n2442
.sym 32800 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 32801 VexRiscv._zz_192_
.sym 32808 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32814 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 32816 $abc$38894$n151
.sym 32822 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 32829 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 32833 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 32841 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 32844 $abc$38894$n151
.sym 32845 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 32846 VexRiscv._zz_192_
.sym 32847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32850 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32851 $abc$38894$n151
.sym 32852 VexRiscv._zz_192_
.sym 32853 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 32859 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 32864 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 32866 $abc$38894$n2442
.sym 32867 clk12_$glb_clk
.sym 32868 VexRiscv.reset_$glb_sr
.sym 32871 $abc$38894$n5880
.sym 32872 $abc$38894$n5883
.sym 32873 $abc$38894$n5886
.sym 32874 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 32875 $abc$38894$n3681
.sym 32876 $abc$38894$n3683
.sym 32881 VexRiscv._zz_190_
.sym 32882 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 32883 $abc$38894$n2490
.sym 32884 $abc$38894$n3350
.sym 32885 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 32886 $abc$38894$n2442
.sym 32887 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 32888 $abc$38894$n4050
.sym 32889 VexRiscv._zz_192_
.sym 32890 basesoc_uart_tx_fifo_wrport_we
.sym 32891 $abc$38894$n3432_1
.sym 32892 $abc$38894$n3359
.sym 32895 $abc$38894$n149
.sym 32900 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 32901 $abc$38894$n5876
.sym 32902 $abc$38894$n5116_1
.sym 32911 VexRiscv._zz_192_
.sym 32913 sys_rst
.sym 32918 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 32919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32920 $PACKER_GND_NET
.sym 32923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 32925 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 32926 $abc$38894$n151
.sym 32927 basesoc_uart_tx_fifo_level0[0]
.sym 32928 basesoc_uart_tx_fifo_do_read
.sym 32929 VexRiscv._zz_190_
.sym 32930 basesoc_uart_tx_fifo_wrport_we
.sym 32933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 32934 $abc$38894$n151
.sym 32937 $abc$38894$n2442
.sym 32939 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 32941 $PACKER_VCC_NET
.sym 32945 $PACKER_VCC_NET
.sym 32946 basesoc_uart_tx_fifo_level0[0]
.sym 32949 sys_rst
.sym 32950 basesoc_uart_tx_fifo_wrport_we
.sym 32951 basesoc_uart_tx_fifo_level0[0]
.sym 32952 basesoc_uart_tx_fifo_do_read
.sym 32955 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 32956 VexRiscv._zz_192_
.sym 32957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32958 $abc$38894$n151
.sym 32961 $PACKER_GND_NET
.sym 32967 $abc$38894$n151
.sym 32968 VexRiscv._zz_192_
.sym 32969 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 32970 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 32973 $PACKER_GND_NET
.sym 32980 basesoc_uart_tx_fifo_level0[0]
.sym 32981 $PACKER_VCC_NET
.sym 32985 VexRiscv._zz_190_
.sym 32986 $abc$38894$n151
.sym 32987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 32988 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 32989 $abc$38894$n2442
.sym 32990 clk12_$glb_clk
.sym 32992 basesoc_ctrl_storage[29]
.sym 32994 $abc$38894$n3738
.sym 32995 $abc$38894$n3716_1
.sym 32996 basesoc_ctrl_storage[26]
.sym 32997 basesoc_ctrl_storage[30]
.sym 32998 basesoc_ctrl_storage[24]
.sym 33001 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 33004 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 33007 sys_rst
.sym 33008 $abc$38894$n3964
.sym 33009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 33010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 33013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 33014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 33015 VexRiscv._zz_192_
.sym 33016 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 33017 VexRiscv.decode_to_execute_IS_MUL
.sym 33024 $abc$38894$n3726
.sym 33026 basesoc_dat_w[5]
.sym 33036 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 33049 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 33055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 33067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 33092 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 33099 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 33112 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 33113 clk12_$glb_clk
.sym 33115 VexRiscv.lastStagePc[30]
.sym 33118 VexRiscv.lastStagePc[3]
.sym 33124 basesoc_ctrl_storage[30]
.sym 33127 $abc$38894$n5978_1
.sym 33131 $abc$38894$n2171
.sym 33137 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 33138 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 33143 VexRiscv._zz_41_[8]
.sym 33148 VexRiscv.lastStagePc[30]
.sym 33157 VexRiscv._zz_41_[15]
.sym 33167 $abc$38894$n149
.sym 33169 VexRiscv._zz_17_
.sym 33208 VexRiscv._zz_17_
.sym 33219 VexRiscv._zz_41_[15]
.sym 33235 $abc$38894$n149
.sym 33236 clk12_$glb_clk
.sym 33240 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 33243 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 33244 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 33245 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 33246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 33250 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 33251 VexRiscv._zz_41_[15]
.sym 33252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 33254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 33257 $abc$38894$n5684
.sym 33258 VexRiscv._zz_15_
.sym 33259 $abc$38894$n7897
.sym 33261 $abc$38894$n7897
.sym 33269 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 33280 VexRiscv._zz_192_
.sym 33297 $abc$38894$n2479
.sym 33308 $abc$38894$n151
.sym 33325 VexRiscv._zz_192_
.sym 33358 $abc$38894$n2479
.sym 33359 clk12_$glb_clk
.sym 33360 $abc$38894$n151
.sym 33363 VexRiscv.CsrPlugin_mtval[13]
.sym 33374 VexRiscv._zz_192_
.sym 33378 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 33379 $PACKER_VCC_NET
.sym 33383 VexRiscv._zz_41_[26]
.sym 33392 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 33494 VexRiscv._zz_50_[7]
.sym 33504 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 33600 VexRiscv._zz_200_[3]
.sym 33608 VexRiscv._zz_334_
.sym 33722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 33723 VexRiscv.CsrPlugin_mepc[25]
.sym 33733 $abc$38894$n2230
.sym 33735 $abc$38894$n4896
.sym 33767 $abc$38894$n3964
.sym 33790 grant
.sym 33798 basesoc_vexriscv_ibus_adr[4]
.sym 33802 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 33817 basesoc_vexriscv_dbus_adr[4]
.sym 33848 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 33852 basesoc_vexriscv_dbus_adr[4]
.sym 33853 basesoc_vexriscv_ibus_adr[4]
.sym 33854 grant
.sym 33868 $abc$38894$n7896_$glb_ce
.sym 33869 clk12_$glb_clk
.sym 33871 VexRiscv.CsrPlugin_mstatus_MIE
.sym 33873 $abc$38894$n4228_1
.sym 33874 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 33875 $abc$38894$n4341_1
.sym 33876 $abc$38894$n4338_1
.sym 33877 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 33878 $abc$38894$n4345_1
.sym 33879 basesoc_vexriscv_ibus_adr[3]
.sym 33881 VexRiscv._zz_170_[0]
.sym 33882 basesoc_vexriscv_ibus_adr[3]
.sym 33883 array_muxed0[3]
.sym 33884 $PACKER_VCC_NET
.sym 33885 array_muxed0[4]
.sym 33887 grant
.sym 33888 array_muxed0[0]
.sym 33889 slave_sel_r[2]
.sym 33890 basesoc_uart_phy_rx_busy
.sym 33891 VexRiscv._zz_129_[7]
.sym 33892 array_muxed0[1]
.sym 33893 array_muxed0[12]
.sym 33894 grant
.sym 33897 VexRiscv._zz_286_[0]
.sym 33898 $abc$38894$n5580_1
.sym 33900 VexRiscv._zz_337_
.sym 33901 $abc$38894$n2490
.sym 33902 $abc$38894$n2360
.sym 33903 VexRiscv._zz_151_[7]
.sym 33905 $abc$38894$n151
.sym 33914 $abc$38894$n2412
.sym 33916 VexRiscv._zz_337_
.sym 33920 VexRiscv._zz_334_
.sym 33929 $abc$38894$n3642_1
.sym 33931 $abc$38894$n3635_1
.sym 33940 VexRiscv._zz_335_
.sym 33943 $abc$38894$n3884
.sym 33958 VexRiscv._zz_335_
.sym 33975 $abc$38894$n3635_1
.sym 33977 $abc$38894$n3642_1
.sym 33978 $abc$38894$n3884
.sym 33982 VexRiscv._zz_334_
.sym 33990 VexRiscv._zz_337_
.sym 33991 $abc$38894$n2412
.sym 33992 clk12_$glb_clk
.sym 33993 VexRiscv.reset_$glb_sr
.sym 33994 $abc$38894$n3411_1
.sym 33995 $abc$38894$n3642_1
.sym 33996 VexRiscv._zz_200_[11]
.sym 33997 VexRiscv._zz_200_[12]
.sym 33998 VexRiscv._zz_335_
.sym 33999 $abc$38894$n4204_1
.sym 34000 $abc$38894$n3762
.sym 34001 VexRiscv._zz_200_[2]
.sym 34005 VexRiscv._zz_199_[10]
.sym 34006 array_muxed0[2]
.sym 34007 $abc$38894$n5582_1
.sym 34008 $abc$38894$n2412
.sym 34012 $abc$38894$n4186
.sym 34013 $abc$38894$n3368_1
.sym 34014 spram_wren0
.sym 34015 $abc$38894$n2126
.sym 34017 $abc$38894$n4228_1
.sym 34018 VexRiscv._zz_170_[1]
.sym 34019 VexRiscv._zz_335_
.sym 34021 $abc$38894$n5606_1
.sym 34022 $abc$38894$n3636_1
.sym 34023 VexRiscv._zz_170_[1]
.sym 34024 VexRiscv._zz_151_[25]
.sym 34025 VexRiscv._zz_200_[2]
.sym 34026 $abc$38894$n3366
.sym 34028 basesoc_vexriscv_dbus_adr[2]
.sym 34029 $abc$38894$n3884
.sym 34036 VexRiscv.lastStagePc[12]
.sym 34037 VexRiscv.CsrPlugin_mie_MSIE
.sym 34039 VexRiscv.CsrPlugin_mepc[12]
.sym 34040 VexRiscv._zz_190_
.sym 34041 VexRiscv._zz_200_[2]
.sym 34044 $abc$38894$n4209_1
.sym 34046 $abc$38894$n4202_1
.sym 34047 VexRiscv._zz_170_[1]
.sym 34052 $abc$38894$n4192_1
.sym 34053 $abc$38894$n4227_1
.sym 34054 VexRiscv._zz_200_[3]
.sym 34055 VexRiscv._zz_233_
.sym 34058 $abc$38894$n4210_1
.sym 34059 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 34060 $abc$38894$n3642_1
.sym 34061 $abc$38894$n2490
.sym 34062 $abc$38894$n2479
.sym 34063 VexRiscv._zz_151_[7]
.sym 34064 $abc$38894$n3637_1
.sym 34065 $abc$38894$n151
.sym 34066 VexRiscv._zz_170_[0]
.sym 34068 $abc$38894$n4227_1
.sym 34069 VexRiscv._zz_170_[1]
.sym 34070 VexRiscv._zz_170_[0]
.sym 34071 VexRiscv._zz_151_[7]
.sym 34075 $abc$38894$n3642_1
.sym 34077 VexRiscv.CsrPlugin_mie_MSIE
.sym 34088 VexRiscv._zz_190_
.sym 34092 $abc$38894$n4202_1
.sym 34093 $abc$38894$n4192_1
.sym 34094 VexRiscv._zz_200_[2]
.sym 34095 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 34098 $abc$38894$n2490
.sym 34099 VexRiscv.CsrPlugin_mepc[12]
.sym 34100 VexRiscv.lastStagePc[12]
.sym 34105 $abc$38894$n151
.sym 34110 VexRiscv._zz_200_[3]
.sym 34111 $abc$38894$n4209_1
.sym 34112 $abc$38894$n4210_1
.sym 34113 $abc$38894$n3637_1
.sym 34114 $abc$38894$n2479
.sym 34115 clk12_$glb_clk
.sym 34116 VexRiscv._zz_233_
.sym 34117 VexRiscv._zz_36_[2]
.sym 34118 $abc$38894$n5627
.sym 34119 VexRiscv._zz_36_[3]
.sym 34120 $abc$38894$n5631_1
.sym 34121 $abc$38894$n5626_1
.sym 34122 $abc$38894$n5615_1
.sym 34123 $abc$38894$n5629_1
.sym 34124 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 34125 basesoc_dat_w[6]
.sym 34127 $abc$38894$n4172_1
.sym 34128 basesoc_dat_w[6]
.sym 34130 VexRiscv.decode_to_execute_RS2[9]
.sym 34131 $abc$38894$n7897
.sym 34134 VexRiscv.CsrPlugin_mie_MEIE
.sym 34135 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 34136 VexRiscv.decode_to_execute_RS2[17]
.sym 34137 array_muxed0[10]
.sym 34138 VexRiscv._zz_170_[0]
.sym 34140 $abc$38894$n4353_1
.sym 34141 VexRiscv._zz_36_[7]
.sym 34143 $abc$38894$n2490
.sym 34145 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 34146 VexRiscv.CsrPlugin_mtval[25]
.sym 34147 VexRiscv._zz_151_[2]
.sym 34148 VexRiscv._zz_286_[1]
.sym 34149 $abc$38894$n3804
.sym 34150 $abc$38894$n6312_1
.sym 34152 VexRiscv._zz_170_[0]
.sym 34158 VexRiscv.CsrPlugin_mepc[25]
.sym 34159 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 34160 $abc$38894$n4227_1
.sym 34161 $abc$38894$n3636_1
.sym 34164 $abc$38894$n5680_1
.sym 34165 VexRiscv._zz_151_[2]
.sym 34166 VexRiscv.CsrPlugin_mtval[2]
.sym 34167 $abc$38894$n4199_1
.sym 34168 $abc$38894$n5677
.sym 34169 $abc$38894$n4200_1
.sym 34170 $abc$38894$n4201_1
.sym 34171 $abc$38894$n4403_1
.sym 34172 VexRiscv.lastStagePc[25]
.sym 34173 $abc$38894$n2490
.sym 34174 $abc$38894$n4186
.sym 34175 $abc$38894$n5582_1
.sym 34177 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 34178 VexRiscv._zz_170_[1]
.sym 34180 $abc$38894$n4353_1
.sym 34181 $abc$38894$n6421
.sym 34184 VexRiscv._zz_170_[0]
.sym 34185 $abc$38894$n3646_1
.sym 34186 $abc$38894$n4191_1
.sym 34187 $abc$38894$n5580_1
.sym 34188 $abc$38894$n6422
.sym 34189 VexRiscv.CsrPlugin_mepc[2]
.sym 34191 $abc$38894$n4353_1
.sym 34192 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 34193 $abc$38894$n4403_1
.sym 34198 $abc$38894$n4200_1
.sym 34199 $abc$38894$n4201_1
.sym 34204 $abc$38894$n5582_1
.sym 34206 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 34209 VexRiscv.CsrPlugin_mtval[2]
.sym 34210 VexRiscv.CsrPlugin_mepc[2]
.sym 34211 $abc$38894$n4191_1
.sym 34212 $abc$38894$n4186
.sym 34215 $abc$38894$n5680_1
.sym 34216 $abc$38894$n3636_1
.sym 34217 $abc$38894$n4227_1
.sym 34218 $abc$38894$n6422
.sym 34221 VexRiscv.lastStagePc[25]
.sym 34222 VexRiscv.CsrPlugin_mepc[25]
.sym 34224 $abc$38894$n2490
.sym 34227 $abc$38894$n5580_1
.sym 34228 $abc$38894$n5677
.sym 34229 $abc$38894$n3646_1
.sym 34230 $abc$38894$n6421
.sym 34233 VexRiscv._zz_170_[0]
.sym 34234 $abc$38894$n4199_1
.sym 34235 VexRiscv._zz_151_[2]
.sym 34236 VexRiscv._zz_170_[1]
.sym 34238 clk12_$glb_clk
.sym 34240 $abc$38894$n3806
.sym 34241 $abc$38894$n5620
.sym 34242 $abc$38894$n5617_1
.sym 34243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 34244 $abc$38894$n5616_1
.sym 34245 $abc$38894$n5619_1
.sym 34246 $abc$38894$n6413
.sym 34247 $abc$38894$n6421
.sym 34248 $abc$38894$n5608_1
.sym 34249 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 34250 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 34251 VexRiscv.decode_to_execute_IS_MUL
.sym 34252 basesoc_dat_w[2]
.sym 34253 $abc$38894$n4202_1
.sym 34254 VexRiscv.decode_to_execute_RS2[15]
.sym 34255 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 34256 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34257 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 34258 VexRiscv._zz_47_[1]
.sym 34260 $abc$38894$n4896
.sym 34261 VexRiscv._zz_286_[3]
.sym 34262 VexRiscv._zz_36_[7]
.sym 34263 $abc$38894$n5582_1
.sym 34264 $abc$38894$n5585_1
.sym 34266 $abc$38894$n5580_1
.sym 34267 $abc$38894$n149
.sym 34268 VexRiscv._zz_151_[3]
.sym 34269 $abc$38894$n3964
.sym 34270 VexRiscv._zz_151_[6]
.sym 34271 $abc$38894$n3646_1
.sym 34272 VexRiscv.CsrPlugin_mepc[12]
.sym 34274 VexRiscv._zz_151_[6]
.sym 34275 VexRiscv.CsrPlugin_mepc[2]
.sym 34281 $abc$38894$n4186
.sym 34282 $abc$38894$n4202_1
.sym 34283 $abc$38894$n149
.sym 34284 VexRiscv._zz_49_[1]
.sym 34285 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 34286 $abc$38894$n4191_1
.sym 34287 $abc$38894$n3646_1
.sym 34288 $abc$38894$n5659_1
.sym 34289 VexRiscv.CsrPlugin_mepc[25]
.sym 34290 VexRiscv._zz_170_[1]
.sym 34291 $abc$38894$n4287_1
.sym 34293 VexRiscv._zz_36_[7]
.sym 34295 $abc$38894$n6418
.sym 34296 VexRiscv._zz_151_[25]
.sym 34298 $abc$38894$n6416
.sym 34301 $abc$38894$n5580_1
.sym 34302 VexRiscv._zz_49_[0]
.sym 34303 VexRiscv._zz_200_[25]
.sym 34304 $abc$38894$n5585_1
.sym 34305 $abc$38894$n5582_1
.sym 34306 VexRiscv.CsrPlugin_mtval[25]
.sym 34307 VexRiscv._zz_170_[0]
.sym 34308 $abc$38894$n5681
.sym 34309 $abc$38894$n4288_1
.sym 34310 $abc$38894$n6417
.sym 34314 $abc$38894$n3646_1
.sym 34315 $abc$38894$n6418
.sym 34316 $abc$38894$n6417
.sym 34320 $abc$38894$n4287_1
.sym 34321 VexRiscv._zz_151_[25]
.sym 34322 VexRiscv._zz_170_[0]
.sym 34323 VexRiscv._zz_170_[1]
.sym 34327 VexRiscv.CsrPlugin_mepc[25]
.sym 34328 $abc$38894$n4186
.sym 34329 $abc$38894$n4288_1
.sym 34332 VexRiscv._zz_49_[1]
.sym 34334 VexRiscv._zz_49_[0]
.sym 34338 VexRiscv._zz_200_[25]
.sym 34339 $abc$38894$n4202_1
.sym 34340 VexRiscv.CsrPlugin_mtval[25]
.sym 34341 $abc$38894$n4191_1
.sym 34344 $abc$38894$n6416
.sym 34345 $abc$38894$n5580_1
.sym 34346 $abc$38894$n5582_1
.sym 34347 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 34350 $abc$38894$n3646_1
.sym 34351 $abc$38894$n5659_1
.sym 34352 $abc$38894$n5681
.sym 34353 $abc$38894$n5585_1
.sym 34358 VexRiscv._zz_36_[7]
.sym 34360 $abc$38894$n149
.sym 34361 clk12_$glb_clk
.sym 34363 $abc$38894$n3890_1
.sym 34364 VexRiscv.CsrPlugin_mtval[18]
.sym 34365 $abc$38894$n3886_1
.sym 34366 $abc$38894$n3880
.sym 34367 $abc$38894$n3885_1
.sym 34368 $abc$38894$n3801_1
.sym 34369 $abc$38894$n2493
.sym 34370 $abc$38894$n3800
.sym 34371 $abc$38894$n2163
.sym 34373 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 34375 $abc$38894$n3883_1
.sym 34376 $abc$38894$n4202_1
.sym 34377 $abc$38894$n2409
.sym 34378 VexRiscv._zz_49_[1]
.sym 34379 $abc$38894$n3637_1
.sym 34380 VexRiscv.decode_to_execute_RS2[14]
.sym 34381 $abc$38894$n3646_1
.sym 34382 basesoc_bus_wishbone_ack
.sym 34383 $abc$38894$n5630
.sym 34384 VexRiscv._zz_47_[1]
.sym 34385 $abc$38894$n4278_1
.sym 34386 VexRiscv.decode_to_execute_RS2[14]
.sym 34387 VexRiscv._zz_151_[30]
.sym 34388 VexRiscv._zz_49_[0]
.sym 34389 VexRiscv._zz_286_[0]
.sym 34390 $abc$38894$n5630
.sym 34392 VexRiscv._zz_151_[18]
.sym 34394 VexRiscv._zz_151_[7]
.sym 34395 VexRiscv.execute_LightShifterPlugin_isActive
.sym 34396 $abc$38894$n151
.sym 34397 $abc$38894$n3816
.sym 34398 VexRiscv._zz_151_[7]
.sym 34404 VexRiscv.CsrPlugin_hadException
.sym 34406 VexRiscv.execute_LightShifterPlugin_isActive
.sym 34407 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 34408 VexRiscv._zz_288_[6]
.sym 34409 VexRiscv._zz_200_[18]
.sym 34410 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 34412 $abc$38894$n6419
.sym 34413 VexRiscv._zz_49_[0]
.sym 34415 $abc$38894$n2490
.sym 34416 VexRiscv._zz_151_[18]
.sym 34417 $abc$38894$n4207_1
.sym 34418 $abc$38894$n3888_1
.sym 34419 $abc$38894$n3637_1
.sym 34420 $abc$38894$n4186
.sym 34421 VexRiscv.CsrPlugin_mtval[18]
.sym 34422 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 34424 VexRiscv._zz_170_[1]
.sym 34426 VexRiscv._zz_49_[1]
.sym 34428 $abc$38894$n4267_1
.sym 34429 $abc$38894$n4266_1
.sym 34430 VexRiscv._zz_151_[6]
.sym 34431 VexRiscv.CsrPlugin_mepc[18]
.sym 34432 VexRiscv._zz_170_[0]
.sym 34433 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34434 $abc$38894$n3636_1
.sym 34435 $abc$38894$n4224_1
.sym 34437 $abc$38894$n4207_1
.sym 34438 VexRiscv._zz_200_[18]
.sym 34439 $abc$38894$n3637_1
.sym 34440 VexRiscv.CsrPlugin_mtval[18]
.sym 34443 $abc$38894$n4267_1
.sym 34444 $abc$38894$n4186
.sym 34446 VexRiscv.CsrPlugin_mepc[18]
.sym 34449 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 34450 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 34451 VexRiscv.CsrPlugin_hadException
.sym 34455 VexRiscv._zz_170_[0]
.sym 34456 VexRiscv._zz_170_[1]
.sym 34457 VexRiscv._zz_151_[18]
.sym 34458 $abc$38894$n4266_1
.sym 34461 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34462 VexRiscv._zz_151_[6]
.sym 34463 VexRiscv._zz_288_[6]
.sym 34467 $abc$38894$n6419
.sym 34468 $abc$38894$n4224_1
.sym 34469 $abc$38894$n3636_1
.sym 34473 VexRiscv._zz_49_[1]
.sym 34474 $abc$38894$n3888_1
.sym 34475 VexRiscv._zz_49_[0]
.sym 34476 VexRiscv._zz_151_[6]
.sym 34480 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 34481 VexRiscv._zz_151_[6]
.sym 34482 VexRiscv.execute_LightShifterPlugin_isActive
.sym 34483 $abc$38894$n2490
.sym 34484 clk12_$glb_clk
.sym 34486 $abc$38894$n3818
.sym 34487 $abc$38894$n3808
.sym 34488 $abc$38894$n3879
.sym 34489 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 34490 $abc$38894$n5792_1
.sym 34491 $abc$38894$n3859_1
.sym 34492 $abc$38894$n3799_1
.sym 34493 $abc$38894$n3894_1
.sym 34497 $abc$38894$n4168
.sym 34498 VexRiscv._zz_49_[1]
.sym 34499 VexRiscv._zz_49_[0]
.sym 34500 VexRiscv._zz_47_[1]
.sym 34501 $abc$38894$n6314_1
.sym 34502 basesoc_vexriscv_dbus_we
.sym 34503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 34504 VexRiscv._zz_47_[0]
.sym 34505 VexRiscv.decode_to_execute_RS2[20]
.sym 34506 basesoc_dat_w[3]
.sym 34507 $abc$38894$n3637_1
.sym 34508 VexRiscv.decode_to_execute_RS2[20]
.sym 34509 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 34510 VexRiscv._zz_170_[1]
.sym 34511 $abc$38894$n3366
.sym 34512 VexRiscv._zz_151_[8]
.sym 34513 $abc$38894$n3851_1
.sym 34514 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 34515 VexRiscv._zz_151_[17]
.sym 34516 VexRiscv._zz_151_[25]
.sym 34517 VexRiscv._zz_36_[6]
.sym 34518 $abc$38894$n2493
.sym 34519 VexRiscv._zz_335_
.sym 34520 basesoc_vexriscv_dbus_adr[2]
.sym 34521 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 34527 VexRiscv._zz_151_[29]
.sym 34528 $abc$38894$n3822
.sym 34529 $abc$38894$n5795_1
.sym 34530 $abc$38894$n5606_1
.sym 34531 VexRiscv._zz_151_[17]
.sym 34532 VexRiscv._zz_190_
.sym 34538 $abc$38894$n3814
.sym 34540 VexRiscv._zz_36_[6]
.sym 34542 VexRiscv._zz_288_[9]
.sym 34543 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34544 $abc$38894$n3872_1
.sym 34545 VexRiscv._zz_41_[27]
.sym 34547 $abc$38894$n5580_1
.sym 34548 VexRiscv._zz_151_[9]
.sym 34550 $abc$38894$n5630
.sym 34551 $abc$38894$n3818
.sym 34552 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 34554 $abc$38894$n149
.sym 34555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 34556 $abc$38894$n151
.sym 34557 $abc$38894$n3816
.sym 34558 VexRiscv._zz_151_[10]
.sym 34560 $abc$38894$n151
.sym 34561 VexRiscv._zz_190_
.sym 34562 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 34563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 34566 VexRiscv._zz_151_[9]
.sym 34567 VexRiscv._zz_288_[9]
.sym 34569 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34573 $abc$38894$n5630
.sym 34574 VexRiscv._zz_151_[17]
.sym 34575 $abc$38894$n3872_1
.sym 34579 VexRiscv._zz_151_[10]
.sym 34580 $abc$38894$n3816
.sym 34586 VexRiscv._zz_41_[27]
.sym 34590 $abc$38894$n3822
.sym 34591 VexRiscv._zz_151_[29]
.sym 34592 $abc$38894$n3818
.sym 34593 $abc$38894$n3814
.sym 34598 VexRiscv._zz_36_[6]
.sym 34602 $abc$38894$n3872_1
.sym 34603 $abc$38894$n5580_1
.sym 34604 $abc$38894$n5606_1
.sym 34605 $abc$38894$n5795_1
.sym 34606 $abc$38894$n149
.sym 34607 clk12_$glb_clk
.sym 34609 $abc$38894$n6331_1
.sym 34610 $abc$38894$n3858
.sym 34611 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 34612 $abc$38894$n3832
.sym 34613 $abc$38894$n3870_1
.sym 34614 $abc$38894$n3863_1
.sym 34615 VexRiscv._zz_170_[1]
.sym 34616 $abc$38894$n3871_1
.sym 34618 $abc$38894$n3910
.sym 34619 VexRiscv._zz_199_[14]
.sym 34621 $abc$38894$n5580_1
.sym 34622 $abc$38894$n3902_1
.sym 34623 $abc$38894$n5580_1
.sym 34624 VexRiscv.decode_to_execute_RS2[12]
.sym 34625 $abc$38894$n6439_1
.sym 34626 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 34627 VexRiscv._zz_286_[9]
.sym 34628 VexRiscv.decode_to_execute_RS2[11]
.sym 34629 VexRiscv.decode_to_execute_RS2[9]
.sym 34630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 34631 $abc$38894$n4353_1
.sym 34632 $abc$38894$n5585_1
.sym 34633 VexRiscv._zz_36_[7]
.sym 34634 VexRiscv._zz_151_[9]
.sym 34635 VexRiscv._zz_36_[9]
.sym 34636 VexRiscv._zz_41_[5]
.sym 34637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 34638 VexRiscv._zz_151_[2]
.sym 34639 VexRiscv._zz_170_[0]
.sym 34640 VexRiscv._zz_151_[27]
.sym 34641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 34642 $abc$38894$n6318_1
.sym 34643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 34644 VexRiscv._zz_152_
.sym 34651 $abc$38894$n5582_1
.sym 34652 VexRiscv._zz_288_[14]
.sym 34654 $abc$38894$n3855_1
.sym 34655 $abc$38894$n3853_1
.sym 34656 $abc$38894$n3912_1
.sym 34657 $abc$38894$n6437
.sym 34659 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 34660 VexRiscv.lastStagePc[7]
.sym 34662 VexRiscv._zz_49_[0]
.sym 34663 VexRiscv.CsrPlugin_mepc[7]
.sym 34664 $abc$38894$n3636_1
.sym 34667 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34668 $abc$38894$n4367_1
.sym 34669 $abc$38894$n4353_1
.sym 34670 $abc$38894$n3849_1
.sym 34671 VexRiscv._zz_151_[15]
.sym 34672 VexRiscv._zz_151_[8]
.sym 34673 $abc$38894$n3851_1
.sym 34675 VexRiscv._zz_49_[1]
.sym 34676 VexRiscv._zz_151_[25]
.sym 34677 $abc$38894$n4257_1
.sym 34678 $abc$38894$n2490
.sym 34679 VexRiscv._zz_151_[14]
.sym 34681 VexRiscv._zz_334_
.sym 34683 $abc$38894$n4257_1
.sym 34684 $abc$38894$n3636_1
.sym 34686 $abc$38894$n6437
.sym 34689 $abc$38894$n3853_1
.sym 34690 $abc$38894$n3855_1
.sym 34691 VexRiscv._zz_151_[25]
.sym 34692 $abc$38894$n3849_1
.sym 34696 VexRiscv.lastStagePc[7]
.sym 34697 VexRiscv.CsrPlugin_mepc[7]
.sym 34698 $abc$38894$n2490
.sym 34702 VexRiscv._zz_151_[14]
.sym 34703 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34704 VexRiscv._zz_288_[14]
.sym 34707 VexRiscv._zz_49_[1]
.sym 34708 VexRiscv._zz_151_[15]
.sym 34709 $abc$38894$n3912_1
.sym 34710 VexRiscv._zz_49_[0]
.sym 34714 VexRiscv._zz_334_
.sym 34715 $abc$38894$n4353_1
.sym 34716 $abc$38894$n4367_1
.sym 34721 VexRiscv._zz_151_[8]
.sym 34722 $abc$38894$n3851_1
.sym 34726 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 34727 $abc$38894$n5582_1
.sym 34730 clk12_$glb_clk
.sym 34732 $abc$38894$n5734
.sym 34733 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34734 VexRiscv._zz_151_[17]
.sym 34735 VexRiscv._zz_151_[19]
.sym 34736 VexRiscv._zz_199_[15]
.sym 34737 VexRiscv._zz_151_[15]
.sym 34738 VexRiscv._zz_199_[6]
.sym 34739 $abc$38894$n5632_1
.sym 34743 VexRiscv._zz_200_[3]
.sym 34744 VexRiscv.decode_to_execute_RS2[30]
.sym 34745 VexRiscv._zz_170_[1]
.sym 34746 $abc$38894$n3864
.sym 34747 $abc$38894$n3816
.sym 34748 VexRiscv.lastStagePc[7]
.sym 34749 $abc$38894$n3872_1
.sym 34750 VexRiscv._zz_41_[14]
.sym 34751 VexRiscv.decode_to_execute_RS2[10]
.sym 34752 $abc$38894$n3912_1
.sym 34753 basesoc_vexriscv_dbus_adr[20]
.sym 34754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 34755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34756 $abc$38894$n3964
.sym 34757 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 34759 VexRiscv._zz_151_[3]
.sym 34760 VexRiscv._zz_44_[0]
.sym 34761 $abc$38894$n3826
.sym 34762 $abc$38894$n5992_1
.sym 34763 $abc$38894$n149
.sym 34764 VexRiscv.CsrPlugin_mepc[12]
.sym 34765 VexRiscv._zz_151_[14]
.sym 34766 VexRiscv._zz_151_[6]
.sym 34767 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34775 VexRiscv._zz_47_[1]
.sym 34778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 34781 $abc$38894$n3646_1
.sym 34784 VexRiscv._zz_47_[0]
.sym 34785 $abc$38894$n5770
.sym 34786 $abc$38894$n3441_1
.sym 34787 $abc$38894$n6436
.sym 34788 $abc$38894$n5771_1
.sym 34790 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34791 VexRiscv._zz_151_[17]
.sym 34792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34793 VexRiscv._zz_151_[4]
.sym 34794 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 34797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 34799 VexRiscv._zz_288_[17]
.sym 34801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 34802 $abc$38894$n6318_1
.sym 34803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 34807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 34812 VexRiscv._zz_288_[17]
.sym 34814 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34815 VexRiscv._zz_151_[17]
.sym 34819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 34824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 34827 $abc$38894$n3441_1
.sym 34833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 34837 VexRiscv._zz_151_[4]
.sym 34839 $abc$38894$n6318_1
.sym 34842 VexRiscv._zz_47_[0]
.sym 34843 $abc$38894$n5770
.sym 34844 VexRiscv._zz_47_[1]
.sym 34845 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 34848 $abc$38894$n6436
.sym 34849 $abc$38894$n5771_1
.sym 34850 $abc$38894$n3646_1
.sym 34852 $abc$38894$n2429_$glb_ce
.sym 34853 clk12_$glb_clk
.sym 34855 VexRiscv._zz_44_[0]
.sym 34856 VexRiscv._zz_44_[1]
.sym 34857 VexRiscv._zz_151_[2]
.sym 34858 VexRiscv._zz_151_[6]
.sym 34859 VexRiscv._zz_151_[4]
.sym 34860 VexRiscv._zz_285_[1]
.sym 34861 VexRiscv._zz_199_[2]
.sym 34862 VexRiscv._zz_151_[0]
.sym 34863 $abc$38894$n6314_1
.sym 34864 $abc$38894$n88
.sym 34865 VexRiscv._zz_170_[0]
.sym 34866 $abc$38894$n6314_1
.sym 34867 $abc$38894$n3439_1
.sym 34868 $abc$38894$n3872_1
.sym 34869 $abc$38894$n3636_1
.sym 34870 $abc$38894$n5963_1
.sym 34871 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 34872 VexRiscv.decode_to_execute_RS2[14]
.sym 34873 VexRiscv._zz_41_[12]
.sym 34874 $abc$38894$n5734
.sym 34875 VexRiscv._zz_47_[0]
.sym 34876 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 34877 $abc$38894$n3646_1
.sym 34878 grant
.sym 34879 VexRiscv._zz_151_[18]
.sym 34880 $abc$38894$n151
.sym 34881 VexRiscv._zz_41_[29]
.sym 34882 VexRiscv._zz_47_[0]
.sym 34883 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 34884 VexRiscv._zz_286_[0]
.sym 34885 VexRiscv._zz_151_[15]
.sym 34886 VexRiscv.execute_LightShifterPlugin_isActive
.sym 34887 $abc$38894$n5952_1
.sym 34888 VexRiscv._zz_44_[0]
.sym 34889 VexRiscv._zz_199_[29]
.sym 34890 VexRiscv._zz_151_[7]
.sym 34896 $abc$38894$n6016_1
.sym 34898 VexRiscv._zz_285_[2]
.sym 34900 $abc$38894$n6032_1
.sym 34904 VexRiscv._zz_285_[4]
.sym 34906 $abc$38894$n3767
.sym 34908 VexRiscv._zz_285_[0]
.sym 34909 VexRiscv._zz_36_[4]
.sym 34910 VexRiscv._zz_36_[10]
.sym 34911 $abc$38894$n5978_1
.sym 34913 VexRiscv._zz_36_[14]
.sym 34914 VexRiscv._zz_152_
.sym 34918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34920 $abc$38894$n3441_1
.sym 34922 $abc$38894$n5992_1
.sym 34924 VexRiscv._zz_152_
.sym 34925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 34926 $abc$38894$n5978_1
.sym 34927 VexRiscv._zz_32_[1]
.sym 34929 VexRiscv._zz_32_[1]
.sym 34931 VexRiscv._zz_152_
.sym 34932 VexRiscv._zz_285_[0]
.sym 34936 $abc$38894$n6032_1
.sym 34937 VexRiscv._zz_36_[14]
.sym 34938 $abc$38894$n5978_1
.sym 34941 VexRiscv._zz_36_[4]
.sym 34942 $abc$38894$n5978_1
.sym 34944 $abc$38894$n5992_1
.sym 34950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 34954 $abc$38894$n5978_1
.sym 34955 $abc$38894$n6016_1
.sym 34956 VexRiscv._zz_36_[10]
.sym 34959 VexRiscv._zz_152_
.sym 34960 VexRiscv._zz_285_[2]
.sym 34962 VexRiscv._zz_32_[1]
.sym 34965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 34966 $abc$38894$n3767
.sym 34968 $abc$38894$n3441_1
.sym 34971 VexRiscv._zz_285_[4]
.sym 34972 VexRiscv._zz_32_[1]
.sym 34974 VexRiscv._zz_152_
.sym 34975 $abc$38894$n2429_$glb_ce
.sym 34976 clk12_$glb_clk
.sym 34978 VexRiscv._zz_151_[12]
.sym 34979 VexRiscv._zz_151_[3]
.sym 34980 VexRiscv._zz_321_[2]
.sym 34981 VexRiscv._zz_151_[11]
.sym 34982 VexRiscv._zz_151_[14]
.sym 34983 VexRiscv._zz_151_[10]
.sym 34984 VexRiscv._zz_151_[18]
.sym 34985 VexRiscv._zz_321_[7]
.sym 34988 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 34990 $abc$38894$n6016_1
.sym 34991 VexRiscv._zz_199_[2]
.sym 34992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 34993 VexRiscv.decode_to_execute_RS2[8]
.sym 34994 VexRiscv._zz_151_[1]
.sym 34995 $abc$38894$n6316_1
.sym 34996 VexRiscv.decode_to_execute_RS2[13]
.sym 34997 $abc$38894$n5771_1
.sym 34998 VexRiscv._zz_170_[0]
.sym 34999 VexRiscv._zz_44_[1]
.sym 35000 VexRiscv._zz_286_[1]
.sym 35001 VexRiscv._zz_129_[1]
.sym 35002 VexRiscv._zz_32_[1]
.sym 35003 $abc$38894$n3366
.sym 35004 VexRiscv._zz_151_[8]
.sym 35005 VexRiscv._zz_41_[3]
.sym 35006 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 35007 VexRiscv._zz_151_[25]
.sym 35008 $abc$38894$n5996_1
.sym 35009 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 35010 $abc$38894$n2493
.sym 35011 VexRiscv._zz_335_
.sym 35012 basesoc_vexriscv_dbus_adr[2]
.sym 35013 $abc$38894$n4176
.sym 35019 VexRiscv._zz_44_[0]
.sym 35020 VexRiscv._zz_44_[1]
.sym 35021 VexRiscv._zz_286_[9]
.sym 35025 $abc$38894$n5585_1
.sym 35026 $abc$38894$n5879_1
.sym 35027 basesoc_dat_w[5]
.sym 35029 VexRiscv._zz_288_[4]
.sym 35030 $abc$38894$n2171
.sym 35031 VexRiscv._zz_151_[4]
.sym 35036 VexRiscv._zz_151_[27]
.sym 35037 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35040 $abc$38894$n5928_1
.sym 35044 $abc$38894$n5585_1
.sym 35045 $abc$38894$n5903_1
.sym 35046 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35047 $abc$38894$n5952_1
.sym 35049 VexRiscv._zz_199_[29]
.sym 35050 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35052 VexRiscv._zz_286_[9]
.sym 35053 VexRiscv._zz_44_[1]
.sym 35054 VexRiscv._zz_44_[0]
.sym 35055 VexRiscv._zz_199_[29]
.sym 35059 VexRiscv._zz_44_[0]
.sym 35060 VexRiscv._zz_44_[1]
.sym 35064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35066 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35067 VexRiscv._zz_151_[27]
.sym 35070 $abc$38894$n5952_1
.sym 35071 $abc$38894$n5585_1
.sym 35072 $abc$38894$n5928_1
.sym 35077 VexRiscv._zz_151_[4]
.sym 35078 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35079 VexRiscv._zz_288_[4]
.sym 35082 $abc$38894$n5879_1
.sym 35083 $abc$38894$n5585_1
.sym 35084 $abc$38894$n5903_1
.sym 35089 basesoc_dat_w[5]
.sym 35094 $abc$38894$n5928_1
.sym 35096 $abc$38894$n5903_1
.sym 35097 $abc$38894$n5585_1
.sym 35098 $abc$38894$n2171
.sym 35099 clk12_$glb_clk
.sym 35100 sys_rst_$glb_sr
.sym 35101 VexRiscv._zz_151_[5]
.sym 35102 VexRiscv._zz_199_[3]
.sym 35103 VexRiscv._zz_199_[5]
.sym 35104 VexRiscv._zz_285_[3]
.sym 35105 VexRiscv._zz_151_[9]
.sym 35106 VexRiscv._zz_151_[7]
.sym 35107 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 35108 VexRiscv._zz_151_[8]
.sym 35111 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 35112 $abc$38894$n4036
.sym 35113 VexRiscv._zz_36_[4]
.sym 35114 VexRiscv._zz_90_
.sym 35115 VexRiscv.decode_to_execute_RS2[29]
.sym 35116 basesoc_uart_phy_storage[0]
.sym 35117 VexRiscv._zz_321_[3]
.sym 35118 $abc$38894$n2171
.sym 35119 VexRiscv._zz_49_[0]
.sym 35120 VexRiscv._zz_151_[12]
.sym 35121 VexRiscv._zz_288_[6]
.sym 35122 VexRiscv._zz_170_[0]
.sym 35124 VexRiscv._zz_321_[2]
.sym 35125 VexRiscv._zz_36_[7]
.sym 35126 VexRiscv._zz_151_[9]
.sym 35127 VexRiscv._zz_36_[9]
.sym 35128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 35129 VexRiscv._zz_41_[5]
.sym 35130 VexRiscv._zz_152_
.sym 35131 VexRiscv._zz_36_[8]
.sym 35132 VexRiscv._zz_151_[27]
.sym 35133 $abc$38894$n6318_1
.sym 35134 basesoc_uart_phy_storage[29]
.sym 35135 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 35136 VexRiscv._zz_199_[3]
.sym 35142 $abc$38894$n5920
.sym 35143 basesoc_uart_phy_rx_busy
.sym 35144 grant
.sym 35145 VexRiscv._zz_151_[28]
.sym 35146 VexRiscv._zz_152_
.sym 35147 VexRiscv._zz_170_[2]
.sym 35150 VexRiscv._zz_287_[1]
.sym 35153 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 35154 $abc$38894$n5904
.sym 35155 VexRiscv._zz_49_[1]
.sym 35159 VexRiscv._zz_49_[0]
.sym 35160 $abc$38894$n3809_1
.sym 35161 VexRiscv._zz_285_[3]
.sym 35162 VexRiscv._zz_32_[1]
.sym 35163 $abc$38894$n3366
.sym 35166 VexRiscv._zz_286_[1]
.sym 35168 basesoc_vexriscv_dbus_cyc
.sym 35172 basesoc_uart_phy_storage[0]
.sym 35175 VexRiscv._zz_152_
.sym 35177 VexRiscv._zz_32_[1]
.sym 35178 VexRiscv._zz_285_[3]
.sym 35182 $abc$38894$n5920
.sym 35183 basesoc_uart_phy_rx_busy
.sym 35187 grant
.sym 35188 $abc$38894$n3366
.sym 35190 basesoc_vexriscv_dbus_cyc
.sym 35193 $abc$38894$n5904
.sym 35195 basesoc_uart_phy_rx_busy
.sym 35199 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 35202 basesoc_uart_phy_storage[0]
.sym 35205 VexRiscv._zz_170_[2]
.sym 35206 VexRiscv._zz_32_[1]
.sym 35208 VexRiscv._zz_152_
.sym 35211 $abc$38894$n3809_1
.sym 35212 VexRiscv._zz_151_[28]
.sym 35213 VexRiscv._zz_49_[1]
.sym 35214 VexRiscv._zz_49_[0]
.sym 35217 VexRiscv._zz_287_[1]
.sym 35218 VexRiscv._zz_32_[1]
.sym 35219 VexRiscv._zz_286_[1]
.sym 35222 clk12_$glb_clk
.sym 35223 sys_rst_$glb_sr
.sym 35224 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 35225 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 35226 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 35227 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 35228 VexRiscv._zz_199_[8]
.sym 35229 VexRiscv._zz_199_[7]
.sym 35230 $abc$38894$n6459_1
.sym 35231 VexRiscv._zz_199_[9]
.sym 35232 VexRiscv._zz_288_[13]
.sym 35234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 35235 VexRiscv.CsrPlugin_mepc[25]
.sym 35236 $abc$38894$n5582_1
.sym 35237 basesoc_uart_phy_rx_busy
.sym 35238 $abc$38894$n88
.sym 35239 VexRiscv._zz_151_[28]
.sym 35240 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 35241 VexRiscv._zz_151_[8]
.sym 35242 VexRiscv._zz_321_[27]
.sym 35243 VexRiscv._zz_151_[5]
.sym 35244 VexRiscv._zz_288_[14]
.sym 35245 VexRiscv._zz_291_[13]
.sym 35246 $abc$38894$n5920
.sym 35247 VexRiscv._zz_151_[30]
.sym 35248 VexRiscv._zz_44_[0]
.sym 35249 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35250 $abc$38894$n149
.sym 35251 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 35252 $abc$38894$n3924_1
.sym 35253 VexRiscv._zz_199_[12]
.sym 35254 basesoc_vexriscv_dbus_cyc
.sym 35255 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35256 VexRiscv.CsrPlugin_mepc[12]
.sym 35257 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 35258 $abc$38894$n5992_1
.sym 35259 $abc$38894$n3964
.sym 35265 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 35268 $abc$38894$n6468_1
.sym 35269 VexRiscv._zz_47_[1]
.sym 35270 $abc$38894$n4166_1
.sym 35273 $abc$38894$n4174
.sym 35274 $abc$38894$n3646_1
.sym 35275 $abc$38894$n5902_1
.sym 35278 $abc$38894$n3924_1
.sym 35279 VexRiscv._zz_41_[10]
.sym 35281 $abc$38894$n6517
.sym 35284 $abc$38894$n4168
.sym 35286 VexRiscv._zz_199_[14]
.sym 35287 VexRiscv._zz_41_[14]
.sym 35289 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 35290 VexRiscv._zz_152_
.sym 35292 VexRiscv._zz_199_[10]
.sym 35293 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35296 VexRiscv._zz_47_[0]
.sym 35298 VexRiscv._zz_47_[1]
.sym 35299 $abc$38894$n6468_1
.sym 35300 VexRiscv._zz_47_[0]
.sym 35301 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 35304 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35305 $abc$38894$n3924_1
.sym 35306 $abc$38894$n4174
.sym 35307 VexRiscv._zz_152_
.sym 35310 $abc$38894$n3924_1
.sym 35311 VexRiscv._zz_199_[14]
.sym 35312 VexRiscv._zz_41_[14]
.sym 35317 VexRiscv._zz_199_[10]
.sym 35318 VexRiscv._zz_41_[10]
.sym 35319 $abc$38894$n3924_1
.sym 35322 $abc$38894$n6517
.sym 35323 $abc$38894$n5902_1
.sym 35324 $abc$38894$n3646_1
.sym 35329 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 35334 $abc$38894$n3924_1
.sym 35335 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35336 VexRiscv._zz_152_
.sym 35337 $abc$38894$n4168
.sym 35340 $abc$38894$n4166_1
.sym 35341 $abc$38894$n3924_1
.sym 35342 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35343 VexRiscv._zz_152_
.sym 35344 $abc$38894$n7896_$glb_ce
.sym 35345 clk12_$glb_clk
.sym 35347 $abc$38894$n6516
.sym 35348 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 35349 VexRiscv._zz_199_[27]
.sym 35350 VexRiscv._zz_151_[27]
.sym 35351 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 35352 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 35353 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 35354 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 35357 spiflash_bus_ack
.sym 35359 VexRiscv._zz_151_[26]
.sym 35360 $abc$38894$n3646_1
.sym 35361 $abc$38894$n3636_1
.sym 35362 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 35363 VexRiscv._zz_41_[12]
.sym 35364 $abc$38894$n6468_1
.sym 35365 $abc$38894$n3874
.sym 35366 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 35367 $abc$38894$n7485
.sym 35368 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 35369 $abc$38894$n6470_1
.sym 35370 VexRiscv._zz_49_[1]
.sym 35371 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 35372 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 35373 VexRiscv._zz_41_[29]
.sym 35374 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 35375 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35376 VexRiscv._zz_199_[29]
.sym 35377 VexRiscv._zz_286_[0]
.sym 35378 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35379 $abc$38894$n151
.sym 35380 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 35381 VexRiscv._zz_49_[0]
.sym 35382 VexRiscv._zz_47_[0]
.sym 35388 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 35390 $abc$38894$n2132
.sym 35391 VexRiscv._zz_41_[29]
.sym 35392 VexRiscv._zz_199_[29]
.sym 35394 $abc$38894$n4147
.sym 35397 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 35400 VexRiscv._zz_152_
.sym 35401 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35402 VexRiscv._zz_41_[4]
.sym 35404 VexRiscv._zz_190_
.sym 35405 $abc$38894$n151
.sym 35406 $abc$38894$n4172_1
.sym 35408 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35411 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35412 $abc$38894$n3924_1
.sym 35413 VexRiscv._zz_199_[4]
.sym 35414 VexRiscv._zz_192_
.sym 35415 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 35416 VexRiscv._zz_321_[17]
.sym 35417 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35424 VexRiscv._zz_321_[17]
.sym 35430 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 35433 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35434 $abc$38894$n3924_1
.sym 35435 $abc$38894$n4172_1
.sym 35436 VexRiscv._zz_152_
.sym 35439 $abc$38894$n151
.sym 35440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 35441 VexRiscv._zz_192_
.sym 35442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35446 VexRiscv._zz_41_[29]
.sym 35447 VexRiscv._zz_199_[29]
.sym 35448 $abc$38894$n3924_1
.sym 35451 $abc$38894$n3924_1
.sym 35452 VexRiscv._zz_199_[4]
.sym 35453 VexRiscv._zz_41_[4]
.sym 35457 $abc$38894$n4147
.sym 35458 $abc$38894$n3924_1
.sym 35459 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35463 $abc$38894$n151
.sym 35464 VexRiscv._zz_190_
.sym 35465 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 35466 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 35467 $abc$38894$n2132
.sym 35468 clk12_$glb_clk
.sym 35469 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35471 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35472 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35473 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35474 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 35476 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 35477 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 35478 basesoc_ctrl_storage[29]
.sym 35479 $abc$38894$n4924
.sym 35480 $abc$38894$n4012
.sym 35481 basesoc_ctrl_storage[29]
.sym 35482 VexRiscv._zz_197_
.sym 35483 VexRiscv._zz_151_[26]
.sym 35484 slave_sel[0]
.sym 35485 VexRiscv._zz_151_[27]
.sym 35486 $abc$38894$n2132
.sym 35488 slave_sel[2]
.sym 35490 basesoc_uart_phy_storage[24]
.sym 35491 VexRiscv._zz_41_[0]
.sym 35492 basesoc_uart_phy_storage[27]
.sym 35493 VexRiscv._zz_47_[1]
.sym 35494 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35495 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 35496 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 35497 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 35498 VexRiscv._zz_41_[3]
.sym 35499 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 35500 $abc$38894$n5996_1
.sym 35501 $abc$38894$n4176
.sym 35502 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 35503 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35504 VexRiscv._zz_335_
.sym 35505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 35512 VexRiscv._zz_170_[1]
.sym 35513 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 35515 $abc$38894$n4260_1
.sym 35517 VexRiscv._zz_151_[16]
.sym 35518 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 35519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35520 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35521 VexRiscv._zz_170_[0]
.sym 35522 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 35523 $abc$38894$n4162
.sym 35524 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35525 $abc$38894$n4385_1
.sym 35526 VexRiscv._zz_192_
.sym 35527 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35528 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35529 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35530 VexRiscv._zz_32_[1]
.sym 35532 VexRiscv._zz_170_[0]
.sym 35535 $abc$38894$n4353_1
.sym 35536 VexRiscv._zz_152_
.sym 35537 VexRiscv._zz_286_[0]
.sym 35539 $abc$38894$n151
.sym 35541 $abc$38894$n3924_1
.sym 35542 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35545 VexRiscv._zz_286_[0]
.sym 35547 $abc$38894$n3924_1
.sym 35550 VexRiscv._zz_170_[1]
.sym 35551 VexRiscv._zz_151_[16]
.sym 35552 VexRiscv._zz_170_[0]
.sym 35553 $abc$38894$n4260_1
.sym 35556 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 35557 $abc$38894$n4385_1
.sym 35559 $abc$38894$n4353_1
.sym 35562 $abc$38894$n151
.sym 35563 VexRiscv._zz_192_
.sym 35564 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35565 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35569 VexRiscv._zz_32_[1]
.sym 35570 VexRiscv._zz_152_
.sym 35571 VexRiscv._zz_170_[0]
.sym 35575 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 35576 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 35577 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35580 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35582 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35583 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 35586 $abc$38894$n3924_1
.sym 35587 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35588 $abc$38894$n4162
.sym 35589 VexRiscv._zz_152_
.sym 35591 clk12_$glb_clk
.sym 35593 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 35594 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35595 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 35596 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35597 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 35598 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 35600 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 35604 basesoc_dat_w[6]
.sym 35605 $abc$38894$n92
.sym 35606 grant
.sym 35607 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 35608 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 35609 VexRiscv._zz_321_[31]
.sym 35610 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 35611 VexRiscv.CsrPlugin_mepc[16]
.sym 35612 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 35614 $abc$38894$n2169
.sym 35615 VexRiscv._zz_170_[0]
.sym 35616 VexRiscv._zz_321_[3]
.sym 35617 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 35618 $abc$38894$n6318_1
.sym 35619 VexRiscv._zz_321_[12]
.sym 35620 $abc$38894$n5978_1
.sym 35621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 35622 VexRiscv._zz_152_
.sym 35623 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 35624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 35625 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 35626 VexRiscv.CsrPlugin_mepc[19]
.sym 35627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 35628 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 35636 $abc$38894$n2131
.sym 35641 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 35646 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 35649 $PACKER_VCC_NET
.sym 35655 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 35656 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 35658 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35660 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 35661 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 35663 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35666 $nextpnr_ICESTORM_LC_18$O
.sym 35668 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 35672 $auto$alumacc.cc:474:replace_alu$3940.C[2]
.sym 35674 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 35678 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 35680 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 35682 $auto$alumacc.cc:474:replace_alu$3940.C[2]
.sym 35684 $auto$alumacc.cc:474:replace_alu$3940.C[4]
.sym 35686 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 35688 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 35690 $auto$alumacc.cc:474:replace_alu$3940.C[5]
.sym 35692 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 35694 $auto$alumacc.cc:474:replace_alu$3940.C[4]
.sym 35696 $auto$alumacc.cc:474:replace_alu$3940.C[6]
.sym 35699 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 35700 $auto$alumacc.cc:474:replace_alu$3940.C[5]
.sym 35704 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35706 $auto$alumacc.cc:474:replace_alu$3940.C[6]
.sym 35711 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 35712 $PACKER_VCC_NET
.sym 35713 $abc$38894$n2131
.sym 35714 clk12_$glb_clk
.sym 35715 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35716 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 35717 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35718 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 35719 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 35720 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35721 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 35722 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 35723 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 35724 VexRiscv.decode_to_execute_IS_MUL
.sym 35726 $abc$38894$n4000
.sym 35727 VexRiscv.decode_to_execute_IS_MUL
.sym 35728 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 35729 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 35730 VexRiscv._zz_170_[1]
.sym 35732 VexRiscv._zz_192_
.sym 35733 VexRiscv._zz_190_
.sym 35734 spiflash_bus_dat_r[31]
.sym 35735 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 35736 VexRiscv._zz_199_[14]
.sym 35737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 35738 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 35739 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 35740 $abc$38894$n3924_1
.sym 35741 spram_bus_ack
.sym 35742 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 35743 $abc$38894$n3964
.sym 35744 VexRiscv.CsrPlugin_mepc[12]
.sym 35745 basesoc_vexriscv_dbus_cyc
.sym 35746 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 35747 $abc$38894$n4004_1
.sym 35748 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 35749 $abc$38894$n5680
.sym 35750 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 35751 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35757 spram_bus_ack
.sym 35758 $abc$38894$n3924_1
.sym 35759 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 35760 $abc$38894$n5680
.sym 35761 VexRiscv.CsrPlugin_mepc[11]
.sym 35762 basesoc_bus_wishbone_ack
.sym 35763 VexRiscv._zz_152_
.sym 35764 $abc$38894$n5678
.sym 35765 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35767 $abc$38894$n3964
.sym 35768 $abc$38894$n2373
.sym 35771 $abc$38894$n4176
.sym 35773 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35774 spiflash_bus_ack
.sym 35777 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35779 VexRiscv._zz_321_[12]
.sym 35784 $abc$38894$n5116_1
.sym 35785 $abc$38894$n3961
.sym 35787 $abc$38894$n5686
.sym 35792 VexRiscv._zz_321_[12]
.sym 35798 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35799 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35804 $abc$38894$n5116_1
.sym 35805 $abc$38894$n5686
.sym 35808 $abc$38894$n3964
.sym 35809 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 35810 $abc$38894$n3961
.sym 35811 VexRiscv.CsrPlugin_mepc[11]
.sym 35815 basesoc_bus_wishbone_ack
.sym 35816 spram_bus_ack
.sym 35817 spiflash_bus_ack
.sym 35820 $abc$38894$n5680
.sym 35823 $abc$38894$n5116_1
.sym 35826 VexRiscv._zz_152_
.sym 35827 $abc$38894$n3924_1
.sym 35828 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 35829 $abc$38894$n4176
.sym 35832 $abc$38894$n5678
.sym 35835 $abc$38894$n5116_1
.sym 35836 $abc$38894$n2373
.sym 35837 clk12_$glb_clk
.sym 35838 sys_rst_$glb_sr
.sym 35839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 35840 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 35841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 35842 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 35843 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 35844 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 35845 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 35846 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 35850 $abc$38894$n5886
.sym 35851 $abc$38894$n7487
.sym 35852 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 35853 VexRiscv._zz_199_[4]
.sym 35855 $abc$38894$n2131
.sym 35856 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 35857 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 35858 VexRiscv._zz_151_[26]
.sym 35859 $abc$38894$n2409
.sym 35860 $abc$38894$n2479
.sym 35861 VexRiscv._zz_32_[1]
.sym 35862 slave_sel_r[1]
.sym 35863 $abc$38894$n3884
.sym 35864 spiflash_counter[6]
.sym 35865 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35866 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 35867 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35868 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 35869 $abc$38894$n2422
.sym 35871 $abc$38894$n151
.sym 35872 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 35873 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 35874 spiflash_counter[2]
.sym 35880 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35882 $abc$38894$n151
.sym 35883 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 35884 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 35885 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 35887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 35888 $abc$38894$n6318_1
.sym 35891 $abc$38894$n6316_1
.sym 35892 $abc$38894$n5243
.sym 35893 $abc$38894$n149
.sym 35894 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 35896 VexRiscv.CsrPlugin_mepc[19]
.sym 35897 $abc$38894$n3646_1
.sym 35901 $abc$38894$n3961
.sym 35902 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 35903 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35904 VexRiscv.CsrPlugin_mepc[12]
.sym 35905 $abc$38894$n3964
.sym 35907 VexRiscv._zz_190_
.sym 35909 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35910 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35911 $abc$38894$n6314_1
.sym 35913 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35914 $abc$38894$n5243
.sym 35919 $abc$38894$n3961
.sym 35920 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 35921 VexRiscv.CsrPlugin_mepc[12]
.sym 35922 $abc$38894$n3964
.sym 35925 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 35926 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35928 $abc$38894$n6318_1
.sym 35931 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 35932 VexRiscv._zz_190_
.sym 35933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 35934 $abc$38894$n151
.sym 35937 $abc$38894$n6314_1
.sym 35938 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 35940 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35944 $abc$38894$n149
.sym 35945 $abc$38894$n3646_1
.sym 35949 $abc$38894$n3964
.sym 35950 $abc$38894$n3961
.sym 35951 VexRiscv.CsrPlugin_mepc[19]
.sym 35952 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 35955 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35956 $abc$38894$n6316_1
.sym 35957 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 35960 clk12_$glb_clk
.sym 35961 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35962 $abc$38894$n4971
.sym 35963 $abc$38894$n2422
.sym 35964 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 35965 $abc$38894$n3710_1
.sym 35966 $abc$38894$n4456
.sym 35967 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 35968 $abc$38894$n4474
.sym 35969 VexRiscv.execute_LightShifterPlugin_isActive
.sym 35970 $abc$38894$n9
.sym 35973 $abc$38894$n9
.sym 35974 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35975 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 35976 $abc$38894$n4353_1
.sym 35977 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 35978 $abc$38894$n3368_1
.sym 35979 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 35980 VexRiscv.CsrPlugin_mtval[9]
.sym 35981 basesoc_dat_w[3]
.sym 35982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 35983 VexRiscv._zz_41_[27]
.sym 35984 $abc$38894$n2351
.sym 35985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 35986 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 35987 $abc$38894$n4456
.sym 35988 $abc$38894$n3665_1
.sym 35989 $abc$38894$n4455
.sym 35990 VexRiscv._zz_41_[3]
.sym 35991 $abc$38894$n4052
.sym 35992 $abc$38894$n4005
.sym 35993 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 35994 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 35995 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35996 VexRiscv._zz_335_
.sym 35997 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 36005 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 36010 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 36015 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 36020 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 36021 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 36023 $abc$38894$n3965_1
.sym 36024 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 36025 $abc$38894$n4014
.sym 36028 $PACKER_VCC_NET
.sym 36029 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 36030 $abc$38894$n2495
.sym 36033 $abc$38894$n4013_1
.sym 36035 $nextpnr_ICESTORM_LC_16$O
.sym 36037 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 36041 $auto$alumacc.cc:474:replace_alu$3934.C[2]
.sym 36043 $PACKER_VCC_NET
.sym 36044 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 36047 $auto$alumacc.cc:474:replace_alu$3934.C[3]
.sym 36049 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 36050 $PACKER_VCC_NET
.sym 36051 $auto$alumacc.cc:474:replace_alu$3934.C[2]
.sym 36053 $auto$alumacc.cc:474:replace_alu$3934.C[4]
.sym 36055 $PACKER_VCC_NET
.sym 36056 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 36057 $auto$alumacc.cc:474:replace_alu$3934.C[3]
.sym 36060 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 36062 $PACKER_VCC_NET
.sym 36063 $auto$alumacc.cc:474:replace_alu$3934.C[4]
.sym 36067 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 36068 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 36072 $PACKER_VCC_NET
.sym 36073 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 36078 $abc$38894$n4013_1
.sym 36079 $abc$38894$n4014
.sym 36080 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 36081 $abc$38894$n3965_1
.sym 36082 $abc$38894$n2495
.sym 36083 clk12_$glb_clk
.sym 36085 $abc$38894$n4006
.sym 36086 $abc$38894$n4005
.sym 36087 $abc$38894$n3994
.sym 36088 basesoc_timer0_reload_storage[19]
.sym 36089 basesoc_timer0_reload_storage[17]
.sym 36090 $abc$38894$n4009
.sym 36091 $abc$38894$n4014
.sym 36092 $abc$38894$n3990
.sym 36095 basesoc_uart_tx_fifo_level0[2]
.sym 36097 $abc$38894$n149
.sym 36098 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 36099 $abc$38894$n3290
.sym 36100 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 36102 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 36104 $abc$38894$n4971
.sym 36105 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 36106 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 36108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36109 basesoc_uart_tx_fifo_level0[4]
.sym 36111 $abc$38894$n2142
.sym 36112 basesoc_uart_tx_fifo_wrport_we
.sym 36113 VexRiscv.CsrPlugin_mepc[18]
.sym 36114 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 36115 VexRiscv.CsrPlugin_mtval[13]
.sym 36116 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 36117 $abc$38894$n4474
.sym 36118 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36119 $abc$38894$n5978_1
.sym 36120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 36128 $abc$38894$n4018
.sym 36131 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 36135 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 36136 $abc$38894$n3965_1
.sym 36137 $abc$38894$n2409
.sym 36138 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 36139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 36142 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 36144 $abc$38894$n3994
.sym 36145 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 36146 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 36147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 36148 $abc$38894$n3963
.sym 36149 $abc$38894$n3962_1
.sym 36153 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 36154 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 36155 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 36156 VexRiscv._zz_335_
.sym 36157 $abc$38894$n3990
.sym 36162 VexRiscv._zz_335_
.sym 36166 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 36167 $abc$38894$n3965_1
.sym 36168 $abc$38894$n4018
.sym 36171 $abc$38894$n3990
.sym 36172 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 36174 $abc$38894$n3965_1
.sym 36177 $abc$38894$n3962_1
.sym 36178 $abc$38894$n3963
.sym 36179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 36180 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 36183 $abc$38894$n3963
.sym 36184 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 36185 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 36186 $abc$38894$n3962_1
.sym 36189 $abc$38894$n3962_1
.sym 36190 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 36191 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 36192 $abc$38894$n3963
.sym 36195 $abc$38894$n3963
.sym 36196 $abc$38894$n3962_1
.sym 36197 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 36198 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 36202 $abc$38894$n3994
.sym 36203 $abc$38894$n3965_1
.sym 36204 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 36205 $abc$38894$n2409
.sym 36206 clk12_$glb_clk
.sym 36207 VexRiscv.reset_$glb_sr
.sym 36210 VexRiscv._zz_255_[3]
.sym 36211 VexRiscv._zz_255_[4]
.sym 36212 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 36213 $abc$38894$n4038
.sym 36214 $abc$38894$n3963
.sym 36215 $abc$38894$n3962_1
.sym 36220 VexRiscv._zz_192_
.sym 36221 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 36222 $abc$38894$n3314
.sym 36223 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 36224 $abc$38894$n3326
.sym 36225 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 36226 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 36227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 36228 $abc$38894$n3332
.sym 36229 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 36230 $abc$38894$n3311
.sym 36231 VexRiscv.CsrPlugin_mtval[24]
.sym 36232 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 36233 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 36234 sys_rst
.sym 36235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 36236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 36237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 36238 $abc$38894$n4009
.sym 36239 $abc$38894$n3962_1
.sym 36240 $abc$38894$n4004_1
.sym 36241 $abc$38894$n5680
.sym 36242 $abc$38894$n3964
.sym 36243 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 36249 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 36250 $abc$38894$n4026_1
.sym 36254 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 36255 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 36256 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 36257 $abc$38894$n4456
.sym 36258 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 36259 $abc$38894$n4455
.sym 36263 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 36266 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 36268 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 36271 $abc$38894$n3963
.sym 36272 $abc$38894$n3962_1
.sym 36274 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 36275 $abc$38894$n3965_1
.sym 36276 $abc$38894$n2479
.sym 36278 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 36280 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 36282 $abc$38894$n3963
.sym 36283 $abc$38894$n3962_1
.sym 36284 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 36285 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 36288 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 36289 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 36290 $abc$38894$n3962_1
.sym 36291 $abc$38894$n3963
.sym 36294 $abc$38894$n3963
.sym 36295 $abc$38894$n3962_1
.sym 36296 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 36297 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 36300 $abc$38894$n3962_1
.sym 36301 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 36302 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 36303 $abc$38894$n3963
.sym 36306 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 36307 $abc$38894$n3962_1
.sym 36308 $abc$38894$n3963
.sym 36309 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 36312 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 36313 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 36314 $abc$38894$n3962_1
.sym 36315 $abc$38894$n3963
.sym 36318 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 36319 $abc$38894$n4026_1
.sym 36321 $abc$38894$n3965_1
.sym 36324 $abc$38894$n4456
.sym 36326 $abc$38894$n4455
.sym 36328 $abc$38894$n2479
.sym 36329 clk12_$glb_clk
.sym 36331 $abc$38894$n4073_1
.sym 36332 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 36333 $abc$38894$n4001_1
.sym 36334 $abc$38894$n4033
.sym 36335 $abc$38894$n4034
.sym 36336 $abc$38894$n4037
.sym 36337 $abc$38894$n4080_1
.sym 36338 $abc$38894$n4021
.sym 36340 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 36343 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36344 $PACKER_VCC_NET
.sym 36345 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 36346 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 36348 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 36349 $abc$38894$n3965_1
.sym 36350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 36351 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 36352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 36353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 36355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 36356 $abc$38894$n3965_1
.sym 36357 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 36358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 36359 $abc$38894$n151
.sym 36360 $abc$38894$n5879
.sym 36361 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 36362 $abc$38894$n5882
.sym 36363 basesoc_uart_tx_fifo_level0[4]
.sym 36364 $abc$38894$n5885
.sym 36365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 36366 spiflash_counter[2]
.sym 36372 $abc$38894$n3961
.sym 36373 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 36374 basesoc_uart_tx_fifo_do_read
.sym 36376 $abc$38894$n5879
.sym 36378 $abc$38894$n5882
.sym 36379 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 36380 $abc$38894$n5876
.sym 36382 basesoc_uart_tx_fifo_wrport_we
.sym 36383 $abc$38894$n5877
.sym 36385 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 36386 $abc$38894$n3963
.sym 36387 $abc$38894$n3962_1
.sym 36388 $abc$38894$n5885
.sym 36389 $abc$38894$n5880
.sym 36390 $abc$38894$n2265
.sym 36394 sys_rst
.sym 36395 $abc$38894$n5886
.sym 36397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 36399 $abc$38894$n5883
.sym 36400 VexRiscv.CsrPlugin_mepc[25]
.sym 36401 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 36402 $abc$38894$n3964
.sym 36406 $abc$38894$n5886
.sym 36407 $abc$38894$n5885
.sym 36408 basesoc_uart_tx_fifo_wrport_we
.sym 36411 $abc$38894$n5880
.sym 36412 $abc$38894$n5879
.sym 36413 basesoc_uart_tx_fifo_wrport_we
.sym 36417 sys_rst
.sym 36418 basesoc_uart_tx_fifo_wrport_we
.sym 36419 basesoc_uart_tx_fifo_do_read
.sym 36423 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 36424 $abc$38894$n3962_1
.sym 36425 $abc$38894$n3963
.sym 36426 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 36429 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 36430 VexRiscv.CsrPlugin_mepc[25]
.sym 36431 $abc$38894$n3961
.sym 36432 $abc$38894$n3964
.sym 36435 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 36436 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 36437 $abc$38894$n3963
.sym 36438 $abc$38894$n3962_1
.sym 36441 $abc$38894$n5877
.sym 36442 basesoc_uart_tx_fifo_wrport_we
.sym 36444 $abc$38894$n5876
.sym 36448 $abc$38894$n5883
.sym 36449 basesoc_uart_tx_fifo_wrport_we
.sym 36450 $abc$38894$n5882
.sym 36451 $abc$38894$n2265
.sym 36452 clk12_$glb_clk
.sym 36453 sys_rst_$glb_sr
.sym 36454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 36455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 36456 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 36457 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 36458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 36460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 36461 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 36466 $abc$38894$n3613_1
.sym 36467 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 36468 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 36469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36470 $abc$38894$n3432_1
.sym 36471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 36472 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 36473 $abc$38894$n4082_1
.sym 36474 $abc$38894$n86
.sym 36475 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 36476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 36477 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 36478 VexRiscv._zz_41_[3]
.sym 36479 $abc$38894$n4052
.sym 36480 $abc$38894$n3665_1
.sym 36481 $abc$38894$n3884
.sym 36482 $abc$38894$n4022_1
.sym 36483 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36484 $abc$38894$n4005
.sym 36485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 36486 $abc$38894$n3341
.sym 36487 basesoc_uart_tx_fifo_level0[0]
.sym 36488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 36489 basesoc_uart_tx_fifo_level0[3]
.sym 36495 $abc$38894$n4073_1
.sym 36497 $abc$38894$n4001_1
.sym 36498 $abc$38894$n4033
.sym 36499 $abc$38894$n3329
.sym 36500 $abc$38894$n3326
.sym 36501 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 36502 $abc$38894$n3314
.sym 36503 $abc$38894$n3961
.sym 36504 $abc$38894$n3338
.sym 36505 $abc$38894$n3748_1
.sym 36506 $abc$38894$n4072_1
.sym 36507 $abc$38894$n3323
.sym 36508 $abc$38894$n4037
.sym 36510 $abc$38894$n4021
.sym 36511 $abc$38894$n4036
.sym 36512 $abc$38894$n3341
.sym 36513 $abc$38894$n4000
.sym 36514 $abc$38894$n3368
.sym 36515 VexRiscv.CsrPlugin_mepc[18]
.sym 36517 $abc$38894$n4012
.sym 36519 $abc$38894$n4020
.sym 36520 $abc$38894$n4016_1
.sym 36522 $abc$38894$n2442
.sym 36523 $abc$38894$n3964
.sym 36524 $abc$38894$n4032
.sym 36526 $abc$38894$n4017
.sym 36528 $abc$38894$n4036
.sym 36529 $abc$38894$n3341
.sym 36530 $abc$38894$n4037
.sym 36531 $abc$38894$n3748_1
.sym 36534 $abc$38894$n3748_1
.sym 36535 $abc$38894$n4032
.sym 36536 $abc$38894$n4033
.sym 36537 $abc$38894$n3338
.sym 36540 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 36541 $abc$38894$n3961
.sym 36542 VexRiscv.CsrPlugin_mepc[18]
.sym 36543 $abc$38894$n3964
.sym 36546 $abc$38894$n3748_1
.sym 36547 $abc$38894$n3329
.sym 36548 $abc$38894$n4020
.sym 36549 $abc$38894$n4021
.sym 36552 $abc$38894$n4001_1
.sym 36553 $abc$38894$n3748_1
.sym 36554 $abc$38894$n4000
.sym 36555 $abc$38894$n3314
.sym 36558 $abc$38894$n3748_1
.sym 36560 $abc$38894$n3323
.sym 36561 $abc$38894$n4012
.sym 36564 $abc$38894$n4016_1
.sym 36565 $abc$38894$n3748_1
.sym 36566 $abc$38894$n4017
.sym 36567 $abc$38894$n3326
.sym 36570 $abc$38894$n3748_1
.sym 36571 $abc$38894$n4073_1
.sym 36572 $abc$38894$n3368
.sym 36573 $abc$38894$n4072_1
.sym 36574 $abc$38894$n2442
.sym 36575 clk12_$glb_clk
.sym 36576 VexRiscv.reset_$glb_sr
.sym 36579 $abc$38894$n5879
.sym 36580 $abc$38894$n5882
.sym 36581 $abc$38894$n5885
.sym 36582 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 36583 $abc$38894$n4061_1
.sym 36584 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 36589 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 36590 $abc$38894$n4053
.sym 36591 $abc$38894$n7897
.sym 36592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 36593 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 36594 $abc$38894$n4072_1
.sym 36595 $abc$38894$n3961
.sym 36596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 36597 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 36598 $abc$38894$n7897
.sym 36599 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 36600 $abc$38894$n149
.sym 36601 VexRiscv.CsrPlugin_mepc[18]
.sym 36602 $abc$38894$n4474
.sym 36603 $abc$38894$n2142
.sym 36604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 36605 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 36606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 36607 $abc$38894$n2442
.sym 36608 $abc$38894$n2373
.sym 36609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 36610 $abc$38894$n5978_1
.sym 36611 VexRiscv.CsrPlugin_mtval[13]
.sym 36618 $abc$38894$n4050
.sym 36620 $abc$38894$n3666_1
.sym 36621 VexRiscv._zz_192_
.sym 36622 $abc$38894$n3359
.sym 36623 basesoc_dat_w[5]
.sym 36624 $abc$38894$n3350
.sym 36625 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 36626 $abc$38894$n3965_1
.sym 36627 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36628 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 36629 $abc$38894$n3895
.sym 36630 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 36631 $abc$38894$n151
.sym 36632 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 36633 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 36635 $abc$38894$n4060_1
.sym 36636 $abc$38894$n2442
.sym 36637 $abc$38894$n4048
.sym 36639 sys_rst
.sym 36640 $abc$38894$n4061_1
.sym 36641 $abc$38894$n3884
.sym 36643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36644 $abc$38894$n3748_1
.sym 36645 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 36647 $abc$38894$n4049
.sym 36651 $abc$38894$n4061_1
.sym 36652 $abc$38894$n3748_1
.sym 36653 $abc$38894$n3359
.sym 36654 $abc$38894$n4060_1
.sym 36657 $abc$38894$n4048
.sym 36658 $abc$38894$n3350
.sym 36659 $abc$38894$n3748_1
.sym 36660 $abc$38894$n4049
.sym 36663 $abc$38894$n3666_1
.sym 36664 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 36665 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36670 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 36675 $abc$38894$n151
.sym 36676 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 36677 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 36678 VexRiscv._zz_192_
.sym 36681 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 36682 $abc$38894$n4050
.sym 36683 $abc$38894$n3965_1
.sym 36688 sys_rst
.sym 36690 basesoc_dat_w[5]
.sym 36693 $abc$38894$n3884
.sym 36694 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 36695 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 36696 $abc$38894$n3895
.sym 36697 $abc$38894$n2442
.sym 36698 clk12_$glb_clk
.sym 36699 VexRiscv.reset_$glb_sr
.sym 36700 $abc$38894$n4426
.sym 36701 $abc$38894$n4486
.sym 36702 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 36703 VexRiscv._zz_287_[3]
.sym 36704 $abc$38894$n3684_1
.sym 36705 $abc$38894$n3437_1
.sym 36706 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 36707 $abc$38894$n3534
.sym 36709 $abc$38894$n5494
.sym 36712 VexRiscv.decode_to_execute_IS_MUL
.sym 36713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 36715 $abc$38894$n2490
.sym 36716 $abc$38894$n3666_1
.sym 36717 $abc$38894$n3895
.sym 36718 $abc$38894$n3748_1
.sym 36719 basesoc_dat_w[5]
.sym 36720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 36721 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 36722 $abc$38894$n3636_1
.sym 36723 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 36725 $abc$38894$n5680
.sym 36727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 36728 basesoc_ctrl_reset_reset_r
.sym 36729 VexRiscv._zz_192_
.sym 36730 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 36732 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 36733 basesoc_dat_w[2]
.sym 36734 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 36746 $PACKER_GND_NET
.sym 36747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 36751 $abc$38894$n3682_1
.sym 36754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 36756 $abc$38894$n3683
.sym 36757 basesoc_uart_tx_fifo_level0[0]
.sym 36759 basesoc_uart_tx_fifo_level0[3]
.sym 36760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 36761 $abc$38894$n3685
.sym 36762 basesoc_uart_tx_fifo_level0[4]
.sym 36764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36765 basesoc_uart_tx_fifo_level0[1]
.sym 36768 $abc$38894$n149
.sym 36769 $abc$38894$n3684_1
.sym 36770 basesoc_uart_tx_fifo_level0[2]
.sym 36773 $nextpnr_ICESTORM_LC_12$O
.sym 36776 basesoc_uart_tx_fifo_level0[0]
.sym 36779 $auto$alumacc.cc:474:replace_alu$3910.C[2]
.sym 36782 basesoc_uart_tx_fifo_level0[1]
.sym 36785 $auto$alumacc.cc:474:replace_alu$3910.C[3]
.sym 36788 basesoc_uart_tx_fifo_level0[2]
.sym 36789 $auto$alumacc.cc:474:replace_alu$3910.C[2]
.sym 36791 $auto$alumacc.cc:474:replace_alu$3910.C[4]
.sym 36793 basesoc_uart_tx_fifo_level0[3]
.sym 36795 $auto$alumacc.cc:474:replace_alu$3910.C[3]
.sym 36799 basesoc_uart_tx_fifo_level0[4]
.sym 36801 $auto$alumacc.cc:474:replace_alu$3910.C[4]
.sym 36806 $PACKER_GND_NET
.sym 36810 $abc$38894$n3685
.sym 36811 $abc$38894$n3684_1
.sym 36812 $abc$38894$n3683
.sym 36813 $abc$38894$n3682_1
.sym 36816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 36817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 36818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 36820 $abc$38894$n149
.sym 36821 clk12_$glb_clk
.sym 36823 $abc$38894$n3717
.sym 36824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 36825 $abc$38894$n5599_1
.sym 36826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 36827 $abc$38894$n5978_1
.sym 36828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 36829 $abc$38894$n3725
.sym 36830 $abc$38894$n3715
.sym 36835 $abc$38894$n2479
.sym 36837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36839 $abc$38894$n3682_1
.sym 36840 $abc$38894$n3534
.sym 36841 $abc$38894$n2479
.sym 36842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 36844 $abc$38894$n4486
.sym 36845 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 36846 VexRiscv.CsrPlugin_hadException
.sym 36847 $abc$38894$n151
.sym 36848 basesoc_uart_tx_fifo_level0[4]
.sym 36850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 36851 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 36856 VexRiscv._zz_190_
.sym 36875 $abc$38894$n2142
.sym 36876 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 36878 VexRiscv._zz_135_[22]
.sym 36880 $abc$38894$n3717
.sym 36881 $abc$38894$n3726
.sym 36883 basesoc_dat_w[6]
.sym 36884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36888 basesoc_ctrl_reset_reset_r
.sym 36890 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 36891 basesoc_dat_w[5]
.sym 36893 basesoc_dat_w[2]
.sym 36899 basesoc_dat_w[5]
.sym 36910 VexRiscv._zz_135_[22]
.sym 36911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 36915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 36916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 36917 $abc$38894$n3726
.sym 36918 $abc$38894$n3717
.sym 36921 basesoc_dat_w[2]
.sym 36927 basesoc_dat_w[6]
.sym 36934 basesoc_ctrl_reset_reset_r
.sym 36943 $abc$38894$n2142
.sym 36944 clk12_$glb_clk
.sym 36945 sys_rst_$glb_sr
.sym 36946 $abc$38894$n3718_1
.sym 36947 $abc$38894$n3739_1
.sym 36948 $abc$38894$n3720_1
.sym 36949 spiflash_counter[7]
.sym 36950 $abc$38894$n4425
.sym 36951 $abc$38894$n3727
.sym 36952 $abc$38894$n3728
.sym 36953 spiflash_counter[5]
.sym 36954 basesoc_ctrl_storage[26]
.sym 36958 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 36961 VexRiscv.execute_arbitration_isValid
.sym 36963 $abc$38894$n15
.sym 36964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 36966 VexRiscv._zz_135_[22]
.sym 36968 $abc$38894$n3432_1
.sym 36969 $abc$38894$n2479
.sym 36971 $abc$38894$n4426
.sym 36974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 36975 VexRiscv._zz_41_[3]
.sym 36976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 36978 VexRiscv._zz_41_[20]
.sym 36979 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 36980 $abc$38894$n3715
.sym 36989 $abc$38894$n7897
.sym 36997 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 37014 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 37020 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 37038 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 37066 $abc$38894$n7897
.sym 37067 clk12_$glb_clk
.sym 37070 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 37072 $abc$38894$n4473
.sym 37074 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 37082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 37084 spiflash_counter[7]
.sym 37086 spiflash_counter[5]
.sym 37087 $abc$38894$n5116_1
.sym 37088 $abc$38894$n5597_1
.sym 37090 VexRiscv.execute_arbitration_isValid
.sym 37092 VexRiscv.CsrPlugin_interrupt_valid
.sym 37095 $abc$38894$n4474
.sym 37100 $abc$38894$n2373
.sym 37102 VexRiscv.CsrPlugin_mtval[13]
.sym 37118 VexRiscv._zz_41_[8]
.sym 37135 VexRiscv._zz_41_[3]
.sym 37136 VexRiscv._zz_41_[28]
.sym 37137 $abc$38894$n149
.sym 37138 VexRiscv._zz_41_[20]
.sym 37155 VexRiscv._zz_41_[3]
.sym 37175 VexRiscv._zz_41_[28]
.sym 37180 VexRiscv._zz_41_[20]
.sym 37185 VexRiscv._zz_41_[8]
.sym 37189 $abc$38894$n149
.sym 37190 clk12_$glb_clk
.sym 37193 VexRiscv._zz_50_[7]
.sym 37196 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 37208 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 37210 VexRiscv.CsrPlugin_hadException
.sym 37213 $abc$38894$n2479
.sym 37218 VexRiscv._zz_35_[4]
.sym 37222 VexRiscv._zz_41_[28]
.sym 37235 VexRiscv.CsrPlugin_hadException
.sym 37263 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 37281 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 37312 VexRiscv.CsrPlugin_hadException
.sym 37313 clk12_$glb_clk
.sym 37315 user_sw3
.sym 37320 basesoc_uart_phy_storage[28]
.sym 37327 VexRiscv.CsrPlugin_hadException
.sym 37332 VexRiscv._zz_50_[7]
.sym 37438 VexRiscv._zz_44_[1]
.sym 37544 basesoc_vexriscv_dbus_adr[0]
.sym 37545 basesoc_vexriscv_dbus_adr[1]
.sym 37546 basesoc_vexriscv_dbus_adr[3]
.sym 37547 array_muxed0[3]
.sym 37553 VexRiscv._zz_151_[3]
.sym 37554 VexRiscv._zz_36_[2]
.sym 37555 slave_sel_r[2]
.sym 37556 $abc$38894$n2490
.sym 37563 $abc$38894$n2360
.sym 37566 slave_sel_r[2]
.sym 37602 VexRiscv._zz_151_[12]
.sym 37607 $abc$38894$n4377_1
.sym 37702 $abc$38894$n2478
.sym 37704 $abc$38894$n4205_1
.sym 37707 $abc$38894$n4339_1
.sym 37708 VexRiscv.CsrPlugin_mip_MSIP
.sym 37711 basesoc_vexriscv_ibus_adr[0]
.sym 37715 array_muxed0[5]
.sym 37717 basesoc_vexriscv_dbus_adr[2]
.sym 37719 VexRiscv.decode_to_execute_RS2[27]
.sym 37722 $abc$38894$n5242
.sym 37723 array_muxed0[4]
.sym 37725 $abc$38894$n3366
.sym 37732 $abc$38894$n4245_1
.sym 37734 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 37735 VexRiscv._zz_288_[7]
.sym 37746 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 37747 $abc$38894$n4341_1
.sym 37749 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 37752 $abc$38894$n3642_1
.sym 37755 VexRiscv._zz_335_
.sym 37756 $abc$38894$n3964
.sym 37757 VexRiscv.CsrPlugin_mie_MTIE
.sym 37759 VexRiscv.CsrPlugin_mstatus_MIE
.sym 37763 $abc$38894$n4229_1
.sym 37764 $abc$38894$n4339_1
.sym 37766 $abc$38894$n2490
.sym 37767 VexRiscv._zz_334_
.sym 37772 $abc$38894$n4338_1
.sym 37773 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 37774 $abc$38894$n4345_1
.sym 37776 $abc$38894$n4338_1
.sym 37777 $abc$38894$n4339_1
.sym 37779 VexRiscv._zz_335_
.sym 37788 $abc$38894$n3642_1
.sym 37789 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 37790 $abc$38894$n4229_1
.sym 37791 VexRiscv.CsrPlugin_mie_MTIE
.sym 37794 $abc$38894$n4339_1
.sym 37795 $abc$38894$n3964
.sym 37796 VexRiscv._zz_334_
.sym 37797 $abc$38894$n4341_1
.sym 37800 VexRiscv.CsrPlugin_mstatus_MIE
.sym 37801 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 37803 $abc$38894$n2490
.sym 37806 $abc$38894$n2490
.sym 37807 $abc$38894$n3964
.sym 37808 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 37809 VexRiscv.CsrPlugin_mstatus_MIE
.sym 37812 $abc$38894$n3964
.sym 37813 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 37814 $abc$38894$n4345_1
.sym 37815 $abc$38894$n4339_1
.sym 37819 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 37820 $abc$38894$n2490
.sym 37823 clk12_$glb_clk
.sym 37824 VexRiscv.reset_$glb_sr
.sym 37825 $abc$38894$n4249_1
.sym 37826 $abc$38894$n4245_1
.sym 37827 VexRiscv.CsrPlugin_mepc[12]
.sym 37828 VexRiscv.CsrPlugin_mepc[31]
.sym 37829 $abc$38894$n4229_1
.sym 37830 $abc$38894$n4206_1
.sym 37831 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 37832 $abc$38894$n213
.sym 37833 VexRiscv._zz_188_
.sym 37835 VexRiscv._zz_151_[15]
.sym 37836 VexRiscv._zz_36_[3]
.sym 37837 VexRiscv._zz_129_[2]
.sym 37839 VexRiscv._zz_170_[0]
.sym 37840 VexRiscv.decode_to_execute_RS2[16]
.sym 37841 array_muxed0[7]
.sym 37842 $abc$38894$n2490
.sym 37843 VexRiscv.CsrPlugin_mtval[25]
.sym 37844 $abc$38894$n2478
.sym 37845 VexRiscv.decode_to_execute_RS2[10]
.sym 37846 $PACKER_VCC_NET
.sym 37847 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 37850 $abc$38894$n6316_1
.sym 37851 $abc$38894$n4187_1
.sym 37852 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 37856 VexRiscv._zz_129_[3]
.sym 37858 VexRiscv._zz_170_[1]
.sym 37859 VexRiscv._zz_129_[3]
.sym 37860 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 37866 VexRiscv.CsrPlugin_mstatus_MIE
.sym 37872 VexRiscv._zz_286_[0]
.sym 37874 $abc$38894$n3411_1
.sym 37875 VexRiscv._zz_337_
.sym 37876 $abc$38894$n4205_1
.sym 37877 $abc$38894$n2409
.sym 37880 VexRiscv._zz_286_[0]
.sym 37881 $abc$38894$n4208_1
.sym 37884 VexRiscv._zz_151_[3]
.sym 37885 VexRiscv._zz_286_[1]
.sym 37886 $abc$38894$n3408_1
.sym 37887 $abc$38894$n4204_1
.sym 37888 $abc$38894$n3643_1
.sym 37889 VexRiscv._zz_170_[0]
.sym 37891 VexRiscv._zz_170_[1]
.sym 37893 VexRiscv._zz_286_[1]
.sym 37894 $abc$38894$n4229_1
.sym 37896 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 37897 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 37899 VexRiscv._zz_286_[1]
.sym 37901 VexRiscv._zz_286_[0]
.sym 37905 $abc$38894$n3411_1
.sym 37906 $abc$38894$n3408_1
.sym 37908 $abc$38894$n3643_1
.sym 37913 VexRiscv._zz_337_
.sym 37917 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 37923 VexRiscv._zz_170_[1]
.sym 37924 VexRiscv._zz_170_[0]
.sym 37925 VexRiscv._zz_151_[3]
.sym 37926 $abc$38894$n4204_1
.sym 37929 $abc$38894$n4205_1
.sym 37930 VexRiscv.CsrPlugin_mstatus_MIE
.sym 37931 $abc$38894$n4229_1
.sym 37932 $abc$38894$n4208_1
.sym 37935 $abc$38894$n3408_1
.sym 37936 VexRiscv._zz_286_[0]
.sym 37937 $abc$38894$n3643_1
.sym 37938 VexRiscv._zz_286_[1]
.sym 37942 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 37945 $abc$38894$n2409
.sym 37946 clk12_$glb_clk
.sym 37947 VexRiscv.reset_$glb_sr
.sym 37948 $abc$38894$n5633
.sym 37949 $abc$38894$n4188
.sym 37950 $abc$38894$n4218_1
.sym 37951 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 37952 $abc$38894$n3408_1
.sym 37953 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 37954 $abc$38894$n5608_1
.sym 37955 $abc$38894$n4187_1
.sym 37959 VexRiscv._zz_199_[6]
.sym 37961 array_muxed0[11]
.sym 37962 VexRiscv.CsrPlugin_mepc[2]
.sym 37963 slave_sel_r[1]
.sym 37965 $abc$38894$n2409
.sym 37966 VexRiscv._zz_200_[11]
.sym 37968 $abc$38894$n5585_1
.sym 37970 VexRiscv.decode_to_execute_RS2[18]
.sym 37971 VexRiscv.CsrPlugin_mepc[12]
.sym 37972 VexRiscv._zz_151_[2]
.sym 37973 VexRiscv._zz_288_[5]
.sym 37974 $abc$38894$n3635_1
.sym 37975 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 37976 $abc$38894$n5582_1
.sym 37977 VexRiscv._zz_335_
.sym 37979 VexRiscv._zz_286_[2]
.sym 37980 VexRiscv._zz_36_[2]
.sym 37981 $abc$38894$n3762
.sym 37982 $abc$38894$n213
.sym 37983 $abc$38894$n5632_1
.sym 37990 VexRiscv._zz_151_[7]
.sym 37991 $abc$38894$n5580_1
.sym 37992 $abc$38894$n5631_1
.sym 37993 $abc$38894$n5582_1
.sym 37994 $abc$38894$n5619_1
.sym 37995 $abc$38894$n5629_1
.sym 37996 $abc$38894$n5606_1
.sym 37997 $abc$38894$n3636_1
.sym 37998 $abc$38894$n4199_1
.sym 37999 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38001 $abc$38894$n5616_1
.sym 38002 $abc$38894$n4204_1
.sym 38004 $abc$38894$n3646_1
.sym 38005 VexRiscv._zz_288_[7]
.sym 38006 VexRiscv._zz_151_[3]
.sym 38007 $abc$38894$n5632_1
.sym 38008 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 38009 $abc$38894$n5626_1
.sym 38010 $abc$38894$n6316_1
.sym 38011 $abc$38894$n5608_1
.sym 38013 $abc$38894$n5633
.sym 38014 $abc$38894$n5627
.sym 38016 $abc$38894$n5630
.sym 38017 $abc$38894$n5585_1
.sym 38018 $abc$38894$n5615_1
.sym 38022 $abc$38894$n5615_1
.sym 38023 $abc$38894$n3636_1
.sym 38024 $abc$38894$n4199_1
.sym 38025 $abc$38894$n5619_1
.sym 38028 $abc$38894$n5606_1
.sym 38029 $abc$38894$n5629_1
.sym 38030 $abc$38894$n6316_1
.sym 38031 $abc$38894$n5580_1
.sym 38034 $abc$38894$n5626_1
.sym 38035 $abc$38894$n3636_1
.sym 38036 $abc$38894$n4204_1
.sym 38040 $abc$38894$n5585_1
.sym 38041 $abc$38894$n5632_1
.sym 38043 $abc$38894$n5608_1
.sym 38046 $abc$38894$n3646_1
.sym 38047 $abc$38894$n5633
.sym 38048 $abc$38894$n5627
.sym 38049 $abc$38894$n5631_1
.sym 38052 $abc$38894$n5616_1
.sym 38053 $abc$38894$n5582_1
.sym 38054 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 38055 $abc$38894$n3646_1
.sym 38058 $abc$38894$n5630
.sym 38059 VexRiscv._zz_151_[3]
.sym 38061 $abc$38894$n6316_1
.sym 38064 VexRiscv._zz_151_[7]
.sym 38066 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38067 VexRiscv._zz_288_[7]
.sym 38071 $abc$38894$n6411
.sym 38072 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 38073 $abc$38894$n6412
.sym 38074 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 38075 $abc$38894$n6414
.sym 38076 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 38077 $abc$38894$n78
.sym 38078 $abc$38894$n76
.sym 38080 VexRiscv._zz_337_
.sym 38081 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 38082 VexRiscv._zz_151_[9]
.sym 38083 $abc$38894$n4207_1
.sym 38084 VexRiscv.lastStagePc[24]
.sym 38085 VexRiscv._zz_129_[0]
.sym 38086 VexRiscv._zz_337_
.sym 38087 $abc$38894$n5630
.sym 38089 $abc$38894$n3624_1
.sym 38090 spiflash_bus_dat_r[15]
.sym 38092 $abc$38894$n3646_1
.sym 38093 $abc$38894$n5580_1
.sym 38094 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38095 VexRiscv._zz_151_[12]
.sym 38096 $abc$38894$n2493
.sym 38097 VexRiscv._zz_151_[11]
.sym 38098 VexRiscv._zz_151_[0]
.sym 38099 $abc$38894$n5796_1
.sym 38100 $abc$38894$n5585_1
.sym 38101 slave_sel_r[1]
.sym 38102 VexRiscv._zz_151_[3]
.sym 38103 VexRiscv._zz_151_[12]
.sym 38104 VexRiscv._zz_288_[3]
.sym 38105 $abc$38894$n3883_1
.sym 38106 $abc$38894$n2142
.sym 38114 VexRiscv._zz_36_[3]
.sym 38115 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 38116 $abc$38894$n3804
.sym 38117 $abc$38894$n6312_1
.sym 38118 VexRiscv._zz_49_[1]
.sym 38120 $abc$38894$n5584_1
.sym 38122 VexRiscv._zz_151_[2]
.sym 38124 $abc$38894$n5585_1
.sym 38126 VexRiscv._zz_49_[1]
.sym 38128 $abc$38894$n3806
.sym 38129 $abc$38894$n5620
.sym 38130 $abc$38894$n149
.sym 38131 VexRiscv._zz_151_[7]
.sym 38132 VexRiscv._zz_151_[2]
.sym 38133 VexRiscv._zz_49_[0]
.sym 38134 $abc$38894$n3646_1
.sym 38135 $abc$38894$n5659_1
.sym 38137 $abc$38894$n5585_1
.sym 38138 $abc$38894$n5617_1
.sym 38139 $abc$38894$n5580_1
.sym 38140 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38141 VexRiscv._zz_151_[3]
.sym 38143 $abc$38894$n5632_1
.sym 38146 VexRiscv._zz_151_[2]
.sym 38148 $abc$38894$n6312_1
.sym 38151 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38153 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 38154 VexRiscv._zz_151_[3]
.sym 38157 $abc$38894$n5580_1
.sym 38158 VexRiscv._zz_49_[0]
.sym 38159 $abc$38894$n3806
.sym 38160 VexRiscv._zz_49_[1]
.sym 38166 VexRiscv._zz_36_[3]
.sym 38169 VexRiscv._zz_151_[2]
.sym 38170 $abc$38894$n5617_1
.sym 38172 $abc$38894$n6312_1
.sym 38175 $abc$38894$n5620
.sym 38176 $abc$38894$n5585_1
.sym 38177 $abc$38894$n5584_1
.sym 38178 $abc$38894$n3646_1
.sym 38182 $abc$38894$n5659_1
.sym 38183 $abc$38894$n5632_1
.sym 38184 $abc$38894$n5585_1
.sym 38187 VexRiscv._zz_49_[0]
.sym 38188 $abc$38894$n3804
.sym 38189 VexRiscv._zz_151_[7]
.sym 38190 VexRiscv._zz_49_[1]
.sym 38191 $abc$38894$n149
.sym 38192 clk12_$glb_clk
.sym 38194 $abc$38894$n5733_1
.sym 38195 $abc$38894$n3812
.sym 38196 $abc$38894$n3905
.sym 38197 $abc$38894$n5878_1
.sym 38198 $abc$38894$n5714_1
.sym 38199 basesoc_vexriscv_dbus_we
.sym 38200 $abc$38894$n3881_1
.sym 38201 $abc$38894$n5879_1
.sym 38204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 38206 VexRiscv.decode_to_execute_RS2[28]
.sym 38207 $abc$38894$n78
.sym 38208 $abc$38894$n3884
.sym 38209 $abc$38894$n13
.sym 38211 $abc$38894$n76
.sym 38212 $abc$38894$n4186
.sym 38213 $abc$38894$n5606_1
.sym 38215 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 38216 $abc$38894$n5584_1
.sym 38219 $abc$38894$n5714_1
.sym 38220 VexRiscv._zz_170_[1]
.sym 38221 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 38222 $abc$38894$n3861_1
.sym 38223 $abc$38894$n7
.sym 38224 $abc$38894$n3819_1
.sym 38225 VexRiscv._zz_36_[3]
.sym 38226 VexRiscv._zz_151_[5]
.sym 38227 VexRiscv._zz_151_[18]
.sym 38228 VexRiscv._zz_151_[20]
.sym 38229 VexRiscv._zz_288_[12]
.sym 38236 $abc$38894$n3804
.sym 38237 $abc$38894$n3886_1
.sym 38241 $abc$38894$n6314_1
.sym 38243 $abc$38894$n3806
.sym 38244 $abc$38894$n3808
.sym 38246 VexRiscv.CsrPlugin_hadException
.sym 38249 VexRiscv._zz_151_[6]
.sym 38251 $abc$38894$n3762
.sym 38252 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 38253 VexRiscv._zz_151_[7]
.sym 38255 $abc$38894$n3885_1
.sym 38256 $abc$38894$n3801_1
.sym 38257 $abc$38894$n3635_1
.sym 38258 VexRiscv._zz_151_[0]
.sym 38259 $abc$38894$n3890_1
.sym 38260 $abc$38894$n3812
.sym 38261 $abc$38894$n3892_1
.sym 38263 VexRiscv._zz_151_[9]
.sym 38264 $abc$38894$n3888_1
.sym 38265 $abc$38894$n3881_1
.sym 38269 VexRiscv._zz_151_[9]
.sym 38271 $abc$38894$n3892_1
.sym 38274 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 38281 VexRiscv._zz_151_[6]
.sym 38282 $abc$38894$n3888_1
.sym 38286 $abc$38894$n3890_1
.sym 38287 $abc$38894$n3886_1
.sym 38288 $abc$38894$n3881_1
.sym 38289 $abc$38894$n3885_1
.sym 38292 $abc$38894$n6314_1
.sym 38295 VexRiscv._zz_151_[0]
.sym 38300 $abc$38894$n3804
.sym 38301 VexRiscv._zz_151_[7]
.sym 38304 $abc$38894$n3635_1
.sym 38306 $abc$38894$n3762
.sym 38310 $abc$38894$n3801_1
.sym 38311 $abc$38894$n3808
.sym 38312 $abc$38894$n3806
.sym 38313 $abc$38894$n3812
.sym 38314 VexRiscv.CsrPlugin_hadException
.sym 38315 clk12_$glb_clk
.sym 38317 $abc$38894$n3895_1
.sym 38318 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 38319 $abc$38894$n5786_1
.sym 38320 $abc$38894$n3909
.sym 38321 $abc$38894$n3825_1
.sym 38322 $abc$38894$n6439_1
.sym 38323 VexRiscv._zz_36_[17]
.sym 38324 basesoc_timer0_value_status[1]
.sym 38325 $abc$38894$n5978_1
.sym 38327 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 38328 $abc$38894$n5978_1
.sym 38329 VexRiscv._zz_170_[0]
.sym 38330 VexRiscv.decode_to_execute_RS2[19]
.sym 38331 VexRiscv._zz_36_[9]
.sym 38332 VexRiscv._zz_129_[5]
.sym 38333 VexRiscv._zz_41_[5]
.sym 38334 VexRiscv._zz_129_[6]
.sym 38335 $abc$38894$n5582_1
.sym 38337 VexRiscv._zz_286_[1]
.sym 38338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 38339 $abc$38894$n6312_1
.sym 38340 $abc$38894$n3804
.sym 38341 VexRiscv._zz_41_[14]
.sym 38342 VexRiscv._zz_170_[1]
.sym 38343 VexRiscv._zz_129_[3]
.sym 38344 VexRiscv._zz_291_[10]
.sym 38345 $abc$38894$n6310_1
.sym 38346 $abc$38894$n6316_1
.sym 38347 VexRiscv._zz_151_[19]
.sym 38348 $abc$38894$n3898
.sym 38349 VexRiscv._zz_288_[18]
.sym 38351 VexRiscv._zz_151_[15]
.sym 38358 VexRiscv._zz_151_[28]
.sym 38360 $abc$38894$n149
.sym 38362 $abc$38894$n3902_1
.sym 38363 $abc$38894$n3813_1
.sym 38365 $abc$38894$n5793_1
.sym 38366 $abc$38894$n3809_1
.sym 38368 $abc$38894$n3905
.sym 38369 $abc$38894$n3880
.sym 38370 VexRiscv._zz_151_[30]
.sym 38371 $abc$38894$n5796_1
.sym 38372 $abc$38894$n3646_1
.sym 38373 $abc$38894$n3800
.sym 38374 $abc$38894$n3895_1
.sym 38377 VexRiscv._zz_151_[27]
.sym 38378 VexRiscv._zz_151_[11]
.sym 38380 VexRiscv._zz_36_[17]
.sym 38381 $abc$38894$n3894_1
.sym 38382 $abc$38894$n3861_1
.sym 38384 $abc$38894$n3819_1
.sym 38385 $abc$38894$n3909
.sym 38386 $abc$38894$n3825_1
.sym 38389 $abc$38894$n5798_1
.sym 38392 VexRiscv._zz_151_[30]
.sym 38394 $abc$38894$n3819_1
.sym 38398 VexRiscv._zz_151_[28]
.sym 38399 $abc$38894$n3809_1
.sym 38403 $abc$38894$n3909
.sym 38404 $abc$38894$n3894_1
.sym 38405 $abc$38894$n3880
.sym 38406 $abc$38894$n3905
.sym 38410 VexRiscv._zz_36_[17]
.sym 38415 $abc$38894$n5796_1
.sym 38416 $abc$38894$n5793_1
.sym 38417 $abc$38894$n5798_1
.sym 38418 $abc$38894$n3646_1
.sym 38423 $abc$38894$n3861_1
.sym 38424 VexRiscv._zz_151_[11]
.sym 38428 $abc$38894$n3825_1
.sym 38429 $abc$38894$n3800
.sym 38430 $abc$38894$n3813_1
.sym 38434 $abc$38894$n3902_1
.sym 38435 VexRiscv._zz_151_[27]
.sym 38436 $abc$38894$n3895_1
.sym 38437 $abc$38894$n149
.sym 38438 clk12_$glb_clk
.sym 38440 VexRiscv._zz_291_[25]
.sym 38441 VexRiscv._zz_41_[29]
.sym 38442 VexRiscv._zz_291_[15]
.sym 38443 VexRiscv._zz_41_[10]
.sym 38444 VexRiscv._zz_41_[9]
.sym 38445 VexRiscv._zz_199_[17]
.sym 38446 VexRiscv._zz_41_[14]
.sym 38447 VexRiscv._zz_129_[3]
.sym 38448 VexRiscv._zz_41_[6]
.sym 38450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 38451 VexRiscv._zz_41_[6]
.sym 38452 VexRiscv._zz_151_[28]
.sym 38453 $abc$38894$n3646_1
.sym 38454 $abc$38894$n3828
.sym 38455 VexRiscv._zz_151_[22]
.sym 38456 VexRiscv._zz_129_[4]
.sym 38457 basesoc_timer0_value_status[1]
.sym 38458 $abc$38894$n3826
.sym 38459 $abc$38894$n4272_1
.sym 38460 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 38461 VexRiscv.decode_to_execute_RS2[22]
.sym 38462 $abc$38894$n3809_1
.sym 38463 $abc$38894$n5580_1
.sym 38464 $abc$38894$n5786_1
.sym 38465 $abc$38894$n5978_1
.sym 38466 $abc$38894$n3635_1
.sym 38467 $abc$38894$n5632_1
.sym 38468 VexRiscv._zz_151_[2]
.sym 38470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38471 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38472 VexRiscv._zz_288_[5]
.sym 38473 VexRiscv._zz_151_[17]
.sym 38474 $abc$38894$n3833_1
.sym 38475 VexRiscv._zz_151_[19]
.sym 38482 $abc$38894$n3858
.sym 38483 $abc$38894$n3879
.sym 38485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38486 $abc$38894$n3859_1
.sym 38487 $abc$38894$n3872_1
.sym 38488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38489 $abc$38894$n3874
.sym 38490 $abc$38894$n3848_1
.sym 38491 VexRiscv._zz_151_[17]
.sym 38492 $abc$38894$n3867_1
.sym 38494 $abc$38894$n3863_1
.sym 38495 $abc$38894$n3799_1
.sym 38496 $abc$38894$n3864
.sym 38498 VexRiscv._zz_170_[2]
.sym 38499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38500 $abc$38894$n3833_1
.sym 38501 $abc$38894$n3870_1
.sym 38503 VexRiscv._zz_151_[3]
.sym 38504 $abc$38894$n3871_1
.sym 38506 $abc$38894$n6316_1
.sym 38508 $abc$38894$n3832
.sym 38509 VexRiscv._zz_151_[13]
.sym 38510 VexRiscv._zz_151_[14]
.sym 38511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38512 VexRiscv._zz_151_[24]
.sym 38514 $abc$38894$n3879
.sym 38515 VexRiscv._zz_170_[2]
.sym 38516 $abc$38894$n3832
.sym 38517 $abc$38894$n3799_1
.sym 38520 $abc$38894$n3859_1
.sym 38521 $abc$38894$n3863_1
.sym 38522 VexRiscv._zz_151_[13]
.sym 38523 $abc$38894$n3867_1
.sym 38526 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 38527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38532 $abc$38894$n3858
.sym 38533 $abc$38894$n3870_1
.sym 38534 $abc$38894$n3833_1
.sym 38535 $abc$38894$n3848_1
.sym 38538 $abc$38894$n6316_1
.sym 38540 VexRiscv._zz_151_[3]
.sym 38541 $abc$38894$n3871_1
.sym 38545 $abc$38894$n3864
.sym 38547 VexRiscv._zz_151_[14]
.sym 38553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 38556 $abc$38894$n3874
.sym 38557 VexRiscv._zz_151_[24]
.sym 38558 VexRiscv._zz_151_[17]
.sym 38559 $abc$38894$n3872_1
.sym 38560 $abc$38894$n2429_$glb_ce
.sym 38561 clk12_$glb_clk
.sym 38563 VexRiscv._zz_151_[31]
.sym 38564 VexRiscv._zz_291_[10]
.sym 38565 VexRiscv._zz_41_[8]
.sym 38566 VexRiscv._zz_151_[23]
.sym 38567 VexRiscv._zz_151_[13]
.sym 38568 VexRiscv._zz_41_[24]
.sym 38569 VexRiscv._zz_291_[18]
.sym 38570 VexRiscv._zz_151_[20]
.sym 38572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 38573 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 38574 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 38575 VexRiscv._zz_49_[0]
.sym 38576 VexRiscv._zz_151_[30]
.sym 38577 VexRiscv._zz_286_[0]
.sym 38578 VexRiscv._zz_47_[1]
.sym 38579 VexRiscv._zz_47_[0]
.sym 38580 $abc$38894$n3867_1
.sym 38581 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 38582 $abc$38894$n5672
.sym 38583 $abc$38894$n3816
.sym 38584 VexRiscv._zz_41_[29]
.sym 38585 $abc$38894$n3874
.sym 38586 VexRiscv.decode_to_execute_RS2[23]
.sym 38587 VexRiscv._zz_151_[12]
.sym 38588 $abc$38894$n2493
.sym 38589 VexRiscv._zz_151_[3]
.sym 38590 VexRiscv._zz_151_[0]
.sym 38591 VexRiscv._zz_41_[9]
.sym 38592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 38593 VexRiscv._zz_151_[11]
.sym 38594 VexRiscv._zz_44_[1]
.sym 38595 $abc$38894$n5634_1
.sym 38596 VexRiscv._zz_288_[3]
.sym 38597 VexRiscv._zz_151_[10]
.sym 38598 VexRiscv._zz_151_[24]
.sym 38604 VexRiscv._zz_44_[0]
.sym 38605 VexRiscv._zz_44_[1]
.sym 38608 $abc$38894$n6000_1
.sym 38609 $abc$38894$n3439_1
.sym 38610 $abc$38894$n6036_1
.sym 38612 VexRiscv._zz_285_[4]
.sym 38614 VexRiscv._zz_285_[2]
.sym 38616 VexRiscv._zz_151_[4]
.sym 38617 VexRiscv._zz_199_[17]
.sym 38618 VexRiscv._zz_36_[6]
.sym 38619 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 38620 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 38623 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38624 VexRiscv._zz_151_[13]
.sym 38625 $abc$38894$n5978_1
.sym 38626 $abc$38894$n3927_1
.sym 38628 VexRiscv._zz_36_[15]
.sym 38629 VexRiscv._zz_199_[19]
.sym 38631 VexRiscv._zz_135_[21]
.sym 38632 VexRiscv._zz_199_[15]
.sym 38633 VexRiscv._zz_285_[0]
.sym 38637 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 38639 VexRiscv._zz_151_[13]
.sym 38640 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38644 $abc$38894$n3927_1
.sym 38645 $abc$38894$n3439_1
.sym 38646 VexRiscv._zz_135_[21]
.sym 38649 VexRiscv._zz_199_[17]
.sym 38650 VexRiscv._zz_44_[1]
.sym 38651 VexRiscv._zz_44_[0]
.sym 38652 VexRiscv._zz_285_[2]
.sym 38655 VexRiscv._zz_44_[1]
.sym 38656 VexRiscv._zz_44_[0]
.sym 38657 VexRiscv._zz_285_[4]
.sym 38658 VexRiscv._zz_199_[19]
.sym 38662 $abc$38894$n5978_1
.sym 38663 $abc$38894$n6036_1
.sym 38664 VexRiscv._zz_36_[15]
.sym 38667 VexRiscv._zz_199_[15]
.sym 38668 VexRiscv._zz_44_[0]
.sym 38669 VexRiscv._zz_44_[1]
.sym 38670 VexRiscv._zz_285_[0]
.sym 38674 VexRiscv._zz_36_[6]
.sym 38675 $abc$38894$n6000_1
.sym 38676 $abc$38894$n5978_1
.sym 38679 VexRiscv._zz_151_[4]
.sym 38681 VexRiscv.execute_LightShifterPlugin_isActive
.sym 38682 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 38683 $abc$38894$n2429_$glb_ce
.sym 38684 clk12_$glb_clk
.sym 38686 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 38687 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 38688 VexRiscv._zz_288_[0]
.sym 38689 basesoc_timer0_value_status[4]
.sym 38690 VexRiscv._zz_291_[3]
.sym 38691 VexRiscv._zz_151_[1]
.sym 38692 VexRiscv._zz_151_[16]
.sym 38693 VexRiscv._zz_291_[8]
.sym 38694 VexRiscv.lastStagePc[22]
.sym 38695 $abc$38894$n6312_1
.sym 38696 $abc$38894$n6312_1
.sym 38699 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 38700 VexRiscv._zz_36_[10]
.sym 38701 VexRiscv._zz_41_[21]
.sym 38702 VexRiscv._zz_41_[3]
.sym 38703 VexRiscv._zz_42_[0]
.sym 38704 $abc$38894$n6000_1
.sym 38705 VexRiscv._zz_151_[31]
.sym 38706 $abc$38894$n6036_1
.sym 38707 VexRiscv._zz_152_
.sym 38708 $abc$38894$n3851_1
.sym 38709 VexRiscv.decode_to_execute_RS2[27]
.sym 38710 VexRiscv._zz_151_[5]
.sym 38711 VexRiscv._zz_151_[18]
.sym 38712 VexRiscv._zz_285_[1]
.sym 38713 VexRiscv._zz_321_[7]
.sym 38714 VexRiscv._zz_151_[13]
.sym 38715 VexRiscv._zz_199_[15]
.sym 38716 VexRiscv._zz_199_[16]
.sym 38717 VexRiscv._zz_291_[8]
.sym 38718 VexRiscv._zz_286_[7]
.sym 38719 VexRiscv._zz_288_[11]
.sym 38720 VexRiscv._zz_151_[20]
.sym 38721 VexRiscv._zz_288_[12]
.sym 38728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 38729 VexRiscv._zz_199_[4]
.sym 38731 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38733 VexRiscv._zz_199_[6]
.sym 38735 VexRiscv._zz_44_[0]
.sym 38736 VexRiscv._zz_44_[1]
.sym 38737 VexRiscv._zz_44_[1]
.sym 38742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38743 VexRiscv._zz_199_[0]
.sym 38744 $abc$38894$n3803_1
.sym 38745 VexRiscv._zz_285_[2]
.sym 38746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38747 VexRiscv._zz_36_[2]
.sym 38749 VexRiscv._zz_199_[2]
.sym 38751 VexRiscv._zz_285_[4]
.sym 38753 $abc$38894$n5984_1
.sym 38754 $abc$38894$n5978_1
.sym 38755 VexRiscv._zz_285_[0]
.sym 38757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 38762 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38766 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 38767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 38768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 38769 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 38772 VexRiscv._zz_285_[2]
.sym 38773 VexRiscv._zz_44_[0]
.sym 38774 VexRiscv._zz_199_[2]
.sym 38775 VexRiscv._zz_44_[1]
.sym 38778 $abc$38894$n3803_1
.sym 38779 VexRiscv._zz_199_[6]
.sym 38784 VexRiscv._zz_44_[1]
.sym 38785 VexRiscv._zz_44_[0]
.sym 38786 VexRiscv._zz_199_[4]
.sym 38787 VexRiscv._zz_285_[4]
.sym 38790 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38796 VexRiscv._zz_36_[2]
.sym 38797 $abc$38894$n5984_1
.sym 38798 $abc$38894$n5978_1
.sym 38802 VexRiscv._zz_44_[0]
.sym 38803 VexRiscv._zz_44_[1]
.sym 38804 VexRiscv._zz_285_[0]
.sym 38805 VexRiscv._zz_199_[0]
.sym 38806 $abc$38894$n2429_$glb_ce
.sym 38807 clk12_$glb_clk
.sym 38811 VexRiscv._zz_288_[1]
.sym 38812 VexRiscv._zz_288_[2]
.sym 38813 VexRiscv._zz_288_[3]
.sym 38814 VexRiscv._zz_288_[4]
.sym 38815 VexRiscv._zz_288_[5]
.sym 38816 VexRiscv._zz_288_[6]
.sym 38818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 38819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 38820 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 38821 VexRiscv._zz_36_[8]
.sym 38822 VexRiscv._zz_151_[16]
.sym 38823 VexRiscv._zz_152_
.sym 38824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38825 basesoc_timer0_value[4]
.sym 38826 $abc$38894$n6318_1
.sym 38827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 38828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 38829 $abc$38894$n5580_1
.sym 38830 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 38831 VexRiscv._zz_286_[8]
.sym 38833 VexRiscv._zz_41_[14]
.sym 38834 $abc$38894$n6310_1
.sym 38835 $abc$38894$n2466
.sym 38836 VexRiscv._zz_287_[3]
.sym 38838 VexRiscv._zz_288_[17]
.sym 38839 VexRiscv._zz_151_[15]
.sym 38840 VexRiscv._zz_288_[18]
.sym 38841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 38842 VexRiscv._zz_199_[2]
.sym 38843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38844 VexRiscv._zz_291_[10]
.sym 38850 VexRiscv._zz_199_[11]
.sym 38851 $abc$38894$n3803_1
.sym 38852 VexRiscv._zz_199_[12]
.sym 38853 VexRiscv._zz_285_[3]
.sym 38858 VexRiscv._zz_44_[0]
.sym 38859 VexRiscv._zz_199_[3]
.sym 38861 $abc$38894$n2466
.sym 38864 $abc$38894$n149
.sym 38865 VexRiscv._zz_321_[3]
.sym 38866 VexRiscv._zz_170_[2]
.sym 38867 VexRiscv._zz_199_[14]
.sym 38869 VexRiscv._zz_170_[0]
.sym 38870 VexRiscv._zz_199_[18]
.sym 38873 VexRiscv._zz_321_[8]
.sym 38875 VexRiscv._zz_44_[1]
.sym 38877 $abc$38894$n4197
.sym 38878 VexRiscv._zz_199_[10]
.sym 38881 $abc$38894$n4212
.sym 38883 VexRiscv._zz_44_[1]
.sym 38884 VexRiscv._zz_44_[0]
.sym 38885 VexRiscv._zz_199_[12]
.sym 38886 VexRiscv._zz_170_[0]
.sym 38889 VexRiscv._zz_285_[3]
.sym 38890 VexRiscv._zz_44_[1]
.sym 38891 VexRiscv._zz_44_[0]
.sym 38892 VexRiscv._zz_199_[3]
.sym 38895 $abc$38894$n4197
.sym 38897 VexRiscv._zz_321_[3]
.sym 38898 $abc$38894$n149
.sym 38901 $abc$38894$n3803_1
.sym 38902 VexRiscv._zz_199_[11]
.sym 38907 VexRiscv._zz_44_[1]
.sym 38908 VexRiscv._zz_199_[14]
.sym 38909 VexRiscv._zz_170_[2]
.sym 38910 VexRiscv._zz_44_[0]
.sym 38913 VexRiscv._zz_199_[10]
.sym 38915 $abc$38894$n3803_1
.sym 38919 VexRiscv._zz_199_[18]
.sym 38920 VexRiscv._zz_285_[3]
.sym 38921 VexRiscv._zz_44_[1]
.sym 38922 VexRiscv._zz_44_[0]
.sym 38925 $abc$38894$n149
.sym 38926 $abc$38894$n4212
.sym 38927 VexRiscv._zz_321_[8]
.sym 38929 $abc$38894$n2466
.sym 38930 clk12_$glb_clk
.sym 38932 VexRiscv._zz_288_[7]
.sym 38933 VexRiscv._zz_288_[8]
.sym 38934 VexRiscv._zz_288_[9]
.sym 38935 VexRiscv._zz_288_[10]
.sym 38936 VexRiscv._zz_288_[11]
.sym 38937 VexRiscv._zz_288_[12]
.sym 38938 VexRiscv._zz_288_[13]
.sym 38939 VexRiscv._zz_288_[14]
.sym 38942 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 38943 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 38944 $abc$38894$n5585_1
.sym 38946 VexRiscv._zz_199_[12]
.sym 38947 $abc$38894$n3826
.sym 38948 $abc$38894$n13
.sym 38949 VexRiscv._zz_151_[28]
.sym 38950 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38951 VexRiscv._zz_44_[0]
.sym 38952 VexRiscv._zz_151_[11]
.sym 38953 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 38955 slave_sel_r[1]
.sym 38956 VexRiscv._zz_151_[19]
.sym 38957 $abc$38894$n5978_1
.sym 38958 VexRiscv._zz_199_[0]
.sym 38959 VexRiscv._zz_287_[2]
.sym 38960 $abc$38894$n5978_1
.sym 38961 VexRiscv._zz_151_[17]
.sym 38962 $abc$38894$n3635_1
.sym 38963 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38964 VexRiscv._zz_288_[5]
.sym 38965 VexRiscv._zz_151_[18]
.sym 38966 $abc$38894$n5988_1
.sym 38967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 38973 $abc$38894$n5988_1
.sym 38975 $abc$38894$n5996_1
.sym 38977 VexRiscv._zz_199_[8]
.sym 38978 VexRiscv._zz_199_[7]
.sym 38979 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 38980 VexRiscv._zz_199_[9]
.sym 38981 $abc$38894$n5978_1
.sym 38985 VexRiscv._zz_36_[5]
.sym 38986 $abc$38894$n5978_1
.sym 38990 $abc$38894$n3803_1
.sym 38991 VexRiscv._zz_199_[5]
.sym 38992 VexRiscv._zz_151_[20]
.sym 38993 VexRiscv._zz_36_[3]
.sym 38994 VexRiscv._zz_288_[20]
.sym 39001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39008 VexRiscv._zz_199_[5]
.sym 39009 $abc$38894$n3803_1
.sym 39012 $abc$38894$n5978_1
.sym 39013 $abc$38894$n5988_1
.sym 39015 VexRiscv._zz_36_[3]
.sym 39018 $abc$38894$n5996_1
.sym 39020 $abc$38894$n5978_1
.sym 39021 VexRiscv._zz_36_[5]
.sym 39024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39031 $abc$38894$n3803_1
.sym 39033 VexRiscv._zz_199_[9]
.sym 39036 VexRiscv._zz_199_[7]
.sym 39038 $abc$38894$n3803_1
.sym 39042 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39043 VexRiscv._zz_151_[20]
.sym 39045 VexRiscv._zz_288_[20]
.sym 39048 $abc$38894$n3803_1
.sym 39051 VexRiscv._zz_199_[8]
.sym 39052 $abc$38894$n2429_$glb_ce
.sym 39053 clk12_$glb_clk
.sym 39055 VexRiscv._zz_288_[15]
.sym 39056 VexRiscv._zz_288_[16]
.sym 39057 VexRiscv._zz_288_[17]
.sym 39058 VexRiscv._zz_288_[18]
.sym 39059 VexRiscv._zz_288_[19]
.sym 39060 VexRiscv._zz_288_[20]
.sym 39061 VexRiscv._zz_288_[21]
.sym 39062 VexRiscv._zz_288_[22]
.sym 39063 VexRiscv._zz_36_[2]
.sym 39065 $abc$38894$n6004_1
.sym 39067 $abc$38894$n6477_1
.sym 39068 VexRiscv._zz_47_[1]
.sym 39069 $abc$38894$n3845
.sym 39070 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39071 VexRiscv._zz_44_[0]
.sym 39073 VexRiscv._zz_36_[5]
.sym 39074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39076 VexRiscv._zz_288_[8]
.sym 39077 VexRiscv._zz_321_[26]
.sym 39078 $abc$38894$n5952_1
.sym 39079 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 39080 VexRiscv._zz_199_[5]
.sym 39081 $abc$38894$n2493
.sym 39082 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 39083 VexRiscv._zz_41_[9]
.sym 39084 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 39085 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 39086 $abc$38894$n5634_1
.sym 39087 VexRiscv._zz_44_[1]
.sym 39088 $abc$38894$n3646_1
.sym 39089 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39090 VexRiscv._zz_151_[24]
.sym 39096 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39097 $abc$38894$n3874
.sym 39100 VexRiscv._zz_36_[7]
.sym 39101 VexRiscv._zz_41_[9]
.sym 39103 VexRiscv._zz_41_[12]
.sym 39104 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39106 VexRiscv._zz_36_[8]
.sym 39108 VexRiscv._zz_49_[1]
.sym 39109 VexRiscv._zz_151_[26]
.sym 39110 VexRiscv._zz_36_[9]
.sym 39111 $abc$38894$n6008_1
.sym 39112 VexRiscv._zz_288_[15]
.sym 39114 VexRiscv._zz_151_[24]
.sym 39115 VexRiscv._zz_288_[26]
.sym 39116 $abc$38894$n6012_1
.sym 39118 VexRiscv._zz_49_[0]
.sym 39120 $abc$38894$n5978_1
.sym 39122 VexRiscv._zz_151_[15]
.sym 39123 $abc$38894$n5978_1
.sym 39124 VexRiscv._zz_199_[12]
.sym 39125 $abc$38894$n3924_1
.sym 39126 $abc$38894$n6004_1
.sym 39127 VexRiscv._zz_199_[9]
.sym 39129 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39130 VexRiscv._zz_288_[26]
.sym 39131 VexRiscv._zz_151_[26]
.sym 39136 VexRiscv._zz_199_[9]
.sym 39137 VexRiscv._zz_41_[9]
.sym 39138 $abc$38894$n3924_1
.sym 39141 $abc$38894$n3924_1
.sym 39142 VexRiscv._zz_41_[12]
.sym 39144 VexRiscv._zz_199_[12]
.sym 39147 VexRiscv._zz_151_[15]
.sym 39149 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39150 VexRiscv._zz_288_[15]
.sym 39153 $abc$38894$n5978_1
.sym 39154 VexRiscv._zz_36_[8]
.sym 39155 $abc$38894$n6008_1
.sym 39159 $abc$38894$n5978_1
.sym 39161 $abc$38894$n6004_1
.sym 39162 VexRiscv._zz_36_[7]
.sym 39165 VexRiscv._zz_49_[0]
.sym 39166 $abc$38894$n3874
.sym 39167 VexRiscv._zz_151_[24]
.sym 39168 VexRiscv._zz_49_[1]
.sym 39172 $abc$38894$n5978_1
.sym 39173 VexRiscv._zz_36_[9]
.sym 39174 $abc$38894$n6012_1
.sym 39175 $abc$38894$n2429_$glb_ce
.sym 39176 clk12_$glb_clk
.sym 39178 VexRiscv._zz_288_[23]
.sym 39179 VexRiscv._zz_288_[24]
.sym 39180 VexRiscv._zz_288_[25]
.sym 39181 VexRiscv._zz_288_[26]
.sym 39182 VexRiscv._zz_288_[27]
.sym 39183 VexRiscv._zz_288_[28]
.sym 39184 VexRiscv._zz_288_[29]
.sym 39185 VexRiscv._zz_288_[30]
.sym 39188 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 39189 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 39190 $abc$38894$n2466
.sym 39191 VexRiscv._zz_151_[21]
.sym 39192 VexRiscv._zz_199_[7]
.sym 39193 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 39196 VexRiscv._zz_151_[25]
.sym 39197 VexRiscv.decode_to_execute_RS2[27]
.sym 39198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 39199 $abc$38894$n6008_1
.sym 39200 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 39202 $abc$38894$n6012_1
.sym 39203 VexRiscv._zz_199_[15]
.sym 39204 VexRiscv._zz_152_
.sym 39205 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 39207 VexRiscv._zz_199_[8]
.sym 39208 VexRiscv._zz_199_[16]
.sym 39209 $abc$38894$n6084_1
.sym 39210 VexRiscv._zz_286_[7]
.sym 39211 VexRiscv._zz_285_[1]
.sym 39212 VexRiscv._zz_151_[20]
.sym 39213 VexRiscv._zz_199_[9]
.sym 39221 VexRiscv._zz_41_[0]
.sym 39222 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39223 VexRiscv._zz_44_[0]
.sym 39225 $abc$38894$n6459_1
.sym 39226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 39227 $abc$38894$n3924_1
.sym 39229 VexRiscv._zz_199_[3]
.sym 39230 VexRiscv._zz_199_[0]
.sym 39231 VexRiscv._zz_47_[1]
.sym 39232 VexRiscv._zz_41_[5]
.sym 39233 $abc$38894$n6084_1
.sym 39234 $abc$38894$n5978_1
.sym 39235 VexRiscv._zz_41_[3]
.sym 39236 VexRiscv._zz_286_[7]
.sym 39237 VexRiscv._zz_47_[0]
.sym 39238 VexRiscv._zz_41_[6]
.sym 39239 VexRiscv._zz_199_[27]
.sym 39240 VexRiscv._zz_199_[5]
.sym 39242 VexRiscv._zz_36_[27]
.sym 39244 VexRiscv._zz_288_[24]
.sym 39246 VexRiscv._zz_199_[6]
.sym 39247 VexRiscv._zz_44_[1]
.sym 39250 VexRiscv._zz_151_[24]
.sym 39252 VexRiscv._zz_47_[0]
.sym 39253 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 39254 $abc$38894$n6459_1
.sym 39255 VexRiscv._zz_47_[1]
.sym 39259 VexRiscv._zz_41_[0]
.sym 39260 $abc$38894$n3924_1
.sym 39261 VexRiscv._zz_199_[0]
.sym 39265 $abc$38894$n6084_1
.sym 39266 $abc$38894$n5978_1
.sym 39267 VexRiscv._zz_36_[27]
.sym 39270 VexRiscv._zz_286_[7]
.sym 39271 VexRiscv._zz_199_[27]
.sym 39272 VexRiscv._zz_44_[1]
.sym 39273 VexRiscv._zz_44_[0]
.sym 39276 VexRiscv._zz_41_[3]
.sym 39277 VexRiscv._zz_199_[3]
.sym 39279 $abc$38894$n3924_1
.sym 39282 $abc$38894$n3924_1
.sym 39283 VexRiscv._zz_199_[6]
.sym 39284 VexRiscv._zz_41_[6]
.sym 39288 VexRiscv._zz_41_[5]
.sym 39289 $abc$38894$n3924_1
.sym 39291 VexRiscv._zz_199_[5]
.sym 39294 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39295 VexRiscv._zz_151_[24]
.sym 39297 VexRiscv._zz_288_[24]
.sym 39298 $abc$38894$n2429_$glb_ce
.sym 39299 clk12_$glb_clk
.sym 39301 VexRiscv._zz_288_[31]
.sym 39302 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39303 $abc$38894$n4170
.sym 39304 $abc$38894$n6461_1
.sym 39305 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39306 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39307 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 39308 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39309 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 39311 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 39313 $abc$38894$n90
.sym 39314 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39315 VexRiscv._zz_199_[3]
.sym 39316 $abc$38894$n2466
.sym 39317 basesoc_uart_phy_storage[29]
.sym 39318 slave_sel[1]
.sym 39319 $abc$38894$n7496
.sym 39320 VexRiscv._zz_288_[23]
.sym 39321 $abc$38894$n6147_1
.sym 39322 $abc$38894$n5978_1
.sym 39323 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 39324 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39325 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39326 $abc$38894$n6310_1
.sym 39327 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39328 $abc$38894$n3961
.sym 39329 VexRiscv._zz_41_[16]
.sym 39330 VexRiscv._zz_32_[1]
.sym 39331 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39332 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 39333 $abc$38894$n151
.sym 39334 $abc$38894$n3964
.sym 39335 VexRiscv._zz_287_[3]
.sym 39336 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 39342 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 39343 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39344 $abc$38894$n149
.sym 39346 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 39347 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39348 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39349 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39354 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39356 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39357 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39359 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39362 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39363 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39364 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 39370 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39371 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39373 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39374 $auto$alumacc.cc:474:replace_alu$3886.C[1]
.sym 39376 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 39377 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 39380 $auto$alumacc.cc:474:replace_alu$3886.C[2]
.sym 39382 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 39383 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 39384 $auto$alumacc.cc:474:replace_alu$3886.C[1]
.sym 39386 $auto$alumacc.cc:474:replace_alu$3886.C[3]
.sym 39388 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 39389 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 39390 $auto$alumacc.cc:474:replace_alu$3886.C[2]
.sym 39392 $auto$alumacc.cc:474:replace_alu$3886.C[4]
.sym 39394 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 39395 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 39396 $auto$alumacc.cc:474:replace_alu$3886.C[3]
.sym 39398 $auto$alumacc.cc:474:replace_alu$3886.C[5]
.sym 39400 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 39401 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 39402 $auto$alumacc.cc:474:replace_alu$3886.C[4]
.sym 39404 $auto$alumacc.cc:474:replace_alu$3886.C[6]
.sym 39406 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 39407 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39408 $auto$alumacc.cc:474:replace_alu$3886.C[5]
.sym 39410 $auto$alumacc.cc:474:replace_alu$3886.C[7]
.sym 39412 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 39413 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 39414 $auto$alumacc.cc:474:replace_alu$3886.C[6]
.sym 39416 $auto$alumacc.cc:474:replace_alu$3886.C[8]
.sym 39418 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 39419 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 39420 $auto$alumacc.cc:474:replace_alu$3886.C[7]
.sym 39421 $abc$38894$n149
.sym 39422 clk12_$glb_clk
.sym 39424 $abc$38894$n4081_1
.sym 39425 $abc$38894$n4503
.sym 39426 $abc$38894$n151
.sym 39427 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39428 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39429 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39430 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39431 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39432 array_muxed0[13]
.sym 39434 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 39435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 39436 $abc$38894$n3924_1
.sym 39437 VexRiscv._zz_44_[0]
.sym 39438 $abc$38894$n149
.sym 39439 $abc$38894$n5992_1
.sym 39440 VexRiscv._zz_286_[2]
.sym 39441 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39442 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 39443 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39444 spram_bus_ack
.sym 39445 $abc$38894$n100
.sym 39446 $abc$38894$n94
.sym 39447 $abc$38894$n4260_1
.sym 39448 VexRiscv._zz_199_[27]
.sym 39449 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 39450 $abc$38894$n5988_1
.sym 39451 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 39452 cas_g_n
.sym 39453 $abc$38894$n7504
.sym 39454 $abc$38894$n3635_1
.sym 39455 VexRiscv.CsrPlugin_mepc[18]
.sym 39456 $abc$38894$n5978_1
.sym 39457 $abc$38894$n4081_1
.sym 39458 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39459 VexRiscv._zz_287_[2]
.sym 39460 $auto$alumacc.cc:474:replace_alu$3886.C[8]
.sym 39465 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 39466 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39467 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39471 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39473 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39474 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39475 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39477 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39484 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39485 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39487 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39488 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39491 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39492 $abc$38894$n149
.sym 39494 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39495 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39496 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39497 $auto$alumacc.cc:474:replace_alu$3886.C[9]
.sym 39499 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 39500 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 39501 $auto$alumacc.cc:474:replace_alu$3886.C[8]
.sym 39503 $auto$alumacc.cc:474:replace_alu$3886.C[10]
.sym 39505 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 39506 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39507 $auto$alumacc.cc:474:replace_alu$3886.C[9]
.sym 39509 $auto$alumacc.cc:474:replace_alu$3886.C[11]
.sym 39511 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39512 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 39513 $auto$alumacc.cc:474:replace_alu$3886.C[10]
.sym 39515 $auto$alumacc.cc:474:replace_alu$3886.C[12]
.sym 39517 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 39518 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 39519 $auto$alumacc.cc:474:replace_alu$3886.C[11]
.sym 39521 $auto$alumacc.cc:474:replace_alu$3886.C[13]
.sym 39523 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 39524 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 39525 $auto$alumacc.cc:474:replace_alu$3886.C[12]
.sym 39527 $auto$alumacc.cc:474:replace_alu$3886.C[14]
.sym 39529 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39530 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39531 $auto$alumacc.cc:474:replace_alu$3886.C[13]
.sym 39533 $auto$alumacc.cc:474:replace_alu$3886.C[15]
.sym 39535 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 39536 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39537 $auto$alumacc.cc:474:replace_alu$3886.C[14]
.sym 39539 $auto$alumacc.cc:474:replace_alu$3886.C[16]
.sym 39541 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 39542 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 39543 $auto$alumacc.cc:474:replace_alu$3886.C[15]
.sym 39544 $abc$38894$n149
.sym 39545 clk12_$glb_clk
.sym 39547 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 39548 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39549 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 39550 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39551 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39552 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39553 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39554 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39556 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 39557 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 39558 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 39559 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 39560 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 39561 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 39562 basesoc_uart_tx_fifo_do_read
.sym 39563 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 39564 basesoc_vexriscv_ibus_adr[17]
.sym 39565 VexRiscv._zz_32_[0]
.sym 39566 VexRiscv.decode_to_execute_RS2[24]
.sym 39567 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 39568 $abc$38894$n3884
.sym 39569 csrbankarray_csrbank2_bitbang0_w[3]
.sym 39570 $abc$38894$n151
.sym 39571 $abc$38894$n151
.sym 39572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 39573 $abc$38894$n5634_1
.sym 39574 sys_rst
.sym 39575 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 39576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 39577 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 39578 $abc$38894$n149
.sym 39579 $abc$38894$n2345
.sym 39580 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 39581 $abc$38894$n3646_1
.sym 39582 $abc$38894$n149
.sym 39583 $auto$alumacc.cc:474:replace_alu$3886.C[16]
.sym 39588 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39590 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39594 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39599 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39600 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39602 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39603 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39606 $abc$38894$n149
.sym 39609 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39610 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39611 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39613 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39615 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39616 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39620 $auto$alumacc.cc:474:replace_alu$3886.C[17]
.sym 39622 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 39623 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 39624 $auto$alumacc.cc:474:replace_alu$3886.C[16]
.sym 39626 $auto$alumacc.cc:474:replace_alu$3886.C[18]
.sym 39628 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 39629 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 39630 $auto$alumacc.cc:474:replace_alu$3886.C[17]
.sym 39632 $auto$alumacc.cc:474:replace_alu$3886.C[19]
.sym 39634 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 39635 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 39636 $auto$alumacc.cc:474:replace_alu$3886.C[18]
.sym 39638 $auto$alumacc.cc:474:replace_alu$3886.C[20]
.sym 39640 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39641 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 39642 $auto$alumacc.cc:474:replace_alu$3886.C[19]
.sym 39644 $auto$alumacc.cc:474:replace_alu$3886.C[21]
.sym 39646 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39647 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 39648 $auto$alumacc.cc:474:replace_alu$3886.C[20]
.sym 39650 $auto$alumacc.cc:474:replace_alu$3886.C[22]
.sym 39652 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 39653 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39654 $auto$alumacc.cc:474:replace_alu$3886.C[21]
.sym 39656 $auto$alumacc.cc:474:replace_alu$3886.C[23]
.sym 39658 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39659 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 39660 $auto$alumacc.cc:474:replace_alu$3886.C[22]
.sym 39662 $auto$alumacc.cc:474:replace_alu$3886.C[24]
.sym 39664 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39665 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39666 $auto$alumacc.cc:474:replace_alu$3886.C[23]
.sym 39667 $abc$38894$n149
.sym 39668 clk12_$glb_clk
.sym 39670 $abc$38894$n3709
.sym 39671 $abc$38894$n4252_1
.sym 39672 $abc$38894$n2345
.sym 39673 VexRiscv.CsrPlugin_mepc[18]
.sym 39674 $abc$38894$n4465
.sym 39675 $abc$38894$n4379_1
.sym 39676 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 39677 cas_switches_status[0]
.sym 39680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 39683 VexRiscv._zz_41_[20]
.sym 39684 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 39686 $abc$38894$n5996_1
.sym 39687 basesoc_uart_phy_storage[30]
.sym 39688 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 39690 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 39691 VexRiscv._zz_41_[19]
.sym 39694 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 39695 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39696 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39697 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 39698 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39699 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 39700 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 39701 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 39703 VexRiscv._zz_199_[16]
.sym 39704 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 39705 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 39706 $auto$alumacc.cc:474:replace_alu$3886.C[24]
.sym 39711 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 39713 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39714 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39716 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39718 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39723 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 39726 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39727 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39731 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 39738 $abc$38894$n149
.sym 39741 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 39743 $auto$alumacc.cc:474:replace_alu$3886.C[25]
.sym 39745 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 39746 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39747 $auto$alumacc.cc:474:replace_alu$3886.C[24]
.sym 39749 $auto$alumacc.cc:474:replace_alu$3886.C[26]
.sym 39751 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39752 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 39753 $auto$alumacc.cc:474:replace_alu$3886.C[25]
.sym 39755 $auto$alumacc.cc:474:replace_alu$3886.C[27]
.sym 39757 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39758 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39759 $auto$alumacc.cc:474:replace_alu$3886.C[26]
.sym 39761 $auto$alumacc.cc:474:replace_alu$3886.C[28]
.sym 39763 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39764 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 39765 $auto$alumacc.cc:474:replace_alu$3886.C[27]
.sym 39767 $auto$alumacc.cc:474:replace_alu$3886.C[29]
.sym 39769 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39770 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 39771 $auto$alumacc.cc:474:replace_alu$3886.C[28]
.sym 39773 $auto$alumacc.cc:474:replace_alu$3886.C[30]
.sym 39775 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 39776 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39777 $auto$alumacc.cc:474:replace_alu$3886.C[29]
.sym 39779 $auto$alumacc.cc:474:replace_alu$3886.C[31]
.sym 39781 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39782 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 39783 $auto$alumacc.cc:474:replace_alu$3886.C[30]
.sym 39786 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 39788 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 39789 $auto$alumacc.cc:474:replace_alu$3886.C[31]
.sym 39790 $abc$38894$n149
.sym 39791 clk12_$glb_clk
.sym 39794 $abc$38894$n3290
.sym 39795 $abc$38894$n3293
.sym 39796 $abc$38894$n3296
.sym 39797 $abc$38894$n3299
.sym 39798 $abc$38894$n3302
.sym 39799 $abc$38894$n3305
.sym 39800 $abc$38894$n3308
.sym 39802 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 39804 $abc$38894$n5978_1
.sym 39805 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 39806 basesoc_uart_tx_fifo_level0[4]
.sym 39807 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 39808 VexRiscv.CsrPlugin_mepc[18]
.sym 39809 basesoc_uart_tx_fifo_wrport_we
.sym 39810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 39811 $abc$38894$n102
.sym 39812 $abc$38894$n3709
.sym 39813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 39814 VexRiscv.CsrPlugin_mtval[13]
.sym 39816 $abc$38894$n2142
.sym 39817 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 39818 $abc$38894$n6310_1
.sym 39819 VexRiscv._zz_287_[3]
.sym 39820 $abc$38894$n3961
.sym 39821 $abc$38894$n4465
.sym 39822 $abc$38894$n3305
.sym 39823 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39824 $abc$38894$n3308
.sym 39825 basesoc_dat_w[1]
.sym 39826 $abc$38894$n4353_1
.sym 39827 basesoc_we
.sym 39828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39834 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39836 $abc$38894$n2422
.sym 39837 $abc$38894$n3428_1
.sym 39838 $abc$38894$n3884
.sym 39839 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 39840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 39841 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39842 $abc$38894$n6310_1
.sym 39843 $abc$38894$n151
.sym 39844 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 39845 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 39846 VexRiscv._zz_192_
.sym 39847 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 39852 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 39853 $abc$38894$n3665_1
.sym 39855 $abc$38894$n2495
.sym 39856 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39857 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 39860 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 39861 $abc$38894$n3710_1
.sym 39862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 39863 $abc$38894$n6312_1
.sym 39864 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39865 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 39867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 39868 $abc$38894$n3428_1
.sym 39870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 39873 $abc$38894$n3665_1
.sym 39874 $abc$38894$n3884
.sym 39875 $abc$38894$n2495
.sym 39880 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39881 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 39882 $abc$38894$n6310_1
.sym 39885 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 39886 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 39887 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 39888 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 39891 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39892 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39893 $abc$38894$n151
.sym 39894 VexRiscv._zz_192_
.sym 39897 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 39898 VexRiscv.execute_LightShifterPlugin_isActive
.sym 39900 $abc$38894$n6312_1
.sym 39903 $abc$38894$n151
.sym 39904 VexRiscv._zz_192_
.sym 39905 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 39906 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 39910 $abc$38894$n3710_1
.sym 39911 $abc$38894$n3665_1
.sym 39913 $abc$38894$n2422
.sym 39914 clk12_$glb_clk
.sym 39915 VexRiscv.reset_$glb_sr
.sym 39916 $abc$38894$n3311
.sym 39917 $abc$38894$n3314
.sym 39918 $abc$38894$n3317
.sym 39919 $abc$38894$n3320
.sym 39920 $abc$38894$n3323
.sym 39921 $abc$38894$n3326
.sym 39922 $abc$38894$n3329
.sym 39923 $abc$38894$n3332
.sym 39924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 39926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 39927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 39928 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39929 basesoc_uart_phy_rx_busy
.sym 39931 basesoc_vexriscv_dbus_cyc
.sym 39932 $abc$38894$n5938
.sym 39933 $abc$38894$n3428_1
.sym 39934 VexRiscv._zz_192_
.sym 39935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 39936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 39937 $abc$38894$n149
.sym 39938 cas_b_n
.sym 39940 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 39941 $abc$38894$n3963
.sym 39942 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39943 $abc$38894$n3962_1
.sym 39944 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 39945 $abc$38894$n3635_1
.sym 39946 $abc$38894$n5988_1
.sym 39947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39948 $abc$38894$n5978_1
.sym 39949 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 39950 $abc$38894$n4081_1
.sym 39951 VexRiscv._zz_287_[2]
.sym 39957 $abc$38894$n4006
.sym 39959 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 39963 $abc$38894$n3963
.sym 39964 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 39965 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 39966 $abc$38894$n4010_1
.sym 39967 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 39968 $abc$38894$n2325
.sym 39970 basesoc_dat_w[3]
.sym 39971 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 39972 $abc$38894$n3962_1
.sym 39973 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 39976 $abc$38894$n3962_1
.sym 39977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 39978 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 39981 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 39983 $abc$38894$n3965_1
.sym 39985 basesoc_dat_w[1]
.sym 39988 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 39990 $abc$38894$n3963
.sym 39991 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 39992 $abc$38894$n3962_1
.sym 39993 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 39996 $abc$38894$n3965_1
.sym 39997 $abc$38894$n4006
.sym 39999 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 40002 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 40003 $abc$38894$n3962_1
.sym 40004 $abc$38894$n3963
.sym 40005 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 40009 basesoc_dat_w[3]
.sym 40017 basesoc_dat_w[1]
.sym 40021 $abc$38894$n4010_1
.sym 40022 $abc$38894$n3965_1
.sym 40023 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 40026 $abc$38894$n3963
.sym 40027 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 40028 $abc$38894$n3962_1
.sym 40029 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 40032 $abc$38894$n3962_1
.sym 40033 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 40034 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 40035 $abc$38894$n3963
.sym 40036 $abc$38894$n2325
.sym 40037 clk12_$glb_clk
.sym 40038 sys_rst_$glb_sr
.sym 40039 $abc$38894$n3335
.sym 40040 $abc$38894$n3338
.sym 40041 $abc$38894$n3341
.sym 40042 $abc$38894$n3344
.sym 40043 $abc$38894$n3347
.sym 40044 $abc$38894$n3350
.sym 40045 $abc$38894$n3353
.sym 40046 $abc$38894$n3356
.sym 40047 basesoc_timer0_reload_storage[17]
.sym 40048 $abc$38894$n4010_1
.sym 40052 $abc$38894$n3428_1
.sym 40053 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 40054 $abc$38894$n2325
.sym 40055 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 40056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 40057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 40058 basesoc_dat_w[3]
.sym 40059 basesoc_timer0_reload_storage[19]
.sym 40060 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 40061 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 40062 $abc$38894$n151
.sym 40063 $abc$38894$n3317
.sym 40064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 40065 $abc$38894$n3320
.sym 40066 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 40067 $abc$38894$n3963
.sym 40068 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 40069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 40070 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 40071 $abc$38894$n151
.sym 40072 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 40073 $abc$38894$n3368
.sym 40074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 40080 VexRiscv.execute_arbitration_isStuckByOthers
.sym 40083 VexRiscv._zz_255_[4]
.sym 40086 $abc$38894$n3963
.sym 40087 $abc$38894$n3962_1
.sym 40089 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40091 $abc$38894$n2461
.sym 40092 $PACKER_VCC_NET
.sym 40093 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 40094 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 40095 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 40096 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 40106 VexRiscv._zz_255_[3]
.sym 40107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 40112 $nextpnr_ICESTORM_LC_15$O
.sym 40115 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 40118 $auto$alumacc.cc:474:replace_alu$3922.C[3]
.sym 40120 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40121 $PACKER_VCC_NET
.sym 40124 $auto$alumacc.cc:474:replace_alu$3922.C[4]
.sym 40126 $PACKER_VCC_NET
.sym 40127 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 40128 $auto$alumacc.cc:474:replace_alu$3922.C[3]
.sym 40131 $PACKER_VCC_NET
.sym 40132 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 40134 $auto$alumacc.cc:474:replace_alu$3922.C[4]
.sym 40139 VexRiscv.execute_arbitration_isStuckByOthers
.sym 40143 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 40144 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 40145 $abc$38894$n3962_1
.sym 40146 $abc$38894$n3963
.sym 40149 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 40150 VexRiscv._zz_255_[3]
.sym 40155 VexRiscv._zz_255_[4]
.sym 40156 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 40159 $abc$38894$n2461
.sym 40160 clk12_$glb_clk
.sym 40162 $abc$38894$n3359
.sym 40163 $abc$38894$n3362
.sym 40164 $abc$38894$n3365
.sym 40165 $abc$38894$n3368
.sym 40166 $abc$38894$n3371
.sym 40167 $abc$38894$n3374
.sym 40168 $abc$38894$n4050
.sym 40169 $abc$38894$n4074_1
.sym 40170 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 40174 VexRiscv.execute_arbitration_isStuckByOthers
.sym 40175 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 40176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 40177 $abc$38894$n2461
.sym 40178 $abc$38894$n3884
.sym 40179 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 40180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 40181 $abc$38894$n4022_1
.sym 40182 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 40184 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 40185 $abc$38894$n3341
.sym 40186 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 40187 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 40188 $abc$38894$n3344
.sym 40189 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 40190 $PACKER_VCC_NET
.sym 40191 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 40192 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 40193 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 40194 $abc$38894$n3353
.sym 40195 $abc$38894$n3963
.sym 40196 $abc$38894$n3356
.sym 40197 $abc$38894$n3962_1
.sym 40203 $abc$38894$n4082_1
.sym 40207 $abc$38894$n4034
.sym 40209 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 40210 $abc$38894$n3962_1
.sym 40212 $abc$38894$n4002
.sym 40213 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 40216 $abc$38894$n4038
.sym 40217 $abc$38894$n3963
.sym 40218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 40220 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 40221 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 40222 $abc$38894$n4081_1
.sym 40225 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 40226 $abc$38894$n4074_1
.sym 40227 $abc$38894$n4022_1
.sym 40228 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 40229 $abc$38894$n3965_1
.sym 40230 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40234 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 40236 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 40237 $abc$38894$n4074_1
.sym 40239 $abc$38894$n3965_1
.sym 40245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 40248 $abc$38894$n4002
.sym 40250 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 40251 $abc$38894$n3965_1
.sym 40254 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 40256 $abc$38894$n3965_1
.sym 40257 $abc$38894$n4034
.sym 40260 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 40261 $abc$38894$n3963
.sym 40262 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40263 $abc$38894$n3962_1
.sym 40266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 40267 $abc$38894$n4038
.sym 40268 $abc$38894$n3965_1
.sym 40272 $abc$38894$n4082_1
.sym 40273 $abc$38894$n3965_1
.sym 40274 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 40275 $abc$38894$n4081_1
.sym 40278 $abc$38894$n3965_1
.sym 40279 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 40280 $abc$38894$n4022_1
.sym 40282 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 40283 clk12_$glb_clk
.sym 40285 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 40286 $abc$38894$n4069_1
.sym 40287 VexRiscv.CsrPlugin_mepc[13]
.sym 40288 $abc$38894$n4057
.sym 40289 $abc$38894$n4062_1
.sym 40290 $abc$38894$n4040
.sym 40291 $abc$38894$n4389
.sym 40292 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 40298 $abc$38894$n4002
.sym 40299 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 40300 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 40301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 40303 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 40304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 40305 $abc$38894$n2373
.sym 40306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40307 $abc$38894$n5978_1
.sym 40308 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 40309 $abc$38894$n4465
.sym 40310 $abc$38894$n3335
.sym 40312 basesoc_uart_tx_fifo_level0[1]
.sym 40313 $abc$38894$n4068_1
.sym 40314 $abc$38894$n4042
.sym 40315 VexRiscv._zz_287_[3]
.sym 40316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40317 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 40318 $abc$38894$n3961
.sym 40319 $abc$38894$n4353_1
.sym 40320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40326 $abc$38894$n3335
.sym 40327 $abc$38894$n4004_1
.sym 40328 $abc$38894$n4028_1
.sym 40330 $abc$38894$n4053
.sym 40331 $abc$38894$n3374
.sym 40332 $abc$38894$n4080_1
.sym 40335 $abc$38894$n3317
.sym 40336 $abc$38894$n3365
.sym 40337 $abc$38894$n3320
.sym 40339 $abc$38894$n4068_1
.sym 40341 $abc$38894$n4009
.sym 40342 $abc$38894$n4052
.sym 40344 $abc$38894$n2442
.sym 40345 $abc$38894$n4008
.sym 40346 $abc$38894$n4056
.sym 40347 $abc$38894$n4040
.sym 40348 $abc$38894$n3344
.sym 40350 $abc$38894$n4029
.sym 40351 $abc$38894$n4069_1
.sym 40352 $abc$38894$n3748_1
.sym 40353 $abc$38894$n4057
.sym 40354 $abc$38894$n3353
.sym 40356 $abc$38894$n3356
.sym 40357 $abc$38894$n4005
.sym 40360 $abc$38894$n3374
.sym 40361 $abc$38894$n4080_1
.sym 40362 $abc$38894$n3748_1
.sym 40365 $abc$38894$n4004_1
.sym 40366 $abc$38894$n3317
.sym 40367 $abc$38894$n3748_1
.sym 40368 $abc$38894$n4005
.sym 40371 $abc$38894$n4056
.sym 40372 $abc$38894$n3748_1
.sym 40373 $abc$38894$n4057
.sym 40374 $abc$38894$n3356
.sym 40377 $abc$38894$n3353
.sym 40378 $abc$38894$n4052
.sym 40379 $abc$38894$n3748_1
.sym 40380 $abc$38894$n4053
.sym 40383 $abc$38894$n4068_1
.sym 40384 $abc$38894$n3748_1
.sym 40385 $abc$38894$n4069_1
.sym 40386 $abc$38894$n3365
.sym 40389 $abc$38894$n3748_1
.sym 40390 $abc$38894$n3344
.sym 40391 $abc$38894$n4040
.sym 40395 $abc$38894$n4028_1
.sym 40396 $abc$38894$n4029
.sym 40397 $abc$38894$n3335
.sym 40398 $abc$38894$n3748_1
.sym 40401 $abc$38894$n4008
.sym 40402 $abc$38894$n3320
.sym 40403 $abc$38894$n3748_1
.sym 40404 $abc$38894$n4009
.sym 40405 $abc$38894$n2442
.sym 40406 clk12_$glb_clk
.sym 40407 VexRiscv.reset_$glb_sr
.sym 40408 $abc$38894$n4029
.sym 40409 $abc$38894$n2440
.sym 40410 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 40411 $abc$38894$n4008
.sym 40412 $abc$38894$n4464
.sym 40413 $abc$38894$n3666_1
.sym 40414 $abc$38894$n3635_1
.sym 40415 $abc$38894$n4494
.sym 40420 $abc$38894$n3962_1
.sym 40421 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 40422 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 40424 basesoc_dat_w[2]
.sym 40425 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 40426 VexRiscv._zz_192_
.sym 40427 basesoc_ctrl_reset_reset_r
.sym 40428 $abc$38894$n3964
.sym 40429 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 40432 VexRiscv._zz_287_[2]
.sym 40433 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 40434 basesoc_uart_tx_fifo_level0[2]
.sym 40435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 40437 $abc$38894$n3635_1
.sym 40438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 40440 $abc$38894$n5978_1
.sym 40442 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40443 VexRiscv._zz_287_[3]
.sym 40449 $abc$38894$n3965_1
.sym 40452 basesoc_uart_tx_fifo_level0[2]
.sym 40453 $abc$38894$n4062_1
.sym 40454 basesoc_uart_tx_fifo_level0[0]
.sym 40456 basesoc_uart_tx_fifo_level0[3]
.sym 40458 basesoc_uart_tx_fifo_level0[4]
.sym 40460 $abc$38894$n2479
.sym 40461 $abc$38894$n4495
.sym 40462 $PACKER_VCC_NET
.sym 40469 $abc$38894$n4465
.sym 40472 basesoc_uart_tx_fifo_level0[1]
.sym 40473 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 40477 $abc$38894$n4464
.sym 40480 $abc$38894$n4494
.sym 40481 $nextpnr_ICESTORM_LC_4$O
.sym 40483 basesoc_uart_tx_fifo_level0[0]
.sym 40487 $auto$alumacc.cc:474:replace_alu$3859.C[2]
.sym 40489 $PACKER_VCC_NET
.sym 40490 basesoc_uart_tx_fifo_level0[1]
.sym 40493 $auto$alumacc.cc:474:replace_alu$3859.C[3]
.sym 40495 basesoc_uart_tx_fifo_level0[2]
.sym 40496 $PACKER_VCC_NET
.sym 40497 $auto$alumacc.cc:474:replace_alu$3859.C[2]
.sym 40499 $auto$alumacc.cc:474:replace_alu$3859.C[4]
.sym 40501 $PACKER_VCC_NET
.sym 40502 basesoc_uart_tx_fifo_level0[3]
.sym 40503 $auto$alumacc.cc:474:replace_alu$3859.C[3]
.sym 40506 basesoc_uart_tx_fifo_level0[4]
.sym 40508 $PACKER_VCC_NET
.sym 40509 $auto$alumacc.cc:474:replace_alu$3859.C[4]
.sym 40514 $abc$38894$n4495
.sym 40515 $abc$38894$n4494
.sym 40518 $abc$38894$n4062_1
.sym 40520 $abc$38894$n3965_1
.sym 40521 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 40525 $abc$38894$n4465
.sym 40526 $abc$38894$n4464
.sym 40528 $abc$38894$n2479
.sym 40529 clk12_$glb_clk
.sym 40531 $abc$38894$n3722_1
.sym 40532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 40533 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 40534 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40535 $abc$38894$n3723
.sym 40536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40537 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 40538 $abc$38894$n3721
.sym 40540 $abc$38894$n6004_1
.sym 40543 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 40544 $abc$38894$n2490
.sym 40545 $abc$38894$n3884
.sym 40546 $abc$38894$n3964
.sym 40548 $abc$38894$n2479
.sym 40550 $abc$38894$n4325_1
.sym 40551 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 40552 $abc$38894$n2440
.sym 40553 VexRiscv._zz_190_
.sym 40554 $abc$38894$n4327_1
.sym 40556 $abc$38894$n151
.sym 40559 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 40560 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40561 $abc$38894$n4328_1
.sym 40562 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 40563 $abc$38894$n151
.sym 40565 $abc$38894$n3702_1
.sym 40566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40572 basesoc_uart_tx_fifo_level0[0]
.sym 40573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 40574 $abc$38894$n151
.sym 40575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40576 $abc$38894$n3684_1
.sym 40577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 40580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40582 basesoc_uart_tx_fifo_level0[3]
.sym 40583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 40585 $abc$38894$n3437_1
.sym 40587 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 40588 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 40589 $abc$38894$n151
.sym 40590 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 40591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 40593 basesoc_uart_tx_fifo_level0[1]
.sym 40594 basesoc_uart_tx_fifo_level0[2]
.sym 40595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 40598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 40600 VexRiscv._zz_192_
.sym 40602 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 40603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 40605 $abc$38894$n151
.sym 40606 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 40607 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 40608 VexRiscv._zz_192_
.sym 40611 VexRiscv._zz_192_
.sym 40612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 40613 $abc$38894$n151
.sym 40614 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 40617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 40619 $abc$38894$n3437_1
.sym 40620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 40624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 40629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 40630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 40635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 40636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 40637 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40638 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 40641 $abc$38894$n3684_1
.sym 40642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40647 basesoc_uart_tx_fifo_level0[1]
.sym 40648 basesoc_uart_tx_fifo_level0[0]
.sym 40649 basesoc_uart_tx_fifo_level0[3]
.sym 40650 basesoc_uart_tx_fifo_level0[2]
.sym 40651 $abc$38894$n2429_$glb_ce
.sym 40652 clk12_$glb_clk
.sym 40654 $abc$38894$n3732
.sym 40655 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 40656 $abc$38894$n5598_1
.sym 40657 $abc$38894$n3719
.sym 40658 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 40659 $abc$38894$n3735_1
.sym 40660 $abc$38894$n3737
.sym 40661 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 40666 $abc$38894$n4426
.sym 40667 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 40668 $abc$38894$n3665_1
.sym 40669 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40670 VexRiscv.CsrPlugin_hadException
.sym 40672 $abc$38894$n3715
.sym 40673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 40674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 40675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 40676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40677 VexRiscv._zz_41_[20]
.sym 40680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40684 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 40685 $abc$38894$n2478
.sym 40686 basesoc_uart_rx_fifo_consume[2]
.sym 40688 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40695 $abc$38894$n3718_1
.sym 40696 $abc$38894$n3739_1
.sym 40697 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 40700 $abc$38894$n3432_1
.sym 40702 $abc$38894$n3721
.sym 40705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 40706 $abc$38894$n3716_1
.sym 40708 $abc$38894$n3727
.sym 40709 VexRiscv.execute_arbitration_isValid
.sym 40713 $abc$38894$n5599_1
.sym 40717 $abc$38894$n3725
.sym 40720 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 40723 $abc$38894$n3724
.sym 40726 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 40728 $abc$38894$n3725
.sym 40729 $abc$38894$n3724
.sym 40730 $abc$38894$n3718_1
.sym 40731 $abc$38894$n3721
.sym 40737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 40740 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40741 VexRiscv.execute_arbitration_isValid
.sym 40742 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 40746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 40753 $abc$38894$n3721
.sym 40754 $abc$38894$n5599_1
.sym 40760 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 40764 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 40766 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 40767 VexRiscv.execute_arbitration_isValid
.sym 40770 $abc$38894$n3432_1
.sym 40771 $abc$38894$n3727
.sym 40772 $abc$38894$n3739_1
.sym 40773 $abc$38894$n3716_1
.sym 40774 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 40775 clk12_$glb_clk
.sym 40779 basesoc_uart_rx_fifo_consume[2]
.sym 40780 basesoc_uart_rx_fifo_consume[3]
.sym 40781 $abc$38894$n3724
.sym 40782 $abc$38894$n3731
.sym 40783 basesoc_uart_rx_fifo_consume[0]
.sym 40784 $abc$38894$n3729
.sym 40790 $abc$38894$n2490
.sym 40791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40792 $abc$38894$n2450
.sym 40794 $abc$38894$n3413_1
.sym 40797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40798 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 40799 basesoc_uart_rx_fifo_do_read
.sym 40800 $abc$38894$n5598_1
.sym 40803 VexRiscv._zz_50_[7]
.sym 40804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 40819 $abc$38894$n5116_1
.sym 40820 VexRiscv.execute_arbitration_isValid
.sym 40821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40822 VexRiscv.CsrPlugin_interrupt_valid
.sym 40823 VexRiscv._zz_190_
.sym 40824 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 40826 $abc$38894$n3732
.sym 40827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40828 $abc$38894$n3720_1
.sym 40829 $abc$38894$n3719
.sym 40831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40835 $abc$38894$n151
.sym 40836 $abc$38894$n3738
.sym 40837 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 40838 $abc$38894$n3724
.sym 40839 $abc$38894$n5684
.sym 40840 $abc$38894$n5688
.sym 40841 $abc$38894$n3729
.sym 40843 VexRiscv._zz_17_
.sym 40844 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 40845 $abc$38894$n2373
.sym 40846 $abc$38894$n3740
.sym 40847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 40848 $abc$38894$n3728
.sym 40849 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 40851 $abc$38894$n3719
.sym 40852 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 40853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 40854 $abc$38894$n3720_1
.sym 40858 VexRiscv.execute_arbitration_isValid
.sym 40859 $abc$38894$n3740
.sym 40860 VexRiscv._zz_17_
.sym 40863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40864 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 40865 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 40866 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40869 $abc$38894$n5116_1
.sym 40872 $abc$38894$n5688
.sym 40875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 40876 $abc$38894$n151
.sym 40877 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 40878 VexRiscv._zz_190_
.sym 40881 $abc$38894$n3732
.sym 40882 $abc$38894$n3738
.sym 40883 $abc$38894$n3728
.sym 40884 VexRiscv.CsrPlugin_interrupt_valid
.sym 40889 $abc$38894$n3724
.sym 40890 $abc$38894$n3729
.sym 40893 $abc$38894$n5684
.sym 40895 $abc$38894$n5116_1
.sym 40897 $abc$38894$n2373
.sym 40898 clk12_$glb_clk
.sym 40899 sys_rst_$glb_sr
.sym 40902 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 40903 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 40905 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 40906 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 40907 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 40912 $abc$38894$n3718_1
.sym 40913 VexRiscv._zz_41_[28]
.sym 40914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 40916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 40917 VexRiscv._zz_35_[4]
.sym 40919 $abc$38894$n5977_1
.sym 40920 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 40921 VexRiscv.memory_arbitration_isValid
.sym 40922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 40923 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 40924 VexRiscv._zz_287_[2]
.sym 40926 $abc$38894$n149
.sym 40927 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40943 $abc$38894$n2479
.sym 40945 $abc$38894$n4425
.sym 40946 $abc$38894$n4426
.sym 40949 VexRiscv._zz_190_
.sym 40951 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40960 $abc$38894$n4474
.sym 40963 $abc$38894$n151
.sym 40968 $abc$38894$n4473
.sym 40981 $abc$38894$n4473
.sym 40982 $abc$38894$n4474
.sym 40992 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 40993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 40994 VexRiscv._zz_190_
.sym 40995 $abc$38894$n151
.sym 41004 $abc$38894$n4426
.sym 41007 $abc$38894$n4425
.sym 41020 $abc$38894$n2479
.sym 41021 clk12_$glb_clk
.sym 41029 VexRiscv.CsrPlugin_mtval[3]
.sym 41036 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 41038 VexRiscv._zz_50_[9]
.sym 41039 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 41044 $abc$38894$n151
.sym 41045 $abc$38894$n7897
.sym 41046 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 41049 $abc$38894$n151
.sym 41058 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 41071 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 41083 VexRiscv._zz_35_[4]
.sym 41103 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 41124 VexRiscv._zz_35_[4]
.sym 41144 clk12_$glb_clk
.sym 41145 VexRiscv.reset_$glb_sr
.sym 41158 VexRiscv._zz_50_[7]
.sym 41216 user_sw3
.sym 41248 $abc$38894$n5897
.sym 41249 $abc$38894$n5899
.sym 41250 basesoc_uart_phy_rx_bitcount[2]
.sym 41251 basesoc_uart_phy_rx_bitcount[3]
.sym 41259 VexRiscv.CsrPlugin_mepc[31]
.sym 41264 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 41267 $abc$38894$n2478
.sym 41269 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 41270 VexRiscv.CsrPlugin_mtval[3]
.sym 41374 $abc$38894$n5893
.sym 41377 array_muxed0[0]
.sym 41379 array_muxed0[1]
.sym 41380 basesoc_uart_phy_rx_bitcount[0]
.sym 41384 VexRiscv._zz_151_[23]
.sym 41385 VexRiscv._zz_288_[7]
.sym 41390 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 41395 $abc$38894$n5331
.sym 41397 $abc$38894$n5328
.sym 41399 $abc$38894$n147
.sym 41434 $abc$38894$n3642_1
.sym 41453 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 41461 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 41462 basesoc_vexriscv_dbus_adr[3]
.sym 41463 basesoc_vexriscv_ibus_adr[3]
.sym 41468 grant
.sym 41477 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 41490 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 41497 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 41503 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 41508 basesoc_vexriscv_dbus_adr[3]
.sym 41509 basesoc_vexriscv_ibus_adr[3]
.sym 41511 grant
.sym 41530 $abc$38894$n7896_$glb_ce
.sym 41531 clk12_$glb_clk
.sym 41533 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 41538 $abc$38894$n2126
.sym 41539 VexRiscv._zz_188_
.sym 41540 $abc$38894$n2124
.sym 41541 basesoc_vexriscv_ibus_adr[2]
.sym 41543 VexRiscv._zz_199_[17]
.sym 41547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 41548 array_muxed0[0]
.sym 41549 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 41551 VexRiscv._zz_129_[3]
.sym 41553 array_muxed0[6]
.sym 41555 array_muxed0[3]
.sym 41557 $abc$38894$n4192_1
.sym 41559 VexRiscv.lastStagePc[25]
.sym 41563 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 41564 VexRiscv.CsrPlugin_mip_MEIP
.sym 41566 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 41568 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 41574 VexRiscv.CsrPlugin_mstatus_MIE
.sym 41578 $abc$38894$n213
.sym 41579 $abc$38894$n4206_1
.sym 41585 $abc$38894$n3635_1
.sym 41586 $abc$38894$n4229_1
.sym 41588 VexRiscv.CsrPlugin_mip_MSIP
.sym 41589 $abc$38894$n213
.sym 41594 VexRiscv.CsrPlugin_mie_MSIE
.sym 41596 VexRiscv.CsrPlugin_mip_MSIP
.sym 41602 VexRiscv._zz_335_
.sym 41604 VexRiscv._zz_188_
.sym 41607 VexRiscv.CsrPlugin_mie_MSIE
.sym 41608 VexRiscv._zz_188_
.sym 41609 VexRiscv.CsrPlugin_mstatus_MIE
.sym 41610 VexRiscv.CsrPlugin_mip_MSIP
.sym 41619 $abc$38894$n213
.sym 41621 VexRiscv.CsrPlugin_mip_MSIP
.sym 41622 $abc$38894$n4206_1
.sym 41637 $abc$38894$n4229_1
.sym 41640 $abc$38894$n3635_1
.sym 41644 VexRiscv._zz_335_
.sym 41645 $abc$38894$n3635_1
.sym 41654 clk12_$glb_clk
.sym 41655 $abc$38894$n213
.sym 41656 $abc$38894$n4415_1
.sym 41657 VexRiscv.lastStagePc[31]
.sym 41658 $abc$38894$n4242_1
.sym 41659 $abc$38894$n4244_1
.sym 41660 $abc$38894$n4247_1
.sym 41661 $abc$38894$n4248_1
.sym 41662 $abc$38894$n4192_1
.sym 41663 VexRiscv.lastStagePc[25]
.sym 41666 VexRiscv._zz_288_[2]
.sym 41668 $abc$38894$n2478
.sym 41669 $PACKER_VCC_NET
.sym 41670 $abc$38894$n4339_1
.sym 41671 array_muxed0[6]
.sym 41673 $abc$38894$n3635_1
.sym 41674 $abc$38894$n213
.sym 41675 array_muxed0[8]
.sym 41679 VexRiscv._zz_129_[5]
.sym 41681 $abc$38894$n4186
.sym 41682 VexRiscv._zz_286_[0]
.sym 41683 VexRiscv._zz_41_[24]
.sym 41684 $abc$38894$n5242
.sym 41685 $abc$38894$n3636_1
.sym 41686 $abc$38894$n2490
.sym 41687 $abc$38894$n3409_1
.sym 41688 $abc$38894$n6169_1
.sym 41689 $abc$38894$n4191_1
.sym 41690 $abc$38894$n2124
.sym 41691 $abc$38894$n3410_1
.sym 41697 $abc$38894$n4377_1
.sym 41698 $abc$38894$n3410_1
.sym 41701 $abc$38894$n3408_1
.sym 41702 VexRiscv._zz_151_[12]
.sym 41703 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 41705 $abc$38894$n3411_1
.sym 41706 $abc$38894$n4188
.sym 41707 $abc$38894$n4245_1
.sym 41708 VexRiscv._zz_200_[12]
.sym 41710 $abc$38894$n4415_1
.sym 41711 $abc$38894$n3409_1
.sym 41713 VexRiscv._zz_170_[1]
.sym 41714 $abc$38894$n4353_1
.sym 41715 $abc$38894$n4202_1
.sym 41717 $abc$38894$n4247_1
.sym 41719 $abc$38894$n4192_1
.sym 41720 VexRiscv._zz_170_[0]
.sym 41721 VexRiscv.CsrPlugin_mtval[3]
.sym 41724 $abc$38894$n3643_1
.sym 41725 $abc$38894$n4207_1
.sym 41726 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 41727 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 41728 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 41730 VexRiscv._zz_200_[12]
.sym 41731 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 41732 $abc$38894$n4202_1
.sym 41733 $abc$38894$n4245_1
.sym 41736 $abc$38894$n3409_1
.sym 41737 $abc$38894$n3643_1
.sym 41738 $abc$38894$n3411_1
.sym 41739 $abc$38894$n4188
.sym 41742 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 41744 $abc$38894$n4377_1
.sym 41745 $abc$38894$n4353_1
.sym 41748 $abc$38894$n4353_1
.sym 41749 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 41751 $abc$38894$n4415_1
.sym 41754 $abc$38894$n4188
.sym 41755 $abc$38894$n3409_1
.sym 41756 $abc$38894$n3643_1
.sym 41757 $abc$38894$n3411_1
.sym 41760 $abc$38894$n4207_1
.sym 41761 $abc$38894$n4192_1
.sym 41762 VexRiscv.CsrPlugin_mtval[3]
.sym 41763 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 41766 VexRiscv._zz_170_[1]
.sym 41767 VexRiscv._zz_170_[0]
.sym 41768 $abc$38894$n4247_1
.sym 41769 VexRiscv._zz_151_[12]
.sym 41772 $abc$38894$n3411_1
.sym 41774 $abc$38894$n3410_1
.sym 41775 $abc$38894$n3408_1
.sym 41777 clk12_$glb_clk
.sym 41779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 41780 $abc$38894$n5735_1
.sym 41781 $abc$38894$n4202_1
.sym 41782 $abc$38894$n5729_1
.sym 41783 $abc$38894$n4207_1
.sym 41784 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 41785 VexRiscv._zz_36_[12]
.sym 41786 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 41789 VexRiscv._zz_151_[1]
.sym 41790 VexRiscv._zz_291_[18]
.sym 41791 basesoc_ctrl_reset_reset_r
.sym 41792 $abc$38894$n4192_1
.sym 41793 VexRiscv._zz_203_
.sym 41794 $abc$38894$n5796_1
.sym 41795 $abc$38894$n149
.sym 41798 $abc$38894$n4415_1
.sym 41799 VexRiscv.CsrPlugin_mepc[31]
.sym 41800 VexRiscv._zz_151_[12]
.sym 41802 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 41803 $abc$38894$n5733_1
.sym 41804 $abc$38894$n4207_1
.sym 41806 VexRiscv._zz_41_[25]
.sym 41807 VexRiscv._zz_151_[25]
.sym 41808 VexRiscv._zz_286_[1]
.sym 41809 VexRiscv._zz_286_[1]
.sym 41810 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 41811 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 41812 VexRiscv.dBus_cmd_payload_wr
.sym 41814 VexRiscv._zz_129_[3]
.sym 41820 spiflash_bus_dat_r[15]
.sym 41821 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 41829 $abc$38894$n4188
.sym 41832 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41837 VexRiscv._zz_151_[2]
.sym 41838 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 41839 $abc$38894$n3409_1
.sym 41841 VexRiscv._zz_288_[2]
.sym 41842 VexRiscv._zz_286_[2]
.sym 41845 $abc$38894$n5582_1
.sym 41846 slave_sel_r[1]
.sym 41847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 41848 $abc$38894$n6169_1
.sym 41849 $abc$38894$n3410_1
.sym 41851 VexRiscv._zz_286_[3]
.sym 41853 $abc$38894$n5582_1
.sym 41854 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 41860 VexRiscv._zz_286_[3]
.sym 41862 VexRiscv._zz_286_[2]
.sym 41865 $abc$38894$n4188
.sym 41867 $abc$38894$n3410_1
.sym 41868 $abc$38894$n3409_1
.sym 41871 VexRiscv._zz_151_[2]
.sym 41873 VexRiscv._zz_288_[2]
.sym 41874 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 41877 VexRiscv._zz_286_[3]
.sym 41878 $abc$38894$n3409_1
.sym 41879 VexRiscv._zz_286_[2]
.sym 41883 $abc$38894$n6169_1
.sym 41884 spiflash_bus_dat_r[15]
.sym 41885 slave_sel_r[1]
.sym 41889 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 41890 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41892 VexRiscv._zz_151_[2]
.sym 41896 $abc$38894$n3410_1
.sym 41897 $abc$38894$n3409_1
.sym 41898 $abc$38894$n4188
.sym 41900 clk12_$glb_clk
.sym 41901 $abc$38894$n147_$glb_sr
.sym 41902 $abc$38894$n2159
.sym 41903 $abc$38894$n6466_1
.sym 41904 $abc$38894$n5730_1
.sym 41905 $abc$38894$n3409_1
.sym 41906 basesoc_bus_wishbone_ack
.sym 41907 $abc$38894$n3410_1
.sym 41908 $abc$38894$n5732_1
.sym 41909 $abc$38894$n3643_1
.sym 41912 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 41913 VexRiscv._zz_291_[25]
.sym 41914 VexRiscv.lastStagePc[2]
.sym 41916 $abc$38894$n7
.sym 41918 VexRiscv._zz_151_[5]
.sym 41919 VexRiscv._zz_170_[1]
.sym 41920 spiflash_bus_dat_r[14]
.sym 41921 $abc$38894$n2358
.sym 41923 $abc$38894$n149
.sym 41925 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 41926 $abc$38894$n4202_1
.sym 41927 $abc$38894$n3855_1
.sym 41928 VexRiscv._zz_286_[10]
.sym 41929 $abc$38894$n5879_1
.sym 41931 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41933 $abc$38894$n3643_1
.sym 41934 VexRiscv._zz_36_[12]
.sym 41935 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 41936 $abc$38894$n5580_1
.sym 41943 $abc$38894$n6411
.sym 41948 VexRiscv._zz_288_[5]
.sym 41949 $abc$38894$n6413
.sym 41951 $abc$38894$n5582_1
.sym 41953 $abc$38894$n6412
.sym 41956 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 41957 $abc$38894$n13
.sym 41958 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 41959 VexRiscv._zz_288_[3]
.sym 41960 VexRiscv._zz_151_[12]
.sym 41961 $abc$38894$n2142
.sym 41962 $abc$38894$n5580_1
.sym 41963 VexRiscv._zz_151_[5]
.sym 41966 VexRiscv._zz_49_[0]
.sym 41967 $abc$38894$n3883_1
.sym 41968 $abc$38894$n7
.sym 41970 VexRiscv._zz_49_[1]
.sym 41971 $abc$38894$n3646_1
.sym 41973 VexRiscv._zz_151_[3]
.sym 41974 VexRiscv._zz_288_[12]
.sym 41976 VexRiscv._zz_49_[1]
.sym 41977 $abc$38894$n3883_1
.sym 41978 VexRiscv._zz_151_[5]
.sym 41979 VexRiscv._zz_49_[0]
.sym 41983 VexRiscv._zz_288_[3]
.sym 41984 VexRiscv._zz_151_[3]
.sym 41985 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 41988 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 41989 $abc$38894$n5580_1
.sym 41990 $abc$38894$n6411
.sym 41991 $abc$38894$n5582_1
.sym 41995 VexRiscv._zz_288_[12]
.sym 41996 VexRiscv._zz_151_[12]
.sym 41997 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42001 $abc$38894$n3646_1
.sym 42002 $abc$38894$n6413
.sym 42003 $abc$38894$n6412
.sym 42007 VexRiscv._zz_151_[5]
.sym 42008 VexRiscv._zz_288_[5]
.sym 42009 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42014 $abc$38894$n7
.sym 42020 $abc$38894$n13
.sym 42022 $abc$38894$n2142
.sym 42023 clk12_$glb_clk
.sym 42025 VexRiscv._zz_286_[9]
.sym 42026 VexRiscv._zz_41_[25]
.sym 42027 $abc$38894$n5889
.sym 42028 VexRiscv._zz_286_[6]
.sym 42029 $abc$38894$n5806_1
.sym 42030 VexRiscv._zz_41_[5]
.sym 42031 $abc$38894$n6443_1
.sym 42032 VexRiscv._zz_286_[10]
.sym 42035 $abc$38894$n5878_1
.sym 42036 VexRiscv._zz_151_[31]
.sym 42037 $abc$38894$n4190_1
.sym 42038 basesoc_counter[0]
.sym 42039 $abc$38894$n3637_1
.sym 42041 basesoc_we
.sym 42043 slave_sel[0]
.sym 42044 VexRiscv._zz_170_[1]
.sym 42046 sys_rst
.sym 42047 $abc$38894$n6414
.sym 42048 basesoc_dat_w[6]
.sym 42051 VexRiscv._zz_292_
.sym 42052 VexRiscv._zz_49_[0]
.sym 42053 $abc$38894$n3855_1
.sym 42054 VexRiscv._zz_49_[0]
.sym 42055 $abc$38894$n3912_1
.sym 42056 VexRiscv._zz_286_[10]
.sym 42057 $abc$38894$n3906_1
.sym 42058 VexRiscv._zz_286_[9]
.sym 42059 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 42060 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 42066 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 42067 $abc$38894$n5585_1
.sym 42068 $abc$38894$n3906_1
.sym 42070 $abc$38894$n5714_1
.sym 42072 $abc$38894$n3883_1
.sym 42073 $abc$38894$n5879_1
.sym 42075 $abc$38894$n5585_1
.sym 42078 VexRiscv._zz_151_[12]
.sym 42079 VexRiscv._zz_151_[25]
.sym 42080 VexRiscv._zz_151_[11]
.sym 42081 $abc$38894$n5856_1
.sym 42082 VexRiscv.dBus_cmd_payload_wr
.sym 42083 VexRiscv._zz_151_[5]
.sym 42089 $abc$38894$n5734
.sym 42090 $abc$38894$n6310_1
.sym 42091 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42092 VexRiscv._zz_151_[1]
.sym 42094 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42099 $abc$38894$n5714_1
.sym 42100 $abc$38894$n5734
.sym 42101 $abc$38894$n5585_1
.sym 42105 $abc$38894$n6310_1
.sym 42107 VexRiscv._zz_151_[1]
.sym 42111 $abc$38894$n3906_1
.sym 42112 VexRiscv._zz_151_[12]
.sym 42117 $abc$38894$n5879_1
.sym 42119 $abc$38894$n5585_1
.sym 42120 $abc$38894$n5856_1
.sym 42123 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42125 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 42126 VexRiscv._zz_151_[11]
.sym 42130 VexRiscv.dBus_cmd_payload_wr
.sym 42135 $abc$38894$n3883_1
.sym 42136 VexRiscv._zz_151_[5]
.sym 42142 VexRiscv._zz_151_[25]
.sym 42143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42144 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42145 $abc$38894$n7896_$glb_ce
.sym 42146 clk12_$glb_clk
.sym 42148 $abc$38894$n3855_1
.sym 42149 $abc$38894$n3912_1
.sym 42150 VexRiscv.decode_to_execute_RS2[17]
.sym 42151 $abc$38894$n3822
.sym 42152 $abc$38894$n3888_1
.sym 42153 VexRiscv._zz_41_[0]
.sym 42154 VexRiscv._zz_41_[6]
.sym 42155 VexRiscv._zz_41_[15]
.sym 42156 $abc$38894$n5808_1
.sym 42158 VexRiscv.CsrPlugin_mepc[31]
.sym 42159 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 42160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 42161 VexRiscv._zz_286_[2]
.sym 42162 VexRiscv._zz_151_[19]
.sym 42163 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42164 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 42165 VexRiscv.decode_to_execute_RS2[25]
.sym 42166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 42167 VexRiscv._zz_36_[6]
.sym 42168 $abc$38894$n5786_1
.sym 42169 $abc$38894$n5856_1
.sym 42170 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 42171 VexRiscv._zz_36_[2]
.sym 42173 $abc$38894$n5761
.sym 42174 $abc$38894$n3636_1
.sym 42175 $abc$38894$n5734
.sym 42176 VexRiscv._zz_199_[31]
.sym 42178 VexRiscv._zz_286_[0]
.sym 42179 VexRiscv._zz_41_[15]
.sym 42180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42181 VexRiscv._zz_291_[15]
.sym 42182 VexRiscv._zz_41_[24]
.sym 42183 VexRiscv._zz_41_[10]
.sym 42190 basesoc_timer0_value[1]
.sym 42191 $abc$38894$n2331
.sym 42192 $abc$38894$n3636_1
.sym 42193 $abc$38894$n3646_1
.sym 42194 $abc$38894$n3910
.sym 42195 VexRiscv._zz_151_[22]
.sym 42196 $abc$38894$n3828
.sym 42197 $abc$38894$n5761
.sym 42198 $abc$38894$n3826
.sym 42199 $abc$38894$n5786_1
.sym 42200 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 42201 $abc$38894$n4263_1
.sym 42202 VexRiscv._zz_151_[18]
.sym 42203 VexRiscv._zz_151_[20]
.sym 42206 VexRiscv._zz_288_[18]
.sym 42207 VexRiscv._zz_151_[23]
.sym 42208 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42209 $abc$38894$n3896_1
.sym 42210 VexRiscv._zz_151_[17]
.sym 42212 VexRiscv._zz_151_[19]
.sym 42214 $abc$38894$n5585_1
.sym 42215 $abc$38894$n3912_1
.sym 42216 VexRiscv._zz_151_[15]
.sym 42218 $abc$38894$n5792_1
.sym 42219 $abc$38894$n3898
.sym 42220 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42222 VexRiscv._zz_151_[18]
.sym 42223 VexRiscv._zz_151_[20]
.sym 42224 $abc$38894$n3896_1
.sym 42225 $abc$38894$n3898
.sym 42228 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42230 VexRiscv._zz_288_[18]
.sym 42231 VexRiscv._zz_151_[18]
.sym 42234 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 42235 VexRiscv._zz_151_[17]
.sym 42236 VexRiscv.execute_LightShifterPlugin_isActive
.sym 42240 $abc$38894$n3912_1
.sym 42241 VexRiscv._zz_151_[15]
.sym 42242 $abc$38894$n3910
.sym 42243 VexRiscv._zz_151_[23]
.sym 42246 VexRiscv._zz_151_[22]
.sym 42247 VexRiscv._zz_151_[19]
.sym 42248 $abc$38894$n3826
.sym 42249 $abc$38894$n3828
.sym 42252 $abc$38894$n5786_1
.sym 42253 $abc$38894$n3646_1
.sym 42254 $abc$38894$n5761
.sym 42255 $abc$38894$n5585_1
.sym 42258 $abc$38894$n5792_1
.sym 42259 $abc$38894$n4263_1
.sym 42261 $abc$38894$n3636_1
.sym 42266 basesoc_timer0_value[1]
.sym 42268 $abc$38894$n2331
.sym 42269 clk12_$glb_clk
.sym 42270 sys_rst_$glb_sr
.sym 42271 $abc$38894$n3874
.sym 42272 VexRiscv._zz_286_[0]
.sym 42273 VexRiscv._zz_286_[7]
.sym 42274 VexRiscv._zz_286_[3]
.sym 42275 $abc$38894$n3896_1
.sym 42276 $abc$38894$n3892_1
.sym 42277 VexRiscv._zz_129_[7]
.sym 42278 $abc$38894$n3816
.sym 42281 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 42282 VexRiscv._zz_41_[8]
.sym 42283 VexRiscv._zz_151_[11]
.sym 42284 basesoc_timer0_value[1]
.sym 42285 $abc$38894$n2331
.sym 42287 slave_sel_r[1]
.sym 42288 sys_rst
.sym 42289 VexRiscv._zz_151_[10]
.sym 42290 $abc$38894$n2142
.sym 42291 $abc$38894$n3883_1
.sym 42292 VexRiscv._zz_151_[0]
.sym 42293 slave_sel[2]
.sym 42294 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 42295 VexRiscv._zz_286_[1]
.sym 42296 $abc$38894$n5598_1
.sym 42297 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42298 $abc$38894$n3892_1
.sym 42299 $abc$38894$n3888_1
.sym 42300 VexRiscv._zz_151_[31]
.sym 42301 VexRiscv._zz_129_[3]
.sym 42302 VexRiscv._zz_199_[23]
.sym 42303 VexRiscv._zz_151_[25]
.sym 42304 VexRiscv._zz_199_[20]
.sym 42305 VexRiscv._zz_41_[29]
.sym 42306 VexRiscv._zz_151_[23]
.sym 42312 $abc$38894$n3855_1
.sym 42313 $abc$38894$n3912_1
.sym 42318 VexRiscv._zz_36_[3]
.sym 42320 $abc$38894$n5598_1
.sym 42322 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42323 VexRiscv._zz_292_
.sym 42325 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42326 VexRiscv._zz_36_[17]
.sym 42328 $abc$38894$n5978_1
.sym 42334 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 42335 $abc$38894$n6044_1
.sym 42337 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 42340 $abc$38894$n5634_1
.sym 42345 $abc$38894$n3855_1
.sym 42347 VexRiscv._zz_292_
.sym 42354 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 42358 $abc$38894$n3912_1
.sym 42359 VexRiscv._zz_292_
.sym 42364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 42369 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 42375 $abc$38894$n6044_1
.sym 42376 $abc$38894$n5978_1
.sym 42377 VexRiscv._zz_36_[17]
.sym 42382 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 42387 $abc$38894$n5598_1
.sym 42389 $abc$38894$n5634_1
.sym 42390 VexRiscv._zz_36_[3]
.sym 42391 $abc$38894$n2429_$glb_ce
.sym 42392 clk12_$glb_clk
.sym 42394 $abc$38894$n3851_1
.sym 42395 VexRiscv.decode_to_execute_RS2[14]
.sym 42396 $abc$38894$n3872_1
.sym 42397 $abc$38894$n6316_1
.sym 42398 $abc$38894$n3902_1
.sym 42399 VexRiscv._zz_41_[3]
.sym 42400 VexRiscv._zz_41_[18]
.sym 42401 $abc$38894$n3864
.sym 42404 VexRiscv._zz_151_[23]
.sym 42406 VexRiscv._zz_151_[18]
.sym 42407 VexRiscv._zz_129_[7]
.sym 42408 VexRiscv._zz_199_[17]
.sym 42409 VexRiscv._zz_135_[22]
.sym 42410 VexRiscv._zz_49_[1]
.sym 42411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 42412 VexRiscv._zz_151_[20]
.sym 42413 $abc$38894$n3861_1
.sym 42414 VexRiscv._zz_49_[1]
.sym 42415 $abc$38894$n3819_1
.sym 42416 VexRiscv._zz_288_[11]
.sym 42417 VexRiscv._zz_286_[7]
.sym 42418 VexRiscv._zz_151_[13]
.sym 42419 VexRiscv._zz_151_[16]
.sym 42420 VexRiscv._zz_286_[3]
.sym 42421 $abc$38894$n6044_1
.sym 42422 $abc$38894$n5951_1
.sym 42423 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 42424 VexRiscv._zz_151_[20]
.sym 42425 $abc$38894$n2331
.sym 42426 VexRiscv._zz_41_[17]
.sym 42427 VexRiscv._zz_288_[9]
.sym 42428 VexRiscv._zz_199_[18]
.sym 42429 $abc$38894$n5879_1
.sym 42435 VexRiscv._zz_170_[1]
.sym 42436 VexRiscv._zz_286_[0]
.sym 42438 VexRiscv._zz_286_[3]
.sym 42442 $abc$38894$n3816
.sym 42445 VexRiscv._zz_152_
.sym 42446 VexRiscv._zz_199_[13]
.sym 42447 $abc$38894$n3896_1
.sym 42448 VexRiscv._zz_199_[31]
.sym 42450 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 42451 VexRiscv._zz_44_[0]
.sym 42452 VexRiscv._zz_44_[1]
.sym 42457 VexRiscv._zz_292_
.sym 42459 VexRiscv._zz_44_[0]
.sym 42462 VexRiscv._zz_199_[23]
.sym 42464 VexRiscv._zz_199_[20]
.sym 42465 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42468 VexRiscv._zz_44_[0]
.sym 42469 VexRiscv._zz_152_
.sym 42470 VexRiscv._zz_199_[31]
.sym 42471 VexRiscv._zz_44_[1]
.sym 42475 VexRiscv._zz_292_
.sym 42476 $abc$38894$n3816
.sym 42481 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42486 VexRiscv._zz_44_[1]
.sym 42487 VexRiscv._zz_44_[0]
.sym 42488 VexRiscv._zz_286_[3]
.sym 42489 VexRiscv._zz_199_[23]
.sym 42492 VexRiscv._zz_170_[1]
.sym 42493 VexRiscv._zz_44_[0]
.sym 42494 VexRiscv._zz_199_[13]
.sym 42495 VexRiscv._zz_44_[1]
.sym 42499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 42504 VexRiscv._zz_292_
.sym 42507 $abc$38894$n3896_1
.sym 42510 VexRiscv._zz_44_[1]
.sym 42511 VexRiscv._zz_199_[20]
.sym 42512 VexRiscv._zz_286_[0]
.sym 42513 VexRiscv._zz_44_[0]
.sym 42514 $abc$38894$n2429_$glb_ce
.sym 42515 clk12_$glb_clk
.sym 42517 VexRiscv._zz_286_[8]
.sym 42518 VexRiscv._zz_291_[1]
.sym 42519 VexRiscv._zz_287_[0]
.sym 42520 VexRiscv._zz_291_[0]
.sym 42521 VexRiscv._zz_287_[1]
.sym 42522 VexRiscv._zz_291_[5]
.sym 42523 VexRiscv._zz_291_[2]
.sym 42524 VexRiscv._zz_291_[6]
.sym 42525 basesoc_dat_w[5]
.sym 42527 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 42529 $abc$38894$n6310_1
.sym 42530 $abc$38894$n3898
.sym 42531 $abc$38894$n2167
.sym 42532 $abc$38894$n6316_1
.sym 42533 VexRiscv._zz_287_[3]
.sym 42534 VexRiscv._zz_199_[13]
.sym 42535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 42536 $abc$38894$n5753_1
.sym 42537 VexRiscv._zz_151_[23]
.sym 42538 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 42539 VexRiscv._zz_170_[1]
.sym 42540 VexRiscv._zz_199_[6]
.sym 42541 VexRiscv._zz_291_[23]
.sym 42542 VexRiscv._zz_287_[1]
.sym 42543 VexRiscv._zz_292_
.sym 42544 VexRiscv._zz_286_[9]
.sym 42546 $abc$38894$n3906_1
.sym 42547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 42548 VexRiscv._zz_41_[24]
.sym 42549 VexRiscv._zz_170_[1]
.sym 42550 VexRiscv._zz_286_[8]
.sym 42551 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 42552 VexRiscv._zz_41_[30]
.sym 42558 $abc$38894$n3851_1
.sym 42565 basesoc_timer0_value[4]
.sym 42566 VexRiscv._zz_44_[0]
.sym 42567 VexRiscv._zz_44_[1]
.sym 42568 VexRiscv._zz_288_[1]
.sym 42569 $abc$38894$n6316_1
.sym 42571 VexRiscv._zz_285_[1]
.sym 42573 VexRiscv._zz_151_[0]
.sym 42575 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42576 VexRiscv._zz_288_[0]
.sym 42577 VexRiscv._zz_291_[0]
.sym 42579 VexRiscv._zz_199_[1]
.sym 42581 VexRiscv._zz_199_[16]
.sym 42585 $abc$38894$n2331
.sym 42587 VexRiscv._zz_151_[1]
.sym 42589 VexRiscv._zz_292_
.sym 42591 VexRiscv._zz_151_[0]
.sym 42593 VexRiscv._zz_288_[0]
.sym 42594 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42597 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 42599 VexRiscv._zz_288_[1]
.sym 42600 VexRiscv._zz_151_[1]
.sym 42603 VexRiscv._zz_151_[0]
.sym 42604 VexRiscv._zz_291_[0]
.sym 42605 VexRiscv._zz_292_
.sym 42611 basesoc_timer0_value[4]
.sym 42615 $abc$38894$n6316_1
.sym 42617 VexRiscv._zz_292_
.sym 42621 VexRiscv._zz_199_[1]
.sym 42622 VexRiscv._zz_44_[1]
.sym 42623 VexRiscv._zz_44_[0]
.sym 42624 VexRiscv._zz_285_[1]
.sym 42627 VexRiscv._zz_44_[1]
.sym 42628 VexRiscv._zz_199_[16]
.sym 42629 VexRiscv._zz_285_[1]
.sym 42630 VexRiscv._zz_44_[0]
.sym 42634 $abc$38894$n3851_1
.sym 42636 VexRiscv._zz_292_
.sym 42637 $abc$38894$n2331
.sym 42638 clk12_$glb_clk
.sym 42639 sys_rst_$glb_sr
.sym 42640 VexRiscv._zz_291_[9]
.sym 42641 VexRiscv._zz_291_[11]
.sym 42642 VexRiscv._zz_90_
.sym 42643 VexRiscv._zz_291_[4]
.sym 42644 VexRiscv._zz_291_[7]
.sym 42645 VexRiscv._zz_199_[1]
.sym 42646 VexRiscv._zz_291_[12]
.sym 42647 VexRiscv._zz_292_
.sym 42648 VexRiscv._zz_41_[1]
.sym 42650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 42651 $abc$38894$n2478
.sym 42652 $abc$38894$n4302_1
.sym 42653 VexRiscv._zz_129_[1]
.sym 42654 VexRiscv._zz_41_[2]
.sym 42655 $abc$38894$n3833_1
.sym 42656 VexRiscv._zz_203_
.sym 42657 VexRiscv._zz_199_[10]
.sym 42658 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 42659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 42660 basesoc_timer0_value_status[4]
.sym 42662 VexRiscv._zz_287_[2]
.sym 42663 VexRiscv._zz_199_[0]
.sym 42664 VexRiscv._zz_287_[0]
.sym 42665 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 42666 VexRiscv._zz_199_[19]
.sym 42667 $abc$38894$n3809_1
.sym 42668 VexRiscv._zz_287_[1]
.sym 42669 $abc$38894$n3828
.sym 42670 $abc$38894$n3636_1
.sym 42671 VexRiscv._zz_41_[10]
.sym 42672 VexRiscv._zz_41_[15]
.sym 42673 VexRiscv._zz_151_[16]
.sym 42674 VexRiscv._zz_291_[15]
.sym 42675 $abc$38894$n5980_1
.sym 42682 VexRiscv._zz_151_[3]
.sym 42684 VexRiscv._zz_291_[0]
.sym 42685 VexRiscv._zz_291_[3]
.sym 42686 VexRiscv._zz_151_[1]
.sym 42687 VexRiscv._zz_291_[2]
.sym 42688 VexRiscv._zz_291_[6]
.sym 42690 VexRiscv._zz_291_[1]
.sym 42694 VexRiscv._zz_291_[5]
.sym 42700 VexRiscv._zz_291_[4]
.sym 42701 VexRiscv._zz_151_[4]
.sym 42704 VexRiscv._zz_151_[0]
.sym 42705 VexRiscv._zz_151_[5]
.sym 42707 VexRiscv._zz_151_[2]
.sym 42708 VexRiscv._zz_151_[6]
.sym 42712 VexRiscv._zz_292_
.sym 42713 $nextpnr_ICESTORM_LC_20$O
.sym 42715 VexRiscv._zz_151_[0]
.sym 42719 $auto$maccmap.cc:240:synth$8024.C[1]
.sym 42721 VexRiscv._zz_292_
.sym 42722 VexRiscv._zz_291_[0]
.sym 42725 $auto$maccmap.cc:240:synth$8024.C[2]
.sym 42727 VexRiscv._zz_151_[1]
.sym 42728 VexRiscv._zz_291_[1]
.sym 42729 $auto$maccmap.cc:240:synth$8024.C[1]
.sym 42731 $auto$maccmap.cc:240:synth$8024.C[3]
.sym 42733 VexRiscv._zz_291_[2]
.sym 42734 VexRiscv._zz_151_[2]
.sym 42735 $auto$maccmap.cc:240:synth$8024.C[2]
.sym 42737 $auto$maccmap.cc:240:synth$8024.C[4]
.sym 42739 VexRiscv._zz_151_[3]
.sym 42740 VexRiscv._zz_291_[3]
.sym 42741 $auto$maccmap.cc:240:synth$8024.C[3]
.sym 42743 $auto$maccmap.cc:240:synth$8024.C[5]
.sym 42745 VexRiscv._zz_151_[4]
.sym 42746 VexRiscv._zz_291_[4]
.sym 42747 $auto$maccmap.cc:240:synth$8024.C[4]
.sym 42749 $auto$maccmap.cc:240:synth$8024.C[6]
.sym 42751 VexRiscv._zz_151_[5]
.sym 42752 VexRiscv._zz_291_[5]
.sym 42753 $auto$maccmap.cc:240:synth$8024.C[5]
.sym 42755 $auto$maccmap.cc:240:synth$8024.C[7]
.sym 42757 VexRiscv._zz_151_[6]
.sym 42758 VexRiscv._zz_291_[6]
.sym 42759 $auto$maccmap.cc:240:synth$8024.C[6]
.sym 42763 VexRiscv._zz_291_[17]
.sym 42764 VexRiscv._zz_291_[20]
.sym 42765 VexRiscv._zz_291_[21]
.sym 42766 VexRiscv._zz_291_[19]
.sym 42767 VexRiscv._zz_291_[14]
.sym 42768 VexRiscv._zz_291_[13]
.sym 42769 VexRiscv._zz_291_[16]
.sym 42770 VexRiscv._zz_291_[22]
.sym 42773 $abc$38894$n4379_1
.sym 42774 VexRiscv.CsrPlugin_mtval[3]
.sym 42775 sys_rst
.sym 42776 VexRiscv._zz_321_[2]
.sym 42778 VexRiscv._zz_321_[8]
.sym 42779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 42780 VexRiscv._zz_36_[1]
.sym 42781 $abc$38894$n3861_1
.sym 42782 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 42783 $abc$38894$n4215
.sym 42784 $abc$38894$n6141_1
.sym 42785 $abc$38894$n3646_1
.sym 42786 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 42787 VexRiscv._zz_151_[25]
.sym 42788 VexRiscv._zz_135_[21]
.sym 42789 VexRiscv._zz_41_[4]
.sym 42790 VexRiscv._zz_288_[22]
.sym 42791 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 42792 $abc$38894$n5598_1
.sym 42793 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 42794 VexRiscv._zz_151_[23]
.sym 42795 $abc$38894$n5978_1
.sym 42796 VexRiscv._zz_44_[0]
.sym 42797 VexRiscv._zz_292_
.sym 42798 $abc$38894$n5984_1
.sym 42799 $auto$maccmap.cc:240:synth$8024.C[7]
.sym 42804 VexRiscv._zz_291_[9]
.sym 42808 VexRiscv._zz_291_[7]
.sym 42809 VexRiscv._zz_151_[7]
.sym 42810 VexRiscv._zz_291_[8]
.sym 42811 VexRiscv._zz_151_[8]
.sym 42813 VexRiscv._zz_291_[11]
.sym 42816 VexRiscv._zz_151_[9]
.sym 42817 VexRiscv._zz_151_[13]
.sym 42818 VexRiscv._zz_291_[12]
.sym 42819 VexRiscv._zz_291_[10]
.sym 42820 VexRiscv._zz_151_[12]
.sym 42823 VexRiscv._zz_151_[11]
.sym 42824 VexRiscv._zz_151_[14]
.sym 42825 VexRiscv._zz_151_[10]
.sym 42827 VexRiscv._zz_291_[13]
.sym 42832 VexRiscv._zz_291_[14]
.sym 42836 $auto$maccmap.cc:240:synth$8024.C[8]
.sym 42838 VexRiscv._zz_151_[7]
.sym 42839 VexRiscv._zz_291_[7]
.sym 42840 $auto$maccmap.cc:240:synth$8024.C[7]
.sym 42842 $auto$maccmap.cc:240:synth$8024.C[9]
.sym 42844 VexRiscv._zz_291_[8]
.sym 42845 VexRiscv._zz_151_[8]
.sym 42846 $auto$maccmap.cc:240:synth$8024.C[8]
.sym 42848 $auto$maccmap.cc:240:synth$8024.C[10]
.sym 42850 VexRiscv._zz_151_[9]
.sym 42851 VexRiscv._zz_291_[9]
.sym 42852 $auto$maccmap.cc:240:synth$8024.C[9]
.sym 42854 $auto$maccmap.cc:240:synth$8024.C[11]
.sym 42856 VexRiscv._zz_291_[10]
.sym 42857 VexRiscv._zz_151_[10]
.sym 42858 $auto$maccmap.cc:240:synth$8024.C[10]
.sym 42860 $auto$maccmap.cc:240:synth$8024.C[12]
.sym 42862 VexRiscv._zz_151_[11]
.sym 42863 VexRiscv._zz_291_[11]
.sym 42864 $auto$maccmap.cc:240:synth$8024.C[11]
.sym 42866 $auto$maccmap.cc:240:synth$8024.C[13]
.sym 42868 VexRiscv._zz_151_[12]
.sym 42869 VexRiscv._zz_291_[12]
.sym 42870 $auto$maccmap.cc:240:synth$8024.C[12]
.sym 42872 $auto$maccmap.cc:240:synth$8024.C[14]
.sym 42874 VexRiscv._zz_291_[13]
.sym 42875 VexRiscv._zz_151_[13]
.sym 42876 $auto$maccmap.cc:240:synth$8024.C[13]
.sym 42878 $auto$maccmap.cc:240:synth$8024.C[15]
.sym 42880 VexRiscv._zz_151_[14]
.sym 42881 VexRiscv._zz_291_[14]
.sym 42882 $auto$maccmap.cc:240:synth$8024.C[14]
.sym 42886 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 42887 VexRiscv._zz_291_[24]
.sym 42888 VexRiscv._zz_291_[27]
.sym 42889 VexRiscv._zz_291_[26]
.sym 42890 VexRiscv._zz_291_[29]
.sym 42891 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 42892 VexRiscv._zz_151_[25]
.sym 42893 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 42898 VexRiscv._zz_321_[18]
.sym 42899 $abc$38894$n7495
.sym 42900 $abc$38894$n149
.sym 42901 VexRiscv._zz_151_[13]
.sym 42902 VexRiscv._zz_321_[7]
.sym 42903 VexRiscv._zz_152_
.sym 42904 $abc$38894$n86
.sym 42905 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 42906 $abc$38894$n3809_1
.sym 42907 $abc$38894$n3867_1
.sym 42908 $abc$38894$n3764
.sym 42909 VexRiscv._zz_321_[23]
.sym 42910 VexRiscv._zz_41_[17]
.sym 42911 VexRiscv._zz_288_[9]
.sym 42912 VexRiscv._zz_151_[16]
.sym 42913 $abc$38894$n6044_1
.sym 42914 VexRiscv._zz_151_[29]
.sym 42915 VexRiscv._zz_151_[13]
.sym 42917 VexRiscv._zz_286_[3]
.sym 42918 VexRiscv._zz_151_[22]
.sym 42919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 42920 VexRiscv._zz_151_[28]
.sym 42921 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 42922 $auto$maccmap.cc:240:synth$8024.C[15]
.sym 42927 VexRiscv._zz_291_[17]
.sym 42928 VexRiscv._zz_151_[17]
.sym 42929 VexRiscv._zz_151_[22]
.sym 42931 VexRiscv._zz_151_[21]
.sym 42932 VexRiscv._zz_151_[18]
.sym 42934 VexRiscv._zz_291_[22]
.sym 42936 VexRiscv._zz_291_[20]
.sym 42937 VexRiscv._zz_291_[21]
.sym 42938 VexRiscv._zz_291_[19]
.sym 42939 VexRiscv._zz_151_[19]
.sym 42941 VexRiscv._zz_291_[16]
.sym 42942 VexRiscv._zz_151_[15]
.sym 42943 VexRiscv._zz_151_[16]
.sym 42946 VexRiscv._zz_291_[15]
.sym 42947 VexRiscv._zz_291_[18]
.sym 42957 VexRiscv._zz_151_[20]
.sym 42959 $auto$maccmap.cc:240:synth$8024.C[16]
.sym 42961 VexRiscv._zz_291_[15]
.sym 42962 VexRiscv._zz_151_[15]
.sym 42963 $auto$maccmap.cc:240:synth$8024.C[15]
.sym 42965 $auto$maccmap.cc:240:synth$8024.C[17]
.sym 42967 VexRiscv._zz_151_[16]
.sym 42968 VexRiscv._zz_291_[16]
.sym 42969 $auto$maccmap.cc:240:synth$8024.C[16]
.sym 42971 $auto$maccmap.cc:240:synth$8024.C[18]
.sym 42973 VexRiscv._zz_151_[17]
.sym 42974 VexRiscv._zz_291_[17]
.sym 42975 $auto$maccmap.cc:240:synth$8024.C[17]
.sym 42977 $auto$maccmap.cc:240:synth$8024.C[19]
.sym 42979 VexRiscv._zz_291_[18]
.sym 42980 VexRiscv._zz_151_[18]
.sym 42981 $auto$maccmap.cc:240:synth$8024.C[18]
.sym 42983 $auto$maccmap.cc:240:synth$8024.C[20]
.sym 42985 VexRiscv._zz_151_[19]
.sym 42986 VexRiscv._zz_291_[19]
.sym 42987 $auto$maccmap.cc:240:synth$8024.C[19]
.sym 42989 $auto$maccmap.cc:240:synth$8024.C[21]
.sym 42991 VexRiscv._zz_291_[20]
.sym 42992 VexRiscv._zz_151_[20]
.sym 42993 $auto$maccmap.cc:240:synth$8024.C[20]
.sym 42995 $auto$maccmap.cc:240:synth$8024.C[22]
.sym 42997 VexRiscv._zz_291_[21]
.sym 42998 VexRiscv._zz_151_[21]
.sym 42999 $auto$maccmap.cc:240:synth$8024.C[21]
.sym 43001 $auto$maccmap.cc:240:synth$8024.C[23]
.sym 43003 VexRiscv._zz_151_[22]
.sym 43004 VexRiscv._zz_291_[22]
.sym 43005 $auto$maccmap.cc:240:synth$8024.C[22]
.sym 43009 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 43010 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 43011 VexRiscv._zz_151_[26]
.sym 43012 VexRiscv._zz_291_[31]
.sym 43013 VexRiscv._zz_291_[28]
.sym 43014 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 43015 VexRiscv._zz_41_[17]
.sym 43016 VexRiscv._zz_291_[30]
.sym 43019 VexRiscv._zz_199_[17]
.sym 43020 VexRiscv.CsrPlugin_mepc[13]
.sym 43021 VexRiscv._zz_321_[5]
.sym 43022 VexRiscv._zz_199_[8]
.sym 43023 $abc$38894$n2466
.sym 43024 VexRiscv._zz_321_[4]
.sym 43025 VexRiscv._zz_199_[2]
.sym 43026 VexRiscv._zz_321_[22]
.sym 43027 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 43028 VexRiscv._zz_41_[16]
.sym 43030 VexRiscv.execute_LightShifterPlugin_isActive
.sym 43031 VexRiscv._zz_288_[19]
.sym 43032 VexRiscv._zz_32_[1]
.sym 43033 VexRiscv._zz_41_[25]
.sym 43035 VexRiscv._zz_286_[6]
.sym 43036 VexRiscv._zz_286_[9]
.sym 43037 VexRiscv._zz_151_[30]
.sym 43038 VexRiscv._zz_288_[31]
.sym 43039 VexRiscv._zz_192_
.sym 43040 VexRiscv._zz_41_[24]
.sym 43041 VexRiscv._zz_291_[23]
.sym 43042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 43043 VexRiscv._zz_286_[8]
.sym 43044 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 43045 $auto$maccmap.cc:240:synth$8024.C[23]
.sym 43051 VexRiscv._zz_291_[24]
.sym 43052 VexRiscv._zz_291_[27]
.sym 43053 VexRiscv._zz_151_[27]
.sym 43054 VexRiscv._zz_291_[29]
.sym 43055 VexRiscv._zz_151_[30]
.sym 43056 VexRiscv._zz_151_[25]
.sym 43061 VexRiscv._zz_291_[26]
.sym 43066 VexRiscv._zz_151_[24]
.sym 43067 VexRiscv._zz_291_[23]
.sym 43070 VexRiscv._zz_291_[28]
.sym 43074 VexRiscv._zz_151_[29]
.sym 43076 VexRiscv._zz_151_[26]
.sym 43078 VexRiscv._zz_291_[25]
.sym 43079 VexRiscv._zz_151_[23]
.sym 43080 VexRiscv._zz_151_[28]
.sym 43081 VexRiscv._zz_291_[30]
.sym 43082 $auto$maccmap.cc:240:synth$8024.C[24]
.sym 43084 VexRiscv._zz_291_[23]
.sym 43085 VexRiscv._zz_151_[23]
.sym 43086 $auto$maccmap.cc:240:synth$8024.C[23]
.sym 43088 $auto$maccmap.cc:240:synth$8024.C[25]
.sym 43090 VexRiscv._zz_151_[24]
.sym 43091 VexRiscv._zz_291_[24]
.sym 43092 $auto$maccmap.cc:240:synth$8024.C[24]
.sym 43094 $auto$maccmap.cc:240:synth$8024.C[26]
.sym 43096 VexRiscv._zz_291_[25]
.sym 43097 VexRiscv._zz_151_[25]
.sym 43098 $auto$maccmap.cc:240:synth$8024.C[25]
.sym 43100 $auto$maccmap.cc:240:synth$8024.C[27]
.sym 43102 VexRiscv._zz_291_[26]
.sym 43103 VexRiscv._zz_151_[26]
.sym 43104 $auto$maccmap.cc:240:synth$8024.C[26]
.sym 43106 $auto$maccmap.cc:240:synth$8024.C[28]
.sym 43108 VexRiscv._zz_151_[27]
.sym 43109 VexRiscv._zz_291_[27]
.sym 43110 $auto$maccmap.cc:240:synth$8024.C[27]
.sym 43112 $auto$maccmap.cc:240:synth$8024.C[29]
.sym 43114 VexRiscv._zz_291_[28]
.sym 43115 VexRiscv._zz_151_[28]
.sym 43116 $auto$maccmap.cc:240:synth$8024.C[28]
.sym 43118 $auto$maccmap.cc:240:synth$8024.C[30]
.sym 43120 VexRiscv._zz_151_[29]
.sym 43121 VexRiscv._zz_291_[29]
.sym 43122 $auto$maccmap.cc:240:synth$8024.C[29]
.sym 43124 $auto$maccmap.cc:240:synth$8024.C[31]
.sym 43126 VexRiscv._zz_291_[30]
.sym 43127 VexRiscv._zz_151_[30]
.sym 43128 $auto$maccmap.cc:240:synth$8024.C[30]
.sym 43132 VexRiscv._zz_151_[24]
.sym 43133 basesoc_uart_phy_storage[23]
.sym 43134 $abc$38894$n6345_1
.sym 43135 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 43136 $abc$38894$n3924_1
.sym 43137 VexRiscv._zz_36_[26]
.sym 43138 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 43139 VexRiscv._zz_36_[24]
.sym 43143 $abc$38894$n151
.sym 43145 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 43146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 43148 $abc$38894$n102
.sym 43149 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 43150 $abc$38894$n7492
.sym 43151 cas_g_n
.sym 43152 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43153 $abc$38894$n3835_1
.sym 43154 $abc$38894$n3819_1
.sym 43155 $abc$38894$n5978_1
.sym 43156 VexRiscv._zz_287_[1]
.sym 43157 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 43159 $abc$38894$n3809_1
.sym 43160 VexRiscv._zz_41_[15]
.sym 43161 VexRiscv._zz_287_[0]
.sym 43162 $abc$38894$n3636_1
.sym 43163 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 43164 VexRiscv._zz_41_[17]
.sym 43165 VexRiscv._zz_199_[19]
.sym 43166 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43167 VexRiscv._zz_199_[29]
.sym 43168 $auto$maccmap.cc:240:synth$8024.C[31]
.sym 43176 VexRiscv._zz_291_[31]
.sym 43179 VexRiscv._zz_152_
.sym 43180 VexRiscv._zz_286_[2]
.sym 43181 $abc$38894$n3646_1
.sym 43184 $abc$38894$n2493
.sym 43185 VexRiscv._zz_286_[7]
.sym 43186 VexRiscv._zz_285_[1]
.sym 43189 $abc$38894$n6516
.sym 43191 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 43192 VexRiscv._zz_287_[3]
.sym 43193 VexRiscv._zz_151_[31]
.sym 43194 $abc$38894$n5878_1
.sym 43195 VexRiscv._zz_286_[6]
.sym 43200 VexRiscv._zz_286_[3]
.sym 43201 VexRiscv._zz_32_[1]
.sym 43202 $abc$38894$n4149
.sym 43204 VexRiscv._zz_287_[2]
.sym 43206 VexRiscv._zz_151_[31]
.sym 43207 VexRiscv._zz_291_[31]
.sym 43209 $auto$maccmap.cc:240:synth$8024.C[31]
.sym 43212 VexRiscv._zz_287_[3]
.sym 43213 $abc$38894$n4149
.sym 43214 VexRiscv._zz_32_[1]
.sym 43215 VexRiscv._zz_286_[3]
.sym 43218 VexRiscv._zz_285_[1]
.sym 43219 VexRiscv._zz_32_[1]
.sym 43220 VexRiscv._zz_152_
.sym 43224 $abc$38894$n5878_1
.sym 43225 $abc$38894$n6516
.sym 43226 $abc$38894$n3646_1
.sym 43230 VexRiscv._zz_287_[2]
.sym 43231 VexRiscv._zz_286_[2]
.sym 43232 $abc$38894$n4149
.sym 43233 VexRiscv._zz_32_[1]
.sym 43238 VexRiscv._zz_286_[7]
.sym 43239 $abc$38894$n4149
.sym 43242 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 43249 VexRiscv._zz_286_[6]
.sym 43251 $abc$38894$n4149
.sym 43252 $abc$38894$n2493
.sym 43253 clk12_$glb_clk
.sym 43255 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 43256 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 43257 $abc$38894$n4164
.sym 43258 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 43259 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 43260 $abc$38894$n4149
.sym 43261 VexRiscv._zz_32_[0]
.sym 43262 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 43263 VexRiscv._zz_328_
.sym 43266 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 43267 VexRiscv._zz_199_[5]
.sym 43268 $abc$38894$n7480
.sym 43269 $abc$38894$n98
.sym 43270 $abc$38894$n149
.sym 43271 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 43272 $abc$38894$n2169
.sym 43273 $abc$38894$n7489
.sym 43274 VexRiscv._zz_151_[24]
.sym 43275 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 43276 basesoc_uart_phy_storage[23]
.sym 43277 VexRiscv._zz_321_[25]
.sym 43278 VexRiscv._zz_44_[1]
.sym 43281 $abc$38894$n3604_1
.sym 43282 $abc$38894$n5984_1
.sym 43283 $abc$38894$n3924_1
.sym 43284 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43286 $abc$38894$n5978_1
.sym 43287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 43288 $abc$38894$n5598_1
.sym 43289 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 43290 VexRiscv._zz_199_[20]
.sym 43296 VexRiscv._zz_199_[15]
.sym 43298 $abc$38894$n4170
.sym 43300 VexRiscv._zz_199_[8]
.sym 43301 $abc$38894$n3964
.sym 43302 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 43303 $abc$38894$n3961
.sym 43306 VexRiscv._zz_286_[9]
.sym 43307 VexRiscv._zz_152_
.sym 43308 $abc$38894$n3924_1
.sym 43312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 43313 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43314 VexRiscv._zz_192_
.sym 43315 VexRiscv._zz_286_[8]
.sym 43317 $abc$38894$n4149
.sym 43320 VexRiscv._zz_41_[15]
.sym 43321 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43322 $abc$38894$n151
.sym 43323 VexRiscv._zz_190_
.sym 43324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 43325 VexRiscv.CsrPlugin_mepc[31]
.sym 43326 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43327 VexRiscv._zz_41_[8]
.sym 43329 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 43330 $abc$38894$n3964
.sym 43331 VexRiscv.CsrPlugin_mepc[31]
.sym 43332 $abc$38894$n3961
.sym 43335 $abc$38894$n151
.sym 43336 VexRiscv._zz_190_
.sym 43337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 43338 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 43341 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43342 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 43343 VexRiscv._zz_192_
.sym 43347 VexRiscv._zz_41_[15]
.sym 43348 VexRiscv._zz_199_[15]
.sym 43349 $abc$38894$n3924_1
.sym 43354 VexRiscv._zz_286_[9]
.sym 43356 $abc$38894$n4149
.sym 43359 $abc$38894$n3924_1
.sym 43360 VexRiscv._zz_41_[8]
.sym 43362 VexRiscv._zz_199_[8]
.sym 43366 $abc$38894$n4149
.sym 43368 VexRiscv._zz_286_[8]
.sym 43371 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 43372 VexRiscv._zz_152_
.sym 43373 $abc$38894$n3924_1
.sym 43374 $abc$38894$n4170
.sym 43378 $abc$38894$n4444
.sym 43379 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43380 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 43381 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 43382 $abc$38894$n4453
.sym 43383 $abc$38894$n4491
.sym 43384 $abc$38894$n4492
.sym 43385 $abc$38894$n4450
.sym 43390 basesoc_uart_tx_fifo_consume[0]
.sym 43391 $abc$38894$n6084_1
.sym 43392 VexRiscv._zz_199_[9]
.sym 43393 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 43394 VexRiscv._zz_199_[16]
.sym 43395 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 43396 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 43397 $abc$38894$n2490
.sym 43398 basesoc_vexriscv_ibus_adr[19]
.sym 43399 basesoc_uart_tx_fifo_consume[1]
.sym 43400 $abc$38894$n6012_1
.sym 43401 VexRiscv._zz_321_[16]
.sym 43403 $abc$38894$n151
.sym 43405 cas_switches_status[0]
.sym 43406 $abc$38894$n4191_1
.sym 43407 VexRiscv._zz_151_[13]
.sym 43408 $abc$38894$n4186
.sym 43409 $abc$38894$n6044_1
.sym 43410 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 43411 basesoc_adr[0]
.sym 43421 VexRiscv._zz_41_[19]
.sym 43423 VexRiscv._zz_41_[20]
.sym 43424 VexRiscv._zz_41_[16]
.sym 43429 VexRiscv._zz_152_
.sym 43432 $abc$38894$n4149
.sym 43435 VexRiscv._zz_199_[19]
.sym 43436 VexRiscv._zz_41_[17]
.sym 43437 $abc$38894$n149
.sym 43438 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43440 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 43443 $abc$38894$n3924_1
.sym 43444 VexRiscv._zz_199_[17]
.sym 43448 VexRiscv._zz_199_[16]
.sym 43450 VexRiscv._zz_199_[20]
.sym 43455 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43458 $abc$38894$n3924_1
.sym 43459 VexRiscv._zz_199_[20]
.sym 43461 VexRiscv._zz_41_[20]
.sym 43467 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 43472 VexRiscv._zz_41_[17]
.sym 43476 VexRiscv._zz_199_[16]
.sym 43477 $abc$38894$n3924_1
.sym 43479 VexRiscv._zz_41_[16]
.sym 43482 $abc$38894$n3924_1
.sym 43483 VexRiscv._zz_199_[17]
.sym 43484 VexRiscv._zz_41_[17]
.sym 43488 VexRiscv._zz_41_[19]
.sym 43490 VexRiscv._zz_199_[19]
.sym 43491 $abc$38894$n3924_1
.sym 43496 VexRiscv._zz_152_
.sym 43497 $abc$38894$n4149
.sym 43498 $abc$38894$n149
.sym 43499 clk12_$glb_clk
.sym 43501 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 43502 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 43503 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 43504 VexRiscv._zz_41_[26]
.sym 43505 VexRiscv._zz_41_[30]
.sym 43506 VexRiscv._zz_41_[27]
.sym 43507 $abc$38894$n4972
.sym 43508 $abc$38894$n4973
.sym 43511 VexRiscv.CsrPlugin_mepc[18]
.sym 43512 $abc$38894$n4389
.sym 43513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 43514 basesoc_uart_phy_storage[30]
.sym 43515 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 43518 $abc$38894$n151
.sym 43519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 43520 basesoc_uart_phy_storage[27]
.sym 43521 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 43522 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 43523 $abc$38894$n3964
.sym 43524 basesoc_dat_w[1]
.sym 43525 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 43526 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 43527 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 43528 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 43529 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 43530 VexRiscv._zz_192_
.sym 43531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 43532 $abc$38894$n4973
.sym 43533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 43534 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 43535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 43536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 43543 VexRiscv._zz_199_[27]
.sym 43544 VexRiscv.CsrPlugin_mtval[13]
.sym 43546 $abc$38894$n151
.sym 43547 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 43548 VexRiscv.lastStagePc[13]
.sym 43549 sys_rst
.sym 43550 $abc$38894$n2490
.sym 43552 multiregimpl1_regs0[0]
.sym 43553 $abc$38894$n3604_1
.sym 43554 VexRiscv._zz_192_
.sym 43555 $abc$38894$n3924_1
.sym 43556 $abc$38894$n3646_1
.sym 43558 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 43559 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 43560 $abc$38894$n4353_1
.sym 43563 VexRiscv._zz_41_[27]
.sym 43565 $abc$38894$n4389
.sym 43566 $abc$38894$n4191_1
.sym 43568 $abc$38894$n4186
.sym 43569 $abc$38894$n3710_1
.sym 43571 basesoc_adr[0]
.sym 43572 basesoc_we
.sym 43573 VexRiscv.CsrPlugin_mepc[13]
.sym 43576 $abc$38894$n3646_1
.sym 43577 $abc$38894$n3710_1
.sym 43581 $abc$38894$n4191_1
.sym 43582 VexRiscv.CsrPlugin_mtval[13]
.sym 43583 $abc$38894$n4186
.sym 43584 VexRiscv.CsrPlugin_mepc[13]
.sym 43587 $abc$38894$n3604_1
.sym 43588 basesoc_we
.sym 43589 basesoc_adr[0]
.sym 43590 sys_rst
.sym 43593 $abc$38894$n4389
.sym 43595 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 43596 $abc$38894$n4353_1
.sym 43599 $abc$38894$n151
.sym 43600 VexRiscv._zz_192_
.sym 43601 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 43602 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 43606 VexRiscv.lastStagePc[13]
.sym 43607 $abc$38894$n2490
.sym 43608 VexRiscv.CsrPlugin_mepc[13]
.sym 43611 $abc$38894$n3924_1
.sym 43612 VexRiscv._zz_199_[27]
.sym 43614 VexRiscv._zz_41_[27]
.sym 43617 multiregimpl1_regs0[0]
.sym 43622 clk12_$glb_clk
.sym 43625 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 43626 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 43627 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 43628 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 43629 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 43630 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 43631 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 43636 $abc$38894$n149
.sym 43637 VexRiscv._zz_199_[27]
.sym 43638 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 43639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43640 $abc$38894$n4252_1
.sym 43641 VexRiscv._zz_41_[28]
.sym 43642 $abc$38894$n7504
.sym 43643 $abc$38894$n3964
.sym 43644 $PACKER_GND_NET
.sym 43645 $abc$38894$n2252
.sym 43646 $abc$38894$n2490
.sym 43647 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 43648 VexRiscv._zz_287_[1]
.sym 43649 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 43650 $abc$38894$n3635_1
.sym 43651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 43652 $abc$38894$n3428_1
.sym 43654 VexRiscv._zz_287_[0]
.sym 43655 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 43656 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 43658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 43659 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 43665 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 43667 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 43671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 43681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 43685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 43688 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 43691 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 43693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 43695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 43697 $auto$alumacc.cc:474:replace_alu$3880.C[3]
.sym 43699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 43700 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 43703 $auto$alumacc.cc:474:replace_alu$3880.C[4]
.sym 43705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 43707 $auto$alumacc.cc:474:replace_alu$3880.C[3]
.sym 43709 $auto$alumacc.cc:474:replace_alu$3880.C[5]
.sym 43712 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 43713 $auto$alumacc.cc:474:replace_alu$3880.C[4]
.sym 43715 $auto$alumacc.cc:474:replace_alu$3880.C[6]
.sym 43717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 43719 $auto$alumacc.cc:474:replace_alu$3880.C[5]
.sym 43721 $auto$alumacc.cc:474:replace_alu$3880.C[7]
.sym 43723 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 43725 $auto$alumacc.cc:474:replace_alu$3880.C[6]
.sym 43727 $auto$alumacc.cc:474:replace_alu$3880.C[8]
.sym 43729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 43731 $auto$alumacc.cc:474:replace_alu$3880.C[7]
.sym 43733 $auto$alumacc.cc:474:replace_alu$3880.C[9]
.sym 43735 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 43737 $auto$alumacc.cc:474:replace_alu$3880.C[8]
.sym 43739 $auto$alumacc.cc:474:replace_alu$3880.C[10]
.sym 43742 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 43743 $auto$alumacc.cc:474:replace_alu$3880.C[9]
.sym 43747 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 43748 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 43749 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 43750 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 43751 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 43752 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 43753 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 43754 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 43759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 43760 $abc$38894$n149
.sym 43761 $abc$38894$n149
.sym 43762 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 43763 slave_sel_r[1]
.sym 43764 $abc$38894$n5634_1
.sym 43765 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 43766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 43767 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 43768 VexRiscv._zz_122_
.sym 43769 sys_rst
.sym 43770 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 43771 basesoc_uart_tx_fifo_do_read
.sym 43774 $abc$38894$n5984_1
.sym 43775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 43777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 43778 $abc$38894$n5978_1
.sym 43779 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 43780 $abc$38894$n5598_1
.sym 43781 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 43782 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 43783 $auto$alumacc.cc:474:replace_alu$3880.C[10]
.sym 43790 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 43802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 43805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 43806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 43811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 43815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 43816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 43818 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 43820 $auto$alumacc.cc:474:replace_alu$3880.C[11]
.sym 43823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 43824 $auto$alumacc.cc:474:replace_alu$3880.C[10]
.sym 43826 $auto$alumacc.cc:474:replace_alu$3880.C[12]
.sym 43828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 43830 $auto$alumacc.cc:474:replace_alu$3880.C[11]
.sym 43832 $auto$alumacc.cc:474:replace_alu$3880.C[13]
.sym 43835 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 43836 $auto$alumacc.cc:474:replace_alu$3880.C[12]
.sym 43838 $auto$alumacc.cc:474:replace_alu$3880.C[14]
.sym 43841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 43842 $auto$alumacc.cc:474:replace_alu$3880.C[13]
.sym 43844 $auto$alumacc.cc:474:replace_alu$3880.C[15]
.sym 43846 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 43848 $auto$alumacc.cc:474:replace_alu$3880.C[14]
.sym 43850 $auto$alumacc.cc:474:replace_alu$3880.C[16]
.sym 43853 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 43854 $auto$alumacc.cc:474:replace_alu$3880.C[15]
.sym 43856 $auto$alumacc.cc:474:replace_alu$3880.C[17]
.sym 43858 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 43860 $auto$alumacc.cc:474:replace_alu$3880.C[16]
.sym 43862 $auto$alumacc.cc:474:replace_alu$3880.C[18]
.sym 43865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 43866 $auto$alumacc.cc:474:replace_alu$3880.C[17]
.sym 43870 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 43871 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 43872 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 43873 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 43874 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 43875 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 43876 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 43877 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 43882 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 43883 $abc$38894$n3963
.sym 43884 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 43885 sys_rst
.sym 43886 VexRiscv._zz_35_[3]
.sym 43887 $abc$38894$n3962_1
.sym 43888 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 43889 $PACKER_VCC_NET
.sym 43890 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 43891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 43892 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 43893 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 43895 $abc$38894$n151
.sym 43896 $abc$38894$n151
.sym 43897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43898 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 43899 $abc$38894$n3323
.sym 43901 $abc$38894$n3362
.sym 43902 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 43903 $abc$38894$n3329
.sym 43904 $abc$38894$n3338
.sym 43905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 43906 $auto$alumacc.cc:474:replace_alu$3880.C[18]
.sym 43912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 43914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 43917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 43922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 43927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 43934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 43935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 43937 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 43943 $auto$alumacc.cc:474:replace_alu$3880.C[19]
.sym 43945 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 43947 $auto$alumacc.cc:474:replace_alu$3880.C[18]
.sym 43949 $auto$alumacc.cc:474:replace_alu$3880.C[20]
.sym 43952 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 43953 $auto$alumacc.cc:474:replace_alu$3880.C[19]
.sym 43955 $auto$alumacc.cc:474:replace_alu$3880.C[21]
.sym 43958 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 43959 $auto$alumacc.cc:474:replace_alu$3880.C[20]
.sym 43961 $auto$alumacc.cc:474:replace_alu$3880.C[22]
.sym 43963 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 43965 $auto$alumacc.cc:474:replace_alu$3880.C[21]
.sym 43967 $auto$alumacc.cc:474:replace_alu$3880.C[23]
.sym 43969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 43971 $auto$alumacc.cc:474:replace_alu$3880.C[22]
.sym 43973 $auto$alumacc.cc:474:replace_alu$3880.C[24]
.sym 43976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 43977 $auto$alumacc.cc:474:replace_alu$3880.C[23]
.sym 43979 $auto$alumacc.cc:474:replace_alu$3880.C[25]
.sym 43981 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 43983 $auto$alumacc.cc:474:replace_alu$3880.C[24]
.sym 43985 $auto$alumacc.cc:474:replace_alu$3880.C[26]
.sym 43987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 43989 $auto$alumacc.cc:474:replace_alu$3880.C[25]
.sym 43993 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 43994 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 43995 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 43996 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 43997 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 43998 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 43999 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 44000 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 44005 $abc$38894$n3335
.sym 44006 spiflash_bus_dat_r[3]
.sym 44007 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 44008 basesoc_we
.sym 44009 VexRiscv.CsrPlugin_mepc[2]
.sym 44010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44011 $abc$38894$n4042
.sym 44012 $abc$38894$n3964
.sym 44013 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 44014 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 44015 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 44017 VexRiscv._zz_192_
.sym 44019 $abc$38894$n2490
.sym 44020 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 44021 $abc$38894$n4050
.sym 44022 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 44023 basesoc_uart_tx_fifo_wrport_we
.sym 44024 $abc$38894$n3350
.sym 44025 $abc$38894$n3359
.sym 44026 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 44028 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 44029 $auto$alumacc.cc:474:replace_alu$3880.C[26]
.sym 44039 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 44048 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 44049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 44050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 44051 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 44054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 44056 $abc$38894$n3963
.sym 44057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 44058 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 44061 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 44062 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 44065 $abc$38894$n3962_1
.sym 44066 $auto$alumacc.cc:474:replace_alu$3880.C[27]
.sym 44069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 44070 $auto$alumacc.cc:474:replace_alu$3880.C[26]
.sym 44072 $auto$alumacc.cc:474:replace_alu$3880.C[28]
.sym 44074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 44076 $auto$alumacc.cc:474:replace_alu$3880.C[27]
.sym 44078 $auto$alumacc.cc:474:replace_alu$3880.C[29]
.sym 44081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 44082 $auto$alumacc.cc:474:replace_alu$3880.C[28]
.sym 44084 $auto$alumacc.cc:474:replace_alu$3880.C[30]
.sym 44086 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 44088 $auto$alumacc.cc:474:replace_alu$3880.C[29]
.sym 44090 $auto$alumacc.cc:474:replace_alu$3880.C[31]
.sym 44092 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 44094 $auto$alumacc.cc:474:replace_alu$3880.C[30]
.sym 44099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 44100 $auto$alumacc.cc:474:replace_alu$3880.C[31]
.sym 44103 $abc$38894$n3962_1
.sym 44104 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 44105 $abc$38894$n3963
.sym 44106 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 44109 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 44110 $abc$38894$n3962_1
.sym 44111 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 44112 $abc$38894$n3963
.sym 44116 $abc$38894$n4041
.sym 44117 $abc$38894$n4030
.sym 44118 $abc$38894$n4058
.sym 44119 $abc$38894$n3707
.sym 44120 $abc$38894$n4070_1
.sym 44121 $abc$38894$n6397_1
.sym 44122 VexRiscv._zz_192_
.sym 44123 VexRiscv.lastStagePc[18]
.sym 44124 $abc$38894$n2478
.sym 44126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44127 $abc$38894$n2478
.sym 44128 $abc$38894$n3963
.sym 44129 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 44131 $abc$38894$n2490
.sym 44132 $abc$38894$n3962_1
.sym 44133 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 44134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 44135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 44137 $abc$38894$n5988_1
.sym 44139 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 44140 VexRiscv._zz_287_[1]
.sym 44141 $abc$38894$n3635_1
.sym 44142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44143 $abc$38894$n3965_1
.sym 44144 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 44145 VexRiscv._zz_192_
.sym 44146 VexRiscv._zz_287_[0]
.sym 44147 $abc$38894$n3415_1
.sym 44148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 44149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 44150 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 44151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 44158 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 44159 $abc$38894$n3965_1
.sym 44161 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 44162 $abc$38894$n3963
.sym 44167 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 44168 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 44169 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 44172 $abc$38894$n3962_1
.sym 44173 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 44174 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 44175 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 44177 $abc$38894$n4070_1
.sym 44178 VexRiscv.CsrPlugin_mepc[18]
.sym 44179 $abc$38894$n2490
.sym 44181 $abc$38894$n4041
.sym 44182 $abc$38894$n4379_1
.sym 44183 $abc$38894$n4058
.sym 44184 $abc$38894$n4353_1
.sym 44185 $abc$38894$n4042
.sym 44188 VexRiscv.lastStagePc[18]
.sym 44190 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 44197 $abc$38894$n3965_1
.sym 44198 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 44199 $abc$38894$n4070_1
.sym 44202 $abc$38894$n4353_1
.sym 44204 $abc$38894$n4379_1
.sym 44205 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 44208 $abc$38894$n4058
.sym 44209 $abc$38894$n3965_1
.sym 44210 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 44214 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 44215 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 44216 $abc$38894$n3962_1
.sym 44217 $abc$38894$n3963
.sym 44220 $abc$38894$n4041
.sym 44221 $abc$38894$n3965_1
.sym 44222 $abc$38894$n4042
.sym 44223 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 44226 $abc$38894$n2490
.sym 44227 VexRiscv.CsrPlugin_mepc[18]
.sym 44228 VexRiscv.lastStagePc[18]
.sym 44233 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 44237 clk12_$glb_clk
.sym 44239 VexRiscv._zz_190_
.sym 44240 $abc$38894$n4471
.sym 44241 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 44242 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 44243 VexRiscv.execute_to_memory_IS_MUL
.sym 44244 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 44245 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 44246 $abc$38894$n5494
.sym 44250 VexRiscv.CsrPlugin_mtval[3]
.sym 44251 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 44252 VexRiscv._zz_192_
.sym 44253 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 44254 $abc$38894$n3963
.sym 44256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44257 $abc$38894$n3702_1
.sym 44258 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 44262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 44263 VexRiscv._zz_41_[30]
.sym 44264 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 44265 $abc$38894$n3666_1
.sym 44266 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 44267 $abc$38894$n5598_1
.sym 44268 basesoc_uart_rx_fifo_consume[0]
.sym 44269 $abc$38894$n2493
.sym 44270 $abc$38894$n5978_1
.sym 44271 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 44272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 44273 basesoc_uart_phy_storage[28]
.sym 44274 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 44280 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44282 $abc$38894$n2440
.sym 44284 $abc$38894$n4327_1
.sym 44285 $abc$38894$n3961
.sym 44286 $abc$38894$n3964
.sym 44287 $abc$38894$n3884
.sym 44288 $abc$38894$n4325_1
.sym 44289 $abc$38894$n4030
.sym 44290 VexRiscv.CsrPlugin_mepc[13]
.sym 44291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 44292 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 44293 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 44296 VexRiscv._zz_190_
.sym 44298 $abc$38894$n4328_1
.sym 44299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 44300 $abc$38894$n3748_1
.sym 44301 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 44303 $abc$38894$n3965_1
.sym 44304 $abc$38894$n3636_1
.sym 44307 $abc$38894$n3415_1
.sym 44308 $abc$38894$n151
.sym 44309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 44310 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 44311 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 44313 $abc$38894$n4030
.sym 44315 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44316 $abc$38894$n3965_1
.sym 44319 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 44320 $abc$38894$n3748_1
.sym 44321 $abc$38894$n3884
.sym 44325 $abc$38894$n4327_1
.sym 44326 $abc$38894$n4325_1
.sym 44327 $abc$38894$n4328_1
.sym 44328 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 44331 VexRiscv.CsrPlugin_mepc[13]
.sym 44332 $abc$38894$n3964
.sym 44333 $abc$38894$n3961
.sym 44334 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 44337 VexRiscv._zz_190_
.sym 44338 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44339 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 44340 $abc$38894$n151
.sym 44343 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 44344 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 44349 $abc$38894$n3415_1
.sym 44350 $abc$38894$n3636_1
.sym 44352 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 44355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 44356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 44357 $abc$38894$n151
.sym 44358 VexRiscv._zz_190_
.sym 44359 $abc$38894$n2440
.sym 44360 clk12_$glb_clk
.sym 44361 VexRiscv.reset_$glb_sr
.sym 44362 $abc$38894$n3669_1
.sym 44363 $abc$38894$n3665_1
.sym 44364 $abc$38894$n5551
.sym 44365 $abc$38894$n5508
.sym 44366 $abc$38894$n6391_1
.sym 44367 VexRiscv._zz_79_[4]
.sym 44368 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 44369 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 44374 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 44375 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 44376 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 44377 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 44378 $abc$38894$n5549
.sym 44379 $abc$38894$n5494
.sym 44380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44382 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 44383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 44384 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 44385 basesoc_uart_rx_fifo_consume[2]
.sym 44386 VexRiscv._zz_41_[15]
.sym 44388 $abc$38894$n151
.sym 44389 $abc$38894$n7897
.sym 44391 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 44392 basesoc_uart_rx_fifo_consume[3]
.sym 44393 $abc$38894$n151
.sym 44394 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 44395 $abc$38894$n5597_1
.sym 44396 VexRiscv._zz_287_[4]
.sym 44397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44403 VexRiscv._zz_287_[4]
.sym 44408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 44411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 44412 VexRiscv._zz_287_[1]
.sym 44414 VexRiscv._zz_287_[3]
.sym 44415 VexRiscv._zz_287_[2]
.sym 44416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 44417 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 44418 VexRiscv._zz_287_[0]
.sym 44419 $abc$38894$n3722_1
.sym 44420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44431 $abc$38894$n3723
.sym 44432 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 44436 VexRiscv._zz_287_[1]
.sym 44437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44438 VexRiscv._zz_287_[0]
.sym 44439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 44450 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 44456 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 44460 VexRiscv._zz_287_[4]
.sym 44461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44462 VexRiscv._zz_287_[3]
.sym 44463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44466 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 44472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 44478 VexRiscv._zz_287_[2]
.sym 44479 $abc$38894$n3722_1
.sym 44480 $abc$38894$n3723
.sym 44481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44482 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 44483 clk12_$glb_clk
.sym 44485 $abc$38894$n2287
.sym 44486 $abc$38894$n4452
.sym 44487 $abc$38894$n3733
.sym 44488 $abc$38894$n3736
.sym 44490 $abc$38894$n3734
.sym 44491 $abc$38894$n3682_1
.sym 44492 VexRiscv.execute_arbitration_isValid
.sym 44494 VexRiscv._zz_79_[4]
.sym 44497 VexRiscv._zz_253_[1]
.sym 44498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 44499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44500 $abc$38894$n3964
.sym 44501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44502 VexRiscv._zz_253_[1]
.sym 44504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 44505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 44507 VexRiscv._zz_50_[7]
.sym 44508 $abc$38894$n2428
.sym 44509 VexRiscv._zz_192_
.sym 44510 VexRiscv._zz_190_
.sym 44511 VexRiscv._zz_41_[26]
.sym 44512 $abc$38894$n4471
.sym 44513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44514 $PACKER_VCC_NET
.sym 44515 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44517 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 44518 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 44519 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44520 $abc$38894$n4452
.sym 44527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44528 $abc$38894$n5599_1
.sym 44531 $abc$38894$n3735_1
.sym 44532 $abc$38894$n3737
.sym 44535 VexRiscv._zz_41_[30]
.sym 44537 $abc$38894$n149
.sym 44539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44540 $abc$38894$n3725
.sym 44543 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44544 $abc$38894$n3733
.sym 44545 $abc$38894$n3736
.sym 44547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44548 VexRiscv._zz_287_[0]
.sym 44550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44553 VexRiscv._zz_287_[3]
.sym 44554 VexRiscv._zz_287_[1]
.sym 44557 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44560 $abc$38894$n3725
.sym 44561 $abc$38894$n3733
.sym 44562 $abc$38894$n3735_1
.sym 44568 VexRiscv._zz_287_[3]
.sym 44571 $abc$38894$n3733
.sym 44573 $abc$38894$n5599_1
.sym 44574 $abc$38894$n3735_1
.sym 44577 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44578 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44580 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44585 VexRiscv._zz_41_[30]
.sym 44589 $abc$38894$n3736
.sym 44590 $abc$38894$n3737
.sym 44591 VexRiscv._zz_287_[1]
.sym 44592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44595 VexRiscv._zz_287_[3]
.sym 44596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44597 VexRiscv._zz_287_[0]
.sym 44598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44601 VexRiscv._zz_287_[1]
.sym 44605 $abc$38894$n149
.sym 44606 clk12_$glb_clk
.sym 44608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 44611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 44612 $abc$38894$n5597_1
.sym 44613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44614 $abc$38894$n3730
.sym 44615 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 44616 $abc$38894$n151
.sym 44620 $abc$38894$n2431
.sym 44621 VexRiscv._zz_287_[2]
.sym 44622 VexRiscv._zz_287_[3]
.sym 44623 $abc$38894$n2431
.sym 44624 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44625 $abc$38894$n149
.sym 44627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 44629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44630 $abc$38894$n4327_1
.sym 44633 $abc$38894$n5597_1
.sym 44634 VexRiscv._zz_287_[0]
.sym 44640 VexRiscv._zz_287_[1]
.sym 44641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44642 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 44643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44653 basesoc_uart_rx_fifo_consume[1]
.sym 44654 $abc$38894$n3731
.sym 44655 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 44656 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 44658 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44659 VexRiscv.memory_arbitration_isValid
.sym 44662 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 44663 basesoc_uart_rx_fifo_consume[0]
.sym 44664 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44667 basesoc_uart_rx_fifo_consume[2]
.sym 44668 basesoc_uart_rx_fifo_consume[3]
.sym 44671 $abc$38894$n3730
.sym 44673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44674 $PACKER_VCC_NET
.sym 44676 $abc$38894$n2287
.sym 44678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44681 $nextpnr_ICESTORM_LC_10$O
.sym 44683 basesoc_uart_rx_fifo_consume[0]
.sym 44687 $auto$alumacc.cc:474:replace_alu$3904.C[2]
.sym 44689 basesoc_uart_rx_fifo_consume[1]
.sym 44693 $auto$alumacc.cc:474:replace_alu$3904.C[3]
.sym 44696 basesoc_uart_rx_fifo_consume[2]
.sym 44697 $auto$alumacc.cc:474:replace_alu$3904.C[2]
.sym 44702 basesoc_uart_rx_fifo_consume[3]
.sym 44703 $auto$alumacc.cc:474:replace_alu$3904.C[3]
.sym 44706 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 44707 VexRiscv.memory_arbitration_isValid
.sym 44708 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 44712 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 44713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 44714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 44715 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 44720 $PACKER_VCC_NET
.sym 44721 basesoc_uart_rx_fifo_consume[0]
.sym 44724 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44725 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 44726 $abc$38894$n3731
.sym 44727 $abc$38894$n3730
.sym 44728 $abc$38894$n2287
.sym 44729 clk12_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 44732 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 44733 $abc$38894$n4470
.sym 44737 $abc$38894$n4482
.sym 44738 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 44743 $abc$38894$n5977_1
.sym 44745 $abc$38894$n3740
.sym 44746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 44747 $abc$38894$n4328_1
.sym 44748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 44749 basesoc_uart_rx_fifo_consume[1]
.sym 44750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 44751 VexRiscv._zz_41_[19]
.sym 44752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 44754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 44757 basesoc_uart_phy_storage[28]
.sym 44758 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 44761 $abc$38894$n2171
.sym 44762 $abc$38894$n2287
.sym 44764 basesoc_uart_rx_fifo_consume[0]
.sym 44789 VexRiscv._zz_287_[2]
.sym 44791 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44794 VexRiscv._zz_287_[0]
.sym 44799 $abc$38894$n149
.sym 44802 VexRiscv._zz_287_[4]
.sym 44803 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44820 VexRiscv._zz_287_[2]
.sym 44825 VexRiscv._zz_287_[4]
.sym 44837 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 44843 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 44848 VexRiscv._zz_287_[0]
.sym 44851 $abc$38894$n149
.sym 44852 clk12_$glb_clk
.sym 44861 basesoc_uart_phy_storage[28]
.sym 44866 $abc$38894$n2478
.sym 44867 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 44871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44872 VexRiscv._zz_50_[8]
.sym 44873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44874 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 44875 $abc$38894$n149
.sym 44876 VexRiscv._zz_50_[11]
.sym 44886 $abc$38894$n151
.sym 44888 VexRiscv._zz_287_[4]
.sym 44913 VexRiscv.CsrPlugin_hadException
.sym 44924 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 44964 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 44974 VexRiscv.CsrPlugin_hadException
.sym 44975 clk12_$glb_clk
.sym 44992 basesoc_dat_w[4]
.sym 44995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 45079 $abc$38894$n3525
.sym 45080 $abc$38894$n3528
.sym 45082 basesoc_uart_phy_rx_bitcount[1]
.sym 45084 spram_wren0
.sym 45089 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 45095 VexRiscv._zz_286_[0]
.sym 45096 VexRiscv.decode_to_execute_RS2[17]
.sym 45098 VexRiscv._zz_286_[8]
.sym 45099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 45100 VexRiscv._zz_41_[27]
.sym 45101 VexRiscv._zz_151_[18]
.sym 45109 $abc$38894$n147
.sym 45123 basesoc_uart_phy_rx_bitcount[2]
.sym 45129 $abc$38894$n5897
.sym 45130 $abc$38894$n5899
.sym 45133 basesoc_uart_phy_rx_bitcount[0]
.sym 45137 $abc$38894$n2230
.sym 45140 basesoc_uart_phy_rx_bitcount[3]
.sym 45143 basesoc_uart_phy_rx_busy
.sym 45148 basesoc_uart_phy_rx_bitcount[1]
.sym 45151 $nextpnr_ICESTORM_LC_2$O
.sym 45153 basesoc_uart_phy_rx_bitcount[0]
.sym 45157 $auto$alumacc.cc:474:replace_alu$3853.C[2]
.sym 45159 basesoc_uart_phy_rx_bitcount[1]
.sym 45163 $auto$alumacc.cc:474:replace_alu$3853.C[3]
.sym 45166 basesoc_uart_phy_rx_bitcount[2]
.sym 45167 $auto$alumacc.cc:474:replace_alu$3853.C[2]
.sym 45170 basesoc_uart_phy_rx_bitcount[3]
.sym 45173 $auto$alumacc.cc:474:replace_alu$3853.C[3]
.sym 45177 basesoc_uart_phy_rx_busy
.sym 45179 $abc$38894$n5897
.sym 45182 basesoc_uart_phy_rx_busy
.sym 45183 $abc$38894$n5899
.sym 45198 $abc$38894$n2230
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45205 $abc$38894$n3039
.sym 45206 array_muxed0[2]
.sym 45207 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 45208 $abc$38894$n2236
.sym 45209 $abc$38894$n2119
.sym 45210 $abc$38894$n2230
.sym 45211 $abc$38894$n3366
.sym 45212 $abc$38894$n3367_1
.sym 45216 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 45223 VexRiscv.decode_to_execute_RS2[11]
.sym 45225 VexRiscv.CsrPlugin_mip_MEIP
.sym 45237 basesoc_uart_phy_rx_busy
.sym 45243 $abc$38894$n2119
.sym 45245 $abc$38894$n2230
.sym 45250 VexRiscv.CsrPlugin_hadException
.sym 45251 $abc$38894$n3368_1
.sym 45253 spram_wren0
.sym 45254 array_muxed0[2]
.sym 45257 basesoc_vexriscv_ibus_adr[1]
.sym 45259 VexRiscv.decode_to_execute_RS2[17]
.sym 45260 $abc$38894$n3884
.sym 45265 VexRiscv.decode_to_execute_RS2[9]
.sym 45266 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 45271 $abc$38894$n7897
.sym 45283 basesoc_vexriscv_dbus_adr[0]
.sym 45292 basesoc_vexriscv_dbus_adr[1]
.sym 45295 basesoc_vexriscv_ibus_adr[0]
.sym 45298 $abc$38894$n5893
.sym 45300 $abc$38894$n2230
.sym 45302 $PACKER_VCC_NET
.sym 45304 basesoc_uart_phy_rx_bitcount[0]
.sym 45305 grant
.sym 45306 basesoc_uart_phy_rx_busy
.sym 45310 grant
.sym 45313 basesoc_vexriscv_ibus_adr[1]
.sym 45315 basesoc_uart_phy_rx_bitcount[0]
.sym 45317 $PACKER_VCC_NET
.sym 45333 grant
.sym 45334 basesoc_vexriscv_ibus_adr[0]
.sym 45335 basesoc_vexriscv_dbus_adr[0]
.sym 45345 basesoc_vexriscv_dbus_adr[1]
.sym 45347 grant
.sym 45348 basesoc_vexriscv_ibus_adr[1]
.sym 45353 $abc$38894$n5893
.sym 45354 basesoc_uart_phy_rx_busy
.sym 45361 $abc$38894$n2230
.sym 45362 clk12_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45364 $abc$38894$n3787_1
.sym 45365 VexRiscv.CsrPlugin_mtval[12]
.sym 45366 VexRiscv.CsrPlugin_mtval[31]
.sym 45367 $abc$38894$n3784
.sym 45368 $abc$38894$n3786
.sym 45369 $abc$38894$n3782
.sym 45370 $abc$38894$n3783_1
.sym 45371 $abc$38894$n3781_1
.sym 45374 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 45375 VexRiscv._zz_90_
.sym 45376 basesoc_vexriscv_ibus_adr[2]
.sym 45378 array_muxed0[1]
.sym 45380 VexRiscv.decode_to_execute_RS2[31]
.sym 45381 $abc$38894$n6169_1
.sym 45383 $abc$38894$n3039
.sym 45384 array_muxed0[0]
.sym 45385 array_muxed0[2]
.sym 45387 array_muxed0[9]
.sym 45388 VexRiscv.decode_to_execute_RS2[15]
.sym 45389 $abc$38894$n3530
.sym 45390 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 45391 VexRiscv.CsrPlugin_hadException
.sym 45393 VexRiscv._zz_170_[1]
.sym 45394 $abc$38894$n2230
.sym 45396 VexRiscv.decode_to_execute_RS2[20]
.sym 45398 VexRiscv.decode_to_execute_RS2[24]
.sym 45399 basesoc_uart_phy_uart_clk_rxen
.sym 45411 VexRiscv.CsrPlugin_mie_MEIE
.sym 45413 VexRiscv.CsrPlugin_mip_MEIP
.sym 45421 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45423 $abc$38894$n2126
.sym 45426 $abc$38894$n3884
.sym 45428 $abc$38894$n2124
.sym 45429 $abc$38894$n5242
.sym 45440 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45468 $abc$38894$n2124
.sym 45469 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45474 VexRiscv.CsrPlugin_mie_MEIE
.sym 45477 VexRiscv.CsrPlugin_mip_MEIP
.sym 45480 $abc$38894$n5242
.sym 45482 $abc$38894$n3884
.sym 45484 $abc$38894$n2126
.sym 45485 clk12_$glb_clk
.sym 45486 VexRiscv.reset_$glb_sr
.sym 45487 $abc$38894$n3789_1
.sym 45488 $abc$38894$n3788
.sym 45489 $abc$38894$n3790
.sym 45490 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 45491 $abc$38894$n3780
.sym 45492 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 45493 $abc$38894$n3785_1
.sym 45494 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 45497 VexRiscv._zz_41_[15]
.sym 45498 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 45499 VexRiscv._zz_129_[5]
.sym 45501 VexRiscv._zz_129_[3]
.sym 45502 array_muxed0[9]
.sym 45503 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 45504 array_muxed0[12]
.sym 45507 VexRiscv.CsrPlugin_mie_MEIE
.sym 45508 VexRiscv.decode_to_execute_RS2[9]
.sym 45509 VexRiscv.CsrPlugin_mip_MEIP
.sym 45510 VexRiscv.decode_to_execute_RS2[21]
.sym 45512 VexRiscv._zz_129_[7]
.sym 45513 VexRiscv.decode_to_execute_RS2[14]
.sym 45515 VexRiscv._zz_49_[1]
.sym 45516 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 45519 grant
.sym 45520 $abc$38894$n4202_1
.sym 45521 $abc$38894$n4241_1
.sym 45528 $abc$38894$n4249_1
.sym 45529 VexRiscv.CsrPlugin_mtval[12]
.sym 45530 $abc$38894$n4202_1
.sym 45531 VexRiscv.CsrPlugin_mip_MEIP
.sym 45533 $abc$38894$n4248_1
.sym 45535 $abc$38894$n213
.sym 45537 $abc$38894$n4245_1
.sym 45538 VexRiscv.CsrPlugin_mepc[12]
.sym 45539 VexRiscv.CsrPlugin_mepc[31]
.sym 45540 $abc$38894$n3642_1
.sym 45541 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 45542 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 45544 $abc$38894$n4186
.sym 45545 VexRiscv.lastStagePc[31]
.sym 45546 $abc$38894$n7897
.sym 45548 VexRiscv._zz_200_[11]
.sym 45549 VexRiscv._zz_286_[0]
.sym 45550 VexRiscv.CsrPlugin_mie_MEIE
.sym 45551 $abc$38894$n4187_1
.sym 45552 $abc$38894$n4191_1
.sym 45553 VexRiscv._zz_286_[1]
.sym 45557 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 45559 $abc$38894$n2490
.sym 45561 $abc$38894$n2490
.sym 45563 VexRiscv.CsrPlugin_mepc[31]
.sym 45564 VexRiscv.lastStagePc[31]
.sym 45570 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 45573 VexRiscv._zz_200_[11]
.sym 45574 VexRiscv.CsrPlugin_mip_MEIP
.sym 45575 $abc$38894$n4202_1
.sym 45576 $abc$38894$n213
.sym 45579 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 45580 VexRiscv.CsrPlugin_mie_MEIE
.sym 45581 $abc$38894$n3642_1
.sym 45582 $abc$38894$n4245_1
.sym 45585 $abc$38894$n4186
.sym 45586 VexRiscv.CsrPlugin_mepc[12]
.sym 45588 $abc$38894$n4248_1
.sym 45591 $abc$38894$n4191_1
.sym 45592 $abc$38894$n4249_1
.sym 45593 VexRiscv.CsrPlugin_mtval[12]
.sym 45598 VexRiscv._zz_286_[0]
.sym 45599 VexRiscv._zz_286_[1]
.sym 45600 $abc$38894$n4187_1
.sym 45606 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 45607 $abc$38894$n7897
.sym 45608 clk12_$glb_clk
.sym 45610 $abc$38894$n5098_1
.sym 45611 VexRiscv.lastStagePc[5]
.sym 45612 VexRiscv.lastStagePc[24]
.sym 45613 $abc$38894$n4241_1
.sym 45614 VexRiscv.lastStagePc[2]
.sym 45615 $abc$38894$n6404_1
.sym 45616 VexRiscv.lastStagePc[23]
.sym 45617 VexRiscv._zz_337_
.sym 45620 VexRiscv._zz_41_[25]
.sym 45621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 45622 VexRiscv.CsrPlugin_mepc[5]
.sym 45623 VexRiscv.decode_to_execute_RS2[12]
.sym 45625 $abc$38894$n5
.sym 45626 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 45627 $PACKER_VCC_NET
.sym 45630 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 45631 VexRiscv.decode_to_execute_RS2[22]
.sym 45635 VexRiscv._zz_286_[4]
.sym 45636 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 45638 VexRiscv._zz_41_[23]
.sym 45639 VexRiscv._zz_286_[4]
.sym 45640 $abc$38894$n3637_1
.sym 45641 VexRiscv.decode_to_execute_RS2[13]
.sym 45642 VexRiscv._zz_286_[8]
.sym 45643 basesoc_vexriscv_dbus_we
.sym 45644 VexRiscv._zz_151_[1]
.sym 45645 VexRiscv._zz_47_[0]
.sym 45652 $abc$38894$n3636_1
.sym 45653 $abc$38894$n149
.sym 45657 VexRiscv._zz_36_[12]
.sym 45658 VexRiscv._zz_41_[24]
.sym 45660 $abc$38894$n5735_1
.sym 45661 $abc$38894$n5730_1
.sym 45662 $abc$38894$n5729_1
.sym 45663 $abc$38894$n4247_1
.sym 45665 VexRiscv._zz_286_[0]
.sym 45666 $abc$38894$n4187_1
.sym 45668 $abc$38894$n5733_1
.sym 45669 VexRiscv._zz_41_[25]
.sym 45670 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 45671 $abc$38894$n5582_1
.sym 45674 VexRiscv._zz_286_[1]
.sym 45679 $abc$38894$n4190_1
.sym 45681 VexRiscv._zz_286_[10]
.sym 45682 $abc$38894$n3646_1
.sym 45686 VexRiscv._zz_36_[12]
.sym 45690 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 45691 $abc$38894$n5582_1
.sym 45697 $abc$38894$n4190_1
.sym 45699 VexRiscv._zz_286_[10]
.sym 45702 $abc$38894$n5733_1
.sym 45703 $abc$38894$n5735_1
.sym 45704 $abc$38894$n5730_1
.sym 45705 $abc$38894$n3646_1
.sym 45709 VexRiscv._zz_286_[1]
.sym 45710 $abc$38894$n4187_1
.sym 45711 VexRiscv._zz_286_[0]
.sym 45715 VexRiscv._zz_41_[25]
.sym 45721 $abc$38894$n3636_1
.sym 45722 $abc$38894$n5729_1
.sym 45723 $abc$38894$n4247_1
.sym 45726 VexRiscv._zz_41_[24]
.sym 45730 $abc$38894$n149
.sym 45731 clk12_$glb_clk
.sym 45733 $abc$38894$n2163
.sym 45734 $abc$38894$n3637_1
.sym 45735 $abc$38894$n6403_1
.sym 45736 $abc$38894$n3638_1
.sym 45737 $abc$38894$n4190_1
.sym 45738 basesoc_we
.sym 45739 $abc$38894$n3640_1
.sym 45740 $abc$38894$n6467_1
.sym 45743 $abc$38894$n3864
.sym 45744 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 45746 $abc$38894$n4192_1
.sym 45748 $abc$38894$n2360
.sym 45750 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 45751 $abc$38894$n4202_1
.sym 45752 VexRiscv.CsrPlugin_mtval[1]
.sym 45753 VexRiscv._zz_286_[10]
.sym 45754 $PACKER_VCC_NET
.sym 45755 basesoc_uart_phy_tx_busy
.sym 45756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 45757 VexRiscv.decode_to_execute_RS2[9]
.sym 45758 $abc$38894$n4202_1
.sym 45759 $abc$38894$n5585_1
.sym 45760 basesoc_we
.sym 45761 VexRiscv.decode_to_execute_RS2[17]
.sym 45762 VexRiscv._zz_286_[9]
.sym 45763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 45764 $abc$38894$n5580_1
.sym 45765 $abc$38894$n2159
.sym 45766 VexRiscv._zz_151_[12]
.sym 45767 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 45768 $abc$38894$n7897
.sym 45774 VexRiscv._zz_151_[25]
.sym 45776 $abc$38894$n2159
.sym 45777 VexRiscv._zz_151_[12]
.sym 45778 basesoc_counter[1]
.sym 45782 VexRiscv._zz_286_[9]
.sym 45784 sys_rst
.sym 45785 VexRiscv._zz_286_[6]
.sym 45786 basesoc_counter[0]
.sym 45788 $abc$38894$n5580_1
.sym 45789 VexRiscv._zz_286_[10]
.sym 45790 $abc$38894$n3855_1
.sym 45791 VexRiscv._zz_49_[0]
.sym 45793 $abc$38894$n5630
.sym 45794 $abc$38894$n3906_1
.sym 45795 VexRiscv._zz_152_
.sym 45796 $abc$38894$n5732_1
.sym 45797 VexRiscv._zz_286_[5]
.sym 45798 VexRiscv._zz_286_[7]
.sym 45799 VexRiscv._zz_286_[4]
.sym 45801 VexRiscv._zz_286_[8]
.sym 45802 $abc$38894$n3906_1
.sym 45803 $abc$38894$n5606_1
.sym 45804 VexRiscv._zz_49_[1]
.sym 45808 sys_rst
.sym 45809 basesoc_counter[1]
.sym 45813 VexRiscv._zz_49_[1]
.sym 45814 VexRiscv._zz_151_[25]
.sym 45815 VexRiscv._zz_49_[0]
.sym 45816 $abc$38894$n3855_1
.sym 45819 $abc$38894$n5606_1
.sym 45820 $abc$38894$n5580_1
.sym 45821 $abc$38894$n5732_1
.sym 45822 $abc$38894$n3906_1
.sym 45825 VexRiscv._zz_286_[9]
.sym 45826 VexRiscv._zz_286_[8]
.sym 45827 VexRiscv._zz_152_
.sym 45828 VexRiscv._zz_286_[10]
.sym 45832 basesoc_counter[0]
.sym 45833 basesoc_counter[1]
.sym 45837 VexRiscv._zz_286_[5]
.sym 45838 VexRiscv._zz_286_[4]
.sym 45839 VexRiscv._zz_286_[7]
.sym 45840 VexRiscv._zz_286_[6]
.sym 45844 VexRiscv._zz_151_[12]
.sym 45845 $abc$38894$n3906_1
.sym 45846 $abc$38894$n5630
.sym 45849 VexRiscv._zz_286_[5]
.sym 45850 VexRiscv._zz_286_[4]
.sym 45851 VexRiscv._zz_286_[7]
.sym 45852 VexRiscv._zz_286_[6]
.sym 45853 $abc$38894$n2159
.sym 45854 clk12_$glb_clk
.sym 45855 sys_rst_$glb_sr
.sym 45856 VexRiscv._zz_41_[23]
.sym 45857 $abc$38894$n3365_1
.sym 45858 $abc$38894$n3639_1
.sym 45859 VexRiscv._zz_129_[6]
.sym 45860 $abc$38894$n6444_1
.sym 45861 $abc$38894$n5807_1
.sym 45862 VexRiscv.decode_to_execute_RS2[9]
.sym 45863 VexRiscv._zz_286_[5]
.sym 45865 basesoc_we
.sym 45866 VexRiscv._zz_286_[6]
.sym 45868 $abc$38894$n4186
.sym 45869 $abc$38894$n5703_1
.sym 45871 $abc$38894$n5630
.sym 45872 basesoc_adr[2]
.sym 45873 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 45874 basesoc_counter[1]
.sym 45875 VexRiscv._zz_199_[31]
.sym 45876 VexRiscv.CsrPlugin_mepc[11]
.sym 45877 $abc$38894$n3636_1
.sym 45878 $abc$38894$n4191_1
.sym 45879 $PACKER_VCC_NET
.sym 45880 VexRiscv._zz_170_[1]
.sym 45881 VexRiscv._zz_152_
.sym 45882 VexRiscv._zz_286_[0]
.sym 45883 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 45884 VexRiscv._zz_286_[7]
.sym 45886 VexRiscv._zz_286_[3]
.sym 45887 $abc$38894$n3912_1
.sym 45888 $abc$38894$n3896_1
.sym 45889 VexRiscv._zz_36_[7]
.sym 45890 VexRiscv.decode_to_execute_RS2[24]
.sym 45891 VexRiscv.decode_to_execute_RS2[15]
.sym 45899 $abc$38894$n3896_1
.sym 45902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 45906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 45908 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 45909 $abc$38894$n5806_1
.sym 45911 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 45915 VexRiscv._zz_47_[0]
.sym 45916 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 45917 $abc$38894$n5582_1
.sym 45918 VexRiscv._zz_49_[1]
.sym 45919 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 45920 VexRiscv._zz_47_[1]
.sym 45922 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 45923 VexRiscv._zz_49_[0]
.sym 45924 VexRiscv._zz_151_[18]
.sym 45930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 45938 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 45942 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 45944 $abc$38894$n5582_1
.sym 45951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 45954 VexRiscv._zz_151_[18]
.sym 45955 VexRiscv._zz_49_[0]
.sym 45956 $abc$38894$n3896_1
.sym 45957 VexRiscv._zz_49_[1]
.sym 45962 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 45966 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 45967 $abc$38894$n5806_1
.sym 45968 VexRiscv._zz_47_[0]
.sym 45969 VexRiscv._zz_47_[1]
.sym 45974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 45976 $abc$38894$n2429_$glb_ce
.sym 45977 clk12_$glb_clk
.sym 45979 $abc$38894$n3817_1
.sym 45980 $abc$38894$n3823_1
.sym 45981 $abc$38894$n3897
.sym 45982 $abc$38894$n3893_1
.sym 45983 $abc$38894$n3889_1
.sym 45984 $abc$38894$n3913
.sym 45985 $abc$38894$n3856
.sym 45986 $abc$38894$n3883_1
.sym 45989 $abc$38894$n3822
.sym 45990 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 45991 VexRiscv._zz_129_[5]
.sym 45992 VexRiscv.decode_to_execute_RS2[9]
.sym 45993 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 45995 VexRiscv._zz_199_[20]
.sym 45996 VexRiscv._zz_151_[23]
.sym 45997 VexRiscv._zz_151_[31]
.sym 45998 $abc$38894$n5598_1
.sym 45999 VexRiscv._zz_199_[23]
.sym 46000 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 46001 VexRiscv.dBus_cmd_payload_wr
.sym 46002 array_muxed0[12]
.sym 46004 VexRiscv._zz_129_[7]
.sym 46005 VexRiscv.decode_to_execute_RS2[14]
.sym 46008 $abc$38894$n3874
.sym 46009 VexRiscv._zz_47_[1]
.sym 46010 $abc$38894$n3883_1
.sym 46011 grant
.sym 46012 $abc$38894$n3646_1
.sym 46013 VexRiscv._zz_286_[5]
.sym 46014 VexRiscv._zz_286_[10]
.sym 46020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 46026 VexRiscv._zz_41_[6]
.sym 46027 VexRiscv._zz_41_[15]
.sym 46029 VexRiscv._zz_41_[25]
.sym 46030 $abc$38894$n5788
.sym 46032 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46034 VexRiscv._zz_36_[17]
.sym 46035 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 46037 VexRiscv._zz_41_[29]
.sym 46038 $abc$38894$n3649_1
.sym 46041 $abc$38894$n3913
.sym 46045 $abc$38894$n3823_1
.sym 46048 $abc$38894$n3889_1
.sym 46049 $abc$38894$n5598_1
.sym 46050 $abc$38894$n3856
.sym 46053 $abc$38894$n3649_1
.sym 46055 VexRiscv._zz_41_[25]
.sym 46056 $abc$38894$n3856
.sym 46059 $abc$38894$n3913
.sym 46060 $abc$38894$n3649_1
.sym 46061 VexRiscv._zz_41_[15]
.sym 46065 $abc$38894$n5598_1
.sym 46066 VexRiscv._zz_36_[17]
.sym 46068 $abc$38894$n5788
.sym 46072 $abc$38894$n3823_1
.sym 46073 VexRiscv._zz_41_[29]
.sym 46074 $abc$38894$n3649_1
.sym 46077 VexRiscv._zz_41_[6]
.sym 46078 $abc$38894$n3889_1
.sym 46079 $abc$38894$n3649_1
.sym 46084 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 46089 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 46097 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 46099 $abc$38894$n2429_$glb_ce
.sym 46100 clk12_$glb_clk
.sym 46102 $abc$38894$n3865_1
.sym 46103 $abc$38894$n6315_1
.sym 46104 $abc$38894$n3649_1
.sym 46105 $abc$38894$n6313_1
.sym 46106 $abc$38894$n3875
.sym 46107 VexRiscv.decode_to_execute_RS2[15]
.sym 46108 VexRiscv._zz_291_[23]
.sym 46109 $abc$38894$n3873
.sym 46111 VexRiscv._zz_199_[18]
.sym 46112 VexRiscv._zz_199_[18]
.sym 46114 VexRiscv._zz_151_[20]
.sym 46115 $abc$38894$n3884
.sym 46116 $abc$38894$n5788
.sym 46117 VexRiscv._zz_199_[18]
.sym 46118 $abc$38894$n5
.sym 46119 VexRiscv._zz_36_[12]
.sym 46120 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 46121 $abc$38894$n5951_1
.sym 46122 $abc$38894$n3822
.sym 46123 $abc$38894$n4202_1
.sym 46124 $abc$38894$n3884_1
.sym 46125 VexRiscv._zz_36_[12]
.sym 46126 VexRiscv._zz_286_[8]
.sym 46127 VexRiscv._zz_41_[18]
.sym 46128 VexRiscv._zz_199_[25]
.sym 46129 basesoc_vexriscv_dbus_we
.sym 46130 $abc$38894$n6314_1
.sym 46131 VexRiscv._zz_286_[4]
.sym 46132 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 46133 VexRiscv._zz_41_[0]
.sym 46134 $abc$38894$n5694_1
.sym 46135 VexRiscv._zz_151_[1]
.sym 46136 $abc$38894$n3883_1
.sym 46137 $abc$38894$n6316_1
.sym 46146 VexRiscv._zz_41_[10]
.sym 46147 VexRiscv._zz_41_[9]
.sym 46149 VexRiscv._zz_41_[18]
.sym 46151 $abc$38894$n3817_1
.sym 46153 $abc$38894$n3897
.sym 46154 $abc$38894$n3893_1
.sym 46157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 46159 VexRiscv._zz_36_[7]
.sym 46160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 46161 $abc$38894$n3649_1
.sym 46163 $abc$38894$n3875
.sym 46164 VexRiscv._zz_41_[24]
.sym 46166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46167 $abc$38894$n5598_1
.sym 46169 $abc$38894$n3649_1
.sym 46172 $abc$38894$n5672
.sym 46176 $abc$38894$n3649_1
.sym 46178 $abc$38894$n3875
.sym 46179 VexRiscv._zz_41_[24]
.sym 46182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 46189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 46194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 46200 $abc$38894$n3649_1
.sym 46201 $abc$38894$n3897
.sym 46202 VexRiscv._zz_41_[18]
.sym 46207 $abc$38894$n3893_1
.sym 46208 $abc$38894$n3649_1
.sym 46209 VexRiscv._zz_41_[9]
.sym 46212 VexRiscv._zz_36_[7]
.sym 46214 $abc$38894$n5672
.sym 46215 $abc$38894$n5598_1
.sym 46218 $abc$38894$n3817_1
.sym 46220 VexRiscv._zz_41_[10]
.sym 46221 $abc$38894$n3649_1
.sym 46222 $abc$38894$n2429_$glb_ce
.sym 46223 clk12_$glb_clk
.sym 46225 $abc$38894$n6314_1
.sym 46226 $abc$38894$n3852_1
.sym 46227 $abc$38894$n3805_1
.sym 46228 $abc$38894$n6317_1
.sym 46229 $abc$38894$n6310_1
.sym 46230 $abc$38894$n3903
.sym 46231 $abc$38894$n3840_1
.sym 46232 $abc$38894$n6312_1
.sym 46235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 46236 VexRiscv._zz_287_[0]
.sym 46237 VexRiscv._zz_287_[1]
.sym 46238 VexRiscv._zz_291_[23]
.sym 46239 VexRiscv._zz_41_[30]
.sym 46240 VexRiscv._zz_49_[0]
.sym 46241 VexRiscv.decode_to_execute_RS2[31]
.sym 46242 VexRiscv._zz_292_
.sym 46243 $abc$38894$n3906_1
.sym 46244 $abc$38894$n3855_1
.sym 46246 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 46247 VexRiscv._zz_286_[9]
.sym 46249 $abc$38894$n3902_1
.sym 46250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 46251 $abc$38894$n4202_1
.sym 46252 basesoc_we
.sym 46253 VexRiscv._zz_151_[12]
.sym 46254 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 46255 $abc$38894$n6439_1
.sym 46256 $abc$38894$n3892_1
.sym 46257 VexRiscv._zz_286_[4]
.sym 46258 $abc$38894$n3827_1
.sym 46259 $abc$38894$n5764
.sym 46266 $abc$38894$n3865_1
.sym 46267 $abc$38894$n6315_1
.sym 46268 VexRiscv._zz_41_[8]
.sym 46271 VexRiscv._zz_36_[14]
.sym 46273 $abc$38894$n3873
.sym 46274 $abc$38894$n5753_1
.sym 46276 $abc$38894$n3649_1
.sym 46279 $abc$38894$n5598_1
.sym 46281 VexRiscv._zz_287_[3]
.sym 46283 $abc$38894$n3852_1
.sym 46284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 46285 VexRiscv._zz_42_[0]
.sym 46287 VexRiscv._zz_41_[27]
.sym 46288 VexRiscv._zz_41_[14]
.sym 46289 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 46291 VexRiscv._zz_41_[17]
.sym 46295 $abc$38894$n3903
.sym 46297 VexRiscv._zz_129_[3]
.sym 46300 $abc$38894$n3852_1
.sym 46301 VexRiscv._zz_41_[8]
.sym 46302 $abc$38894$n3649_1
.sym 46305 $abc$38894$n5753_1
.sym 46307 VexRiscv._zz_36_[14]
.sym 46308 $abc$38894$n5598_1
.sym 46312 $abc$38894$n3873
.sym 46313 VexRiscv._zz_41_[17]
.sym 46314 $abc$38894$n3649_1
.sym 46317 VexRiscv._zz_42_[0]
.sym 46318 VexRiscv._zz_287_[3]
.sym 46319 $abc$38894$n6315_1
.sym 46320 VexRiscv._zz_129_[3]
.sym 46323 $abc$38894$n3903
.sym 46324 VexRiscv._zz_41_[27]
.sym 46326 $abc$38894$n3649_1
.sym 46330 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 46336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 46342 $abc$38894$n3865_1
.sym 46343 $abc$38894$n3649_1
.sym 46344 VexRiscv._zz_41_[14]
.sym 46345 $abc$38894$n2429_$glb_ce
.sym 46346 clk12_$glb_clk
.sym 46348 VexRiscv._zz_287_[2]
.sym 46349 VexRiscv._zz_41_[2]
.sym 46350 VexRiscv._zz_286_[4]
.sym 46351 $abc$38894$n6318_1
.sym 46352 $abc$38894$n3804
.sym 46353 $abc$38894$n3647_1
.sym 46354 VexRiscv._zz_41_[1]
.sym 46355 VexRiscv._zz_41_[4]
.sym 46358 VexRiscv._zz_286_[0]
.sym 46359 VexRiscv._zz_10_[0]
.sym 46360 $abc$38894$n3845
.sym 46361 $abc$38894$n5
.sym 46362 $abc$38894$n3828
.sym 46364 $abc$38894$n3809_1
.sym 46366 sys_rst
.sym 46367 VexRiscv._zz_36_[14]
.sym 46368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 46370 $abc$38894$n3902_1
.sym 46371 VexRiscv._zz_199_[19]
.sym 46372 VexRiscv._zz_170_[1]
.sym 46373 $abc$38894$n3872_1
.sym 46374 $abc$38894$n6167_1
.sym 46375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 46376 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 46377 $abc$38894$n3649_1
.sym 46378 VexRiscv._zz_152_
.sym 46379 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 46380 $abc$38894$n3840_1
.sym 46381 VexRiscv.decode_to_execute_RS2[24]
.sym 46382 VexRiscv._zz_151_[28]
.sym 46383 $abc$38894$n3864
.sym 46391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 46394 $abc$38894$n3888_1
.sym 46396 $abc$38894$n6312_1
.sym 46397 $abc$38894$n6314_1
.sym 46401 $abc$38894$n6310_1
.sym 46402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 46404 VexRiscv._zz_292_
.sym 46408 $abc$38894$n3883_1
.sym 46420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 46424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 46428 $abc$38894$n6310_1
.sym 46431 VexRiscv._zz_292_
.sym 46436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 46440 $abc$38894$n6314_1
.sym 46443 VexRiscv._zz_292_
.sym 46446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 46453 VexRiscv._zz_292_
.sym 46454 $abc$38894$n3883_1
.sym 46458 VexRiscv._zz_292_
.sym 46459 $abc$38894$n6312_1
.sym 46465 VexRiscv._zz_292_
.sym 46466 $abc$38894$n3888_1
.sym 46468 $abc$38894$n2429_$glb_ce
.sym 46469 clk12_$glb_clk
.sym 46471 $abc$38894$n3646_1
.sym 46472 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 46473 VexRiscv._zz_151_[22]
.sym 46474 VexRiscv._zz_151_[28]
.sym 46475 VexRiscv._zz_151_[21]
.sym 46476 $abc$38894$n3841
.sym 46477 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 46478 $abc$38894$n3826
.sym 46481 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 46482 VexRiscv._zz_41_[30]
.sym 46484 VexRiscv.decode_to_execute_RS2[21]
.sym 46485 VexRiscv.decode_to_execute_RS2[16]
.sym 46486 VexRiscv._zz_170_[0]
.sym 46487 $abc$38894$n5978_1
.sym 46488 VexRiscv._zz_41_[4]
.sym 46489 VexRiscv._zz_151_[31]
.sym 46490 $abc$38894$n4286
.sym 46491 VexRiscv.decode_to_execute_RS2[28]
.sym 46492 VexRiscv._zz_288_[22]
.sym 46493 VexRiscv._zz_286_[1]
.sym 46494 $abc$38894$n5598_1
.sym 46495 VexRiscv._zz_286_[10]
.sym 46496 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46497 VexRiscv._zz_199_[1]
.sym 46498 VexRiscv._zz_41_[12]
.sym 46499 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 46500 $abc$38894$n3874
.sym 46501 VexRiscv._zz_286_[5]
.sym 46502 VexRiscv._zz_47_[0]
.sym 46503 $abc$38894$n3898
.sym 46504 $abc$38894$n3646_1
.sym 46505 VexRiscv._zz_32_[1]
.sym 46506 VexRiscv._zz_199_[30]
.sym 46513 $abc$38894$n3861_1
.sym 46516 VexRiscv._zz_170_[1]
.sym 46518 VexRiscv._zz_36_[1]
.sym 46521 $abc$38894$n3906_1
.sym 46523 $abc$38894$n6318_1
.sym 46524 $abc$38894$n3804
.sym 46526 $abc$38894$n3892_1
.sym 46529 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46530 VexRiscv._zz_170_[0]
.sym 46533 VexRiscv._zz_135_[21]
.sym 46535 VexRiscv._zz_292_
.sym 46536 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 46538 $abc$38894$n5980_1
.sym 46540 $abc$38894$n5978_1
.sym 46546 $abc$38894$n3892_1
.sym 46548 VexRiscv._zz_292_
.sym 46551 VexRiscv._zz_292_
.sym 46553 $abc$38894$n3861_1
.sym 46557 VexRiscv._zz_170_[1]
.sym 46558 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46559 VexRiscv._zz_170_[0]
.sym 46560 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 46563 VexRiscv._zz_292_
.sym 46564 $abc$38894$n6318_1
.sym 46570 $abc$38894$n3804
.sym 46572 VexRiscv._zz_292_
.sym 46575 $abc$38894$n5978_1
.sym 46577 $abc$38894$n5980_1
.sym 46578 VexRiscv._zz_36_[1]
.sym 46581 $abc$38894$n3906_1
.sym 46584 VexRiscv._zz_292_
.sym 46587 VexRiscv._zz_135_[21]
.sym 46591 $abc$38894$n2429_$glb_ce
.sym 46592 clk12_$glb_clk
.sym 46594 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 46595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 46596 $abc$38894$n3839
.sym 46597 VexRiscv._zz_151_[30]
.sym 46598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 46599 $abc$38894$n6518_1
.sym 46600 $abc$38894$n5952_1
.sym 46601 $abc$38894$n3838_1
.sym 46602 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 46604 VexRiscv._zz_41_[27]
.sym 46605 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 46606 $abc$38894$n3764
.sym 46607 $abc$38894$n2331
.sym 46608 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 46609 VexRiscv._zz_151_[28]
.sym 46610 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 46611 $abc$38894$n3826
.sym 46612 basesoc_uart_phy_storage[29]
.sym 46613 $abc$38894$n3646_1
.sym 46614 $abc$38894$n5585_1
.sym 46615 $abc$38894$n3842_1
.sym 46616 VexRiscv._zz_151_[14]
.sym 46617 VexRiscv._zz_151_[22]
.sym 46618 VexRiscv._zz_199_[2]
.sym 46619 VexRiscv._zz_44_[1]
.sym 46620 VexRiscv._zz_199_[25]
.sym 46621 VexRiscv._zz_41_[0]
.sym 46622 VexRiscv._zz_286_[1]
.sym 46623 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 46624 VexRiscv._zz_199_[22]
.sym 46625 VexRiscv._zz_199_[25]
.sym 46626 $abc$38894$n5694_1
.sym 46627 VexRiscv._zz_41_[18]
.sym 46628 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 46629 basesoc_vexriscv_dbus_we
.sym 46637 $abc$38894$n3867_1
.sym 46640 $abc$38894$n3841
.sym 46642 $abc$38894$n3826
.sym 46643 $abc$38894$n3872_1
.sym 46644 $abc$38894$n3828
.sym 46650 VexRiscv._zz_292_
.sym 46660 $abc$38894$n3864
.sym 46661 $abc$38894$n3845
.sym 46663 $abc$38894$n3898
.sym 46668 VexRiscv._zz_292_
.sym 46671 $abc$38894$n3872_1
.sym 46674 $abc$38894$n3898
.sym 46677 VexRiscv._zz_292_
.sym 46681 $abc$38894$n3845
.sym 46682 VexRiscv._zz_292_
.sym 46686 $abc$38894$n3826
.sym 46687 VexRiscv._zz_292_
.sym 46692 VexRiscv._zz_292_
.sym 46694 $abc$38894$n3864
.sym 46699 VexRiscv._zz_292_
.sym 46701 $abc$38894$n3867_1
.sym 46704 VexRiscv._zz_292_
.sym 46707 $abc$38894$n3841
.sym 46711 VexRiscv._zz_292_
.sym 46713 $abc$38894$n3828
.sym 46717 $abc$38894$n6468_1
.sym 46718 VexRiscv.decode_to_execute_RS2[29]
.sym 46719 $abc$38894$n6328_1
.sym 46720 $abc$38894$n6327_1
.sym 46721 VexRiscv.decode_to_execute_RS2[27]
.sym 46722 VexRiscv._zz_41_[21]
.sym 46723 $abc$38894$n5783_1
.sym 46724 $abc$38894$n6441_1
.sym 46728 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 46729 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 46730 $abc$38894$n5952_1
.sym 46731 VexRiscv._zz_49_[1]
.sym 46732 VexRiscv._zz_151_[30]
.sym 46733 basesoc_uart_phy_tx_busy
.sym 46734 $abc$38894$n3838_1
.sym 46737 VexRiscv._zz_49_[1]
.sym 46738 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 46739 VexRiscv._zz_170_[2]
.sym 46740 VexRiscv._zz_288_[31]
.sym 46741 $abc$38894$n3902_1
.sym 46742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 46743 VexRiscv._zz_199_[11]
.sym 46745 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 46746 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 46747 $abc$38894$n6439_1
.sym 46748 VexRiscv._zz_41_[26]
.sym 46749 VexRiscv._zz_286_[4]
.sym 46750 VexRiscv._zz_151_[26]
.sym 46751 $abc$38894$n4202_1
.sym 46752 VexRiscv.decode_to_execute_RS2[29]
.sym 46758 VexRiscv._zz_151_[16]
.sym 46759 VexRiscv._zz_288_[16]
.sym 46760 $abc$38894$n3839
.sym 46763 VexRiscv._zz_44_[0]
.sym 46764 VexRiscv._zz_288_[21]
.sym 46766 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46767 $abc$38894$n3902_1
.sym 46770 $abc$38894$n3874
.sym 46772 VexRiscv._zz_292_
.sym 46773 VexRiscv._zz_286_[5]
.sym 46777 VexRiscv._zz_151_[28]
.sym 46779 VexRiscv._zz_44_[1]
.sym 46783 VexRiscv._zz_151_[21]
.sym 46784 $abc$38894$n3822
.sym 46785 VexRiscv._zz_199_[25]
.sym 46787 VexRiscv._zz_288_[28]
.sym 46791 VexRiscv._zz_151_[16]
.sym 46792 VexRiscv._zz_288_[16]
.sym 46794 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46797 VexRiscv._zz_292_
.sym 46799 $abc$38894$n3874
.sym 46803 $abc$38894$n3902_1
.sym 46804 VexRiscv._zz_292_
.sym 46809 VexRiscv._zz_292_
.sym 46812 $abc$38894$n3839
.sym 46816 $abc$38894$n3822
.sym 46818 VexRiscv._zz_292_
.sym 46821 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46822 VexRiscv._zz_288_[21]
.sym 46824 VexRiscv._zz_151_[21]
.sym 46827 VexRiscv._zz_199_[25]
.sym 46828 VexRiscv._zz_44_[0]
.sym 46829 VexRiscv._zz_286_[5]
.sym 46830 VexRiscv._zz_44_[1]
.sym 46833 VexRiscv._zz_151_[28]
.sym 46834 VexRiscv._zz_288_[28]
.sym 46835 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46840 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 46841 VexRiscv._zz_199_[26]
.sym 46842 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 46843 VexRiscv.decode_to_execute_RS2[26]
.sym 46844 $abc$38894$n6442_1
.sym 46845 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 46846 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 46847 $abc$38894$n6129_1
.sym 46850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 46851 VexRiscv._zz_90_
.sym 46852 $abc$38894$n2171
.sym 46853 basesoc_vexriscv_ibus_adr[11]
.sym 46855 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 46856 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 46857 VexRiscv._zz_36_[29]
.sym 46859 $abc$38894$n5980_1
.sym 46861 sys_rst
.sym 46862 VexRiscv._zz_151_[16]
.sym 46863 $abc$38894$n7486
.sym 46864 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 46865 $abc$38894$n5582_1
.sym 46866 VexRiscv._zz_152_
.sym 46868 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 46869 VexRiscv._zz_151_[24]
.sym 46870 VexRiscv._zz_41_[21]
.sym 46871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 46872 VexRiscv._zz_170_[1]
.sym 46873 VexRiscv.decode_to_execute_RS2[24]
.sym 46874 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 46875 VexRiscv._zz_287_[4]
.sym 46881 VexRiscv._zz_44_[0]
.sym 46883 VexRiscv._zz_288_[25]
.sym 46884 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46887 VexRiscv._zz_151_[23]
.sym 46888 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 46889 VexRiscv._zz_44_[1]
.sym 46891 $abc$38894$n3835_1
.sym 46892 VexRiscv._zz_292_
.sym 46894 $abc$38894$n3819_1
.sym 46895 VexRiscv._zz_151_[25]
.sym 46896 VexRiscv._zz_288_[30]
.sym 46902 VexRiscv._zz_151_[30]
.sym 46904 $abc$38894$n3809_1
.sym 46906 VexRiscv._zz_199_[26]
.sym 46910 VexRiscv._zz_288_[23]
.sym 46911 VexRiscv._zz_286_[6]
.sym 46914 VexRiscv._zz_288_[30]
.sym 46915 VexRiscv._zz_151_[30]
.sym 46917 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46920 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46921 VexRiscv._zz_288_[23]
.sym 46923 VexRiscv._zz_151_[23]
.sym 46926 VexRiscv._zz_199_[26]
.sym 46927 VexRiscv._zz_286_[6]
.sym 46928 VexRiscv._zz_44_[0]
.sym 46929 VexRiscv._zz_44_[1]
.sym 46934 $abc$38894$n3835_1
.sym 46935 VexRiscv._zz_292_
.sym 46939 $abc$38894$n3809_1
.sym 46940 VexRiscv._zz_292_
.sym 46944 VexRiscv._zz_151_[25]
.sym 46945 VexRiscv._zz_288_[25]
.sym 46946 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 46953 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 46957 $abc$38894$n3819_1
.sym 46959 VexRiscv._zz_292_
.sym 46960 $abc$38894$n2429_$glb_ce
.sym 46961 clk12_$glb_clk
.sym 46963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 46964 VexRiscv._zz_36_[16]
.sym 46965 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 46966 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 46967 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 46968 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 46969 VexRiscv._zz_328_
.sym 46970 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 46971 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 46973 VexRiscv._zz_41_[15]
.sym 46975 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 46976 $abc$38894$n5598_1
.sym 46977 VexRiscv._zz_199_[20]
.sym 46978 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 46979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 46981 basesoc_uart_tx_fifo_consume[1]
.sym 46982 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 46983 $abc$38894$n7490
.sym 46984 $abc$38894$n7494
.sym 46985 $abc$38894$n5893_1
.sym 46986 $abc$38894$n3604_1
.sym 46987 $abc$38894$n6470_1
.sym 46988 VexRiscv._zz_151_[26]
.sym 46989 VexRiscv._zz_199_[1]
.sym 46990 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 46991 VexRiscv.execute_to_memory_BRANCH_DO
.sym 46992 VexRiscv._zz_328_
.sym 46993 VexRiscv._zz_286_[5]
.sym 46994 VexRiscv._zz_199_[1]
.sym 46995 VexRiscv._zz_286_[10]
.sym 46996 VexRiscv._zz_32_[1]
.sym 46997 basesoc_uart_phy_storage[23]
.sym 46998 $abc$38894$n3636_1
.sym 47005 $abc$38894$n6470_1
.sym 47006 $abc$38894$n4284_1
.sym 47007 $abc$38894$n6461_1
.sym 47009 $abc$38894$n4149
.sym 47011 basesoc_dat_w[7]
.sym 47013 $abc$38894$n4290_1
.sym 47016 VexRiscv._zz_44_[1]
.sym 47018 VexRiscv._zz_32_[0]
.sym 47019 VexRiscv._zz_286_[5]
.sym 47020 VexRiscv._zz_32_[1]
.sym 47021 VexRiscv._zz_286_[4]
.sym 47022 $abc$38894$n2169
.sym 47023 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 47024 VexRiscv._zz_287_[0]
.sym 47025 VexRiscv._zz_286_[0]
.sym 47027 $abc$38894$n3636_1
.sym 47029 VexRiscv._zz_44_[0]
.sym 47031 VexRiscv._zz_199_[24]
.sym 47035 VexRiscv._zz_287_[4]
.sym 47037 VexRiscv._zz_199_[24]
.sym 47038 VexRiscv._zz_286_[4]
.sym 47039 VexRiscv._zz_44_[0]
.sym 47040 VexRiscv._zz_44_[1]
.sym 47043 basesoc_dat_w[7]
.sym 47049 VexRiscv._zz_287_[0]
.sym 47050 VexRiscv._zz_286_[0]
.sym 47051 VexRiscv._zz_32_[1]
.sym 47052 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 47055 $abc$38894$n4149
.sym 47056 VexRiscv._zz_287_[4]
.sym 47057 VexRiscv._zz_286_[4]
.sym 47058 VexRiscv._zz_32_[1]
.sym 47063 VexRiscv._zz_32_[1]
.sym 47064 VexRiscv._zz_32_[0]
.sym 47067 $abc$38894$n3636_1
.sym 47068 $abc$38894$n4290_1
.sym 47069 $abc$38894$n6470_1
.sym 47075 VexRiscv._zz_286_[5]
.sym 47076 $abc$38894$n4149
.sym 47079 $abc$38894$n6461_1
.sym 47081 $abc$38894$n3636_1
.sym 47082 $abc$38894$n4284_1
.sym 47083 $abc$38894$n2169
.sym 47084 clk12_$glb_clk
.sym 47085 sys_rst_$glb_sr
.sym 47086 VexRiscv.decode_to_execute_IS_DIV
.sym 47087 $abc$38894$n3792
.sym 47088 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 47089 VexRiscv._zz_199_[24]
.sym 47090 VexRiscv.decode_to_execute_RS2[24]
.sym 47091 VexRiscv._zz_199_[16]
.sym 47092 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 47093 VexRiscv._zz_41_[31]
.sym 47094 basesoc_adr[1]
.sym 47097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 47098 spiflash_i
.sym 47099 VexRiscv._zz_328_
.sym 47100 basesoc_uart_phy_storage[24]
.sym 47101 VexRiscv._zz_199_[21]
.sym 47102 basesoc_uart_phy_storage[23]
.sym 47103 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 47104 basesoc_uart_phy_storage[29]
.sym 47105 basesoc_adr[0]
.sym 47107 basesoc_dat_w[7]
.sym 47108 basesoc_adr[0]
.sym 47110 basesoc_vexriscv_dbus_we
.sym 47111 VexRiscv._zz_197_
.sym 47112 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 47113 VexRiscv._zz_199_[26]
.sym 47114 VexRiscv._zz_197_
.sym 47115 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 47116 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 47117 $abc$38894$n5694_1
.sym 47118 VexRiscv._zz_199_[28]
.sym 47119 VexRiscv._zz_41_[18]
.sym 47120 VexRiscv._zz_199_[25]
.sym 47121 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 47127 VexRiscv._zz_199_[25]
.sym 47131 $abc$38894$n3924_1
.sym 47132 $abc$38894$n4149
.sym 47133 VexRiscv._zz_41_[24]
.sym 47136 VexRiscv._zz_41_[25]
.sym 47137 $abc$38894$n6345_1
.sym 47138 VexRiscv._zz_152_
.sym 47139 $abc$38894$n3924_1
.sym 47141 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 47146 VexRiscv._zz_199_[24]
.sym 47150 VexRiscv._zz_170_[1]
.sym 47153 $abc$38894$n4164
.sym 47154 VexRiscv._zz_10_[0]
.sym 47155 VexRiscv._zz_286_[10]
.sym 47156 VexRiscv._zz_32_[1]
.sym 47157 VexRiscv._zz_32_[0]
.sym 47160 VexRiscv._zz_32_[1]
.sym 47161 $abc$38894$n6345_1
.sym 47162 VexRiscv._zz_152_
.sym 47163 VexRiscv._zz_32_[0]
.sym 47166 $abc$38894$n4164
.sym 47167 VexRiscv._zz_152_
.sym 47168 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 47169 $abc$38894$n3924_1
.sym 47172 VexRiscv._zz_32_[1]
.sym 47173 VexRiscv._zz_170_[1]
.sym 47174 VexRiscv._zz_152_
.sym 47178 $abc$38894$n3924_1
.sym 47179 VexRiscv._zz_199_[25]
.sym 47181 VexRiscv._zz_41_[25]
.sym 47185 $abc$38894$n4149
.sym 47187 VexRiscv._zz_286_[10]
.sym 47190 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 47192 $abc$38894$n3924_1
.sym 47198 VexRiscv._zz_10_[0]
.sym 47203 $abc$38894$n3924_1
.sym 47204 VexRiscv._zz_199_[24]
.sym 47205 VexRiscv._zz_41_[24]
.sym 47206 $abc$38894$n2429_$glb_ce
.sym 47207 clk12_$glb_clk
.sym 47209 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 47210 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 47211 $abc$38894$n4696
.sym 47212 $abc$38894$n4509
.sym 47213 $abc$38894$n4510_1
.sym 47214 $abc$38894$n4449
.sym 47215 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 47216 $abc$38894$n4443
.sym 47218 VexRiscv._zz_316_[2]
.sym 47220 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 47222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 47223 VexRiscv._zz_41_[13]
.sym 47224 $abc$38894$n5411
.sym 47226 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47227 $abc$38894$n7491
.sym 47228 VexRiscv.decode_to_execute_IS_DIV
.sym 47232 $abc$38894$n151
.sym 47233 grant
.sym 47234 $abc$38894$n5869_1
.sym 47236 $abc$38894$n4202_1
.sym 47237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 47238 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47239 VexRiscv._zz_321_[31]
.sym 47240 grant
.sym 47241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47242 VexRiscv._zz_170_[0]
.sym 47243 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 47244 VexRiscv._zz_41_[26]
.sym 47250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 47252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47254 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 47255 $abc$38894$n4491
.sym 47256 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 47258 $abc$38894$n3924_1
.sym 47259 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 47261 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 47263 VexRiscv.execute_to_memory_BRANCH_DO
.sym 47264 $abc$38894$n4492
.sym 47265 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 47266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 47267 VexRiscv._zz_192_
.sym 47268 $abc$38894$n2479
.sym 47271 VexRiscv._zz_199_[18]
.sym 47273 VexRiscv.memory_arbitration_isValid
.sym 47275 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 47276 $abc$38894$n151
.sym 47278 VexRiscv._zz_190_
.sym 47279 VexRiscv._zz_41_[18]
.sym 47281 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 47283 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 47284 $abc$38894$n151
.sym 47285 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 47286 VexRiscv._zz_192_
.sym 47289 VexRiscv.memory_arbitration_isValid
.sym 47292 VexRiscv.execute_to_memory_BRANCH_DO
.sym 47296 VexRiscv._zz_199_[18]
.sym 47297 VexRiscv._zz_41_[18]
.sym 47298 $abc$38894$n3924_1
.sym 47301 $abc$38894$n4492
.sym 47303 $abc$38894$n4491
.sym 47307 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 47308 VexRiscv._zz_192_
.sym 47309 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 47310 $abc$38894$n151
.sym 47313 VexRiscv._zz_190_
.sym 47314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47315 $abc$38894$n151
.sym 47316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 47319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 47320 $abc$38894$n151
.sym 47321 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 47322 VexRiscv._zz_192_
.sym 47325 $abc$38894$n151
.sym 47326 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 47327 VexRiscv._zz_192_
.sym 47328 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 47329 $abc$38894$n2479
.sym 47330 clk12_$glb_clk
.sym 47332 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 47333 basesoc_uart_tx_fifo_do_read
.sym 47334 VexRiscv.CsrPlugin_mtval[9]
.sym 47335 $abc$38894$n3398_1
.sym 47336 $abc$38894$n4251_1
.sym 47337 $abc$38894$n4692
.sym 47338 $abc$38894$n4690
.sym 47339 basesoc_uart_eventmanager_status_w[0]
.sym 47342 VexRiscv._zz_41_[26]
.sym 47343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47346 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 47347 basesoc_ctrl_reset_reset_r
.sym 47348 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 47349 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 47350 VexRiscv._zz_199_[29]
.sym 47352 VexRiscv.CsrPlugin_mepc[11]
.sym 47353 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 47354 $abc$38894$n3635_1
.sym 47355 $abc$38894$n4696
.sym 47356 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 47357 VexRiscv._zz_170_[1]
.sym 47358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 47359 VexRiscv.memory_arbitration_isValid
.sym 47360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47361 $abc$38894$n4453
.sym 47362 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 47363 basesoc_uart_eventmanager_status_w[0]
.sym 47364 VexRiscv._zz_190_
.sym 47365 VexRiscv._zz_192_
.sym 47366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 47367 VexRiscv._zz_287_[4]
.sym 47375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 47378 $abc$38894$n3924_1
.sym 47379 VexRiscv._zz_41_[28]
.sym 47383 VexRiscv._zz_199_[26]
.sym 47384 VexRiscv._zz_41_[26]
.sym 47387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 47389 $abc$38894$n3428_1
.sym 47390 VexRiscv._zz_199_[28]
.sym 47392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 47397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 47400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 47401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 47404 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47412 $abc$38894$n3924_1
.sym 47414 VexRiscv._zz_199_[26]
.sym 47415 VexRiscv._zz_41_[26]
.sym 47418 VexRiscv._zz_41_[28]
.sym 47419 $abc$38894$n3924_1
.sym 47421 VexRiscv._zz_199_[28]
.sym 47426 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 47432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 47437 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 47442 $abc$38894$n3428_1
.sym 47444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 47448 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 47449 $abc$38894$n3428_1
.sym 47451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 47452 $abc$38894$n2429_$glb_ce
.sym 47453 clk12_$glb_clk
.sym 47455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 47456 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 47457 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 47458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 47459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 47460 $abc$38894$n4970
.sym 47461 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 47462 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 47466 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 47467 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 47470 $abc$38894$n3398_1
.sym 47471 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 47472 basesoc_uart_eventmanager_status_w[0]
.sym 47474 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 47475 $abc$38894$n2171
.sym 47476 basesoc_uart_tx_fifo_do_read
.sym 47477 VexRiscv._zz_41_[30]
.sym 47479 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 47480 $abc$38894$n3534
.sym 47481 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 47483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 47484 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 47485 $abc$38894$n4692
.sym 47486 $abc$38894$n2409
.sym 47487 $abc$38894$n4690
.sym 47488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 47489 basesoc_uart_eventmanager_status_w[0]
.sym 47498 VexRiscv._zz_122_
.sym 47499 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 47501 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 47502 $abc$38894$n4972
.sym 47503 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 47505 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 47510 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 47511 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 47514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 47515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 47516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47518 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47519 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 47520 $abc$38894$n4971
.sym 47524 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 47525 $abc$38894$n4970
.sym 47528 $auto$alumacc.cc:474:replace_alu$3883.C[2]
.sym 47530 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 47531 VexRiscv._zz_122_
.sym 47534 $auto$alumacc.cc:474:replace_alu$3883.C[3]
.sym 47536 $abc$38894$n4970
.sym 47537 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 47538 $auto$alumacc.cc:474:replace_alu$3883.C[2]
.sym 47540 $auto$alumacc.cc:474:replace_alu$3883.C[4]
.sym 47542 $abc$38894$n4971
.sym 47543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47544 $auto$alumacc.cc:474:replace_alu$3883.C[3]
.sym 47546 $auto$alumacc.cc:474:replace_alu$3883.C[5]
.sym 47548 $abc$38894$n4972
.sym 47549 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 47550 $auto$alumacc.cc:474:replace_alu$3883.C[4]
.sym 47552 $auto$alumacc.cc:474:replace_alu$3883.C[6]
.sym 47554 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 47555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 47556 $auto$alumacc.cc:474:replace_alu$3883.C[5]
.sym 47558 $auto$alumacc.cc:474:replace_alu$3883.C[7]
.sym 47560 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 47561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 47562 $auto$alumacc.cc:474:replace_alu$3883.C[6]
.sym 47564 $auto$alumacc.cc:474:replace_alu$3883.C[8]
.sym 47566 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 47567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 47568 $auto$alumacc.cc:474:replace_alu$3883.C[7]
.sym 47570 $auto$alumacc.cc:474:replace_alu$3883.C[9]
.sym 47572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 47573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 47574 $auto$alumacc.cc:474:replace_alu$3883.C[8]
.sym 47578 $abc$38894$n4974
.sym 47579 $abc$38894$n4976
.sym 47580 $abc$38894$n4978
.sym 47581 VexRiscv._zz_200_[13]
.sym 47582 $abc$38894$n4975
.sym 47583 $abc$38894$n4018
.sym 47584 $abc$38894$n4977
.sym 47585 $abc$38894$n4010_1
.sym 47591 $abc$38894$n6044_1
.sym 47592 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 47596 VexRiscv._zz_151_[13]
.sym 47598 $abc$38894$n7505
.sym 47599 VexRiscv._zz_311_
.sym 47600 cas_switches_status[0]
.sym 47601 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 47602 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 47603 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 47604 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 47605 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 47606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 47607 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 47608 $abc$38894$n3368_1
.sym 47609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 47610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 47611 VexRiscv._zz_41_[18]
.sym 47612 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 47613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 47614 $auto$alumacc.cc:474:replace_alu$3883.C[9]
.sym 47620 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 47624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 47625 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 47626 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 47630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 47631 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 47633 $abc$38894$n4973
.sym 47634 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 47635 $abc$38894$n4974
.sym 47637 $abc$38894$n4978
.sym 47639 $abc$38894$n4975
.sym 47643 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 47644 $abc$38894$n4976
.sym 47647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 47648 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 47649 $abc$38894$n4977
.sym 47651 $auto$alumacc.cc:474:replace_alu$3883.C[10]
.sym 47653 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 47654 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 47655 $auto$alumacc.cc:474:replace_alu$3883.C[9]
.sym 47657 $auto$alumacc.cc:474:replace_alu$3883.C[11]
.sym 47659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 47660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 47661 $auto$alumacc.cc:474:replace_alu$3883.C[10]
.sym 47663 $auto$alumacc.cc:474:replace_alu$3883.C[12]
.sym 47665 $abc$38894$n4973
.sym 47666 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 47667 $auto$alumacc.cc:474:replace_alu$3883.C[11]
.sym 47669 $auto$alumacc.cc:474:replace_alu$3883.C[13]
.sym 47671 $abc$38894$n4974
.sym 47672 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 47673 $auto$alumacc.cc:474:replace_alu$3883.C[12]
.sym 47675 $auto$alumacc.cc:474:replace_alu$3883.C[14]
.sym 47677 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 47678 $abc$38894$n4975
.sym 47679 $auto$alumacc.cc:474:replace_alu$3883.C[13]
.sym 47681 $auto$alumacc.cc:474:replace_alu$3883.C[15]
.sym 47683 $abc$38894$n4976
.sym 47684 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 47685 $auto$alumacc.cc:474:replace_alu$3883.C[14]
.sym 47687 $auto$alumacc.cc:474:replace_alu$3883.C[16]
.sym 47689 $abc$38894$n4977
.sym 47690 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 47691 $auto$alumacc.cc:474:replace_alu$3883.C[15]
.sym 47693 $auto$alumacc.cc:474:replace_alu$3883.C[17]
.sym 47695 $abc$38894$n4978
.sym 47696 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 47697 $auto$alumacc.cc:474:replace_alu$3883.C[16]
.sym 47701 $abc$38894$n4053
.sym 47702 $abc$38894$n4981
.sym 47703 $abc$38894$n4980
.sym 47704 VexRiscv.CsrPlugin_mtval[24]
.sym 47705 $abc$38894$n4022_1
.sym 47706 $abc$38894$n4054
.sym 47707 $abc$38894$n4042
.sym 47708 $abc$38894$n4979
.sym 47711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 47712 VexRiscv._zz_287_[0]
.sym 47714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 47718 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 47719 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 47722 basesoc_uart_tx_fifo_wrport_we
.sym 47723 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 47725 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 47726 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 47727 $abc$38894$n149
.sym 47728 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 47729 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 47730 grant
.sym 47731 $abc$38894$n5479
.sym 47732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 47733 $abc$38894$n149
.sym 47734 $abc$38894$n4053
.sym 47735 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 47736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 47737 $auto$alumacc.cc:474:replace_alu$3883.C[17]
.sym 47743 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 47749 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 47750 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 47752 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 47753 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 47756 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47759 $abc$38894$n4981
.sym 47760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47761 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47764 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 47768 $abc$38894$n4980
.sym 47773 $abc$38894$n4979
.sym 47774 $auto$alumacc.cc:474:replace_alu$3883.C[18]
.sym 47776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 47777 $abc$38894$n4979
.sym 47778 $auto$alumacc.cc:474:replace_alu$3883.C[17]
.sym 47780 $auto$alumacc.cc:474:replace_alu$3883.C[19]
.sym 47782 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 47783 $abc$38894$n4980
.sym 47784 $auto$alumacc.cc:474:replace_alu$3883.C[18]
.sym 47786 $auto$alumacc.cc:474:replace_alu$3883.C[20]
.sym 47788 $abc$38894$n4981
.sym 47789 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 47790 $auto$alumacc.cc:474:replace_alu$3883.C[19]
.sym 47792 $auto$alumacc.cc:474:replace_alu$3883.C[21]
.sym 47794 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47795 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 47796 $auto$alumacc.cc:474:replace_alu$3883.C[20]
.sym 47798 $auto$alumacc.cc:474:replace_alu$3883.C[22]
.sym 47800 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 47801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47802 $auto$alumacc.cc:474:replace_alu$3883.C[21]
.sym 47804 $auto$alumacc.cc:474:replace_alu$3883.C[23]
.sym 47806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 47808 $auto$alumacc.cc:474:replace_alu$3883.C[22]
.sym 47810 $auto$alumacc.cc:474:replace_alu$3883.C[24]
.sym 47812 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47813 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47814 $auto$alumacc.cc:474:replace_alu$3883.C[23]
.sym 47816 $auto$alumacc.cc:474:replace_alu$3883.C[25]
.sym 47818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47819 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 47820 $auto$alumacc.cc:474:replace_alu$3883.C[24]
.sym 47824 $abc$38894$n4483
.sym 47825 $abc$38894$n4082_1
.sym 47826 $abc$38894$n4002
.sym 47827 $abc$38894$n4395
.sym 47828 $abc$38894$n4046
.sym 47829 VexRiscv.CsrPlugin_mepc[21]
.sym 47830 $abc$38894$n3928
.sym 47831 $abc$38894$n4045
.sym 47833 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 47834 VexRiscv.execute_arbitration_isValid
.sym 47836 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 47838 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 47839 spiflash_bus_dat_r[2]
.sym 47840 VexRiscv._zz_319_
.sym 47841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 47843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47845 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 47846 $abc$38894$n5997_1
.sym 47847 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 47848 VexRiscv._zz_190_
.sym 47849 VexRiscv._zz_192_
.sym 47850 VexRiscv.CsrPlugin_mtval[24]
.sym 47851 VexRiscv._zz_287_[4]
.sym 47852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47853 $abc$38894$n4453
.sym 47854 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 47855 VexRiscv.memory_arbitration_isValid
.sym 47856 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 47857 $abc$38894$n4483
.sym 47858 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 47859 $abc$38894$n3707
.sym 47860 $auto$alumacc.cc:474:replace_alu$3883.C[25]
.sym 47865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 47873 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 47881 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 47882 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 47884 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 47886 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 47888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47892 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 47893 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 47896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47897 $auto$alumacc.cc:474:replace_alu$3883.C[26]
.sym 47899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47900 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 47901 $auto$alumacc.cc:474:replace_alu$3883.C[25]
.sym 47903 $auto$alumacc.cc:474:replace_alu$3883.C[27]
.sym 47905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 47906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47907 $auto$alumacc.cc:474:replace_alu$3883.C[26]
.sym 47909 $auto$alumacc.cc:474:replace_alu$3883.C[28]
.sym 47911 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 47912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47913 $auto$alumacc.cc:474:replace_alu$3883.C[27]
.sym 47915 $auto$alumacc.cc:474:replace_alu$3883.C[29]
.sym 47917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47918 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 47919 $auto$alumacc.cc:474:replace_alu$3883.C[28]
.sym 47921 $auto$alumacc.cc:474:replace_alu$3883.C[30]
.sym 47923 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 47924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47925 $auto$alumacc.cc:474:replace_alu$3883.C[29]
.sym 47927 $auto$alumacc.cc:474:replace_alu$3883.C[31]
.sym 47929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47930 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 47931 $auto$alumacc.cc:474:replace_alu$3883.C[30]
.sym 47935 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 47936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 47937 $auto$alumacc.cc:474:replace_alu$3883.C[31]
.sym 47941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 47944 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47947 $abc$38894$n4350_1
.sym 47948 $abc$38894$n6389_1
.sym 47949 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 47950 $abc$38894$n4488
.sym 47951 VexRiscv._zz_79_[3]
.sym 47952 $abc$38894$n5504
.sym 47953 $abc$38894$n6393_1
.sym 47954 $abc$38894$n6398_1
.sym 47957 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47960 VexRiscv._zz_41_[30]
.sym 47961 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 47964 $abc$38894$n4045
.sym 47965 basesoc_uart_rx_fifo_consume[0]
.sym 47966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 47967 $abc$38894$n5978_1
.sym 47968 basesoc_uart_tx_fifo_do_read
.sym 47969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 47970 $abc$38894$n5984_1
.sym 47972 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 47973 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 47974 $abc$38894$n5494
.sym 47975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 47976 $abc$38894$n3965_1
.sym 47977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 47978 $abc$38894$n6398_1
.sym 47979 $abc$38894$n3534
.sym 47980 $abc$38894$n2434
.sym 47981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 47988 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 47990 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 47991 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 47992 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 47993 VexRiscv.CsrPlugin_mepc[21]
.sym 47996 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 47997 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 47998 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 47999 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 48002 $abc$38894$n3963
.sym 48003 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48004 $abc$38894$n3962_1
.sym 48005 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 48006 $abc$38894$n7897
.sym 48007 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 48008 VexRiscv._zz_90_
.sym 48009 VexRiscv.execute_arbitration_isValid
.sym 48010 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 48013 $abc$38894$n3961
.sym 48014 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 48015 VexRiscv.memory_arbitration_isValid
.sym 48016 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 48017 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 48018 $abc$38894$n3964
.sym 48021 $abc$38894$n3961
.sym 48022 VexRiscv.CsrPlugin_mepc[21]
.sym 48023 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 48024 $abc$38894$n3964
.sym 48027 $abc$38894$n3963
.sym 48028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 48029 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 48030 $abc$38894$n3962_1
.sym 48033 $abc$38894$n3962_1
.sym 48034 $abc$38894$n3963
.sym 48035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 48036 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 48039 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 48041 VexRiscv.execute_arbitration_isValid
.sym 48042 VexRiscv._zz_90_
.sym 48045 $abc$38894$n3962_1
.sym 48046 $abc$38894$n3963
.sym 48047 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 48048 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 48051 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 48052 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48053 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 48054 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48057 VexRiscv.memory_arbitration_isValid
.sym 48059 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 48060 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 48064 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 48067 $abc$38894$n7897
.sym 48068 clk12_$glb_clk
.sym 48070 $abc$38894$n3432_1
.sym 48071 $abc$38894$n3400_1
.sym 48072 $abc$38894$n2446
.sym 48073 VexRiscv.memory_arbitration_isValid
.sym 48074 $abc$38894$n5500
.sym 48075 $abc$38894$n5549
.sym 48076 $abc$38894$n3706_1
.sym 48077 $abc$38894$n5539
.sym 48082 VexRiscv._zz_79_[5]
.sym 48083 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 48084 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 48085 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 48086 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 48087 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 48090 $abc$38894$n151
.sym 48091 basesoc_uart_rx_fifo_consume[3]
.sym 48092 $abc$38894$n5597_1
.sym 48093 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 48094 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 48095 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 48096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 48097 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 48098 $abc$38894$n5977_1
.sym 48099 VexRiscv._zz_41_[18]
.sym 48100 $abc$38894$n5597_1
.sym 48101 $abc$38894$n3665_1
.sym 48102 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 48103 $abc$38894$n3432_1
.sym 48104 $abc$38894$n5491
.sym 48105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 48112 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 48113 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 48115 VexRiscv._zz_41_[18]
.sym 48121 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48122 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 48125 VexRiscv._zz_192_
.sym 48127 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 48130 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 48133 $abc$38894$n151
.sym 48134 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 48135 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48136 $abc$38894$n3705
.sym 48138 $abc$38894$n149
.sym 48140 VexRiscv.decode_to_execute_IS_MUL
.sym 48141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 48142 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 48144 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 48145 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 48146 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 48147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 48150 VexRiscv._zz_192_
.sym 48151 $abc$38894$n151
.sym 48152 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 48153 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 48156 VexRiscv._zz_41_[18]
.sym 48165 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 48170 VexRiscv.decode_to_execute_IS_MUL
.sym 48174 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 48175 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 48176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 48177 $abc$38894$n3705
.sym 48180 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 48181 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 48183 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 48186 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48188 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48190 $abc$38894$n149
.sym 48191 clk12_$glb_clk
.sym 48193 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 48194 $abc$38894$n3705
.sym 48195 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 48196 $abc$38894$n3895
.sym 48197 $abc$38894$n2434
.sym 48198 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 48199 $abc$38894$n3415_1
.sym 48200 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 48205 VexRiscv._zz_190_
.sym 48206 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 48207 $abc$38894$n2490
.sym 48208 VexRiscv.memory_arbitration_isValid
.sym 48209 $abc$38894$n4471
.sym 48210 $abc$38894$n5539
.sym 48211 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48212 $abc$38894$n3432_1
.sym 48213 VexRiscv._zz_79_[6]
.sym 48214 $abc$38894$n3400_1
.sym 48215 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48217 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48219 VexRiscv._zz_253_[1]
.sym 48220 VexRiscv.execute_arbitration_isValid
.sym 48221 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48222 $abc$38894$n7897
.sym 48223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48224 $abc$38894$n149
.sym 48225 $abc$38894$n5597_1
.sym 48226 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48228 $abc$38894$n4328_1
.sym 48235 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 48236 $abc$38894$n2493
.sym 48238 $abc$38894$n6391_1
.sym 48240 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 48241 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48243 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 48246 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 48248 VexRiscv._zz_253_[1]
.sym 48250 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48253 $abc$38894$n5508
.sym 48254 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 48255 $abc$38894$n2479
.sym 48256 $abc$38894$n151
.sym 48257 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 48259 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 48262 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 48263 $abc$38894$n3666_1
.sym 48264 $abc$38894$n5491
.sym 48267 $abc$38894$n3666_1
.sym 48269 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 48270 $abc$38894$n2479
.sym 48274 $abc$38894$n3666_1
.sym 48276 $abc$38894$n151
.sym 48280 VexRiscv._zz_253_[1]
.sym 48281 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 48285 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48286 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48287 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 48288 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 48291 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 48292 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 48293 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 48294 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48297 $abc$38894$n5491
.sym 48298 $abc$38894$n6391_1
.sym 48299 $abc$38894$n5508
.sym 48300 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 48306 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 48311 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 48313 $abc$38894$n2493
.sym 48314 clk12_$glb_clk
.sym 48316 $abc$38894$n4327_1
.sym 48317 $abc$38894$n3795_1
.sym 48318 $abc$38894$n3471_1
.sym 48319 $abc$38894$n3413_1
.sym 48320 $abc$38894$n2431
.sym 48321 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 48322 $abc$38894$n4325_1
.sym 48323 $abc$38894$n2450
.sym 48326 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 48328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 48329 $abc$38894$n3415_1
.sym 48330 VexRiscv._zz_79_[4]
.sym 48331 $abc$38894$n3895
.sym 48333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48334 $abc$38894$n5551
.sym 48335 $abc$38894$n5597_1
.sym 48336 $abc$38894$n3964
.sym 48337 $abc$38894$n3705
.sym 48339 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 48340 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 48341 VexRiscv.memory_arbitration_isValid
.sym 48342 $abc$38894$n3895
.sym 48343 VexRiscv.lastStageIsFiring
.sym 48345 $abc$38894$n4483
.sym 48346 $abc$38894$n4453
.sym 48347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 48348 VexRiscv._zz_190_
.sym 48349 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 48350 VexRiscv._zz_287_[4]
.sym 48351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48358 $abc$38894$n3705
.sym 48359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48360 $abc$38894$n3666_1
.sym 48361 VexRiscv._zz_287_[2]
.sym 48363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 48364 VexRiscv._zz_287_[3]
.sym 48366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 48367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48370 sys_rst
.sym 48371 $abc$38894$n151
.sym 48372 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48373 $abc$38894$n3432_1
.sym 48374 VexRiscv._zz_190_
.sym 48376 VexRiscv._zz_287_[4]
.sym 48377 $abc$38894$n2479
.sym 48378 $abc$38894$n3734
.sym 48380 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48381 basesoc_uart_rx_fifo_do_read
.sym 48384 $abc$38894$n2450
.sym 48385 VexRiscv._zz_287_[0]
.sym 48392 sys_rst
.sym 48393 basesoc_uart_rx_fifo_do_read
.sym 48396 VexRiscv._zz_190_
.sym 48397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 48398 $abc$38894$n151
.sym 48399 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 48402 VexRiscv._zz_287_[2]
.sym 48403 $abc$38894$n3734
.sym 48404 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48408 VexRiscv._zz_287_[4]
.sym 48409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48410 VexRiscv._zz_287_[0]
.sym 48411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48420 VexRiscv._zz_287_[3]
.sym 48421 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48422 VexRiscv._zz_287_[4]
.sym 48423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 48428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48429 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48432 $abc$38894$n3666_1
.sym 48433 $abc$38894$n2479
.sym 48434 $abc$38894$n3705
.sym 48435 $abc$38894$n3432_1
.sym 48436 $abc$38894$n2450
.sym 48437 clk12_$glb_clk
.sym 48438 VexRiscv.reset_$glb_sr
.sym 48439 $abc$38894$n3414_1
.sym 48440 $abc$38894$n3740
.sym 48441 $abc$38894$n7897
.sym 48442 VexRiscv._zz_287_[4]
.sym 48443 $abc$38894$n5977_1
.sym 48444 $abc$38894$n4328_1
.sym 48445 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 48446 VexRiscv._zz_41_[19]
.sym 48451 $abc$38894$n2287
.sym 48452 basesoc_uart_rx_fifo_consume[0]
.sym 48455 $abc$38894$n2171
.sym 48456 VexRiscv._zz_79_[9]
.sym 48457 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 48458 basesoc_uart_phy_storage[28]
.sym 48463 $abc$38894$n5597_1
.sym 48464 $abc$38894$n5977_1
.sym 48466 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 48467 $abc$38894$n2479
.sym 48469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 48471 VexRiscv.CsrPlugin_hadException
.sym 48472 $abc$38894$n3682_1
.sym 48481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 48482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 48487 $abc$38894$n3729
.sym 48493 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 48498 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48499 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 48500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 48501 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 48502 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 48503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 48504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 48511 VexRiscv.memory_arbitration_isValid
.sym 48514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 48521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 48525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 48532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 48537 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 48538 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 48539 VexRiscv.memory_arbitration_isValid
.sym 48540 $abc$38894$n3729
.sym 48544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 48549 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 48550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 48552 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 48555 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 48559 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 48560 clk12_$glb_clk
.sym 48562 VexRiscv._zz_50_[11]
.sym 48563 VexRiscv.lastStageIsFiring
.sym 48564 VexRiscv.CsrPlugin_hadException
.sym 48565 VexRiscv.CsrPlugin_interrupt_valid
.sym 48566 $abc$38894$n4329_1
.sym 48567 VexRiscv.CsrPlugin_exception
.sym 48568 VexRiscv._zz_50_[8]
.sym 48569 VexRiscv._zz_50_[9]
.sym 48570 VexRiscv._zz_160_
.sym 48574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 48576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 48577 VexRiscv._zz_287_[4]
.sym 48578 VexRiscv._zz_15_
.sym 48579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 48580 VexRiscv._zz_160_
.sym 48581 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 48584 $abc$38894$n5597_1
.sym 48585 $abc$38894$n7897
.sym 48587 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 48589 $abc$38894$n3795_1
.sym 48590 $abc$38894$n5977_1
.sym 48591 $abc$38894$n5597_1
.sym 48596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 48603 VexRiscv._zz_190_
.sym 48605 $abc$38894$n4452
.sym 48606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48613 $abc$38894$n4471
.sym 48615 $abc$38894$n4483
.sym 48617 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 48618 $abc$38894$n4453
.sym 48620 VexRiscv._zz_190_
.sym 48621 $abc$38894$n2479
.sym 48622 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 48623 $abc$38894$n151
.sym 48625 $abc$38894$n4482
.sym 48629 $abc$38894$n4470
.sym 48637 $abc$38894$n4483
.sym 48638 $abc$38894$n4482
.sym 48642 $abc$38894$n4470
.sym 48644 $abc$38894$n4471
.sym 48648 $abc$38894$n151
.sym 48649 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 48650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 48651 VexRiscv._zz_190_
.sym 48672 VexRiscv._zz_190_
.sym 48673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 48674 $abc$38894$n151
.sym 48675 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 48679 $abc$38894$n4452
.sym 48681 $abc$38894$n4453
.sym 48682 $abc$38894$n2479
.sym 48683 clk12_$glb_clk
.sym 48686 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 48687 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 48688 $abc$38894$n4330_1
.sym 48691 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 48694 $abc$38894$n5663_1
.sym 48698 VexRiscv._zz_50_[8]
.sym 48700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 48702 VexRiscv._zz_50_[9]
.sym 48703 VexRiscv._zz_41_[26]
.sym 48706 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 48711 VexRiscv.CsrPlugin_interrupt_valid
.sym 48728 $abc$38894$n2171
.sym 48734 basesoc_dat_w[4]
.sym 48803 basesoc_dat_w[4]
.sym 48805 $abc$38894$n2171
.sym 48806 clk12_$glb_clk
.sym 48807 sys_rst_$glb_sr
.sym 48810 clk12
.sym 48817 VexRiscv._zz_50_[7]
.sym 48818 VexRiscv._zz_50_[7]
.sym 48882 clk12
.sym 48900 clk12
.sym 48908 $abc$38894$n5332_1
.sym 48909 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 48910 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 48912 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 48913 $abc$38894$n5331
.sym 48914 $abc$38894$n5328
.sym 48915 $abc$38894$n5329
.sym 48918 VexRiscv.decode_to_execute_RS2[26]
.sym 48919 $abc$38894$n7897
.sym 48920 VexRiscv.CsrPlugin_hadException
.sym 48923 $abc$38894$n3366
.sym 48924 clk12
.sym 48926 $abc$38894$n6129_1
.sym 48929 $abc$38894$n3649_1
.sym 48932 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 48950 basesoc_uart_phy_rx_busy
.sym 48954 basesoc_uart_phy_rx_bitcount[2]
.sym 48955 basesoc_uart_phy_rx_bitcount[3]
.sym 48959 $abc$38894$n5098_1
.sym 48961 $abc$38894$n2236
.sym 48968 $abc$38894$n6129_1
.sym 48971 basesoc_uart_phy_rx_bitcount[1]
.sym 48972 basesoc_uart_phy_rx_bitcount[0]
.sym 48995 basesoc_uart_phy_rx_bitcount[2]
.sym 48996 basesoc_uart_phy_rx_bitcount[1]
.sym 48997 basesoc_uart_phy_rx_bitcount[0]
.sym 48998 basesoc_uart_phy_rx_bitcount[3]
.sym 49001 basesoc_uart_phy_rx_bitcount[1]
.sym 49002 basesoc_uart_phy_rx_bitcount[0]
.sym 49003 basesoc_uart_phy_rx_bitcount[3]
.sym 49004 basesoc_uart_phy_rx_bitcount[2]
.sym 49013 basesoc_uart_phy_rx_bitcount[1]
.sym 49014 basesoc_uart_phy_rx_busy
.sym 49026 $abc$38894$n6129_1
.sym 49028 $abc$38894$n5098_1
.sym 49029 $abc$38894$n2236
.sym 49030 clk12_$glb_clk
.sym 49031 sys_rst_$glb_sr
.sym 49040 spiflash_bus_dat_r[14]
.sym 49041 spiflash_bus_dat_r[12]
.sym 49042 spiflash_bus_dat_r[13]
.sym 49045 $abc$38894$n6140_1
.sym 49046 $abc$38894$n6140_1
.sym 49047 $abc$38894$n3664_1
.sym 49054 $abc$38894$n3525
.sym 49055 $abc$38894$n4896
.sym 49056 $abc$38894$n3528
.sym 49059 VexRiscv._zz_170_[1]
.sym 49061 $abc$38894$n5098_1
.sym 49064 $abc$38894$n3039
.sym 49077 VexRiscv._zz_129_[2]
.sym 49080 VexRiscv._zz_170_[0]
.sym 49082 spiflash_bus_dat_r[11]
.sym 49084 VexRiscv.decode_to_execute_RS2[10]
.sym 49085 VexRiscv._zz_129_[1]
.sym 49086 VexRiscv._zz_129_[0]
.sym 49089 VexRiscv.decode_to_execute_RS2[16]
.sym 49090 VexRiscv._zz_129_[6]
.sym 49091 $abc$38894$n3525
.sym 49092 VexRiscv.decode_to_execute_RS2[18]
.sym 49114 grant
.sym 49115 $abc$38894$n2119
.sym 49116 basesoc_vexriscv_ibus_adr[0]
.sym 49117 basesoc_vexriscv_ibus_adr[2]
.sym 49118 basesoc_vexriscv_ibus_adr[2]
.sym 49119 basesoc_uart_phy_rx_bitcount[0]
.sym 49120 basesoc_vexriscv_ibus_adr[1]
.sym 49121 $abc$38894$n3368_1
.sym 49122 grant
.sym 49123 grant
.sym 49126 basesoc_uart_phy_rx_busy
.sym 49127 $abc$38894$n3366
.sym 49128 $abc$38894$n3367_1
.sym 49132 $abc$38894$n5242
.sym 49134 $abc$38894$n3530
.sym 49135 basesoc_vexriscv_dbus_adr[2]
.sym 49136 basesoc_uart_phy_uart_clk_rxen
.sym 49137 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 49139 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 49144 $abc$38894$n2124
.sym 49146 grant
.sym 49147 $abc$38894$n3366
.sym 49149 $abc$38894$n3368_1
.sym 49152 grant
.sym 49153 basesoc_vexriscv_dbus_adr[2]
.sym 49154 basesoc_vexriscv_ibus_adr[2]
.sym 49159 $abc$38894$n5242
.sym 49164 basesoc_uart_phy_uart_clk_rxen
.sym 49165 basesoc_uart_phy_rx_bitcount[0]
.sym 49166 $abc$38894$n3530
.sym 49167 basesoc_uart_phy_rx_busy
.sym 49170 $abc$38894$n2124
.sym 49171 $abc$38894$n3368_1
.sym 49172 $abc$38894$n3367_1
.sym 49173 grant
.sym 49176 $abc$38894$n3530
.sym 49177 basesoc_uart_phy_rx_busy
.sym 49178 basesoc_uart_phy_uart_clk_rxen
.sym 49182 $abc$38894$n3367_1
.sym 49183 basesoc_vexriscv_ibus_adr[1]
.sym 49184 basesoc_vexriscv_ibus_adr[2]
.sym 49185 basesoc_vexriscv_ibus_adr[0]
.sym 49188 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 49190 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 49192 $abc$38894$n2119
.sym 49193 clk12_$glb_clk
.sym 49194 VexRiscv.reset_$glb_sr
.sym 49196 basesoc_uart_phy_sink_ready
.sym 49198 $abc$38894$n2197
.sym 49204 spiflash_bus_dat_r[12]
.sym 49206 $abc$38894$n6310_1
.sym 49207 VexRiscv._zz_129_[7]
.sym 49208 array_muxed0[4]
.sym 49209 grant
.sym 49210 basesoc_vexriscv_ibus_adr[0]
.sym 49211 $abc$38894$n2119
.sym 49213 array_muxed0[12]
.sym 49214 basesoc_uart_phy_rx_busy
.sym 49217 slave_sel_r[2]
.sym 49218 grant
.sym 49219 $abc$38894$n5098_1
.sym 49220 $abc$38894$n4207_1
.sym 49223 spiflash_bus_dat_r[14]
.sym 49224 $abc$38894$n3624_1
.sym 49226 $abc$38894$n2360
.sym 49227 VexRiscv.decode_to_execute_RS2[23]
.sym 49229 $abc$38894$n3861_1
.sym 49230 basesoc_uart_phy_sink_ready
.sym 49236 VexRiscv.decode_to_execute_RS2[8]
.sym 49237 VexRiscv.decode_to_execute_RS2[9]
.sym 49238 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 49240 VexRiscv.decode_to_execute_RS2[17]
.sym 49241 $abc$38894$n3782
.sym 49242 $abc$38894$n3785_1
.sym 49243 VexRiscv._zz_129_[3]
.sym 49244 VexRiscv._zz_129_[2]
.sym 49245 VexRiscv.decode_to_execute_RS2[19]
.sym 49247 $abc$38894$n3784
.sym 49248 VexRiscv.decode_to_execute_RS2[21]
.sym 49249 VexRiscv._zz_129_[5]
.sym 49250 $abc$38894$n3783_1
.sym 49251 VexRiscv._zz_129_[1]
.sym 49252 VexRiscv._zz_129_[0]
.sym 49253 VexRiscv.decode_to_execute_RS2[20]
.sym 49254 VexRiscv.CsrPlugin_hadException
.sym 49255 VexRiscv.decode_to_execute_RS2[16]
.sym 49256 VexRiscv._zz_129_[6]
.sym 49257 VexRiscv._zz_129_[7]
.sym 49258 VexRiscv.decode_to_execute_RS2[18]
.sym 49260 $abc$38894$n3787_1
.sym 49261 VexRiscv.decode_to_execute_RS2[15]
.sym 49263 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 49264 $abc$38894$n3786
.sym 49266 VexRiscv.decode_to_execute_RS2[14]
.sym 49267 VexRiscv._zz_129_[4]
.sym 49269 VexRiscv._zz_129_[4]
.sym 49270 VexRiscv._zz_129_[2]
.sym 49271 VexRiscv._zz_129_[5]
.sym 49272 VexRiscv._zz_129_[3]
.sym 49276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 49283 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 49287 VexRiscv.decode_to_execute_RS2[14]
.sym 49288 VexRiscv.decode_to_execute_RS2[17]
.sym 49289 VexRiscv.decode_to_execute_RS2[16]
.sym 49290 VexRiscv.decode_to_execute_RS2[15]
.sym 49293 VexRiscv._zz_129_[6]
.sym 49294 VexRiscv.decode_to_execute_RS2[9]
.sym 49295 VexRiscv.decode_to_execute_RS2[8]
.sym 49296 VexRiscv._zz_129_[7]
.sym 49299 $abc$38894$n3786
.sym 49300 $abc$38894$n3784
.sym 49301 $abc$38894$n3783_1
.sym 49302 $abc$38894$n3785_1
.sym 49305 VexRiscv.decode_to_execute_RS2[19]
.sym 49306 VexRiscv.decode_to_execute_RS2[20]
.sym 49307 VexRiscv.decode_to_execute_RS2[18]
.sym 49308 VexRiscv.decode_to_execute_RS2[21]
.sym 49311 $abc$38894$n3782
.sym 49312 VexRiscv._zz_129_[1]
.sym 49313 $abc$38894$n3787_1
.sym 49314 VexRiscv._zz_129_[0]
.sym 49315 VexRiscv.CsrPlugin_hadException
.sym 49316 clk12_$glb_clk
.sym 49319 $abc$38894$n4363_1
.sym 49322 VexRiscv.CsrPlugin_mepc[5]
.sym 49323 VexRiscv.CsrPlugin_mepc[0]
.sym 49324 $abc$38894$n4307_1
.sym 49328 VexRiscv.decode_to_execute_RS2[29]
.sym 49329 VexRiscv._zz_41_[23]
.sym 49330 VexRiscv.decode_to_execute_RS2[8]
.sym 49331 $abc$38894$n5582_1
.sym 49332 VexRiscv.CsrPlugin_hadException
.sym 49335 $abc$38894$n2182
.sym 49336 $abc$38894$n4186
.sym 49337 basesoc_vexriscv_ibus_adr[1]
.sym 49338 spram_wren0
.sym 49339 array_muxed0[2]
.sym 49340 $abc$38894$n5626
.sym 49341 VexRiscv.decode_to_execute_RS2[19]
.sym 49342 VexRiscv.decode_to_execute_RS2[10]
.sym 49345 VexRiscv._zz_41_[31]
.sym 49346 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 49347 $abc$38894$n4186
.sym 49350 VexRiscv.decode_to_execute_RS2[27]
.sym 49351 VexRiscv.decode_to_execute_RS2[28]
.sym 49352 $abc$38894$n5606_1
.sym 49353 VexRiscv._zz_129_[4]
.sym 49359 VexRiscv.decode_to_execute_RS2[11]
.sym 49360 VexRiscv.decode_to_execute_RS2[10]
.sym 49361 VexRiscv.decode_to_execute_RS2[22]
.sym 49364 VexRiscv.decode_to_execute_RS2[31]
.sym 49365 VexRiscv.decode_to_execute_RS2[24]
.sym 49367 $abc$38894$n3789_1
.sym 49368 VexRiscv._zz_170_[1]
.sym 49369 VexRiscv._zz_41_[31]
.sym 49370 VexRiscv.decode_to_execute_RS2[30]
.sym 49371 VexRiscv.decode_to_execute_RS2[12]
.sym 49373 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 49374 $abc$38894$n3781_1
.sym 49375 VexRiscv.decode_to_execute_RS2[28]
.sym 49376 VexRiscv.decode_to_execute_RS2[27]
.sym 49377 $abc$38894$n149
.sym 49380 VexRiscv.decode_to_execute_RS2[26]
.sym 49381 VexRiscv.decode_to_execute_RS2[29]
.sym 49382 VexRiscv._zz_41_[5]
.sym 49383 VexRiscv._zz_41_[23]
.sym 49384 $abc$38894$n3788
.sym 49385 $abc$38894$n3790
.sym 49386 VexRiscv.decode_to_execute_RS2[13]
.sym 49387 VexRiscv.decode_to_execute_RS2[23]
.sym 49389 VexRiscv.decode_to_execute_RS2[25]
.sym 49392 VexRiscv.decode_to_execute_RS2[29]
.sym 49393 VexRiscv.decode_to_execute_RS2[27]
.sym 49394 VexRiscv.decode_to_execute_RS2[28]
.sym 49395 VexRiscv.decode_to_execute_RS2[26]
.sym 49398 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 49399 VexRiscv._zz_170_[1]
.sym 49400 VexRiscv.decode_to_execute_RS2[31]
.sym 49401 VexRiscv.decode_to_execute_RS2[30]
.sym 49404 VexRiscv.decode_to_execute_RS2[22]
.sym 49405 VexRiscv.decode_to_execute_RS2[25]
.sym 49406 VexRiscv.decode_to_execute_RS2[24]
.sym 49407 VexRiscv.decode_to_execute_RS2[23]
.sym 49412 VexRiscv._zz_41_[23]
.sym 49416 $abc$38894$n3788
.sym 49417 $abc$38894$n3789_1
.sym 49418 $abc$38894$n3781_1
.sym 49419 $abc$38894$n3790
.sym 49424 VexRiscv._zz_41_[31]
.sym 49428 VexRiscv.decode_to_execute_RS2[11]
.sym 49429 VexRiscv.decode_to_execute_RS2[10]
.sym 49430 VexRiscv.decode_to_execute_RS2[13]
.sym 49431 VexRiscv.decode_to_execute_RS2[12]
.sym 49434 VexRiscv._zz_41_[5]
.sym 49438 $abc$38894$n149
.sym 49439 clk12_$glb_clk
.sym 49441 basesoc_uart_phy_tx_busy
.sym 49442 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 49443 $abc$38894$n5725
.sym 49444 $abc$38894$n6405_1
.sym 49445 $abc$38894$n5609_1
.sym 49446 $abc$38894$n4221_1
.sym 49447 $abc$38894$n5607_1
.sym 49448 $abc$38894$n5723_1
.sym 49449 $abc$38894$n3780
.sym 49451 $abc$38894$n3365_1
.sym 49452 $abc$38894$n3780
.sym 49453 VexRiscv.decode_to_execute_RS2[11]
.sym 49455 $abc$38894$n7897
.sym 49456 VexRiscv.decode_to_execute_RS2[30]
.sym 49458 VexRiscv._zz_170_[0]
.sym 49460 VexRiscv.decode_to_execute_RS2[31]
.sym 49461 array_muxed0[10]
.sym 49462 $abc$38894$n3884
.sym 49464 $abc$38894$n4353_1
.sym 49465 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 49466 VexRiscv._zz_170_[0]
.sym 49468 VexRiscv._zz_41_[5]
.sym 49470 VexRiscv._zz_129_[2]
.sym 49471 VexRiscv._zz_129_[1]
.sym 49472 $abc$38894$n3637_1
.sym 49473 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 49474 VexRiscv._zz_286_[1]
.sym 49475 VexRiscv.decode_to_execute_RS2[25]
.sym 49476 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 49482 VexRiscv._zz_170_[0]
.sym 49485 $abc$38894$n4241_1
.sym 49487 $abc$38894$n5582_1
.sym 49489 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 49491 VexRiscv._zz_170_[1]
.sym 49492 $abc$38894$n6403_1
.sym 49493 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 49494 grant
.sym 49497 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 49498 basesoc_vexriscv_dbus_we
.sym 49500 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 49501 $abc$38894$n4244_1
.sym 49503 VexRiscv._zz_151_[11]
.sym 49506 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 49507 $abc$38894$n4243_1
.sym 49508 $abc$38894$n4242_1
.sym 49509 $abc$38894$n7897
.sym 49511 $abc$38894$n5580_1
.sym 49515 basesoc_vexriscv_dbus_we
.sym 49516 grant
.sym 49524 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 49528 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 49533 $abc$38894$n4244_1
.sym 49535 $abc$38894$n4242_1
.sym 49536 $abc$38894$n4243_1
.sym 49542 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 49545 $abc$38894$n5582_1
.sym 49546 $abc$38894$n5580_1
.sym 49547 $abc$38894$n6403_1
.sym 49548 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 49553 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 49557 $abc$38894$n4241_1
.sym 49558 VexRiscv._zz_170_[0]
.sym 49559 VexRiscv._zz_151_[11]
.sym 49560 VexRiscv._zz_170_[1]
.sym 49561 $abc$38894$n7897
.sym 49562 clk12_$glb_clk
.sym 49564 VexRiscv._zz_36_[25]
.sym 49565 $abc$38894$n4243_1
.sym 49566 basesoc_counter[0]
.sym 49567 VexRiscv._zz_36_[5]
.sym 49568 $abc$38894$n5853_1
.sym 49569 $abc$38894$n5851_1
.sym 49570 basesoc_counter[1]
.sym 49571 VexRiscv._zz_36_[1]
.sym 49574 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 49575 VexRiscv._zz_41_[1]
.sym 49576 basesoc_dat_w[2]
.sym 49577 VexRiscv._zz_170_[1]
.sym 49578 basesoc_uart_phy_uart_clk_rxen
.sym 49580 $abc$38894$n4896
.sym 49582 VexRiscv._zz_47_[1]
.sym 49583 $abc$38894$n5582_1
.sym 49585 $abc$38894$n3530
.sym 49586 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 49587 VexRiscv.decode_to_execute_RS2[20]
.sym 49588 VexRiscv._zz_151_[22]
.sym 49589 VexRiscv._zz_151_[11]
.sym 49590 VexRiscv.decode_to_execute_RS2[18]
.sym 49592 $abc$38894$n5661_1
.sym 49593 $abc$38894$n3646_1
.sym 49594 VexRiscv._zz_286_[2]
.sym 49595 $abc$38894$n3646_1
.sym 49596 $abc$38894$n5580_1
.sym 49598 $abc$38894$n5585_1
.sym 49599 VexRiscv._zz_129_[6]
.sym 49605 $abc$38894$n5098_1
.sym 49606 $abc$38894$n6466_1
.sym 49607 $abc$38894$n3639_1
.sym 49608 $abc$38894$n3638_1
.sym 49609 $abc$38894$n3646_1
.sym 49610 VexRiscv._zz_286_[4]
.sym 49611 $abc$38894$n3640_1
.sym 49612 VexRiscv._zz_286_[2]
.sym 49613 $abc$38894$n2159
.sym 49614 $abc$38894$n3365_1
.sym 49617 VexRiscv._zz_286_[8]
.sym 49618 VexRiscv._zz_49_[1]
.sym 49619 VexRiscv._zz_151_[1]
.sym 49620 VexRiscv._zz_286_[5]
.sym 49621 $abc$38894$n6310_1
.sym 49623 VexRiscv._zz_286_[3]
.sym 49625 VexRiscv._zz_286_[9]
.sym 49626 VexRiscv._zz_49_[0]
.sym 49627 $abc$38894$n5580_1
.sym 49628 VexRiscv._zz_286_[10]
.sym 49630 basesoc_counter[0]
.sym 49631 $abc$38894$n5889
.sym 49632 VexRiscv._zz_286_[6]
.sym 49633 slave_sel[0]
.sym 49635 basesoc_counter[1]
.sym 49638 $abc$38894$n3365_1
.sym 49639 slave_sel[0]
.sym 49640 basesoc_counter[0]
.sym 49641 $abc$38894$n2159
.sym 49644 $abc$38894$n3638_1
.sym 49645 $abc$38894$n3639_1
.sym 49646 VexRiscv._zz_286_[10]
.sym 49647 $abc$38894$n3640_1
.sym 49650 VexRiscv._zz_49_[1]
.sym 49651 VexRiscv._zz_49_[0]
.sym 49652 $abc$38894$n6310_1
.sym 49653 VexRiscv._zz_151_[1]
.sym 49656 VexRiscv._zz_286_[4]
.sym 49657 VexRiscv._zz_286_[5]
.sym 49659 VexRiscv._zz_286_[6]
.sym 49662 $abc$38894$n3639_1
.sym 49664 $abc$38894$n3640_1
.sym 49665 $abc$38894$n3638_1
.sym 49668 basesoc_counter[1]
.sym 49669 $abc$38894$n5098_1
.sym 49671 basesoc_counter[0]
.sym 49674 VexRiscv._zz_286_[3]
.sym 49675 VexRiscv._zz_286_[8]
.sym 49676 VexRiscv._zz_286_[9]
.sym 49677 VexRiscv._zz_286_[2]
.sym 49680 $abc$38894$n5889
.sym 49681 $abc$38894$n5580_1
.sym 49682 $abc$38894$n6466_1
.sym 49683 $abc$38894$n3646_1
.sym 49685 clk12_$glb_clk
.sym 49686 sys_rst_$glb_sr
.sym 49687 VexRiscv.dBus_cmd_payload_wr
.sym 49688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 49689 VexRiscv._zz_199_[25]
.sym 49690 VexRiscv.decode_to_execute_RS2[25]
.sym 49691 VexRiscv._zz_129_[5]
.sym 49692 $abc$38894$n5856_1
.sym 49693 VexRiscv._zz_36_[18]
.sym 49694 VexRiscv.decode_to_execute_RS2[18]
.sym 49697 VexRiscv.decode_to_execute_RS2[26]
.sym 49698 $abc$38894$n7897
.sym 49700 $abc$38894$n3646_1
.sym 49701 $abc$38894$n2409
.sym 49702 $abc$38894$n4278_1
.sym 49703 $abc$38894$n3637_1
.sym 49705 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 49706 $abc$38894$n4241_1
.sym 49707 VexRiscv.decode_to_execute_RS2[14]
.sym 49708 VexRiscv._zz_49_[1]
.sym 49709 $abc$38894$n4190_1
.sym 49711 basesoc_vexriscv_dbus_cyc
.sym 49712 VexRiscv._zz_49_[0]
.sym 49713 VexRiscv._zz_36_[5]
.sym 49714 VexRiscv._zz_47_[0]
.sym 49715 spiflash_bus_dat_r[14]
.sym 49716 VexRiscv._zz_129_[0]
.sym 49717 $abc$38894$n3646_1
.sym 49718 basesoc_uart_phy_sink_ready
.sym 49719 VexRiscv.decode_to_execute_RS2[23]
.sym 49720 $abc$38894$n3861_1
.sym 49721 VexRiscv._zz_47_[1]
.sym 49722 VexRiscv._zz_151_[30]
.sym 49730 $abc$38894$n5694_1
.sym 49734 $abc$38894$n5585_1
.sym 49736 $abc$38894$n5598_1
.sym 49737 basesoc_vexriscv_dbus_cyc
.sym 49738 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 49740 $abc$38894$n5808_1
.sym 49741 $abc$38894$n5807_1
.sym 49742 $abc$38894$n6443_1
.sym 49744 VexRiscv._zz_286_[1]
.sym 49746 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 49747 $abc$38894$n3366
.sym 49749 VexRiscv._zz_286_[7]
.sym 49752 $abc$38894$n5661_1
.sym 49753 $abc$38894$n3646_1
.sym 49754 VexRiscv._zz_152_
.sym 49755 VexRiscv._zz_286_[0]
.sym 49756 grant
.sym 49757 VexRiscv._zz_36_[6]
.sym 49758 $abc$38894$n5786_1
.sym 49759 VexRiscv._zz_36_[9]
.sym 49763 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 49767 $abc$38894$n3366
.sym 49769 grant
.sym 49770 basesoc_vexriscv_dbus_cyc
.sym 49773 VexRiscv._zz_286_[1]
.sym 49774 VexRiscv._zz_286_[7]
.sym 49775 VexRiscv._zz_286_[0]
.sym 49776 VexRiscv._zz_152_
.sym 49779 $abc$38894$n5598_1
.sym 49780 VexRiscv._zz_36_[6]
.sym 49781 $abc$38894$n5661_1
.sym 49785 $abc$38894$n3646_1
.sym 49786 $abc$38894$n6443_1
.sym 49787 $abc$38894$n5807_1
.sym 49791 $abc$38894$n5786_1
.sym 49792 $abc$38894$n5585_1
.sym 49793 $abc$38894$n5808_1
.sym 49797 $abc$38894$n5694_1
.sym 49798 $abc$38894$n5598_1
.sym 49799 VexRiscv._zz_36_[9]
.sym 49803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 49807 $abc$38894$n2429_$glb_ce
.sym 49808 clk12_$glb_clk
.sym 49810 $abc$38894$n3884_1
.sym 49811 $abc$38894$n3910
.sym 49812 basesoc_timer0_reload_storage[8]
.sym 49813 $abc$38894$n3907
.sym 49814 $abc$38894$n6519
.sym 49815 $abc$38894$n6481_1
.sym 49816 $abc$38894$n5864_1
.sym 49817 $abc$38894$n6483_1
.sym 49818 VexRiscv.CsrPlugin_hadException
.sym 49820 VexRiscv._zz_287_[4]
.sym 49821 VexRiscv.CsrPlugin_hadException
.sym 49822 VexRiscv._zz_41_[23]
.sym 49823 VexRiscv.decode_to_execute_RS2[13]
.sym 49824 VexRiscv._zz_47_[1]
.sym 49825 VexRiscv._zz_41_[0]
.sym 49826 $abc$38894$n5694_1
.sym 49827 basesoc_dat_w[3]
.sym 49828 VexRiscv._zz_47_[0]
.sym 49829 VexRiscv.decode_to_execute_RS2[20]
.sym 49830 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 49832 VexRiscv._zz_151_[1]
.sym 49833 VexRiscv._zz_199_[25]
.sym 49834 $abc$38894$n6314_1
.sym 49835 VexRiscv.decode_to_execute_RS2[28]
.sym 49836 VexRiscv._zz_42_[0]
.sym 49837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 49838 VexRiscv.decode_to_execute_RS2[10]
.sym 49839 $abc$38894$n5864_1
.sym 49840 VexRiscv._zz_152_
.sym 49841 VexRiscv._zz_41_[31]
.sym 49842 VexRiscv.decode_to_execute_RS2[27]
.sym 49845 VexRiscv._zz_36_[10]
.sym 49854 VexRiscv.decode_to_execute_RS2[25]
.sym 49856 $abc$38894$n3884_1
.sym 49858 VexRiscv.decode_to_execute_RS2[18]
.sym 49861 $abc$38894$n3649_1
.sym 49862 VexRiscv._zz_129_[6]
.sym 49864 VexRiscv.decode_to_execute_RS2[15]
.sym 49865 VexRiscv.decode_to_execute_RS2[9]
.sym 49867 VexRiscv._zz_286_[9]
.sym 49868 VexRiscv._zz_152_
.sym 49870 VexRiscv._zz_286_[6]
.sym 49874 VexRiscv._zz_42_[0]
.sym 49875 VexRiscv.decode_to_execute_RS2[10]
.sym 49876 VexRiscv._zz_152_
.sym 49878 VexRiscv._zz_42_[1]
.sym 49880 VexRiscv._zz_41_[5]
.sym 49881 VexRiscv.decode_to_execute_RS2[29]
.sym 49882 VexRiscv._zz_286_[10]
.sym 49884 VexRiscv._zz_42_[1]
.sym 49885 VexRiscv._zz_42_[0]
.sym 49886 VexRiscv._zz_286_[10]
.sym 49887 VexRiscv.decode_to_execute_RS2[10]
.sym 49890 VexRiscv.decode_to_execute_RS2[29]
.sym 49891 VexRiscv._zz_152_
.sym 49892 VexRiscv._zz_42_[0]
.sym 49893 VexRiscv._zz_42_[1]
.sym 49896 VexRiscv._zz_152_
.sym 49897 VexRiscv.decode_to_execute_RS2[18]
.sym 49898 VexRiscv._zz_42_[1]
.sym 49899 VexRiscv._zz_42_[0]
.sym 49902 VexRiscv._zz_42_[0]
.sym 49903 VexRiscv._zz_42_[1]
.sym 49904 VexRiscv.decode_to_execute_RS2[9]
.sym 49905 VexRiscv._zz_286_[9]
.sym 49908 VexRiscv._zz_129_[6]
.sym 49909 VexRiscv._zz_286_[6]
.sym 49910 VexRiscv._zz_42_[1]
.sym 49911 VexRiscv._zz_42_[0]
.sym 49914 VexRiscv._zz_152_
.sym 49915 VexRiscv._zz_42_[1]
.sym 49916 VexRiscv._zz_42_[0]
.sym 49917 VexRiscv.decode_to_execute_RS2[15]
.sym 49920 VexRiscv._zz_152_
.sym 49921 VexRiscv._zz_42_[0]
.sym 49922 VexRiscv._zz_42_[1]
.sym 49923 VexRiscv.decode_to_execute_RS2[25]
.sym 49926 $abc$38894$n3649_1
.sym 49927 VexRiscv._zz_41_[5]
.sym 49928 $abc$38894$n3884_1
.sym 49933 VexRiscv.decode_to_execute_RS2[10]
.sym 49934 VexRiscv._zz_152_
.sym 49935 VexRiscv._zz_129_[0]
.sym 49936 VexRiscv._zz_42_[1]
.sym 49937 $abc$38894$n3861_1
.sym 49938 $abc$38894$n3819_1
.sym 49939 $abc$38894$n3906_1
.sym 49940 VexRiscv._zz_42_[0]
.sym 49943 VexRiscv._zz_41_[2]
.sym 49944 $abc$38894$n3646_1
.sym 49945 $abc$38894$n5580_1
.sym 49947 $abc$38894$n5580_1
.sym 49948 $abc$38894$n4353_1
.sym 49949 $abc$38894$n3827_1
.sym 49950 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 49951 VexRiscv._zz_41_[11]
.sym 49952 VexRiscv.decode_to_execute_RS2[11]
.sym 49953 $abc$38894$n2313
.sym 49955 VexRiscv.decode_to_execute_RS2[12]
.sym 49956 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 49957 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 49958 VexRiscv._zz_286_[1]
.sym 49959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 49960 $abc$38894$n6312_1
.sym 49961 $abc$38894$n5598_1
.sym 49962 VexRiscv._zz_129_[1]
.sym 49963 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 49964 VexRiscv._zz_42_[0]
.sym 49965 $abc$38894$n3804
.sym 49966 VexRiscv._zz_129_[2]
.sym 49968 VexRiscv._zz_152_
.sym 49974 VexRiscv._zz_36_[15]
.sym 49975 $abc$38894$n3910
.sym 49977 VexRiscv.decode_to_execute_RS2[24]
.sym 49980 VexRiscv._zz_292_
.sym 49983 VexRiscv._zz_286_[0]
.sym 49985 VexRiscv._zz_286_[3]
.sym 49987 $abc$38894$n5598_1
.sym 49991 VexRiscv.decode_to_execute_RS2[14]
.sym 49993 VexRiscv._zz_42_[1]
.sym 49995 VexRiscv._zz_41_[3]
.sym 49997 VexRiscv._zz_42_[0]
.sym 49999 VexRiscv._zz_152_
.sym 50000 VexRiscv.decode_to_execute_RS2[17]
.sym 50003 VexRiscv._zz_41_[0]
.sym 50004 $abc$38894$n5764
.sym 50005 VexRiscv._zz_42_[0]
.sym 50007 VexRiscv._zz_152_
.sym 50008 VexRiscv._zz_42_[1]
.sym 50009 VexRiscv._zz_42_[0]
.sym 50010 VexRiscv.decode_to_execute_RS2[14]
.sym 50013 VexRiscv._zz_41_[3]
.sym 50014 VexRiscv._zz_286_[3]
.sym 50015 VexRiscv._zz_42_[1]
.sym 50016 VexRiscv._zz_42_[0]
.sym 50020 VexRiscv._zz_42_[1]
.sym 50021 VexRiscv._zz_42_[0]
.sym 50025 VexRiscv._zz_42_[1]
.sym 50026 VexRiscv._zz_286_[0]
.sym 50027 VexRiscv._zz_42_[0]
.sym 50028 VexRiscv._zz_41_[0]
.sym 50031 VexRiscv._zz_152_
.sym 50032 VexRiscv.decode_to_execute_RS2[24]
.sym 50033 VexRiscv._zz_42_[0]
.sym 50034 VexRiscv._zz_42_[1]
.sym 50038 VexRiscv._zz_36_[15]
.sym 50039 $abc$38894$n5764
.sym 50040 $abc$38894$n5598_1
.sym 50043 VexRiscv._zz_292_
.sym 50044 $abc$38894$n3910
.sym 50049 VexRiscv.decode_to_execute_RS2[17]
.sym 50050 VexRiscv._zz_152_
.sym 50051 VexRiscv._zz_42_[1]
.sym 50052 VexRiscv._zz_42_[0]
.sym 50053 $abc$38894$n2429_$glb_ce
.sym 50054 clk12_$glb_clk
.sym 50056 $abc$38894$n3835_1
.sym 50057 $abc$38894$n3828
.sym 50058 $abc$38894$n3898
.sym 50059 $abc$38894$n3867_1
.sym 50060 $abc$38894$n3845
.sym 50061 $abc$38894$n3809_1
.sym 50062 $abc$38894$n6311_1
.sym 50063 $abc$38894$n6309_1
.sym 50066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 50067 clk12
.sym 50068 $abc$38894$n3872_1
.sym 50069 VexRiscv._zz_170_[1]
.sym 50070 VexRiscv.decode_to_execute_RS2[15]
.sym 50071 basesoc_vexriscv_dbus_adr[20]
.sym 50072 VexRiscv.lastStagePc[7]
.sym 50073 $abc$38894$n6167_1
.sym 50074 $abc$38894$n3649_1
.sym 50075 VexRiscv.decode_to_execute_RS2[10]
.sym 50076 $abc$38894$n5586_1
.sym 50077 VexRiscv._zz_152_
.sym 50078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 50079 VexRiscv.decode_to_execute_RS2[30]
.sym 50080 $abc$38894$n3646_1
.sym 50081 VexRiscv._zz_151_[11]
.sym 50082 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 50083 $abc$38894$n3809_1
.sym 50084 VexRiscv._zz_151_[22]
.sym 50085 VexRiscv._zz_41_[22]
.sym 50086 VexRiscv._zz_151_[28]
.sym 50087 $abc$38894$n5775_1
.sym 50088 $abc$38894$n5661_1
.sym 50089 VexRiscv._zz_129_[4]
.sym 50090 VexRiscv._zz_286_[2]
.sym 50091 $abc$38894$n3828
.sym 50098 VexRiscv._zz_152_
.sym 50099 VexRiscv._zz_129_[0]
.sym 50100 $abc$38894$n6313_1
.sym 50104 VexRiscv._zz_42_[0]
.sym 50105 VexRiscv._zz_287_[2]
.sym 50106 VexRiscv._zz_152_
.sym 50107 VexRiscv._zz_286_[4]
.sym 50108 VexRiscv._zz_42_[1]
.sym 50112 VexRiscv._zz_41_[4]
.sym 50113 VexRiscv._zz_286_[8]
.sym 50114 VexRiscv.decode_to_execute_RS2[26]
.sym 50115 VexRiscv._zz_287_[0]
.sym 50117 VexRiscv.decode_to_execute_RS2[27]
.sym 50119 $abc$38894$n6311_1
.sym 50120 VexRiscv.decode_to_execute_RS2[8]
.sym 50122 VexRiscv._zz_129_[1]
.sym 50123 VexRiscv._zz_286_[7]
.sym 50124 VexRiscv._zz_42_[0]
.sym 50125 VexRiscv._zz_287_[1]
.sym 50126 VexRiscv._zz_129_[2]
.sym 50127 VexRiscv._zz_129_[7]
.sym 50128 $abc$38894$n6309_1
.sym 50130 VexRiscv._zz_129_[0]
.sym 50131 $abc$38894$n6313_1
.sym 50132 VexRiscv._zz_287_[0]
.sym 50133 VexRiscv._zz_42_[0]
.sym 50136 VexRiscv._zz_42_[0]
.sym 50137 VexRiscv._zz_42_[1]
.sym 50138 VexRiscv.decode_to_execute_RS2[8]
.sym 50139 VexRiscv._zz_286_[8]
.sym 50142 VexRiscv._zz_42_[0]
.sym 50143 VexRiscv._zz_129_[7]
.sym 50144 VexRiscv._zz_42_[1]
.sym 50145 VexRiscv._zz_286_[7]
.sym 50148 VexRiscv._zz_42_[0]
.sym 50149 VexRiscv._zz_42_[1]
.sym 50150 VexRiscv._zz_286_[4]
.sym 50151 VexRiscv._zz_41_[4]
.sym 50154 VexRiscv._zz_129_[1]
.sym 50155 VexRiscv._zz_287_[1]
.sym 50156 $abc$38894$n6309_1
.sym 50157 VexRiscv._zz_42_[0]
.sym 50160 VexRiscv._zz_152_
.sym 50161 VexRiscv.decode_to_execute_RS2[27]
.sym 50162 VexRiscv._zz_42_[0]
.sym 50163 VexRiscv._zz_42_[1]
.sym 50166 VexRiscv._zz_42_[1]
.sym 50167 VexRiscv.decode_to_execute_RS2[26]
.sym 50168 VexRiscv._zz_152_
.sym 50169 VexRiscv._zz_42_[0]
.sym 50172 VexRiscv._zz_287_[2]
.sym 50173 VexRiscv._zz_129_[2]
.sym 50174 VexRiscv._zz_42_[0]
.sym 50175 $abc$38894$n6311_1
.sym 50179 VexRiscv._zz_286_[1]
.sym 50180 VexRiscv.decode_to_execute_RS2[16]
.sym 50181 VexRiscv._zz_129_[1]
.sym 50182 VexRiscv._zz_286_[2]
.sym 50183 VexRiscv._zz_129_[2]
.sym 50184 VexRiscv._zz_41_[20]
.sym 50185 VexRiscv.decode_to_execute_RS2[13]
.sym 50186 VexRiscv.decode_to_execute_RS2[8]
.sym 50187 VexRiscv._zz_199_[30]
.sym 50188 sys_rst
.sym 50189 $abc$38894$n6129_1
.sym 50190 VexRiscv._zz_199_[30]
.sym 50191 $abc$38894$n5965_1
.sym 50192 VexRiscv._zz_47_[1]
.sym 50193 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50194 VexRiscv._zz_32_[1]
.sym 50195 VexRiscv._zz_47_[0]
.sym 50196 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50197 VexRiscv._zz_199_[30]
.sym 50198 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 50199 VexRiscv._zz_47_[0]
.sym 50200 $abc$38894$n5963_1
.sym 50201 VexRiscv._zz_41_[12]
.sym 50202 $abc$38894$n3898
.sym 50203 spiflash_bus_dat_r[14]
.sym 50204 VexRiscv._zz_49_[0]
.sym 50205 $abc$38894$n3867_1
.sym 50206 VexRiscv._zz_36_[16]
.sym 50207 $abc$38894$n3845
.sym 50208 $abc$38894$n3646_1
.sym 50209 VexRiscv._zz_151_[30]
.sym 50210 VexRiscv._zz_199_[23]
.sym 50211 basesoc_uart_phy_sink_ready
.sym 50212 VexRiscv._zz_199_[31]
.sym 50213 VexRiscv._zz_36_[5]
.sym 50214 basesoc_vexriscv_dbus_cyc
.sym 50222 $abc$38894$n3805_1
.sym 50223 $abc$38894$n6317_1
.sym 50224 $abc$38894$n6310_1
.sym 50227 $abc$38894$n6312_1
.sym 50228 $abc$38894$n6314_1
.sym 50231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50233 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 50234 VexRiscv._zz_42_[0]
.sym 50240 VexRiscv._zz_129_[4]
.sym 50242 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 50244 $abc$38894$n3649_1
.sym 50245 VexRiscv._zz_287_[4]
.sym 50247 $abc$38894$n6316_1
.sym 50248 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50249 VexRiscv._zz_41_[7]
.sym 50250 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 50253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 50267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 50271 VexRiscv._zz_42_[0]
.sym 50272 VexRiscv._zz_129_[4]
.sym 50273 $abc$38894$n6317_1
.sym 50274 VexRiscv._zz_287_[4]
.sym 50277 $abc$38894$n3805_1
.sym 50278 $abc$38894$n3649_1
.sym 50279 VexRiscv._zz_41_[7]
.sym 50283 $abc$38894$n6314_1
.sym 50284 $abc$38894$n6316_1
.sym 50285 $abc$38894$n6312_1
.sym 50286 $abc$38894$n6310_1
.sym 50290 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 50295 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 50299 $abc$38894$n2429_$glb_ce
.sym 50300 clk12_$glb_clk
.sym 50302 VexRiscv._zz_199_[13]
.sym 50303 VexRiscv._zz_36_[13]
.sym 50304 VexRiscv._zz_41_[22]
.sym 50305 VexRiscv._zz_41_[28]
.sym 50306 VexRiscv._zz_129_[4]
.sym 50307 VexRiscv._zz_41_[7]
.sym 50308 VexRiscv._zz_41_[16]
.sym 50309 $abc$38894$n6479_1
.sym 50312 VexRiscv._zz_41_[19]
.sym 50314 $abc$38894$n6016_1
.sym 50315 VexRiscv.decode_to_execute_RS2[13]
.sym 50316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 50317 VexRiscv._zz_193_[3]
.sym 50318 $abc$38894$n5771_1
.sym 50319 VexRiscv.decode_to_execute_RS2[8]
.sym 50320 VexRiscv._zz_193_[0]
.sym 50321 VexRiscv._zz_286_[1]
.sym 50322 VexRiscv._zz_170_[0]
.sym 50323 VexRiscv._zz_199_[22]
.sym 50325 VexRiscv._zz_129_[1]
.sym 50326 VexRiscv._zz_151_[21]
.sym 50327 $abc$38894$n6036_1
.sym 50328 $abc$38894$n3841
.sym 50329 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 50330 VexRiscv._zz_151_[31]
.sym 50331 $abc$38894$n6000_1
.sym 50332 VexRiscv._zz_41_[20]
.sym 50333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 50334 VexRiscv.decode_to_execute_RS2[27]
.sym 50335 VexRiscv._zz_199_[13]
.sym 50336 VexRiscv._zz_41_[21]
.sym 50337 VexRiscv._zz_41_[31]
.sym 50343 VexRiscv._zz_286_[1]
.sym 50345 $abc$38894$n3842_1
.sym 50346 VexRiscv._zz_286_[2]
.sym 50348 $abc$38894$n3647_1
.sym 50350 VexRiscv._zz_199_[21]
.sym 50351 $abc$38894$n3827_1
.sym 50352 $abc$38894$n3649_1
.sym 50354 $abc$38894$n6318_1
.sym 50356 VexRiscv._zz_199_[28]
.sym 50357 $abc$38894$n6167_1
.sym 50359 VexRiscv._zz_44_[0]
.sym 50361 $abc$38894$n6140_1
.sym 50363 spiflash_bus_dat_r[14]
.sym 50364 VexRiscv._zz_44_[1]
.sym 50365 VexRiscv._zz_41_[19]
.sym 50367 VexRiscv._zz_286_[8]
.sym 50369 VexRiscv._zz_199_[22]
.sym 50370 $abc$38894$n3664_1
.sym 50371 slave_sel_r[1]
.sym 50372 VexRiscv._zz_44_[1]
.sym 50373 VexRiscv._zz_41_[16]
.sym 50374 $abc$38894$n6141_1
.sym 50376 $abc$38894$n3664_1
.sym 50378 $abc$38894$n6318_1
.sym 50379 $abc$38894$n3647_1
.sym 50383 $abc$38894$n6140_1
.sym 50385 $abc$38894$n6141_1
.sym 50388 VexRiscv._zz_44_[0]
.sym 50389 VexRiscv._zz_286_[2]
.sym 50390 VexRiscv._zz_44_[1]
.sym 50391 VexRiscv._zz_199_[22]
.sym 50394 VexRiscv._zz_286_[8]
.sym 50395 VexRiscv._zz_199_[28]
.sym 50396 VexRiscv._zz_44_[1]
.sym 50397 VexRiscv._zz_44_[0]
.sym 50400 VexRiscv._zz_44_[0]
.sym 50401 VexRiscv._zz_44_[1]
.sym 50402 VexRiscv._zz_286_[1]
.sym 50403 VexRiscv._zz_199_[21]
.sym 50406 VexRiscv._zz_41_[16]
.sym 50407 $abc$38894$n3842_1
.sym 50409 $abc$38894$n3649_1
.sym 50413 slave_sel_r[1]
.sym 50414 spiflash_bus_dat_r[14]
.sym 50415 $abc$38894$n6167_1
.sym 50418 $abc$38894$n3827_1
.sym 50419 VexRiscv._zz_41_[19]
.sym 50421 $abc$38894$n3649_1
.sym 50423 clk12_$glb_clk
.sym 50424 $abc$38894$n147_$glb_sr
.sym 50425 basesoc_uart_phy_storage[8]
.sym 50426 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 50427 $abc$38894$n5745_1
.sym 50428 $abc$38894$n5999
.sym 50429 $abc$38894$n5866_1
.sym 50430 $abc$38894$n6432
.sym 50431 $abc$38894$n6431
.sym 50432 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 50435 VexRiscv._zz_199_[26]
.sym 50436 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 50437 VexRiscv._zz_36_[4]
.sym 50438 VexRiscv._zz_151_[26]
.sym 50440 basesoc_uart_phy_storage[0]
.sym 50441 basesoc_we
.sym 50442 $abc$38894$n2171
.sym 50443 VexRiscv._zz_49_[0]
.sym 50444 VexRiscv._zz_199_[28]
.sym 50445 $abc$38894$n5764
.sym 50446 VexRiscv._zz_199_[21]
.sym 50447 VexRiscv._zz_151_[21]
.sym 50448 VexRiscv._zz_199_[11]
.sym 50449 VexRiscv._zz_41_[22]
.sym 50450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50451 $abc$38894$n5978_1
.sym 50452 $abc$38894$n5598_1
.sym 50453 $abc$38894$n4251_1
.sym 50454 VexRiscv._zz_151_[21]
.sym 50455 VexRiscv._zz_41_[7]
.sym 50456 VexRiscv._zz_151_[16]
.sym 50457 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 50458 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 50459 $abc$38894$n5580_1
.sym 50460 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 50467 $abc$38894$n3840_1
.sym 50468 VexRiscv._zz_41_[22]
.sym 50470 VexRiscv._zz_286_[10]
.sym 50473 VexRiscv._zz_199_[30]
.sym 50475 VexRiscv._zz_36_[13]
.sym 50476 $abc$38894$n3839
.sym 50477 VexRiscv._zz_47_[0]
.sym 50478 $abc$38894$n3649_1
.sym 50479 $abc$38894$n3841
.sym 50480 VexRiscv._zz_151_[16]
.sym 50481 VexRiscv._zz_36_[2]
.sym 50482 VexRiscv._zz_44_[1]
.sym 50484 $abc$38894$n149
.sym 50486 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 50487 $abc$38894$n6477_1
.sym 50489 VexRiscv._zz_44_[0]
.sym 50490 VexRiscv._zz_151_[31]
.sym 50493 VexRiscv._zz_41_[26]
.sym 50494 VexRiscv._zz_47_[1]
.sym 50495 VexRiscv._zz_151_[26]
.sym 50496 VexRiscv.execute_LightShifterPlugin_isActive
.sym 50497 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 50499 VexRiscv._zz_41_[22]
.sym 50506 VexRiscv._zz_36_[2]
.sym 50512 $abc$38894$n3840_1
.sym 50513 VexRiscv._zz_41_[26]
.sym 50514 $abc$38894$n3649_1
.sym 50517 VexRiscv._zz_44_[0]
.sym 50518 VexRiscv._zz_286_[10]
.sym 50519 VexRiscv._zz_199_[30]
.sym 50520 VexRiscv._zz_44_[1]
.sym 50525 VexRiscv._zz_36_[13]
.sym 50529 $abc$38894$n6477_1
.sym 50530 VexRiscv._zz_47_[0]
.sym 50531 VexRiscv._zz_47_[1]
.sym 50532 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 50535 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 50536 VexRiscv.execute_LightShifterPlugin_isActive
.sym 50538 VexRiscv._zz_151_[31]
.sym 50541 $abc$38894$n3839
.sym 50542 VexRiscv._zz_151_[26]
.sym 50543 VexRiscv._zz_151_[16]
.sym 50544 $abc$38894$n3841
.sym 50545 $abc$38894$n149
.sym 50546 clk12_$glb_clk
.sym 50548 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 50549 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 50550 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 50551 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 50552 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 50553 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 50554 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 50555 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 50560 $abc$38894$n5582_1
.sym 50561 $abc$38894$n88
.sym 50562 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 50563 basesoc_uart_phy_storage[3]
.sym 50564 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 50565 basesoc_uart_phy_storage[4]
.sym 50566 VexRiscv._zz_321_[27]
.sym 50567 basesoc_uart_phy_rx_busy
.sym 50568 VexRiscv._zz_151_[30]
.sym 50570 $abc$38894$n5920
.sym 50571 VexRiscv._zz_151_[24]
.sym 50572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 50573 $abc$38894$n6080_1
.sym 50574 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 50575 VexRiscv._zz_286_[2]
.sym 50576 basesoc_uart_phy_storage[0]
.sym 50577 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 50578 $abc$38894$n100
.sym 50579 $abc$38894$n5661_1
.sym 50580 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 50581 $abc$38894$n94
.sym 50582 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 50583 $abc$38894$n5930_1
.sym 50589 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 50590 VexRiscv._zz_49_[1]
.sym 50591 $abc$38894$n3839
.sym 50592 VexRiscv._zz_199_[1]
.sym 50594 VexRiscv._zz_151_[16]
.sym 50595 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 50597 VexRiscv._zz_286_[1]
.sym 50598 $abc$38894$n5905_1
.sym 50599 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 50600 $abc$38894$n3841
.sym 50603 VexRiscv._zz_36_[29]
.sym 50604 VexRiscv._zz_36_[27]
.sym 50607 $abc$38894$n5930_1
.sym 50608 $abc$38894$n6327_1
.sym 50611 VexRiscv._zz_49_[0]
.sym 50612 $abc$38894$n5598_1
.sym 50614 VexRiscv._zz_32_[1]
.sym 50615 VexRiscv._zz_151_[26]
.sym 50618 $abc$38894$n5582_1
.sym 50620 VexRiscv._zz_32_[0]
.sym 50622 $abc$38894$n3839
.sym 50623 VexRiscv._zz_49_[1]
.sym 50624 VexRiscv._zz_49_[0]
.sym 50625 VexRiscv._zz_151_[26]
.sym 50628 $abc$38894$n5598_1
.sym 50630 VexRiscv._zz_36_[29]
.sym 50631 $abc$38894$n5930_1
.sym 50634 VexRiscv._zz_32_[1]
.sym 50635 $abc$38894$n6327_1
.sym 50636 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 50640 VexRiscv._zz_199_[1]
.sym 50641 VexRiscv._zz_32_[0]
.sym 50642 VexRiscv._zz_286_[1]
.sym 50646 VexRiscv._zz_36_[27]
.sym 50647 $abc$38894$n5598_1
.sym 50648 $abc$38894$n5905_1
.sym 50652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 50658 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 50660 $abc$38894$n5582_1
.sym 50664 VexRiscv._zz_49_[1]
.sym 50665 $abc$38894$n3841
.sym 50666 VexRiscv._zz_151_[16]
.sym 50667 VexRiscv._zz_49_[0]
.sym 50668 $abc$38894$n2429_$glb_ce
.sym 50669 clk12_$glb_clk
.sym 50671 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 50672 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 50673 basesoc_uart_phy_storage[18]
.sym 50674 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 50675 basesoc_uart_phy_storage[22]
.sym 50676 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 50677 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 50678 basesoc_uart_phy_storage[13]
.sym 50680 basesoc_timer0_value[27]
.sym 50681 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 50682 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 50683 $abc$38894$n6468_1
.sym 50684 $abc$38894$n5905_1
.sym 50685 $abc$38894$n3636_1
.sym 50686 basesoc_uart_phy_storage[23]
.sym 50687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 50688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 50689 $abc$38894$n6328_1
.sym 50690 VexRiscv.execute_to_memory_BRANCH_DO
.sym 50691 $abc$38894$n7485
.sym 50694 VexRiscv._zz_49_[1]
.sym 50695 VexRiscv._zz_198_
.sym 50696 VexRiscv._zz_328_
.sym 50697 VexRiscv._zz_49_[0]
.sym 50698 VexRiscv._zz_199_[23]
.sym 50699 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 50700 VexRiscv._zz_199_[31]
.sym 50701 $abc$38894$n6129_1
.sym 50702 VexRiscv._zz_36_[16]
.sym 50703 basesoc_uart_phy_sink_ready
.sym 50704 $abc$38894$n5404
.sym 50706 VexRiscv._zz_32_[0]
.sym 50713 VexRiscv._zz_199_[2]
.sym 50714 VexRiscv._zz_199_[23]
.sym 50716 $abc$38894$n5598_1
.sym 50717 $abc$38894$n5893_1
.sym 50718 $abc$38894$n5783_1
.sym 50719 $abc$38894$n6441_1
.sym 50720 slave_sel[2]
.sym 50721 VexRiscv._zz_41_[22]
.sym 50722 VexRiscv._zz_199_[22]
.sym 50727 VexRiscv._zz_41_[7]
.sym 50730 $abc$38894$n3365_1
.sym 50731 $abc$38894$n5580_1
.sym 50732 $abc$38894$n3924_1
.sym 50733 $abc$38894$n6080_1
.sym 50734 VexRiscv._zz_199_[7]
.sym 50736 VexRiscv._zz_41_[23]
.sym 50737 $abc$38894$n5978_1
.sym 50738 VexRiscv._zz_41_[2]
.sym 50739 $abc$38894$n3646_1
.sym 50740 $abc$38894$n3924_1
.sym 50741 VexRiscv._zz_36_[26]
.sym 50745 VexRiscv._zz_41_[7]
.sym 50746 $abc$38894$n3924_1
.sym 50747 VexRiscv._zz_199_[7]
.sym 50751 $abc$38894$n6080_1
.sym 50752 $abc$38894$n5978_1
.sym 50754 VexRiscv._zz_36_[26]
.sym 50757 $abc$38894$n3924_1
.sym 50758 VexRiscv._zz_199_[22]
.sym 50759 VexRiscv._zz_41_[22]
.sym 50763 $abc$38894$n5893_1
.sym 50764 VexRiscv._zz_36_[26]
.sym 50766 $abc$38894$n5598_1
.sym 50769 $abc$38894$n3646_1
.sym 50770 $abc$38894$n5580_1
.sym 50771 $abc$38894$n5783_1
.sym 50772 $abc$38894$n6441_1
.sym 50775 VexRiscv._zz_41_[23]
.sym 50776 $abc$38894$n3924_1
.sym 50778 VexRiscv._zz_199_[23]
.sym 50781 $abc$38894$n3924_1
.sym 50782 VexRiscv._zz_199_[2]
.sym 50784 VexRiscv._zz_41_[2]
.sym 50788 $abc$38894$n3365_1
.sym 50789 slave_sel[2]
.sym 50791 $abc$38894$n2429_$glb_ce
.sym 50792 clk12_$glb_clk
.sym 50794 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 50795 basesoc_uart_phy_storage[21]
.sym 50796 $abc$38894$n7480
.sym 50797 $abc$38894$n2185
.sym 50798 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 50799 spram_bus_ack
.sym 50800 $abc$38894$n4920
.sym 50801 $abc$38894$n4921
.sym 50806 slave_sel[2]
.sym 50807 slave_sel[0]
.sym 50808 VexRiscv._zz_199_[22]
.sym 50809 basesoc_uart_phy_storage[27]
.sym 50810 VexRiscv._zz_199_[26]
.sym 50811 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 50812 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 50814 basesoc_uart_phy_storage[24]
.sym 50816 basesoc_uart_phy_storage[27]
.sym 50817 VexRiscv._zz_199_[28]
.sym 50818 basesoc_uart_phy_storage[18]
.sym 50819 $abc$38894$n6036_1
.sym 50820 VexRiscv._zz_199_[7]
.sym 50821 VexRiscv._zz_41_[31]
.sym 50822 VexRiscv._zz_328_
.sym 50823 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 50824 $abc$38894$n6008_1
.sym 50825 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 50826 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 50828 VexRiscv._zz_199_[13]
.sym 50829 VexRiscv._zz_41_[20]
.sym 50836 VexRiscv._zz_41_[11]
.sym 50837 VexRiscv._zz_41_[21]
.sym 50839 $abc$38894$n6442_1
.sym 50840 VexRiscv._zz_36_[26]
.sym 50842 VexRiscv._zz_36_[24]
.sym 50846 VexRiscv._zz_199_[11]
.sym 50847 VexRiscv._zz_170_[1]
.sym 50849 VexRiscv._zz_199_[21]
.sym 50850 $abc$38894$n6439_1
.sym 50851 VexRiscv._zz_197_
.sym 50852 VexRiscv._zz_36_[16]
.sym 50854 VexRiscv._zz_41_[1]
.sym 50855 VexRiscv._zz_198_
.sym 50856 $abc$38894$n3924_1
.sym 50857 VexRiscv._zz_199_[1]
.sym 50859 $abc$38894$n3780
.sym 50861 $abc$38894$n3636_1
.sym 50862 $abc$38894$n149
.sym 50863 $abc$38894$n4260_1
.sym 50864 $abc$38894$n3924_1
.sym 50871 VexRiscv._zz_36_[24]
.sym 50874 $abc$38894$n3636_1
.sym 50875 $abc$38894$n6439_1
.sym 50876 $abc$38894$n4260_1
.sym 50877 $abc$38894$n6442_1
.sym 50880 $abc$38894$n3924_1
.sym 50882 VexRiscv._zz_199_[1]
.sym 50883 VexRiscv._zz_41_[1]
.sym 50886 $abc$38894$n3924_1
.sym 50888 VexRiscv._zz_199_[21]
.sym 50889 VexRiscv._zz_41_[21]
.sym 50893 VexRiscv._zz_41_[11]
.sym 50894 VexRiscv._zz_199_[11]
.sym 50895 $abc$38894$n3924_1
.sym 50900 VexRiscv._zz_36_[26]
.sym 50904 VexRiscv._zz_197_
.sym 50905 VexRiscv._zz_170_[1]
.sym 50906 VexRiscv._zz_198_
.sym 50907 $abc$38894$n3780
.sym 50910 VexRiscv._zz_36_[16]
.sym 50914 $abc$38894$n149
.sym 50915 clk12_$glb_clk
.sym 50919 basesoc_uart_tx_fifo_consume[2]
.sym 50920 basesoc_uart_tx_fifo_consume[3]
.sym 50921 $abc$38894$n5404
.sym 50922 $abc$38894$n5410
.sym 50923 $abc$38894$n7491
.sym 50924 $abc$38894$n2252
.sym 50925 slave_sel_r[1]
.sym 50931 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 50933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 50934 $abc$38894$n92
.sym 50935 $abc$38894$n2169
.sym 50936 VexRiscv._zz_321_[3]
.sym 50939 $abc$38894$n3510
.sym 50940 VexRiscv._zz_41_[11]
.sym 50941 VexRiscv._zz_199_[3]
.sym 50942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 50943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 50944 $abc$38894$n5978_1
.sym 50945 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 50946 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 50947 $abc$38894$n6040_1
.sym 50948 $abc$38894$n5598_1
.sym 50949 $abc$38894$n4251_1
.sym 50950 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 50951 $abc$38894$n6072_1
.sym 50952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 50958 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 50960 VexRiscv._zz_135_[22]
.sym 50963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 50964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 50965 $abc$38894$n6040_1
.sym 50966 VexRiscv.decode_to_execute_IS_MUL
.sym 50967 VexRiscv._zz_36_[16]
.sym 50968 $abc$38894$n5978_1
.sym 50970 VexRiscv._zz_199_[31]
.sym 50972 $abc$38894$n5598_1
.sym 50973 VexRiscv._zz_41_[13]
.sym 50977 $abc$38894$n6072_1
.sym 50978 $abc$38894$n3924_1
.sym 50979 $abc$38894$n5869_1
.sym 50981 VexRiscv._zz_41_[31]
.sym 50982 VexRiscv._zz_197_
.sym 50986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 50988 VexRiscv._zz_199_[13]
.sym 50989 VexRiscv._zz_36_[24]
.sym 50991 VexRiscv._zz_135_[22]
.sym 50992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 50993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 50994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 50997 VexRiscv.decode_to_execute_IS_MUL
.sym 50999 VexRiscv._zz_197_
.sym 51003 VexRiscv._zz_41_[13]
.sym 51005 $abc$38894$n3924_1
.sym 51006 VexRiscv._zz_199_[13]
.sym 51009 $abc$38894$n5978_1
.sym 51010 VexRiscv._zz_36_[24]
.sym 51011 $abc$38894$n6072_1
.sym 51015 VexRiscv._zz_36_[24]
.sym 51016 $abc$38894$n5869_1
.sym 51018 $abc$38894$n5598_1
.sym 51021 $abc$38894$n5978_1
.sym 51022 VexRiscv._zz_36_[16]
.sym 51023 $abc$38894$n6040_1
.sym 51027 $abc$38894$n3924_1
.sym 51028 VexRiscv._zz_41_[31]
.sym 51030 VexRiscv._zz_199_[31]
.sym 51034 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51037 $abc$38894$n2429_$glb_ce
.sym 51038 clk12_$glb_clk
.sym 51040 $abc$38894$n4640
.sym 51041 $abc$38894$n4644
.sym 51042 VexRiscv._zz_198_
.sym 51043 $abc$38894$n4650
.sym 51044 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 51045 $abc$38894$n4646
.sym 51046 $abc$38894$n4702
.sym 51047 $abc$38894$n4642
.sym 51049 $abc$38894$n5405
.sym 51050 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 51052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 51053 basesoc_dat_w[5]
.sym 51055 basesoc_uart_eventmanager_status_w[0]
.sym 51056 VexRiscv._zz_199_[14]
.sym 51057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 51058 spiflash_bus_dat_r[31]
.sym 51059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 51060 basesoc_uart_phy_storage[7]
.sym 51061 $abc$38894$n5398
.sym 51062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51063 basesoc_uart_tx_fifo_consume[2]
.sym 51064 basesoc_uart_phy_rx_busy
.sym 51065 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 51066 $abc$38894$n5661_1
.sym 51067 VexRiscv._zz_199_[24]
.sym 51068 $abc$38894$n3924_1
.sym 51069 $abc$38894$n149
.sym 51070 VexRiscv._zz_192_
.sym 51071 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 51072 $abc$38894$n6080_1
.sym 51073 basesoc_vexriscv_dbus_cyc
.sym 51074 $abc$38894$n5992_1
.sym 51075 $abc$38894$n5930_1
.sym 51081 $abc$38894$n4444
.sym 51085 $abc$38894$n4510_1
.sym 51086 $abc$38894$n4449
.sym 51087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 51090 VexRiscv._zz_199_[29]
.sym 51091 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 51092 $abc$38894$n2479
.sym 51096 $abc$38894$n4450
.sym 51097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 51100 $abc$38894$n4509
.sym 51101 VexRiscv._zz_190_
.sym 51102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 51103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 51104 $abc$38894$n151
.sym 51105 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 51107 VexRiscv._zz_198_
.sym 51108 $abc$38894$n151
.sym 51109 VexRiscv._zz_190_
.sym 51110 VexRiscv._zz_192_
.sym 51111 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51112 $abc$38894$n4443
.sym 51114 $abc$38894$n4443
.sym 51116 $abc$38894$n4444
.sym 51120 $abc$38894$n4449
.sym 51123 $abc$38894$n4450
.sym 51128 VexRiscv._zz_199_[29]
.sym 51129 VexRiscv._zz_198_
.sym 51132 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51134 $abc$38894$n151
.sym 51135 VexRiscv._zz_190_
.sym 51138 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 51139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 51140 VexRiscv._zz_192_
.sym 51141 $abc$38894$n151
.sym 51144 VexRiscv._zz_190_
.sym 51145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 51146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 51147 $abc$38894$n151
.sym 51152 $abc$38894$n4510_1
.sym 51153 $abc$38894$n4509
.sym 51156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 51157 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 51158 VexRiscv._zz_190_
.sym 51159 $abc$38894$n151
.sym 51160 $abc$38894$n2479
.sym 51161 clk12_$glb_clk
.sym 51163 $abc$38894$n4664
.sym 51164 basesoc_uart_phy_sink_valid
.sym 51165 $abc$38894$n4654
.sym 51166 $abc$38894$n4668
.sym 51167 $abc$38894$n4686
.sym 51168 $abc$38894$n4658
.sym 51169 $abc$38894$n4480
.sym 51170 $abc$38894$n4656
.sym 51171 $abc$38894$n6146_1
.sym 51172 $abc$38894$n4353_1
.sym 51173 $abc$38894$n4353_1
.sym 51174 $abc$38894$n7897
.sym 51176 slave_sel_r[1]
.sym 51177 basesoc_uart_phy_storage[26]
.sym 51178 basesoc_uart_eventmanager_status_w[0]
.sym 51179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 51180 $abc$38894$n2479
.sym 51181 VexRiscv._zz_328_
.sym 51182 $abc$38894$n5416
.sym 51183 VexRiscv._zz_199_[4]
.sym 51185 $abc$38894$n7487
.sym 51186 VexRiscv._zz_199_[1]
.sym 51187 VexRiscv._zz_198_
.sym 51188 VexRiscv._zz_199_[31]
.sym 51189 $abc$38894$n3400_1
.sym 51190 $abc$38894$n151
.sym 51191 basesoc_uart_phy_sink_ready
.sym 51192 $abc$38894$n5404
.sym 51193 VexRiscv._zz_200_[13]
.sym 51194 VexRiscv._zz_35_[5]
.sym 51195 $abc$38894$n149
.sym 51196 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 51197 basesoc_uart_tx_fifo_do_read
.sym 51198 VexRiscv._zz_199_[23]
.sym 51204 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 51206 VexRiscv._zz_198_
.sym 51207 grant
.sym 51208 VexRiscv._zz_41_[30]
.sym 51211 VexRiscv._zz_200_[13]
.sym 51213 basesoc_vexriscv_dbus_we
.sym 51214 $abc$38894$n3368_1
.sym 51217 basesoc_uart_phy_sink_ready
.sym 51219 $abc$38894$n4202_1
.sym 51221 basesoc_uart_phy_sink_valid
.sym 51222 $abc$38894$n4252_1
.sym 51224 basesoc_uart_tx_fifo_level0[4]
.sym 51225 $abc$38894$n3534
.sym 51227 VexRiscv._zz_199_[30]
.sym 51228 $abc$38894$n3924_1
.sym 51229 VexRiscv._zz_199_[27]
.sym 51230 VexRiscv._zz_199_[26]
.sym 51231 VexRiscv.CsrPlugin_hadException
.sym 51233 basesoc_vexriscv_dbus_cyc
.sym 51238 VexRiscv._zz_199_[30]
.sym 51239 VexRiscv._zz_41_[30]
.sym 51240 $abc$38894$n3924_1
.sym 51243 basesoc_uart_phy_sink_valid
.sym 51244 basesoc_uart_tx_fifo_level0[4]
.sym 51245 $abc$38894$n3534
.sym 51246 basesoc_uart_phy_sink_ready
.sym 51251 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 51255 grant
.sym 51256 basesoc_vexriscv_dbus_cyc
.sym 51257 $abc$38894$n3368_1
.sym 51258 basesoc_vexriscv_dbus_we
.sym 51261 $abc$38894$n4202_1
.sym 51263 $abc$38894$n4252_1
.sym 51264 VexRiscv._zz_200_[13]
.sym 51268 VexRiscv._zz_198_
.sym 51270 VexRiscv._zz_199_[27]
.sym 51273 VexRiscv._zz_198_
.sym 51276 VexRiscv._zz_199_[26]
.sym 51280 basesoc_uart_tx_fifo_level0[4]
.sym 51281 $abc$38894$n3534
.sym 51283 VexRiscv.CsrPlugin_hadException
.sym 51284 clk12_$glb_clk
.sym 51286 $abc$38894$n4672
.sym 51287 $abc$38894$n5479
.sym 51288 $abc$38894$n149
.sym 51289 $abc$38894$n4420
.sym 51290 $abc$38894$n4676
.sym 51291 $abc$38894$n5431
.sym 51292 basesoc_vexriscv_ibus_adr[19]
.sym 51293 $abc$38894$n4670
.sym 51295 VexRiscv._zz_194_[20]
.sym 51296 VexRiscv._zz_287_[4]
.sym 51297 VexRiscv.CsrPlugin_hadException
.sym 51299 $abc$38894$n4480
.sym 51300 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 51301 $abc$38894$n5443
.sym 51302 $abc$38894$n3368_1
.sym 51304 VexRiscv.CsrPlugin_mtval[9]
.sym 51305 $abc$38894$n2351
.sym 51306 $abc$38894$n5694_1
.sym 51308 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 51309 basesoc_dat_w[3]
.sym 51310 VexRiscv._zz_41_[20]
.sym 51311 $abc$38894$n6036_1
.sym 51312 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 51313 $abc$38894$n5996_1
.sym 51314 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 51315 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 51316 VexRiscv._zz_41_[19]
.sym 51317 VexRiscv.CsrPlugin_hadException
.sym 51318 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 51319 $abc$38894$n5407
.sym 51321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51330 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 51334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 51335 VexRiscv._zz_170_[0]
.sym 51336 VexRiscv._zz_151_[13]
.sym 51339 $abc$38894$n4251_1
.sym 51340 VexRiscv._zz_170_[1]
.sym 51344 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 51348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 51349 $abc$38894$n3428_1
.sym 51351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 51354 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 51355 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 51358 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 51363 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 51367 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 51372 VexRiscv._zz_170_[1]
.sym 51373 $abc$38894$n4251_1
.sym 51374 VexRiscv._zz_151_[13]
.sym 51375 VexRiscv._zz_170_[0]
.sym 51380 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 51387 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 51390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 51391 $abc$38894$n3428_1
.sym 51393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 51397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 51404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 51406 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 51407 clk12_$glb_clk
.sym 51409 $abc$38894$n4688
.sym 51410 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 51411 $abc$38894$n3402
.sym 51412 VexRiscv._zz_35_[5]
.sym 51413 $abc$38894$n4684
.sym 51414 VexRiscv._zz_35_[4]
.sym 51415 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 51416 VexRiscv._zz_35_[6]
.sym 51421 $abc$38894$n5869_1
.sym 51422 VexRiscv._zz_321_[31]
.sym 51425 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 51426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 51427 VexRiscv._zz_199_[19]
.sym 51429 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 51430 $abc$38894$n5479
.sym 51432 $abc$38894$n149
.sym 51433 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 51434 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 51435 $abc$38894$n5598_1
.sym 51436 $abc$38894$n5978_1
.sym 51437 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 51438 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 51439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 51440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 51441 spiflash_bus_dat_r[3]
.sym 51442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 51443 VexRiscv.CsrPlugin_mepc[21]
.sym 51444 $abc$38894$n3709
.sym 51452 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 51453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 51454 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 51455 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 51456 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 51461 $abc$38894$n2409
.sym 51464 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 51467 $abc$38894$n3963
.sym 51470 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 51472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 51473 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 51475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 51477 $abc$38894$n3962_1
.sym 51478 $abc$38894$n3428_1
.sym 51481 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51484 $abc$38894$n3428_1
.sym 51486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 51490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51491 $abc$38894$n3428_1
.sym 51492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 51495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 51498 $abc$38894$n3428_1
.sym 51504 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 51507 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51508 $abc$38894$n3428_1
.sym 51509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 51513 $abc$38894$n3963
.sym 51514 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 51515 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 51516 $abc$38894$n3962_1
.sym 51519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51520 $abc$38894$n3428_1
.sym 51522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 51525 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 51526 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 51527 $abc$38894$n3963
.sym 51528 $abc$38894$n3962_1
.sym 51529 $abc$38894$n2409
.sym 51530 clk12_$glb_clk
.sym 51531 VexRiscv.reset_$glb_sr
.sym 51532 $abc$38894$n4489
.sym 51533 $abc$38894$n5996_1
.sym 51534 spiflash_bus_dat_r[3]
.sym 51535 VexRiscv._zz_35_[13]
.sym 51536 $abc$38894$n4700
.sym 51537 VexRiscv._zz_319_
.sym 51538 $abc$38894$n4698
.sym 51539 $abc$38894$n4694
.sym 51540 $abc$38894$n2325
.sym 51543 clk12
.sym 51544 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 51547 VexRiscv.memory_arbitration_isValid
.sym 51549 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 51552 $abc$38894$n2470
.sym 51553 VexRiscv._zz_193_[31]
.sym 51555 $abc$38894$n3402
.sym 51556 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 51557 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 51558 $abc$38894$n5661_1
.sym 51559 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 51560 basesoc_vexriscv_dbus_cyc
.sym 51561 VexRiscv._zz_192_
.sym 51562 VexRiscv._zz_35_[4]
.sym 51563 $abc$38894$n6080_1
.sym 51564 $abc$38894$n5977_1
.sym 51565 $abc$38894$n5992_1
.sym 51566 VexRiscv._zz_35_[6]
.sym 51567 $abc$38894$n5930_1
.sym 51573 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 51576 $abc$38894$n3963
.sym 51577 $abc$38894$n3965_1
.sym 51578 $abc$38894$n3962_1
.sym 51579 $abc$38894$n3428_1
.sym 51580 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 51584 $abc$38894$n3963
.sym 51585 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 51586 $abc$38894$n3962_1
.sym 51587 $abc$38894$n3428_1
.sym 51588 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 51591 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 51592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 51593 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 51594 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 51596 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 51599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 51600 VexRiscv.CsrPlugin_hadException
.sym 51602 $abc$38894$n4054
.sym 51603 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 51604 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51606 $abc$38894$n3965_1
.sym 51608 $abc$38894$n4054
.sym 51609 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 51612 $abc$38894$n3428_1
.sym 51613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 51619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 51620 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51621 $abc$38894$n3428_1
.sym 51625 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 51630 $abc$38894$n3963
.sym 51631 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 51632 $abc$38894$n3962_1
.sym 51633 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 51636 $abc$38894$n3962_1
.sym 51637 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 51638 $abc$38894$n3963
.sym 51639 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 51642 $abc$38894$n3963
.sym 51643 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 51644 $abc$38894$n3962_1
.sym 51645 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 51649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 51650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 51651 $abc$38894$n3428_1
.sym 51652 VexRiscv.CsrPlugin_hadException
.sym 51653 clk12_$glb_clk
.sym 51655 basesoc_vexriscv_dbus_cyc
.sym 51656 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 51657 $abc$38894$n5621
.sym 51658 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 51659 $abc$38894$n5650
.sym 51660 $abc$38894$n5988_1
.sym 51661 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 51662 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 51664 VexRiscv._zz_193_[28]
.sym 51667 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 51668 $abc$38894$n4692
.sym 51671 VexRiscv._zz_199_[28]
.sym 51672 $abc$38894$n4690
.sym 51673 $abc$38894$n3965_1
.sym 51677 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 51679 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 51680 VexRiscv._zz_199_[31]
.sym 51681 $abc$38894$n3400_1
.sym 51682 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 51683 $abc$38894$n149
.sym 51685 VexRiscv.memory_arbitration_isValid
.sym 51686 VexRiscv._zz_35_[5]
.sym 51687 $abc$38894$n151
.sym 51688 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 51689 $abc$38894$n3884
.sym 51690 $abc$38894$n151
.sym 51696 $abc$38894$n4350_1
.sym 51697 grant
.sym 51698 $abc$38894$n151
.sym 51699 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 51702 VexRiscv.lastStagePc[21]
.sym 51703 $abc$38894$n3368_1
.sym 51704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 51706 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 51707 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51708 $abc$38894$n4046
.sym 51709 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 51711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 51712 basesoc_vexriscv_dbus_cyc
.sym 51713 $abc$38894$n3965_1
.sym 51714 $abc$38894$n3962_1
.sym 51715 $abc$38894$n4395
.sym 51717 VexRiscv.CsrPlugin_mepc[21]
.sym 51718 $abc$38894$n4353_1
.sym 51720 $abc$38894$n3963
.sym 51721 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 51722 $abc$38894$n3962_1
.sym 51723 $abc$38894$n2490
.sym 51725 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 51726 VexRiscv._zz_192_
.sym 51727 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 51729 $abc$38894$n151
.sym 51730 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 51731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 51732 VexRiscv._zz_192_
.sym 51735 $abc$38894$n3963
.sym 51736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 51737 $abc$38894$n3962_1
.sym 51738 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 51741 $abc$38894$n3962_1
.sym 51742 $abc$38894$n3963
.sym 51743 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 51744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 51748 $abc$38894$n2490
.sym 51749 VexRiscv.CsrPlugin_mepc[21]
.sym 51750 VexRiscv.lastStagePc[21]
.sym 51753 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 51754 $abc$38894$n3962_1
.sym 51755 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 51756 $abc$38894$n3963
.sym 51759 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 51761 $abc$38894$n4395
.sym 51762 $abc$38894$n4353_1
.sym 51765 basesoc_vexriscv_dbus_cyc
.sym 51766 grant
.sym 51767 $abc$38894$n4350_1
.sym 51768 $abc$38894$n3368_1
.sym 51771 $abc$38894$n4046
.sym 51772 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 51773 $abc$38894$n3965_1
.sym 51776 clk12_$glb_clk
.sym 51778 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 51779 $abc$38894$n6092_1
.sym 51780 $abc$38894$n6387_1
.sym 51781 $abc$38894$n6395_1
.sym 51782 VexRiscv._zz_79_[5]
.sym 51783 $abc$38894$n5930_1
.sym 51784 $abc$38894$n5512
.sym 51785 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 51788 VexRiscv._zz_41_[19]
.sym 51790 $abc$38894$n5597_1
.sym 51794 $abc$38894$n4082_1
.sym 51795 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 51797 $abc$38894$n5977_1
.sym 51798 $abc$38894$n86
.sym 51800 $abc$38894$n3613_1
.sym 51802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 51803 $abc$38894$n4489
.sym 51804 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 51805 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 51806 $abc$38894$n3884
.sym 51807 $abc$38894$n6036_1
.sym 51808 VexRiscv._zz_41_[19]
.sym 51809 VexRiscv.CsrPlugin_hadException
.sym 51810 VexRiscv._zz_41_[20]
.sym 51811 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 51813 $abc$38894$n5989_1
.sym 51820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 51821 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 51822 $abc$38894$n151
.sym 51823 VexRiscv._zz_190_
.sym 51824 $abc$38894$n6397_1
.sym 51825 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51826 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 51827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 51828 $abc$38894$n149
.sym 51829 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 51830 $abc$38894$n3707
.sym 51832 $abc$38894$n5504
.sym 51833 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 51835 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51836 $abc$38894$n6389_1
.sym 51837 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 51838 $abc$38894$n3665_1
.sym 51839 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 51840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 51841 $abc$38894$n5491
.sym 51843 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51845 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 51847 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 51848 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 51849 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 51850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 51852 $abc$38894$n3707
.sym 51853 $abc$38894$n3665_1
.sym 51854 $abc$38894$n149
.sym 51858 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51859 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51860 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 51861 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 51864 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 51865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 51867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 51870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 51871 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 51872 $abc$38894$n151
.sym 51873 VexRiscv._zz_190_
.sym 51876 $abc$38894$n5504
.sym 51877 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 51878 $abc$38894$n5491
.sym 51879 $abc$38894$n6389_1
.sym 51882 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51883 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51884 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 51885 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 51888 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51889 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 51890 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51891 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 51894 $abc$38894$n6397_1
.sym 51895 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 51896 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 51897 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51898 $abc$38894$n2429_$glb_ce
.sym 51899 clk12_$glb_clk
.sym 51901 VexRiscv._zz_79_[2]
.sym 51902 $abc$38894$n5569_1
.sym 51903 $abc$38894$n2426
.sym 51904 $abc$38894$n6385_1
.sym 51905 $abc$38894$n5536
.sym 51906 $abc$38894$n5516
.sym 51907 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 51908 VexRiscv._zz_79_[6]
.sym 51910 VexRiscv._zz_50_[9]
.sym 51911 VexRiscv._zz_50_[9]
.sym 51912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 51914 $abc$38894$n5479
.sym 51917 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 51918 VexRiscv._zz_253_[1]
.sym 51919 $abc$38894$n7897
.sym 51921 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51923 VexRiscv._zz_79_[3]
.sym 51924 $abc$38894$n5597_1
.sym 51925 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 51926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 51927 $abc$38894$n5598_1
.sym 51928 VexRiscv.lastStageIsFiring
.sym 51929 VexRiscv._zz_79_[5]
.sym 51930 VexRiscv._zz_79_[3]
.sym 51931 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 51932 $abc$38894$n3709
.sym 51933 $abc$38894$n3432_1
.sym 51934 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 51935 $abc$38894$n3400_1
.sym 51936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 51943 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 51944 $abc$38894$n3707
.sym 51945 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 51946 VexRiscv.execute_to_memory_IS_MUL
.sym 51947 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 51948 $abc$38894$n3415_1
.sym 51949 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 51953 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 51954 $abc$38894$n3636_1
.sym 51955 $abc$38894$n149
.sym 51956 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 51957 $abc$38894$n5494
.sym 51958 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 51959 $abc$38894$n151
.sym 51960 $abc$38894$n2446
.sym 51961 $abc$38894$n3884
.sym 51962 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 51963 $abc$38894$n2429
.sym 51964 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 51965 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 51966 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 51967 $abc$38894$n3665_1
.sym 51968 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 51969 VexRiscv.memory_arbitration_isValid
.sym 51971 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 51972 VexRiscv._zz_253_[1]
.sym 51973 VexRiscv.execute_arbitration_isValid
.sym 51975 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 51976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 51977 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 51978 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 51982 VexRiscv.memory_arbitration_isValid
.sym 51984 VexRiscv.execute_to_memory_IS_MUL
.sym 51987 $abc$38894$n149
.sym 51988 $abc$38894$n3884
.sym 51989 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 51990 $abc$38894$n151
.sym 51994 VexRiscv.execute_arbitration_isValid
.sym 51995 $abc$38894$n2429
.sym 51996 $abc$38894$n3665_1
.sym 51999 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 52000 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 52001 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 52002 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 52005 VexRiscv._zz_253_[1]
.sym 52007 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 52011 $abc$38894$n3707
.sym 52012 $abc$38894$n3636_1
.sym 52013 $abc$38894$n3415_1
.sym 52014 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 52017 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 52019 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 52020 $abc$38894$n5494
.sym 52021 $abc$38894$n2446
.sym 52022 clk12_$glb_clk
.sym 52023 VexRiscv.reset_$glb_sr
.sym 52024 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 52025 $abc$38894$n5538
.sym 52026 $abc$38894$n5534
.sym 52027 $abc$38894$n5547
.sym 52028 $abc$38894$n5553
.sym 52029 $abc$38894$n2429
.sym 52030 $abc$38894$n2428
.sym 52031 $abc$38894$n3964
.sym 52040 $abc$38894$n3400_1
.sym 52041 $abc$38894$n2490
.sym 52042 $abc$38894$n3636_1
.sym 52043 VexRiscv._zz_79_[2]
.sym 52044 VexRiscv.memory_arbitration_isValid
.sym 52045 $abc$38894$n5569_1
.sym 52046 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 52047 basesoc_dat_w[5]
.sym 52048 VexRiscv._zz_41_[28]
.sym 52049 $abc$38894$n5661_1
.sym 52051 VexRiscv.memory_arbitration_isValid
.sym 52053 VexRiscv._zz_50_[8]
.sym 52054 VexRiscv._zz_35_[6]
.sym 52055 $abc$38894$n3964
.sym 52056 $abc$38894$n5977_1
.sym 52057 $abc$38894$n5992_1
.sym 52058 $abc$38894$n3705
.sym 52059 VexRiscv._zz_35_[4]
.sym 52065 $abc$38894$n4327_1
.sym 52067 $abc$38894$n2434
.sym 52068 VexRiscv.memory_arbitration_isValid
.sym 52071 $abc$38894$n4325_1
.sym 52073 $abc$38894$n3669_1
.sym 52076 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 52078 $abc$38894$n3884
.sym 52079 $abc$38894$n3706_1
.sym 52082 $abc$38894$n3705
.sym 52083 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 52084 $abc$38894$n3895
.sym 52086 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 52090 $abc$38894$n3715
.sym 52091 $abc$38894$n4328_1
.sym 52092 $abc$38894$n3709
.sym 52094 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 52095 $abc$38894$n149
.sym 52096 VexRiscv.lastStageIsFiring
.sym 52099 $abc$38894$n3895
.sym 52100 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 52104 $abc$38894$n3706_1
.sym 52105 $abc$38894$n3715
.sym 52106 $abc$38894$n149
.sym 52107 $abc$38894$n3709
.sym 52110 $abc$38894$n4327_1
.sym 52111 $abc$38894$n4328_1
.sym 52112 $abc$38894$n4325_1
.sym 52113 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 52116 $abc$38894$n3669_1
.sym 52118 $abc$38894$n3705
.sym 52119 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 52123 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 52124 $abc$38894$n3884
.sym 52125 $abc$38894$n3895
.sym 52128 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 52136 VexRiscv.lastStageIsFiring
.sym 52137 VexRiscv.memory_arbitration_isValid
.sym 52141 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 52142 $abc$38894$n3895
.sym 52144 $abc$38894$n2434
.sym 52145 clk12_$glb_clk
.sym 52146 VexRiscv.reset_$glb_sr
.sym 52147 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 52148 $abc$38894$n5749
.sym 52149 $abc$38894$n6028_1
.sym 52150 $abc$38894$n5491
.sym 52151 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 52152 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 52153 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 52154 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 52159 $abc$38894$n5977_1
.sym 52160 $abc$38894$n5597_1
.sym 52162 $abc$38894$n5547
.sym 52163 $abc$38894$n2434
.sym 52164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 52165 $abc$38894$n2479
.sym 52167 $abc$38894$n6398_1
.sym 52168 $abc$38894$n5538
.sym 52169 $abc$38894$n5494
.sym 52170 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 52171 VexRiscv._zz_160_
.sym 52172 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52175 $abc$38894$n4325_1
.sym 52176 $abc$38894$n3884
.sym 52177 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 52179 $abc$38894$n4327_1
.sym 52180 $abc$38894$n7897
.sym 52181 $abc$38894$n3964
.sym 52182 $abc$38894$n2123
.sym 52188 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 52192 $abc$38894$n3884
.sym 52193 $abc$38894$n2429
.sym 52194 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52196 $abc$38894$n3414_1
.sym 52199 $abc$38894$n3895
.sym 52200 $abc$38894$n151
.sym 52202 $abc$38894$n3415_1
.sym 52203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 52204 $abc$38894$n2479
.sym 52205 $abc$38894$n3432_1
.sym 52206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 52208 $abc$38894$n3884
.sym 52210 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 52212 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 52213 $abc$38894$n3665_1
.sym 52215 $abc$38894$n2431
.sym 52218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52219 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 52221 $abc$38894$n3665_1
.sym 52223 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 52228 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52229 $abc$38894$n151
.sym 52230 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 52233 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 52234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 52235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 52236 $abc$38894$n3432_1
.sym 52239 $abc$38894$n3415_1
.sym 52240 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 52241 $abc$38894$n3414_1
.sym 52242 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 52245 $abc$38894$n3895
.sym 52246 $abc$38894$n2429
.sym 52247 $abc$38894$n3884
.sym 52252 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 52254 $abc$38894$n3895
.sym 52257 $abc$38894$n3665_1
.sym 52259 $abc$38894$n2479
.sym 52260 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 52264 $abc$38894$n3884
.sym 52265 $abc$38894$n2429
.sym 52266 $abc$38894$n3665_1
.sym 52267 $abc$38894$n2431
.sym 52268 clk12_$glb_clk
.sym 52269 VexRiscv.reset_$glb_sr
.sym 52270 $abc$38894$n5661_1
.sym 52271 $abc$38894$n5638_1
.sym 52272 $abc$38894$n6000_1
.sym 52273 VexRiscv._zz_51_
.sym 52274 $abc$38894$n5992_1
.sym 52275 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 52276 VexRiscv._zz_160_
.sym 52277 VexRiscv._zz_29_
.sym 52285 $abc$38894$n5491
.sym 52286 $abc$38894$n3795_1
.sym 52287 $abc$38894$n15
.sym 52288 $abc$38894$n5597_1
.sym 52290 $abc$38894$n5694_1
.sym 52291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 52293 $abc$38894$n5597_1
.sym 52294 $abc$38894$n3884
.sym 52295 $abc$38894$n3471_1
.sym 52296 $abc$38894$n5491
.sym 52298 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 52299 VexRiscv._zz_160_
.sym 52300 VexRiscv._zz_41_[19]
.sym 52301 VexRiscv.lastStageIsFiring
.sym 52303 VexRiscv.CsrPlugin_hadException
.sym 52304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 52311 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 52312 $abc$38894$n3795_1
.sym 52313 $abc$38894$n3471_1
.sym 52314 VexRiscv.CsrPlugin_interrupt_valid
.sym 52315 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 52316 VexRiscv.CsrPlugin_exception
.sym 52320 VexRiscv.lastStageIsFiring
.sym 52321 VexRiscv.memory_arbitration_isValid
.sym 52322 $abc$38894$n3413_1
.sym 52323 $abc$38894$n4329_1
.sym 52324 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 52326 VexRiscv._zz_15_
.sym 52328 VexRiscv.CsrPlugin_hadException
.sym 52332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 52333 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52334 VexRiscv._zz_29_
.sym 52337 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 52340 $abc$38894$n3718_1
.sym 52342 VexRiscv.execute_arbitration_isValid
.sym 52344 VexRiscv.execute_arbitration_isValid
.sym 52345 VexRiscv.CsrPlugin_exception
.sym 52346 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 52347 VexRiscv.CsrPlugin_interrupt_valid
.sym 52350 VexRiscv.memory_arbitration_isValid
.sym 52351 VexRiscv._zz_15_
.sym 52352 VexRiscv._zz_29_
.sym 52353 VexRiscv.lastStageIsFiring
.sym 52359 VexRiscv.CsrPlugin_exception
.sym 52362 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 52368 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 52369 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 52370 $abc$38894$n3718_1
.sym 52371 VexRiscv.memory_arbitration_isValid
.sym 52374 $abc$38894$n3795_1
.sym 52375 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52376 $abc$38894$n4329_1
.sym 52377 $abc$38894$n3471_1
.sym 52380 $abc$38894$n3413_1
.sym 52381 VexRiscv.CsrPlugin_hadException
.sym 52382 VexRiscv.lastStageIsFiring
.sym 52383 VexRiscv._zz_29_
.sym 52387 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 52390 $abc$38894$n2429_$glb_ce
.sym 52391 clk12_$glb_clk
.sym 52394 $abc$38894$n6485_1
.sym 52396 $abc$38894$n5662_1
.sym 52397 $abc$38894$n5651_1
.sym 52398 $abc$38894$n2123
.sym 52400 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 52406 VexRiscv._zz_160_
.sym 52409 VexRiscv.execute_to_memory_IS_DIV
.sym 52410 $abc$38894$n6034_1
.sym 52411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 52412 $abc$38894$n5597_1
.sym 52415 $abc$38894$n5977_1
.sym 52417 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 52422 $abc$38894$n5977_1
.sym 52427 VexRiscv.lastStageIsFiring
.sym 52440 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52442 VexRiscv.memory_arbitration_isValid
.sym 52444 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 52445 $abc$38894$n4330_1
.sym 52450 $abc$38894$n2478
.sym 52452 $abc$38894$n151
.sym 52455 VexRiscv.CsrPlugin_exception
.sym 52456 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 52457 $abc$38894$n149
.sym 52458 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52460 $abc$38894$n3795_1
.sym 52462 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 52465 $abc$38894$n149
.sym 52469 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 52473 VexRiscv.memory_arbitration_isValid
.sym 52474 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 52475 $abc$38894$n149
.sym 52476 $abc$38894$n151
.sym 52480 VexRiscv.CsrPlugin_exception
.sym 52486 $abc$38894$n2478
.sym 52491 $abc$38894$n4330_1
.sym 52492 VexRiscv.CsrPlugin_exception
.sym 52494 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52499 $abc$38894$n3795_1
.sym 52500 $abc$38894$n149
.sym 52504 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 52511 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 52514 clk12_$glb_clk
.sym 52515 VexRiscv.reset_$glb_sr
.sym 52516 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 52520 VexRiscv.reset
.sym 52528 VexRiscv._zz_50_[11]
.sym 52530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 52534 VexRiscv.CsrPlugin_hadException
.sym 52536 $abc$38894$n6487_1
.sym 52549 VexRiscv._zz_50_[8]
.sym 52566 $abc$38894$n3884
.sym 52570 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52577 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 52581 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 52582 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 52585 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 52587 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 52597 $abc$38894$n3884
.sym 52602 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 52603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 52605 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 52608 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 52609 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 52610 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 52611 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 52626 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 52637 clk12_$glb_clk
.sym 52641 user_sw2
.sym 52649 VexRiscv._zz_50_[7]
.sym 52666 $abc$38894$n2123
.sym 52683 VexRiscv.reset
.sym 52705 VexRiscv.reset
.sym 52713 $abc$38894$n147
.sym 52731 $abc$38894$n147
.sym 52739 spram_maskwren00[2]
.sym 52740 spram_maskwren10[2]
.sym 52741 array_muxed1[11]
.sym 52744 spram_maskwren10[0]
.sym 52746 spram_maskwren00[0]
.sym 52749 $abc$38894$n2197
.sym 52755 VexRiscv.decode_to_execute_RS2[10]
.sym 52760 VexRiscv._zz_129_[0]
.sym 52761 $abc$38894$n3828
.sym 52762 VexRiscv.decode_to_execute_RS2[16]
.sym 52769 basesoc_uart_phy_tx_busy
.sym 52782 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 52785 VexRiscv._zz_170_[1]
.sym 52787 $abc$38894$n5098_1
.sym 52789 $abc$38894$n5332_1
.sym 52790 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 52800 VexRiscv._zz_170_[0]
.sym 52801 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 52804 $abc$38894$n5329
.sym 52806 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 52807 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 52809 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 52812 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 52814 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 52816 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 52817 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 52820 VexRiscv._zz_170_[0]
.sym 52828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 52838 VexRiscv._zz_170_[1]
.sym 52844 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 52845 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 52846 $abc$38894$n5332_1
.sym 52847 $abc$38894$n5098_1
.sym 52850 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 52851 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 52852 $abc$38894$n5098_1
.sym 52853 $abc$38894$n5329
.sym 52857 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 52858 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 52859 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 52860 $abc$38894$n7896_$glb_ce
.sym 52861 clk12_$glb_clk
.sym 52868 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 52874 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 52878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 52886 $abc$38894$n2490
.sym 52887 $abc$38894$n5098_1
.sym 52890 slave_sel_r[2]
.sym 52898 VexRiscv._zz_170_[1]
.sym 52900 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 52907 VexRiscv._zz_129_[3]
.sym 52910 spram_maskwren10[0]
.sym 52921 $abc$38894$n4192_1
.sym 52927 slave_sel_r[1]
.sym 52945 array_muxed0[2]
.sym 52949 spiflash_bus_dat_r[12]
.sym 52950 spiflash_bus_dat_r[13]
.sym 52952 spiflash_bus_dat_r[11]
.sym 52956 array_muxed0[4]
.sym 52969 $abc$38894$n3624_1
.sym 52971 $abc$38894$n2360
.sym 52973 array_muxed0[3]
.sym 53001 spiflash_bus_dat_r[13]
.sym 53003 $abc$38894$n3624_1
.sym 53004 array_muxed0[4]
.sym 53007 spiflash_bus_dat_r[11]
.sym 53008 $abc$38894$n3624_1
.sym 53009 array_muxed0[2]
.sym 53013 $abc$38894$n3624_1
.sym 53015 array_muxed0[3]
.sym 53016 spiflash_bus_dat_r[12]
.sym 53023 $abc$38894$n2360
.sym 53024 clk12_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53026 array_muxed1[12]
.sym 53027 $abc$38894$n3516
.sym 53028 basesoc_vexriscv_dbus_adr[11]
.sym 53032 array_muxed1[9]
.sym 53036 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 53039 $abc$38894$n3039
.sym 53040 $abc$38894$n2188
.sym 53042 $abc$38894$n2179
.sym 53047 array_muxed0[4]
.sym 53049 array_muxed0[5]
.sym 53053 $abc$38894$n2490
.sym 53055 spiflash_bus_dat_r[14]
.sym 53056 $abc$38894$n2185
.sym 53059 $abc$38894$n6165_1
.sym 53060 $abc$38894$n6161_1
.sym 53080 $abc$38894$n5626
.sym 53084 $abc$38894$n3516
.sym 53107 $abc$38894$n5626
.sym 53118 $abc$38894$n3516
.sym 53119 $abc$38894$n5626
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 array_muxed0[11]
.sym 53150 $abc$38894$n4306_1
.sym 53151 $abc$38894$n4305_1
.sym 53152 VexRiscv._zz_200_[5]
.sym 53153 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 53154 VexRiscv._zz_200_[31]
.sym 53155 $abc$38894$n4352_1
.sym 53156 VexRiscv._zz_200_[0]
.sym 53157 spiflash_bus_dat_r[9]
.sym 53159 VexRiscv._zz_41_[28]
.sym 53160 $abc$38894$n5650
.sym 53161 spiflash_bus_dat_r[11]
.sym 53162 array_muxed1[9]
.sym 53163 $PACKER_VCC_NET
.sym 53165 array_muxed0[7]
.sym 53166 $abc$38894$n2490
.sym 53167 VexRiscv._zz_129_[2]
.sym 53168 $abc$38894$n2478
.sym 53169 VexRiscv._zz_170_[0]
.sym 53170 VexRiscv._zz_129_[1]
.sym 53171 VexRiscv.CsrPlugin_mtval[25]
.sym 53172 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 53173 VexRiscv.externalInterruptArray_regNext[0]
.sym 53176 $abc$38894$n5723_1
.sym 53177 VexRiscv._zz_170_[1]
.sym 53178 VexRiscv._zz_129_[4]
.sym 53180 $abc$38894$n4190_1
.sym 53181 $abc$38894$n4183
.sym 53182 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 53183 VexRiscv._zz_170_[1]
.sym 53184 $abc$38894$n3637_1
.sym 53194 VexRiscv.CsrPlugin_mepc[5]
.sym 53195 $abc$38894$n4207_1
.sym 53199 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 53202 $abc$38894$n4353_1
.sym 53207 VexRiscv.lastStagePc[5]
.sym 53208 VexRiscv.CsrPlugin_mtval[31]
.sym 53209 VexRiscv.CsrPlugin_mepc[31]
.sym 53210 $abc$38894$n4186
.sym 53212 $abc$38894$n4352_1
.sym 53213 $abc$38894$n2490
.sym 53215 $abc$38894$n4363_1
.sym 53218 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 53229 VexRiscv.lastStagePc[5]
.sym 53231 $abc$38894$n2490
.sym 53232 VexRiscv.CsrPlugin_mepc[5]
.sym 53247 $abc$38894$n4363_1
.sym 53248 $abc$38894$n4353_1
.sym 53249 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 53253 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 53254 $abc$38894$n4352_1
.sym 53255 $abc$38894$n4353_1
.sym 53259 VexRiscv.CsrPlugin_mtval[31]
.sym 53260 $abc$38894$n4207_1
.sym 53261 $abc$38894$n4186
.sym 53262 VexRiscv.CsrPlugin_mepc[31]
.sym 53270 clk12_$glb_clk
.sym 53272 $abc$38894$n4222_1
.sym 53273 $abc$38894$n4184_1
.sym 53274 $abc$38894$n4183
.sym 53275 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 53276 $abc$38894$n4189
.sym 53277 $abc$38894$n4194_1
.sym 53278 basesoc_ctrl_storage[15]
.sym 53279 $abc$38894$n4185
.sym 53282 $abc$38894$n5749
.sym 53283 VexRiscv._zz_129_[4]
.sym 53284 $abc$38894$n3525
.sym 53286 VexRiscv.CsrPlugin_mepc[2]
.sym 53287 slave_sel_r[1]
.sym 53288 VexRiscv.lastStagePc[0]
.sym 53289 VexRiscv._zz_129_[6]
.sym 53291 array_muxed0[11]
.sym 53292 $abc$38894$n2409
.sym 53294 VexRiscv.decode_to_execute_RS2[18]
.sym 53295 $abc$38894$n4305_1
.sym 53296 VexRiscv._zz_41_[2]
.sym 53300 $abc$38894$n3636_1
.sym 53301 $abc$38894$n5772_1
.sym 53302 VexRiscv.CsrPlugin_mtval[5]
.sym 53304 VexRiscv._zz_129_[5]
.sym 53306 $abc$38894$n2138
.sym 53315 $abc$38894$n5725
.sym 53316 $abc$38894$n5608_1
.sym 53317 $abc$38894$n5609_1
.sym 53318 $abc$38894$n6404_1
.sym 53319 $abc$38894$n5607_1
.sym 53321 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53322 $abc$38894$n4186
.sym 53323 $abc$38894$n5630
.sym 53324 $abc$38894$n3861_1
.sym 53325 VexRiscv.CsrPlugin_mepc[5]
.sym 53326 $abc$38894$n4221_1
.sym 53327 $abc$38894$n5606_1
.sym 53328 $abc$38894$n2185
.sym 53329 VexRiscv._zz_170_[0]
.sym 53330 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 53331 $abc$38894$n2197
.sym 53332 $abc$38894$n3646_1
.sym 53333 VexRiscv._zz_151_[0]
.sym 53335 $abc$38894$n5585_1
.sym 53336 VexRiscv._zz_151_[5]
.sym 53337 $abc$38894$n4222_1
.sym 53340 VexRiscv._zz_151_[11]
.sym 53341 $abc$38894$n5580_1
.sym 53343 VexRiscv._zz_170_[1]
.sym 53346 $abc$38894$n2185
.sym 53352 VexRiscv._zz_151_[5]
.sym 53353 $abc$38894$n4221_1
.sym 53354 VexRiscv._zz_170_[1]
.sym 53355 VexRiscv._zz_170_[0]
.sym 53358 VexRiscv._zz_151_[11]
.sym 53359 $abc$38894$n5630
.sym 53360 $abc$38894$n3861_1
.sym 53364 $abc$38894$n3646_1
.sym 53365 $abc$38894$n5607_1
.sym 53366 $abc$38894$n6404_1
.sym 53367 $abc$38894$n5609_1
.sym 53370 $abc$38894$n5585_1
.sym 53371 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 53372 VexRiscv._zz_151_[0]
.sym 53373 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53376 VexRiscv.CsrPlugin_mepc[5]
.sym 53377 $abc$38894$n4186
.sym 53378 $abc$38894$n4222_1
.sym 53384 $abc$38894$n5585_1
.sym 53385 $abc$38894$n5608_1
.sym 53388 $abc$38894$n5580_1
.sym 53389 $abc$38894$n5725
.sym 53390 $abc$38894$n5606_1
.sym 53391 $abc$38894$n3861_1
.sym 53392 $abc$38894$n2197
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 53396 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 53397 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 53398 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 53399 $abc$38894$n5579_1
.sym 53400 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 53401 $abc$38894$n5721_1
.sym 53402 $abc$38894$n5722
.sym 53405 $abc$38894$n5638_1
.sym 53406 basesoc_uart_phy_tx_busy
.sym 53407 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53409 $abc$38894$n7
.sym 53410 VexRiscv._zz_337_
.sym 53411 $abc$38894$n5630
.sym 53412 $abc$38894$n4207_1
.sym 53414 basesoc_timer0_eventmanager_storage
.sym 53415 $abc$38894$n3758
.sym 53418 VexRiscv._zz_129_[0]
.sym 53419 VexRiscv._zz_151_[0]
.sym 53420 VexRiscv._zz_151_[12]
.sym 53421 basesoc_ctrl_reset_reset_r
.sym 53422 $abc$38894$n149
.sym 53423 $abc$38894$n5796_1
.sym 53424 $abc$38894$n6464_1
.sym 53425 VexRiscv._zz_36_[1]
.sym 53426 VexRiscv._zz_151_[11]
.sym 53427 $abc$38894$n5800_1
.sym 53428 $abc$38894$n6076_1
.sym 53429 $abc$38894$n5881_1
.sym 53430 $abc$38894$n3646_1
.sym 53438 VexRiscv.CsrPlugin_mtval[11]
.sym 53439 $abc$38894$n6405_1
.sym 53440 $abc$38894$n6464_1
.sym 53441 $abc$38894$n4194_1
.sym 53443 $abc$38894$n4287_1
.sym 53447 $abc$38894$n2163
.sym 53448 $abc$38894$n4191_1
.sym 53449 $abc$38894$n4221_1
.sym 53450 $abc$38894$n5606_1
.sym 53451 $abc$38894$n6467_1
.sym 53452 $abc$38894$n4186
.sym 53453 VexRiscv._zz_151_[22]
.sym 53454 $abc$38894$n3828
.sym 53455 $abc$38894$n5630
.sym 53458 basesoc_counter[1]
.sym 53460 $abc$38894$n3636_1
.sym 53461 $abc$38894$n5580_1
.sym 53462 basesoc_counter[0]
.sym 53464 $abc$38894$n5853_1
.sym 53465 $abc$38894$n6414
.sym 53466 VexRiscv.CsrPlugin_mepc[11]
.sym 53467 $abc$38894$n3636_1
.sym 53469 $abc$38894$n6464_1
.sym 53470 $abc$38894$n4287_1
.sym 53471 $abc$38894$n6467_1
.sym 53472 $abc$38894$n3636_1
.sym 53475 $abc$38894$n4191_1
.sym 53476 $abc$38894$n4186
.sym 53477 VexRiscv.CsrPlugin_mepc[11]
.sym 53478 VexRiscv.CsrPlugin_mtval[11]
.sym 53482 basesoc_counter[0]
.sym 53488 $abc$38894$n6414
.sym 53489 $abc$38894$n3636_1
.sym 53490 $abc$38894$n4221_1
.sym 53493 $abc$38894$n3828
.sym 53494 $abc$38894$n5630
.sym 53496 VexRiscv._zz_151_[22]
.sym 53499 $abc$38894$n5606_1
.sym 53500 $abc$38894$n5580_1
.sym 53501 $abc$38894$n5853_1
.sym 53502 $abc$38894$n3828
.sym 53507 basesoc_counter[1]
.sym 53508 basesoc_counter[0]
.sym 53511 $abc$38894$n6405_1
.sym 53512 $abc$38894$n3636_1
.sym 53513 $abc$38894$n4194_1
.sym 53515 $abc$38894$n2163
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 $abc$38894$n5796_1
.sym 53519 $abc$38894$n62
.sym 53520 $abc$38894$n5855_1
.sym 53521 $abc$38894$n6446_1
.sym 53522 $abc$38894$n5817_1
.sym 53523 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 53524 $abc$38894$n5797
.sym 53525 $abc$38894$n5850_1
.sym 53528 VexRiscv._zz_152_
.sym 53529 $abc$38894$n6000_1
.sym 53530 $abc$38894$n5584_1
.sym 53531 $abc$38894$n6314_1
.sym 53532 $abc$38894$n3884
.sym 53533 $abc$38894$n76
.sym 53534 VexRiscv.CsrPlugin_mtval[11]
.sym 53535 $abc$38894$n13
.sym 53536 $abc$38894$n78
.sym 53537 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 53539 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 53542 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 53543 VexRiscv._zz_151_[18]
.sym 53544 VexRiscv._zz_152_
.sym 53545 VexRiscv._zz_49_[1]
.sym 53547 $abc$38894$n2185
.sym 53548 $abc$38894$n149
.sym 53549 VexRiscv._zz_49_[1]
.sym 53550 VexRiscv.dBus_cmd_payload_wr
.sym 53551 VexRiscv._zz_288_[11]
.sym 53552 $abc$38894$n13
.sym 53553 $abc$38894$n149
.sym 53559 VexRiscv._zz_36_[25]
.sym 53562 VexRiscv._zz_36_[5]
.sym 53563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53564 $abc$38894$n4266_1
.sym 53565 VexRiscv._zz_36_[18]
.sym 53567 $abc$38894$n5978_1
.sym 53569 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 53571 $abc$38894$n6444_1
.sym 53572 $abc$38894$n3636_1
.sym 53575 $abc$38894$n5650
.sym 53580 $abc$38894$n5598_1
.sym 53581 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 53582 VexRiscv._zz_151_[19]
.sym 53584 VexRiscv._zz_288_[19]
.sym 53586 VexRiscv._zz_151_[23]
.sym 53587 $abc$38894$n5800_1
.sym 53588 $abc$38894$n6076_1
.sym 53589 $abc$38894$n5881_1
.sym 53590 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53598 VexRiscv._zz_151_[19]
.sym 53599 VexRiscv._zz_288_[19]
.sym 53601 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 53604 $abc$38894$n6076_1
.sym 53605 $abc$38894$n5978_1
.sym 53606 VexRiscv._zz_36_[25]
.sym 53610 $abc$38894$n5598_1
.sym 53611 VexRiscv._zz_36_[25]
.sym 53612 $abc$38894$n5881_1
.sym 53617 $abc$38894$n5598_1
.sym 53618 $abc$38894$n5650
.sym 53619 VexRiscv._zz_36_[5]
.sym 53623 VexRiscv._zz_151_[23]
.sym 53624 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 53625 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53628 $abc$38894$n3636_1
.sym 53629 $abc$38894$n6444_1
.sym 53631 $abc$38894$n4266_1
.sym 53634 $abc$38894$n5800_1
.sym 53635 VexRiscv._zz_36_[18]
.sym 53636 $abc$38894$n5598_1
.sym 53638 $abc$38894$n2429_$glb_ce
.sym 53639 clk12_$glb_clk
.sym 53641 VexRiscv.decode_to_execute_RS2[12]
.sym 53642 $abc$38894$n3820
.sym 53643 $abc$38894$n3911
.sym 53644 VexRiscv.decode_to_execute_RS2[22]
.sym 53645 $abc$38894$n3862
.sym 53646 $abc$38894$n3827_1
.sym 53647 VexRiscv._zz_41_[11]
.sym 53648 VexRiscv._zz_199_[18]
.sym 53652 $abc$38894$n90
.sym 53653 $abc$38894$n3637_1
.sym 53654 $abc$38894$n5819_1
.sym 53655 VexRiscv.decode_to_execute_RS2[19]
.sym 53656 VexRiscv._zz_129_[6]
.sym 53657 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 53658 VexRiscv._zz_170_[0]
.sym 53659 $abc$38894$n5582_1
.sym 53661 VexRiscv.decode_to_execute_RS2[25]
.sym 53662 $abc$38894$n62
.sym 53663 VexRiscv._zz_129_[5]
.sym 53664 VexRiscv._zz_129_[1]
.sym 53665 VexRiscv._zz_129_[4]
.sym 53666 VexRiscv._zz_199_[25]
.sym 53668 VexRiscv._zz_42_[0]
.sym 53669 $abc$38894$n4183
.sym 53670 VexRiscv._zz_288_[19]
.sym 53671 basesoc_we
.sym 53672 VexRiscv._zz_151_[23]
.sym 53673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53674 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 53676 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53683 $abc$38894$n3646_1
.sym 53684 $abc$38894$n2323
.sym 53685 VexRiscv._zz_42_[1]
.sym 53686 VexRiscv._zz_129_[5]
.sym 53687 VexRiscv._zz_49_[0]
.sym 53688 VexRiscv._zz_151_[23]
.sym 53689 VexRiscv._zz_151_[30]
.sym 53691 VexRiscv._zz_152_
.sym 53693 basesoc_ctrl_reset_reset_r
.sym 53694 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 53695 $abc$38894$n3819_1
.sym 53696 VexRiscv._zz_47_[1]
.sym 53697 VexRiscv._zz_47_[0]
.sym 53698 VexRiscv.decode_to_execute_RS2[12]
.sym 53700 $abc$38894$n3649_1
.sym 53701 VexRiscv._zz_42_[0]
.sym 53702 $abc$38894$n6519
.sym 53703 $abc$38894$n5951_1
.sym 53705 VexRiscv._zz_49_[1]
.sym 53706 VexRiscv._zz_41_[23]
.sym 53707 $abc$38894$n3910
.sym 53708 $abc$38894$n3911
.sym 53709 VexRiscv._zz_49_[1]
.sym 53711 $abc$38894$n6481_1
.sym 53713 VexRiscv._zz_286_[5]
.sym 53715 VexRiscv._zz_286_[5]
.sym 53716 VexRiscv._zz_42_[0]
.sym 53717 VexRiscv._zz_129_[5]
.sym 53718 VexRiscv._zz_42_[1]
.sym 53721 $abc$38894$n3911
.sym 53723 VexRiscv._zz_41_[23]
.sym 53724 $abc$38894$n3649_1
.sym 53729 basesoc_ctrl_reset_reset_r
.sym 53733 VexRiscv._zz_42_[1]
.sym 53734 VexRiscv._zz_152_
.sym 53735 VexRiscv._zz_42_[0]
.sym 53736 VexRiscv.decode_to_execute_RS2[12]
.sym 53739 VexRiscv._zz_47_[0]
.sym 53740 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 53741 $abc$38894$n6481_1
.sym 53742 VexRiscv._zz_47_[1]
.sym 53745 VexRiscv._zz_151_[30]
.sym 53746 VexRiscv._zz_49_[1]
.sym 53747 VexRiscv._zz_49_[0]
.sym 53748 $abc$38894$n3819_1
.sym 53751 $abc$38894$n3910
.sym 53752 VexRiscv._zz_49_[0]
.sym 53753 VexRiscv._zz_151_[23]
.sym 53754 VexRiscv._zz_49_[1]
.sym 53757 $abc$38894$n3646_1
.sym 53759 $abc$38894$n5951_1
.sym 53760 $abc$38894$n6519
.sym 53761 $abc$38894$n2323
.sym 53762 clk12_$glb_clk
.sym 53763 sys_rst_$glb_sr
.sym 53764 $abc$38894$n3899_1
.sym 53765 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 53766 $abc$38894$n3836_1
.sym 53767 VexRiscv._zz_36_[30]
.sym 53768 $abc$38894$n3810
.sym 53769 VexRiscv._zz_36_[0]
.sym 53770 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 53771 $abc$38894$n3829_1
.sym 53772 $abc$38894$n2323
.sym 53774 basesoc_uart_phy_sink_valid
.sym 53775 VexRiscv._zz_199_[13]
.sym 53776 VexRiscv._zz_151_[28]
.sym 53777 $abc$38894$n3646_1
.sym 53778 VexRiscv._zz_151_[22]
.sym 53779 VexRiscv.decode_to_execute_RS2[22]
.sym 53780 $abc$38894$n2323
.sym 53781 basesoc_timer0_value_status[1]
.sym 53782 basesoc_timer0_reload_storage[8]
.sym 53783 $abc$38894$n4272_1
.sym 53784 $abc$38894$n3646_1
.sym 53786 VexRiscv._zz_129_[4]
.sym 53788 VexRiscv._zz_199_[30]
.sym 53789 $abc$38894$n4302_1
.sym 53790 $abc$38894$n3819_1
.sym 53791 VexRiscv._zz_36_[2]
.sym 53792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53793 $abc$38894$n3835_1
.sym 53794 VexRiscv._zz_286_[2]
.sym 53795 $abc$38894$n3833_1
.sym 53796 VexRiscv._zz_199_[0]
.sym 53797 $abc$38894$n5772_1
.sym 53798 VexRiscv._zz_199_[18]
.sym 53799 VexRiscv._zz_41_[2]
.sym 53806 $abc$38894$n3820
.sym 53807 $abc$38894$n3649_1
.sym 53808 $abc$38894$n5586_1
.sym 53809 $abc$38894$n3862
.sym 53810 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53815 $abc$38894$n3649_1
.sym 53816 $abc$38894$n3907
.sym 53817 $abc$38894$n5705_1
.sym 53818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53819 VexRiscv._zz_41_[11]
.sym 53820 VexRiscv._zz_36_[10]
.sym 53821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53826 VexRiscv._zz_36_[0]
.sym 53829 VexRiscv._zz_41_[12]
.sym 53831 VexRiscv._zz_41_[30]
.sym 53833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53834 $abc$38894$n5598_1
.sym 53835 VexRiscv._zz_135_[22]
.sym 53838 VexRiscv._zz_36_[10]
.sym 53839 $abc$38894$n5705_1
.sym 53840 $abc$38894$n5598_1
.sym 53844 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 53851 $abc$38894$n5586_1
.sym 53852 $abc$38894$n5598_1
.sym 53853 VexRiscv._zz_36_[0]
.sym 53856 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 53857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 53858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 53859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 53862 $abc$38894$n3862
.sym 53863 VexRiscv._zz_41_[11]
.sym 53865 $abc$38894$n3649_1
.sym 53868 VexRiscv._zz_41_[30]
.sym 53870 $abc$38894$n3820
.sym 53871 $abc$38894$n3649_1
.sym 53875 $abc$38894$n3649_1
.sym 53876 $abc$38894$n3907
.sym 53877 VexRiscv._zz_41_[12]
.sym 53882 VexRiscv._zz_135_[22]
.sym 53884 $abc$38894$n2429_$glb_ce
.sym 53885 clk12_$glb_clk
.sym 53887 VexRiscv._zz_41_[12]
.sym 53888 VexRiscv.decode_to_execute_RS2[28]
.sym 53889 VexRiscv._zz_199_[0]
.sym 53890 VexRiscv._zz_41_[13]
.sym 53891 $abc$38894$n3842_1
.sym 53892 $abc$38894$n3846_1
.sym 53893 VexRiscv._zz_199_[30]
.sym 53894 $abc$38894$n3868_1
.sym 53896 $PACKER_GND_NET
.sym 53897 $PACKER_GND_NET
.sym 53898 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 53899 VexRiscv._zz_199_[23]
.sym 53900 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 53901 basesoc_vexriscv_dbus_cyc
.sym 53903 $abc$38894$n5672
.sym 53904 $abc$38894$n3920_1
.sym 53905 $abc$38894$n3646_1
.sym 53907 VexRiscv.decode_to_execute_RS2[23]
.sym 53908 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 53909 VexRiscv._zz_199_[31]
.sym 53911 $abc$38894$n5800_1
.sym 53912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 53913 $abc$38894$n5621
.sym 53914 $abc$38894$n3646_1
.sym 53915 $abc$38894$n5610_1
.sym 53916 $abc$38894$n3861_1
.sym 53917 VexRiscv._zz_193_[4]
.sym 53918 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 53919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 53920 $abc$38894$n6464_1
.sym 53921 $abc$38894$n149
.sym 53922 VexRiscv._zz_36_[1]
.sym 53928 $abc$38894$n3899_1
.sym 53930 $abc$38894$n3836_1
.sym 53931 VexRiscv._zz_42_[1]
.sym 53932 VexRiscv._zz_41_[21]
.sym 53933 VexRiscv._zz_41_[20]
.sym 53935 $abc$38894$n3829_1
.sym 53936 VexRiscv._zz_286_[1]
.sym 53939 VexRiscv._zz_286_[2]
.sym 53940 $abc$38894$n3810
.sym 53942 VexRiscv._zz_41_[31]
.sym 53943 VexRiscv._zz_42_[0]
.sym 53945 VexRiscv._zz_41_[2]
.sym 53946 $abc$38894$n3649_1
.sym 53947 VexRiscv._zz_41_[13]
.sym 53948 VexRiscv._zz_41_[22]
.sym 53949 $abc$38894$n3846_1
.sym 53950 VexRiscv._zz_41_[1]
.sym 53951 $abc$38894$n3868_1
.sym 53954 VexRiscv._zz_41_[28]
.sym 53961 $abc$38894$n3649_1
.sym 53963 $abc$38894$n3836_1
.sym 53964 VexRiscv._zz_41_[31]
.sym 53968 VexRiscv._zz_41_[22]
.sym 53969 $abc$38894$n3829_1
.sym 53970 $abc$38894$n3649_1
.sym 53973 $abc$38894$n3899_1
.sym 53974 VexRiscv._zz_41_[20]
.sym 53975 $abc$38894$n3649_1
.sym 53979 VexRiscv._zz_41_[13]
.sym 53981 $abc$38894$n3868_1
.sym 53982 $abc$38894$n3649_1
.sym 53985 VexRiscv._zz_41_[21]
.sym 53987 $abc$38894$n3649_1
.sym 53988 $abc$38894$n3846_1
.sym 53991 VexRiscv._zz_41_[28]
.sym 53992 $abc$38894$n3649_1
.sym 53993 $abc$38894$n3810
.sym 53997 VexRiscv._zz_286_[2]
.sym 53998 VexRiscv._zz_41_[2]
.sym 53999 VexRiscv._zz_42_[0]
.sym 54000 VexRiscv._zz_42_[1]
.sym 54003 VexRiscv._zz_42_[1]
.sym 54004 VexRiscv._zz_42_[0]
.sym 54005 VexRiscv._zz_286_[1]
.sym 54006 VexRiscv._zz_41_[1]
.sym 54010 $abc$38894$n3834
.sym 54011 VexRiscv._zz_193_[4]
.sym 54012 $abc$38894$n5833_1
.sym 54013 $abc$38894$n3833_1
.sym 54014 $abc$38894$n5772_1
.sym 54015 $abc$38894$n5771_1
.sym 54016 VexRiscv._zz_36_[28]
.sym 54017 VexRiscv._zz_193_[1]
.sym 54020 $abc$38894$n5410
.sym 54021 VexRiscv._zz_199_[15]
.sym 54022 $abc$38894$n3835_1
.sym 54023 VexRiscv._zz_151_[31]
.sym 54024 $abc$38894$n5864_1
.sym 54028 VexRiscv._zz_41_[21]
.sym 54029 VexRiscv._zz_151_[31]
.sym 54030 VexRiscv._zz_151_[21]
.sym 54031 VexRiscv.decode_to_execute_RS2[28]
.sym 54033 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 54034 $abc$38894$n2185
.sym 54035 VexRiscv.dBus_cmd_payload_wr
.sym 54036 VexRiscv._zz_152_
.sym 54037 $abc$38894$n3867_1
.sym 54038 VexRiscv._zz_135_[22]
.sym 54039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 54040 $abc$38894$n149
.sym 54041 $abc$38894$n3809_1
.sym 54042 $abc$38894$n5866_1
.sym 54043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 54044 $abc$38894$n3636_1
.sym 54045 VexRiscv._zz_199_[17]
.sym 54052 $abc$38894$n5683
.sym 54054 $abc$38894$n5775_1
.sym 54059 VexRiscv._zz_36_[8]
.sym 54060 VexRiscv._zz_36_[13]
.sym 54061 VexRiscv._zz_36_[2]
.sym 54066 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 54069 VexRiscv._zz_36_[16]
.sym 54072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54073 $abc$38894$n5621
.sym 54075 $abc$38894$n5610_1
.sym 54076 $abc$38894$n5598_1
.sym 54077 $abc$38894$n5749
.sym 54078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 54082 VexRiscv._zz_36_[1]
.sym 54085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54090 $abc$38894$n5775_1
.sym 54091 $abc$38894$n5598_1
.sym 54093 VexRiscv._zz_36_[16]
.sym 54096 $abc$38894$n5598_1
.sym 54097 $abc$38894$n5610_1
.sym 54098 VexRiscv._zz_36_[1]
.sym 54103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 54108 $abc$38894$n5621
.sym 54109 VexRiscv._zz_36_[2]
.sym 54110 $abc$38894$n5598_1
.sym 54115 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 54120 $abc$38894$n5598_1
.sym 54122 VexRiscv._zz_36_[13]
.sym 54123 $abc$38894$n5749
.sym 54126 VexRiscv._zz_36_[8]
.sym 54127 $abc$38894$n5598_1
.sym 54128 $abc$38894$n5683
.sym 54130 $abc$38894$n2429_$glb_ce
.sym 54131 clk12_$glb_clk
.sym 54133 $abc$38894$n6463_1
.sym 54134 $abc$38894$n6429
.sym 54135 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 54136 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 54137 $abc$38894$n6464_1
.sym 54138 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 54139 $abc$38894$n5748_1
.sym 54140 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 54143 VexRiscv._zz_170_[0]
.sym 54144 basesoc_vexriscv_dbus_cyc
.sym 54145 VexRiscv._zz_41_[7]
.sym 54146 VexRiscv._zz_151_[16]
.sym 54148 VexRiscv._zz_286_[8]
.sym 54150 VexRiscv._zz_193_[1]
.sym 54151 VexRiscv._zz_151_[21]
.sym 54152 $abc$38894$n2142
.sym 54153 basesoc_timer0_value[4]
.sym 54154 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 54155 VexRiscv._zz_36_[8]
.sym 54156 $abc$38894$n5683
.sym 54157 VexRiscv._zz_129_[4]
.sym 54158 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 54159 VexRiscv._zz_199_[25]
.sym 54160 VexRiscv._zz_199_[6]
.sym 54161 VexRiscv._zz_41_[16]
.sym 54162 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 54163 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54165 VexRiscv._zz_199_[13]
.sym 54166 VexRiscv._zz_288_[19]
.sym 54167 $abc$38894$n5753_1
.sym 54168 basesoc_we
.sym 54174 $abc$38894$n3646_1
.sym 54175 $abc$38894$n5927_1
.sym 54178 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 54179 VexRiscv._zz_36_[4]
.sym 54183 VexRiscv._zz_36_[13]
.sym 54187 $abc$38894$n6432
.sym 54190 $abc$38894$n4251_1
.sym 54191 $abc$38894$n6429
.sym 54192 $abc$38894$n5638_1
.sym 54195 $abc$38894$n6518_1
.sym 54196 $abc$38894$n5978_1
.sym 54197 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54198 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 54200 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 54202 $abc$38894$n6028_1
.sym 54204 $abc$38894$n3636_1
.sym 54205 $abc$38894$n5598_1
.sym 54207 $abc$38894$n5978_1
.sym 54208 $abc$38894$n6028_1
.sym 54209 VexRiscv._zz_36_[13]
.sym 54213 $abc$38894$n3636_1
.sym 54214 $abc$38894$n6432
.sym 54215 $abc$38894$n6429
.sym 54216 $abc$38894$n4251_1
.sym 54222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 54227 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 54231 $abc$38894$n5638_1
.sym 54233 $abc$38894$n5598_1
.sym 54234 VexRiscv._zz_36_[4]
.sym 54237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 54249 $abc$38894$n6518_1
.sym 54250 $abc$38894$n3646_1
.sym 54251 $abc$38894$n5927_1
.sym 54253 $abc$38894$n2429_$glb_ce
.sym 54254 clk12_$glb_clk
.sym 54257 $abc$38894$n6001
.sym 54258 $abc$38894$n6003
.sym 54259 $abc$38894$n6005
.sym 54260 $abc$38894$n6007
.sym 54261 $abc$38894$n6009
.sym 54262 $abc$38894$n6011
.sym 54263 $abc$38894$n6013
.sym 54266 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 54268 $abc$38894$n100
.sym 54269 $abc$38894$n94
.sym 54270 VexRiscv._zz_199_[12]
.sym 54271 $abc$38894$n13
.sym 54273 $abc$38894$n5585_1
.sym 54274 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 54275 basesoc_uart_phy_storage[0]
.sym 54276 $abc$38894$n5775_1
.sym 54277 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54279 slave_sel_r[1]
.sym 54280 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 54281 basesoc_uart_phy_storage[12]
.sym 54282 $abc$38894$n3819_1
.sym 54283 VexRiscv._zz_41_[28]
.sym 54284 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 54285 VexRiscv._zz_199_[30]
.sym 54286 $abc$38894$n3835_1
.sym 54288 $abc$38894$n6028_1
.sym 54289 VexRiscv._zz_199_[10]
.sym 54290 VexRiscv._zz_199_[18]
.sym 54291 $abc$38894$n102
.sym 54297 VexRiscv._zz_49_[0]
.sym 54299 $abc$38894$n5745_1
.sym 54300 $abc$38894$n3867_1
.sym 54302 $abc$38894$n5582_1
.sym 54304 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 54308 VexRiscv._zz_288_[13]
.sym 54309 VexRiscv._zz_151_[24]
.sym 54311 $abc$38894$n6431
.sym 54312 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54313 $abc$38894$n3646_1
.sym 54314 $abc$38894$n86
.sym 54316 $abc$38894$n5580_1
.sym 54317 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 54319 VexRiscv._zz_49_[1]
.sym 54321 basesoc_uart_phy_storage[0]
.sym 54322 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 54323 basesoc_uart_phy_tx_busy
.sym 54324 $abc$38894$n5999
.sym 54325 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54327 VexRiscv._zz_151_[13]
.sym 54333 $abc$38894$n86
.sym 54336 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 54338 VexRiscv._zz_151_[13]
.sym 54339 VexRiscv._zz_288_[13]
.sym 54343 $abc$38894$n5582_1
.sym 54344 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 54348 basesoc_uart_phy_storage[0]
.sym 54350 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 54354 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54355 VexRiscv._zz_151_[24]
.sym 54356 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 54360 $abc$38894$n6431
.sym 54361 $abc$38894$n5745_1
.sym 54362 $abc$38894$n5580_1
.sym 54363 $abc$38894$n3646_1
.sym 54366 VexRiscv._zz_49_[1]
.sym 54367 VexRiscv._zz_151_[13]
.sym 54368 VexRiscv._zz_49_[0]
.sym 54369 $abc$38894$n3867_1
.sym 54373 $abc$38894$n5999
.sym 54374 basesoc_uart_phy_tx_busy
.sym 54377 clk12_$glb_clk
.sym 54378 sys_rst_$glb_sr
.sym 54379 $abc$38894$n6015
.sym 54380 $abc$38894$n6017
.sym 54381 $abc$38894$n6019
.sym 54382 $abc$38894$n6021
.sym 54383 $abc$38894$n6023
.sym 54384 $abc$38894$n6025
.sym 54385 $abc$38894$n6027
.sym 54386 $abc$38894$n6029
.sym 54389 $abc$38894$n6092_1
.sym 54390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 54391 basesoc_uart_phy_storage[8]
.sym 54393 VexRiscv._zz_32_[0]
.sym 54394 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 54398 basesoc_uart_phy_storage[2]
.sym 54400 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54401 VexRiscv._zz_321_[26]
.sym 54402 basesoc_uart_phy_storage[6]
.sym 54403 basesoc_uart_phy_storage[23]
.sym 54404 sys_rst
.sym 54405 VexRiscv._zz_193_[4]
.sym 54406 $abc$38894$n5610_1
.sym 54407 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 54408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54409 $abc$38894$n5621
.sym 54410 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 54411 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 54412 $abc$38894$n149
.sym 54414 $abc$38894$n5800_1
.sym 54433 basesoc_uart_phy_rx_busy
.sym 54435 $abc$38894$n5946
.sym 54440 $abc$38894$n6023
.sym 54444 $abc$38894$n6015
.sym 54445 $abc$38894$n6017
.sym 54446 $abc$38894$n6019
.sym 54447 $abc$38894$n6021
.sym 54449 $abc$38894$n6025
.sym 54450 $abc$38894$n6027
.sym 54451 basesoc_uart_phy_tx_busy
.sym 54453 $abc$38894$n6025
.sym 54455 basesoc_uart_phy_tx_busy
.sym 54460 $abc$38894$n6021
.sym 54462 basesoc_uart_phy_tx_busy
.sym 54465 basesoc_uart_phy_tx_busy
.sym 54466 $abc$38894$n6015
.sym 54472 basesoc_uart_phy_tx_busy
.sym 54474 $abc$38894$n6017
.sym 54478 $abc$38894$n6027
.sym 54479 basesoc_uart_phy_tx_busy
.sym 54484 basesoc_uart_phy_rx_busy
.sym 54486 $abc$38894$n5946
.sym 54491 basesoc_uart_phy_tx_busy
.sym 54492 $abc$38894$n6019
.sym 54496 basesoc_uart_phy_tx_busy
.sym 54498 $abc$38894$n6023
.sym 54500 clk12_$glb_clk
.sym 54501 sys_rst_$glb_sr
.sym 54502 $abc$38894$n6031
.sym 54503 $abc$38894$n6033
.sym 54504 $abc$38894$n6035
.sym 54505 $abc$38894$n6037
.sym 54506 $abc$38894$n6039
.sym 54507 $abc$38894$n6041
.sym 54508 $abc$38894$n6043
.sym 54509 $abc$38894$n6045
.sym 54514 $abc$38894$n2466
.sym 54515 basesoc_uart_phy_storage[18]
.sym 54516 basesoc_uart_phy_storage[9]
.sym 54518 $abc$38894$n4926
.sym 54519 basesoc_uart_phy_storage[15]
.sym 54520 VexRiscv._zz_193_[6]
.sym 54521 basesoc_uart_phy_rx_busy
.sym 54522 VexRiscv._zz_193_[14]
.sym 54523 $abc$38894$n5946
.sym 54524 basesoc_uart_phy_storage[11]
.sym 54526 VexRiscv._zz_199_[17]
.sym 54527 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 54528 basesoc_dat_w[7]
.sym 54529 VexRiscv._zz_321_[7]
.sym 54530 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 54531 $abc$38894$n149
.sym 54532 basesoc_uart_phy_storage[13]
.sym 54533 $abc$38894$n4682
.sym 54534 VexRiscv._zz_135_[22]
.sym 54535 VexRiscv.dBus_cmd_payload_wr
.sym 54536 $abc$38894$n2165
.sym 54537 $abc$38894$n2185
.sym 54545 $abc$38894$n100
.sym 54548 $abc$38894$n94
.sym 54551 $abc$38894$n90
.sym 54563 $abc$38894$n6039
.sym 54567 $abc$38894$n6031
.sym 54568 $abc$38894$n6033
.sym 54571 basesoc_uart_phy_tx_busy
.sym 54572 $abc$38894$n6041
.sym 54574 $abc$38894$n6045
.sym 54576 $abc$38894$n6033
.sym 54579 basesoc_uart_phy_tx_busy
.sym 54584 basesoc_uart_phy_tx_busy
.sym 54585 $abc$38894$n6041
.sym 54589 $abc$38894$n94
.sym 54594 basesoc_uart_phy_tx_busy
.sym 54597 $abc$38894$n6039
.sym 54602 $abc$38894$n100
.sym 54606 basesoc_uart_phy_tx_busy
.sym 54607 $abc$38894$n6045
.sym 54613 basesoc_uart_phy_tx_busy
.sym 54615 $abc$38894$n6031
.sym 54618 $abc$38894$n90
.sym 54623 clk12_$glb_clk
.sym 54624 sys_rst_$glb_sr
.sym 54625 $abc$38894$n6047
.sym 54626 $abc$38894$n6049
.sym 54627 $abc$38894$n6051
.sym 54628 $abc$38894$n6053
.sym 54629 $abc$38894$n6055
.sym 54630 $abc$38894$n6057
.sym 54631 $abc$38894$n6059
.sym 54632 $abc$38894$n6061
.sym 54635 VexRiscv._zz_41_[28]
.sym 54636 $abc$38894$n5650
.sym 54637 $abc$38894$n90
.sym 54638 VexRiscv._zz_199_[3]
.sym 54639 $abc$38894$n5978_1
.sym 54640 $abc$38894$n2466
.sym 54641 basesoc_uart_phy_storage[29]
.sym 54642 $abc$38894$n6147_1
.sym 54643 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 54645 slave_sel[1]
.sym 54646 $abc$38894$n7496
.sym 54649 VexRiscv._zz_199_[8]
.sym 54650 VexRiscv._zz_321_[5]
.sym 54651 VexRiscv._zz_199_[25]
.sym 54652 VexRiscv._zz_199_[2]
.sym 54653 VexRiscv._zz_199_[6]
.sym 54654 basesoc_uart_phy_storage[22]
.sym 54655 basesoc_uart_phy_storage[30]
.sym 54656 basesoc_we
.sym 54657 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 54658 $abc$38894$n5753_1
.sym 54659 basesoc_uart_phy_storage[27]
.sym 54660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 54670 basesoc_adr[1]
.sym 54671 spram_bus_ack
.sym 54673 $abc$38894$n4921
.sym 54674 VexRiscv._zz_321_[5]
.sym 54676 $abc$38894$n6129_1
.sym 54678 basesoc_uart_phy_sink_ready
.sym 54679 $abc$38894$n3510
.sym 54682 $abc$38894$n6047
.sym 54683 basesoc_uart_phy_sink_valid
.sym 54686 basesoc_uart_phy_storage[29]
.sym 54687 basesoc_adr[0]
.sym 54689 $abc$38894$n90
.sym 54690 basesoc_adr[0]
.sym 54692 basesoc_uart_phy_storage[5]
.sym 54693 basesoc_uart_phy_tx_busy
.sym 54696 $abc$38894$n4920
.sym 54697 $abc$38894$n98
.sym 54699 basesoc_uart_phy_tx_busy
.sym 54701 $abc$38894$n6047
.sym 54706 $abc$38894$n98
.sym 54714 VexRiscv._zz_321_[5]
.sym 54717 basesoc_uart_phy_sink_ready
.sym 54719 basesoc_uart_phy_sink_valid
.sym 54720 basesoc_uart_phy_tx_busy
.sym 54724 $abc$38894$n4920
.sym 54725 $abc$38894$n3510
.sym 54726 $abc$38894$n4921
.sym 54729 spram_bus_ack
.sym 54731 $abc$38894$n6129_1
.sym 54735 basesoc_adr[1]
.sym 54736 basesoc_uart_phy_storage[5]
.sym 54737 $abc$38894$n98
.sym 54738 basesoc_adr[0]
.sym 54741 $abc$38894$n90
.sym 54742 basesoc_uart_phy_storage[29]
.sym 54743 basesoc_adr[0]
.sym 54744 basesoc_adr[1]
.sym 54746 clk12_$glb_clk
.sym 54747 sys_rst_$glb_sr
.sym 54748 $abc$38894$n5902
.sym 54749 $abc$38894$n4680
.sym 54750 basesoc_uart_phy_storage[5]
.sym 54751 $abc$38894$n4682
.sym 54752 $abc$38894$n4662
.sym 54753 $abc$38894$n4666
.sym 54754 $abc$38894$n4660
.sym 54755 basesoc_uart_phy_storage[7]
.sym 54758 $abc$38894$n5749
.sym 54759 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 54761 basesoc_uart_phy_rx_busy
.sym 54762 spram_bus_ack
.sym 54764 basesoc_uart_phy_storage[21]
.sym 54771 basesoc_uart_phy_storage[25]
.sym 54772 $abc$38894$n6028_1
.sym 54773 $abc$38894$n4702
.sym 54774 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 54775 VexRiscv._zz_199_[18]
.sym 54776 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 54777 VexRiscv._zz_199_[30]
.sym 54778 $abc$38894$n2252
.sym 54779 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 54780 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 54781 VexRiscv._zz_198_
.sym 54782 VexRiscv._zz_199_[10]
.sym 54783 VexRiscv._zz_41_[28]
.sym 54790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54791 $abc$38894$n2256
.sym 54792 basesoc_uart_tx_fifo_consume[3]
.sym 54798 basesoc_uart_phy_sink_ready
.sym 54799 $abc$38894$n5405
.sym 54800 $abc$38894$n3400_1
.sym 54803 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 54807 basesoc_uart_tx_fifo_consume[1]
.sym 54809 VexRiscv._zz_321_[16]
.sym 54810 basesoc_uart_tx_fifo_consume[0]
.sym 54815 basesoc_uart_tx_fifo_consume[2]
.sym 54816 $abc$38894$n5411
.sym 54821 $nextpnr_ICESTORM_LC_13$O
.sym 54823 basesoc_uart_tx_fifo_consume[0]
.sym 54827 $auto$alumacc.cc:474:replace_alu$3913.C[2]
.sym 54829 basesoc_uart_tx_fifo_consume[1]
.sym 54833 $auto$alumacc.cc:474:replace_alu$3913.C[3]
.sym 54835 basesoc_uart_tx_fifo_consume[2]
.sym 54837 $auto$alumacc.cc:474:replace_alu$3913.C[2]
.sym 54842 basesoc_uart_tx_fifo_consume[3]
.sym 54843 $auto$alumacc.cc:474:replace_alu$3913.C[3]
.sym 54847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 54848 $abc$38894$n3400_1
.sym 54849 $abc$38894$n5405
.sym 54852 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 54853 $abc$38894$n3400_1
.sym 54855 $abc$38894$n5411
.sym 54858 VexRiscv._zz_321_[16]
.sym 54865 $abc$38894$n2256
.sym 54867 basesoc_uart_phy_sink_ready
.sym 54868 $abc$38894$n2256
.sym 54869 clk12_$glb_clk
.sym 54870 sys_rst_$glb_sr
.sym 54871 basesoc_uart_phy_storage[19]
.sym 54872 basesoc_uart_phy_storage[17]
.sym 54873 $abc$38894$n4284
.sym 54874 $abc$38894$n4648
.sym 54875 $abc$38894$n4674
.sym 54876 $abc$38894$n4638
.sym 54877 $abc$38894$n4678
.sym 54878 $abc$38894$n4652
.sym 54881 $abc$38894$n5638_1
.sym 54883 VexRiscv._zz_328_
.sym 54884 VexRiscv._zz_194_[2]
.sym 54886 basesoc_uart_tx_fifo_do_read
.sym 54887 $abc$38894$n149
.sym 54888 $abc$38894$n3400_1
.sym 54889 $abc$38894$n3884
.sym 54891 basesoc_uart_tx_fifo_consume[3]
.sym 54892 basesoc_vexriscv_ibus_adr[17]
.sym 54893 csrbankarray_csrbank2_bitbang0_w[3]
.sym 54894 basesoc_uart_phy_storage[5]
.sym 54896 VexRiscv._zz_199_[5]
.sym 54897 $abc$38894$n2169
.sym 54898 $abc$38894$n5800_1
.sym 54899 $abc$38894$n149
.sym 54900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54901 $abc$38894$n4666
.sym 54902 $abc$38894$n5610_1
.sym 54904 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 54905 $abc$38894$n5621
.sym 54906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 54914 VexRiscv._zz_198_
.sym 54915 VexRiscv._zz_199_[4]
.sym 54916 VexRiscv._zz_199_[3]
.sym 54921 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 54922 VexRiscv._zz_199_[2]
.sym 54924 VexRiscv._zz_199_[1]
.sym 54925 VexRiscv._zz_199_[6]
.sym 54928 VexRiscv.decode_to_execute_IS_DIV
.sym 54929 $abc$38894$n3792
.sym 54935 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54941 VexRiscv._zz_199_[31]
.sym 54945 VexRiscv._zz_198_
.sym 54946 VexRiscv._zz_199_[1]
.sym 54952 VexRiscv._zz_199_[3]
.sym 54954 VexRiscv._zz_198_
.sym 54957 VexRiscv._zz_199_[31]
.sym 54958 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54959 VexRiscv.decode_to_execute_IS_DIV
.sym 54960 $abc$38894$n3792
.sym 54964 VexRiscv._zz_199_[6]
.sym 54966 VexRiscv._zz_198_
.sym 54969 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 54977 VexRiscv._zz_199_[4]
.sym 54978 VexRiscv._zz_198_
.sym 54981 VexRiscv.decode_to_execute_IS_DIV
.sym 54982 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 54983 VexRiscv._zz_199_[31]
.sym 54984 $abc$38894$n3792
.sym 54987 VexRiscv._zz_199_[2]
.sym 54990 VexRiscv._zz_198_
.sym 54991 $abc$38894$n7896_$glb_ce
.sym 54992 clk12_$glb_clk
.sym 54995 $abc$38894$n4286
.sym 54996 $abc$38894$n4289
.sym 54997 $abc$38894$n4292
.sym 54998 $abc$38894$n4295
.sym 54999 $abc$38894$n4298
.sym 55000 $abc$38894$n4301
.sym 55001 $abc$38894$n4304
.sym 55005 $abc$38894$n6000_1
.sym 55006 basesoc_dat_w[3]
.sym 55008 VexRiscv._zz_41_[20]
.sym 55011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55012 $abc$38894$n5408
.sym 55013 VexRiscv._zz_328_
.sym 55014 basesoc_uart_phy_storage[30]
.sym 55015 $abc$38894$n6008_1
.sym 55016 $abc$38894$n5407
.sym 55017 VexRiscv._zz_199_[7]
.sym 55018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 55019 basesoc_vexriscv_ibus_adr[19]
.sym 55020 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 55021 $abc$38894$n6012_1
.sym 55022 $abc$38894$n4674
.sym 55023 VexRiscv._zz_199_[17]
.sym 55024 VexRiscv._zz_199_[16]
.sym 55025 $abc$38894$n4682
.sym 55026 $abc$38894$n4678
.sym 55027 $abc$38894$n149
.sym 55028 VexRiscv.dBus_cmd_payload_wr
.sym 55029 VexRiscv._zz_199_[9]
.sym 55036 VexRiscv._zz_199_[9]
.sym 55037 VexRiscv._zz_192_
.sym 55042 VexRiscv._zz_199_[24]
.sym 55044 basesoc_uart_tx_fifo_do_read
.sym 55045 VexRiscv._zz_198_
.sym 55052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 55053 $abc$38894$n2252
.sym 55054 VexRiscv._zz_199_[10]
.sym 55057 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 55058 VexRiscv._zz_199_[15]
.sym 55061 $abc$38894$n151
.sym 55062 VexRiscv._zz_199_[13]
.sym 55063 VexRiscv._zz_199_[8]
.sym 55070 VexRiscv._zz_199_[13]
.sym 55071 VexRiscv._zz_198_
.sym 55075 basesoc_uart_tx_fifo_do_read
.sym 55081 VexRiscv._zz_199_[8]
.sym 55083 VexRiscv._zz_198_
.sym 55086 VexRiscv._zz_199_[15]
.sym 55088 VexRiscv._zz_198_
.sym 55093 VexRiscv._zz_199_[24]
.sym 55095 VexRiscv._zz_198_
.sym 55098 VexRiscv._zz_198_
.sym 55100 VexRiscv._zz_199_[10]
.sym 55104 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 55105 $abc$38894$n151
.sym 55106 VexRiscv._zz_192_
.sym 55107 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 55110 VexRiscv._zz_199_[9]
.sym 55112 VexRiscv._zz_198_
.sym 55114 $abc$38894$n2252
.sym 55115 clk12_$glb_clk
.sym 55116 sys_rst_$glb_sr
.sym 55117 $abc$38894$n4307
.sym 55118 $abc$38894$n4310
.sym 55119 $abc$38894$n4313
.sym 55120 $abc$38894$n4316
.sym 55121 $abc$38894$n4319
.sym 55122 $abc$38894$n4322
.sym 55123 $abc$38894$n4325
.sym 55124 $abc$38894$n4328
.sym 55127 $abc$38894$n2429
.sym 55129 $abc$38894$n102
.sym 55130 VexRiscv._zz_193_[1]
.sym 55131 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 55132 $abc$38894$n6072_1
.sym 55133 basesoc_uart_tx_fifo_wrport_we
.sym 55135 VexRiscv.CsrPlugin_mepc[21]
.sym 55137 $abc$38894$n2142
.sym 55138 $abc$38894$n6040_1
.sym 55139 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 55140 spiflash_bus_dat_r[3]
.sym 55141 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 55142 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 55143 VexRiscv._zz_199_[25]
.sym 55144 $abc$38894$n3964
.sym 55145 $abc$38894$n5753_1
.sym 55146 $abc$38894$n4686
.sym 55148 basesoc_we
.sym 55149 VexRiscv._zz_199_[8]
.sym 55151 VexRiscv._zz_319_
.sym 55158 VexRiscv._zz_319_
.sym 55159 $abc$38894$n5480
.sym 55162 VexRiscv._zz_198_
.sym 55164 $abc$38894$n3400_1
.sym 55165 VexRiscv._zz_192_
.sym 55166 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55167 VexRiscv._zz_199_[19]
.sym 55168 $abc$38894$n3402
.sym 55173 $abc$38894$n5432
.sym 55175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 55176 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 55178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 55180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 55181 VexRiscv._zz_311_
.sym 55183 VexRiscv._zz_199_[17]
.sym 55184 VexRiscv._zz_199_[16]
.sym 55185 $abc$38894$n3398_1
.sym 55191 VexRiscv._zz_198_
.sym 55193 VexRiscv._zz_199_[17]
.sym 55197 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 55198 $abc$38894$n3400_1
.sym 55199 $abc$38894$n5480
.sym 55203 VexRiscv._zz_319_
.sym 55204 $abc$38894$n3402
.sym 55205 $abc$38894$n3398_1
.sym 55206 VexRiscv._zz_311_
.sym 55210 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 55211 VexRiscv._zz_192_
.sym 55215 VexRiscv._zz_199_[19]
.sym 55217 VexRiscv._zz_198_
.sym 55222 $abc$38894$n5432
.sym 55223 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 55224 $abc$38894$n3400_1
.sym 55227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 55234 VexRiscv._zz_198_
.sym 55235 VexRiscv._zz_199_[16]
.sym 55237 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 55238 clk12_$glb_clk
.sym 55240 $abc$38894$n4331
.sym 55241 $abc$38894$n4334
.sym 55242 $abc$38894$n4337
.sym 55243 $abc$38894$n4340
.sym 55244 $abc$38894$n4343
.sym 55245 $abc$38894$n4346
.sym 55246 $abc$38894$n4349
.sym 55247 $abc$38894$n4352
.sym 55248 $abc$38894$n7499
.sym 55250 VexRiscv._zz_79_[6]
.sym 55253 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 55254 $abc$38894$n2470
.sym 55255 $abc$38894$n5938
.sym 55258 $abc$38894$n149
.sym 55261 $abc$38894$n5432
.sym 55262 cas_b_n
.sym 55263 $abc$38894$n5480
.sym 55264 $abc$38894$n6028_1
.sym 55265 $abc$38894$n149
.sym 55266 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 55267 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 55268 $abc$38894$n3964
.sym 55269 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 55270 VexRiscv._zz_199_[30]
.sym 55271 $abc$38894$n5431
.sym 55272 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 55273 $abc$38894$n4702
.sym 55274 VexRiscv._zz_198_
.sym 55275 VexRiscv._zz_35_[13]
.sym 55282 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 55283 $abc$38894$n149
.sym 55286 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 55289 VexRiscv.memory_arbitration_isValid
.sym 55290 VexRiscv._zz_198_
.sym 55291 VexRiscv._zz_199_[23]
.sym 55293 $abc$38894$n5404
.sym 55294 $abc$38894$n5407
.sym 55295 VexRiscv.memory_arbitration_isValid
.sym 55299 $abc$38894$n5410
.sym 55300 VexRiscv.dBus_cmd_payload_wr
.sym 55301 VexRiscv.execute_to_memory_IS_DIV
.sym 55302 VexRiscv._zz_170_[0]
.sym 55303 VexRiscv._zz_199_[25]
.sym 55306 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 55308 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 55309 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55314 VexRiscv._zz_199_[25]
.sym 55316 VexRiscv._zz_198_
.sym 55322 VexRiscv.dBus_cmd_payload_wr
.sym 55327 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 55328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 55329 VexRiscv.memory_arbitration_isValid
.sym 55332 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 55333 VexRiscv.execute_to_memory_IS_DIV
.sym 55334 VexRiscv.memory_arbitration_isValid
.sym 55335 $abc$38894$n5407
.sym 55340 VexRiscv._zz_198_
.sym 55341 VexRiscv._zz_199_[23]
.sym 55344 $abc$38894$n5404
.sym 55345 VexRiscv.execute_to_memory_IS_DIV
.sym 55346 VexRiscv.memory_arbitration_isValid
.sym 55347 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 55353 VexRiscv._zz_170_[0]
.sym 55356 VexRiscv.memory_arbitration_isValid
.sym 55357 VexRiscv.execute_to_memory_IS_DIV
.sym 55358 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 55359 $abc$38894$n5410
.sym 55360 $abc$38894$n149
.sym 55361 clk12_$glb_clk
.sym 55363 $abc$38894$n4355
.sym 55364 $abc$38894$n4358
.sym 55365 $abc$38894$n4361
.sym 55366 $abc$38894$n4364
.sym 55367 $abc$38894$n4367
.sym 55368 $abc$38894$n4370
.sym 55369 $abc$38894$n4373
.sym 55370 $abc$38894$n4376
.sym 55372 $PACKER_GND_NET
.sym 55373 VexRiscv._zz_35_[13]
.sym 55374 $abc$38894$n5651_1
.sym 55375 VexRiscv.memory_arbitration_isValid
.sym 55376 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 55378 $abc$38894$n3884
.sym 55379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 55380 $abc$38894$n2325
.sym 55382 basesoc_dat_w[3]
.sym 55383 VexRiscv._zz_193_[20]
.sym 55386 basesoc_timer0_reload_storage[19]
.sym 55387 VexRiscv.execute_to_memory_IS_DIV
.sym 55388 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 55389 $abc$38894$n5634_1
.sym 55390 $abc$38894$n5800_1
.sym 55391 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 55392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55393 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 55394 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55395 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 55396 $abc$38894$n5621
.sym 55397 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 55398 $abc$38894$n5610_1
.sym 55405 VexRiscv.execute_to_memory_IS_DIV
.sym 55407 VexRiscv._zz_35_[5]
.sym 55409 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 55411 VexRiscv._zz_199_[28]
.sym 55412 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 55414 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55415 $abc$38894$n2358
.sym 55417 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55420 $abc$38894$n5997_1
.sym 55422 VexRiscv.memory_arbitration_isValid
.sym 55423 spiflash_bus_dat_r[2]
.sym 55429 $abc$38894$n5977_1
.sym 55430 VexRiscv._zz_199_[30]
.sym 55431 $abc$38894$n5431
.sym 55432 VexRiscv._zz_192_
.sym 55433 VexRiscv._zz_199_[31]
.sym 55434 VexRiscv._zz_198_
.sym 55435 $abc$38894$n151
.sym 55437 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 55438 VexRiscv._zz_192_
.sym 55439 $abc$38894$n151
.sym 55440 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 55444 $abc$38894$n5977_1
.sym 55445 VexRiscv._zz_35_[5]
.sym 55446 $abc$38894$n5997_1
.sym 55452 spiflash_bus_dat_r[2]
.sym 55455 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 55456 $abc$38894$n5431
.sym 55457 VexRiscv.execute_to_memory_IS_DIV
.sym 55458 VexRiscv.memory_arbitration_isValid
.sym 55461 VexRiscv._zz_199_[31]
.sym 55462 VexRiscv._zz_198_
.sym 55467 VexRiscv.execute_to_memory_IS_DIV
.sym 55469 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 55470 VexRiscv.memory_arbitration_isValid
.sym 55474 VexRiscv._zz_198_
.sym 55476 VexRiscv._zz_199_[30]
.sym 55479 VexRiscv._zz_198_
.sym 55481 VexRiscv._zz_199_[28]
.sym 55483 $abc$38894$n2358
.sym 55484 clk12_$glb_clk
.sym 55485 sys_rst_$glb_sr
.sym 55486 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 55487 VexRiscv._zz_35_[18]
.sym 55488 $abc$38894$n6383_1
.sym 55489 $abc$38894$n5446
.sym 55490 $abc$38894$n5490
.sym 55491 $abc$38894$n6012_1
.sym 55492 $abc$38894$n5984_1
.sym 55493 $abc$38894$n5634_1
.sym 55498 $abc$38894$n4489
.sym 55499 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 55500 VexRiscv._zz_319_
.sym 55501 $abc$38894$n2461
.sym 55502 $abc$38894$n3884
.sym 55503 $abc$38894$n2358
.sym 55505 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 55509 VexRiscv._zz_35_[8]
.sym 55510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 55512 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 55513 $abc$38894$n6012_1
.sym 55514 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 55515 $abc$38894$n149
.sym 55516 VexRiscv._zz_35_[3]
.sym 55517 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 55518 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55519 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 55520 $abc$38894$n149
.sym 55521 VexRiscv._zz_35_[2]
.sym 55531 $abc$38894$n5977_1
.sym 55535 VexRiscv._zz_35_[3]
.sym 55538 VexRiscv._zz_35_[2]
.sym 55540 $abc$38894$n5597_1
.sym 55541 $abc$38894$n3928
.sym 55542 VexRiscv._zz_35_[3]
.sym 55549 VexRiscv._zz_35_[5]
.sym 55550 $abc$38894$n5989_1
.sym 55553 $abc$38894$n5622
.sym 55555 $abc$38894$n5651_1
.sym 55561 $abc$38894$n3928
.sym 55566 $abc$38894$n3928
.sym 55572 $abc$38894$n5597_1
.sym 55573 $abc$38894$n5622
.sym 55574 VexRiscv._zz_35_[2]
.sym 55581 VexRiscv._zz_35_[2]
.sym 55584 $abc$38894$n5597_1
.sym 55586 VexRiscv._zz_35_[5]
.sym 55587 $abc$38894$n5651_1
.sym 55591 VexRiscv._zz_35_[3]
.sym 55592 $abc$38894$n5989_1
.sym 55593 $abc$38894$n5977_1
.sym 55596 VexRiscv._zz_35_[5]
.sym 55602 VexRiscv._zz_35_[3]
.sym 55607 clk12_$glb_clk
.sym 55608 VexRiscv.reset_$glb_sr
.sym 55609 VexRiscv._zz_253_[0]
.sym 55610 $abc$38894$n5800_1
.sym 55611 $abc$38894$n5563
.sym 55612 $abc$38894$n5545
.sym 55613 $abc$38894$n5893_1
.sym 55614 VexRiscv._zz_35_[29]
.sym 55615 $abc$38894$n6080_1
.sym 55616 $abc$38894$n6093_1
.sym 55622 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 55624 VexRiscv._zz_35_[2]
.sym 55625 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 55627 $abc$38894$n3400_1
.sym 55628 $abc$38894$n5471
.sym 55629 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 55631 VexRiscv._zz_35_[3]
.sym 55633 VexRiscv._zz_79_[5]
.sym 55634 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 55635 $abc$38894$n2428
.sym 55636 $abc$38894$n5753_1
.sym 55638 VexRiscv._zz_79_[2]
.sym 55639 $abc$38894$n5622
.sym 55640 VexRiscv._zz_253_[1]
.sym 55641 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 55642 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 55643 $abc$38894$n3964
.sym 55653 $abc$38894$n4488
.sym 55654 $abc$38894$n5597_1
.sym 55656 $abc$38894$n6393_1
.sym 55658 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 55659 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 55660 $abc$38894$n5977_1
.sym 55661 $abc$38894$n2479
.sym 55663 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55664 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 55665 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 55666 $abc$38894$n4489
.sym 55667 $abc$38894$n3702_1
.sym 55668 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 55669 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 55670 VexRiscv._zz_192_
.sym 55671 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55672 $abc$38894$n5512
.sym 55673 $abc$38894$n6093_1
.sym 55674 $abc$38894$n5931_1
.sym 55675 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 55676 $abc$38894$n5491
.sym 55678 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55679 VexRiscv._zz_35_[29]
.sym 55685 $abc$38894$n4489
.sym 55686 $abc$38894$n4488
.sym 55689 $abc$38894$n6093_1
.sym 55690 VexRiscv._zz_35_[29]
.sym 55691 $abc$38894$n5977_1
.sym 55695 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55696 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 55697 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 55698 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55701 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 55702 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55703 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55704 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 55707 $abc$38894$n6393_1
.sym 55708 $abc$38894$n5491
.sym 55709 $abc$38894$n5512
.sym 55710 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 55714 VexRiscv._zz_35_[29]
.sym 55715 $abc$38894$n5931_1
.sym 55716 $abc$38894$n5597_1
.sym 55719 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55720 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55721 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 55722 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55725 $abc$38894$n3702_1
.sym 55726 VexRiscv._zz_192_
.sym 55728 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 55729 $abc$38894$n2479
.sym 55730 clk12_$glb_clk
.sym 55732 $abc$38894$n5931_1
.sym 55733 $abc$38894$n5523
.sym 55734 $abc$38894$n5801_1
.sym 55735 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 55736 $abc$38894$n5894_1
.sym 55737 $abc$38894$n5528
.sym 55738 $abc$38894$n5565_1
.sym 55739 $abc$38894$n5530
.sym 55745 $abc$38894$n6080_1
.sym 55746 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 55747 basesoc_dat_w[2]
.sym 55748 $abc$38894$n5977_1
.sym 55750 $abc$38894$n3705
.sym 55752 VexRiscv._zz_79_[17]
.sym 55753 VexRiscv.memory_arbitration_isValid
.sym 55755 VexRiscv._zz_50_[8]
.sym 55756 $abc$38894$n5536
.sym 55757 $abc$38894$n149
.sym 55758 $abc$38894$n149
.sym 55759 $abc$38894$n3964
.sym 55760 $abc$38894$n6028_1
.sym 55762 $abc$38894$n5491
.sym 55763 VexRiscv._zz_35_[13]
.sym 55764 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 55765 $abc$38894$n149
.sym 55766 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 55767 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 55773 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 55775 $abc$38894$n2426
.sym 55776 $abc$38894$n6395_1
.sym 55778 $abc$38894$n5516
.sym 55779 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 55783 $abc$38894$n6387_1
.sym 55784 $abc$38894$n3884
.sym 55785 $abc$38894$n5500
.sym 55786 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 55788 $abc$38894$n5491
.sym 55789 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 55790 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55792 $abc$38894$n3895
.sym 55793 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55794 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55796 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 55797 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55798 $abc$38894$n5523
.sym 55799 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 55800 VexRiscv._zz_253_[1]
.sym 55802 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 55803 $abc$38894$n5494
.sym 55806 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 55807 $abc$38894$n5500
.sym 55808 $abc$38894$n5491
.sym 55809 $abc$38894$n6387_1
.sym 55812 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55813 VexRiscv._zz_253_[1]
.sym 55820 $abc$38894$n3884
.sym 55821 $abc$38894$n3895
.sym 55824 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 55825 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 55826 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55827 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55830 $abc$38894$n5523
.sym 55831 $abc$38894$n5494
.sym 55832 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 55833 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 55836 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 55837 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 55838 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55839 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 55845 $abc$38894$n3895
.sym 55848 $abc$38894$n5516
.sym 55849 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 55850 $abc$38894$n6395_1
.sym 55851 $abc$38894$n5491
.sym 55852 $abc$38894$n2426
.sym 55853 clk12_$glb_clk
.sym 55854 VexRiscv.reset_$glb_sr
.sym 55855 VexRiscv._zz_236_[1]
.sym 55856 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 55857 $abc$38894$n6076_1
.sym 55858 $abc$38894$n5881_1
.sym 55859 $abc$38894$n5495
.sym 55860 VexRiscv._zz_79_[1]
.sym 55861 $abc$38894$n5526
.sym 55862 $abc$38894$n5561
.sym 55867 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 55869 $abc$38894$n3884
.sym 55871 VexRiscv._zz_79_[29]
.sym 55872 $abc$38894$n6487_1
.sym 55874 $abc$38894$n2490
.sym 55875 VexRiscv._zz_160_
.sym 55876 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 55879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 55880 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55882 $abc$38894$n5610_1
.sym 55883 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 55884 $abc$38894$n5593_1
.sym 55885 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 55889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 55890 VexRiscv.execute_to_memory_IS_DIV
.sym 55899 $abc$38894$n3709
.sym 55900 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 55901 $abc$38894$n3884
.sym 55902 VexRiscv._zz_236_[0]
.sym 55905 $abc$38894$n5523
.sym 55907 $abc$38894$n2428
.sym 55909 $abc$38894$n5494
.sym 55911 VexRiscv.lastStageIsFiring
.sym 55913 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 55915 $abc$38894$n3895
.sym 55916 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 55917 VexRiscv._zz_253_[1]
.sym 55918 $abc$38894$n149
.sym 55919 VexRiscv._zz_29_
.sym 55920 VexRiscv._zz_236_[1]
.sym 55924 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55925 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 55926 $abc$38894$n3706_1
.sym 55927 $abc$38894$n5539
.sym 55929 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 55932 $abc$38894$n3895
.sym 55936 $abc$38894$n5539
.sym 55938 $abc$38894$n5523
.sym 55941 $abc$38894$n5494
.sym 55942 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 55943 $abc$38894$n5523
.sym 55944 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 55947 VexRiscv._zz_253_[1]
.sym 55950 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 55955 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 55956 VexRiscv._zz_253_[1]
.sym 55959 $abc$38894$n3706_1
.sym 55961 $abc$38894$n3709
.sym 55962 $abc$38894$n149
.sym 55966 $abc$38894$n3895
.sym 55967 $abc$38894$n149
.sym 55968 $abc$38894$n3884
.sym 55971 VexRiscv._zz_236_[1]
.sym 55972 VexRiscv._zz_236_[0]
.sym 55973 VexRiscv._zz_29_
.sym 55974 VexRiscv.lastStageIsFiring
.sym 55975 $abc$38894$n2428
.sym 55976 clk12_$glb_clk
.sym 55977 VexRiscv.reset_$glb_sr
.sym 55978 $abc$38894$n6032_1
.sym 55979 VexRiscv._zz_79_[14]
.sym 55980 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 55981 VexRiscv._zz_79_[9]
.sym 55982 VexRiscv._zz_79_[13]
.sym 55983 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 55984 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 55985 $abc$38894$n5694_1
.sym 55987 VexRiscv._zz_79_[1]
.sym 55990 $abc$38894$n5522
.sym 55991 VexRiscv.CsrPlugin_hadException
.sym 55992 $abc$38894$n5989_1
.sym 55993 $abc$38894$n6036_1
.sym 55994 VexRiscv._zz_79_[21]
.sym 55995 $abc$38894$n5491
.sym 55996 $abc$38894$n5532
.sym 55997 $abc$38894$n3884
.sym 55998 VexRiscv._zz_236_[0]
.sym 55999 $abc$38894$n3884
.sym 56000 $abc$38894$n5553
.sym 56001 VexRiscv._zz_160_
.sym 56003 VexRiscv._zz_160_
.sym 56005 VexRiscv._zz_29_
.sym 56007 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 56008 $abc$38894$n149
.sym 56010 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 56019 $abc$38894$n4327_1
.sym 56024 $abc$38894$n2429
.sym 56025 $abc$38894$n4325_1
.sym 56027 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 56028 $abc$38894$n3795_1
.sym 56029 VexRiscv._zz_35_[6]
.sym 56030 $abc$38894$n149
.sym 56031 $abc$38894$n5597_1
.sym 56032 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 56035 $abc$38894$n5750_1
.sym 56036 $abc$38894$n3705
.sym 56038 $abc$38894$n3895
.sym 56039 $abc$38894$n6029_1
.sym 56040 $abc$38894$n4327_1
.sym 56046 VexRiscv.lastStageIsFiring
.sym 56047 $abc$38894$n5977_1
.sym 56048 VexRiscv._zz_35_[13]
.sym 56053 $abc$38894$n3705
.sym 56054 $abc$38894$n4325_1
.sym 56058 $abc$38894$n5597_1
.sym 56059 $abc$38894$n5750_1
.sym 56061 VexRiscv._zz_35_[13]
.sym 56064 $abc$38894$n6029_1
.sym 56065 $abc$38894$n5977_1
.sym 56066 VexRiscv._zz_35_[13]
.sym 56071 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 56073 VexRiscv.lastStageIsFiring
.sym 56077 $abc$38894$n3895
.sym 56079 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 56084 VexRiscv._zz_35_[6]
.sym 56088 $abc$38894$n4327_1
.sym 56089 $abc$38894$n3705
.sym 56090 $abc$38894$n4325_1
.sym 56091 $abc$38894$n2429
.sym 56094 $abc$38894$n2429
.sym 56095 $abc$38894$n149
.sym 56096 $abc$38894$n4327_1
.sym 56097 $abc$38894$n3795_1
.sym 56099 clk12_$glb_clk
.sym 56100 VexRiscv.reset_$glb_sr
.sym 56101 $abc$38894$n5750_1
.sym 56102 $abc$38894$n5610_1
.sym 56103 $abc$38894$n5985_1
.sym 56104 $abc$38894$n6033_1
.sym 56105 $abc$38894$n6029_1
.sym 56106 VexRiscv.execute_to_memory_IS_DIV
.sym 56107 $abc$38894$n5980_1
.sym 56108 $abc$38894$n5753_1
.sym 56114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 56115 $abc$38894$n2490
.sym 56116 VexRiscv._zz_79_[9]
.sym 56117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 56118 $abc$38894$n3413_1
.sym 56119 VexRiscv._zz_79_[3]
.sym 56120 VexRiscv._zz_79_[5]
.sym 56121 $abc$38894$n5491
.sym 56123 basesoc_uart_rx_fifo_do_read
.sym 56124 $abc$38894$n5977_1
.sym 56128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 56130 VexRiscv._zz_79_[2]
.sym 56131 $abc$38894$n5622
.sym 56132 $abc$38894$n5753_1
.sym 56133 VexRiscv._zz_79_[5]
.sym 56134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 56136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 56144 VexRiscv._zz_35_[4]
.sym 56146 $abc$38894$n5977_1
.sym 56149 VexRiscv._zz_35_[6]
.sym 56152 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 56153 $abc$38894$n5662_1
.sym 56158 $abc$38894$n5597_1
.sym 56159 VexRiscv.lastStageIsFiring
.sym 56161 $abc$38894$n5639_1
.sym 56163 $abc$38894$n5993_1
.sym 56166 $abc$38894$n5597_1
.sym 56167 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 56168 VexRiscv._zz_15_
.sym 56169 VexRiscv._zz_51_
.sym 56172 $abc$38894$n6001_1
.sym 56176 VexRiscv._zz_35_[6]
.sym 56177 $abc$38894$n5662_1
.sym 56178 $abc$38894$n5597_1
.sym 56182 VexRiscv._zz_35_[4]
.sym 56183 $abc$38894$n5639_1
.sym 56184 $abc$38894$n5597_1
.sym 56188 VexRiscv._zz_35_[6]
.sym 56189 $abc$38894$n5977_1
.sym 56190 $abc$38894$n6001_1
.sym 56195 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 56199 $abc$38894$n5977_1
.sym 56200 $abc$38894$n5993_1
.sym 56201 VexRiscv._zz_35_[4]
.sym 56208 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 56213 VexRiscv._zz_51_
.sym 56214 VexRiscv.lastStageIsFiring
.sym 56217 VexRiscv._zz_15_
.sym 56222 clk12_$glb_clk
.sym 56224 $abc$38894$n5969_1
.sym 56225 $abc$38894$n5622
.sym 56226 VexRiscv._zz_50_[10]
.sym 56227 $abc$38894$n5639_1
.sym 56228 $abc$38894$n6486_1
.sym 56229 $abc$38894$n5993_1
.sym 56230 $abc$38894$n6001_1
.sym 56231 $abc$38894$n6487_1
.sym 56237 $abc$38894$n5977_1
.sym 56243 $abc$38894$n5977_1
.sym 56244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 56246 VexRiscv._zz_50_[8]
.sym 56250 $abc$38894$n149
.sym 56251 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 56255 $abc$38894$n6487_1
.sym 56269 $abc$38894$n3884
.sym 56270 $abc$38894$n3471_1
.sym 56274 $abc$38894$n5652_1
.sym 56276 $abc$38894$n149
.sym 56278 $abc$38894$n5663_1
.sym 56279 VexRiscv._zz_50_[8]
.sym 56280 VexRiscv._zz_50_[9]
.sym 56281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 56285 VexRiscv._zz_41_[26]
.sym 56288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 56289 $abc$38894$n5593_1
.sym 56291 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 56293 VexRiscv._zz_79_[5]
.sym 56295 VexRiscv._zz_79_[6]
.sym 56304 VexRiscv._zz_50_[8]
.sym 56305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 56306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 56307 VexRiscv._zz_50_[9]
.sym 56316 VexRiscv._zz_79_[6]
.sym 56317 $abc$38894$n5663_1
.sym 56318 $abc$38894$n5593_1
.sym 56322 $abc$38894$n5652_1
.sym 56323 VexRiscv._zz_79_[5]
.sym 56325 $abc$38894$n5593_1
.sym 56328 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 56329 $abc$38894$n3884
.sym 56330 $abc$38894$n3471_1
.sym 56343 VexRiscv._zz_41_[26]
.sym 56344 $abc$38894$n149
.sym 56345 clk12_$glb_clk
.sym 56347 VexRiscv._zz_149_
.sym 56360 $abc$38894$n5652_1
.sym 56361 $abc$38894$n6002_1
.sym 56364 $abc$38894$n6487_1
.sym 56366 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 56368 VexRiscv._zz_50_[9]
.sym 56370 VexRiscv._zz_50_[10]
.sym 56375 $abc$38894$n5593_1
.sym 56397 $abc$38894$n3884
.sym 56398 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 56415 $abc$38894$n2123
.sym 56424 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 56445 $abc$38894$n3884
.sym 56467 $abc$38894$n2123
.sym 56468 clk12_$glb_clk
.sym 56469 VexRiscv.reset_$glb_sr
.sym 56480 VexRiscv._zz_50_[7]
.sym 56514 $abc$38894$n2429
.sym 56525 $abc$38894$n2429
.sym 56540 user_sw3
.sym 56542 user_sw2
.sym 56571 $abc$38894$n5972
.sym 56572 $abc$38894$n5974
.sym 56573 basesoc_uart_phy_tx_bitcount[3]
.sym 56575 basesoc_uart_phy_tx_bitcount[2]
.sym 56576 $abc$38894$n3519
.sym 56584 VexRiscv.decode_to_execute_RS2[12]
.sym 56586 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 56587 $abc$38894$n3636_1
.sym 56591 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 56596 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 56612 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 56618 VexRiscv._zz_170_[1]
.sym 56619 $abc$38894$n5332_1
.sym 56621 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 56622 $abc$38894$n5098_1
.sym 56624 VexRiscv._zz_170_[0]
.sym 56626 VexRiscv._zz_129_[3]
.sym 56628 VexRiscv.decode_to_execute_RS2[11]
.sym 56640 $abc$38894$n4896
.sym 56644 $abc$38894$n5098_1
.sym 56645 $abc$38894$n5332_1
.sym 56646 $abc$38894$n4896
.sym 56647 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 56650 $abc$38894$n5332_1
.sym 56651 $abc$38894$n5098_1
.sym 56652 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 56653 $abc$38894$n4896
.sym 56656 VexRiscv._zz_170_[0]
.sym 56657 VexRiscv._zz_170_[1]
.sym 56658 VexRiscv._zz_129_[3]
.sym 56659 VexRiscv.decode_to_execute_RS2[11]
.sym 56674 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 56675 $abc$38894$n4896
.sym 56676 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 56677 $abc$38894$n5098_1
.sym 56686 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 56687 $abc$38894$n4896
.sym 56688 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 56689 $abc$38894$n5098_1
.sym 56690 $abc$38894$n7896_$glb_ce
.sym 56691 clk12_$glb_clk
.sym 56698 $abc$38894$n2188
.sym 56699 $abc$38894$n5626
.sym 56701 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 56702 $abc$38894$n2179
.sym 56703 VexRiscv.CsrPlugin_mcause_interrupt
.sym 56707 $abc$38894$n5722
.sym 56708 grant
.sym 56709 $abc$38894$n2185
.sym 56711 spram_maskwren10[0]
.sym 56712 $abc$38894$n6161_1
.sym 56715 array_muxed1[11]
.sym 56719 $abc$38894$n6165_1
.sym 56723 $abc$38894$n2179
.sym 56726 array_muxed0[0]
.sym 56739 array_muxed1[12]
.sym 56740 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 56743 VexRiscv._zz_170_[0]
.sym 56745 $abc$38894$n3519
.sym 56746 spram_maskwren00[0]
.sym 56748 spram_maskwren00[2]
.sym 56750 spram_maskwren10[2]
.sym 56752 array_muxed0[0]
.sym 56758 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 56761 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 56780 spiflash_bus_dat_r[13]
.sym 56794 spiflash_bus_dat_r[11]
.sym 56795 $abc$38894$n6165_1
.sym 56796 $abc$38894$n6161_1
.sym 56802 slave_sel_r[1]
.sym 56814 spiflash_bus_dat_r[11]
.sym 56815 slave_sel_r[1]
.sym 56816 $abc$38894$n6161_1
.sym 56849 slave_sel_r[1]
.sym 56851 $abc$38894$n6165_1
.sym 56852 spiflash_bus_dat_r[13]
.sym 56854 clk12_$glb_clk
.sym 56855 $abc$38894$n147_$glb_sr
.sym 56857 spiflash_bus_dat_r[10]
.sym 56858 spiflash_bus_dat_r[8]
.sym 56859 $abc$38894$n2182
.sym 56860 spiflash_bus_dat_r[11]
.sym 56862 spiflash_bus_dat_r[9]
.sym 56867 $abc$38894$n4296_1
.sym 56869 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 56870 $abc$38894$n2403
.sym 56872 array_muxed0[0]
.sym 56873 basesoc_uart_phy_tx_bitcount[0]
.sym 56874 array_muxed0[3]
.sym 56876 $abc$38894$n2403
.sym 56877 VexRiscv._zz_129_[3]
.sym 56878 array_muxed0[3]
.sym 56879 array_muxed0[6]
.sym 56881 VexRiscv.CsrPlugin_mip_MEIP
.sym 56883 $abc$38894$n6155_1
.sym 56884 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 56885 VexRiscv.decode_to_execute_RS2[11]
.sym 56886 $abc$38894$n2179
.sym 56888 VexRiscv.CsrPlugin_mcause_interrupt
.sym 56889 basesoc_uart_phy_tx_busy
.sym 56890 $abc$38894$n2360
.sym 56891 VexRiscv._zz_200_[5]
.sym 56899 VexRiscv._zz_129_[1]
.sym 56900 VexRiscv._zz_170_[0]
.sym 56909 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 56915 VexRiscv.decode_to_execute_RS2[9]
.sym 56917 sys_rst
.sym 56921 VexRiscv._zz_170_[1]
.sym 56922 VexRiscv._zz_129_[4]
.sym 56924 VexRiscv.decode_to_execute_RS2[12]
.sym 56928 $abc$38894$n2185
.sym 56930 VexRiscv._zz_129_[4]
.sym 56931 VexRiscv._zz_170_[1]
.sym 56932 VexRiscv.decode_to_execute_RS2[12]
.sym 56933 VexRiscv._zz_170_[0]
.sym 56937 $abc$38894$n2185
.sym 56939 sys_rst
.sym 56945 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 56966 VexRiscv.decode_to_execute_RS2[9]
.sym 56967 VexRiscv._zz_170_[0]
.sym 56968 VexRiscv._zz_129_[1]
.sym 56969 VexRiscv._zz_170_[1]
.sym 56976 $abc$38894$n7896_$glb_ce
.sym 56977 clk12_$glb_clk
.sym 56980 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 56981 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 56987 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 56989 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 56990 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 56992 array_muxed0[8]
.sym 56993 $abc$38894$n4339_1
.sym 56994 array_muxed0[6]
.sym 56996 $abc$38894$n2478
.sym 56997 $PACKER_VCC_NET
.sym 57001 spram_maskwren10[0]
.sym 57002 VexRiscv._zz_129_[5]
.sym 57003 sys_rst
.sym 57004 basesoc_vexriscv_ibus_adr[11]
.sym 57005 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57006 VexRiscv.decode_to_execute_RS2[31]
.sym 57007 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 57010 $abc$38894$n4186
.sym 57012 $abc$38894$n4191_1
.sym 57014 array_muxed0[1]
.sym 57021 $abc$38894$n4192_1
.sym 57022 basesoc_vexriscv_dbus_adr[11]
.sym 57023 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 57024 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 57025 VexRiscv._zz_200_[31]
.sym 57027 VexRiscv.lastStagePc[0]
.sym 57028 basesoc_vexriscv_ibus_adr[11]
.sym 57029 VexRiscv._zz_151_[0]
.sym 57030 $abc$38894$n4183
.sym 57031 $abc$38894$n2409
.sym 57033 VexRiscv.CsrPlugin_mepc[0]
.sym 57034 $abc$38894$n4307_1
.sym 57035 $abc$38894$n2490
.sym 57037 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 57038 $abc$38894$n3637_1
.sym 57039 VexRiscv._zz_170_[0]
.sym 57045 $abc$38894$n4306_1
.sym 57047 grant
.sym 57048 VexRiscv.CsrPlugin_mcause_interrupt
.sym 57049 VexRiscv._zz_170_[1]
.sym 57053 basesoc_vexriscv_dbus_adr[11]
.sym 57055 grant
.sym 57056 basesoc_vexriscv_ibus_adr[11]
.sym 57059 VexRiscv.CsrPlugin_mcause_interrupt
.sym 57061 $abc$38894$n4192_1
.sym 57065 $abc$38894$n3637_1
.sym 57066 VexRiscv._zz_200_[31]
.sym 57067 $abc$38894$n4306_1
.sym 57068 $abc$38894$n4307_1
.sym 57073 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 57077 VexRiscv._zz_151_[0]
.sym 57078 VexRiscv._zz_170_[0]
.sym 57079 VexRiscv._zz_170_[1]
.sym 57080 $abc$38894$n4183
.sym 57085 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 57089 $abc$38894$n2490
.sym 57090 VexRiscv.lastStagePc[0]
.sym 57091 VexRiscv.CsrPlugin_mepc[0]
.sym 57098 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 57099 $abc$38894$n2409
.sym 57100 clk12_$glb_clk
.sym 57101 VexRiscv.reset_$glb_sr
.sym 57102 VexRiscv.CsrPlugin_mip_MEIP
.sym 57103 $abc$38894$n7
.sym 57104 basesoc_uart_phy_rx
.sym 57105 VexRiscv.externalInterruptArray_regNext[1]
.sym 57106 $abc$38894$n4195_1
.sym 57107 $abc$38894$n3530
.sym 57108 $abc$38894$n4197_1
.sym 57109 $abc$38894$n3758
.sym 57110 basesoc_ctrl_reset_reset_r
.sym 57112 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 57113 $abc$38894$n6076_1
.sym 57114 basesoc_ctrl_reset_reset_r
.sym 57115 VexRiscv._zz_151_[0]
.sym 57119 basesoc_ctrl_reset_reset_r
.sym 57120 slave_sel_r[1]
.sym 57123 VexRiscv._zz_203_
.sym 57125 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 57127 spiflash_bus_dat_r[6]
.sym 57128 spiflash_bus_dat_r[7]
.sym 57129 VexRiscv._zz_170_[0]
.sym 57130 basesoc_ctrl_storage[15]
.sym 57131 $abc$38894$n5978_1
.sym 57132 VexRiscv.decode_to_execute_RS2[9]
.sym 57133 VexRiscv._zz_129_[5]
.sym 57134 VexRiscv.decode_to_execute_RS2[21]
.sym 57135 VexRiscv.CsrPlugin_mip_MEIP
.sym 57137 VexRiscv._zz_151_[31]
.sym 57144 VexRiscv._zz_151_[31]
.sym 57145 VexRiscv._zz_170_[0]
.sym 57146 $abc$38894$n4190_1
.sym 57147 VexRiscv.externalInterruptArray_regNext[0]
.sym 57148 VexRiscv.CsrPlugin_mtval[0]
.sym 57149 VexRiscv._zz_170_[1]
.sym 57150 $abc$38894$n4185
.sym 57151 basesoc_dat_w[7]
.sym 57152 $abc$38894$n4184_1
.sym 57153 $abc$38894$n4305_1
.sym 57154 $abc$38894$n2138
.sym 57155 $abc$38894$n4189
.sym 57156 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 57158 VexRiscv._zz_200_[0]
.sym 57160 $abc$38894$n4202_1
.sym 57161 VexRiscv._zz_200_[5]
.sym 57162 VexRiscv._zz_286_[10]
.sym 57163 $abc$38894$n4195_1
.sym 57164 VexRiscv.CsrPlugin_mepc[0]
.sym 57166 VexRiscv.CsrPlugin_mtval[5]
.sym 57167 VexRiscv.CsrPlugin_mtval[1]
.sym 57170 $abc$38894$n4186
.sym 57171 $abc$38894$n4192_1
.sym 57172 $abc$38894$n4191_1
.sym 57176 $abc$38894$n4191_1
.sym 57177 VexRiscv.CsrPlugin_mtval[5]
.sym 57178 VexRiscv._zz_200_[5]
.sym 57179 $abc$38894$n4202_1
.sym 57182 $abc$38894$n4185
.sym 57184 VexRiscv.CsrPlugin_mtval[0]
.sym 57185 $abc$38894$n4191_1
.sym 57188 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 57189 $abc$38894$n4192_1
.sym 57190 $abc$38894$n4184_1
.sym 57194 $abc$38894$n4305_1
.sym 57195 VexRiscv._zz_170_[0]
.sym 57196 VexRiscv._zz_151_[31]
.sym 57197 VexRiscv._zz_170_[1]
.sym 57200 VexRiscv._zz_200_[0]
.sym 57201 $abc$38894$n4190_1
.sym 57202 VexRiscv.externalInterruptArray_regNext[0]
.sym 57203 VexRiscv._zz_286_[10]
.sym 57207 $abc$38894$n4191_1
.sym 57208 VexRiscv.CsrPlugin_mtval[1]
.sym 57209 $abc$38894$n4195_1
.sym 57215 basesoc_dat_w[7]
.sym 57218 $abc$38894$n4189
.sym 57219 $abc$38894$n4186
.sym 57220 VexRiscv.CsrPlugin_mepc[0]
.sym 57222 $abc$38894$n2138
.sym 57223 clk12_$glb_clk
.sym 57224 sys_rst_$glb_sr
.sym 57225 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 57226 $abc$38894$n5578_1
.sym 57227 $abc$38894$n5726_1
.sym 57228 VexRiscv._zz_36_[11]
.sym 57229 $abc$38894$n5584_1
.sym 57230 $abc$38894$n6400_1
.sym 57231 $abc$38894$n5720_1
.sym 57232 spiflash_bus_dat_r[7]
.sym 57235 $abc$38894$n5881_1
.sym 57237 basesoc_dat_w[7]
.sym 57241 $abc$38894$n2490
.sym 57242 $abc$38894$n2138
.sym 57244 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 57245 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 57246 $abc$38894$n7
.sym 57247 VexRiscv.lastStagePc[2]
.sym 57248 $abc$38894$n2358
.sym 57249 VexRiscv.decode_to_execute_RS2[12]
.sym 57250 $abc$38894$n3826
.sym 57251 $abc$38894$n5585_1
.sym 57252 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 57254 $abc$38894$n5833_1
.sym 57255 VexRiscv.decode_to_execute_RS2[22]
.sym 57256 VexRiscv._zz_151_[20]
.sym 57257 $abc$38894$n6048_1
.sym 57258 $abc$38894$n3646_1
.sym 57259 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57260 VexRiscv.externalInterruptArray_regNext[0]
.sym 57266 VexRiscv._zz_36_[25]
.sym 57269 $abc$38894$n5585_1
.sym 57270 $abc$38894$n6314_1
.sym 57273 VexRiscv._zz_36_[1]
.sym 57276 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57277 VexRiscv._zz_36_[5]
.sym 57278 VexRiscv._zz_41_[2]
.sym 57281 $abc$38894$n5722
.sym 57282 VexRiscv._zz_151_[12]
.sym 57283 VexRiscv._zz_151_[0]
.sym 57284 $abc$38894$n149
.sym 57286 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 57288 VexRiscv._zz_36_[18]
.sym 57294 $abc$38894$n5703_1
.sym 57296 VexRiscv._zz_49_[0]
.sym 57297 VexRiscv._zz_49_[1]
.sym 57300 VexRiscv._zz_41_[2]
.sym 57308 VexRiscv._zz_36_[5]
.sym 57314 VexRiscv._zz_36_[1]
.sym 57318 VexRiscv._zz_36_[25]
.sym 57323 $abc$38894$n6314_1
.sym 57324 VexRiscv._zz_151_[0]
.sym 57325 VexRiscv._zz_49_[1]
.sym 57326 VexRiscv._zz_49_[0]
.sym 57330 VexRiscv._zz_36_[18]
.sym 57335 $abc$38894$n5722
.sym 57336 $abc$38894$n5585_1
.sym 57338 $abc$38894$n5703_1
.sym 57342 VexRiscv._zz_151_[12]
.sym 57343 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57344 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 57345 $abc$38894$n149
.sym 57346 clk12_$glb_clk
.sym 57348 VexRiscv._zz_36_[22]
.sym 57349 VexRiscv.decode_to_execute_RS2[19]
.sym 57350 $abc$38894$n6447_1
.sym 57351 $abc$38894$n5854_1
.sym 57352 $abc$38894$n6449_1
.sym 57353 VexRiscv._zz_199_[22]
.sym 57354 VexRiscv.decode_to_execute_RS2[11]
.sym 57355 $abc$38894$n5818_1
.sym 57358 basesoc_uart_phy_storage[26]
.sym 57361 VexRiscv.externalInterruptArray_regNext[0]
.sym 57362 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57364 basesoc_we
.sym 57365 spiflash_bus_dat_r[7]
.sym 57367 VexRiscv._zz_170_[1]
.sym 57368 $abc$38894$n2358
.sym 57369 sys_rst
.sym 57370 $abc$38894$n5723_1
.sym 57371 basesoc_dat_w[6]
.sym 57372 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 57373 $abc$38894$n5846_1
.sym 57374 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 57375 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 57376 basesoc_dat_w[7]
.sym 57377 VexRiscv.decode_to_execute_RS2[11]
.sym 57378 $PACKER_VCC_NET
.sym 57379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 57381 basesoc_uart_phy_tx_busy
.sym 57382 VexRiscv._zz_49_[0]
.sym 57383 VexRiscv._zz_49_[1]
.sym 57389 VexRiscv._zz_49_[0]
.sym 57390 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 57391 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57392 VexRiscv._zz_151_[11]
.sym 57393 $abc$38894$n5772_1
.sym 57394 $abc$38894$n5856_1
.sym 57396 $abc$38894$n3646_1
.sym 57398 VexRiscv._zz_151_[19]
.sym 57399 $abc$38894$n5855_1
.sym 57400 $abc$38894$n2138
.sym 57401 $abc$38894$n5817_1
.sym 57402 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 57403 $abc$38894$n5797
.sym 57405 VexRiscv._zz_288_[11]
.sym 57407 VexRiscv._zz_47_[1]
.sym 57408 $abc$38894$n13
.sym 57409 VexRiscv._zz_47_[0]
.sym 57410 $abc$38894$n3826
.sym 57411 $abc$38894$n5585_1
.sym 57412 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57413 VexRiscv._zz_151_[18]
.sym 57414 $abc$38894$n5833_1
.sym 57416 $abc$38894$n5854_1
.sym 57418 $abc$38894$n5851_1
.sym 57419 VexRiscv._zz_49_[1]
.sym 57422 $abc$38894$n5585_1
.sym 57423 $abc$38894$n5797
.sym 57424 $abc$38894$n5772_1
.sym 57428 $abc$38894$n13
.sym 57434 $abc$38894$n5585_1
.sym 57436 $abc$38894$n5833_1
.sym 57437 $abc$38894$n5856_1
.sym 57440 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 57441 VexRiscv._zz_47_[1]
.sym 57442 $abc$38894$n5817_1
.sym 57443 VexRiscv._zz_47_[0]
.sym 57446 VexRiscv._zz_49_[0]
.sym 57447 VexRiscv._zz_49_[1]
.sym 57448 VexRiscv._zz_151_[19]
.sym 57449 $abc$38894$n3826
.sym 57452 VexRiscv._zz_151_[11]
.sym 57453 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57455 VexRiscv._zz_288_[11]
.sym 57458 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 57459 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57461 VexRiscv._zz_151_[18]
.sym 57464 $abc$38894$n3646_1
.sym 57465 $abc$38894$n5854_1
.sym 57466 $abc$38894$n5855_1
.sym 57467 $abc$38894$n5851_1
.sym 57468 $abc$38894$n2138
.sym 57469 clk12_$glb_clk
.sym 57471 $abc$38894$n6451_1
.sym 57472 $abc$38894$n6401
.sym 57473 basesoc_timer0_load_storage[7]
.sym 57474 $abc$38894$n6452_1
.sym 57475 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 57476 $abc$38894$n5830_1
.sym 57477 VexRiscv._zz_36_[20]
.sym 57478 $abc$38894$n6399_1
.sym 57480 VexRiscv._zz_199_[22]
.sym 57481 VexRiscv._zz_199_[22]
.sym 57482 basesoc_uart_phy_storage[5]
.sym 57483 $abc$38894$n6064_1
.sym 57484 VexRiscv._zz_151_[19]
.sym 57486 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 57487 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 57491 $abc$38894$n2138
.sym 57492 VexRiscv.CsrPlugin_mtval[5]
.sym 57493 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 57495 $abc$38894$n5954_1
.sym 57496 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 57497 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57498 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 57499 VexRiscv._zz_199_[31]
.sym 57500 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 57502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 57503 VexRiscv._zz_199_[19]
.sym 57504 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 57505 VexRiscv.decode_to_execute_RS2[31]
.sym 57506 sys_rst
.sym 57512 VexRiscv._zz_36_[22]
.sym 57513 VexRiscv.decode_to_execute_RS2[19]
.sym 57518 VexRiscv.decode_to_execute_RS2[11]
.sym 57521 $abc$38894$n5736_1
.sym 57529 $abc$38894$n6048_1
.sym 57531 VexRiscv._zz_42_[1]
.sym 57533 $abc$38894$n5846_1
.sym 57534 VexRiscv._zz_36_[18]
.sym 57535 VexRiscv._zz_42_[0]
.sym 57536 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 57537 VexRiscv._zz_152_
.sym 57538 $abc$38894$n5598_1
.sym 57539 VexRiscv._zz_42_[1]
.sym 57540 VexRiscv._zz_36_[12]
.sym 57541 $abc$38894$n5978_1
.sym 57542 VexRiscv.decode_to_execute_RS2[30]
.sym 57543 VexRiscv.decode_to_execute_RS2[23]
.sym 57546 $abc$38894$n5598_1
.sym 57547 $abc$38894$n5736_1
.sym 57548 VexRiscv._zz_36_[12]
.sym 57551 VexRiscv.decode_to_execute_RS2[30]
.sym 57552 VexRiscv._zz_152_
.sym 57553 VexRiscv._zz_42_[0]
.sym 57554 VexRiscv._zz_42_[1]
.sym 57557 VexRiscv.decode_to_execute_RS2[23]
.sym 57558 VexRiscv._zz_42_[0]
.sym 57559 VexRiscv._zz_152_
.sym 57560 VexRiscv._zz_42_[1]
.sym 57563 $abc$38894$n5846_1
.sym 57564 VexRiscv._zz_36_[22]
.sym 57565 $abc$38894$n5598_1
.sym 57569 VexRiscv.decode_to_execute_RS2[11]
.sym 57570 VexRiscv._zz_42_[1]
.sym 57571 VexRiscv._zz_152_
.sym 57572 VexRiscv._zz_42_[0]
.sym 57575 VexRiscv._zz_42_[0]
.sym 57576 VexRiscv._zz_42_[1]
.sym 57577 VexRiscv.decode_to_execute_RS2[19]
.sym 57578 VexRiscv._zz_152_
.sym 57582 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 57588 VexRiscv._zz_36_[18]
.sym 57589 $abc$38894$n6048_1
.sym 57590 $abc$38894$n5978_1
.sym 57591 $abc$38894$n2429_$glb_ce
.sym 57592 clk12_$glb_clk
.sym 57594 VexRiscv._zz_199_[31]
.sym 57595 VexRiscv.decode_to_execute_RS2[20]
.sym 57596 VexRiscv._zz_199_[19]
.sym 57597 VexRiscv.decode_to_execute_RS2[31]
.sym 57598 VexRiscv._zz_199_[23]
.sym 57599 VexRiscv._zz_199_[20]
.sym 57600 VexRiscv.decode_to_execute_RS2[30]
.sym 57601 VexRiscv.decode_to_execute_RS2[23]
.sym 57603 $abc$38894$n3604_1
.sym 57604 $abc$38894$n3604_1
.sym 57605 VexRiscv._zz_199_[0]
.sym 57606 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 57607 $abc$38894$n5736_1
.sym 57608 basesoc_timer0_value[1]
.sym 57609 $abc$38894$n149
.sym 57610 slave_sel_r[1]
.sym 57611 sys_rst
.sym 57612 slave_sel[2]
.sym 57613 $abc$38894$n2142
.sym 57614 sys_rst
.sym 57615 $abc$38894$n2331
.sym 57618 VexRiscv._zz_288_[22]
.sym 57619 VexRiscv._zz_199_[23]
.sym 57620 $abc$38894$n5598_1
.sym 57621 VexRiscv._zz_199_[20]
.sym 57622 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 57623 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 57624 $abc$38894$n5598_1
.sym 57625 VexRiscv.decode_to_execute_RS2[28]
.sym 57626 VexRiscv.decode_to_execute_RS2[21]
.sym 57627 $abc$38894$n5978_1
.sym 57628 VexRiscv._zz_170_[0]
.sym 57629 $abc$38894$n6096_1
.sym 57636 VexRiscv._zz_152_
.sym 57637 $abc$38894$n149
.sym 57638 VexRiscv._zz_42_[1]
.sym 57641 VexRiscv.decode_to_execute_RS2[28]
.sym 57642 VexRiscv._zz_42_[0]
.sym 57643 $abc$38894$n4183
.sym 57644 $abc$38894$n6401
.sym 57646 VexRiscv.decode_to_execute_RS2[22]
.sym 57650 VexRiscv._zz_42_[0]
.sym 57651 $abc$38894$n4302_1
.sym 57654 VexRiscv._zz_36_[30]
.sym 57658 $abc$38894$n6483_1
.sym 57660 VexRiscv.decode_to_execute_RS2[20]
.sym 57661 $abc$38894$n3636_1
.sym 57662 VexRiscv.decode_to_execute_RS2[31]
.sym 57664 VexRiscv._zz_36_[0]
.sym 57666 VexRiscv._zz_152_
.sym 57668 VexRiscv.decode_to_execute_RS2[20]
.sym 57669 VexRiscv._zz_42_[1]
.sym 57670 VexRiscv._zz_152_
.sym 57671 VexRiscv._zz_42_[0]
.sym 57677 VexRiscv._zz_36_[0]
.sym 57680 VexRiscv.decode_to_execute_RS2[31]
.sym 57681 VexRiscv._zz_152_
.sym 57682 VexRiscv._zz_42_[0]
.sym 57683 VexRiscv._zz_42_[1]
.sym 57686 $abc$38894$n6483_1
.sym 57687 $abc$38894$n4302_1
.sym 57688 $abc$38894$n3636_1
.sym 57692 VexRiscv.decode_to_execute_RS2[28]
.sym 57693 VexRiscv._zz_42_[1]
.sym 57694 VexRiscv._zz_152_
.sym 57695 VexRiscv._zz_42_[0]
.sym 57698 $abc$38894$n4183
.sym 57700 $abc$38894$n3636_1
.sym 57701 $abc$38894$n6401
.sym 57705 VexRiscv._zz_36_[30]
.sym 57710 VexRiscv._zz_42_[1]
.sym 57711 VexRiscv._zz_42_[0]
.sym 57712 VexRiscv._zz_152_
.sym 57713 VexRiscv.decode_to_execute_RS2[22]
.sym 57714 $abc$38894$n149
.sym 57715 clk12_$glb_clk
.sym 57717 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 57718 VexRiscv.lastStagePc[13]
.sym 57719 VexRiscv.lastStagePc[22]
.sym 57720 VexRiscv.lastStagePc[1]
.sym 57721 $abc$38894$n5960_1
.sym 57722 $abc$38894$n3921
.sym 57723 VexRiscv.lastStagePc[7]
.sym 57724 $abc$38894$n6456_1
.sym 57727 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 57728 $abc$38894$n4662
.sym 57729 $abc$38894$n149
.sym 57732 $abc$38894$n13
.sym 57737 $abc$38894$n2185
.sym 57738 VexRiscv._zz_151_[20]
.sym 57739 $abc$38894$n5942_1
.sym 57740 $abc$38894$n5866_1
.sym 57741 $abc$38894$n3842_1
.sym 57742 $abc$38894$n5585_1
.sym 57743 VexRiscv._zz_36_[12]
.sym 57744 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57745 $abc$38894$n3646_1
.sym 57746 $abc$38894$n5788
.sym 57747 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 57748 $abc$38894$n2470
.sym 57749 $abc$38894$n3826
.sym 57750 $abc$38894$n5833_1
.sym 57751 $abc$38894$n7897
.sym 57752 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 57760 VexRiscv._zz_42_[0]
.sym 57761 VexRiscv._zz_36_[30]
.sym 57762 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 57765 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 57770 $abc$38894$n5918_1
.sym 57771 VexRiscv._zz_36_[0]
.sym 57772 VexRiscv._zz_36_[28]
.sym 57775 VexRiscv.decode_to_execute_RS2[16]
.sym 57777 VexRiscv._zz_42_[1]
.sym 57780 $abc$38894$n5598_1
.sym 57781 VexRiscv._zz_42_[0]
.sym 57782 $abc$38894$n5965_1
.sym 57783 VexRiscv._zz_152_
.sym 57785 VexRiscv._zz_42_[1]
.sym 57786 VexRiscv.decode_to_execute_RS2[21]
.sym 57787 $abc$38894$n5978_1
.sym 57788 VexRiscv.decode_to_execute_RS2[13]
.sym 57789 $abc$38894$n6096_1
.sym 57792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 57797 $abc$38894$n5918_1
.sym 57799 VexRiscv._zz_36_[28]
.sym 57800 $abc$38894$n5598_1
.sym 57803 VexRiscv._zz_36_[0]
.sym 57805 $abc$38894$n5978_1
.sym 57806 $abc$38894$n5965_1
.sym 57812 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 57815 VexRiscv._zz_42_[1]
.sym 57816 VexRiscv._zz_42_[0]
.sym 57817 VexRiscv._zz_152_
.sym 57818 VexRiscv.decode_to_execute_RS2[16]
.sym 57821 VexRiscv._zz_42_[1]
.sym 57822 VexRiscv._zz_42_[0]
.sym 57823 VexRiscv.decode_to_execute_RS2[21]
.sym 57824 VexRiscv._zz_152_
.sym 57827 $abc$38894$n5978_1
.sym 57829 $abc$38894$n6096_1
.sym 57830 VexRiscv._zz_36_[30]
.sym 57833 VexRiscv._zz_42_[0]
.sym 57834 VexRiscv._zz_152_
.sym 57835 VexRiscv.decode_to_execute_RS2[13]
.sym 57836 VexRiscv._zz_42_[1]
.sym 57837 $abc$38894$n2429_$glb_ce
.sym 57838 clk12_$glb_clk
.sym 57840 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 57841 VexRiscv._zz_36_[21]
.sym 57842 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 57843 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 57844 $abc$38894$n6454_1
.sym 57845 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 57846 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 57847 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 57849 $abc$38894$n4953_1
.sym 57850 $abc$38894$n3636_1
.sym 57852 $abc$38894$n4957_1
.sym 57855 VexRiscv.lastStagePc[1]
.sym 57856 $abc$38894$n2167
.sym 57858 $abc$38894$n5918_1
.sym 57859 $abc$38894$n4908
.sym 57860 basesoc_timer0_value[11]
.sym 57861 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 57862 VexRiscv._zz_170_[1]
.sym 57863 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 57864 VexRiscv._zz_199_[11]
.sym 57865 $abc$38894$n4295
.sym 57866 $abc$38894$n3838_1
.sym 57867 VexRiscv._zz_41_[13]
.sym 57868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 57869 VexRiscv._zz_49_[0]
.sym 57870 VexRiscv._zz_199_[12]
.sym 57871 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 57872 VexRiscv._zz_288_[31]
.sym 57873 basesoc_uart_phy_tx_busy
.sym 57874 VexRiscv._zz_193_[4]
.sym 57875 VexRiscv._zz_49_[1]
.sym 57881 $abc$38894$n3834
.sym 57882 VexRiscv._zz_151_[21]
.sym 57884 $abc$38894$n3838_1
.sym 57885 $abc$38894$n5772_1
.sym 57887 $abc$38894$n149
.sym 57889 $abc$38894$n4295
.sym 57893 VexRiscv._zz_151_[16]
.sym 57895 $abc$38894$n5748_1
.sym 57897 $abc$38894$n3835_1
.sym 57898 VexRiscv._zz_151_[31]
.sym 57899 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57900 VexRiscv._zz_193_[3]
.sym 57901 $abc$38894$n3845
.sym 57902 $abc$38894$n5585_1
.sym 57903 $abc$38894$n3636_1
.sym 57904 $abc$38894$n4296_1
.sym 57905 $abc$38894$n4286
.sym 57907 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 57908 $abc$38894$n2470
.sym 57909 VexRiscv._zz_193_[0]
.sym 57911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 57912 $abc$38894$n6479_1
.sym 57914 $abc$38894$n3835_1
.sym 57917 VexRiscv._zz_151_[31]
.sym 57920 VexRiscv._zz_193_[3]
.sym 57922 $abc$38894$n4295
.sym 57923 $abc$38894$n149
.sym 57927 VexRiscv._zz_151_[21]
.sym 57928 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57929 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 57932 VexRiscv._zz_151_[21]
.sym 57933 $abc$38894$n3834
.sym 57934 $abc$38894$n3838_1
.sym 57935 $abc$38894$n3845
.sym 57939 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 57940 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57941 VexRiscv._zz_151_[16]
.sym 57944 $abc$38894$n5748_1
.sym 57946 $abc$38894$n5585_1
.sym 57947 $abc$38894$n5772_1
.sym 57950 $abc$38894$n6479_1
.sym 57952 $abc$38894$n3636_1
.sym 57953 $abc$38894$n4296_1
.sym 57956 $abc$38894$n4286
.sym 57958 VexRiscv._zz_193_[0]
.sym 57959 $abc$38894$n149
.sym 57960 $abc$38894$n2470
.sym 57961 clk12_$glb_clk
.sym 57963 $abc$38894$n4917
.sym 57964 VexRiscv._zz_199_[12]
.sym 57965 VexRiscv.decode_to_execute_RS2[21]
.sym 57966 VexRiscv._zz_199_[21]
.sym 57967 VexRiscv._zz_199_[28]
.sym 57968 $abc$38894$n6453_1
.sym 57969 VexRiscv._zz_199_[11]
.sym 57970 $abc$38894$n5841_1
.sym 57973 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 57974 $abc$38894$n6032_1
.sym 57976 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 57977 $abc$38894$n102
.sym 57978 $abc$38894$n5140_1
.sym 57979 VexRiscv._zz_203_
.sym 57983 basesoc_timer0_value_status[4]
.sym 57987 sys_rst
.sym 57988 $abc$38894$n3845
.sym 57989 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 57990 basesoc_uart_phy_storage[1]
.sym 57991 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 57992 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 57993 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 57994 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 57995 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 57996 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 57997 basesoc_uart_phy_storage[17]
.sym 57998 basesoc_uart_phy_storage[7]
.sym 58005 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 58009 $abc$38894$n6009
.sym 58013 $abc$38894$n6001
.sym 58016 $abc$38894$n6007
.sym 58017 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58018 $abc$38894$n5748_1
.sym 58019 $abc$38894$n6013
.sym 58020 $abc$38894$n3646_1
.sym 58022 $abc$38894$n5722
.sym 58023 $abc$38894$n5585_1
.sym 58024 $abc$38894$n5866_1
.sym 58025 VexRiscv._zz_151_[14]
.sym 58027 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58028 $abc$38894$n6463_1
.sym 58029 VexRiscv._zz_151_[26]
.sym 58033 basesoc_uart_phy_tx_busy
.sym 58037 VexRiscv._zz_151_[26]
.sym 58038 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 58040 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58043 $abc$38894$n5748_1
.sym 58044 $abc$38894$n3646_1
.sym 58045 $abc$38894$n5585_1
.sym 58046 $abc$38894$n5722
.sym 58049 basesoc_uart_phy_tx_busy
.sym 58052 $abc$38894$n6009
.sym 58056 basesoc_uart_phy_tx_busy
.sym 58057 $abc$38894$n6007
.sym 58061 $abc$38894$n3646_1
.sym 58062 $abc$38894$n5585_1
.sym 58063 $abc$38894$n5866_1
.sym 58064 $abc$38894$n6463_1
.sym 58068 $abc$38894$n6001
.sym 58070 basesoc_uart_phy_tx_busy
.sym 58074 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58075 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58076 VexRiscv._zz_151_[14]
.sym 58080 $abc$38894$n6013
.sym 58082 basesoc_uart_phy_tx_busy
.sym 58084 clk12_$glb_clk
.sym 58085 sys_rst_$glb_sr
.sym 58086 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 58087 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 58088 basesoc_uart_phy_storage[10]
.sym 58089 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 58090 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 58091 basesoc_uart_phy_uart_clk_txen
.sym 58092 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 58093 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 58096 VexRiscv._zz_135_[22]
.sym 58099 VexRiscv._zz_321_[2]
.sym 58101 $abc$38894$n6141_1
.sym 58102 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 58103 VexRiscv._zz_321_[8]
.sym 58105 $abc$38894$n4917
.sym 58107 $abc$38894$n6024_1
.sym 58108 $abc$38894$n6088_1
.sym 58109 $abc$38894$n4215
.sym 58110 VexRiscv.decode_to_execute_RS2[21]
.sym 58111 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 58112 VexRiscv._zz_199_[21]
.sym 58113 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 58114 $abc$38894$n2171
.sym 58115 $abc$38894$n3604_1
.sym 58116 $abc$38894$n5598_1
.sym 58117 basesoc_uart_phy_storage[14]
.sym 58118 $abc$38894$n5978_1
.sym 58119 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 58120 $abc$38894$n4286
.sym 58121 VexRiscv._zz_199_[20]
.sym 58127 basesoc_uart_phy_storage[2]
.sym 58130 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 58131 basesoc_uart_phy_storage[6]
.sym 58134 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 58135 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 58137 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 58140 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 58142 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 58146 basesoc_uart_phy_storage[3]
.sym 58147 basesoc_uart_phy_storage[5]
.sym 58150 basesoc_uart_phy_storage[1]
.sym 58152 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 58154 basesoc_uart_phy_storage[4]
.sym 58155 basesoc_uart_phy_storage[0]
.sym 58157 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 58158 basesoc_uart_phy_storage[7]
.sym 58159 $auto$alumacc.cc:474:replace_alu$3850.C[1]
.sym 58161 basesoc_uart_phy_storage[0]
.sym 58162 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 58165 $auto$alumacc.cc:474:replace_alu$3850.C[2]
.sym 58167 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 58168 basesoc_uart_phy_storage[1]
.sym 58169 $auto$alumacc.cc:474:replace_alu$3850.C[1]
.sym 58171 $auto$alumacc.cc:474:replace_alu$3850.C[3]
.sym 58173 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 58174 basesoc_uart_phy_storage[2]
.sym 58175 $auto$alumacc.cc:474:replace_alu$3850.C[2]
.sym 58177 $auto$alumacc.cc:474:replace_alu$3850.C[4]
.sym 58179 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 58180 basesoc_uart_phy_storage[3]
.sym 58181 $auto$alumacc.cc:474:replace_alu$3850.C[3]
.sym 58183 $auto$alumacc.cc:474:replace_alu$3850.C[5]
.sym 58185 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 58186 basesoc_uart_phy_storage[4]
.sym 58187 $auto$alumacc.cc:474:replace_alu$3850.C[4]
.sym 58189 $auto$alumacc.cc:474:replace_alu$3850.C[6]
.sym 58191 basesoc_uart_phy_storage[5]
.sym 58192 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 58193 $auto$alumacc.cc:474:replace_alu$3850.C[5]
.sym 58195 $auto$alumacc.cc:474:replace_alu$3850.C[7]
.sym 58197 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 58198 basesoc_uart_phy_storage[6]
.sym 58199 $auto$alumacc.cc:474:replace_alu$3850.C[6]
.sym 58201 $auto$alumacc.cc:474:replace_alu$3850.C[8]
.sym 58203 basesoc_uart_phy_storage[7]
.sym 58204 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 58205 $auto$alumacc.cc:474:replace_alu$3850.C[7]
.sym 58209 $abc$38894$n2171
.sym 58210 basesoc_uart_phy_storage[20]
.sym 58211 VexRiscv._zz_193_[7]
.sym 58212 $abc$38894$n7502
.sym 58213 $abc$38894$n7497
.sym 58214 $abc$38894$n4926
.sym 58215 VexRiscv._zz_193_[6]
.sym 58216 VexRiscv._zz_193_[14]
.sym 58221 VexRiscv._zz_321_[18]
.sym 58222 $abc$38894$n7495
.sym 58223 VexRiscv._zz_321_[9]
.sym 58224 $abc$38894$n2165
.sym 58226 basesoc_dat_w[7]
.sym 58227 $abc$38894$n3764
.sym 58228 basesoc_timer0_load_storage[15]
.sym 58230 basesoc_uart_phy_storage[13]
.sym 58232 VexRiscv._zz_321_[23]
.sym 58233 $abc$38894$n5788
.sym 58234 $abc$38894$n4301
.sym 58235 $abc$38894$n7897
.sym 58237 $abc$38894$n4304
.sym 58238 basesoc_uart_phy_storage[29]
.sym 58239 $abc$38894$n6060_1
.sym 58240 VexRiscv._zz_199_[21]
.sym 58241 basesoc_uart_phy_storage[0]
.sym 58242 basesoc_uart_phy_storage[23]
.sym 58243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 58244 $abc$38894$n2470
.sym 58245 $auto$alumacc.cc:474:replace_alu$3850.C[8]
.sym 58250 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 58252 basesoc_uart_phy_storage[10]
.sym 58253 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 58255 basesoc_uart_phy_storage[11]
.sym 58256 basesoc_uart_phy_storage[15]
.sym 58257 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 58259 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 58260 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 58262 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 58263 basesoc_uart_phy_storage[12]
.sym 58264 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 58265 basesoc_uart_phy_storage[9]
.sym 58266 basesoc_uart_phy_storage[8]
.sym 58269 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 58273 basesoc_uart_phy_storage[13]
.sym 58277 basesoc_uart_phy_storage[14]
.sym 58282 $auto$alumacc.cc:474:replace_alu$3850.C[9]
.sym 58284 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 58285 basesoc_uart_phy_storage[8]
.sym 58286 $auto$alumacc.cc:474:replace_alu$3850.C[8]
.sym 58288 $auto$alumacc.cc:474:replace_alu$3850.C[10]
.sym 58290 basesoc_uart_phy_storage[9]
.sym 58291 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 58292 $auto$alumacc.cc:474:replace_alu$3850.C[9]
.sym 58294 $auto$alumacc.cc:474:replace_alu$3850.C[11]
.sym 58296 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 58297 basesoc_uart_phy_storage[10]
.sym 58298 $auto$alumacc.cc:474:replace_alu$3850.C[10]
.sym 58300 $auto$alumacc.cc:474:replace_alu$3850.C[12]
.sym 58302 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 58303 basesoc_uart_phy_storage[11]
.sym 58304 $auto$alumacc.cc:474:replace_alu$3850.C[11]
.sym 58306 $auto$alumacc.cc:474:replace_alu$3850.C[13]
.sym 58308 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 58309 basesoc_uart_phy_storage[12]
.sym 58310 $auto$alumacc.cc:474:replace_alu$3850.C[12]
.sym 58312 $auto$alumacc.cc:474:replace_alu$3850.C[14]
.sym 58314 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 58315 basesoc_uart_phy_storage[13]
.sym 58316 $auto$alumacc.cc:474:replace_alu$3850.C[13]
.sym 58318 $auto$alumacc.cc:474:replace_alu$3850.C[15]
.sym 58320 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 58321 basesoc_uart_phy_storage[14]
.sym 58322 $auto$alumacc.cc:474:replace_alu$3850.C[14]
.sym 58324 $auto$alumacc.cc:474:replace_alu$3850.C[16]
.sym 58326 basesoc_uart_phy_storage[15]
.sym 58327 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 58328 $auto$alumacc.cc:474:replace_alu$3850.C[15]
.sym 58332 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 58333 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 58334 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58335 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 58336 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 58337 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 58338 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 58339 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 58342 $abc$38894$n4680
.sym 58346 VexRiscv._zz_321_[1]
.sym 58347 $abc$38894$n7502
.sym 58348 VexRiscv._zz_321_[4]
.sym 58349 VexRiscv._zz_193_[14]
.sym 58350 basesoc_uart_phy_storage[22]
.sym 58352 VexRiscv._zz_321_[22]
.sym 58353 $abc$38894$n2466
.sym 58354 VexRiscv._zz_321_[6]
.sym 58355 VexRiscv._zz_193_[7]
.sym 58356 $abc$38894$n5902
.sym 58357 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58358 $abc$38894$n4325
.sym 58359 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 58360 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 58361 VexRiscv._zz_199_[11]
.sym 58362 VexRiscv._zz_199_[12]
.sym 58364 $abc$38894$n4295
.sym 58365 basesoc_uart_phy_tx_busy
.sym 58366 VexRiscv._zz_193_[4]
.sym 58367 VexRiscv._zz_41_[13]
.sym 58368 $auto$alumacc.cc:474:replace_alu$3850.C[16]
.sym 58374 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 58375 basesoc_uart_phy_storage[18]
.sym 58376 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 58377 basesoc_uart_phy_storage[22]
.sym 58381 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 58382 basesoc_uart_phy_storage[20]
.sym 58385 basesoc_uart_phy_storage[23]
.sym 58386 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 58387 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 58390 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 58391 basesoc_uart_phy_storage[16]
.sym 58393 basesoc_uart_phy_storage[19]
.sym 58395 basesoc_uart_phy_storage[17]
.sym 58396 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 58398 basesoc_uart_phy_storage[21]
.sym 58399 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58405 $auto$alumacc.cc:474:replace_alu$3850.C[17]
.sym 58407 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 58408 basesoc_uart_phy_storage[16]
.sym 58409 $auto$alumacc.cc:474:replace_alu$3850.C[16]
.sym 58411 $auto$alumacc.cc:474:replace_alu$3850.C[18]
.sym 58413 basesoc_uart_phy_storage[17]
.sym 58414 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 58415 $auto$alumacc.cc:474:replace_alu$3850.C[17]
.sym 58417 $auto$alumacc.cc:474:replace_alu$3850.C[19]
.sym 58419 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 58420 basesoc_uart_phy_storage[18]
.sym 58421 $auto$alumacc.cc:474:replace_alu$3850.C[18]
.sym 58423 $auto$alumacc.cc:474:replace_alu$3850.C[20]
.sym 58425 basesoc_uart_phy_storage[19]
.sym 58426 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 58427 $auto$alumacc.cc:474:replace_alu$3850.C[19]
.sym 58429 $auto$alumacc.cc:474:replace_alu$3850.C[21]
.sym 58431 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 58432 basesoc_uart_phy_storage[20]
.sym 58433 $auto$alumacc.cc:474:replace_alu$3850.C[20]
.sym 58435 $auto$alumacc.cc:474:replace_alu$3850.C[22]
.sym 58437 basesoc_uart_phy_storage[21]
.sym 58438 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 58439 $auto$alumacc.cc:474:replace_alu$3850.C[21]
.sym 58441 $auto$alumacc.cc:474:replace_alu$3850.C[23]
.sym 58443 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 58444 basesoc_uart_phy_storage[22]
.sym 58445 $auto$alumacc.cc:474:replace_alu$3850.C[22]
.sym 58447 $auto$alumacc.cc:474:replace_alu$3850.C[24]
.sym 58449 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 58450 basesoc_uart_phy_storage[23]
.sym 58451 $auto$alumacc.cc:474:replace_alu$3850.C[23]
.sym 58455 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 58456 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 58457 basesoc_uart_phy_storage[16]
.sym 58458 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 58459 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 58460 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 58461 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 58462 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 58465 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 58466 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 58467 $abc$38894$n7492
.sym 58468 cas_g_n
.sym 58474 $abc$38894$n102
.sym 58476 basesoc_uart_phy_storage[12]
.sym 58479 basesoc_uart_phy_storage[19]
.sym 58480 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 58481 basesoc_uart_phy_storage[17]
.sym 58482 basesoc_uart_phy_storage[7]
.sym 58483 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 58484 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 58485 sys_rst
.sym 58486 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 58487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 58488 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 58489 $abc$38894$n5980_1
.sym 58490 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 58491 $auto$alumacc.cc:474:replace_alu$3850.C[24]
.sym 58496 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 58499 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 58500 basesoc_uart_phy_storage[25]
.sym 58508 basesoc_uart_phy_storage[29]
.sym 58512 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 58513 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 58515 basesoc_uart_phy_storage[27]
.sym 58517 basesoc_uart_phy_storage[26]
.sym 58518 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 58519 basesoc_uart_phy_storage[24]
.sym 58521 basesoc_uart_phy_storage[28]
.sym 58523 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 58524 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 58525 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 58526 basesoc_uart_phy_storage[31]
.sym 58527 basesoc_uart_phy_storage[30]
.sym 58528 $auto$alumacc.cc:474:replace_alu$3850.C[25]
.sym 58530 basesoc_uart_phy_storage[24]
.sym 58531 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 58532 $auto$alumacc.cc:474:replace_alu$3850.C[24]
.sym 58534 $auto$alumacc.cc:474:replace_alu$3850.C[26]
.sym 58536 basesoc_uart_phy_storage[25]
.sym 58537 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 58538 $auto$alumacc.cc:474:replace_alu$3850.C[25]
.sym 58540 $auto$alumacc.cc:474:replace_alu$3850.C[27]
.sym 58542 basesoc_uart_phy_storage[26]
.sym 58543 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 58544 $auto$alumacc.cc:474:replace_alu$3850.C[26]
.sym 58546 $auto$alumacc.cc:474:replace_alu$3850.C[28]
.sym 58548 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 58549 basesoc_uart_phy_storage[27]
.sym 58550 $auto$alumacc.cc:474:replace_alu$3850.C[27]
.sym 58552 $auto$alumacc.cc:474:replace_alu$3850.C[29]
.sym 58554 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 58555 basesoc_uart_phy_storage[28]
.sym 58556 $auto$alumacc.cc:474:replace_alu$3850.C[28]
.sym 58558 $auto$alumacc.cc:474:replace_alu$3850.C[30]
.sym 58560 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 58561 basesoc_uart_phy_storage[29]
.sym 58562 $auto$alumacc.cc:474:replace_alu$3850.C[29]
.sym 58564 $auto$alumacc.cc:474:replace_alu$3850.C[31]
.sym 58566 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 58567 basesoc_uart_phy_storage[30]
.sym 58568 $auto$alumacc.cc:474:replace_alu$3850.C[30]
.sym 58570 $auto$alumacc.cc:474:replace_alu$3850.C[32]
.sym 58572 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 58573 basesoc_uart_phy_storage[31]
.sym 58574 $auto$alumacc.cc:474:replace_alu$3850.C[31]
.sym 58578 $abc$38894$n5396
.sym 58580 $abc$38894$n5437
.sym 58581 $abc$38894$n7482
.sym 58582 $abc$38894$n2275
.sym 58583 $abc$38894$n5398
.sym 58584 basesoc_uart_phy_storage[31]
.sym 58585 $abc$38894$n5399
.sym 58586 $abc$38894$n4191
.sym 58588 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 58589 $abc$38894$n6076_1
.sym 58590 $abc$38894$n2169
.sym 58591 $abc$38894$n7480
.sym 58592 $abc$38894$n149
.sym 58593 $abc$38894$n7488
.sym 58595 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 58596 $abc$38894$n7489
.sym 58597 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 58598 sys_rst
.sym 58600 VexRiscv._zz_321_[25]
.sym 58601 VexRiscv._zz_193_[4]
.sym 58602 $abc$38894$n2171
.sym 58603 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 58604 $abc$38894$n4286
.sym 58605 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 58606 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 58607 basesoc_uart_phy_storage[28]
.sym 58609 basesoc_uart_phy_storage[14]
.sym 58610 $abc$38894$n5978_1
.sym 58611 $abc$38894$n5893_1
.sym 58612 VexRiscv._zz_199_[21]
.sym 58613 VexRiscv._zz_199_[20]
.sym 58614 $auto$alumacc.cc:474:replace_alu$3850.C[32]
.sym 58619 VexRiscv._zz_199_[21]
.sym 58622 basesoc_dat_w[7]
.sym 58630 $abc$38894$n2165
.sym 58631 VexRiscv._zz_199_[11]
.sym 58634 VexRiscv._zz_199_[12]
.sym 58636 basesoc_dat_w[5]
.sym 58637 VexRiscv._zz_199_[14]
.sym 58645 VexRiscv._zz_198_
.sym 58648 VexRiscv._zz_199_[22]
.sym 58655 $auto$alumacc.cc:474:replace_alu$3850.C[32]
.sym 58658 VexRiscv._zz_198_
.sym 58659 VexRiscv._zz_199_[21]
.sym 58665 basesoc_dat_w[5]
.sym 58671 VexRiscv._zz_199_[22]
.sym 58672 VexRiscv._zz_198_
.sym 58678 VexRiscv._zz_199_[12]
.sym 58679 VexRiscv._zz_198_
.sym 58684 VexRiscv._zz_198_
.sym 58685 VexRiscv._zz_199_[14]
.sym 58689 VexRiscv._zz_198_
.sym 58691 VexRiscv._zz_199_[11]
.sym 58696 basesoc_dat_w[7]
.sym 58698 $abc$38894$n2165
.sym 58699 clk12_$glb_clk
.sym 58700 sys_rst_$glb_sr
.sym 58701 $abc$38894$n5407
.sym 58702 $abc$38894$n5395
.sym 58703 VexRiscv._zz_193_[5]
.sym 58704 VexRiscv._zz_193_[0]
.sym 58705 $abc$38894$n5416
.sym 58706 $abc$38894$n5434
.sym 58707 $abc$38894$n5419
.sym 58708 VexRiscv._zz_193_[3]
.sym 58711 $abc$38894$n5881_1
.sym 58713 basesoc_uart_tx_fifo_consume[0]
.sym 58714 $abc$38894$n6084_1
.sym 58715 $abc$38894$n2185
.sym 58716 basesoc_timer0_load_storage[27]
.sym 58717 VexRiscv._zz_321_[7]
.sym 58719 basesoc_uart_tx_fifo_produce[0]
.sym 58721 basesoc_dat_w[7]
.sym 58723 VexRiscv._zz_316_[15]
.sym 58724 $abc$38894$n2490
.sym 58725 $abc$38894$n4307
.sym 58726 $abc$38894$n4301
.sym 58727 $abc$38894$n7897
.sym 58728 $abc$38894$n4304
.sym 58729 $abc$38894$n5788
.sym 58730 $abc$38894$n6060_1
.sym 58731 $abc$38894$n2470
.sym 58732 VexRiscv._zz_328_
.sym 58733 basesoc_uart_phy_storage[19]
.sym 58734 $abc$38894$n4660
.sym 58735 VexRiscv._zz_193_[10]
.sym 58746 VexRiscv._zz_199_[7]
.sym 58747 basesoc_dat_w[3]
.sym 58751 basesoc_dat_w[1]
.sym 58752 VexRiscv._zz_198_
.sym 58757 VexRiscv._zz_199_[18]
.sym 58758 VexRiscv._zz_199_[5]
.sym 58769 $abc$38894$n2169
.sym 58770 VexRiscv._zz_199_[0]
.sym 58771 $abc$38894$n4638
.sym 58773 VexRiscv._zz_199_[20]
.sym 58778 basesoc_dat_w[3]
.sym 58784 basesoc_dat_w[1]
.sym 58787 $abc$38894$n4638
.sym 58790 VexRiscv._zz_198_
.sym 58793 VexRiscv._zz_198_
.sym 58796 VexRiscv._zz_199_[5]
.sym 58800 VexRiscv._zz_198_
.sym 58801 VexRiscv._zz_199_[18]
.sym 58805 VexRiscv._zz_199_[0]
.sym 58807 VexRiscv._zz_198_
.sym 58811 VexRiscv._zz_199_[20]
.sym 58812 VexRiscv._zz_198_
.sym 58819 VexRiscv._zz_198_
.sym 58820 VexRiscv._zz_199_[7]
.sym 58821 $abc$38894$n2169
.sym 58822 clk12_$glb_clk
.sym 58823 sys_rst_$glb_sr
.sym 58824 VexRiscv._zz_193_[8]
.sym 58825 VexRiscv._zz_193_[9]
.sym 58826 VexRiscv._zz_193_[2]
.sym 58827 VexRiscv._zz_193_[10]
.sym 58828 $abc$38894$n4479
.sym 58829 $abc$38894$n5456
.sym 58830 $abc$38894$n5455
.sym 58831 $abc$38894$n5443
.sym 58832 $abc$38894$n7503
.sym 58835 $abc$38894$n5985_1
.sym 58836 basesoc_ctrl_storage[17]
.sym 58837 basesoc_dat_w[1]
.sym 58839 VexRiscv._zz_195_[32]
.sym 58841 $abc$38894$n2466
.sym 58842 $abc$38894$n5393_1
.sym 58843 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 58844 $abc$38894$n5064
.sym 58847 VexRiscv._zz_193_[5]
.sym 58848 $abc$38894$n4295
.sym 58849 $abc$38894$n4325
.sym 58850 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58851 $abc$38894$n151
.sym 58852 VexRiscv.decode_to_execute_IS_DIV
.sym 58854 $abc$38894$n2470
.sym 58855 VexRiscv._zz_190_
.sym 58856 $abc$38894$n5419
.sym 58857 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 58858 VexRiscv._zz_193_[4]
.sym 58859 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 58868 $abc$38894$n4648
.sym 58870 $abc$38894$n4638
.sym 58880 $abc$38894$n4652
.sym 58883 VexRiscv._zz_198_
.sym 58884 $abc$38894$n4650
.sym 58888 $abc$38894$n4642
.sym 58889 $abc$38894$n4640
.sym 58890 $abc$38894$n4644
.sym 58894 $abc$38894$n4646
.sym 58897 $auto$alumacc.cc:474:replace_alu$3898.C[1]
.sym 58899 $abc$38894$n4638
.sym 58900 VexRiscv._zz_198_
.sym 58903 $auto$alumacc.cc:474:replace_alu$3898.C[2]
.sym 58906 $abc$38894$n4640
.sym 58907 $auto$alumacc.cc:474:replace_alu$3898.C[1]
.sym 58909 $auto$alumacc.cc:474:replace_alu$3898.C[3]
.sym 58911 $abc$38894$n4642
.sym 58913 $auto$alumacc.cc:474:replace_alu$3898.C[2]
.sym 58915 $auto$alumacc.cc:474:replace_alu$3898.C[4]
.sym 58917 $abc$38894$n4644
.sym 58919 $auto$alumacc.cc:474:replace_alu$3898.C[3]
.sym 58921 $auto$alumacc.cc:474:replace_alu$3898.C[5]
.sym 58924 $abc$38894$n4646
.sym 58925 $auto$alumacc.cc:474:replace_alu$3898.C[4]
.sym 58927 $auto$alumacc.cc:474:replace_alu$3898.C[6]
.sym 58930 $abc$38894$n4648
.sym 58931 $auto$alumacc.cc:474:replace_alu$3898.C[5]
.sym 58933 $auto$alumacc.cc:474:replace_alu$3898.C[7]
.sym 58935 $abc$38894$n4650
.sym 58937 $auto$alumacc.cc:474:replace_alu$3898.C[6]
.sym 58939 $auto$alumacc.cc:474:replace_alu$3898.C[8]
.sym 58941 $abc$38894$n4652
.sym 58943 $auto$alumacc.cc:474:replace_alu$3898.C[7]
.sym 58947 VexRiscv._zz_193_[15]
.sym 58948 $abc$38894$n2470
.sym 58949 VexRiscv._zz_193_[16]
.sym 58950 $abc$38894$n5467
.sym 58951 VexRiscv._zz_193_[13]
.sym 58952 VexRiscv._zz_193_[17]
.sym 58953 VexRiscv._zz_193_[12]
.sym 58954 VexRiscv._zz_193_[11]
.sym 58959 VexRiscv._zz_314_[15]
.sym 58961 $abc$38894$n3964
.sym 58962 VexRiscv._zz_193_[10]
.sym 58964 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 58965 $abc$38894$n7504
.sym 58966 $abc$38894$n2490
.sym 58967 $PACKER_GND_NET
.sym 58970 $abc$38894$n5426
.sym 58971 VexRiscv._zz_193_[23]
.sym 58972 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 58973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 58974 $abc$38894$n5395
.sym 58976 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 58977 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 58978 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 58979 $abc$38894$n4696
.sym 58980 VexRiscv._zz_319_
.sym 58981 $abc$38894$n5980_1
.sym 58982 $abc$38894$n2470
.sym 58983 $auto$alumacc.cc:474:replace_alu$3898.C[8]
.sym 58995 $abc$38894$n4666
.sym 59004 $abc$38894$n4660
.sym 59006 $abc$38894$n4654
.sym 59007 $abc$38894$n4668
.sym 59009 $abc$38894$n4658
.sym 59011 $abc$38894$n4656
.sym 59012 $abc$38894$n4664
.sym 59015 $abc$38894$n4662
.sym 59020 $auto$alumacc.cc:474:replace_alu$3898.C[9]
.sym 59023 $abc$38894$n4654
.sym 59024 $auto$alumacc.cc:474:replace_alu$3898.C[8]
.sym 59026 $auto$alumacc.cc:474:replace_alu$3898.C[10]
.sym 59029 $abc$38894$n4656
.sym 59030 $auto$alumacc.cc:474:replace_alu$3898.C[9]
.sym 59032 $auto$alumacc.cc:474:replace_alu$3898.C[11]
.sym 59034 $abc$38894$n4658
.sym 59036 $auto$alumacc.cc:474:replace_alu$3898.C[10]
.sym 59038 $auto$alumacc.cc:474:replace_alu$3898.C[12]
.sym 59040 $abc$38894$n4660
.sym 59042 $auto$alumacc.cc:474:replace_alu$3898.C[11]
.sym 59044 $auto$alumacc.cc:474:replace_alu$3898.C[13]
.sym 59047 $abc$38894$n4662
.sym 59048 $auto$alumacc.cc:474:replace_alu$3898.C[12]
.sym 59050 $auto$alumacc.cc:474:replace_alu$3898.C[14]
.sym 59053 $abc$38894$n4664
.sym 59054 $auto$alumacc.cc:474:replace_alu$3898.C[13]
.sym 59056 $auto$alumacc.cc:474:replace_alu$3898.C[15]
.sym 59058 $abc$38894$n4666
.sym 59060 $auto$alumacc.cc:474:replace_alu$3898.C[14]
.sym 59062 $auto$alumacc.cc:474:replace_alu$3898.C[16]
.sym 59065 $abc$38894$n4668
.sym 59066 $auto$alumacc.cc:474:replace_alu$3898.C[15]
.sym 59070 VexRiscv._zz_193_[18]
.sym 59071 VexRiscv._zz_193_[19]
.sym 59072 VexRiscv._zz_193_[22]
.sym 59073 VexRiscv._zz_193_[21]
.sym 59074 VexRiscv._zz_35_[1]
.sym 59075 VexRiscv._zz_193_[31]
.sym 59076 VexRiscv._zz_193_[23]
.sym 59077 VexRiscv._zz_193_[20]
.sym 59078 VexRiscv._zz_194_[12]
.sym 59082 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 59083 VexRiscv._zz_193_[12]
.sym 59085 $abc$38894$n149
.sym 59087 VexRiscv._zz_193_[11]
.sym 59088 sys_rst
.sym 59089 VexRiscv._zz_311_
.sym 59090 slave_sel_r[1]
.sym 59091 basesoc_dat_w[4]
.sym 59092 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 59093 VexRiscv._zz_193_[16]
.sym 59094 basesoc_uart_phy_storage[28]
.sym 59095 $abc$38894$n5893_1
.sym 59096 VexRiscv._zz_35_[18]
.sym 59098 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 59099 $abc$38894$n3398_1
.sym 59101 $abc$38894$n5978_1
.sym 59102 $abc$38894$n2171
.sym 59103 VexRiscv._zz_41_[30]
.sym 59104 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 59105 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 59106 $auto$alumacc.cc:474:replace_alu$3898.C[16]
.sym 59112 $abc$38894$n4678
.sym 59115 $abc$38894$n4684
.sym 59116 $abc$38894$n4674
.sym 59125 $abc$38894$n4682
.sym 59131 $abc$38894$n4676
.sym 59135 $abc$38894$n4672
.sym 59137 $abc$38894$n4680
.sym 59142 $abc$38894$n4670
.sym 59143 $auto$alumacc.cc:474:replace_alu$3898.C[17]
.sym 59146 $abc$38894$n4670
.sym 59147 $auto$alumacc.cc:474:replace_alu$3898.C[16]
.sym 59149 $auto$alumacc.cc:474:replace_alu$3898.C[18]
.sym 59152 $abc$38894$n4672
.sym 59153 $auto$alumacc.cc:474:replace_alu$3898.C[17]
.sym 59155 $auto$alumacc.cc:474:replace_alu$3898.C[19]
.sym 59157 $abc$38894$n4674
.sym 59159 $auto$alumacc.cc:474:replace_alu$3898.C[18]
.sym 59161 $auto$alumacc.cc:474:replace_alu$3898.C[20]
.sym 59163 $abc$38894$n4676
.sym 59165 $auto$alumacc.cc:474:replace_alu$3898.C[19]
.sym 59167 $auto$alumacc.cc:474:replace_alu$3898.C[21]
.sym 59169 $abc$38894$n4678
.sym 59171 $auto$alumacc.cc:474:replace_alu$3898.C[20]
.sym 59173 $auto$alumacc.cc:474:replace_alu$3898.C[22]
.sym 59176 $abc$38894$n4680
.sym 59177 $auto$alumacc.cc:474:replace_alu$3898.C[21]
.sym 59179 $auto$alumacc.cc:474:replace_alu$3898.C[23]
.sym 59181 $abc$38894$n4682
.sym 59183 $auto$alumacc.cc:474:replace_alu$3898.C[22]
.sym 59185 $auto$alumacc.cc:474:replace_alu$3898.C[24]
.sym 59187 $abc$38894$n4684
.sym 59189 $auto$alumacc.cc:474:replace_alu$3898.C[23]
.sym 59193 VexRiscv._zz_35_[9]
.sym 59194 VexRiscv._zz_193_[29]
.sym 59195 VexRiscv._zz_193_[30]
.sym 59196 VexRiscv._zz_193_[24]
.sym 59197 VexRiscv._zz_193_[26]
.sym 59198 VexRiscv._zz_193_[25]
.sym 59199 VexRiscv._zz_193_[27]
.sym 59200 VexRiscv._zz_193_[28]
.sym 59202 VexRiscv.execute_to_memory_IS_DIV
.sym 59203 VexRiscv.execute_to_memory_IS_DIV
.sym 59206 VexRiscv._zz_193_[23]
.sym 59207 VexRiscv._zz_35_[2]
.sym 59208 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 59209 VexRiscv._zz_35_[3]
.sym 59212 VexRiscv._zz_193_[18]
.sym 59213 VexRiscv._zz_194_[20]
.sym 59214 sys_rst
.sym 59215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 59216 VexRiscv._zz_193_[22]
.sym 59217 $abc$38894$n6044_1
.sym 59218 $abc$38894$n7897
.sym 59219 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 59220 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 59221 VexRiscv._zz_35_[1]
.sym 59222 $abc$38894$n6060_1
.sym 59223 VexRiscv.execute_to_memory_IS_DIV
.sym 59225 $abc$38894$n5788
.sym 59226 VexRiscv._zz_35_[9]
.sym 59227 VexRiscv.execute_to_memory_IS_DIV
.sym 59228 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 59229 $auto$alumacc.cc:474:replace_alu$3898.C[24]
.sym 59238 $abc$38894$n4686
.sym 59240 $abc$38894$n4698
.sym 59241 $abc$38894$n4694
.sym 59246 $abc$38894$n4700
.sym 59250 $abc$38894$n4688
.sym 59251 $abc$38894$n4696
.sym 59253 $abc$38894$n4690
.sym 59259 $abc$38894$n4692
.sym 59266 $auto$alumacc.cc:474:replace_alu$3898.C[25]
.sym 59269 $abc$38894$n4686
.sym 59270 $auto$alumacc.cc:474:replace_alu$3898.C[24]
.sym 59272 $auto$alumacc.cc:474:replace_alu$3898.C[26]
.sym 59274 $abc$38894$n4688
.sym 59276 $auto$alumacc.cc:474:replace_alu$3898.C[25]
.sym 59278 $auto$alumacc.cc:474:replace_alu$3898.C[27]
.sym 59280 $abc$38894$n4690
.sym 59282 $auto$alumacc.cc:474:replace_alu$3898.C[26]
.sym 59284 $auto$alumacc.cc:474:replace_alu$3898.C[28]
.sym 59286 $abc$38894$n4692
.sym 59288 $auto$alumacc.cc:474:replace_alu$3898.C[27]
.sym 59290 $auto$alumacc.cc:474:replace_alu$3898.C[29]
.sym 59292 $abc$38894$n4694
.sym 59294 $auto$alumacc.cc:474:replace_alu$3898.C[28]
.sym 59296 $auto$alumacc.cc:474:replace_alu$3898.C[30]
.sym 59299 $abc$38894$n4696
.sym 59300 $auto$alumacc.cc:474:replace_alu$3898.C[29]
.sym 59302 $auto$alumacc.cc:474:replace_alu$3898.C[31]
.sym 59305 $abc$38894$n4698
.sym 59306 $auto$alumacc.cc:474:replace_alu$3898.C[30]
.sym 59308 $auto$alumacc.cc:474:replace_alu$3898.C[32]
.sym 59311 $abc$38894$n4700
.sym 59312 $auto$alumacc.cc:474:replace_alu$3898.C[31]
.sym 59316 VexRiscv._zz_35_[17]
.sym 59317 VexRiscv._zz_35_[14]
.sym 59318 $abc$38894$n5788
.sym 59319 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 59320 $abc$38894$n5470
.sym 59321 VexRiscv._zz_79_[0]
.sym 59322 $abc$38894$n6044_1
.sym 59323 VexRiscv._zz_35_[21]
.sym 59325 VexRiscv._zz_193_[25]
.sym 59329 VexRiscv._zz_193_[27]
.sym 59331 VexRiscv._zz_193_[24]
.sym 59332 VexRiscv.CsrPlugin_mepc[2]
.sym 59334 spiflash_bus_dat_r[3]
.sym 59336 VexRiscv._zz_253_[1]
.sym 59340 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 59341 $abc$38894$n5419
.sym 59344 VexRiscv.memory_arbitration_isValid
.sym 59346 $abc$38894$n6013_1
.sym 59347 VexRiscv._zz_190_
.sym 59348 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 59349 VexRiscv.decode_to_execute_IS_DIV
.sym 59350 VexRiscv.memory_arbitration_isValid
.sym 59351 VexRiscv._zz_35_[14]
.sym 59352 $auto$alumacc.cc:474:replace_alu$3898.C[32]
.sym 59357 $abc$38894$n4702
.sym 59358 $abc$38894$n3400_1
.sym 59359 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 59360 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 59362 VexRiscv._zz_35_[3]
.sym 59363 $abc$38894$n5635_1
.sym 59365 VexRiscv._zz_35_[9]
.sym 59366 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 59368 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 59369 VexRiscv.execute_to_memory_IS_DIV
.sym 59370 VexRiscv.memory_arbitration_isValid
.sym 59371 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 59372 $abc$38894$n6013_1
.sym 59373 $abc$38894$n5597_1
.sym 59375 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 59376 $abc$38894$n5446
.sym 59378 $abc$38894$n5977_1
.sym 59379 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 59380 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 59381 $abc$38894$n5447
.sym 59382 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 59383 VexRiscv._zz_35_[2]
.sym 59384 $abc$38894$n149
.sym 59388 $abc$38894$n5985_1
.sym 59390 $abc$38894$n4702
.sym 59393 $auto$alumacc.cc:474:replace_alu$3898.C[32]
.sym 59396 $abc$38894$n5446
.sym 59397 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 59398 VexRiscv.execute_to_memory_IS_DIV
.sym 59399 VexRiscv.memory_arbitration_isValid
.sym 59402 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 59403 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 59404 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 59405 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 59408 $abc$38894$n3400_1
.sym 59410 $abc$38894$n5447
.sym 59411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 59414 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 59415 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 59416 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 59417 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 59420 $abc$38894$n5977_1
.sym 59421 $abc$38894$n6013_1
.sym 59422 VexRiscv._zz_35_[9]
.sym 59427 VexRiscv._zz_35_[2]
.sym 59428 $abc$38894$n5985_1
.sym 59429 $abc$38894$n5977_1
.sym 59433 $abc$38894$n5635_1
.sym 59434 VexRiscv._zz_35_[3]
.sym 59435 $abc$38894$n5597_1
.sym 59436 $abc$38894$n149
.sym 59437 clk12_$glb_clk
.sym 59439 VexRiscv._zz_35_[26]
.sym 59440 VexRiscv._zz_79_[26]
.sym 59441 $abc$38894$n6060_1
.sym 59442 $abc$38894$n6048_1
.sym 59443 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 59444 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 59445 $abc$38894$n6081_1
.sym 59446 VexRiscv._zz_79_[17]
.sym 59450 $abc$38894$n6032_1
.sym 59451 $abc$38894$n5491
.sym 59452 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 59453 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 59454 $abc$38894$n2490
.sym 59457 VexRiscv._zz_35_[0]
.sym 59458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 59459 $abc$38894$n5635_1
.sym 59461 VexRiscv._zz_194_[28]
.sym 59462 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 59463 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 59464 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 59466 $abc$38894$n5997_1
.sym 59467 $abc$38894$n5447
.sym 59469 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 59470 VexRiscv.execute_to_memory_IS_DIV
.sym 59471 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 59472 $abc$38894$n5980_1
.sym 59473 VexRiscv._zz_35_[21]
.sym 59474 $abc$38894$n6487_1
.sym 59480 VexRiscv._zz_253_[1]
.sym 59481 VexRiscv._zz_35_[18]
.sym 59482 VexRiscv.memory_arbitration_isValid
.sym 59484 $abc$38894$n5894_1
.sym 59486 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 59487 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 59489 VexRiscv.execute_to_memory_IS_DIV
.sym 59490 $abc$38894$n5801_1
.sym 59491 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 59494 $abc$38894$n6094_1
.sym 59495 $abc$38894$n5977_1
.sym 59496 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 59497 $abc$38894$n5479
.sym 59498 $abc$38894$n6487_1
.sym 59501 VexRiscv._zz_79_[29]
.sym 59504 VexRiscv._zz_35_[26]
.sym 59509 $abc$38894$n5597_1
.sym 59510 $abc$38894$n6081_1
.sym 59513 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 59519 VexRiscv._zz_35_[18]
.sym 59520 $abc$38894$n5597_1
.sym 59521 $abc$38894$n5801_1
.sym 59525 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 59527 VexRiscv._zz_253_[1]
.sym 59532 VexRiscv._zz_253_[1]
.sym 59534 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 59537 $abc$38894$n5597_1
.sym 59539 $abc$38894$n5894_1
.sym 59540 VexRiscv._zz_35_[26]
.sym 59543 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 59544 VexRiscv.memory_arbitration_isValid
.sym 59545 $abc$38894$n5479
.sym 59546 VexRiscv.execute_to_memory_IS_DIV
.sym 59550 $abc$38894$n6081_1
.sym 59551 $abc$38894$n5977_1
.sym 59552 VexRiscv._zz_35_[26]
.sym 59555 $abc$38894$n6094_1
.sym 59556 $abc$38894$n5977_1
.sym 59557 VexRiscv._zz_79_[29]
.sym 59558 $abc$38894$n6487_1
.sym 59560 clk12_$glb_clk
.sym 59561 VexRiscv.reset_$glb_sr
.sym 59562 VexRiscv._zz_35_[25]
.sym 59563 $abc$38894$n5542
.sym 59564 VexRiscv._zz_50_[14]
.sym 59565 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 59566 $abc$38894$n5524
.sym 59567 VexRiscv._zz_79_[29]
.sym 59568 $abc$38894$n6084_1
.sym 59569 VexRiscv._zz_79_[27]
.sym 59575 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 59577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 59579 VexRiscv._zz_79_[17]
.sym 59582 $abc$38894$n6094_1
.sym 59583 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 59584 VexRiscv._zz_253_[1]
.sym 59586 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 59588 $abc$38894$n5932_1
.sym 59589 VexRiscv.execute_to_memory_IS_DIV
.sym 59590 basesoc_uart_phy_storage[28]
.sym 59591 $abc$38894$n5893_1
.sym 59592 $abc$38894$n5530
.sym 59593 VexRiscv._zz_35_[18]
.sym 59594 $abc$38894$n2171
.sym 59597 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 59603 $abc$38894$n5895
.sym 59604 $abc$38894$n5523
.sym 59605 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 59606 $abc$38894$n5932_1
.sym 59608 $abc$38894$n5494
.sym 59609 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 59611 VexRiscv._zz_253_[0]
.sym 59612 VexRiscv._zz_79_[26]
.sym 59614 VexRiscv._zz_253_[1]
.sym 59615 $abc$38894$n5802_1
.sym 59616 VexRiscv._zz_35_[29]
.sym 59617 $abc$38894$n5494
.sym 59618 VexRiscv._zz_79_[29]
.sym 59619 VexRiscv._zz_79_[18]
.sym 59620 $abc$38894$n5593_1
.sym 59624 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 59628 $abc$38894$n5523
.sym 59632 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 59637 $abc$38894$n5932_1
.sym 59638 VexRiscv._zz_79_[29]
.sym 59639 $abc$38894$n5593_1
.sym 59642 VexRiscv._zz_253_[0]
.sym 59643 VexRiscv._zz_253_[1]
.sym 59648 VexRiscv._zz_79_[18]
.sym 59649 $abc$38894$n5802_1
.sym 59651 $abc$38894$n5593_1
.sym 59655 VexRiscv._zz_35_[29]
.sym 59660 $abc$38894$n5895
.sym 59662 VexRiscv._zz_79_[26]
.sym 59663 $abc$38894$n5593_1
.sym 59666 $abc$38894$n5494
.sym 59667 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 59668 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 59669 $abc$38894$n5523
.sym 59672 VexRiscv._zz_253_[1]
.sym 59674 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 59678 $abc$38894$n5494
.sym 59679 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 59680 $abc$38894$n5523
.sym 59681 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 59683 clk12_$glb_clk
.sym 59684 VexRiscv.reset_$glb_sr
.sym 59685 VexRiscv._zz_79_[18]
.sym 59686 VexRiscv._zz_79_[25]
.sym 59687 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 59688 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 59689 $abc$38894$n5522
.sym 59690 VexRiscv._zz_79_[21]
.sym 59691 $abc$38894$n5532
.sym 59692 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 59698 $abc$38894$n6084_1
.sym 59699 $abc$38894$n5549
.sym 59701 $abc$38894$n5541
.sym 59703 $abc$38894$n5802_1
.sym 59704 basesoc_uart_rx_fifo_consume[2]
.sym 59705 $abc$38894$n5494
.sym 59706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 59707 $abc$38894$n5895
.sym 59709 VexRiscv._zz_35_[1]
.sym 59710 VexRiscv._zz_79_[5]
.sym 59712 $abc$38894$n5597_1
.sym 59713 VexRiscv._zz_35_[1]
.sym 59714 VexRiscv._zz_35_[9]
.sym 59715 VexRiscv._zz_79_[29]
.sym 59716 $abc$38894$n5528
.sym 59717 $abc$38894$n7897
.sym 59718 $abc$38894$n5597_1
.sym 59719 VexRiscv.execute_to_memory_IS_DIV
.sym 59720 VexRiscv._zz_160_
.sym 59726 VexRiscv._zz_253_[1]
.sym 59727 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 59728 $abc$38894$n5491
.sym 59729 $abc$38894$n5597_1
.sym 59731 VexRiscv._zz_35_[1]
.sym 59734 VexRiscv._zz_35_[25]
.sym 59735 $abc$38894$n5523
.sym 59738 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 59742 $abc$38894$n5977_1
.sym 59743 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 59745 $abc$38894$n6385_1
.sym 59746 $abc$38894$n5495
.sym 59747 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 59750 $abc$38894$n5494
.sym 59751 $abc$38894$n5882_1
.sym 59753 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 59755 $abc$38894$n6077_1
.sym 59757 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 59762 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 59767 VexRiscv._zz_35_[1]
.sym 59771 $abc$38894$n5977_1
.sym 59773 $abc$38894$n6077_1
.sym 59774 VexRiscv._zz_35_[25]
.sym 59777 $abc$38894$n5597_1
.sym 59779 VexRiscv._zz_35_[25]
.sym 59780 $abc$38894$n5882_1
.sym 59783 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 59784 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 59785 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 59786 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 59789 $abc$38894$n6385_1
.sym 59790 $abc$38894$n5491
.sym 59791 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 59792 $abc$38894$n5495
.sym 59795 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 59796 $abc$38894$n5494
.sym 59797 $abc$38894$n5523
.sym 59798 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 59802 VexRiscv._zz_253_[1]
.sym 59803 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 59806 clk12_$glb_clk
.sym 59807 VexRiscv.reset_$glb_sr
.sym 59808 VexRiscv._zz_79_[10]
.sym 59809 $abc$38894$n5882_1
.sym 59810 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 59811 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 59812 $abc$38894$n6016_1
.sym 59813 $abc$38894$n6077_1
.sym 59814 $abc$38894$n5705_1
.sym 59815 VexRiscv._zz_79_[11]
.sym 59820 VexRiscv._zz_253_[1]
.sym 59821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 59822 VexRiscv._zz_79_[2]
.sym 59824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 59826 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 59827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 59828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 59829 VexRiscv._zz_79_[5]
.sym 59830 VexRiscv._zz_50_[7]
.sym 59831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 59832 VexRiscv._zz_79_[13]
.sym 59834 VexRiscv._zz_79_[6]
.sym 59836 $abc$38894$n5755
.sym 59837 VexRiscv.decode_to_execute_IS_DIV
.sym 59838 $abc$38894$n6013_1
.sym 59839 VexRiscv._zz_79_[1]
.sym 59842 VexRiscv._zz_79_[14]
.sym 59843 VexRiscv._zz_35_[14]
.sym 59850 $abc$38894$n5536
.sym 59852 $abc$38894$n6033_1
.sym 59853 $abc$38894$n5522
.sym 59855 VexRiscv._zz_35_[13]
.sym 59859 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 59860 $abc$38894$n5491
.sym 59861 $abc$38894$n5977_1
.sym 59863 $abc$38894$n5526
.sym 59867 VexRiscv._zz_35_[14]
.sym 59870 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 59871 $abc$38894$n5695_1
.sym 59872 $abc$38894$n5597_1
.sym 59874 VexRiscv._zz_35_[9]
.sym 59875 $abc$38894$n5534
.sym 59879 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 59882 VexRiscv._zz_35_[14]
.sym 59883 $abc$38894$n5977_1
.sym 59885 $abc$38894$n6033_1
.sym 59888 $abc$38894$n5536
.sym 59889 $abc$38894$n5522
.sym 59890 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 59891 $abc$38894$n5491
.sym 59894 VexRiscv._zz_35_[14]
.sym 59900 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 59901 $abc$38894$n5491
.sym 59902 $abc$38894$n5526
.sym 59903 $abc$38894$n5522
.sym 59906 $abc$38894$n5522
.sym 59907 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 59908 $abc$38894$n5491
.sym 59909 $abc$38894$n5534
.sym 59913 VexRiscv._zz_35_[13]
.sym 59918 VexRiscv._zz_35_[9]
.sym 59924 $abc$38894$n5597_1
.sym 59925 $abc$38894$n5695_1
.sym 59927 VexRiscv._zz_35_[9]
.sym 59929 clk12_$glb_clk
.sym 59930 VexRiscv.reset_$glb_sr
.sym 59931 $abc$38894$n5986_1
.sym 59932 $abc$38894$n6013_1
.sym 59933 VexRiscv._zz_163_[13]
.sym 59934 $abc$38894$n6030_1
.sym 59935 $abc$38894$n5751_1
.sym 59936 $abc$38894$n5754_1
.sym 59937 $abc$38894$n5695_1
.sym 59938 $abc$38894$n6017_1
.sym 59944 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 59945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 59946 $abc$38894$n6487_1
.sym 59947 VexRiscv._zz_79_[14]
.sym 59948 $abc$38894$n2431
.sym 59949 $abc$38894$n5593_1
.sym 59950 VexRiscv._zz_79_[10]
.sym 59952 $abc$38894$n5491
.sym 59953 $abc$38894$n149
.sym 59957 VexRiscv.execute_to_memory_IS_DIV
.sym 59958 $abc$38894$n6487_1
.sym 59959 $abc$38894$n5980_1
.sym 59960 VexRiscv._zz_50_[7]
.sym 59964 VexRiscv._zz_50_[10]
.sym 59965 $abc$38894$n5997_1
.sym 59966 VexRiscv._zz_79_[4]
.sym 59972 $abc$38894$n5977_1
.sym 59973 VexRiscv._zz_79_[14]
.sym 59974 $abc$38894$n149
.sym 59981 VexRiscv._zz_35_[1]
.sym 59983 $abc$38894$n5593_1
.sym 59984 VexRiscv._zz_79_[13]
.sym 59987 $abc$38894$n6487_1
.sym 59988 $abc$38894$n5986_1
.sym 59991 $abc$38894$n6030_1
.sym 59992 $abc$38894$n5751_1
.sym 59993 $abc$38894$n5597_1
.sym 59995 $abc$38894$n5981_1
.sym 59996 $abc$38894$n5611_1
.sym 59997 VexRiscv.decode_to_execute_IS_DIV
.sym 59999 $abc$38894$n6034_1
.sym 60000 VexRiscv._zz_79_[2]
.sym 60001 $abc$38894$n5754_1
.sym 60003 VexRiscv._zz_35_[14]
.sym 60005 $abc$38894$n5593_1
.sym 60007 $abc$38894$n5751_1
.sym 60008 VexRiscv._zz_79_[13]
.sym 60011 $abc$38894$n5611_1
.sym 60012 VexRiscv._zz_35_[1]
.sym 60013 $abc$38894$n5597_1
.sym 60017 $abc$38894$n6487_1
.sym 60018 VexRiscv._zz_79_[2]
.sym 60019 $abc$38894$n5986_1
.sym 60024 $abc$38894$n6487_1
.sym 60025 VexRiscv._zz_79_[14]
.sym 60026 $abc$38894$n6034_1
.sym 60030 VexRiscv._zz_79_[13]
.sym 60031 $abc$38894$n6487_1
.sym 60032 $abc$38894$n6030_1
.sym 60038 VexRiscv.decode_to_execute_IS_DIV
.sym 60041 VexRiscv._zz_35_[1]
.sym 60042 $abc$38894$n5981_1
.sym 60043 $abc$38894$n5977_1
.sym 60047 $abc$38894$n5597_1
.sym 60048 $abc$38894$n5754_1
.sym 60050 VexRiscv._zz_35_[14]
.sym 60051 $abc$38894$n149
.sym 60052 clk12_$glb_clk
.sym 60054 $abc$38894$n5611_1
.sym 60055 VexRiscv._zz_163_[2]
.sym 60056 VexRiscv._zz_163_[4]
.sym 60057 $abc$38894$n5997_1
.sym 60058 $abc$38894$n5640_1
.sym 60059 $abc$38894$n5623_1
.sym 60060 $abc$38894$n5994_1
.sym 60061 $abc$38894$n5981_1
.sym 60066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 60067 $abc$38894$n5589_1
.sym 60068 VexRiscv.execute_to_memory_IS_DIV
.sym 60069 $abc$38894$n5593_1
.sym 60070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 60071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 60072 basesoc_uart_rx_fifo_consume[1]
.sym 60076 $abc$38894$n5977_1
.sym 60077 $abc$38894$n5973_1
.sym 60085 VexRiscv.execute_to_memory_IS_DIV
.sym 60096 VexRiscv._zz_79_[2]
.sym 60097 $abc$38894$n5593_1
.sym 60098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 60099 $abc$38894$n6486_1
.sym 60102 $abc$38894$n6002_1
.sym 60104 $abc$38894$n6485_1
.sym 60105 $abc$38894$n5593_1
.sym 60106 VexRiscv._zz_79_[6]
.sym 60108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 60111 VexRiscv._zz_50_[11]
.sym 60113 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 60115 $abc$38894$n5640_1
.sym 60117 $abc$38894$n5994_1
.sym 60118 $abc$38894$n6487_1
.sym 60119 $abc$38894$n5969_1
.sym 60120 VexRiscv._zz_50_[7]
.sym 60121 VexRiscv._zz_50_[10]
.sym 60124 $abc$38894$n5623_1
.sym 60125 VexRiscv._zz_160_
.sym 60126 VexRiscv._zz_79_[4]
.sym 60128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 60130 VexRiscv._zz_50_[7]
.sym 60131 VexRiscv._zz_160_
.sym 60135 $abc$38894$n5593_1
.sym 60136 VexRiscv._zz_79_[2]
.sym 60137 $abc$38894$n5623_1
.sym 60142 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 60146 $abc$38894$n5593_1
.sym 60147 VexRiscv._zz_79_[4]
.sym 60149 $abc$38894$n5640_1
.sym 60152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 60153 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 60154 VexRiscv._zz_50_[11]
.sym 60155 VexRiscv._zz_50_[10]
.sym 60158 $abc$38894$n6487_1
.sym 60159 VexRiscv._zz_79_[4]
.sym 60161 $abc$38894$n5994_1
.sym 60165 $abc$38894$n6002_1
.sym 60166 VexRiscv._zz_79_[6]
.sym 60167 $abc$38894$n6487_1
.sym 60170 $abc$38894$n5969_1
.sym 60171 $abc$38894$n6486_1
.sym 60173 $abc$38894$n6485_1
.sym 60175 clk12_$glb_clk
.sym 60176 VexRiscv.reset_$glb_sr
.sym 60180 multiregimpl0_regs0
.sym 60189 VexRiscv._zz_160_
.sym 60190 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 60192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 60193 $abc$38894$n5593_1
.sym 60195 VexRiscv._zz_50_[8]
.sym 60196 $abc$38894$n5973_1
.sym 60197 VexRiscv._zz_160_
.sym 60198 $abc$38894$n5593_1
.sym 60199 VexRiscv._zz_50_[11]
.sym 60200 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 60202 VexRiscv._zz_79_[5]
.sym 60230 VexRiscv.reset
.sym 60254 VexRiscv.reset
.sym 60298 clk12_$glb_clk
.sym 60308 VexRiscv._zz_149_
.sym 60312 basesoc_dat_w[4]
.sym 60319 VexRiscv._zz_79_[5]
.sym 60403 basesoc_vexriscv_ibus_adr[1]
.sym 60416 multiregimpl0_regs0
.sym 60421 $abc$38894$n6400_1
.sym 60422 $abc$38894$n6056_1
.sym 60443 $abc$38894$n2179
.sym 60451 basesoc_uart_phy_tx_bitcount[1]
.sym 60454 $abc$38894$n2185
.sym 60460 $abc$38894$n5974
.sym 60461 basesoc_uart_phy_tx_bitcount[3]
.sym 60466 basesoc_uart_phy_tx_bitcount[0]
.sym 60467 $abc$38894$n5972
.sym 60471 basesoc_uart_phy_tx_bitcount[2]
.sym 60473 $nextpnr_ICESTORM_LC_1$O
.sym 60476 basesoc_uart_phy_tx_bitcount[0]
.sym 60479 $auto$alumacc.cc:474:replace_alu$3847.C[2]
.sym 60482 basesoc_uart_phy_tx_bitcount[1]
.sym 60485 $auto$alumacc.cc:474:replace_alu$3847.C[3]
.sym 60487 basesoc_uart_phy_tx_bitcount[2]
.sym 60489 $auto$alumacc.cc:474:replace_alu$3847.C[2]
.sym 60493 basesoc_uart_phy_tx_bitcount[3]
.sym 60495 $auto$alumacc.cc:474:replace_alu$3847.C[3]
.sym 60498 $abc$38894$n2185
.sym 60499 $abc$38894$n5974
.sym 60510 $abc$38894$n2185
.sym 60511 $abc$38894$n5972
.sym 60516 basesoc_uart_phy_tx_bitcount[2]
.sym 60517 basesoc_uart_phy_tx_bitcount[3]
.sym 60518 basesoc_uart_phy_tx_bitcount[1]
.sym 60520 $abc$38894$n2179
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60529 basesoc_vexriscv_ibus_adr[2]
.sym 60530 basesoc_vexriscv_ibus_adr[0]
.sym 60533 $abc$38894$n2400
.sym 60534 $abc$38894$n2403
.sym 60537 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 60538 VexRiscv._zz_170_[2]
.sym 60543 basesoc_uart_phy_tx_bitcount[1]
.sym 60549 $abc$38894$n6155_1
.sym 60558 $abc$38894$n3519
.sym 60560 basesoc_uart_phy_tx_bitcount[0]
.sym 60562 basesoc_vexriscv_ibus_adr[0]
.sym 60568 basesoc_vexriscv_ibus_adr[1]
.sym 60577 $abc$38894$n5626
.sym 60579 VexRiscv.CsrPlugin_hadException
.sym 60589 $abc$38894$n7897
.sym 60590 $abc$38894$n3624_1
.sym 60606 $abc$38894$n2490
.sym 60610 basesoc_uart_phy_tx_bitcount[0]
.sym 60611 $abc$38894$n3519
.sym 60616 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 60625 basesoc_uart_phy_tx_busy
.sym 60628 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 60629 $abc$38894$n3516
.sym 60630 basesoc_uart_phy_uart_clk_txen
.sym 60633 basesoc_uart_phy_tx_busy
.sym 60635 VexRiscv.CsrPlugin_hadException
.sym 60643 basesoc_uart_phy_tx_busy
.sym 60644 basesoc_uart_phy_tx_bitcount[0]
.sym 60645 basesoc_uart_phy_uart_clk_txen
.sym 60646 $abc$38894$n3516
.sym 60649 basesoc_uart_phy_tx_bitcount[0]
.sym 60650 $abc$38894$n3519
.sym 60651 basesoc_uart_phy_tx_busy
.sym 60652 basesoc_uart_phy_uart_clk_txen
.sym 60662 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 60663 VexRiscv.CsrPlugin_hadException
.sym 60664 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 60667 basesoc_uart_phy_uart_clk_txen
.sym 60668 $abc$38894$n3516
.sym 60669 basesoc_uart_phy_tx_busy
.sym 60673 VexRiscv.CsrPlugin_hadException
.sym 60683 $abc$38894$n2490
.sym 60684 clk12_$glb_clk
.sym 60691 VexRiscv.lastStagePc[11]
.sym 60693 VexRiscv.lastStagePc[0]
.sym 60695 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 60696 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 60697 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 60698 $abc$38894$n6169_1
.sym 60699 array_muxed0[1]
.sym 60700 $abc$38894$n2490
.sym 60702 array_muxed0[0]
.sym 60703 array_muxed0[2]
.sym 60705 array_muxed0[9]
.sym 60707 array_muxed0[2]
.sym 60708 $abc$38894$n3039
.sym 60709 basesoc_vexriscv_ibus_adr[2]
.sym 60711 $abc$38894$n6159_1
.sym 60712 $abc$38894$n9
.sym 60713 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 60715 $abc$38894$n3525
.sym 60716 basesoc_uart_phy_uart_clk_txen
.sym 60718 $abc$38894$n2400
.sym 60720 $abc$38894$n3528
.sym 60728 $abc$38894$n3516
.sym 60733 $abc$38894$n3519
.sym 60734 basesoc_uart_phy_uart_clk_txen
.sym 60735 spiflash_bus_dat_r[7]
.sym 60737 spiflash_bus_dat_r[8]
.sym 60740 array_muxed0[0]
.sym 60743 basesoc_uart_phy_tx_busy
.sym 60749 spiflash_bus_dat_r[9]
.sym 60750 array_muxed0[1]
.sym 60752 spiflash_bus_dat_r[10]
.sym 60754 $abc$38894$n2360
.sym 60755 $abc$38894$n3624_1
.sym 60767 spiflash_bus_dat_r[9]
.sym 60768 $abc$38894$n3624_1
.sym 60769 array_muxed0[0]
.sym 60773 $abc$38894$n3624_1
.sym 60775 spiflash_bus_dat_r[7]
.sym 60778 basesoc_uart_phy_uart_clk_txen
.sym 60779 basesoc_uart_phy_tx_busy
.sym 60780 $abc$38894$n3516
.sym 60781 $abc$38894$n3519
.sym 60785 array_muxed0[1]
.sym 60786 spiflash_bus_dat_r[10]
.sym 60787 $abc$38894$n3624_1
.sym 60797 $abc$38894$n3624_1
.sym 60799 spiflash_bus_dat_r[8]
.sym 60806 $abc$38894$n2360
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60811 $abc$38894$n72
.sym 60812 $abc$38894$n70
.sym 60813 $abc$38894$n74
.sym 60819 $abc$38894$n6048_1
.sym 60822 array_muxed1[12]
.sym 60824 array_muxed0[9]
.sym 60825 array_muxed0[9]
.sym 60826 array_muxed0[12]
.sym 60828 spram_maskwren10[2]
.sym 60830 spram_maskwren00[0]
.sym 60831 spiflash_bus_dat_r[7]
.sym 60832 spram_maskwren00[2]
.sym 60833 $abc$38894$n4190_1
.sym 60834 $abc$38894$n3636_1
.sym 60838 basesoc_uart_phy_rx_r
.sym 60839 basesoc_adr[0]
.sym 60841 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 60842 basesoc_uart_phy_rx
.sym 60843 basesoc_uart_phy_rx_busy
.sym 60844 $abc$38894$n2409
.sym 60851 spiflash_bus_dat_r[10]
.sym 60857 $abc$38894$n6155_1
.sym 60860 spiflash_bus_dat_r[8]
.sym 60871 $abc$38894$n6159_1
.sym 60877 slave_sel_r[1]
.sym 60889 spiflash_bus_dat_r[8]
.sym 60891 $abc$38894$n6155_1
.sym 60892 slave_sel_r[1]
.sym 60896 spiflash_bus_dat_r[10]
.sym 60897 slave_sel_r[1]
.sym 60898 $abc$38894$n6159_1
.sym 60930 clk12_$glb_clk
.sym 60931 $abc$38894$n147_$glb_sr
.sym 60934 $abc$38894$n5196
.sym 60935 basesoc_timer0_eventmanager_pending_w
.sym 60939 $abc$38894$n3527
.sym 60943 $abc$38894$n96
.sym 60945 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 60946 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 60947 $abc$38894$n2138
.sym 60948 $abc$38894$n5
.sym 60949 $PACKER_VCC_NET
.sym 60955 $abc$38894$n72
.sym 60956 $abc$38894$n5582_1
.sym 60957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 60958 VexRiscv.decode_to_execute_RS2[19]
.sym 60959 VexRiscv._zz_151_[1]
.sym 60960 VexRiscv._zz_41_[0]
.sym 60961 $abc$38894$n4186
.sym 60962 $abc$38894$n4275_1
.sym 60963 VexRiscv.decode_to_execute_RS2[8]
.sym 60964 VexRiscv._zz_170_[0]
.sym 60965 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 60966 VexRiscv._zz_199_[22]
.sym 60973 basesoc_dat_w[4]
.sym 60974 $abc$38894$n4192_1
.sym 60976 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 60977 sys_rst
.sym 60979 $abc$38894$n4197_1
.sym 60983 basesoc_uart_phy_rx
.sym 60987 VexRiscv._zz_286_[10]
.sym 60990 multiregimpl0_regs0
.sym 60991 $abc$38894$n4196_1
.sym 60992 VexRiscv.externalInterruptArray_regNext[1]
.sym 60993 $abc$38894$n4190_1
.sym 60994 basesoc_timer0_eventmanager_storage
.sym 60995 VexRiscv._zz_200_[1]
.sym 60996 VexRiscv._zz_200_[0]
.sym 60998 basesoc_uart_phy_rx_r
.sym 60999 basesoc_adr[0]
.sym 61000 basesoc_timer0_eventmanager_pending_w
.sym 61003 basesoc_uart_phy_rx_busy
.sym 61004 VexRiscv.externalInterruptArray_regNext[0]
.sym 61006 VexRiscv._zz_200_[1]
.sym 61007 VexRiscv._zz_200_[0]
.sym 61008 VexRiscv.externalInterruptArray_regNext[0]
.sym 61009 VexRiscv.externalInterruptArray_regNext[1]
.sym 61013 basesoc_dat_w[4]
.sym 61015 sys_rst
.sym 61021 multiregimpl0_regs0
.sym 61026 basesoc_timer0_eventmanager_storage
.sym 61027 basesoc_timer0_eventmanager_pending_w
.sym 61030 $abc$38894$n4196_1
.sym 61031 $abc$38894$n4192_1
.sym 61032 $abc$38894$n4197_1
.sym 61033 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 61036 basesoc_uart_phy_rx
.sym 61037 basesoc_uart_phy_rx_r
.sym 61038 basesoc_uart_phy_rx_busy
.sym 61039 sys_rst
.sym 61042 VexRiscv._zz_200_[1]
.sym 61043 VexRiscv.externalInterruptArray_regNext[1]
.sym 61044 $abc$38894$n4190_1
.sym 61045 VexRiscv._zz_286_[10]
.sym 61050 basesoc_adr[0]
.sym 61053 clk12_$glb_clk
.sym 61055 $abc$38894$n5623
.sym 61056 $abc$38894$n4275_1
.sym 61057 $abc$38894$n4196_1
.sym 61059 VexRiscv._zz_200_[19]
.sym 61060 $abc$38894$n2227
.sym 61061 VexRiscv._zz_200_[1]
.sym 61062 VexRiscv._zz_200_[21]
.sym 61064 basesoc_dat_w[2]
.sym 61065 VexRiscv._zz_36_[11]
.sym 61067 basesoc_ctrl_bus_errors[1]
.sym 61070 basesoc_dat_w[7]
.sym 61071 $abc$38894$n7
.sym 61073 basesoc_uart_phy_rx
.sym 61075 VexRiscv._zz_286_[10]
.sym 61077 basesoc_dat_w[4]
.sym 61078 $abc$38894$n4192_1
.sym 61080 VexRiscv.decode_to_execute_RS2[11]
.sym 61081 VexRiscv._zz_170_[0]
.sym 61082 $abc$38894$n2227
.sym 61083 VexRiscv.decode_to_execute_RS2[31]
.sym 61084 VexRiscv._zz_41_[11]
.sym 61085 $abc$38894$n3884
.sym 61086 $abc$38894$n149
.sym 61087 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 61089 VexRiscv.decode_to_execute_RS2[30]
.sym 61090 $abc$38894$n5580_1
.sym 61096 VexRiscv._zz_170_[1]
.sym 61098 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 61099 VexRiscv._zz_170_[0]
.sym 61101 spiflash_bus_dat_r[6]
.sym 61102 $abc$38894$n5721_1
.sym 61103 VexRiscv.execute_LightShifterPlugin_isActive
.sym 61104 $abc$38894$n3636_1
.sym 61105 $abc$38894$n5578_1
.sym 61106 $abc$38894$n5726_1
.sym 61107 $abc$38894$n2358
.sym 61108 $abc$38894$n5579_1
.sym 61109 $abc$38894$n5723_1
.sym 61112 $abc$38894$n4241_1
.sym 61114 $abc$38894$n5580_1
.sym 61116 $abc$38894$n5582_1
.sym 61117 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 61119 VexRiscv._zz_151_[1]
.sym 61120 $abc$38894$n3646_1
.sym 61123 $abc$38894$n5585_1
.sym 61124 $abc$38894$n5584_1
.sym 61125 $abc$38894$n4194_1
.sym 61126 $abc$38894$n5720_1
.sym 61129 VexRiscv._zz_170_[1]
.sym 61130 VexRiscv._zz_151_[1]
.sym 61131 $abc$38894$n4194_1
.sym 61132 VexRiscv._zz_170_[0]
.sym 61137 $abc$38894$n5579_1
.sym 61138 $abc$38894$n5580_1
.sym 61141 $abc$38894$n5582_1
.sym 61142 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 61147 $abc$38894$n3636_1
.sym 61148 $abc$38894$n4241_1
.sym 61149 $abc$38894$n5720_1
.sym 61154 VexRiscv.execute_LightShifterPlugin_isActive
.sym 61155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 61156 VexRiscv._zz_151_[1]
.sym 61159 $abc$38894$n3646_1
.sym 61160 $abc$38894$n5585_1
.sym 61161 $abc$38894$n5584_1
.sym 61162 $abc$38894$n5578_1
.sym 61165 $abc$38894$n5723_1
.sym 61166 $abc$38894$n3646_1
.sym 61167 $abc$38894$n5721_1
.sym 61168 $abc$38894$n5726_1
.sym 61171 spiflash_bus_dat_r[6]
.sym 61175 $abc$38894$n2358
.sym 61176 clk12_$glb_clk
.sym 61177 sys_rst_$glb_sr
.sym 61178 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 61179 $abc$38894$n4269_1
.sym 61180 $abc$38894$n5808_1
.sym 61181 $abc$38894$n4270_1
.sym 61182 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 61183 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 61184 $abc$38894$n4276_1
.sym 61185 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 61186 array_muxed0[13]
.sym 61189 VexRiscv.externalInterruptArray_regNext[0]
.sym 61190 $abc$38894$n3479_1
.sym 61192 VexRiscv.CsrPlugin_mepc[11]
.sym 61193 basesoc_adr[2]
.sym 61195 $abc$38894$n4186
.sym 61196 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 61197 $PACKER_VCC_NET
.sym 61199 basesoc_vexriscv_ibus_adr[11]
.sym 61200 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 61201 $abc$38894$n2138
.sym 61202 basesoc_dat_w[5]
.sym 61203 $abc$38894$n5858_1
.sym 61204 VexRiscv.decode_to_execute_RS2[20]
.sym 61205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 61206 $abc$38894$n5582_1
.sym 61207 VexRiscv._zz_47_[1]
.sym 61208 VexRiscv._zz_170_[1]
.sym 61209 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 61210 $abc$38894$n5811_1
.sym 61212 basesoc_uart_phy_uart_clk_txen
.sym 61213 basesoc_uart_phy_uart_clk_rxen
.sym 61219 $abc$38894$n5598_1
.sym 61221 $abc$38894$n5811_1
.sym 61222 VexRiscv._zz_36_[11]
.sym 61223 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 61224 $abc$38894$n6064_1
.sym 61225 $abc$38894$n5797
.sym 61226 $abc$38894$n5818_1
.sym 61228 $abc$38894$n5833_1
.sym 61230 $abc$38894$n6446_1
.sym 61231 $abc$38894$n5978_1
.sym 61232 $abc$38894$n3646_1
.sym 61233 $abc$38894$n5585_1
.sym 61234 $abc$38894$n5850_1
.sym 61235 VexRiscv._zz_36_[22]
.sym 61236 $abc$38894$n5819_1
.sym 61239 $abc$38894$n5582_1
.sym 61240 $abc$38894$n3636_1
.sym 61242 VexRiscv._zz_36_[19]
.sym 61245 $abc$38894$n5808_1
.sym 61249 $abc$38894$n4278_1
.sym 61250 $abc$38894$n5716
.sym 61253 $abc$38894$n4278_1
.sym 61254 $abc$38894$n5850_1
.sym 61255 $abc$38894$n3636_1
.sym 61259 $abc$38894$n5598_1
.sym 61260 VexRiscv._zz_36_[19]
.sym 61261 $abc$38894$n5811_1
.sym 61264 $abc$38894$n6446_1
.sym 61266 $abc$38894$n3646_1
.sym 61267 $abc$38894$n5818_1
.sym 61271 $abc$38894$n5582_1
.sym 61273 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 61276 $abc$38894$n5833_1
.sym 61277 $abc$38894$n5585_1
.sym 61278 $abc$38894$n3646_1
.sym 61279 $abc$38894$n5808_1
.sym 61282 $abc$38894$n6064_1
.sym 61284 $abc$38894$n5978_1
.sym 61285 VexRiscv._zz_36_[22]
.sym 61288 $abc$38894$n5716
.sym 61289 VexRiscv._zz_36_[11]
.sym 61290 $abc$38894$n5598_1
.sym 61294 $abc$38894$n5819_1
.sym 61295 $abc$38894$n5797
.sym 61296 $abc$38894$n5585_1
.sym 61298 $abc$38894$n2429_$glb_ce
.sym 61299 clk12_$glb_clk
.sym 61301 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 61302 VexRiscv._zz_36_[31]
.sym 61303 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 61304 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 61305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 61306 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 61307 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 61308 VexRiscv._zz_36_[19]
.sym 61311 VexRiscv.lastStagePc[13]
.sym 61312 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 61313 $abc$38894$n3478_1
.sym 61314 basesoc_dat_w[6]
.sym 61317 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 61320 basesoc_ctrl_storage[15]
.sym 61322 spiflash_bus_dat_r[6]
.sym 61323 $abc$38894$n5598_1
.sym 61324 array_muxed0[12]
.sym 61325 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 61326 $abc$38894$n3636_1
.sym 61327 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61328 VexRiscv._zz_47_[0]
.sym 61329 $abc$38894$n5822_1
.sym 61330 basesoc_uart_phy_rx
.sym 61331 $abc$38894$n5963_1
.sym 61332 VexRiscv.decode_to_execute_RS2[14]
.sym 61333 $abc$38894$n3898
.sym 61334 basesoc_uart_phy_rx_busy
.sym 61335 $abc$38894$n4278_1
.sym 61336 $abc$38894$n5716
.sym 61342 $abc$38894$n3636_1
.sym 61344 $abc$38894$n3898
.sym 61345 $abc$38894$n6452_1
.sym 61346 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 61347 $abc$38894$n5830_1
.sym 61348 VexRiscv._zz_49_[0]
.sym 61349 VexRiscv._zz_49_[1]
.sym 61350 basesoc_dat_w[7]
.sym 61352 VexRiscv._zz_47_[0]
.sym 61353 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61354 $abc$38894$n6449_1
.sym 61356 VexRiscv._zz_151_[20]
.sym 61357 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 61358 $abc$38894$n6451_1
.sym 61361 $abc$38894$n3920_1
.sym 61363 $abc$38894$n5580_1
.sym 61364 $abc$38894$n3646_1
.sym 61366 $abc$38894$n5582_1
.sym 61367 VexRiscv._zz_47_[1]
.sym 61368 VexRiscv._zz_151_[22]
.sym 61369 $abc$38894$n2313
.sym 61370 VexRiscv._zz_288_[22]
.sym 61371 $abc$38894$n4272_1
.sym 61372 $abc$38894$n6400_1
.sym 61373 $abc$38894$n6399_1
.sym 61375 $abc$38894$n3898
.sym 61376 VexRiscv._zz_151_[20]
.sym 61377 VexRiscv._zz_49_[0]
.sym 61378 VexRiscv._zz_49_[1]
.sym 61382 $abc$38894$n3646_1
.sym 61383 $abc$38894$n6400_1
.sym 61384 $abc$38894$n6399_1
.sym 61388 basesoc_dat_w[7]
.sym 61393 $abc$38894$n5580_1
.sym 61394 $abc$38894$n6451_1
.sym 61395 $abc$38894$n5830_1
.sym 61396 $abc$38894$n3646_1
.sym 61400 VexRiscv._zz_288_[22]
.sym 61401 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61402 VexRiscv._zz_151_[22]
.sym 61405 $abc$38894$n5582_1
.sym 61406 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 61411 $abc$38894$n3636_1
.sym 61412 $abc$38894$n6449_1
.sym 61413 $abc$38894$n4272_1
.sym 61414 $abc$38894$n6452_1
.sym 61417 VexRiscv._zz_47_[0]
.sym 61418 VexRiscv._zz_47_[1]
.sym 61419 $abc$38894$n3920_1
.sym 61420 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 61421 $abc$38894$n2313
.sym 61422 clk12_$glb_clk
.sym 61423 sys_rst_$glb_sr
.sym 61424 $abc$38894$n6457_1
.sym 61425 $abc$38894$n5962_1
.sym 61426 $abc$38894$n5958_1
.sym 61427 $abc$38894$n3920_1
.sym 61428 basesoc_vexriscv_dbus_adr[20]
.sym 61429 array_muxed1[14]
.sym 61430 VexRiscv._zz_36_[23]
.sym 61431 $abc$38894$n5819_1
.sym 61433 $abc$38894$n3462_1
.sym 61434 VexRiscv._zz_194_[3]
.sym 61437 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 61438 $abc$38894$n3884
.sym 61440 $abc$38894$n5
.sym 61442 user_sw0
.sym 61443 $abc$38894$n3484_1
.sym 61444 $abc$38894$n2140
.sym 61445 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 61448 VexRiscv.decode_to_execute_RS2[13]
.sym 61449 basesoc_timer0_load_storage[7]
.sym 61450 VexRiscv.decode_to_execute_RS2[8]
.sym 61451 VexRiscv._zz_199_[22]
.sym 61452 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 61453 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 61454 $abc$38894$n4275_1
.sym 61455 VexRiscv._zz_170_[0]
.sym 61456 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 61457 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 61458 VexRiscv.decode_to_execute_RS2[20]
.sym 61459 $abc$38894$n4275_1
.sym 61466 VexRiscv._zz_36_[31]
.sym 61470 $abc$38894$n5942_1
.sym 61471 VexRiscv._zz_36_[20]
.sym 61472 VexRiscv._zz_36_[19]
.sym 61473 $abc$38894$n5858_1
.sym 61476 VexRiscv._zz_36_[30]
.sym 61477 $abc$38894$n5954_1
.sym 61478 $abc$38894$n6100_1
.sym 61479 VexRiscv._zz_36_[20]
.sym 61481 $abc$38894$n5978_1
.sym 61485 $abc$38894$n6052_1
.sym 61487 $abc$38894$n6056_1
.sym 61489 $abc$38894$n5822_1
.sym 61493 $abc$38894$n6068_1
.sym 61495 VexRiscv._zz_36_[23]
.sym 61496 $abc$38894$n5598_1
.sym 61498 $abc$38894$n6100_1
.sym 61499 VexRiscv._zz_36_[31]
.sym 61500 $abc$38894$n5978_1
.sym 61504 $abc$38894$n5822_1
.sym 61505 $abc$38894$n5598_1
.sym 61507 VexRiscv._zz_36_[20]
.sym 61510 $abc$38894$n5978_1
.sym 61511 VexRiscv._zz_36_[19]
.sym 61512 $abc$38894$n6052_1
.sym 61516 $abc$38894$n5954_1
.sym 61518 VexRiscv._zz_36_[31]
.sym 61519 $abc$38894$n5598_1
.sym 61523 $abc$38894$n6068_1
.sym 61524 $abc$38894$n5978_1
.sym 61525 VexRiscv._zz_36_[23]
.sym 61529 $abc$38894$n6056_1
.sym 61530 VexRiscv._zz_36_[20]
.sym 61531 $abc$38894$n5978_1
.sym 61534 $abc$38894$n5598_1
.sym 61536 VexRiscv._zz_36_[30]
.sym 61537 $abc$38894$n5942_1
.sym 61540 $abc$38894$n5858_1
.sym 61541 $abc$38894$n5598_1
.sym 61542 VexRiscv._zz_36_[23]
.sym 61544 $abc$38894$n2429_$glb_ce
.sym 61545 clk12_$glb_clk
.sym 61547 basesoc_uart_phy_rx_r
.sym 61548 basesoc_timer0_value[4]
.sym 61549 basesoc_dat_w[5]
.sym 61550 $abc$38894$n4912
.sym 61551 basesoc_uart_phy_rx_busy
.sym 61552 $abc$38894$n5842_1
.sym 61553 $abc$38894$n5959_1
.sym 61554 basesoc_timer0_value[11]
.sym 61557 multiregimpl0_regs0
.sym 61558 $abc$38894$n5705_1
.sym 61559 VexRiscv._zz_287_[1]
.sym 61560 $PACKER_VCC_NET
.sym 61561 basesoc_timer0_value[27]
.sym 61562 $abc$38894$n2331
.sym 61563 basesoc_timer0_value_status[29]
.sym 61564 basesoc_timer0_value[19]
.sym 61566 $abc$38894$n6100_1
.sym 61567 VexRiscv.decode_to_execute_RS2[31]
.sym 61568 $abc$38894$n5846_1
.sym 61569 VexRiscv._zz_286_[9]
.sym 61570 $abc$38894$n2353
.sym 61571 $abc$38894$n6052_1
.sym 61572 VexRiscv._zz_199_[19]
.sym 61573 $abc$38894$n149
.sym 61574 VexRiscv.decode_to_execute_RS2[31]
.sym 61575 $abc$38894$n5580_1
.sym 61576 VexRiscv._zz_41_[11]
.sym 61577 VexRiscv._zz_199_[21]
.sym 61578 $abc$38894$n149
.sym 61579 $abc$38894$n6068_1
.sym 61580 VexRiscv.decode_to_execute_RS2[30]
.sym 61582 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 61591 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 61593 VexRiscv._zz_170_[1]
.sym 61594 VexRiscv._zz_170_[0]
.sym 61597 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 61598 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 61601 $abc$38894$n5580_1
.sym 61603 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 61604 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61605 VexRiscv._zz_49_[0]
.sym 61606 $abc$38894$n5864_1
.sym 61607 VexRiscv._zz_47_[0]
.sym 61608 VexRiscv._zz_288_[31]
.sym 61610 VexRiscv._zz_151_[21]
.sym 61611 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61612 $abc$38894$n3834
.sym 61613 VexRiscv._zz_151_[31]
.sym 61614 $abc$38894$n4275_1
.sym 61615 $abc$38894$n7897
.sym 61616 VexRiscv._zz_47_[1]
.sym 61619 VexRiscv._zz_49_[1]
.sym 61621 VexRiscv._zz_170_[0]
.sym 61622 VexRiscv._zz_170_[1]
.sym 61623 VexRiscv._zz_151_[21]
.sym 61624 $abc$38894$n4275_1
.sym 61627 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 61635 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61640 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 61645 VexRiscv._zz_49_[1]
.sym 61646 $abc$38894$n3834
.sym 61647 $abc$38894$n5580_1
.sym 61648 VexRiscv._zz_49_[0]
.sym 61652 VexRiscv._zz_288_[31]
.sym 61653 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 61654 VexRiscv._zz_151_[31]
.sym 61660 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 61663 VexRiscv._zz_47_[0]
.sym 61664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 61665 VexRiscv._zz_47_[1]
.sym 61666 $abc$38894$n5864_1
.sym 61667 $abc$38894$n7897
.sym 61668 clk12_$glb_clk
.sym 61670 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 61671 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 61672 basesoc_timer0_value[2]
.sym 61673 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 61674 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 61675 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 61676 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 61677 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 61679 basesoc_uart_phy_storage[9]
.sym 61681 $abc$38894$n2171
.sym 61682 sys_rst
.sym 61683 $abc$38894$n5954_1
.sym 61686 $abc$38894$n5146
.sym 61687 basesoc_timer0_load_storage[11]
.sym 61688 basesoc_uart_phy_storage[17]
.sym 61689 basesoc_timer0_load_storage[4]
.sym 61691 $abc$38894$n2319
.sym 61692 basesoc_uart_phy_storage[1]
.sym 61693 $abc$38894$n5
.sym 61694 basesoc_dat_w[5]
.sym 61695 basesoc_uart_phy_storage[7]
.sym 61696 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 61697 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 61698 basesoc_uart_phy_rx_busy
.sym 61699 VexRiscv._zz_47_[1]
.sym 61700 basesoc_uart_phy_uart_clk_rxen
.sym 61701 basesoc_timer0_value[29]
.sym 61702 $abc$38894$n5858_1
.sym 61703 VexRiscv.lastStagePc[7]
.sym 61704 basesoc_uart_phy_uart_clk_txen
.sym 61705 basesoc_uart_phy_storage[4]
.sym 61714 VexRiscv._zz_41_[1]
.sym 61716 $abc$38894$n5842_1
.sym 61717 VexRiscv._zz_36_[28]
.sym 61719 $abc$38894$n3646_1
.sym 61720 VexRiscv._zz_36_[21]
.sym 61723 $abc$38894$n6454_1
.sym 61724 $abc$38894$n6453_1
.sym 61729 $abc$38894$n4275_1
.sym 61730 VexRiscv._zz_41_[13]
.sym 61731 VexRiscv._zz_170_[2]
.sym 61735 VexRiscv._zz_41_[7]
.sym 61736 $abc$38894$n3636_1
.sym 61738 $abc$38894$n149
.sym 61746 VexRiscv._zz_170_[2]
.sym 61751 $abc$38894$n3636_1
.sym 61752 $abc$38894$n6454_1
.sym 61753 $abc$38894$n4275_1
.sym 61757 VexRiscv._zz_41_[7]
.sym 61764 VexRiscv._zz_41_[13]
.sym 61768 $abc$38894$n6453_1
.sym 61769 $abc$38894$n3646_1
.sym 61771 $abc$38894$n5842_1
.sym 61775 VexRiscv._zz_36_[28]
.sym 61782 VexRiscv._zz_36_[21]
.sym 61786 VexRiscv._zz_41_[1]
.sym 61790 $abc$38894$n149
.sym 61791 clk12_$glb_clk
.sym 61794 $abc$38894$n5906
.sym 61795 $abc$38894$n5908
.sym 61796 $abc$38894$n5910
.sym 61797 $abc$38894$n5912
.sym 61798 $abc$38894$n5914
.sym 61799 $abc$38894$n5916
.sym 61800 $abc$38894$n5918
.sym 61802 $abc$38894$n5724
.sym 61803 $abc$38894$n5434
.sym 61806 basesoc_adr[1]
.sym 61807 $abc$38894$n3604_1
.sym 61809 basesoc_timer0_load_storage[5]
.sym 61810 basesoc_adr[0]
.sym 61812 $abc$38894$n6096_1
.sym 61817 VexRiscv._zz_199_[28]
.sym 61818 basesoc_uart_phy_storage[26]
.sym 61819 $abc$38894$n5835_1
.sym 61820 $abc$38894$n5822_1
.sym 61821 basesoc_adr[0]
.sym 61822 $abc$38894$n3636_1
.sym 61823 basesoc_adr[1]
.sym 61825 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61826 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 61827 VexRiscv._zz_47_[0]
.sym 61828 $abc$38894$n6020_1
.sym 61835 $abc$38894$n6020_1
.sym 61836 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61837 $abc$38894$n5835_1
.sym 61839 basesoc_adr[0]
.sym 61841 VexRiscv._zz_49_[1]
.sym 61842 $abc$38894$n6060_1
.sym 61843 VexRiscv._zz_36_[21]
.sym 61844 $abc$38894$n6024_1
.sym 61845 VexRiscv._zz_36_[12]
.sym 61847 $abc$38894$n6088_1
.sym 61849 basesoc_adr[1]
.sym 61850 $abc$38894$n3845
.sym 61851 VexRiscv._zz_49_[0]
.sym 61852 VexRiscv._zz_36_[11]
.sym 61853 VexRiscv._zz_47_[0]
.sym 61854 $abc$38894$n5978_1
.sym 61857 $abc$38894$n5841_1
.sym 61858 $abc$38894$n96
.sym 61859 VexRiscv._zz_47_[1]
.sym 61860 $abc$38894$n5598_1
.sym 61863 VexRiscv._zz_151_[21]
.sym 61864 VexRiscv._zz_36_[28]
.sym 61865 basesoc_uart_phy_storage[4]
.sym 61867 basesoc_uart_phy_storage[4]
.sym 61868 $abc$38894$n96
.sym 61869 basesoc_adr[1]
.sym 61870 basesoc_adr[0]
.sym 61873 $abc$38894$n6024_1
.sym 61874 VexRiscv._zz_36_[12]
.sym 61876 $abc$38894$n5978_1
.sym 61879 VexRiscv._zz_36_[21]
.sym 61880 $abc$38894$n5598_1
.sym 61882 $abc$38894$n5835_1
.sym 61886 $abc$38894$n5978_1
.sym 61887 $abc$38894$n6060_1
.sym 61888 VexRiscv._zz_36_[21]
.sym 61891 $abc$38894$n6088_1
.sym 61893 $abc$38894$n5978_1
.sym 61894 VexRiscv._zz_36_[28]
.sym 61897 $abc$38894$n5841_1
.sym 61898 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 61899 VexRiscv._zz_47_[0]
.sym 61900 VexRiscv._zz_47_[1]
.sym 61903 VexRiscv._zz_36_[11]
.sym 61904 $abc$38894$n6020_1
.sym 61905 $abc$38894$n5978_1
.sym 61909 VexRiscv._zz_49_[0]
.sym 61910 VexRiscv._zz_151_[21]
.sym 61911 VexRiscv._zz_49_[1]
.sym 61912 $abc$38894$n3845
.sym 61913 $abc$38894$n2429_$glb_ce
.sym 61914 clk12_$glb_clk
.sym 61916 $abc$38894$n5920
.sym 61917 $abc$38894$n5922
.sym 61918 $abc$38894$n5924
.sym 61919 $abc$38894$n5926
.sym 61920 $abc$38894$n5928
.sym 61921 $abc$38894$n5930
.sym 61922 $abc$38894$n5932
.sym 61923 $abc$38894$n5934
.sym 61926 $abc$38894$n6056_1
.sym 61927 VexRiscv._zz_193_[13]
.sym 61928 $abc$38894$n6060_1
.sym 61930 VexRiscv._zz_194_[16]
.sym 61931 $abc$38894$n4589
.sym 61933 $abc$38894$n3764
.sym 61935 $abc$38894$n2331
.sym 61936 VexRiscv._zz_199_[21]
.sym 61937 $abc$38894$n3842_1
.sym 61938 $abc$38894$n4586_1
.sym 61939 basesoc_uart_phy_storage[0]
.sym 61940 VexRiscv._zz_193_[0]
.sym 61941 $abc$38894$n6016_1
.sym 61942 $abc$38894$n5950
.sym 61943 $abc$38894$n3510
.sym 61944 VexRiscv._zz_193_[3]
.sym 61945 VexRiscv._zz_199_[28]
.sym 61946 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 61947 basesoc_uart_phy_storage[12]
.sym 61948 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 61949 VexRiscv._zz_193_[7]
.sym 61950 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 61951 VexRiscv._zz_199_[22]
.sym 61957 basesoc_uart_phy_tx_busy
.sym 61960 $abc$38894$n6005
.sym 61963 $abc$38894$n6011
.sym 61967 $abc$38894$n6003
.sym 61970 basesoc_uart_phy_rx_busy
.sym 61971 $abc$38894$n5902
.sym 61976 $abc$38894$n5926
.sym 61977 $abc$38894$n88
.sym 61979 $abc$38894$n5932
.sym 61985 $abc$38894$n5928
.sym 61990 basesoc_uart_phy_rx_busy
.sym 61992 $abc$38894$n5932
.sym 61997 basesoc_uart_phy_tx_busy
.sym 61998 $abc$38894$n6005
.sym 62004 $abc$38894$n88
.sym 62010 $abc$38894$n5926
.sym 62011 basesoc_uart_phy_rx_busy
.sym 62014 $abc$38894$n6011
.sym 62016 basesoc_uart_phy_tx_busy
.sym 62020 $abc$38894$n5902
.sym 62021 basesoc_uart_phy_tx_busy
.sym 62027 $abc$38894$n6003
.sym 62028 basesoc_uart_phy_tx_busy
.sym 62032 $abc$38894$n5928
.sym 62035 basesoc_uart_phy_rx_busy
.sym 62037 clk12_$glb_clk
.sym 62038 sys_rst_$glb_sr
.sym 62039 $abc$38894$n5936
.sym 62040 $abc$38894$n5938
.sym 62041 $abc$38894$n5940
.sym 62042 $abc$38894$n5942
.sym 62043 $abc$38894$n5944
.sym 62044 $abc$38894$n5946
.sym 62045 $abc$38894$n5948
.sym 62046 $abc$38894$n5950
.sym 62049 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 62050 $abc$38894$n5455
.sym 62053 basesoc_timer0_load_storage[10]
.sym 62055 basesoc_uart_phy_tx_busy
.sym 62057 basesoc_uart_phy_storage[11]
.sym 62059 $abc$38894$n5902
.sym 62060 $abc$38894$n5766
.sym 62061 VexRiscv._zz_170_[2]
.sym 62063 $abc$38894$n6052_1
.sym 62064 $abc$38894$n149
.sym 62065 $abc$38894$n149
.sym 62066 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 62067 basesoc_uart_phy_storage[16]
.sym 62068 VexRiscv._zz_41_[11]
.sym 62069 basesoc_we
.sym 62070 $abc$38894$n5764
.sym 62071 $abc$38894$n2171
.sym 62072 VexRiscv._zz_199_[19]
.sym 62073 $abc$38894$n3485_1
.sym 62074 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 62086 $abc$38894$n3461_1
.sym 62087 basesoc_we
.sym 62088 $abc$38894$n149
.sym 62089 sys_rst
.sym 62091 VexRiscv._zz_321_[22]
.sym 62092 VexRiscv._zz_193_[5]
.sym 62093 basesoc_adr[0]
.sym 62095 basesoc_adr[1]
.sym 62096 $abc$38894$n4301
.sym 62100 VexRiscv._zz_193_[13]
.sym 62101 basesoc_uart_phy_storage[7]
.sym 62102 VexRiscv._zz_193_[6]
.sym 62103 $abc$38894$n3510
.sym 62104 basesoc_uart_phy_storage[23]
.sym 62105 VexRiscv._zz_321_[27]
.sym 62107 $abc$38894$n2470
.sym 62108 $abc$38894$n96
.sym 62109 $abc$38894$n4304
.sym 62110 $abc$38894$n4325
.sym 62113 $abc$38894$n3461_1
.sym 62114 $abc$38894$n3510
.sym 62115 sys_rst
.sym 62116 basesoc_we
.sym 62119 $abc$38894$n96
.sym 62125 VexRiscv._zz_193_[6]
.sym 62127 $abc$38894$n4304
.sym 62128 $abc$38894$n149
.sym 62134 VexRiscv._zz_321_[27]
.sym 62139 VexRiscv._zz_321_[22]
.sym 62143 basesoc_uart_phy_storage[7]
.sym 62144 basesoc_adr[0]
.sym 62145 basesoc_uart_phy_storage[23]
.sym 62146 basesoc_adr[1]
.sym 62150 VexRiscv._zz_193_[5]
.sym 62151 $abc$38894$n4301
.sym 62152 $abc$38894$n149
.sym 62155 $abc$38894$n149
.sym 62156 VexRiscv._zz_193_[13]
.sym 62157 $abc$38894$n4325
.sym 62159 $abc$38894$n2470
.sym 62160 clk12_$glb_clk
.sym 62162 $abc$38894$n5952
.sym 62163 $abc$38894$n5954
.sym 62164 $abc$38894$n5956
.sym 62165 $abc$38894$n5958
.sym 62166 $abc$38894$n5960
.sym 62167 $abc$38894$n5962
.sym 62168 $abc$38894$n5964
.sym 62169 $abc$38894$n5966
.sym 62171 basesoc_vexriscv_ibus_adr[17]
.sym 62172 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 62173 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 62174 $abc$38894$n2171
.sym 62175 basesoc_uart_phy_storage[19]
.sym 62176 $abc$38894$n5186_1
.sym 62177 $abc$38894$n5172
.sym 62178 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 62179 basesoc_uart_phy_storage[17]
.sym 62180 VexRiscv._zz_193_[5]
.sym 62181 basesoc_vexriscv_ibus_adr[11]
.sym 62182 $abc$38894$n3461_1
.sym 62184 $abc$38894$n7497
.sym 62185 $abc$38894$n7486
.sym 62186 basesoc_dat_w[5]
.sym 62187 basesoc_uart_phy_storage[7]
.sym 62188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 62189 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 62190 basesoc_uart_phy_storage[3]
.sym 62191 VexRiscv._zz_321_[27]
.sym 62192 basesoc_uart_phy_storage[4]
.sym 62193 $abc$38894$n2470
.sym 62195 basesoc_uart_phy_rx_busy
.sym 62196 basesoc_uart_phy_uart_clk_rxen
.sym 62197 VexRiscv._zz_193_[14]
.sym 62206 $abc$38894$n6037
.sym 62213 $abc$38894$n6035
.sym 62217 $abc$38894$n6043
.sym 62219 basesoc_uart_phy_rx_busy
.sym 62221 $abc$38894$n5956
.sym 62225 $abc$38894$n5964
.sym 62226 $abc$38894$n6029
.sym 62227 basesoc_uart_phy_tx_busy
.sym 62228 $abc$38894$n5954
.sym 62234 $abc$38894$n5966
.sym 62236 basesoc_uart_phy_rx_busy
.sym 62238 $abc$38894$n5964
.sym 62242 $abc$38894$n6043
.sym 62244 basesoc_uart_phy_tx_busy
.sym 62249 basesoc_uart_phy_tx_busy
.sym 62251 $abc$38894$n6037
.sym 62254 $abc$38894$n6029
.sym 62256 basesoc_uart_phy_tx_busy
.sym 62260 $abc$38894$n5956
.sym 62262 basesoc_uart_phy_rx_busy
.sym 62267 basesoc_uart_phy_rx_busy
.sym 62269 $abc$38894$n5954
.sym 62272 basesoc_uart_phy_rx_busy
.sym 62274 $abc$38894$n5966
.sym 62278 $abc$38894$n6035
.sym 62280 basesoc_uart_phy_tx_busy
.sym 62283 clk12_$glb_clk
.sym 62284 sys_rst_$glb_sr
.sym 62285 $abc$38894$n5699
.sym 62286 $abc$38894$n4915
.sym 62287 $abc$38894$n4914
.sym 62288 basesoc_uart_phy_uart_clk_rxen
.sym 62289 $abc$38894$n2169
.sym 62290 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 62291 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 62292 $abc$38894$n4906
.sym 62294 basesoc_timer0_value_status[10]
.sym 62295 $abc$38894$n6048_1
.sym 62296 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 62299 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 62300 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 62301 $abc$38894$n7490
.sym 62303 basesoc_uart_tx_fifo_consume[1]
.sym 62304 $abc$38894$n3604_1
.sym 62306 $abc$38894$n7494
.sym 62308 basesoc_uart_phy_storage[28]
.sym 62309 basesoc_uart_tx_fifo_produce[0]
.sym 62310 basesoc_uart_phy_storage[31]
.sym 62311 $abc$38894$n5835_1
.sym 62312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62314 basesoc_uart_phy_storage[26]
.sym 62315 $abc$38894$n5905_1
.sym 62316 $abc$38894$n5822_1
.sym 62317 VexRiscv._zz_199_[28]
.sym 62318 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 62319 basesoc_uart_tx_fifo_produce[3]
.sym 62320 $abc$38894$n6020_1
.sym 62327 $abc$38894$n6049
.sym 62328 $abc$38894$n6051
.sym 62330 $abc$38894$n6055
.sym 62331 $abc$38894$n6057
.sym 62332 $abc$38894$n6059
.sym 62333 $abc$38894$n6061
.sym 62337 $abc$38894$n6053
.sym 62339 basesoc_uart_phy_tx_busy
.sym 62348 $abc$38894$n92
.sym 62359 basesoc_uart_phy_tx_busy
.sym 62360 $abc$38894$n6061
.sym 62366 $abc$38894$n6059
.sym 62368 basesoc_uart_phy_tx_busy
.sym 62373 $abc$38894$n92
.sym 62378 basesoc_uart_phy_tx_busy
.sym 62379 $abc$38894$n6057
.sym 62383 $abc$38894$n6055
.sym 62385 basesoc_uart_phy_tx_busy
.sym 62390 $abc$38894$n6053
.sym 62392 basesoc_uart_phy_tx_busy
.sym 62395 $abc$38894$n6051
.sym 62397 basesoc_uart_phy_tx_busy
.sym 62402 basesoc_uart_phy_tx_busy
.sym 62403 $abc$38894$n6049
.sym 62406 clk12_$glb_clk
.sym 62407 sys_rst_$glb_sr
.sym 62410 basesoc_uart_tx_fifo_produce[2]
.sym 62411 basesoc_uart_tx_fifo_produce[3]
.sym 62412 $abc$38894$n5438
.sym 62413 $abc$38894$n5401
.sym 62414 basesoc_uart_tx_fifo_produce[0]
.sym 62415 VexRiscv._zz_314_[2]
.sym 62420 spiflash_i
.sym 62421 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 62423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 62424 basesoc_uart_phy_storage[19]
.sym 62425 $abc$38894$n4906
.sym 62426 VexRiscv._zz_328_
.sym 62427 basesoc_adr[0]
.sym 62429 basesoc_dat_w[7]
.sym 62430 VexRiscv._zz_193_[13]
.sym 62431 $abc$38894$n2276
.sym 62432 basesoc_uart_phy_storage[27]
.sym 62433 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 62434 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 62435 VexRiscv._zz_193_[3]
.sym 62436 basesoc_uart_phy_storage[31]
.sym 62437 VexRiscv._zz_194_[10]
.sym 62438 basesoc_ctrl_storage[16]
.sym 62439 basesoc_uart_phy_storage[24]
.sym 62440 $abc$38894$n6016_1
.sym 62441 $abc$38894$n86
.sym 62442 VexRiscv._zz_193_[7]
.sym 62443 VexRiscv._zz_193_[0]
.sym 62450 VexRiscv._zz_316_[1]
.sym 62451 sys_rst
.sym 62452 basesoc_dat_w[7]
.sym 62453 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 62456 VexRiscv._zz_321_[7]
.sym 62458 VexRiscv._zz_316_[2]
.sym 62459 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 62462 basesoc_uart_tx_fifo_wrport_we
.sym 62468 $abc$38894$n3400_1
.sym 62471 VexRiscv._zz_194_[3]
.sym 62474 VexRiscv._zz_194_[2]
.sym 62476 $abc$38894$n2171
.sym 62477 $abc$38894$n5438
.sym 62479 $abc$38894$n5393_1
.sym 62480 $abc$38894$n5399
.sym 62482 VexRiscv._zz_194_[2]
.sym 62483 VexRiscv._zz_316_[1]
.sym 62485 $abc$38894$n5393_1
.sym 62494 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 62495 $abc$38894$n5438
.sym 62497 $abc$38894$n3400_1
.sym 62502 VexRiscv._zz_321_[7]
.sym 62506 basesoc_uart_tx_fifo_wrport_we
.sym 62508 sys_rst
.sym 62512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 62513 $abc$38894$n5399
.sym 62514 $abc$38894$n3400_1
.sym 62519 basesoc_dat_w[7]
.sym 62524 $abc$38894$n5393_1
.sym 62525 VexRiscv._zz_316_[2]
.sym 62527 VexRiscv._zz_194_[3]
.sym 62528 $abc$38894$n2171
.sym 62529 clk12_$glb_clk
.sym 62530 sys_rst_$glb_sr
.sym 62531 VexRiscv._zz_314_[9]
.sym 62532 basesoc_ctrl_storage[16]
.sym 62533 VexRiscv._zz_314_[8]
.sym 62534 $abc$38894$n5417
.sym 62535 basesoc_ctrl_storage[17]
.sym 62536 $abc$38894$n5420
.sym 62537 $abc$38894$n5393_1
.sym 62538 $abc$38894$n5064
.sym 62539 $abc$38894$n2275
.sym 62544 VexRiscv._zz_316_[1]
.sym 62547 $PACKER_VCC_NET
.sym 62548 VexRiscv._zz_314_[2]
.sym 62549 $abc$38894$n7491
.sym 62550 basesoc_uart_tx_fifo_wrport_we
.sym 62551 $abc$38894$n7482
.sym 62552 basesoc_uart_tx_fifo_produce[1]
.sym 62553 $abc$38894$n5411
.sym 62555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 62556 $abc$38894$n5437
.sym 62557 $abc$38894$n149
.sym 62558 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 62559 $abc$38894$n6052_1
.sym 62560 basesoc_uart_phy_storage[3]
.sym 62561 VexRiscv._zz_193_[3]
.sym 62562 $abc$38894$n5764
.sym 62563 $abc$38894$n149
.sym 62564 VexRiscv._zz_193_[2]
.sym 62565 VexRiscv._zz_199_[19]
.sym 62566 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 62572 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 62574 $abc$38894$n5435
.sym 62575 VexRiscv._zz_193_[2]
.sym 62576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62577 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 62578 VexRiscv._zz_195_[32]
.sym 62580 $abc$38894$n5396
.sym 62582 $abc$38894$n4284
.sym 62586 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 62589 $abc$38894$n149
.sym 62590 $abc$38894$n2470
.sym 62591 $abc$38894$n5417
.sym 62592 $abc$38894$n5408
.sym 62593 $abc$38894$n5420
.sym 62594 VexRiscv._zz_193_[4]
.sym 62596 $abc$38894$n3400_1
.sym 62599 $abc$38894$n4292
.sym 62601 $abc$38894$n4298
.sym 62602 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 62603 $abc$38894$n3400_1
.sym 62606 $abc$38894$n3400_1
.sym 62607 $abc$38894$n5408
.sym 62608 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 62611 $abc$38894$n3400_1
.sym 62612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 62613 $abc$38894$n5396
.sym 62617 $abc$38894$n4298
.sym 62619 VexRiscv._zz_193_[4]
.sym 62620 $abc$38894$n149
.sym 62623 $abc$38894$n149
.sym 62625 $abc$38894$n4284
.sym 62626 VexRiscv._zz_195_[32]
.sym 62629 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 62630 $abc$38894$n3400_1
.sym 62632 $abc$38894$n5417
.sym 62635 $abc$38894$n3400_1
.sym 62636 $abc$38894$n5435
.sym 62637 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 62641 $abc$38894$n3400_1
.sym 62642 $abc$38894$n5420
.sym 62644 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 62647 VexRiscv._zz_193_[2]
.sym 62648 $abc$38894$n4292
.sym 62649 $abc$38894$n149
.sym 62651 $abc$38894$n2470
.sym 62652 clk12_$glb_clk
.sym 62654 $abc$38894$n5444
.sym 62655 $abc$38894$n5066
.sym 62656 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 62657 $abc$38894$n5452
.sym 62658 VexRiscv._zz_314_[15]
.sym 62659 VexRiscv._zz_314_[17]
.sym 62660 $abc$38894$n5425
.sym 62661 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 62662 VexRiscv.externalInterruptArray_regNext[0]
.sym 62666 VexRiscv._zz_194_[8]
.sym 62667 VexRiscv._zz_316_[9]
.sym 62668 $abc$38894$n5435
.sym 62670 $abc$38894$n5395
.sym 62671 VexRiscv.CsrPlugin_mepc[11]
.sym 62672 VexRiscv._zz_193_[5]
.sym 62673 VexRiscv._zz_314_[9]
.sym 62675 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 62676 basesoc_ctrl_reset_reset_r
.sym 62677 VexRiscv._zz_314_[8]
.sym 62678 VexRiscv._zz_193_[14]
.sym 62679 $abc$38894$n5398
.sym 62680 $abc$38894$n3402
.sym 62681 VexRiscv._zz_193_[0]
.sym 62682 $abc$38894$n3400_1
.sym 62683 basesoc_dat_w[5]
.sym 62684 basesoc_uart_phy_storage[4]
.sym 62685 $abc$38894$n2470
.sym 62686 basesoc_uart_phy_storage[3]
.sym 62687 VexRiscv._zz_194_[22]
.sym 62688 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 62689 $abc$38894$n3400_1
.sym 62695 VexRiscv._zz_193_[8]
.sym 62696 VexRiscv._zz_316_[21]
.sym 62697 $abc$38894$n2470
.sym 62698 VexRiscv._zz_194_[22]
.sym 62699 $abc$38894$n4307
.sym 62700 $abc$38894$n3400_1
.sym 62701 $abc$38894$n5393_1
.sym 62704 VexRiscv._zz_193_[9]
.sym 62705 $abc$38894$n4289
.sym 62708 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 62709 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 62711 $abc$38894$n5444
.sym 62712 $abc$38894$n4310
.sym 62713 $abc$38894$n151
.sym 62714 VexRiscv._zz_193_[7]
.sym 62717 VexRiscv._zz_190_
.sym 62718 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62720 VexRiscv._zz_193_[1]
.sym 62721 $abc$38894$n4313
.sym 62723 $abc$38894$n149
.sym 62724 $abc$38894$n5456
.sym 62725 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 62729 $abc$38894$n149
.sym 62730 $abc$38894$n4307
.sym 62731 VexRiscv._zz_193_[7]
.sym 62734 $abc$38894$n4310
.sym 62735 VexRiscv._zz_193_[8]
.sym 62736 $abc$38894$n149
.sym 62740 VexRiscv._zz_193_[1]
.sym 62741 $abc$38894$n4289
.sym 62743 $abc$38894$n149
.sym 62746 $abc$38894$n149
.sym 62747 VexRiscv._zz_193_[9]
.sym 62748 $abc$38894$n4313
.sym 62752 $abc$38894$n151
.sym 62753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 62754 VexRiscv._zz_190_
.sym 62755 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62758 VexRiscv._zz_316_[21]
.sym 62760 VexRiscv._zz_194_[22]
.sym 62761 $abc$38894$n5393_1
.sym 62764 $abc$38894$n5456
.sym 62765 $abc$38894$n3400_1
.sym 62767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 62771 $abc$38894$n5444
.sym 62772 $abc$38894$n3400_1
.sym 62773 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 62774 $abc$38894$n2470
.sym 62775 clk12_$glb_clk
.sym 62777 $abc$38894$n5052
.sym 62778 basesoc_uart_phy_storage[4]
.sym 62779 basesoc_uart_phy_storage[3]
.sym 62780 $abc$38894$n5078
.sym 62781 $abc$38894$n5449
.sym 62782 $abc$38894$n5468
.sym 62783 $abc$38894$n5480
.sym 62784 $abc$38894$n5422
.sym 62787 $abc$38894$n5467
.sym 62788 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 62790 VexRiscv._zz_316_[17]
.sym 62791 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 62792 VexRiscv._zz_316_[22]
.sym 62793 $abc$38894$n2167
.sym 62794 basesoc_uart_eventmanager_status_w[0]
.sym 62796 VexRiscv._zz_194_[18]
.sym 62797 basesoc_uart_phy_storage[14]
.sym 62798 basesoc_dat_w[6]
.sym 62800 VexRiscv._zz_316_[21]
.sym 62802 $abc$38894$n5835_1
.sym 62803 VexRiscv._zz_193_[17]
.sym 62804 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62805 $abc$38894$n5416
.sym 62806 VexRiscv._zz_328_
.sym 62807 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 62808 $abc$38894$n2479
.sym 62809 VexRiscv._zz_199_[28]
.sym 62811 $abc$38894$n5905_1
.sym 62812 $abc$38894$n5822_1
.sym 62818 VexRiscv._zz_193_[15]
.sym 62821 VexRiscv._zz_193_[10]
.sym 62822 $abc$38894$n4319
.sym 62823 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 62824 VexRiscv._zz_193_[12]
.sym 62825 $abc$38894$n4328
.sym 62826 VexRiscv._zz_311_
.sym 62828 VexRiscv._zz_193_[16]
.sym 62829 $abc$38894$n4316
.sym 62831 $abc$38894$n4322
.sym 62832 $abc$38894$n149
.sym 62833 VexRiscv._zz_193_[11]
.sym 62834 VexRiscv._zz_319_
.sym 62835 $abc$38894$n3398_1
.sym 62836 $abc$38894$n2470
.sym 62838 VexRiscv._zz_193_[14]
.sym 62839 $abc$38894$n5468
.sym 62840 $abc$38894$n3402
.sym 62842 $abc$38894$n4331
.sym 62843 $abc$38894$n4334
.sym 62849 $abc$38894$n3400_1
.sym 62852 $abc$38894$n4328
.sym 62853 VexRiscv._zz_193_[14]
.sym 62854 $abc$38894$n149
.sym 62857 $abc$38894$n3398_1
.sym 62858 VexRiscv._zz_319_
.sym 62859 VexRiscv._zz_311_
.sym 62860 $abc$38894$n3402
.sym 62864 $abc$38894$n4331
.sym 62865 VexRiscv._zz_193_[15]
.sym 62866 $abc$38894$n149
.sym 62869 $abc$38894$n5468
.sym 62870 $abc$38894$n3400_1
.sym 62871 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 62875 VexRiscv._zz_193_[12]
.sym 62877 $abc$38894$n4322
.sym 62878 $abc$38894$n149
.sym 62881 VexRiscv._zz_193_[16]
.sym 62882 $abc$38894$n4334
.sym 62883 $abc$38894$n149
.sym 62887 $abc$38894$n4319
.sym 62889 VexRiscv._zz_193_[11]
.sym 62890 $abc$38894$n149
.sym 62893 $abc$38894$n149
.sym 62895 VexRiscv._zz_193_[10]
.sym 62896 $abc$38894$n4316
.sym 62897 $abc$38894$n2470
.sym 62898 clk12_$glb_clk
.sym 62900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 62901 VexRiscv._zz_35_[2]
.sym 62902 VexRiscv._zz_314_[21]
.sym 62903 VexRiscv._zz_314_[19]
.sym 62904 $abc$38894$n5086
.sym 62905 VexRiscv._zz_35_[3]
.sym 62906 VexRiscv._zz_314_[32]
.sym 62907 $abc$38894$n5090
.sym 62909 VexRiscv._zz_194_[3]
.sym 62913 VexRiscv._zz_316_[25]
.sym 62914 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 62915 VexRiscv._zz_193_[10]
.sym 62916 $abc$38894$n2470
.sym 62917 VexRiscv._zz_194_[26]
.sym 62918 VexRiscv._zz_311_
.sym 62920 VexRiscv._zz_328_
.sym 62921 VexRiscv._zz_194_[17]
.sym 62922 VexRiscv._zz_193_[13]
.sym 62923 $abc$38894$n7505
.sym 62924 VexRiscv._zz_194_[30]
.sym 62925 $abc$38894$n86
.sym 62926 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 62927 VexRiscv._zz_193_[28]
.sym 62928 $abc$38894$n5449
.sym 62929 $abc$38894$n5443
.sym 62931 $abc$38894$n5694_1
.sym 62932 $abc$38894$n6016_1
.sym 62933 VexRiscv._zz_193_[12]
.sym 62934 $abc$38894$n5422
.sym 62935 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 62941 VexRiscv._zz_193_[18]
.sym 62943 VexRiscv._zz_193_[30]
.sym 62944 $abc$38894$n4340
.sym 62945 $abc$38894$n4343
.sym 62946 $abc$38894$n4346
.sym 62948 $abc$38894$n5395
.sym 62950 VexRiscv._zz_193_[19]
.sym 62951 $abc$38894$n4337
.sym 62952 VexRiscv._zz_193_[21]
.sym 62954 VexRiscv._zz_193_[17]
.sym 62955 $abc$38894$n4349
.sym 62956 $abc$38894$n4352
.sym 62957 VexRiscv.memory_arbitration_isValid
.sym 62959 VexRiscv._zz_193_[22]
.sym 62963 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 62964 $abc$38894$n4376
.sym 62967 VexRiscv.execute_to_memory_IS_DIV
.sym 62968 $abc$38894$n2470
.sym 62969 $abc$38894$n149
.sym 62972 VexRiscv._zz_193_[20]
.sym 62974 VexRiscv._zz_193_[17]
.sym 62975 $abc$38894$n4337
.sym 62977 $abc$38894$n149
.sym 62980 $abc$38894$n149
.sym 62981 VexRiscv._zz_193_[18]
.sym 62982 $abc$38894$n4340
.sym 62986 VexRiscv._zz_193_[21]
.sym 62987 $abc$38894$n4349
.sym 62989 $abc$38894$n149
.sym 62992 $abc$38894$n4346
.sym 62994 $abc$38894$n149
.sym 62995 VexRiscv._zz_193_[20]
.sym 62998 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 62999 VexRiscv.execute_to_memory_IS_DIV
.sym 63000 VexRiscv.memory_arbitration_isValid
.sym 63001 $abc$38894$n5395
.sym 63004 $abc$38894$n149
.sym 63006 $abc$38894$n4376
.sym 63007 VexRiscv._zz_193_[30]
.sym 63010 $abc$38894$n4352
.sym 63011 $abc$38894$n149
.sym 63012 VexRiscv._zz_193_[22]
.sym 63017 $abc$38894$n4343
.sym 63018 $abc$38894$n149
.sym 63019 VexRiscv._zz_193_[19]
.sym 63020 $abc$38894$n2470
.sym 63021 clk12_$glb_clk
.sym 63023 VexRiscv._zz_314_[29]
.sym 63024 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 63025 VexRiscv._zz_35_[11]
.sym 63026 $abc$38894$n5082
.sym 63027 VexRiscv._zz_35_[15]
.sym 63028 VexRiscv._zz_35_[10]
.sym 63029 VexRiscv._zz_35_[8]
.sym 63030 VexRiscv._zz_314_[26]
.sym 63033 multiregimpl0_regs0
.sym 63034 $abc$38894$n5705_1
.sym 63035 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 63036 VexRiscv._zz_314_[32]
.sym 63037 VexRiscv._zz_193_[31]
.sym 63038 VexRiscv._zz_314_[19]
.sym 63039 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 63041 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 63043 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 63044 basesoc_uart_tx_fifo_wrport_we
.sym 63046 VexRiscv._zz_314_[21]
.sym 63047 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63048 VexRiscv._zz_316_[27]
.sym 63049 $abc$38894$n5764
.sym 63050 $abc$38894$n6052_1
.sym 63053 $abc$38894$n5765_1
.sym 63054 $abc$38894$n5869_1
.sym 63055 $abc$38894$n149
.sym 63056 $abc$38894$n5437
.sym 63057 $abc$38894$n5597_1
.sym 63058 VexRiscv._zz_321_[0]
.sym 63066 $abc$38894$n2470
.sym 63067 $abc$38894$n4364
.sym 63068 $abc$38894$n4367
.sym 63069 $abc$38894$n4370
.sym 63070 VexRiscv._zz_193_[23]
.sym 63072 $abc$38894$n4355
.sym 63073 $abc$38894$n4358
.sym 63074 $abc$38894$n4361
.sym 63077 VexRiscv._zz_193_[25]
.sym 63078 $abc$38894$n4373
.sym 63079 VexRiscv._zz_193_[28]
.sym 63081 $abc$38894$n149
.sym 63083 VexRiscv.execute_to_memory_IS_DIV
.sym 63084 VexRiscv._zz_193_[26]
.sym 63085 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 63086 VexRiscv.memory_arbitration_isValid
.sym 63089 VexRiscv._zz_193_[29]
.sym 63091 VexRiscv._zz_193_[24]
.sym 63093 $abc$38894$n5419
.sym 63094 VexRiscv._zz_193_[27]
.sym 63097 VexRiscv.memory_arbitration_isValid
.sym 63098 VexRiscv.execute_to_memory_IS_DIV
.sym 63099 $abc$38894$n5419
.sym 63100 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 63103 $abc$38894$n149
.sym 63104 VexRiscv._zz_193_[28]
.sym 63105 $abc$38894$n4370
.sym 63109 VexRiscv._zz_193_[29]
.sym 63110 $abc$38894$n149
.sym 63112 $abc$38894$n4373
.sym 63115 $abc$38894$n4355
.sym 63116 VexRiscv._zz_193_[23]
.sym 63117 $abc$38894$n149
.sym 63122 $abc$38894$n4361
.sym 63123 VexRiscv._zz_193_[25]
.sym 63124 $abc$38894$n149
.sym 63128 VexRiscv._zz_193_[24]
.sym 63129 $abc$38894$n149
.sym 63130 $abc$38894$n4358
.sym 63134 $abc$38894$n4364
.sym 63135 VexRiscv._zz_193_[26]
.sym 63136 $abc$38894$n149
.sym 63139 VexRiscv._zz_193_[27]
.sym 63140 $abc$38894$n4367
.sym 63141 $abc$38894$n149
.sym 63143 $abc$38894$n2470
.sym 63144 clk12_$glb_clk
.sym 63146 VexRiscv._zz_35_[19]
.sym 63147 $abc$38894$n5106
.sym 63148 $abc$38894$n5474
.sym 63149 $abc$38894$n5100
.sym 63150 $abc$38894$n5102
.sym 63151 $abc$38894$n5811_1
.sym 63152 VexRiscv._zz_35_[20]
.sym 63153 $abc$38894$n5764
.sym 63158 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 63159 VexRiscv._zz_193_[23]
.sym 63160 VexRiscv._zz_193_[25]
.sym 63161 VexRiscv.execute_to_memory_IS_DIV
.sym 63162 VexRiscv._zz_319_
.sym 63163 VexRiscv._zz_314_[26]
.sym 63164 VexRiscv._zz_193_[30]
.sym 63165 $abc$38894$n5447
.sym 63166 VexRiscv._zz_193_[24]
.sym 63167 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 63168 spiflash_bus_dat_r[2]
.sym 63170 VexRiscv._zz_35_[11]
.sym 63171 VexRiscv.memory_arbitration_isValid
.sym 63172 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 63173 $abc$38894$n3400_1
.sym 63174 VexRiscv._zz_35_[15]
.sym 63175 basesoc_dat_w[5]
.sym 63176 VexRiscv._zz_35_[10]
.sym 63177 VexRiscv.memory_arbitration_isValid
.sym 63179 $abc$38894$n3400_1
.sym 63180 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 63187 VexRiscv._zz_35_[17]
.sym 63188 VexRiscv._zz_35_[0]
.sym 63189 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 63190 $abc$38894$n3400_1
.sym 63191 $abc$38894$n5490
.sym 63192 $abc$38894$n5491
.sym 63193 VexRiscv.execute_to_memory_IS_DIV
.sym 63197 $abc$38894$n6383_1
.sym 63198 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 63199 $abc$38894$n5443
.sym 63201 VexRiscv.memory_arbitration_isValid
.sym 63206 $abc$38894$n5789_1
.sym 63207 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63208 $abc$38894$n5597_1
.sym 63211 $abc$38894$n5977_1
.sym 63212 $abc$38894$n5434
.sym 63213 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 63214 VexRiscv.memory_arbitration_isValid
.sym 63215 $abc$38894$n5455
.sym 63216 $abc$38894$n5471
.sym 63217 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 63218 $abc$38894$n6045_1
.sym 63220 VexRiscv.execute_to_memory_IS_DIV
.sym 63221 $abc$38894$n5443
.sym 63222 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 63223 VexRiscv.memory_arbitration_isValid
.sym 63226 VexRiscv.memory_arbitration_isValid
.sym 63227 VexRiscv.execute_to_memory_IS_DIV
.sym 63228 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 63229 $abc$38894$n5434
.sym 63233 $abc$38894$n5597_1
.sym 63234 VexRiscv._zz_35_[17]
.sym 63235 $abc$38894$n5789_1
.sym 63238 VexRiscv._zz_35_[0]
.sym 63244 $abc$38894$n5471
.sym 63246 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 63247 $abc$38894$n3400_1
.sym 63250 $abc$38894$n6383_1
.sym 63251 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 63252 $abc$38894$n5491
.sym 63253 $abc$38894$n5490
.sym 63256 VexRiscv._zz_35_[17]
.sym 63257 $abc$38894$n5977_1
.sym 63258 $abc$38894$n6045_1
.sym 63262 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 63263 VexRiscv.execute_to_memory_IS_DIV
.sym 63264 $abc$38894$n5455
.sym 63265 VexRiscv.memory_arbitration_isValid
.sym 63267 clk12_$glb_clk
.sym 63268 VexRiscv.reset_$glb_sr
.sym 63269 $abc$38894$n5812_1
.sym 63270 $abc$38894$n6052_1
.sym 63271 VexRiscv._zz_35_[27]
.sym 63272 $abc$38894$n5789_1
.sym 63273 $abc$38894$n5473
.sym 63274 $abc$38894$n6056_1
.sym 63275 $abc$38894$n5835_1
.sym 63276 $abc$38894$n6045_1
.sym 63283 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 63287 basesoc_uart_rx_fifo_consume[0]
.sym 63289 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 63290 VexRiscv.execute_to_memory_IS_DIV
.sym 63293 $abc$38894$n5597_1
.sym 63294 VexRiscv._zz_328_
.sym 63295 $abc$38894$n5905_1
.sym 63296 $abc$38894$n5822_1
.sym 63298 $abc$38894$n5835_1
.sym 63299 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 63300 VexRiscv._zz_79_[0]
.sym 63301 VexRiscv._zz_35_[20]
.sym 63302 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 63303 VexRiscv._zz_79_[26]
.sym 63304 $abc$38894$n2479
.sym 63310 VexRiscv._zz_35_[17]
.sym 63312 $abc$38894$n5563
.sym 63313 $abc$38894$n5545
.sym 63314 $abc$38894$n5470
.sym 63317 VexRiscv._zz_35_[21]
.sym 63318 VexRiscv._zz_35_[26]
.sym 63321 $abc$38894$n6082_1
.sym 63322 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 63323 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 63326 $abc$38894$n6049_1
.sym 63327 VexRiscv._zz_79_[26]
.sym 63328 $abc$38894$n6487_1
.sym 63330 $abc$38894$n6061_1
.sym 63334 $abc$38894$n5491
.sym 63335 VexRiscv._zz_35_[18]
.sym 63336 $abc$38894$n5977_1
.sym 63338 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 63339 $abc$38894$n5541
.sym 63340 VexRiscv.execute_to_memory_IS_DIV
.sym 63341 VexRiscv.memory_arbitration_isValid
.sym 63343 $abc$38894$n5470
.sym 63344 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 63345 VexRiscv.memory_arbitration_isValid
.sym 63346 VexRiscv.execute_to_memory_IS_DIV
.sym 63349 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 63350 $abc$38894$n5541
.sym 63351 $abc$38894$n5491
.sym 63352 $abc$38894$n5563
.sym 63356 VexRiscv._zz_35_[21]
.sym 63357 $abc$38894$n6061_1
.sym 63358 $abc$38894$n5977_1
.sym 63361 $abc$38894$n5977_1
.sym 63362 VexRiscv._zz_35_[18]
.sym 63364 $abc$38894$n6049_1
.sym 63370 VexRiscv._zz_35_[26]
.sym 63374 VexRiscv._zz_35_[17]
.sym 63379 $abc$38894$n6487_1
.sym 63381 $abc$38894$n6082_1
.sym 63382 VexRiscv._zz_79_[26]
.sym 63385 $abc$38894$n5491
.sym 63386 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 63387 $abc$38894$n5545
.sym 63388 $abc$38894$n5541
.sym 63390 clk12_$glb_clk
.sym 63391 VexRiscv.reset_$glb_sr
.sym 63392 $abc$38894$n6049_1
.sym 63393 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 63394 $abc$38894$n5555
.sym 63395 $abc$38894$n6008_1
.sym 63396 $abc$38894$n6061_1
.sym 63397 $abc$38894$n5541
.sym 63398 VexRiscv._zz_79_[19]
.sym 63399 $abc$38894$n5905_1
.sym 63400 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 63401 $abc$38894$n6056_1
.sym 63404 VexRiscv._zz_79_[29]
.sym 63405 $abc$38894$n5597_1
.sym 63408 VexRiscv._zz_79_[26]
.sym 63409 $abc$38894$n6082_1
.sym 63410 VexRiscv.execute_to_memory_IS_DIV
.sym 63412 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 63413 basesoc_uart_rx_fifo_consume[3]
.sym 63414 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 63416 $abc$38894$n5836_1
.sym 63417 $abc$38894$n5813_1
.sym 63418 VexRiscv._zz_79_[29]
.sym 63420 $abc$38894$n5491
.sym 63422 VexRiscv._zz_79_[27]
.sym 63423 $abc$38894$n5694_1
.sym 63424 $abc$38894$n6016_1
.sym 63426 VexRiscv._zz_214_[27]
.sym 63427 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 63435 VexRiscv._zz_35_[27]
.sym 63436 $abc$38894$n5494
.sym 63438 $abc$38894$n5491
.sym 63439 $abc$38894$n5539
.sym 63442 $abc$38894$n5523
.sym 63444 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 63447 $abc$38894$n5565_1
.sym 63448 $abc$38894$n5541
.sym 63449 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 63450 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 63451 VexRiscv._zz_50_[14]
.sym 63452 VexRiscv.memory_arbitration_isValid
.sym 63453 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 63454 $abc$38894$n5467
.sym 63455 VexRiscv.execute_to_memory_IS_DIV
.sym 63456 $abc$38894$n5977_1
.sym 63457 VexRiscv._zz_253_[0]
.sym 63459 $abc$38894$n5569_1
.sym 63460 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 63461 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 63462 $abc$38894$n6085_1
.sym 63466 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 63467 VexRiscv.memory_arbitration_isValid
.sym 63468 VexRiscv.execute_to_memory_IS_DIV
.sym 63469 $abc$38894$n5467
.sym 63473 VexRiscv._zz_50_[14]
.sym 63474 VexRiscv._zz_253_[0]
.sym 63475 $abc$38894$n5539
.sym 63479 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 63485 VexRiscv._zz_35_[27]
.sym 63490 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 63491 $abc$38894$n5494
.sym 63492 $abc$38894$n5523
.sym 63493 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 63496 $abc$38894$n5491
.sym 63497 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 63498 $abc$38894$n5569_1
.sym 63499 $abc$38894$n5541
.sym 63502 VexRiscv._zz_35_[27]
.sym 63503 $abc$38894$n5977_1
.sym 63504 $abc$38894$n6085_1
.sym 63508 $abc$38894$n5565_1
.sym 63509 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 63510 $abc$38894$n5491
.sym 63511 $abc$38894$n5541
.sym 63513 clk12_$glb_clk
.sym 63514 VexRiscv.reset_$glb_sr
.sym 63515 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 63516 $abc$38894$n5822_1
.sym 63517 VexRiscv._zz_79_[8]
.sym 63518 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 63519 VexRiscv._zz_79_[15]
.sym 63520 $abc$38894$n6085_1
.sym 63521 $abc$38894$n5906_1
.sym 63522 $abc$38894$n6036_1
.sym 63528 VexRiscv._zz_79_[13]
.sym 63529 $abc$38894$n2490
.sym 63530 VexRiscv._zz_79_[14]
.sym 63531 VexRiscv._zz_79_[6]
.sym 63532 $abc$38894$n3400_1
.sym 63535 $abc$38894$n5539
.sym 63536 VexRiscv.memory_arbitration_isValid
.sym 63538 VexRiscv._zz_79_[6]
.sym 63540 $abc$38894$n149
.sym 63541 $abc$38894$n5593_1
.sym 63542 $abc$38894$n5977_1
.sym 63543 $abc$38894$n5597_1
.sym 63545 VexRiscv._zz_160_
.sym 63546 VexRiscv._zz_253_[1]
.sym 63547 VexRiscv._zz_79_[18]
.sym 63548 $abc$38894$n5977_1
.sym 63549 $abc$38894$n5597_1
.sym 63550 VexRiscv._zz_79_[27]
.sym 63558 VexRiscv._zz_50_[14]
.sym 63559 VexRiscv._zz_35_[21]
.sym 63560 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 63561 $abc$38894$n5541
.sym 63564 VexRiscv._zz_35_[25]
.sym 63567 VexRiscv._zz_35_[18]
.sym 63571 $abc$38894$n5561
.sym 63572 $abc$38894$n5553
.sym 63573 $abc$38894$n5523
.sym 63574 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 63575 $abc$38894$n6398_1
.sym 63577 $abc$38894$n5494
.sym 63578 $abc$38894$n5547
.sym 63580 $abc$38894$n5491
.sym 63581 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 63583 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 63587 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 63589 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 63590 $abc$38894$n5541
.sym 63591 $abc$38894$n5547
.sym 63592 $abc$38894$n5491
.sym 63595 $abc$38894$n5491
.sym 63596 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 63597 $abc$38894$n5541
.sym 63598 $abc$38894$n5561
.sym 63602 VexRiscv._zz_35_[21]
.sym 63609 VexRiscv._zz_35_[25]
.sym 63614 $abc$38894$n6398_1
.sym 63615 VexRiscv._zz_50_[14]
.sym 63616 $abc$38894$n5523
.sym 63619 $abc$38894$n5491
.sym 63620 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 63621 $abc$38894$n5541
.sym 63622 $abc$38894$n5553
.sym 63625 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 63626 $abc$38894$n5523
.sym 63627 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 63628 $abc$38894$n5494
.sym 63632 VexRiscv._zz_35_[18]
.sym 63636 clk12_$glb_clk
.sym 63637 VexRiscv.reset_$glb_sr
.sym 63638 $abc$38894$n5683
.sym 63639 $abc$38894$n6086_1
.sym 63640 VexRiscv._zz_163_[27]
.sym 63641 $abc$38894$n5883_1
.sym 63642 $abc$38894$n5836_1
.sym 63643 VexRiscv._zz_163_[25]
.sym 63644 $abc$38894$n6078_1
.sym 63645 $abc$38894$n5907_1
.sym 63650 VexRiscv._zz_79_[18]
.sym 63651 VexRiscv._zz_50_[10]
.sym 63652 VexRiscv._zz_79_[21]
.sym 63654 VexRiscv._zz_79_[25]
.sym 63655 $abc$38894$n3705
.sym 63656 $abc$38894$n5551
.sym 63657 $abc$38894$n5597_1
.sym 63658 VexRiscv._zz_79_[28]
.sym 63659 $abc$38894$n6487_1
.sym 63660 VexRiscv._zz_50_[10]
.sym 63661 VexRiscv._zz_79_[8]
.sym 63662 VexRiscv._zz_215_[13]
.sym 63663 $abc$38894$n6487_1
.sym 63664 VexRiscv._zz_35_[10]
.sym 63666 VexRiscv._zz_79_[2]
.sym 63667 VexRiscv.CsrPlugin_hadException
.sym 63668 VexRiscv._zz_79_[11]
.sym 63669 $abc$38894$n5707
.sym 63670 VexRiscv._zz_35_[11]
.sym 63671 VexRiscv._zz_35_[15]
.sym 63680 VexRiscv._zz_79_[25]
.sym 63682 VexRiscv._zz_35_[10]
.sym 63686 $abc$38894$n5530
.sym 63688 $abc$38894$n5593_1
.sym 63689 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 63690 $abc$38894$n5528
.sym 63691 $abc$38894$n5522
.sym 63692 $abc$38894$n5597_1
.sym 63694 $abc$38894$n6017_1
.sym 63696 VexRiscv._zz_35_[11]
.sym 63698 $abc$38894$n5883_1
.sym 63701 $abc$38894$n5491
.sym 63702 $abc$38894$n5977_1
.sym 63705 $abc$38894$n5706
.sym 63706 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 63709 $abc$38894$n6078_1
.sym 63710 $abc$38894$n6487_1
.sym 63712 $abc$38894$n5528
.sym 63713 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 63714 $abc$38894$n5491
.sym 63715 $abc$38894$n5522
.sym 63718 $abc$38894$n5883_1
.sym 63720 VexRiscv._zz_79_[25]
.sym 63721 $abc$38894$n5593_1
.sym 63725 VexRiscv._zz_35_[10]
.sym 63732 VexRiscv._zz_35_[11]
.sym 63736 $abc$38894$n6017_1
.sym 63737 $abc$38894$n5977_1
.sym 63739 VexRiscv._zz_35_[10]
.sym 63742 $abc$38894$n6078_1
.sym 63744 VexRiscv._zz_79_[25]
.sym 63745 $abc$38894$n6487_1
.sym 63749 VexRiscv._zz_35_[10]
.sym 63750 $abc$38894$n5597_1
.sym 63751 $abc$38894$n5706
.sym 63754 $abc$38894$n5522
.sym 63755 $abc$38894$n5491
.sym 63756 $abc$38894$n5530
.sym 63757 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 63759 clk12_$glb_clk
.sym 63760 VexRiscv.reset_$glb_sr
.sym 63761 $abc$38894$n6020_1
.sym 63762 $abc$38894$n6021_1
.sym 63763 $abc$38894$n5706
.sym 63764 $abc$38894$n5717_1
.sym 63765 $abc$38894$n5716
.sym 63766 VexRiscv._zz_163_[11]
.sym 63767 $abc$38894$n6022_1
.sym 63768 $abc$38894$n6014_1
.sym 63773 VexRiscv._zz_79_[10]
.sym 63774 VexRiscv._zz_215_[21]
.sym 63778 $abc$38894$n5932_1
.sym 63779 basesoc_uart_rx_fifo_consume[0]
.sym 63781 VexRiscv._zz_79_[9]
.sym 63785 VexRiscv._zz_214_[5]
.sym 63787 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 63788 VexRiscv._zz_79_[0]
.sym 63791 VexRiscv._zz_215_[2]
.sym 63792 VexRiscv._zz_215_[5]
.sym 63794 VexRiscv._zz_215_[4]
.sym 63802 VexRiscv._zz_79_[10]
.sym 63803 $abc$38894$n6018_1
.sym 63804 VexRiscv._zz_160_
.sym 63806 $abc$38894$n5973_1
.sym 63808 $abc$38894$n5593_1
.sym 63809 VexRiscv._zz_214_[2]
.sym 63810 $abc$38894$n5755
.sym 63811 VexRiscv._zz_163_[2]
.sym 63814 $abc$38894$n5589_1
.sym 63816 VexRiscv._zz_214_[13]
.sym 63820 VexRiscv._zz_163_[13]
.sym 63822 VexRiscv._zz_215_[13]
.sym 63823 $abc$38894$n5696_1
.sym 63825 $abc$38894$n6014_1
.sym 63827 VexRiscv._zz_79_[14]
.sym 63829 VexRiscv._zz_79_[9]
.sym 63830 VexRiscv._zz_79_[13]
.sym 63833 $abc$38894$n6487_1
.sym 63835 VexRiscv._zz_163_[2]
.sym 63836 VexRiscv._zz_214_[2]
.sym 63837 $abc$38894$n5973_1
.sym 63842 $abc$38894$n6487_1
.sym 63843 $abc$38894$n6014_1
.sym 63844 VexRiscv._zz_79_[9]
.sym 63848 VexRiscv._zz_79_[13]
.sym 63853 VexRiscv._zz_214_[13]
.sym 63854 $abc$38894$n5973_1
.sym 63856 VexRiscv._zz_163_[13]
.sym 63859 VexRiscv._zz_215_[13]
.sym 63860 $abc$38894$n5589_1
.sym 63861 VexRiscv._zz_163_[13]
.sym 63866 VexRiscv._zz_79_[14]
.sym 63867 $abc$38894$n5755
.sym 63868 $abc$38894$n5593_1
.sym 63871 VexRiscv._zz_79_[9]
.sym 63873 $abc$38894$n5593_1
.sym 63874 $abc$38894$n5696_1
.sym 63878 VexRiscv._zz_79_[10]
.sym 63879 $abc$38894$n6018_1
.sym 63880 $abc$38894$n6487_1
.sym 63881 VexRiscv._zz_160_
.sym 63882 clk12_$glb_clk
.sym 63884 VexRiscv._zz_163_[5]
.sym 63885 $abc$38894$n5998_1
.sym 63886 $abc$38894$n5652_1
.sym 63887 VexRiscv._zz_163_[1]
.sym 63888 $abc$38894$n5612_1
.sym 63889 $abc$38894$n5696_1
.sym 63890 $abc$38894$n5982_1
.sym 63891 VexRiscv._zz_163_[9]
.sym 63892 $abc$38894$n5973_1
.sym 63896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 63897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 63898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 63901 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 63902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 63903 VexRiscv._zz_163_[8]
.sym 63904 VexRiscv._zz_214_[13]
.sym 63905 VexRiscv._zz_214_[2]
.sym 63906 $abc$38894$n5597_1
.sym 63907 $abc$38894$n6018_1
.sym 63925 $abc$38894$n5973_1
.sym 63928 VexRiscv._zz_214_[4]
.sym 63931 VexRiscv._zz_79_[1]
.sym 63932 $abc$38894$n6487_1
.sym 63934 VexRiscv._zz_163_[2]
.sym 63935 $abc$38894$n5593_1
.sym 63936 VexRiscv._zz_160_
.sym 63938 VexRiscv._zz_79_[2]
.sym 63940 VexRiscv._zz_79_[4]
.sym 63943 VexRiscv._zz_163_[4]
.sym 63945 $abc$38894$n5612_1
.sym 63946 VexRiscv._zz_79_[5]
.sym 63947 $abc$38894$n5589_1
.sym 63950 $abc$38894$n5998_1
.sym 63951 VexRiscv._zz_215_[2]
.sym 63953 $abc$38894$n5589_1
.sym 63954 VexRiscv._zz_215_[4]
.sym 63955 $abc$38894$n5982_1
.sym 63958 VexRiscv._zz_79_[1]
.sym 63960 $abc$38894$n5612_1
.sym 63961 $abc$38894$n5593_1
.sym 63965 VexRiscv._zz_79_[2]
.sym 63972 VexRiscv._zz_79_[4]
.sym 63976 VexRiscv._zz_79_[5]
.sym 63977 $abc$38894$n5998_1
.sym 63978 $abc$38894$n6487_1
.sym 63982 VexRiscv._zz_215_[4]
.sym 63984 VexRiscv._zz_163_[4]
.sym 63985 $abc$38894$n5589_1
.sym 63988 VexRiscv._zz_215_[2]
.sym 63989 $abc$38894$n5589_1
.sym 63991 VexRiscv._zz_163_[2]
.sym 63994 VexRiscv._zz_163_[4]
.sym 63995 VexRiscv._zz_214_[4]
.sym 63996 $abc$38894$n5973_1
.sym 64000 $abc$38894$n6487_1
.sym 64001 VexRiscv._zz_79_[1]
.sym 64002 $abc$38894$n5982_1
.sym 64004 VexRiscv._zz_160_
.sym 64005 clk12_$glb_clk
.sym 64007 multiregimpl1_regs0[3]
.sym 64019 VexRiscv._zz_79_[1]
.sym 64020 VexRiscv._zz_79_[13]
.sym 64022 VexRiscv._zz_79_[14]
.sym 64024 VexRiscv._zz_214_[4]
.sym 64025 VexRiscv._zz_50_[8]
.sym 64026 $abc$38894$n5755
.sym 64027 VexRiscv._zz_50_[9]
.sym 64028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 64032 $abc$38894$n149
.sym 64033 $abc$38894$n5589_1
.sym 64038 VexRiscv._zz_160_
.sym 64039 $abc$38894$n5589_1
.sym 64072 serial_rx
.sym 64099 serial_rx
.sym 64128 clk12_$glb_clk
.sym 64130 serial_rx
.sym 64140 VexRiscv._zz_79_[4]
.sym 64142 VexRiscv._zz_50_[10]
.sym 64144 VexRiscv._zz_50_[7]
.sym 64146 VexRiscv._zz_52_
.sym 64235 basesoc_uart_phy_tx_bitcount[1]
.sym 64242 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 64249 basesoc_uart_phy_rx_r
.sym 64252 $abc$38894$n3624_1
.sym 64253 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 64254 basesoc_dat_w[5]
.sym 64274 $abc$38894$n2400
.sym 64300 basesoc_vexriscv_ibus_adr[1]
.sym 64330 basesoc_vexriscv_ibus_adr[1]
.sym 64351 $abc$38894$n2400
.sym 64352 clk12_$glb_clk
.sym 64353 VexRiscv.reset_$glb_sr
.sym 64358 serial_tx
.sym 64361 basesoc_uart_phy_tx_bitcount[0]
.sym 64362 $abc$38894$n5968
.sym 64370 $abc$38894$n6159_1
.sym 64374 $abc$38894$n2400
.sym 64393 $abc$38894$n2188
.sym 64410 $PACKER_VCC_NET
.sym 64414 VexRiscv._zz_129_[6]
.sym 64415 VexRiscv.lastStagePc[0]
.sym 64437 basesoc_vexriscv_ibus_adr[2]
.sym 64440 $abc$38894$n3039
.sym 64447 basesoc_vexriscv_ibus_adr[1]
.sym 64453 $abc$38894$n2403
.sym 64461 $abc$38894$n3884
.sym 64462 basesoc_vexriscv_ibus_adr[0]
.sym 64466 $PACKER_VCC_NET
.sym 64467 $nextpnr_ICESTORM_LC_9$O
.sym 64470 basesoc_vexriscv_ibus_adr[0]
.sym 64473 $auto$alumacc.cc:474:replace_alu$3895.C[2]
.sym 64476 basesoc_vexriscv_ibus_adr[1]
.sym 64482 basesoc_vexriscv_ibus_adr[2]
.sym 64483 $auto$alumacc.cc:474:replace_alu$3895.C[2]
.sym 64487 $PACKER_VCC_NET
.sym 64489 basesoc_vexriscv_ibus_adr[0]
.sym 64505 $abc$38894$n3884
.sym 64506 basesoc_vexriscv_ibus_adr[0]
.sym 64507 $abc$38894$n3039
.sym 64510 $abc$38894$n3039
.sym 64512 $abc$38894$n3884
.sym 64514 $abc$38894$n2403
.sym 64515 clk12_$glb_clk
.sym 64516 VexRiscv.reset_$glb_sr
.sym 64517 array_muxed1[8]
.sym 64520 array_muxed1[1]
.sym 64521 array_muxed1[0]
.sym 64522 array_muxed1[6]
.sym 64526 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 64527 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 64528 VexRiscv.CsrPlugin_mepc[19]
.sym 64530 array_muxed0[4]
.sym 64532 basesoc_uart_phy_tx_bitcount[0]
.sym 64533 $abc$38894$n3519
.sym 64534 VexRiscv._zz_129_[7]
.sym 64536 slave_sel_r[2]
.sym 64538 array_muxed0[12]
.sym 64539 basesoc_uart_phy_tx_reg[0]
.sym 64543 VexRiscv.lastStagePc[11]
.sym 64545 VexRiscv._zz_337_
.sym 64547 $abc$38894$n3884
.sym 64549 VexRiscv._zz_129_[0]
.sym 64551 $abc$38894$n2490
.sym 64552 basesoc_vexriscv_dbus_cyc
.sym 64566 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 64569 $abc$38894$n7897
.sym 64584 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 64621 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 64633 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 64637 $abc$38894$n7897
.sym 64638 clk12_$glb_clk
.sym 64641 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 64643 $abc$38894$n4343_1
.sym 64645 VexRiscv._zz_203_
.sym 64649 array_muxed1[5]
.sym 64650 array_muxed1[5]
.sym 64651 $abc$38894$n5196
.sym 64654 $abc$38894$n6132
.sym 64655 array_muxed1[1]
.sym 64656 VexRiscv._zz_170_[0]
.sym 64657 $abc$38894$n2182
.sym 64658 $abc$38894$n6131
.sym 64660 VexRiscv.decode_to_execute_RS2[8]
.sym 64661 array_muxed0[2]
.sym 64662 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 64663 spram_wren0
.sym 64667 $abc$38894$n2140
.sym 64671 $abc$38894$n3039
.sym 64683 $abc$38894$n2140
.sym 64688 $abc$38894$n5
.sym 64695 $abc$38894$n9
.sym 64698 $abc$38894$n7
.sym 64727 $abc$38894$n7
.sym 64734 $abc$38894$n5
.sym 64739 $abc$38894$n9
.sym 64760 $abc$38894$n2140
.sym 64761 clk12_$glb_clk
.sym 64766 $abc$38894$n2335
.sym 64767 basesoc_ctrl_bus_errors[1]
.sym 64769 $abc$38894$n2334
.sym 64773 $abc$38894$n5811_1
.sym 64775 basesoc_dat_w[1]
.sym 64776 $abc$38894$n7897
.sym 64781 basesoc_dat_w[6]
.sym 64783 $abc$38894$n70
.sym 64785 $abc$38894$n74
.sym 64786 array_muxed0[10]
.sym 64787 $abc$38894$n62
.sym 64788 VexRiscv.CsrPlugin_mepc[21]
.sym 64789 VexRiscv._zz_129_[1]
.sym 64795 $abc$38894$n2490
.sym 64796 VexRiscv.CsrPlugin_mtval[25]
.sym 64798 $abc$38894$n2478
.sym 64806 basesoc_uart_phy_rx
.sym 64807 $abc$38894$n3528
.sym 64815 basesoc_uart_phy_uart_clk_rxen
.sym 64816 $abc$38894$n3525
.sym 64831 $abc$38894$n2335
.sym 64834 $abc$38894$n2334
.sym 64849 basesoc_uart_phy_uart_clk_rxen
.sym 64850 $abc$38894$n3525
.sym 64851 basesoc_uart_phy_rx
.sym 64852 $abc$38894$n3528
.sym 64855 $abc$38894$n2334
.sym 64879 $abc$38894$n3528
.sym 64881 $abc$38894$n3525
.sym 64883 $abc$38894$n2335
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 64887 $abc$38894$n6153_1
.sym 64888 $abc$38894$n4956_1
.sym 64889 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 64892 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 64899 basesoc_dat_w[5]
.sym 64900 $abc$38894$n9
.sym 64901 $abc$38894$n2313
.sym 64903 basesoc_uart_phy_uart_clk_rxen
.sym 64905 $abc$38894$n4896
.sym 64906 basesoc_timer0_eventmanager_status_w
.sym 64909 basesoc_dat_w[2]
.sym 64910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 64911 $abc$38894$n3525
.sym 64913 VexRiscv._zz_129_[4]
.sym 64914 slave_sel_r[1]
.sym 64915 VexRiscv.CsrPlugin_mepc[1]
.sym 64917 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 64918 $abc$38894$n4305_1
.sym 64919 $abc$38894$n5044_1
.sym 64921 VexRiscv.CsrPlugin_mepc[2]
.sym 64927 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 64929 $abc$38894$n2409
.sym 64930 basesoc_uart_phy_rx_busy
.sym 64931 VexRiscv.CsrPlugin_mepc[1]
.sym 64932 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 64933 $abc$38894$n4276_1
.sym 64934 VexRiscv._zz_200_[21]
.sym 64935 $abc$38894$n3525
.sym 64936 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 64938 basesoc_uart_phy_rx_busy
.sym 64940 $abc$38894$n3637_1
.sym 64941 $abc$38894$n4186
.sym 64942 $abc$38894$n3527
.sym 64945 basesoc_uart_phy_rx
.sym 64950 basesoc_uart_phy_uart_clk_rxen
.sym 64958 sys_rst
.sym 64960 basesoc_uart_phy_rx
.sym 64961 $abc$38894$n3525
.sym 64962 basesoc_uart_phy_rx_busy
.sym 64963 basesoc_uart_phy_uart_clk_rxen
.sym 64966 VexRiscv._zz_200_[21]
.sym 64967 $abc$38894$n4276_1
.sym 64969 $abc$38894$n3637_1
.sym 64972 VexRiscv.CsrPlugin_mepc[1]
.sym 64975 $abc$38894$n4186
.sym 64985 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 64990 basesoc_uart_phy_rx_busy
.sym 64991 $abc$38894$n3527
.sym 64992 basesoc_uart_phy_uart_clk_rxen
.sym 64993 sys_rst
.sym 64996 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 65003 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 65006 $abc$38894$n2409
.sym 65007 clk12_$glb_clk
.sym 65008 VexRiscv.reset_$glb_sr
.sym 65009 $abc$38894$n6512_1
.sym 65011 VexRiscv.CsrPlugin_mtval[21]
.sym 65012 $abc$38894$n11
.sym 65013 VexRiscv.CsrPlugin_mtval[25]
.sym 65014 VexRiscv.CsrPlugin_mtval[5]
.sym 65015 VexRiscv.CsrPlugin_mtval[19]
.sym 65016 $abc$38894$n5052_1
.sym 65021 $abc$38894$n5623
.sym 65023 $abc$38894$n64
.sym 65025 basesoc_adr[0]
.sym 65026 $abc$38894$n6143_1
.sym 65028 $abc$38894$n3637_1
.sym 65029 $abc$38894$n6149_1
.sym 65030 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 65031 $abc$38894$n4190_1
.sym 65033 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65034 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 65035 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 65038 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 65039 $abc$38894$n3884
.sym 65040 VexRiscv.lastStagePc[11]
.sym 65042 $abc$38894$n4207_1
.sym 65043 array_muxed1[14]
.sym 65044 basesoc_vexriscv_dbus_cyc
.sym 65051 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 65053 $abc$38894$n4207_1
.sym 65054 $abc$38894$n4186
.sym 65055 VexRiscv._zz_41_[0]
.sym 65058 VexRiscv.CsrPlugin_mepc[21]
.sym 65059 VexRiscv._zz_41_[11]
.sym 65061 $abc$38894$n149
.sym 65062 VexRiscv._zz_200_[19]
.sym 65066 $abc$38894$n4207_1
.sym 65067 $abc$38894$n4269_1
.sym 65069 VexRiscv._zz_36_[11]
.sym 65071 $abc$38894$n3637_1
.sym 65072 VexRiscv.CsrPlugin_mtval[19]
.sym 65073 VexRiscv.CsrPlugin_mepc[19]
.sym 65075 VexRiscv._zz_151_[19]
.sym 65076 VexRiscv.CsrPlugin_mtval[21]
.sym 65077 $abc$38894$n4270_1
.sym 65080 VexRiscv._zz_170_[0]
.sym 65081 VexRiscv._zz_170_[1]
.sym 65084 VexRiscv._zz_36_[11]
.sym 65089 $abc$38894$n3637_1
.sym 65091 VexRiscv._zz_200_[19]
.sym 65092 $abc$38894$n4270_1
.sym 65095 VexRiscv._zz_151_[19]
.sym 65096 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65097 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 65101 $abc$38894$n4207_1
.sym 65102 $abc$38894$n4186
.sym 65103 VexRiscv.CsrPlugin_mepc[19]
.sym 65104 VexRiscv.CsrPlugin_mtval[19]
.sym 65107 VexRiscv._zz_41_[11]
.sym 65113 $abc$38894$n4269_1
.sym 65114 VexRiscv._zz_170_[1]
.sym 65115 VexRiscv._zz_170_[0]
.sym 65116 VexRiscv._zz_151_[19]
.sym 65119 $abc$38894$n4186
.sym 65120 VexRiscv.CsrPlugin_mtval[21]
.sym 65121 $abc$38894$n4207_1
.sym 65122 VexRiscv.CsrPlugin_mepc[21]
.sym 65127 VexRiscv._zz_41_[0]
.sym 65129 $abc$38894$n149
.sym 65130 clk12_$glb_clk
.sym 65132 $abc$38894$n4355_1
.sym 65133 $abc$38894$n3884
.sym 65134 VexRiscv.CsrPlugin_mepc[1]
.sym 65135 multiregimpl1_regs0[0]
.sym 65136 $abc$38894$n2142
.sym 65137 VexRiscv.CsrPlugin_mepc[2]
.sym 65138 $abc$38894$n4357_1
.sym 65139 $abc$38894$n2140
.sym 65142 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 65143 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 65144 basesoc_dat_w[3]
.sym 65145 VexRiscv.decode_to_execute_RS2[13]
.sym 65146 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 65147 $abc$38894$n11
.sym 65148 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 65149 $abc$38894$n5052_1
.sym 65153 $abc$38894$n3484_1
.sym 65157 $abc$38894$n3835_1
.sym 65158 $abc$38894$n13
.sym 65159 VexRiscv.CsrPlugin_mtval[11]
.sym 65160 basesoc_timer0_en_storage
.sym 65161 $abc$38894$n76
.sym 65162 $abc$38894$n2358
.sym 65163 $abc$38894$n2140
.sym 65164 basesoc_uart_phy_rx_busy
.sym 65165 basesoc_ctrl_storage[31]
.sym 65166 VexRiscv._zz_151_[31]
.sym 65167 $abc$38894$n3884
.sym 65174 $abc$38894$n4269_1
.sym 65175 $abc$38894$n5958_1
.sym 65179 VexRiscv._zz_36_[20]
.sym 65180 VexRiscv._zz_36_[19]
.sym 65187 VexRiscv._zz_36_[23]
.sym 65189 $abc$38894$n3636_1
.sym 65190 $abc$38894$n4305_1
.sym 65191 $abc$38894$n6447_1
.sym 65197 VexRiscv._zz_36_[22]
.sym 65198 VexRiscv._zz_36_[31]
.sym 65200 $abc$38894$n149
.sym 65203 VexRiscv._zz_286_[8]
.sym 65206 VexRiscv._zz_36_[20]
.sym 65213 $abc$38894$n3636_1
.sym 65214 $abc$38894$n4305_1
.sym 65215 $abc$38894$n5958_1
.sym 65221 VexRiscv._zz_36_[19]
.sym 65224 VexRiscv._zz_36_[23]
.sym 65230 VexRiscv._zz_36_[31]
.sym 65236 VexRiscv._zz_286_[8]
.sym 65243 VexRiscv._zz_36_[22]
.sym 65249 $abc$38894$n6447_1
.sym 65250 $abc$38894$n4269_1
.sym 65251 $abc$38894$n3636_1
.sym 65252 $abc$38894$n149
.sym 65253 clk12_$glb_clk
.sym 65255 $abc$38894$n5865_1
.sym 65256 $abc$38894$n2358
.sym 65257 basesoc_timer0_value_status[11]
.sym 65258 basesoc_timer0_value_status[27]
.sym 65259 basesoc_timer0_value_status[19]
.sym 65260 basesoc_timer0_value_status[29]
.sym 65261 $abc$38894$n5843_1
.sym 65262 $abc$38894$n13
.sym 65264 $abc$38894$n3510
.sym 65265 $abc$38894$n3510
.sym 65266 $abc$38894$n5716
.sym 65267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 65269 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 65270 $abc$38894$n4353_1
.sym 65271 basesoc_timer0_reload_storage[9]
.sym 65272 $abc$38894$n3459_1
.sym 65273 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 65275 $abc$38894$n2313
.sym 65276 $abc$38894$n3884
.sym 65277 $abc$38894$n2227
.sym 65278 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 65280 VexRiscv.CsrPlugin_mepc[21]
.sym 65281 $abc$38894$n3484_1
.sym 65282 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 65283 $abc$38894$n2142
.sym 65284 VexRiscv._zz_129_[6]
.sym 65285 $abc$38894$n5819_1
.sym 65286 basesoc_timer0_value[4]
.sym 65288 VexRiscv._zz_170_[0]
.sym 65289 VexRiscv._zz_286_[8]
.sym 65296 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 65297 VexRiscv._zz_170_[1]
.sym 65298 $abc$38894$n5963_1
.sym 65299 VexRiscv._zz_170_[0]
.sym 65300 VexRiscv._zz_129_[6]
.sym 65301 $abc$38894$n3636_1
.sym 65302 $abc$38894$n4281_1
.sym 65305 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65307 VexRiscv.decode_to_execute_RS2[14]
.sym 65309 $abc$38894$n5582_1
.sym 65310 $abc$38894$n5959_1
.sym 65312 $abc$38894$n6457_1
.sym 65313 $abc$38894$n3646_1
.sym 65314 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 65316 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 65317 $abc$38894$n3835_1
.sym 65319 VexRiscv._zz_151_[20]
.sym 65320 $abc$38894$n5865_1
.sym 65321 $abc$38894$n5962_1
.sym 65325 $abc$38894$n3921
.sym 65326 VexRiscv._zz_151_[31]
.sym 65327 $abc$38894$n6456_1
.sym 65330 $abc$38894$n5865_1
.sym 65331 $abc$38894$n6456_1
.sym 65332 $abc$38894$n3646_1
.sym 65336 $abc$38894$n3921
.sym 65338 $abc$38894$n5582_1
.sym 65341 $abc$38894$n5963_1
.sym 65342 $abc$38894$n3646_1
.sym 65343 $abc$38894$n5962_1
.sym 65344 $abc$38894$n5959_1
.sym 65347 VexRiscv._zz_151_[31]
.sym 65348 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 65349 $abc$38894$n3835_1
.sym 65350 $abc$38894$n3921
.sym 65353 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 65359 VexRiscv._zz_170_[1]
.sym 65360 VexRiscv._zz_129_[6]
.sym 65361 VexRiscv._zz_170_[0]
.sym 65362 VexRiscv.decode_to_execute_RS2[14]
.sym 65365 $abc$38894$n4281_1
.sym 65366 $abc$38894$n3636_1
.sym 65367 $abc$38894$n6457_1
.sym 65372 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 65373 VexRiscv._zz_151_[20]
.sym 65374 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65375 $abc$38894$n7896_$glb_ce
.sym 65376 clk12_$glb_clk
.sym 65378 basesoc_uart_phy_storage[1]
.sym 65379 VexRiscv.CsrPlugin_mtval[11]
.sym 65380 $abc$38894$n4954_1
.sym 65381 $abc$38894$n5132_1
.sym 65382 $abc$38894$n4908
.sym 65383 $abc$38894$n4923
.sym 65384 basesoc_uart_phy_storage[6]
.sym 65385 $abc$38894$n4953_1
.sym 65388 basesoc_uart_phy_storage[4]
.sym 65390 basesoc_timer0_eventmanager_status_w
.sym 65392 VexRiscv.decode_to_execute_RS2[15]
.sym 65393 basesoc_timer0_value[29]
.sym 65395 $abc$38894$n6167_1
.sym 65396 $abc$38894$n3610_1
.sym 65397 VexRiscv.decode_to_execute_RS2[10]
.sym 65398 $abc$38894$n5586_1
.sym 65400 basesoc_vexriscv_dbus_adr[20]
.sym 65401 VexRiscv._zz_170_[1]
.sym 65402 basesoc_uart_phy_rx_busy
.sym 65403 $abc$38894$n100
.sym 65404 $abc$38894$n5585_1
.sym 65405 slave_sel_r[1]
.sym 65406 $abc$38894$n5044_1
.sym 65407 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 65408 $abc$38894$n94
.sym 65409 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 65410 basesoc_timer0_reload_storage[8]
.sym 65411 basesoc_uart_phy_storage[1]
.sym 65412 $abc$38894$n13
.sym 65413 VexRiscv._zz_151_[22]
.sym 65419 basesoc_uart_phy_storage[26]
.sym 65420 basesoc_adr[1]
.sym 65422 basesoc_timer0_en_storage
.sym 65423 $abc$38894$n5960_1
.sym 65424 basesoc_adr[0]
.sym 65425 basesoc_timer0_load_storage[11]
.sym 65426 $abc$38894$n5819_1
.sym 65427 basesoc_timer0_load_storage[4]
.sym 65428 $abc$38894$n88
.sym 65430 $abc$38894$n5585_1
.sym 65431 basesoc_uart_phy_rx
.sym 65432 basesoc_timer0_en_storage
.sym 65433 $abc$38894$n5843_1
.sym 65434 $abc$38894$n5146
.sym 65435 basesoc_uart_phy_rx_r
.sym 65438 $abc$38894$n5132_1
.sym 65440 $abc$38894$n3835_1
.sym 65443 VexRiscv._zz_151_[31]
.sym 65445 array_muxed1[5]
.sym 65446 $abc$38894$n5196
.sym 65447 basesoc_uart_phy_rx_busy
.sym 65455 basesoc_uart_phy_rx
.sym 65458 basesoc_timer0_load_storage[4]
.sym 65460 $abc$38894$n5132_1
.sym 65461 basesoc_timer0_en_storage
.sym 65467 array_muxed1[5]
.sym 65470 basesoc_adr[0]
.sym 65471 basesoc_uart_phy_storage[26]
.sym 65472 basesoc_adr[1]
.sym 65473 $abc$38894$n88
.sym 65476 basesoc_uart_phy_rx_r
.sym 65477 basesoc_uart_phy_rx
.sym 65478 $abc$38894$n5196
.sym 65479 basesoc_uart_phy_rx_busy
.sym 65482 $abc$38894$n5819_1
.sym 65484 $abc$38894$n5843_1
.sym 65485 $abc$38894$n5585_1
.sym 65489 $abc$38894$n3835_1
.sym 65490 $abc$38894$n5960_1
.sym 65491 VexRiscv._zz_151_[31]
.sym 65495 $abc$38894$n5146
.sym 65496 basesoc_timer0_en_storage
.sym 65497 basesoc_timer0_load_storage[11]
.sym 65499 clk12_$glb_clk
.sym 65500 sys_rst_$glb_sr
.sym 65501 $abc$38894$n4911
.sym 65502 $abc$38894$n6141_1
.sym 65503 basesoc_timer0_load_storage[0]
.sym 65504 basesoc_timer0_load_storage[2]
.sym 65505 basesoc_uart_phy_storage[2]
.sym 65506 basesoc_timer0_load_storage[5]
.sym 65507 $abc$38894$n5128_1
.sym 65508 $abc$38894$n5140_1
.sym 65511 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 65512 basesoc_uart_phy_storage[3]
.sym 65513 basesoc_uart_phy_storage[26]
.sym 65514 basesoc_adr[1]
.sym 65515 $abc$38894$n2167
.sym 65516 VexRiscv._zz_32_[1]
.sym 65517 $abc$38894$n2319
.sym 65518 basesoc_timer0_en_storage
.sym 65519 basesoc_dat_w[5]
.sym 65520 basesoc_adr[0]
.sym 65521 $abc$38894$n4912
.sym 65523 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 65524 $abc$38894$n5965_1
.sym 65525 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65526 basesoc_uart_phy_storage[2]
.sym 65527 $abc$38894$n3884
.sym 65528 $abc$38894$n5672
.sym 65529 VexRiscv._zz_194_[2]
.sym 65530 VexRiscv._zz_32_[0]
.sym 65531 VexRiscv._zz_194_[16]
.sym 65532 basesoc_uart_phy_storage[5]
.sym 65533 basesoc_uart_phy_storage[6]
.sym 65534 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 65535 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 65536 basesoc_timer0_value[11]
.sym 65545 $abc$38894$n5910
.sym 65546 basesoc_uart_phy_rx_busy
.sym 65548 $abc$38894$n5916
.sym 65549 $abc$38894$n5918
.sym 65551 $abc$38894$n5906
.sym 65552 $abc$38894$n5908
.sym 65553 $abc$38894$n5950
.sym 65554 $abc$38894$n5912
.sym 65561 basesoc_timer0_load_storage[2]
.sym 65564 $abc$38894$n5128_1
.sym 65571 basesoc_timer0_en_storage
.sym 65577 basesoc_uart_phy_rx_busy
.sym 65578 $abc$38894$n5912
.sym 65582 $abc$38894$n5906
.sym 65584 basesoc_uart_phy_rx_busy
.sym 65587 basesoc_timer0_en_storage
.sym 65588 basesoc_timer0_load_storage[2]
.sym 65589 $abc$38894$n5128_1
.sym 65594 basesoc_uart_phy_rx_busy
.sym 65596 $abc$38894$n5950
.sym 65601 basesoc_uart_phy_rx_busy
.sym 65602 $abc$38894$n5908
.sym 65605 $abc$38894$n5910
.sym 65606 basesoc_uart_phy_rx_busy
.sym 65612 $abc$38894$n5918
.sym 65613 basesoc_uart_phy_rx_busy
.sym 65618 $abc$38894$n5916
.sym 65620 basesoc_uart_phy_rx_busy
.sym 65622 clk12_$glb_clk
.sym 65623 sys_rst_$glb_sr
.sym 65624 VexRiscv._zz_194_[2]
.sym 65625 VexRiscv._zz_194_[16]
.sym 65626 $abc$38894$n5182
.sym 65627 $abc$38894$n3597_1
.sym 65628 VexRiscv._zz_194_[21]
.sym 65629 VexRiscv._zz_194_[4]
.sym 65630 VexRiscv._zz_194_[5]
.sym 65631 $abc$38894$n5170
.sym 65634 $abc$38894$n3624_1
.sym 65636 basesoc_timer0_load_storage[7]
.sym 65637 VexRiscv._zz_193_[0]
.sym 65640 $abc$38894$n3510
.sym 65641 $abc$38894$n5950
.sym 65642 basesoc_timer0_value[2]
.sym 65643 $abc$38894$n4911
.sym 65644 VexRiscv._zz_170_[0]
.sym 65647 basesoc_timer0_reload_storage[2]
.sym 65648 basesoc_timer0_reload_storage[23]
.sym 65649 basesoc_ctrl_storage[31]
.sym 65650 basesoc_uart_phy_storage[15]
.sym 65651 $abc$38894$n2140
.sym 65652 basesoc_uart_phy_rx_busy
.sym 65653 $abc$38894$n4622_1
.sym 65654 $abc$38894$n2358
.sym 65655 $abc$38894$n3884
.sym 65656 VexRiscv._zz_319_
.sym 65657 basesoc_timer0_en_storage
.sym 65659 VexRiscv.CsrPlugin_hadException
.sym 65666 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 65667 basesoc_uart_phy_storage[0]
.sym 65669 basesoc_uart_phy_storage[2]
.sym 65670 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 65673 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 65677 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 65678 basesoc_uart_phy_storage[7]
.sym 65679 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 65680 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 65681 basesoc_uart_phy_storage[1]
.sym 65683 basesoc_uart_phy_storage[4]
.sym 65685 basesoc_uart_phy_storage[3]
.sym 65688 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 65691 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 65692 basesoc_uart_phy_storage[5]
.sym 65693 basesoc_uart_phy_storage[6]
.sym 65697 $auto$alumacc.cc:474:replace_alu$3919.C[1]
.sym 65699 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 65700 basesoc_uart_phy_storage[0]
.sym 65703 $auto$alumacc.cc:474:replace_alu$3919.C[2]
.sym 65705 basesoc_uart_phy_storage[1]
.sym 65706 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 65707 $auto$alumacc.cc:474:replace_alu$3919.C[1]
.sym 65709 $auto$alumacc.cc:474:replace_alu$3919.C[3]
.sym 65711 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 65712 basesoc_uart_phy_storage[2]
.sym 65713 $auto$alumacc.cc:474:replace_alu$3919.C[2]
.sym 65715 $auto$alumacc.cc:474:replace_alu$3919.C[4]
.sym 65717 basesoc_uart_phy_storage[3]
.sym 65718 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 65719 $auto$alumacc.cc:474:replace_alu$3919.C[3]
.sym 65721 $auto$alumacc.cc:474:replace_alu$3919.C[5]
.sym 65723 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 65724 basesoc_uart_phy_storage[4]
.sym 65725 $auto$alumacc.cc:474:replace_alu$3919.C[4]
.sym 65727 $auto$alumacc.cc:474:replace_alu$3919.C[6]
.sym 65729 basesoc_uart_phy_storage[5]
.sym 65730 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 65731 $auto$alumacc.cc:474:replace_alu$3919.C[5]
.sym 65733 $auto$alumacc.cc:474:replace_alu$3919.C[7]
.sym 65735 basesoc_uart_phy_storage[6]
.sym 65736 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 65737 $auto$alumacc.cc:474:replace_alu$3919.C[6]
.sym 65739 $auto$alumacc.cc:474:replace_alu$3919.C[8]
.sym 65741 basesoc_uart_phy_storage[7]
.sym 65742 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 65743 $auto$alumacc.cc:474:replace_alu$3919.C[7]
.sym 65747 basesoc_timer0_value[15]
.sym 65748 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 65749 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 65750 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 65751 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 65752 basesoc_timer0_value[10]
.sym 65753 basesoc_timer0_value[29]
.sym 65754 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 65757 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 65758 $abc$38894$n5393_1
.sym 65759 $abc$38894$n4588_1
.sym 65760 VexRiscv._zz_194_[5]
.sym 65761 basesoc_uart_phy_storage[0]
.sym 65762 $abc$38894$n3597_1
.sym 65763 basesoc_timer0_reload_storage[29]
.sym 65764 basesoc_uart_phy_storage[0]
.sym 65765 $abc$38894$n6068_1
.sym 65766 $abc$38894$n3485_1
.sym 65767 $abc$38894$n4621
.sym 65768 $abc$38894$n4636_1
.sym 65770 $abc$38894$n4579
.sym 65772 VexRiscv.CsrPlugin_mepc[21]
.sym 65773 $abc$38894$n5683
.sym 65774 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 65775 $abc$38894$n2142
.sym 65777 basesoc_timer0_value[9]
.sym 65778 $abc$38894$n3484_1
.sym 65779 spiflash_bus_dat_r[3]
.sym 65780 VexRiscv._zz_193_[1]
.sym 65781 $abc$38894$n5170
.sym 65782 $abc$38894$n2142
.sym 65783 $auto$alumacc.cc:474:replace_alu$3919.C[8]
.sym 65790 basesoc_uart_phy_storage[9]
.sym 65791 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 65793 basesoc_uart_phy_storage[15]
.sym 65796 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 65797 basesoc_uart_phy_storage[11]
.sym 65798 basesoc_uart_phy_storage[10]
.sym 65802 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 65803 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 65806 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 65807 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 65808 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 65810 basesoc_uart_phy_storage[14]
.sym 65811 basesoc_uart_phy_storage[13]
.sym 65813 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 65817 basesoc_uart_phy_storage[8]
.sym 65818 basesoc_uart_phy_storage[12]
.sym 65820 $auto$alumacc.cc:474:replace_alu$3919.C[9]
.sym 65822 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 65823 basesoc_uart_phy_storage[8]
.sym 65824 $auto$alumacc.cc:474:replace_alu$3919.C[8]
.sym 65826 $auto$alumacc.cc:474:replace_alu$3919.C[10]
.sym 65828 basesoc_uart_phy_storage[9]
.sym 65829 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 65830 $auto$alumacc.cc:474:replace_alu$3919.C[9]
.sym 65832 $auto$alumacc.cc:474:replace_alu$3919.C[11]
.sym 65834 basesoc_uart_phy_storage[10]
.sym 65835 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 65836 $auto$alumacc.cc:474:replace_alu$3919.C[10]
.sym 65838 $auto$alumacc.cc:474:replace_alu$3919.C[12]
.sym 65840 basesoc_uart_phy_storage[11]
.sym 65841 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 65842 $auto$alumacc.cc:474:replace_alu$3919.C[11]
.sym 65844 $auto$alumacc.cc:474:replace_alu$3919.C[13]
.sym 65846 basesoc_uart_phy_storage[12]
.sym 65847 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 65848 $auto$alumacc.cc:474:replace_alu$3919.C[12]
.sym 65850 $auto$alumacc.cc:474:replace_alu$3919.C[14]
.sym 65852 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 65853 basesoc_uart_phy_storage[13]
.sym 65854 $auto$alumacc.cc:474:replace_alu$3919.C[13]
.sym 65856 $auto$alumacc.cc:474:replace_alu$3919.C[15]
.sym 65858 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 65859 basesoc_uart_phy_storage[14]
.sym 65860 $auto$alumacc.cc:474:replace_alu$3919.C[14]
.sym 65862 $auto$alumacc.cc:474:replace_alu$3919.C[16]
.sym 65864 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 65865 basesoc_uart_phy_storage[15]
.sym 65866 $auto$alumacc.cc:474:replace_alu$3919.C[15]
.sym 65870 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 65871 basesoc_timer0_value[24]
.sym 65872 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 65873 basesoc_timer0_value[31]
.sym 65874 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 65875 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 65876 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 65877 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 65882 $abc$38894$n5920
.sym 65883 basesoc_timer0_value[29]
.sym 65884 basesoc_uart_phy_storage[9]
.sym 65885 basesoc_uart_phy_rx_busy
.sym 65888 $abc$38894$n5858_1
.sym 65889 basesoc_uart_phy_storage[15]
.sym 65890 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 65891 basesoc_dat_w[5]
.sym 65892 $abc$38894$n5154_1
.sym 65894 basesoc_uart_phy_rx_busy
.sym 65895 $abc$38894$n5775_1
.sym 65896 basesoc_uart_phy_storage[14]
.sym 65897 basesoc_uart_phy_storage[21]
.sym 65898 $abc$38894$n5044_1
.sym 65899 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 65900 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 65901 basesoc_uart_phy_storage[25]
.sym 65902 $abc$38894$n4585
.sym 65903 VexRiscv._zz_194_[21]
.sym 65904 $abc$38894$n5938
.sym 65905 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 65906 $auto$alumacc.cc:474:replace_alu$3919.C[16]
.sym 65913 basesoc_uart_phy_storage[21]
.sym 65914 basesoc_uart_phy_storage[23]
.sym 65917 basesoc_uart_phy_storage[17]
.sym 65918 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 65920 basesoc_uart_phy_storage[20]
.sym 65923 basesoc_uart_phy_storage[19]
.sym 65927 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 65929 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 65931 basesoc_uart_phy_storage[22]
.sym 65932 basesoc_uart_phy_storage[16]
.sym 65934 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 65936 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 65937 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 65939 basesoc_uart_phy_storage[18]
.sym 65940 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 65941 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 65943 $auto$alumacc.cc:474:replace_alu$3919.C[17]
.sym 65945 basesoc_uart_phy_storage[16]
.sym 65946 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 65947 $auto$alumacc.cc:474:replace_alu$3919.C[16]
.sym 65949 $auto$alumacc.cc:474:replace_alu$3919.C[18]
.sym 65951 basesoc_uart_phy_storage[17]
.sym 65952 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 65953 $auto$alumacc.cc:474:replace_alu$3919.C[17]
.sym 65955 $auto$alumacc.cc:474:replace_alu$3919.C[19]
.sym 65957 basesoc_uart_phy_storage[18]
.sym 65958 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 65959 $auto$alumacc.cc:474:replace_alu$3919.C[18]
.sym 65961 $auto$alumacc.cc:474:replace_alu$3919.C[20]
.sym 65963 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 65964 basesoc_uart_phy_storage[19]
.sym 65965 $auto$alumacc.cc:474:replace_alu$3919.C[19]
.sym 65967 $auto$alumacc.cc:474:replace_alu$3919.C[21]
.sym 65969 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 65970 basesoc_uart_phy_storage[20]
.sym 65971 $auto$alumacc.cc:474:replace_alu$3919.C[20]
.sym 65973 $auto$alumacc.cc:474:replace_alu$3919.C[22]
.sym 65975 basesoc_uart_phy_storage[21]
.sym 65976 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 65977 $auto$alumacc.cc:474:replace_alu$3919.C[21]
.sym 65979 $auto$alumacc.cc:474:replace_alu$3919.C[23]
.sym 65981 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 65982 basesoc_uart_phy_storage[22]
.sym 65983 $auto$alumacc.cc:474:replace_alu$3919.C[22]
.sym 65985 $auto$alumacc.cc:474:replace_alu$3919.C[24]
.sym 65987 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 65988 basesoc_uart_phy_storage[23]
.sym 65989 $auto$alumacc.cc:474:replace_alu$3919.C[23]
.sym 65993 $abc$38894$n5044_1
.sym 65994 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 65995 basesoc_timer0_value[8]
.sym 65996 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 65997 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 65998 $abc$38894$n4924
.sym 65999 basesoc_timer0_value[23]
.sym 66000 basesoc_timer0_value[14]
.sym 66003 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 66007 basesoc_timer0_value[25]
.sym 66008 basesoc_uart_phy_storage[23]
.sym 66009 csrbankarray_csrbank2_bitbang0_w[0]
.sym 66011 $abc$38894$n5036_1
.sym 66012 VexRiscv.execute_to_memory_BRANCH_DO
.sym 66013 $abc$38894$n7485
.sym 66014 $abc$38894$n6328_1
.sym 66015 basesoc_timer0_load_storage[24]
.sym 66017 VexRiscv._zz_194_[2]
.sym 66018 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 66019 basesoc_uart_phy_storage[5]
.sym 66021 basesoc_dat_w[3]
.sym 66022 basesoc_timer0_value[23]
.sym 66023 VexRiscv._zz_194_[16]
.sym 66024 $abc$38894$n5672
.sym 66025 basesoc_uart_phy_storage[11]
.sym 66026 VexRiscv._zz_321_[26]
.sym 66027 $abc$38894$n3884
.sym 66028 basesoc_timer0_load_storage[31]
.sym 66029 $auto$alumacc.cc:474:replace_alu$3919.C[24]
.sym 66034 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 66036 basesoc_uart_phy_storage[24]
.sym 66038 basesoc_uart_phy_storage[28]
.sym 66039 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 66041 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 66046 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 66048 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 66049 basesoc_uart_phy_storage[27]
.sym 66051 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 66055 basesoc_uart_phy_storage[30]
.sym 66059 basesoc_uart_phy_storage[26]
.sym 66060 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 66061 basesoc_uart_phy_storage[25]
.sym 66062 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 66063 basesoc_uart_phy_storage[31]
.sym 66065 basesoc_uart_phy_storage[29]
.sym 66066 $auto$alumacc.cc:474:replace_alu$3919.C[25]
.sym 66068 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 66069 basesoc_uart_phy_storage[24]
.sym 66070 $auto$alumacc.cc:474:replace_alu$3919.C[24]
.sym 66072 $auto$alumacc.cc:474:replace_alu$3919.C[26]
.sym 66074 basesoc_uart_phy_storage[25]
.sym 66075 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 66076 $auto$alumacc.cc:474:replace_alu$3919.C[25]
.sym 66078 $auto$alumacc.cc:474:replace_alu$3919.C[27]
.sym 66080 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 66081 basesoc_uart_phy_storage[26]
.sym 66082 $auto$alumacc.cc:474:replace_alu$3919.C[26]
.sym 66084 $auto$alumacc.cc:474:replace_alu$3919.C[28]
.sym 66086 basesoc_uart_phy_storage[27]
.sym 66087 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 66088 $auto$alumacc.cc:474:replace_alu$3919.C[27]
.sym 66090 $auto$alumacc.cc:474:replace_alu$3919.C[29]
.sym 66092 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 66093 basesoc_uart_phy_storage[28]
.sym 66094 $auto$alumacc.cc:474:replace_alu$3919.C[28]
.sym 66096 $auto$alumacc.cc:474:replace_alu$3919.C[30]
.sym 66098 basesoc_uart_phy_storage[29]
.sym 66099 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 66100 $auto$alumacc.cc:474:replace_alu$3919.C[29]
.sym 66102 $auto$alumacc.cc:474:replace_alu$3919.C[31]
.sym 66104 basesoc_uart_phy_storage[30]
.sym 66105 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 66106 $auto$alumacc.cc:474:replace_alu$3919.C[30]
.sym 66108 $auto$alumacc.cc:474:replace_alu$3919.C[32]
.sym 66110 basesoc_uart_phy_storage[31]
.sym 66111 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 66112 $auto$alumacc.cc:474:replace_alu$3919.C[31]
.sym 66116 VexRiscv._zz_314_[6]
.sym 66117 $abc$38894$n5056
.sym 66118 VexRiscv._zz_314_[4]
.sym 66119 basesoc_timer0_value_status[0]
.sym 66120 basesoc_timer0_value_status[24]
.sym 66121 basesoc_timer0_value_status[9]
.sym 66122 VexRiscv._zz_314_[1]
.sym 66123 $abc$38894$n5054
.sym 66124 basesoc_timer0_value_status[6]
.sym 66126 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 66128 basesoc_ctrl_storage[16]
.sym 66129 basesoc_timer0_value[23]
.sym 66130 $abc$38894$n5962
.sym 66131 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 66132 basesoc_uart_phy_storage[24]
.sym 66133 basesoc_timer0_value[14]
.sym 66134 slave_sel[0]
.sym 66135 basesoc_uart_phy_storage[31]
.sym 66136 basesoc_uart_phy_storage[12]
.sym 66137 basesoc_uart_phy_storage[27]
.sym 66138 basesoc_timer0_value_status[8]
.sym 66139 basesoc_adr[0]
.sym 66140 VexRiscv._zz_319_
.sym 66141 basesoc_uart_phy_storage[30]
.sym 66142 $abc$38894$n2358
.sym 66143 $abc$38894$n3884
.sym 66144 VexRiscv._zz_236_[0]
.sym 66145 basesoc_ctrl_storage[31]
.sym 66146 VexRiscv.CsrPlugin_hadException
.sym 66147 $abc$38894$n2466
.sym 66148 VexRiscv._zz_193_[6]
.sym 66149 basesoc_uart_tx_fifo_produce[2]
.sym 66150 VexRiscv._zz_193_[14]
.sym 66151 $abc$38894$n2140
.sym 66152 $auto$alumacc.cc:474:replace_alu$3919.C[32]
.sym 66157 basesoc_adr[0]
.sym 66158 $abc$38894$n4915
.sym 66160 basesoc_adr[1]
.sym 66161 $abc$38894$n5960
.sym 66162 basesoc_uart_phy_rx_busy
.sym 66164 basesoc_we
.sym 66165 basesoc_adr[0]
.sym 66168 $abc$38894$n3485_1
.sym 66169 basesoc_uart_phy_storage[3]
.sym 66172 basesoc_uart_phy_storage[19]
.sym 66175 $abc$38894$n4914
.sym 66177 basesoc_uart_phy_storage[27]
.sym 66181 $abc$38894$n5699
.sym 66182 $abc$38894$n3510
.sym 66184 basesoc_uart_phy_storage[24]
.sym 66185 basesoc_uart_phy_storage[11]
.sym 66186 $abc$38894$n86
.sym 66187 sys_rst
.sym 66193 $auto$alumacc.cc:474:replace_alu$3919.C[32]
.sym 66196 basesoc_adr[1]
.sym 66197 basesoc_adr[0]
.sym 66198 basesoc_uart_phy_storage[11]
.sym 66199 basesoc_uart_phy_storage[27]
.sym 66202 basesoc_uart_phy_storage[19]
.sym 66203 basesoc_adr[1]
.sym 66204 basesoc_adr[0]
.sym 66205 basesoc_uart_phy_storage[3]
.sym 66208 basesoc_uart_phy_rx_busy
.sym 66210 $abc$38894$n5699
.sym 66214 $abc$38894$n3510
.sym 66215 basesoc_we
.sym 66216 $abc$38894$n3485_1
.sym 66217 sys_rst
.sym 66220 basesoc_uart_phy_rx_busy
.sym 66221 $abc$38894$n5960
.sym 66226 $abc$38894$n4914
.sym 66227 $abc$38894$n4915
.sym 66228 $abc$38894$n3510
.sym 66232 basesoc_adr[1]
.sym 66233 basesoc_uart_phy_storage[24]
.sym 66234 basesoc_adr[0]
.sym 66235 $abc$38894$n86
.sym 66237 clk12_$glb_clk
.sym 66238 sys_rst_$glb_sr
.sym 66239 $abc$38894$n5411
.sym 66240 $abc$38894$n5405
.sym 66241 $abc$38894$n5402
.sym 66242 basesoc_timer0_load_storage[29]
.sym 66243 VexRiscv._zz_314_[14]
.sym 66244 basesoc_timer0_load_storage[31]
.sym 66245 $abc$38894$n5060
.sym 66246 basesoc_timer0_load_storage[27]
.sym 66249 $abc$38894$n5811_1
.sym 66250 $abc$38894$n6020_1
.sym 66251 VexRiscv._zz_321_[0]
.sym 66252 VexRiscv._zz_321_[3]
.sym 66254 $abc$38894$n92
.sym 66255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 66257 basesoc_uart_phy_storage[3]
.sym 66258 $abc$38894$n3510
.sym 66259 $abc$38894$n2331
.sym 66260 VexRiscv._zz_193_[3]
.sym 66261 $abc$38894$n2169
.sym 66263 $abc$38894$n2142
.sym 66264 $abc$38894$n5393_1
.sym 66265 $abc$38894$n5066
.sym 66266 basesoc_timer0_load_storage[31]
.sym 66267 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 66268 VexRiscv.CsrPlugin_mepc[21]
.sym 66269 $abc$38894$n5683
.sym 66270 $abc$38894$n2142
.sym 66271 spiflash_bus_dat_r[3]
.sym 66272 VexRiscv._zz_193_[1]
.sym 66273 $abc$38894$n2466
.sym 66274 basesoc_timer0_value[9]
.sym 66282 basesoc_uart_tx_fifo_produce[1]
.sym 66286 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 66287 $PACKER_VCC_NET
.sym 66290 basesoc_uart_tx_fifo_produce[2]
.sym 66291 $abc$38894$n2275
.sym 66294 $abc$38894$n5393_1
.sym 66295 VexRiscv._zz_194_[16]
.sym 66296 VexRiscv._zz_316_[15]
.sym 66301 VexRiscv._zz_193_[2]
.sym 66302 $abc$38894$n3400_1
.sym 66305 VexRiscv._zz_321_[0]
.sym 66306 $abc$38894$n5402
.sym 66307 basesoc_uart_tx_fifo_produce[3]
.sym 66310 basesoc_uart_tx_fifo_produce[0]
.sym 66312 $nextpnr_ICESTORM_LC_14$O
.sym 66314 basesoc_uart_tx_fifo_produce[0]
.sym 66318 $auto$alumacc.cc:474:replace_alu$3916.C[2]
.sym 66320 basesoc_uart_tx_fifo_produce[1]
.sym 66324 $auto$alumacc.cc:474:replace_alu$3916.C[3]
.sym 66326 basesoc_uart_tx_fifo_produce[2]
.sym 66328 $auto$alumacc.cc:474:replace_alu$3916.C[2]
.sym 66332 basesoc_uart_tx_fifo_produce[3]
.sym 66334 $auto$alumacc.cc:474:replace_alu$3916.C[3]
.sym 66337 VexRiscv._zz_194_[16]
.sym 66338 $abc$38894$n5393_1
.sym 66339 VexRiscv._zz_316_[15]
.sym 66344 $abc$38894$n3400_1
.sym 66345 $abc$38894$n5402
.sym 66346 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 66350 basesoc_uart_tx_fifo_produce[0]
.sym 66352 $PACKER_VCC_NET
.sym 66356 VexRiscv._zz_321_[0]
.sym 66357 VexRiscv._zz_193_[2]
.sym 66359 $abc$38894$n2275
.sym 66360 clk12_$glb_clk
.sym 66361 sys_rst_$glb_sr
.sym 66362 $abc$38894$n5058
.sym 66363 $abc$38894$n5435
.sym 66364 basesoc_ctrl_storage[31]
.sym 66365 $abc$38894$n2466
.sym 66366 $abc$38894$n5062
.sym 66367 basesoc_ctrl_storage[27]
.sym 66368 VexRiscv._zz_314_[10]
.sym 66369 VexRiscv._zz_314_[11]
.sym 66374 spiflash_bus_dat_r[31]
.sym 66375 basesoc_dat_w[5]
.sym 66376 VexRiscv._zz_316_[0]
.sym 66377 basesoc_timer0_load_storage[29]
.sym 66378 basesoc_uart_eventmanager_status_w[0]
.sym 66379 basesoc_timer0_load_storage[27]
.sym 66380 VexRiscv._zz_316_[5]
.sym 66381 basesoc_uart_tx_fifo_consume[2]
.sym 66382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 66383 VexRiscv._zz_193_[0]
.sym 66385 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 66387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 66388 basesoc_uart_phy_storage[14]
.sym 66389 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 66390 $abc$38894$n5393_1
.sym 66391 VexRiscv._zz_321_[0]
.sym 66392 $abc$38894$n5432
.sym 66393 $abc$38894$n5401
.sym 66394 $abc$38894$n5775_1
.sym 66395 VexRiscv._zz_194_[21]
.sym 66396 $abc$38894$n5938
.sym 66397 $abc$38894$n149
.sym 66403 VexRiscv._zz_194_[9]
.sym 66405 VexRiscv._zz_316_[8]
.sym 66406 VexRiscv._zz_194_[9]
.sym 66407 VexRiscv._zz_316_[9]
.sym 66410 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66412 VexRiscv._zz_194_[10]
.sym 66415 VexRiscv._zz_321_[0]
.sym 66416 basesoc_ctrl_reset_reset_r
.sym 66419 VexRiscv._zz_328_
.sym 66420 VexRiscv._zz_193_[9]
.sym 66421 $abc$38894$n2140
.sym 66427 VexRiscv._zz_193_[8]
.sym 66428 basesoc_dat_w[1]
.sym 66432 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 66433 $abc$38894$n5393_1
.sym 66437 VexRiscv._zz_193_[9]
.sym 66439 VexRiscv._zz_321_[0]
.sym 66445 basesoc_ctrl_reset_reset_r
.sym 66449 VexRiscv._zz_321_[0]
.sym 66451 VexRiscv._zz_193_[8]
.sym 66454 VexRiscv._zz_194_[9]
.sym 66455 VexRiscv._zz_316_[8]
.sym 66456 $abc$38894$n5393_1
.sym 66460 basesoc_dat_w[1]
.sym 66466 $abc$38894$n5393_1
.sym 66467 VexRiscv._zz_316_[9]
.sym 66469 VexRiscv._zz_194_[10]
.sym 66474 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 66475 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66478 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66479 VexRiscv._zz_194_[9]
.sym 66480 VexRiscv._zz_193_[8]
.sym 66481 VexRiscv._zz_328_
.sym 66482 $abc$38894$n2140
.sym 66483 clk12_$glb_clk
.sym 66484 sys_rst_$glb_sr
.sym 66485 $abc$38894$n5453
.sym 66486 $abc$38894$n5432
.sym 66487 VexRiscv._zz_314_[12]
.sym 66488 $abc$38894$n5423
.sym 66489 VexRiscv._zz_314_[16]
.sym 66490 $abc$38894$n5450
.sym 66491 $abc$38894$n5050
.sym 66492 basesoc_uart_phy_storage[14]
.sym 66495 $abc$38894$n5452
.sym 66497 VexRiscv._zz_316_[11]
.sym 66498 basesoc_uart_tx_fifo_produce[0]
.sym 66499 VexRiscv._zz_316_[8]
.sym 66500 basesoc_uart_tx_fifo_produce[3]
.sym 66501 basesoc_uart_eventmanager_status_w[0]
.sym 66502 VexRiscv._zz_194_[9]
.sym 66503 $abc$38894$n7487
.sym 66504 slave_sel_r[1]
.sym 66506 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66507 VexRiscv._zz_194_[9]
.sym 66509 basesoc_dat_w[3]
.sym 66510 VexRiscv._zz_328_
.sym 66512 $abc$38894$n3884
.sym 66513 $abc$38894$n5062
.sym 66514 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 66515 VexRiscv._zz_194_[16]
.sym 66516 VexRiscv._zz_193_[20]
.sym 66518 $abc$38894$n5393_1
.sym 66519 $abc$38894$n3884
.sym 66520 $abc$38894$n5672
.sym 66526 VexRiscv._zz_194_[18]
.sym 66527 $abc$38894$n4480
.sym 66529 VexRiscv._zz_194_[10]
.sym 66530 $abc$38894$n4479
.sym 66532 $abc$38894$n5393_1
.sym 66534 VexRiscv._zz_328_
.sym 66535 VexRiscv._zz_193_[9]
.sym 66538 VexRiscv._zz_316_[17]
.sym 66539 $abc$38894$n5453
.sym 66542 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 66543 $abc$38894$n5426
.sym 66544 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66547 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 66550 VexRiscv._zz_193_[15]
.sym 66551 VexRiscv._zz_321_[0]
.sym 66552 $abc$38894$n3400_1
.sym 66553 $abc$38894$n2479
.sym 66555 VexRiscv._zz_193_[17]
.sym 66556 $PACKER_GND_NET
.sym 66559 VexRiscv._zz_194_[18]
.sym 66560 VexRiscv._zz_316_[17]
.sym 66561 $abc$38894$n5393_1
.sym 66565 VexRiscv._zz_194_[10]
.sym 66566 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66567 VexRiscv._zz_328_
.sym 66568 VexRiscv._zz_193_[9]
.sym 66572 $PACKER_GND_NET
.sym 66577 $abc$38894$n3400_1
.sym 66579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 66580 $abc$38894$n5453
.sym 66584 VexRiscv._zz_193_[15]
.sym 66585 VexRiscv._zz_321_[0]
.sym 66590 VexRiscv._zz_321_[0]
.sym 66592 VexRiscv._zz_193_[17]
.sym 66595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 66596 $abc$38894$n3400_1
.sym 66598 $abc$38894$n5426
.sym 66601 $abc$38894$n4480
.sym 66602 $abc$38894$n4479
.sym 66605 $abc$38894$n2479
.sym 66606 clk12_$glb_clk
.sym 66608 $abc$38894$n5072
.sym 66609 $abc$38894$n5088
.sym 66610 $abc$38894$n5070
.sym 66611 $abc$38894$n5068
.sym 66612 VexRiscv._zz_314_[20]
.sym 66613 $abc$38894$n5080
.sym 66614 $abc$38894$n5076
.sym 66615 $abc$38894$n5074
.sym 66618 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 66621 VexRiscv._zz_193_[12]
.sym 66622 VexRiscv._zz_314_[17]
.sym 66623 VexRiscv._zz_194_[10]
.sym 66624 $abc$38894$n2351
.sym 66625 VexRiscv._zz_194_[14]
.sym 66626 VexRiscv._zz_193_[0]
.sym 66627 $abc$38894$n5453
.sym 66628 basesoc_dat_w[3]
.sym 66631 $abc$38894$n4480
.sym 66632 $abc$38894$n6008_1
.sym 66634 $abc$38894$n2358
.sym 66635 $abc$38894$n3884
.sym 66636 VexRiscv._zz_236_[0]
.sym 66638 VexRiscv.CsrPlugin_hadException
.sym 66641 $abc$38894$n5425
.sym 66642 VexRiscv._zz_193_[14]
.sym 66643 VexRiscv._zz_319_
.sym 66649 VexRiscv._zz_193_[15]
.sym 66651 $abc$38894$n2165
.sym 66652 VexRiscv._zz_328_
.sym 66653 VexRiscv._zz_316_[29]
.sym 66654 $abc$38894$n5450
.sym 66656 $abc$38894$n3400_1
.sym 66658 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 66659 VexRiscv._zz_194_[3]
.sym 66660 $abc$38894$n5423
.sym 66661 VexRiscv._zz_316_[25]
.sym 66662 $abc$38894$n5393_1
.sym 66663 VexRiscv._zz_194_[26]
.sym 66665 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66667 VexRiscv._zz_193_[2]
.sym 66669 basesoc_dat_w[3]
.sym 66671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 66675 VexRiscv._zz_194_[16]
.sym 66677 VexRiscv._zz_194_[30]
.sym 66680 basesoc_dat_w[4]
.sym 66682 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66683 VexRiscv._zz_328_
.sym 66684 VexRiscv._zz_193_[2]
.sym 66685 VexRiscv._zz_194_[3]
.sym 66689 basesoc_dat_w[4]
.sym 66696 basesoc_dat_w[3]
.sym 66700 VexRiscv._zz_194_[16]
.sym 66701 VexRiscv._zz_193_[15]
.sym 66702 VexRiscv._zz_328_
.sym 66703 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66707 $abc$38894$n5450
.sym 66708 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 66709 $abc$38894$n3400_1
.sym 66712 VexRiscv._zz_316_[25]
.sym 66713 $abc$38894$n5393_1
.sym 66714 VexRiscv._zz_194_[26]
.sym 66718 $abc$38894$n5393_1
.sym 66719 VexRiscv._zz_194_[30]
.sym 66720 VexRiscv._zz_316_[29]
.sym 66725 $abc$38894$n5423
.sym 66726 $abc$38894$n3400_1
.sym 66727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 66728 $abc$38894$n2165
.sym 66729 clk12_$glb_clk
.sym 66730 sys_rst_$glb_sr
.sym 66732 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 66733 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 66734 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 66735 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 66736 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 66737 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 66738 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 66741 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 66742 $abc$38894$n5716
.sym 66743 VexRiscv._zz_316_[27]
.sym 66744 VexRiscv._zz_194_[11]
.sym 66745 VexRiscv._zz_321_[0]
.sym 66747 $abc$38894$n2165
.sym 66749 VexRiscv._zz_316_[29]
.sym 66750 $abc$38894$n149
.sym 66754 VexRiscv._zz_321_[31]
.sym 66755 $abc$38894$n5086
.sym 66757 VexRiscv._zz_35_[3]
.sym 66758 $abc$38894$n5078
.sym 66760 $abc$38894$n5683
.sym 66761 $abc$38894$n5080
.sym 66762 $abc$38894$n5066
.sym 66764 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 66765 VexRiscv._zz_35_[2]
.sym 66766 $abc$38894$n3400_1
.sym 66773 VexRiscv._zz_328_
.sym 66774 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66775 VexRiscv._zz_194_[22]
.sym 66779 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 66780 $abc$38894$n5398
.sym 66781 VexRiscv._zz_193_[19]
.sym 66783 VexRiscv._zz_193_[21]
.sym 66785 VexRiscv.execute_to_memory_IS_DIV
.sym 66790 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 66791 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 66793 VexRiscv.memory_arbitration_isValid
.sym 66797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66799 $abc$38894$n5401
.sym 66802 VexRiscv._zz_194_[20]
.sym 66803 VexRiscv._zz_321_[0]
.sym 66807 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66811 VexRiscv.memory_arbitration_isValid
.sym 66812 VexRiscv.execute_to_memory_IS_DIV
.sym 66813 $abc$38894$n5398
.sym 66814 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 66817 VexRiscv._zz_193_[21]
.sym 66819 VexRiscv._zz_321_[0]
.sym 66824 VexRiscv._zz_193_[19]
.sym 66826 VexRiscv._zz_321_[0]
.sym 66829 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66830 VexRiscv._zz_328_
.sym 66831 VexRiscv._zz_193_[19]
.sym 66832 VexRiscv._zz_194_[20]
.sym 66835 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 66836 $abc$38894$n5401
.sym 66837 VexRiscv.memory_arbitration_isValid
.sym 66838 VexRiscv.execute_to_memory_IS_DIV
.sym 66842 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 66843 VexRiscv._zz_321_[0]
.sym 66847 VexRiscv._zz_328_
.sym 66848 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66849 VexRiscv._zz_194_[22]
.sym 66850 VexRiscv._zz_193_[21]
.sym 66851 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 66852 clk12_$glb_clk
.sym 66854 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 66855 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 66856 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 66857 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 66858 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 66859 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 66860 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 66861 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 66868 VexRiscv._zz_193_[31]
.sym 66869 $PACKER_VCC_NET
.sym 66870 $abc$38894$n3400_1
.sym 66871 VexRiscv._zz_194_[22]
.sym 66872 $abc$38894$n5485
.sym 66875 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 66879 VexRiscv._zz_321_[0]
.sym 66882 VexRiscv._zz_35_[8]
.sym 66883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66884 VexRiscv.memory_arbitration_isValid
.sym 66885 $abc$38894$n5401
.sym 66886 VexRiscv._zz_314_[29]
.sym 66888 basesoc_dat_w[2]
.sym 66889 $abc$38894$n5090
.sym 66897 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66898 VexRiscv._zz_194_[18]
.sym 66899 VexRiscv._zz_193_[26]
.sym 66900 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 66901 $abc$38894$n5422
.sym 66903 VexRiscv._zz_321_[0]
.sym 66904 VexRiscv._zz_193_[29]
.sym 66905 VexRiscv._zz_328_
.sym 66906 VexRiscv._zz_193_[17]
.sym 66907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66908 $abc$38894$n5416
.sym 66909 VexRiscv.execute_to_memory_IS_DIV
.sym 66911 $abc$38894$n5425
.sym 66913 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 66916 VexRiscv.memory_arbitration_isValid
.sym 66919 $abc$38894$n5437
.sym 66922 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 66924 VexRiscv.memory_arbitration_isValid
.sym 66926 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 66928 VexRiscv._zz_193_[29]
.sym 66931 VexRiscv._zz_321_[0]
.sym 66936 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 66940 $abc$38894$n5425
.sym 66941 VexRiscv.memory_arbitration_isValid
.sym 66942 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 66943 VexRiscv.execute_to_memory_IS_DIV
.sym 66946 VexRiscv._zz_328_
.sym 66947 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66948 VexRiscv._zz_194_[18]
.sym 66949 VexRiscv._zz_193_[17]
.sym 66952 VexRiscv.memory_arbitration_isValid
.sym 66953 $abc$38894$n5437
.sym 66954 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 66955 VexRiscv.execute_to_memory_IS_DIV
.sym 66958 VexRiscv.memory_arbitration_isValid
.sym 66959 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 66960 VexRiscv.execute_to_memory_IS_DIV
.sym 66961 $abc$38894$n5422
.sym 66964 VexRiscv.memory_arbitration_isValid
.sym 66965 VexRiscv.execute_to_memory_IS_DIV
.sym 66966 $abc$38894$n5416
.sym 66967 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 66972 VexRiscv._zz_321_[0]
.sym 66973 VexRiscv._zz_193_[26]
.sym 66974 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 66975 clk12_$glb_clk
.sym 66977 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 66978 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 66979 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 66980 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 66981 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 66982 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 66983 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 66984 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 66989 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 66990 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 66991 VexRiscv._zz_328_
.sym 66992 VexRiscv._zz_194_[18]
.sym 66993 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 66995 VexRiscv._zz_328_
.sym 66996 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 66998 $abc$38894$n2456
.sym 66999 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 67000 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 67001 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 67002 $abc$38894$n5096
.sym 67003 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 67005 $abc$38894$n3884
.sym 67006 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 67007 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 67009 VexRiscv._zz_35_[19]
.sym 67010 VexRiscv._zz_35_[8]
.sym 67011 $abc$38894$n6487_1
.sym 67012 $abc$38894$n5672
.sym 67018 $abc$38894$n5812_1
.sym 67020 VexRiscv.execute_to_memory_IS_DIV
.sym 67023 VexRiscv._zz_316_[27]
.sym 67024 $abc$38894$n5597_1
.sym 67027 VexRiscv._zz_194_[30]
.sym 67028 $abc$38894$n5765_1
.sym 67030 VexRiscv._zz_35_[15]
.sym 67031 $abc$38894$n5449
.sym 67032 VexRiscv._zz_194_[27]
.sym 67034 VexRiscv._zz_194_[28]
.sym 67035 VexRiscv._zz_193_[29]
.sym 67037 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 67038 VexRiscv._zz_193_[26]
.sym 67039 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 67040 $abc$38894$n5452
.sym 67042 VexRiscv._zz_35_[19]
.sym 67044 VexRiscv.memory_arbitration_isValid
.sym 67045 $abc$38894$n5393_1
.sym 67046 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 67047 VexRiscv._zz_328_
.sym 67048 VexRiscv._zz_193_[27]
.sym 67051 $abc$38894$n5449
.sym 67052 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 67053 VexRiscv.execute_to_memory_IS_DIV
.sym 67054 VexRiscv.memory_arbitration_isValid
.sym 67057 VexRiscv._zz_193_[29]
.sym 67058 VexRiscv._zz_328_
.sym 67059 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 67060 VexRiscv._zz_194_[30]
.sym 67063 $abc$38894$n5393_1
.sym 67065 VexRiscv._zz_194_[28]
.sym 67066 VexRiscv._zz_316_[27]
.sym 67069 VexRiscv._zz_194_[27]
.sym 67070 VexRiscv._zz_328_
.sym 67071 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 67072 VexRiscv._zz_193_[26]
.sym 67075 VexRiscv._zz_194_[28]
.sym 67076 VexRiscv._zz_193_[27]
.sym 67077 VexRiscv._zz_328_
.sym 67078 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 67082 $abc$38894$n5812_1
.sym 67083 VexRiscv._zz_35_[19]
.sym 67084 $abc$38894$n5597_1
.sym 67087 $abc$38894$n5452
.sym 67088 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 67089 VexRiscv.execute_to_memory_IS_DIV
.sym 67090 VexRiscv.memory_arbitration_isValid
.sym 67093 $abc$38894$n5765_1
.sym 67094 $abc$38894$n5597_1
.sym 67095 VexRiscv._zz_35_[15]
.sym 67100 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 67101 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 67102 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 67103 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 67104 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 67105 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 67106 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 67107 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 67113 VexRiscv._zz_194_[30]
.sym 67115 VexRiscv._zz_214_[24]
.sym 67117 VexRiscv._zz_79_[29]
.sym 67118 $abc$38894$n3613_1
.sym 67119 VexRiscv._zz_214_[27]
.sym 67120 VexRiscv._zz_194_[27]
.sym 67121 VexRiscv._zz_79_[27]
.sym 67122 VexRiscv._zz_193_[28]
.sym 67124 VexRiscv._zz_236_[0]
.sym 67125 VexRiscv._zz_79_[19]
.sym 67127 $abc$38894$n3884
.sym 67128 $abc$38894$n3884
.sym 67130 VexRiscv.CsrPlugin_hadException
.sym 67132 VexRiscv._zz_35_[8]
.sym 67133 VexRiscv._zz_35_[20]
.sym 67134 $abc$38894$n5108
.sym 67135 $abc$38894$n6008_1
.sym 67141 VexRiscv._zz_35_[19]
.sym 67145 $abc$38894$n5473
.sym 67147 VexRiscv._zz_79_[19]
.sym 67148 VexRiscv._zz_79_[17]
.sym 67149 $abc$38894$n5593_1
.sym 67150 VexRiscv.execute_to_memory_IS_DIV
.sym 67151 $abc$38894$n5474
.sym 67153 $abc$38894$n5597_1
.sym 67155 VexRiscv._zz_35_[20]
.sym 67156 $abc$38894$n3400_1
.sym 67159 $abc$38894$n6046_1
.sym 67160 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 67162 $abc$38894$n5813_1
.sym 67164 $abc$38894$n5977_1
.sym 67165 $abc$38894$n6053_1
.sym 67166 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67167 VexRiscv.memory_arbitration_isValid
.sym 67168 $abc$38894$n6057_1
.sym 67169 $abc$38894$n5836_1
.sym 67170 $abc$38894$n5790_1
.sym 67171 $abc$38894$n6487_1
.sym 67172 VexRiscv._zz_35_[21]
.sym 67175 $abc$38894$n5593_1
.sym 67176 VexRiscv._zz_79_[19]
.sym 67177 $abc$38894$n5813_1
.sym 67180 $abc$38894$n5977_1
.sym 67181 VexRiscv._zz_35_[19]
.sym 67182 $abc$38894$n6053_1
.sym 67186 $abc$38894$n5473
.sym 67187 VexRiscv.memory_arbitration_isValid
.sym 67188 VexRiscv.execute_to_memory_IS_DIV
.sym 67189 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 67192 $abc$38894$n5593_1
.sym 67193 $abc$38894$n5790_1
.sym 67194 VexRiscv._zz_79_[17]
.sym 67198 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 67200 $abc$38894$n3400_1
.sym 67201 $abc$38894$n5474
.sym 67204 $abc$38894$n5977_1
.sym 67206 VexRiscv._zz_35_[20]
.sym 67207 $abc$38894$n6057_1
.sym 67210 VexRiscv._zz_35_[21]
.sym 67211 $abc$38894$n5597_1
.sym 67213 $abc$38894$n5836_1
.sym 67216 $abc$38894$n6487_1
.sym 67217 $abc$38894$n6046_1
.sym 67218 VexRiscv._zz_79_[17]
.sym 67223 $abc$38894$n6053_1
.sym 67224 $abc$38894$n2490
.sym 67225 $abc$38894$n6046_1
.sym 67226 $abc$38894$n6057_1
.sym 67227 VexRiscv._zz_79_[22]
.sym 67228 VexRiscv._zz_35_[28]
.sym 67229 $abc$38894$n6062_1
.sym 67230 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 67235 VexRiscv._zz_253_[1]
.sym 67236 $abc$38894$n5869_1
.sym 67238 VexRiscv._zz_79_[3]
.sym 67239 $abc$38894$n5765_1
.sym 67240 $abc$38894$n149
.sym 67242 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 67245 $abc$38894$n5593_1
.sym 67246 VexRiscv._zz_79_[18]
.sym 67247 $abc$38894$n5683
.sym 67248 VexRiscv._zz_79_[22]
.sym 67249 $abc$38894$n2478
.sym 67250 VexRiscv._zz_163_[21]
.sym 67252 VexRiscv._zz_214_[25]
.sym 67254 $abc$38894$n5491
.sym 67255 $abc$38894$n3413_1
.sym 67256 $abc$38894$n5790_1
.sym 67258 $abc$38894$n2490
.sym 67265 $abc$38894$n5542
.sym 67266 $abc$38894$n6050_1
.sym 67270 $abc$38894$n5906_1
.sym 67273 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 67274 VexRiscv._zz_35_[27]
.sym 67276 $abc$38894$n5597_1
.sym 67277 $abc$38894$n5541
.sym 67278 $abc$38894$n5491
.sym 67280 VexRiscv._zz_35_[8]
.sym 67281 VexRiscv._zz_35_[19]
.sym 67282 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 67283 VexRiscv._zz_253_[1]
.sym 67284 $abc$38894$n5522
.sym 67285 $abc$38894$n5977_1
.sym 67286 $abc$38894$n6487_1
.sym 67288 VexRiscv._zz_79_[18]
.sym 67290 $abc$38894$n5549
.sym 67292 $abc$38894$n6009_1
.sym 67293 VexRiscv._zz_79_[21]
.sym 67294 $abc$38894$n6062_1
.sym 67297 $abc$38894$n6487_1
.sym 67298 VexRiscv._zz_79_[18]
.sym 67299 $abc$38894$n6050_1
.sym 67300 $abc$38894$n5977_1
.sym 67303 VexRiscv._zz_35_[19]
.sym 67311 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 67312 VexRiscv._zz_253_[1]
.sym 67315 $abc$38894$n6009_1
.sym 67316 VexRiscv._zz_35_[8]
.sym 67317 $abc$38894$n5977_1
.sym 67321 $abc$38894$n6487_1
.sym 67323 VexRiscv._zz_79_[21]
.sym 67324 $abc$38894$n6062_1
.sym 67327 $abc$38894$n5542
.sym 67329 VexRiscv._zz_253_[1]
.sym 67330 $abc$38894$n5522
.sym 67333 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 67334 $abc$38894$n5491
.sym 67335 $abc$38894$n5541
.sym 67336 $abc$38894$n5549
.sym 67339 VexRiscv._zz_35_[27]
.sym 67340 $abc$38894$n5906_1
.sym 67341 $abc$38894$n5597_1
.sym 67344 clk12_$glb_clk
.sym 67345 VexRiscv.reset_$glb_sr
.sym 67346 VexRiscv._zz_79_[20]
.sym 67347 $abc$38894$n5567_1
.sym 67348 $abc$38894$n5918_1
.sym 67349 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 67350 $abc$38894$n6009_1
.sym 67351 $abc$38894$n6088_1
.sym 67352 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 67353 VexRiscv._zz_79_[28]
.sym 67358 VexRiscv._zz_79_[11]
.sym 67360 basesoc_dat_w[5]
.sym 67361 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 67362 $abc$38894$n6050_1
.sym 67364 VexRiscv.CsrPlugin_hadException
.sym 67365 $abc$38894$n3400_1
.sym 67366 VexRiscv.memory_arbitration_isValid
.sym 67367 $abc$38894$n2490
.sym 67368 VexRiscv._zz_214_[21]
.sym 67369 VexRiscv.memory_arbitration_isValid
.sym 67370 VexRiscv._zz_35_[8]
.sym 67374 $abc$38894$n5977_1
.sym 67375 VexRiscv._zz_214_[17]
.sym 67376 $abc$38894$n5977_1
.sym 67377 $abc$38894$n5541
.sym 67379 VexRiscv._zz_79_[19]
.sym 67380 VexRiscv._zz_79_[17]
.sym 67387 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 67388 VexRiscv._zz_35_[20]
.sym 67391 $abc$38894$n5597_1
.sym 67394 $abc$38894$n5907_1
.sym 67395 $abc$38894$n5491
.sym 67396 $abc$38894$n6086_1
.sym 67397 $abc$38894$n6487_1
.sym 67398 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 67399 $abc$38894$n5522
.sym 67402 $abc$38894$n5538
.sym 67404 VexRiscv._zz_35_[8]
.sym 67405 $abc$38894$n5977_1
.sym 67409 $abc$38894$n5491
.sym 67410 VexRiscv._zz_79_[27]
.sym 67411 $abc$38894$n6037_1
.sym 67414 $abc$38894$n5593_1
.sym 67415 $abc$38894$n5524
.sym 67416 VexRiscv._zz_35_[15]
.sym 67417 $abc$38894$n5823_1
.sym 67423 VexRiscv._zz_35_[8]
.sym 67426 VexRiscv._zz_35_[20]
.sym 67427 $abc$38894$n5597_1
.sym 67428 $abc$38894$n5823_1
.sym 67432 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 67433 $abc$38894$n5524
.sym 67434 $abc$38894$n5491
.sym 67435 $abc$38894$n5522
.sym 67439 VexRiscv._zz_35_[15]
.sym 67444 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 67445 $abc$38894$n5522
.sym 67446 $abc$38894$n5538
.sym 67447 $abc$38894$n5491
.sym 67450 $abc$38894$n6487_1
.sym 67451 $abc$38894$n6086_1
.sym 67452 VexRiscv._zz_79_[27]
.sym 67456 $abc$38894$n5593_1
.sym 67457 $abc$38894$n5907_1
.sym 67459 VexRiscv._zz_79_[27]
.sym 67463 $abc$38894$n5977_1
.sym 67464 $abc$38894$n6037_1
.sym 67465 VexRiscv._zz_35_[15]
.sym 67467 clk12_$glb_clk
.sym 67468 VexRiscv.reset_$glb_sr
.sym 67469 $abc$38894$n6037_1
.sym 67470 VexRiscv._zz_163_[21]
.sym 67471 $abc$38894$n5684_1
.sym 67472 VexRiscv._zz_163_[17]
.sym 67473 $abc$38894$n5790_1
.sym 67474 $abc$38894$n5837_1
.sym 67475 $abc$38894$n5823_1
.sym 67481 $abc$38894$n5977_1
.sym 67482 VexRiscv._zz_214_[5]
.sym 67484 VexRiscv._zz_79_[26]
.sym 67485 $abc$38894$n6398_1
.sym 67486 VexRiscv._zz_79_[28]
.sym 67487 $abc$38894$n5597_1
.sym 67488 VexRiscv._zz_163_[22]
.sym 67489 VexRiscv._zz_79_[0]
.sym 67490 $abc$38894$n5538
.sym 67491 VexRiscv._zz_79_[15]
.sym 67492 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 67493 $abc$38894$n5973_1
.sym 67494 VexRiscv._zz_79_[8]
.sym 67495 $abc$38894$n6487_1
.sym 67497 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 67498 VexRiscv._zz_214_[9]
.sym 67500 VexRiscv._zz_214_[11]
.sym 67501 VexRiscv._zz_50_[10]
.sym 67503 VexRiscv._zz_160_
.sym 67510 $abc$38894$n5597_1
.sym 67511 VexRiscv._zz_215_[25]
.sym 67512 VexRiscv._zz_160_
.sym 67513 VexRiscv._zz_214_[27]
.sym 67515 VexRiscv._zz_215_[27]
.sym 67520 VexRiscv._zz_163_[27]
.sym 67522 VexRiscv._zz_214_[25]
.sym 67523 VexRiscv._zz_163_[25]
.sym 67525 VexRiscv._zz_79_[27]
.sym 67528 $abc$38894$n5589_1
.sym 67530 VexRiscv._zz_35_[8]
.sym 67531 $abc$38894$n5837_1
.sym 67532 $abc$38894$n5973_1
.sym 67533 $abc$38894$n5593_1
.sym 67535 VexRiscv._zz_79_[25]
.sym 67536 $abc$38894$n5684_1
.sym 67539 VexRiscv._zz_79_[21]
.sym 67540 $abc$38894$n5973_1
.sym 67541 $abc$38894$n5593_1
.sym 67543 VexRiscv._zz_35_[8]
.sym 67545 $abc$38894$n5597_1
.sym 67546 $abc$38894$n5684_1
.sym 67549 VexRiscv._zz_214_[27]
.sym 67550 $abc$38894$n5973_1
.sym 67551 VexRiscv._zz_163_[27]
.sym 67555 VexRiscv._zz_79_[27]
.sym 67561 $abc$38894$n5593_1
.sym 67562 $abc$38894$n5589_1
.sym 67563 VexRiscv._zz_215_[25]
.sym 67564 VexRiscv._zz_163_[25]
.sym 67567 VexRiscv._zz_79_[21]
.sym 67568 $abc$38894$n5837_1
.sym 67569 $abc$38894$n5593_1
.sym 67576 VexRiscv._zz_79_[25]
.sym 67580 $abc$38894$n5973_1
.sym 67581 VexRiscv._zz_163_[25]
.sym 67582 VexRiscv._zz_214_[25]
.sym 67585 VexRiscv._zz_215_[27]
.sym 67586 $abc$38894$n5589_1
.sym 67587 VexRiscv._zz_163_[27]
.sym 67588 $abc$38894$n5593_1
.sym 67589 VexRiscv._zz_160_
.sym 67590 clk12_$glb_clk
.sym 67592 $abc$38894$n5976_1
.sym 67593 VexRiscv._zz_162_[3]
.sym 67594 $abc$38894$n5589_1
.sym 67595 $abc$38894$n5595_1
.sym 67596 $abc$38894$n5592_1
.sym 67597 $abc$38894$n5594_1
.sym 67598 $abc$38894$n5973_1
.sym 67599 $abc$38894$n5593_1
.sym 67604 $abc$38894$n5813_1
.sym 67605 VexRiscv._zz_79_[27]
.sym 67609 VexRiscv._zz_79_[29]
.sym 67611 VexRiscv._zz_215_[27]
.sym 67612 $abc$38894$n15
.sym 67613 $abc$38894$n5597_1
.sym 67614 $abc$38894$n5836_1
.sym 67615 VexRiscv._zz_215_[25]
.sym 67621 VexRiscv._zz_50_[7]
.sym 67622 VexRiscv._zz_79_[21]
.sym 67624 VexRiscv._zz_215_[1]
.sym 67627 VexRiscv._zz_52_
.sym 67633 $abc$38894$n5977_1
.sym 67636 $abc$38894$n5707
.sym 67637 VexRiscv._zz_35_[11]
.sym 67638 $abc$38894$n6487_1
.sym 67639 $abc$38894$n6022_1
.sym 67640 VexRiscv._zz_163_[9]
.sym 67644 VexRiscv._zz_160_
.sym 67646 $abc$38894$n5597_1
.sym 67649 VexRiscv._zz_79_[10]
.sym 67650 $abc$38894$n6021_1
.sym 67652 $abc$38894$n5717_1
.sym 67654 VexRiscv._zz_163_[11]
.sym 67655 $abc$38894$n5973_1
.sym 67656 VexRiscv._zz_79_[11]
.sym 67658 VexRiscv._zz_214_[9]
.sym 67660 VexRiscv._zz_214_[11]
.sym 67662 $abc$38894$n5718_1
.sym 67664 $abc$38894$n5593_1
.sym 67666 VexRiscv._zz_35_[11]
.sym 67667 $abc$38894$n6021_1
.sym 67668 $abc$38894$n5977_1
.sym 67672 $abc$38894$n6487_1
.sym 67674 VexRiscv._zz_79_[11]
.sym 67675 $abc$38894$n6022_1
.sym 67678 VexRiscv._zz_79_[10]
.sym 67679 $abc$38894$n5707
.sym 67680 $abc$38894$n5593_1
.sym 67684 VexRiscv._zz_79_[11]
.sym 67685 $abc$38894$n5593_1
.sym 67687 $abc$38894$n5718_1
.sym 67690 VexRiscv._zz_35_[11]
.sym 67692 $abc$38894$n5597_1
.sym 67693 $abc$38894$n5717_1
.sym 67698 VexRiscv._zz_79_[11]
.sym 67702 $abc$38894$n5973_1
.sym 67703 VexRiscv._zz_163_[11]
.sym 67704 VexRiscv._zz_214_[11]
.sym 67709 VexRiscv._zz_214_[9]
.sym 67710 VexRiscv._zz_163_[9]
.sym 67711 $abc$38894$n5973_1
.sym 67712 VexRiscv._zz_160_
.sym 67713 clk12_$glb_clk
.sym 67715 $abc$38894$n5635_1
.sym 67716 $abc$38894$n5596_1
.sym 67717 $abc$38894$n5975_1
.sym 67718 $abc$38894$n5591_1
.sym 67719 VexRiscv._zz_161_
.sym 67720 $abc$38894$n5718_1
.sym 67721 $abc$38894$n5590_1
.sym 67722 $abc$38894$n5974_1
.sym 67727 $abc$38894$n6034_1
.sym 67728 VexRiscv._zz_160_
.sym 67729 VexRiscv.execute_to_memory_IS_DIV
.sym 67730 VexRiscv._zz_214_[10]
.sym 67732 $abc$38894$n5593_1
.sym 67733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67736 VexRiscv._zz_160_
.sym 67737 $abc$38894$n5977_1
.sym 67738 $abc$38894$n5589_1
.sym 67742 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 67746 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 67747 VexRiscv._zz_79_[3]
.sym 67749 VexRiscv._zz_79_[9]
.sym 67750 VexRiscv._zz_79_[5]
.sym 67756 VexRiscv._zz_79_[9]
.sym 67757 VexRiscv._zz_215_[9]
.sym 67758 $abc$38894$n5589_1
.sym 67759 VexRiscv._zz_215_[5]
.sym 67760 VexRiscv._zz_214_[5]
.sym 67762 $abc$38894$n5973_1
.sym 67763 VexRiscv._zz_163_[9]
.sym 67764 VexRiscv._zz_214_[1]
.sym 67769 VexRiscv._zz_79_[1]
.sym 67772 VexRiscv._zz_163_[5]
.sym 67774 VexRiscv._zz_79_[5]
.sym 67775 VexRiscv._zz_163_[1]
.sym 67780 VexRiscv._zz_163_[5]
.sym 67783 VexRiscv._zz_160_
.sym 67784 VexRiscv._zz_215_[1]
.sym 67789 VexRiscv._zz_79_[5]
.sym 67796 $abc$38894$n5973_1
.sym 67797 VexRiscv._zz_163_[5]
.sym 67798 VexRiscv._zz_214_[5]
.sym 67801 VexRiscv._zz_163_[5]
.sym 67802 VexRiscv._zz_215_[5]
.sym 67803 $abc$38894$n5589_1
.sym 67810 VexRiscv._zz_79_[1]
.sym 67813 $abc$38894$n5589_1
.sym 67814 VexRiscv._zz_163_[1]
.sym 67816 VexRiscv._zz_215_[1]
.sym 67819 VexRiscv._zz_163_[9]
.sym 67821 VexRiscv._zz_215_[9]
.sym 67822 $abc$38894$n5589_1
.sym 67825 $abc$38894$n5973_1
.sym 67826 VexRiscv._zz_214_[1]
.sym 67828 VexRiscv._zz_163_[1]
.sym 67832 VexRiscv._zz_79_[9]
.sym 67835 VexRiscv._zz_160_
.sym 67836 clk12_$glb_clk
.sym 67839 VexRiscv._zz_162_[0]
.sym 67842 VexRiscv._zz_162_[4]
.sym 67843 VexRiscv._zz_162_[2]
.sym 67850 VexRiscv._zz_50_[11]
.sym 67851 VexRiscv._zz_215_[13]
.sym 67852 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 67855 VexRiscv._zz_50_[11]
.sym 67857 VexRiscv._zz_215_[11]
.sym 67858 $abc$38894$n5707
.sym 67859 VexRiscv._zz_79_[11]
.sym 67860 VexRiscv._zz_214_[1]
.sym 67861 VexRiscv._zz_215_[9]
.sym 67899 user_sw3
.sym 67912 user_sw3
.sym 67959 clk12_$glb_clk
.sym 67969 multiregimpl1_regs0[3]
.sym 67970 VexRiscv._zz_215_[5]
.sym 67973 VexRiscv._zz_79_[0]
.sym 67974 VexRiscv._zz_215_[4]
.sym 67977 VexRiscv._zz_50_[7]
.sym 67978 VexRiscv._zz_215_[2]
.sym 67981 user_sw3
.sym 67982 VexRiscv._zz_50_[9]
.sym 68033 $abc$38894$n149
.sym 68063 $abc$38894$n7896
.sym 68078 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 68079 $abc$38894$n11
.sym 68108 basesoc_uart_phy_tx_bitcount[1]
.sym 68114 $abc$38894$n2188
.sym 68132 $abc$38894$n2185
.sym 68168 basesoc_uart_phy_tx_bitcount[1]
.sym 68169 $abc$38894$n2185
.sym 68182 $abc$38894$n2188
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68196 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 68206 basesoc_vexriscv_dbus_cyc
.sym 68209 slave_sel_r[2]
.sym 68234 serial_tx
.sym 68241 $PACKER_VCC_NET
.sym 68244 slave_sel_r[1]
.sym 68268 $abc$38894$n2179
.sym 68271 basesoc_uart_phy_tx_reg[0]
.sym 68281 $abc$38894$n3519
.sym 68285 basesoc_uart_phy_tx_bitcount[0]
.sym 68286 $abc$38894$n5968
.sym 68293 $abc$38894$n2185
.sym 68297 $PACKER_VCC_NET
.sym 68299 $abc$38894$n2185
.sym 68300 basesoc_uart_phy_tx_reg[0]
.sym 68301 $abc$38894$n3519
.sym 68318 $abc$38894$n5968
.sym 68320 $abc$38894$n2185
.sym 68323 $PACKER_VCC_NET
.sym 68324 basesoc_uart_phy_tx_bitcount[0]
.sym 68345 $abc$38894$n2179
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68348 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 68349 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 68358 $abc$38894$n2490
.sym 68361 $abc$38894$n2188
.sym 68362 $abc$38894$n6163_1
.sym 68364 $abc$38894$n2179
.sym 68365 array_muxed0[4]
.sym 68371 array_muxed0[5]
.sym 68372 array_muxed1[0]
.sym 68374 array_muxed1[6]
.sym 68377 $abc$38894$n6157_1
.sym 68379 $abc$38894$n2185
.sym 68380 array_muxed1[8]
.sym 68392 VexRiscv._zz_129_[1]
.sym 68395 VexRiscv._zz_129_[6]
.sym 68396 VexRiscv._zz_170_[0]
.sym 68400 VexRiscv.decode_to_execute_RS2[8]
.sym 68414 VexRiscv._zz_129_[0]
.sym 68419 VexRiscv._zz_170_[1]
.sym 68422 VexRiscv._zz_129_[0]
.sym 68423 VexRiscv._zz_170_[1]
.sym 68424 VexRiscv.decode_to_execute_RS2[8]
.sym 68425 VexRiscv._zz_170_[0]
.sym 68440 VexRiscv._zz_129_[1]
.sym 68448 VexRiscv._zz_129_[0]
.sym 68455 VexRiscv._zz_129_[6]
.sym 68468 $abc$38894$n7896_$glb_ce
.sym 68469 clk12_$glb_clk
.sym 68471 basesoc_ctrl_reset_reset_r
.sym 68472 basesoc_timer0_zero_old_trigger
.sym 68473 $abc$38894$n2151
.sym 68475 basesoc_dat_w[1]
.sym 68477 basesoc_dat_w[6]
.sym 68482 $PACKER_VCC_NET
.sym 68484 array_muxed1[9]
.sym 68488 VexRiscv._zz_129_[1]
.sym 68490 array_muxed0[7]
.sym 68492 VexRiscv._zz_129_[2]
.sym 68496 basesoc_dat_w[1]
.sym 68498 $abc$38894$n6152_1
.sym 68499 $abc$38894$n4956_1
.sym 68500 basesoc_dat_w[6]
.sym 68501 sys_rst
.sym 68504 basesoc_ctrl_reset_reset_r
.sym 68505 VexRiscv._zz_170_[1]
.sym 68520 VexRiscv._zz_337_
.sym 68529 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 68531 $abc$38894$n4343_1
.sym 68533 $abc$38894$n2490
.sym 68534 $abc$38894$n4339_1
.sym 68537 $abc$38894$n3964
.sym 68542 $abc$38894$n3039
.sym 68551 $abc$38894$n4343_1
.sym 68552 $abc$38894$n4339_1
.sym 68553 VexRiscv._zz_337_
.sym 68554 $abc$38894$n3964
.sym 68563 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 68565 $abc$38894$n2490
.sym 68575 $abc$38894$n3039
.sym 68592 clk12_$glb_clk
.sym 68593 VexRiscv.reset_$glb_sr
.sym 68594 basesoc_timer0_load_storage[4]
.sym 68596 basesoc_timer0_load_storage[1]
.sym 68607 array_muxed0[11]
.sym 68610 VexRiscv._zz_129_[4]
.sym 68613 array_muxed0[11]
.sym 68616 $abc$38894$n5044_1
.sym 68617 basesoc_ctrl_bus_errors[0]
.sym 68618 $abc$38894$n2138
.sym 68619 serial_tx
.sym 68620 $abc$38894$n4339_1
.sym 68623 $abc$38894$n3964
.sym 68625 VexRiscv._zz_203_
.sym 68626 $PACKER_VCC_NET
.sym 68637 $abc$38894$n2151
.sym 68638 basesoc_timer0_eventmanager_status_w
.sym 68639 basesoc_ctrl_bus_errors[1]
.sym 68644 basesoc_timer0_zero_old_trigger
.sym 68656 $abc$38894$n3599_1
.sym 68657 $abc$38894$n2334
.sym 68687 $abc$38894$n2334
.sym 68688 $abc$38894$n3599_1
.sym 68694 basesoc_ctrl_bus_errors[1]
.sym 68706 basesoc_timer0_zero_old_trigger
.sym 68707 basesoc_timer0_eventmanager_status_w
.sym 68714 $abc$38894$n2151
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68718 $abc$38894$n64
.sym 68719 $abc$38894$n6376_1
.sym 68720 $abc$38894$n3600_1
.sym 68722 $abc$38894$n3599_1
.sym 68723 $abc$38894$n2138
.sym 68724 $abc$38894$n68
.sym 68727 VexRiscv._zz_194_[4]
.sym 68728 basesoc_timer0_value[8]
.sym 68731 $abc$38894$n7
.sym 68733 basesoc_timer0_eventmanager_storage
.sym 68735 array_muxed1[14]
.sym 68737 $abc$38894$n3758
.sym 68739 basesoc_ctrl_bus_errors[1]
.sym 68740 $abc$38894$n3758
.sym 68741 $abc$38894$n3481_1
.sym 68742 basesoc_ctrl_reset_reset_r
.sym 68743 $abc$38894$n3478_1
.sym 68744 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 68745 basesoc_timer0_value[1]
.sym 68746 slave_sel_r[1]
.sym 68747 basesoc_dat_w[3]
.sym 68748 sys_rst
.sym 68749 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 68750 $abc$38894$n6144_1
.sym 68751 basesoc_adr[3]
.sym 68752 slave_sel_r[0]
.sym 68761 $abc$38894$n6149_1
.sym 68764 $abc$38894$n6143_1
.sym 68766 $abc$38894$n6150_1
.sym 68768 $abc$38894$n6152_1
.sym 68774 $abc$38894$n6144_1
.sym 68775 $abc$38894$n6153_1
.sym 68776 slave_sel_r[0]
.sym 68777 basesoc_timer0_eventmanager_pending_w
.sym 68779 slave_sel_r[1]
.sym 68783 basesoc_bus_wishbone_dat_r[7]
.sym 68785 $abc$38894$n3600_1
.sym 68788 spiflash_bus_dat_r[7]
.sym 68792 $abc$38894$n6149_1
.sym 68794 $abc$38894$n6150_1
.sym 68797 slave_sel_r[1]
.sym 68798 basesoc_bus_wishbone_dat_r[7]
.sym 68799 spiflash_bus_dat_r[7]
.sym 68800 slave_sel_r[0]
.sym 68803 $abc$38894$n3600_1
.sym 68806 basesoc_timer0_eventmanager_pending_w
.sym 68809 $abc$38894$n6153_1
.sym 68811 $abc$38894$n6152_1
.sym 68827 $abc$38894$n6143_1
.sym 68829 $abc$38894$n6144_1
.sym 68838 clk12_$glb_clk
.sym 68839 $abc$38894$n147_$glb_sr
.sym 68840 basesoc_timer0_value[1]
.sym 68845 $abc$38894$n5083
.sym 68846 $abc$38894$n6509_1
.sym 68847 $abc$38894$n5050_1
.sym 68848 basesoc_adr[1]
.sym 68850 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 68851 basesoc_adr[1]
.sym 68852 basesoc_adr[2]
.sym 68854 $abc$38894$n147
.sym 68855 basesoc_timer0_en_storage
.sym 68857 $abc$38894$n6375_1
.sym 68858 $abc$38894$n78
.sym 68859 $abc$38894$n3462_1
.sym 68862 $abc$38894$n6150_1
.sym 68864 VexRiscv.lastStagePc[2]
.sym 68866 $abc$38894$n2358
.sym 68868 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 68869 basesoc_bus_wishbone_dat_r[7]
.sym 68870 basesoc_adr[4]
.sym 68871 $abc$38894$n2185
.sym 68872 $abc$38894$n2138
.sym 68873 $abc$38894$n2490
.sym 68875 basesoc_dat_w[7]
.sym 68882 $abc$38894$n62
.sym 68883 $abc$38894$n3484_1
.sym 68884 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 68888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 68892 VexRiscv.CsrPlugin_hadException
.sym 68897 $abc$38894$n3478_1
.sym 68898 $abc$38894$n76
.sym 68899 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 68902 basesoc_ctrl_storage[31]
.sym 68905 $abc$38894$n3478_1
.sym 68906 basesoc_dat_w[6]
.sym 68908 sys_rst
.sym 68909 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 68910 basesoc_ctrl_storage[15]
.sym 68914 basesoc_ctrl_storage[15]
.sym 68915 basesoc_ctrl_storage[31]
.sym 68916 $abc$38894$n3484_1
.sym 68917 $abc$38894$n3478_1
.sym 68927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 68933 basesoc_dat_w[6]
.sym 68935 sys_rst
.sym 68939 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 68945 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 68951 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 68956 $abc$38894$n62
.sym 68957 $abc$38894$n3484_1
.sym 68958 $abc$38894$n76
.sym 68959 $abc$38894$n3478_1
.sym 68960 VexRiscv.CsrPlugin_hadException
.sym 68961 clk12_$glb_clk
.sym 68964 basesoc_timer0_reload_storage[11]
.sym 68965 basesoc_timer0_reload_storage[10]
.sym 68966 $abc$38894$n5126_1
.sym 68967 $abc$38894$n6144_1
.sym 68968 basesoc_timer0_reload_storage[9]
.sym 68969 $abc$38894$n2343
.sym 68970 basesoc_timer0_reload_storage[14]
.sym 68971 basesoc_ctrl_storage[1]
.sym 68973 multiregimpl1_regs0[0]
.sym 68975 $abc$38894$n6512_1
.sym 68976 $abc$38894$n6509_1
.sym 68977 $abc$38894$n2478
.sym 68978 basesoc_timer0_en_storage
.sym 68980 $abc$38894$n5050_1
.sym 68982 $abc$38894$n6508
.sym 68983 VexRiscv._zz_170_[0]
.sym 68985 VexRiscv._zz_129_[5]
.sym 68986 $abc$38894$n3484_1
.sym 68987 VexRiscv.externalInterruptArray_regNext[0]
.sym 68988 basesoc_dat_w[1]
.sym 68989 VexRiscv.CsrPlugin_mepc[2]
.sym 68990 $abc$38894$n11
.sym 68991 $abc$38894$n4956_1
.sym 68992 basesoc_ctrl_storage[17]
.sym 68993 basesoc_we
.sym 68994 $abc$38894$n2358
.sym 68995 basesoc_adr[0]
.sym 68996 basesoc_timer0_value_status[11]
.sym 68997 VexRiscv.lastStagePc[1]
.sym 68998 VexRiscv._zz_170_[1]
.sym 69004 VexRiscv.lastStagePc[1]
.sym 69006 VexRiscv.CsrPlugin_mepc[1]
.sym 69008 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 69009 VexRiscv.CsrPlugin_mepc[2]
.sym 69010 $abc$38894$n3459_1
.sym 69011 basesoc_we
.sym 69013 $abc$38894$n3481_1
.sym 69017 $abc$38894$n3462_1
.sym 69018 $abc$38894$n4353_1
.sym 69020 $abc$38894$n4355_1
.sym 69023 sys_rst
.sym 69024 VexRiscv.lastStagePc[2]
.sym 69025 $abc$38894$n2490
.sym 69026 $abc$38894$n4357_1
.sym 69028 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69032 user_sw0
.sym 69033 $abc$38894$n3484_1
.sym 69037 VexRiscv.lastStagePc[1]
.sym 69039 VexRiscv.CsrPlugin_mepc[1]
.sym 69040 $abc$38894$n2490
.sym 69043 sys_rst
.sym 69044 $abc$38894$n3459_1
.sym 69045 basesoc_we
.sym 69046 $abc$38894$n3462_1
.sym 69049 $abc$38894$n4355_1
.sym 69051 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 69052 $abc$38894$n4353_1
.sym 69057 user_sw0
.sym 69061 $abc$38894$n3462_1
.sym 69062 basesoc_we
.sym 69063 $abc$38894$n3484_1
.sym 69064 sys_rst
.sym 69067 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 69068 $abc$38894$n4357_1
.sym 69069 $abc$38894$n4353_1
.sym 69073 VexRiscv.lastStagePc[2]
.sym 69074 VexRiscv.CsrPlugin_mepc[2]
.sym 69076 $abc$38894$n2490
.sym 69079 sys_rst
.sym 69080 $abc$38894$n3481_1
.sym 69081 basesoc_we
.sym 69082 $abc$38894$n3462_1
.sym 69084 clk12_$glb_clk
.sym 69086 $abc$38894$n4955_1
.sym 69087 csrbankarray_csrbank2_bitbang_en0_w
.sym 69089 $abc$38894$n4375_1
.sym 69090 $abc$38894$n5024_1
.sym 69091 $abc$38894$n4989
.sym 69092 $abc$38894$n2353
.sym 69093 $abc$38894$n5146
.sym 69096 basesoc_timer0_load_storage[29]
.sym 69097 VexRiscv._zz_194_[2]
.sym 69098 basesoc_timer0_reload_storage[1]
.sym 69101 $abc$38894$n2323
.sym 69103 csrbankarray_sel_r
.sym 69105 slave_sel_r[1]
.sym 69106 basesoc_timer0_value_status[1]
.sym 69107 basesoc_dat_w[2]
.sym 69109 basesoc_timer0_reload_storage[10]
.sym 69110 $abc$38894$n3964
.sym 69111 $PACKER_VCC_NET
.sym 69112 serial_tx
.sym 69113 VexRiscv._zz_203_
.sym 69114 basesoc_timer0_load_storage[0]
.sym 69116 basesoc_timer0_reload_storage[4]
.sym 69117 $abc$38894$n6064_1
.sym 69118 $abc$38894$n2343
.sym 69119 spiflash_i
.sym 69120 $abc$38894$n2358
.sym 69121 $abc$38894$n102
.sym 69127 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 69128 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69133 basesoc_timer0_value[29]
.sym 69141 $abc$38894$n5843_1
.sym 69143 spiflash_i
.sym 69145 basesoc_timer0_value[27]
.sym 69146 basesoc_timer0_value[19]
.sym 69147 $abc$38894$n5866_1
.sym 69148 basesoc_dat_w[1]
.sym 69149 $abc$38894$n5585_1
.sym 69150 VexRiscv._zz_151_[22]
.sym 69154 $abc$38894$n2331
.sym 69157 sys_rst
.sym 69158 basesoc_timer0_value[11]
.sym 69160 $abc$38894$n5585_1
.sym 69161 $abc$38894$n5843_1
.sym 69162 $abc$38894$n5866_1
.sym 69166 sys_rst
.sym 69167 spiflash_i
.sym 69172 basesoc_timer0_value[11]
.sym 69181 basesoc_timer0_value[27]
.sym 69187 basesoc_timer0_value[19]
.sym 69191 basesoc_timer0_value[29]
.sym 69196 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 69197 VexRiscv.execute_LightShifterPlugin_isActive
.sym 69199 VexRiscv._zz_151_[22]
.sym 69202 basesoc_dat_w[1]
.sym 69204 sys_rst
.sym 69206 $abc$38894$n2331
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 $abc$38894$n82
.sym 69210 $abc$38894$n2167
.sym 69211 $abc$38894$n5152_1
.sym 69212 $abc$38894$n84
.sym 69213 $abc$38894$n4909
.sym 69214 $abc$38894$n2319
.sym 69215 $abc$38894$n5144_1
.sym 69216 $abc$38894$n80
.sym 69217 $abc$38894$n6331_1
.sym 69219 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 69221 VexRiscv.lastStagePc[11]
.sym 69222 $abc$38894$n4952_1
.sym 69224 $abc$38894$n3920_1
.sym 69226 $abc$38894$n3575
.sym 69227 VexRiscv._zz_32_[0]
.sym 69228 $abc$38894$n4955_1
.sym 69231 basesoc_timer0_value_status[19]
.sym 69232 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 69233 $abc$38894$n5736_1
.sym 69234 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 69235 basesoc_ctrl_reset_reset_r
.sym 69236 $abc$38894$n3510
.sym 69237 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 69238 $abc$38894$n2331
.sym 69239 basesoc_timer0_value_status[0]
.sym 69240 $abc$38894$n6141_1
.sym 69241 basesoc_timer0_value_status[24]
.sym 69242 slave_sel_r[1]
.sym 69243 sys_rst
.sym 69244 slave_sel_r[0]
.sym 69252 basesoc_timer0_value_status[24]
.sym 69254 basesoc_adr[1]
.sym 69255 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 69258 $abc$38894$n4955_1
.sym 69260 $abc$38894$n4954_1
.sym 69261 VexRiscv.CsrPlugin_hadException
.sym 69263 $abc$38894$n4956_1
.sym 69264 $abc$38894$n3575
.sym 69265 basesoc_timer0_value_status[0]
.sym 69267 basesoc_adr[0]
.sym 69270 $abc$38894$n5715
.sym 69271 $abc$38894$n4957_1
.sym 69273 $abc$38894$n80
.sym 69274 $abc$38894$n100
.sym 69275 basesoc_timer0_reload_storage[8]
.sym 69276 basesoc_timer0_reload_storage[4]
.sym 69277 $abc$38894$n84
.sym 69278 basesoc_uart_phy_storage[17]
.sym 69279 basesoc_timer0_eventmanager_status_w
.sym 69281 $abc$38894$n80
.sym 69284 $abc$38894$n80
.sym 69289 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 69295 basesoc_timer0_value_status[24]
.sym 69296 $abc$38894$n4955_1
.sym 69297 basesoc_timer0_reload_storage[8]
.sym 69298 $abc$38894$n3575
.sym 69301 basesoc_timer0_reload_storage[4]
.sym 69302 basesoc_timer0_eventmanager_status_w
.sym 69304 $abc$38894$n5715
.sym 69307 basesoc_adr[1]
.sym 69308 basesoc_uart_phy_storage[17]
.sym 69309 $abc$38894$n80
.sym 69310 basesoc_adr[0]
.sym 69313 basesoc_adr[0]
.sym 69314 basesoc_adr[1]
.sym 69315 $abc$38894$n100
.sym 69316 $abc$38894$n84
.sym 69321 $abc$38894$n84
.sym 69325 $abc$38894$n4954_1
.sym 69326 $abc$38894$n4956_1
.sym 69327 $abc$38894$n4957_1
.sym 69328 basesoc_timer0_value_status[0]
.sym 69329 VexRiscv.CsrPlugin_hadException
.sym 69330 clk12_$glb_clk
.sym 69334 $abc$38894$n5709
.sym 69335 $abc$38894$n5712
.sym 69336 $abc$38894$n5715
.sym 69337 $abc$38894$n5718
.sym 69338 $abc$38894$n5721
.sym 69339 $abc$38894$n5724
.sym 69346 $abc$38894$n4923
.sym 69348 basesoc_timer0_en_storage
.sym 69349 VexRiscv.CsrPlugin_hadException
.sym 69352 $abc$38894$n3575
.sym 69353 basesoc_timer0_reload_storage[23]
.sym 69355 basesoc_uart_phy_storage[15]
.sym 69356 $abc$38894$n5152_1
.sym 69357 VexRiscv._zz_194_[5]
.sym 69358 basesoc_timer0_value[14]
.sym 69360 $abc$38894$n2490
.sym 69361 $abc$38894$n3764
.sym 69362 $abc$38894$n2319
.sym 69363 $abc$38894$n2165
.sym 69364 $abc$38894$n5144_1
.sym 69365 basesoc_timer0_eventmanager_status_w
.sym 69366 $abc$38894$n4580_1
.sym 69367 basesoc_dat_w[7]
.sym 69373 $abc$38894$n82
.sym 69374 spiflash_bus_dat_r[3]
.sym 69375 $abc$38894$n2313
.sym 69377 basesoc_timer0_reload_storage[8]
.sym 69378 basesoc_bus_wishbone_dat_r[3]
.sym 69381 $abc$38894$n82
.sym 69383 $abc$38894$n94
.sym 69384 basesoc_dat_w[2]
.sym 69385 basesoc_timer0_reload_storage[2]
.sym 69388 slave_sel_r[1]
.sym 69389 basesoc_timer0_eventmanager_status_w
.sym 69390 basesoc_adr[1]
.sym 69391 basesoc_dat_w[5]
.sym 69395 basesoc_ctrl_reset_reset_r
.sym 69397 $abc$38894$n5727
.sym 69399 $abc$38894$n5709
.sym 69400 basesoc_adr[0]
.sym 69404 slave_sel_r[0]
.sym 69406 basesoc_adr[0]
.sym 69407 $abc$38894$n94
.sym 69408 $abc$38894$n82
.sym 69409 basesoc_adr[1]
.sym 69412 spiflash_bus_dat_r[3]
.sym 69413 slave_sel_r[0]
.sym 69414 basesoc_bus_wishbone_dat_r[3]
.sym 69415 slave_sel_r[1]
.sym 69420 basesoc_ctrl_reset_reset_r
.sym 69425 basesoc_dat_w[2]
.sym 69431 $abc$38894$n82
.sym 69437 basesoc_dat_w[5]
.sym 69443 $abc$38894$n5709
.sym 69444 basesoc_timer0_eventmanager_status_w
.sym 69445 basesoc_timer0_reload_storage[2]
.sym 69448 $abc$38894$n5727
.sym 69449 basesoc_timer0_eventmanager_status_w
.sym 69451 basesoc_timer0_reload_storage[8]
.sym 69452 $abc$38894$n2313
.sym 69453 clk12_$glb_clk
.sym 69454 sys_rst_$glb_sr
.sym 69455 $abc$38894$n5727
.sym 69456 $abc$38894$n5730
.sym 69457 $abc$38894$n5733
.sym 69458 $abc$38894$n5736
.sym 69459 $abc$38894$n5739
.sym 69460 $abc$38894$n5742
.sym 69461 $abc$38894$n5745
.sym 69462 $abc$38894$n5748
.sym 69465 $abc$38894$n5054
.sym 69466 $abc$38894$n5060
.sym 69467 basesoc_timer0_value[4]
.sym 69468 $abc$38894$n5721
.sym 69469 basesoc_timer0_load_storage[5]
.sym 69470 $abc$38894$n5712
.sym 69471 $abc$38894$n2313
.sym 69472 basesoc_dat_w[2]
.sym 69473 basesoc_timer0_load_storage[0]
.sym 69474 basesoc_bus_wishbone_dat_r[3]
.sym 69475 basesoc_timer0_load_storage[2]
.sym 69476 basesoc_timer0_value[9]
.sym 69478 spiflash_bus_dat_r[3]
.sym 69479 VexRiscv.externalInterruptArray_regNext[0]
.sym 69480 basesoc_dat_w[1]
.sym 69481 VexRiscv.CsrPlugin_mepc[2]
.sym 69482 basesoc_timer0_value[18]
.sym 69483 VexRiscv._zz_194_[5]
.sym 69484 $abc$38894$n5918_1
.sym 69485 $abc$38894$n5718
.sym 69486 VexRiscv._zz_170_[1]
.sym 69487 basesoc_timer0_value[5]
.sym 69488 basesoc_ctrl_storage[17]
.sym 69489 basesoc_timer0_value[11]
.sym 69490 $abc$38894$n5790
.sym 69497 $abc$38894$n5790
.sym 69498 $abc$38894$n4636_1
.sym 69500 $abc$38894$n4579
.sym 69501 $abc$38894$n4588_1
.sym 69503 basesoc_timer0_value[11]
.sym 69506 $abc$38894$n4585
.sym 69507 $abc$38894$n4621
.sym 69509 basesoc_timer0_value[10]
.sym 69511 basesoc_timer0_reload_storage[29]
.sym 69512 $abc$38894$n4586_1
.sym 69513 VexRiscv._zz_319_
.sym 69514 basesoc_timer0_value[9]
.sym 69515 basesoc_timer0_value[8]
.sym 69516 $abc$38894$n4622_1
.sym 69517 $abc$38894$n4637
.sym 69519 $abc$38894$n5772
.sym 69521 basesoc_timer0_reload_storage[23]
.sym 69523 $abc$38894$n4589
.sym 69525 basesoc_timer0_eventmanager_status_w
.sym 69526 $abc$38894$n4580_1
.sym 69530 VexRiscv._zz_319_
.sym 69531 $abc$38894$n4579
.sym 69532 $abc$38894$n4580_1
.sym 69535 VexRiscv._zz_319_
.sym 69536 $abc$38894$n4621
.sym 69538 $abc$38894$n4622_1
.sym 69541 basesoc_timer0_eventmanager_status_w
.sym 69542 $abc$38894$n5790
.sym 69543 basesoc_timer0_reload_storage[29]
.sym 69547 basesoc_timer0_value[8]
.sym 69548 basesoc_timer0_value[9]
.sym 69549 basesoc_timer0_value[11]
.sym 69550 basesoc_timer0_value[10]
.sym 69553 $abc$38894$n4636_1
.sym 69554 VexRiscv._zz_319_
.sym 69556 $abc$38894$n4637
.sym 69559 VexRiscv._zz_319_
.sym 69560 $abc$38894$n4586_1
.sym 69561 $abc$38894$n4585
.sym 69566 VexRiscv._zz_319_
.sym 69567 $abc$38894$n4589
.sym 69568 $abc$38894$n4588_1
.sym 69572 basesoc_timer0_eventmanager_status_w
.sym 69573 $abc$38894$n5772
.sym 69574 basesoc_timer0_reload_storage[23]
.sym 69576 clk12_$glb_clk
.sym 69577 $abc$38894$n149_$glb_sr
.sym 69578 $abc$38894$n5751
.sym 69579 $abc$38894$n5754
.sym 69580 $abc$38894$n5757
.sym 69581 $abc$38894$n5760
.sym 69582 $abc$38894$n5763
.sym 69583 $abc$38894$n5766
.sym 69584 $abc$38894$n5769
.sym 69585 $abc$38894$n5772
.sym 69587 basesoc_timer0_value[12]
.sym 69590 VexRiscv._zz_194_[2]
.sym 69592 VexRiscv._zz_194_[4]
.sym 69593 basesoc_timer0_value[13]
.sym 69594 $abc$38894$n4585
.sym 69595 $abc$38894$n5748
.sym 69597 basesoc_uart_phy_storage[0]
.sym 69600 VexRiscv._zz_194_[21]
.sym 69601 slave_sel_r[1]
.sym 69602 $abc$38894$n3964
.sym 69603 $abc$38894$n4637
.sym 69604 serial_tx
.sym 69605 basesoc_timer0_value[30]
.sym 69606 basesoc_timer0_value[6]
.sym 69607 VexRiscv._zz_194_[21]
.sym 69608 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 69609 VexRiscv._zz_194_[4]
.sym 69610 basesoc_timer0_value[26]
.sym 69611 basesoc_timer0_value[9]
.sym 69612 $abc$38894$n5140_1
.sym 69613 $abc$38894$n6064_1
.sym 69620 $abc$38894$n5922
.sym 69621 $abc$38894$n5182
.sym 69624 $abc$38894$n5930
.sym 69625 basesoc_timer0_en_storage
.sym 69626 $abc$38894$n5934
.sym 69629 $abc$38894$n5924
.sym 69632 $abc$38894$n5154_1
.sym 69633 basesoc_uart_phy_rx_busy
.sym 69636 $abc$38894$n5144_1
.sym 69643 basesoc_timer0_load_storage[15]
.sym 69645 basesoc_timer0_load_storage[10]
.sym 69648 $abc$38894$n5914
.sym 69649 basesoc_timer0_load_storage[29]
.sym 69652 $abc$38894$n5154_1
.sym 69654 basesoc_timer0_en_storage
.sym 69655 basesoc_timer0_load_storage[15]
.sym 69658 $abc$38894$n5924
.sym 69660 basesoc_uart_phy_rx_busy
.sym 69665 basesoc_uart_phy_rx_busy
.sym 69667 $abc$38894$n5934
.sym 69670 basesoc_uart_phy_rx_busy
.sym 69672 $abc$38894$n5922
.sym 69677 basesoc_uart_phy_rx_busy
.sym 69679 $abc$38894$n5930
.sym 69682 basesoc_timer0_load_storage[10]
.sym 69683 basesoc_timer0_en_storage
.sym 69684 $abc$38894$n5144_1
.sym 69688 $abc$38894$n5182
.sym 69689 basesoc_timer0_load_storage[29]
.sym 69690 basesoc_timer0_en_storage
.sym 69696 basesoc_uart_phy_rx_busy
.sym 69697 $abc$38894$n5914
.sym 69699 clk12_$glb_clk
.sym 69700 sys_rst_$glb_sr
.sym 69701 $abc$38894$n5775
.sym 69702 $abc$38894$n5778
.sym 69703 $abc$38894$n5781
.sym 69704 $abc$38894$n5784
.sym 69705 $abc$38894$n5787
.sym 69706 $abc$38894$n5790
.sym 69707 $abc$38894$n5793
.sym 69708 $abc$38894$n5796
.sym 69711 $abc$38894$n5056
.sym 69713 basesoc_timer0_value[15]
.sym 69714 $abc$38894$n5769
.sym 69715 $abc$38894$n4952_1
.sym 69716 basesoc_dat_w[3]
.sym 69717 basesoc_timer0_value[19]
.sym 69719 basesoc_timer0_value[23]
.sym 69720 $abc$38894$n5751
.sym 69721 basesoc_timer0_en_storage
.sym 69722 VexRiscv._zz_194_[16]
.sym 69724 basesoc_uart_phy_storage[11]
.sym 69725 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 69726 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 69727 $abc$38894$n3610_1
.sym 69728 $abc$38894$n6088_1
.sym 69729 slave_sel_r[1]
.sym 69730 basesoc_timer0_load_storage[8]
.sym 69731 basesoc_timer0_value_status[0]
.sym 69732 basesoc_timer0_value[10]
.sym 69733 basesoc_timer0_value_status[24]
.sym 69734 basesoc_timer0_value[8]
.sym 69735 basesoc_timer0_value[24]
.sym 69736 $abc$38894$n5736_1
.sym 69742 $abc$38894$n5936
.sym 69745 $abc$38894$n5942
.sym 69746 $abc$38894$n5944
.sym 69747 basesoc_uart_phy_rx_busy
.sym 69748 $abc$38894$n5948
.sym 69749 csrbankarray_csrbank2_bitbang0_w[0]
.sym 69750 basesoc_timer0_en_storage
.sym 69751 $abc$38894$n5036_1
.sym 69752 $abc$38894$n5940
.sym 69753 $abc$38894$n3610_1
.sym 69755 basesoc_timer0_load_storage[24]
.sym 69760 $abc$38894$n5186_1
.sym 69761 $abc$38894$n5172
.sym 69765 basesoc_timer0_load_storage[31]
.sym 69772 $abc$38894$n3461_1
.sym 69776 basesoc_uart_phy_rx_busy
.sym 69778 $abc$38894$n5942
.sym 69781 $abc$38894$n5172
.sym 69782 basesoc_timer0_load_storage[24]
.sym 69783 basesoc_timer0_en_storage
.sym 69788 $abc$38894$n5940
.sym 69790 basesoc_uart_phy_rx_busy
.sym 69793 basesoc_timer0_load_storage[31]
.sym 69795 basesoc_timer0_en_storage
.sym 69796 $abc$38894$n5186_1
.sym 69799 $abc$38894$n3610_1
.sym 69800 csrbankarray_csrbank2_bitbang0_w[0]
.sym 69801 $abc$38894$n5036_1
.sym 69802 $abc$38894$n3461_1
.sym 69805 basesoc_uart_phy_rx_busy
.sym 69806 $abc$38894$n5936
.sym 69811 $abc$38894$n5948
.sym 69812 basesoc_uart_phy_rx_busy
.sym 69817 basesoc_uart_phy_rx_busy
.sym 69820 $abc$38894$n5944
.sym 69822 clk12_$glb_clk
.sym 69823 sys_rst_$glb_sr
.sym 69824 basesoc_timer0_value_status[8]
.sym 69825 basesoc_timer0_value_status[30]
.sym 69826 basesoc_timer0_value_status[25]
.sym 69827 basesoc_timer0_value_status[31]
.sym 69828 basesoc_timer0_value_status[7]
.sym 69829 basesoc_timer0_value_status[5]
.sym 69830 basesoc_timer0_value_status[6]
.sym 69831 basesoc_timer0_value_status[10]
.sym 69834 $abc$38894$n2490
.sym 69835 $abc$38894$n5058
.sym 69836 basesoc_uart_phy_storage[11]
.sym 69837 $abc$38894$n5793
.sym 69838 $abc$38894$n4926
.sym 69839 $abc$38894$n4622_1
.sym 69840 basesoc_timer0_value[24]
.sym 69841 $abc$38894$n5796
.sym 69843 VexRiscv._zz_236_[0]
.sym 69844 basesoc_timer0_value[31]
.sym 69845 basesoc_uart_phy_storage[9]
.sym 69846 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 69848 $abc$38894$n7495
.sym 69849 VexRiscv._zz_194_[5]
.sym 69850 $abc$38894$n2319
.sym 69851 $abc$38894$n2490
.sym 69852 basesoc_timer0_value[0]
.sym 69853 basesoc_uart_tx_fifo_produce[0]
.sym 69854 basesoc_timer0_value[14]
.sym 69855 basesoc_dat_w[7]
.sym 69856 $abc$38894$n5152_1
.sym 69857 $abc$38894$n4580_1
.sym 69859 basesoc_ctrl_storage[24]
.sym 69865 $abc$38894$n5952
.sym 69866 $abc$38894$n3481_1
.sym 69868 $abc$38894$n5958
.sym 69869 basesoc_uart_phy_rx_busy
.sym 69870 basesoc_ctrl_storage[16]
.sym 69871 $abc$38894$n3484_1
.sym 69872 basesoc_timer0_en_storage
.sym 69876 $abc$38894$n5170
.sym 69877 basesoc_adr[0]
.sym 69878 cas_switches_status[1]
.sym 69879 basesoc_uart_phy_storage[14]
.sym 69880 basesoc_timer0_en_storage
.sym 69882 $abc$38894$n5152_1
.sym 69883 basesoc_ctrl_storage[24]
.sym 69884 $abc$38894$n5140_1
.sym 69885 cas_g_n
.sym 69886 $abc$38894$n3604_1
.sym 69889 basesoc_timer0_load_storage[23]
.sym 69890 basesoc_timer0_load_storage[8]
.sym 69894 basesoc_uart_phy_storage[30]
.sym 69895 basesoc_timer0_load_storage[14]
.sym 69896 basesoc_adr[1]
.sym 69898 basesoc_ctrl_storage[24]
.sym 69899 $abc$38894$n3481_1
.sym 69900 $abc$38894$n3484_1
.sym 69901 basesoc_ctrl_storage[16]
.sym 69905 $abc$38894$n5952
.sym 69907 basesoc_uart_phy_rx_busy
.sym 69910 basesoc_timer0_load_storage[8]
.sym 69911 $abc$38894$n5140_1
.sym 69913 basesoc_timer0_en_storage
.sym 69916 basesoc_adr[0]
.sym 69917 cas_switches_status[1]
.sym 69918 $abc$38894$n3604_1
.sym 69919 cas_g_n
.sym 69924 basesoc_uart_phy_rx_busy
.sym 69925 $abc$38894$n5958
.sym 69928 basesoc_adr[0]
.sym 69929 basesoc_uart_phy_storage[30]
.sym 69930 basesoc_uart_phy_storage[14]
.sym 69931 basesoc_adr[1]
.sym 69934 $abc$38894$n5170
.sym 69935 basesoc_timer0_load_storage[23]
.sym 69937 basesoc_timer0_en_storage
.sym 69940 basesoc_timer0_load_storage[14]
.sym 69942 $abc$38894$n5152_1
.sym 69943 basesoc_timer0_en_storage
.sym 69945 clk12_$glb_clk
.sym 69946 sys_rst_$glb_sr
.sym 69947 VexRiscv._zz_314_[5]
.sym 69948 VexRiscv._zz_314_[13]
.sym 69949 VexRiscv._zz_314_[7]
.sym 69950 VexRiscv._zz_314_[3]
.sym 69951 $abc$38894$n4905
.sym 69952 $abc$38894$n7469
.sym 69953 $abc$38894$n2276
.sym 69954 basesoc_uart_tx_fifo_produce[1]
.sym 69958 $PACKER_VCC_NET
.sym 69959 $abc$38894$n6147_1
.sym 69960 $abc$38894$n3481_1
.sym 69961 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 69962 basesoc_timer0_value_status[31]
.sym 69963 basesoc_timer0_load_storage[31]
.sym 69964 $abc$38894$n7496
.sym 69965 $abc$38894$n2466
.sym 69966 cas_switches_status[1]
.sym 69967 slave_sel[1]
.sym 69968 basesoc_timer0_en_storage
.sym 69969 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 69971 VexRiscv.externalInterruptArray_regNext[0]
.sym 69972 basesoc_ctrl_storage[17]
.sym 69973 VexRiscv._zz_193_[14]
.sym 69974 VexRiscv._zz_193_[7]
.sym 69975 basesoc_timer0_load_storage[23]
.sym 69976 $abc$38894$n5918_1
.sym 69977 $abc$38894$n2466
.sym 69978 VexRiscv.CsrPlugin_mepc[2]
.sym 69979 VexRiscv._zz_170_[1]
.sym 69980 basesoc_dat_w[1]
.sym 69981 basesoc_timer0_load_storage[14]
.sym 69982 basesoc_timer0_value[14]
.sym 69990 VexRiscv._zz_193_[3]
.sym 69995 VexRiscv._zz_328_
.sym 69999 $abc$38894$n2331
.sym 70000 VexRiscv._zz_321_[0]
.sym 70004 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70007 basesoc_timer0_value[24]
.sym 70008 VexRiscv._zz_193_[4]
.sym 70009 VexRiscv._zz_194_[5]
.sym 70011 basesoc_timer0_value[9]
.sym 70012 basesoc_timer0_value[0]
.sym 70013 VexRiscv._zz_193_[6]
.sym 70014 VexRiscv._zz_194_[4]
.sym 70016 VexRiscv._zz_328_
.sym 70017 VexRiscv._zz_193_[1]
.sym 70021 VexRiscv._zz_193_[6]
.sym 70022 VexRiscv._zz_321_[0]
.sym 70027 VexRiscv._zz_194_[5]
.sym 70028 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70029 VexRiscv._zz_328_
.sym 70030 VexRiscv._zz_193_[4]
.sym 70034 VexRiscv._zz_321_[0]
.sym 70035 VexRiscv._zz_193_[4]
.sym 70041 basesoc_timer0_value[0]
.sym 70048 basesoc_timer0_value[24]
.sym 70051 basesoc_timer0_value[9]
.sym 70057 VexRiscv._zz_193_[1]
.sym 70058 VexRiscv._zz_321_[0]
.sym 70063 VexRiscv._zz_328_
.sym 70064 VexRiscv._zz_193_[3]
.sym 70065 VexRiscv._zz_194_[4]
.sym 70066 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70067 $abc$38894$n2331
.sym 70068 clk12_$glb_clk
.sym 70069 sys_rst_$glb_sr
.sym 70071 VexRiscv._zz_316_[0]
.sym 70072 VexRiscv._zz_316_[1]
.sym 70073 VexRiscv._zz_316_[2]
.sym 70074 VexRiscv._zz_316_[3]
.sym 70075 VexRiscv._zz_316_[4]
.sym 70076 VexRiscv._zz_316_[5]
.sym 70077 VexRiscv._zz_316_[6]
.sym 70083 basesoc_uart_phy_storage[25]
.sym 70084 basesoc_timer0_value_status[9]
.sym 70087 basesoc_uart_phy_storage[0]
.sym 70088 VexRiscv._zz_321_[0]
.sym 70091 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 70093 $abc$38894$n4585
.sym 70094 basesoc_uart_phy_storage[12]
.sym 70095 VexRiscv._zz_314_[15]
.sym 70096 serial_tx
.sym 70097 $abc$38894$n2490
.sym 70099 $abc$38894$n4637
.sym 70100 VexRiscv._zz_194_[21]
.sym 70101 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 70104 VexRiscv._zz_193_[10]
.sym 70105 $abc$38894$n3964
.sym 70114 VexRiscv._zz_328_
.sym 70115 VexRiscv._zz_193_[6]
.sym 70119 VexRiscv._zz_194_[5]
.sym 70120 VexRiscv._zz_194_[7]
.sym 70122 $abc$38894$n2319
.sym 70123 basesoc_dat_w[5]
.sym 70124 basesoc_dat_w[3]
.sym 70125 basesoc_dat_w[7]
.sym 70128 VexRiscv._zz_321_[0]
.sym 70131 VexRiscv._zz_316_[3]
.sym 70133 VexRiscv._zz_193_[14]
.sym 70134 VexRiscv._zz_316_[6]
.sym 70135 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70136 VexRiscv._zz_194_[4]
.sym 70140 VexRiscv._zz_316_[4]
.sym 70141 $abc$38894$n5393_1
.sym 70144 VexRiscv._zz_194_[7]
.sym 70145 $abc$38894$n5393_1
.sym 70147 VexRiscv._zz_316_[6]
.sym 70150 $abc$38894$n5393_1
.sym 70152 VexRiscv._zz_194_[5]
.sym 70153 VexRiscv._zz_316_[4]
.sym 70156 VexRiscv._zz_316_[3]
.sym 70158 VexRiscv._zz_194_[4]
.sym 70159 $abc$38894$n5393_1
.sym 70164 basesoc_dat_w[5]
.sym 70169 VexRiscv._zz_321_[0]
.sym 70170 VexRiscv._zz_193_[14]
.sym 70174 basesoc_dat_w[7]
.sym 70180 VexRiscv._zz_193_[6]
.sym 70181 VexRiscv._zz_328_
.sym 70182 VexRiscv._zz_194_[7]
.sym 70183 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70189 basesoc_dat_w[3]
.sym 70190 $abc$38894$n2319
.sym 70191 clk12_$glb_clk
.sym 70192 sys_rst_$glb_sr
.sym 70193 VexRiscv._zz_316_[7]
.sym 70194 VexRiscv._zz_316_[8]
.sym 70195 VexRiscv._zz_316_[9]
.sym 70196 VexRiscv._zz_316_[10]
.sym 70197 VexRiscv._zz_316_[11]
.sym 70198 VexRiscv._zz_316_[12]
.sym 70199 VexRiscv._zz_316_[13]
.sym 70200 VexRiscv._zz_316_[14]
.sym 70202 VexRiscv._zz_194_[7]
.sym 70203 $abc$38894$n5088
.sym 70206 VexRiscv._zz_194_[2]
.sym 70207 basesoc_timer0_value[23]
.sym 70208 basesoc_uart_tx_fifo_do_read
.sym 70209 VexRiscv._zz_321_[26]
.sym 70210 VexRiscv._zz_328_
.sym 70211 csrbankarray_csrbank2_bitbang0_w[3]
.sym 70212 $abc$38894$n149
.sym 70214 basesoc_vexriscv_ibus_adr[17]
.sym 70216 basesoc_uart_tx_fifo_consume[3]
.sym 70217 VexRiscv._zz_194_[11]
.sym 70218 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 70219 VexRiscv._zz_193_[16]
.sym 70220 VexRiscv._zz_311_
.sym 70221 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70222 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70224 slave_sel_r[1]
.sym 70225 VexRiscv._zz_193_[11]
.sym 70226 basesoc_timer0_load_storage[8]
.sym 70227 $abc$38894$n6088_1
.sym 70228 $abc$38894$n5736_1
.sym 70234 VexRiscv._zz_328_
.sym 70235 VexRiscv._zz_194_[15]
.sym 70236 VexRiscv._zz_311_
.sym 70240 $abc$38894$n5393_1
.sym 70242 VexRiscv._zz_328_
.sym 70244 VexRiscv._zz_193_[7]
.sym 70245 $abc$38894$n2142
.sym 70246 basesoc_dat_w[3]
.sym 70247 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70249 basesoc_dat_w[7]
.sym 70250 VexRiscv._zz_194_[8]
.sym 70251 VexRiscv._zz_193_[11]
.sym 70254 VexRiscv._zz_321_[0]
.sym 70257 VexRiscv._zz_316_[14]
.sym 70258 VexRiscv._zz_194_[6]
.sym 70260 $abc$38894$n149
.sym 70262 VexRiscv._zz_193_[5]
.sym 70264 VexRiscv._zz_193_[10]
.sym 70267 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70268 VexRiscv._zz_193_[5]
.sym 70269 VexRiscv._zz_328_
.sym 70270 VexRiscv._zz_194_[6]
.sym 70273 VexRiscv._zz_194_[15]
.sym 70275 VexRiscv._zz_316_[14]
.sym 70276 $abc$38894$n5393_1
.sym 70279 basesoc_dat_w[7]
.sym 70286 VexRiscv._zz_311_
.sym 70287 $abc$38894$n149
.sym 70291 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70292 VexRiscv._zz_328_
.sym 70293 VexRiscv._zz_194_[8]
.sym 70294 VexRiscv._zz_193_[7]
.sym 70297 basesoc_dat_w[3]
.sym 70305 VexRiscv._zz_321_[0]
.sym 70306 VexRiscv._zz_193_[10]
.sym 70311 VexRiscv._zz_193_[11]
.sym 70312 VexRiscv._zz_321_[0]
.sym 70313 $abc$38894$n2142
.sym 70314 clk12_$glb_clk
.sym 70315 sys_rst_$glb_sr
.sym 70316 VexRiscv._zz_316_[15]
.sym 70317 VexRiscv._zz_316_[16]
.sym 70318 VexRiscv._zz_316_[17]
.sym 70319 VexRiscv._zz_316_[18]
.sym 70320 VexRiscv._zz_316_[19]
.sym 70321 VexRiscv._zz_316_[20]
.sym 70322 VexRiscv._zz_316_[21]
.sym 70323 VexRiscv._zz_316_[22]
.sym 70325 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 70328 VexRiscv.CsrPlugin_hadException
.sym 70329 $abc$38894$n5408
.sym 70330 basesoc_ctrl_storage[27]
.sym 70332 basesoc_uart_tx_fifo_produce[2]
.sym 70333 VexRiscv._zz_319_
.sym 70334 basesoc_dat_w[3]
.sym 70335 VexRiscv._zz_328_
.sym 70336 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 70337 basesoc_dat_w[7]
.sym 70338 VexRiscv._zz_328_
.sym 70339 VexRiscv._zz_194_[15]
.sym 70340 VexRiscv._zz_193_[23]
.sym 70342 $abc$38894$n2490
.sym 70343 $abc$38894$n2466
.sym 70344 VexRiscv._zz_194_[6]
.sym 70345 VexRiscv._zz_194_[15]
.sym 70346 $abc$38894$n6084_1
.sym 70347 VexRiscv._zz_314_[18]
.sym 70349 VexRiscv._zz_316_[15]
.sym 70350 $abc$38894$n2490
.sym 70351 VexRiscv._zz_314_[22]
.sym 70358 VexRiscv._zz_321_[0]
.sym 70359 VexRiscv._zz_194_[20]
.sym 70363 VexRiscv._zz_316_[13]
.sym 70365 VexRiscv._zz_193_[1]
.sym 70366 VexRiscv._zz_321_[0]
.sym 70368 VexRiscv._zz_316_[10]
.sym 70369 VexRiscv._zz_193_[12]
.sym 70371 VexRiscv._zz_194_[14]
.sym 70372 VexRiscv._zz_194_[21]
.sym 70373 VexRiscv._zz_328_
.sym 70375 $abc$38894$n2167
.sym 70376 VexRiscv._zz_194_[2]
.sym 70377 VexRiscv._zz_194_[11]
.sym 70378 VexRiscv._zz_316_[20]
.sym 70379 VexRiscv._zz_193_[16]
.sym 70380 basesoc_dat_w[6]
.sym 70385 VexRiscv._zz_316_[19]
.sym 70387 $abc$38894$n5393_1
.sym 70388 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70390 VexRiscv._zz_194_[21]
.sym 70391 VexRiscv._zz_316_[20]
.sym 70393 $abc$38894$n5393_1
.sym 70396 $abc$38894$n5393_1
.sym 70398 VexRiscv._zz_194_[14]
.sym 70399 VexRiscv._zz_316_[13]
.sym 70404 VexRiscv._zz_321_[0]
.sym 70405 VexRiscv._zz_193_[12]
.sym 70409 VexRiscv._zz_316_[10]
.sym 70410 $abc$38894$n5393_1
.sym 70411 VexRiscv._zz_194_[11]
.sym 70415 VexRiscv._zz_321_[0]
.sym 70416 VexRiscv._zz_193_[16]
.sym 70420 $abc$38894$n5393_1
.sym 70422 VexRiscv._zz_316_[19]
.sym 70423 VexRiscv._zz_194_[20]
.sym 70426 VexRiscv._zz_328_
.sym 70427 VexRiscv._zz_194_[2]
.sym 70428 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70429 VexRiscv._zz_193_[1]
.sym 70432 basesoc_dat_w[6]
.sym 70436 $abc$38894$n2167
.sym 70437 clk12_$glb_clk
.sym 70438 sys_rst_$glb_sr
.sym 70439 VexRiscv._zz_316_[23]
.sym 70440 VexRiscv._zz_316_[24]
.sym 70441 VexRiscv._zz_316_[25]
.sym 70442 VexRiscv._zz_316_[26]
.sym 70443 VexRiscv._zz_316_[27]
.sym 70444 VexRiscv._zz_316_[28]
.sym 70445 VexRiscv._zz_316_[29]
.sym 70446 VexRiscv._zz_316_[30]
.sym 70451 $abc$38894$n102
.sym 70452 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 70453 $abc$38894$n3400_1
.sym 70455 basesoc_uart_tx_fifo_wrport_we
.sym 70456 $abc$38894$n6072_1
.sym 70459 $abc$38894$n5393_1
.sym 70460 $abc$38894$n6040_1
.sym 70463 $abc$38894$n5918_1
.sym 70464 VexRiscv._zz_170_[1]
.sym 70465 $abc$38894$n2466
.sym 70466 VexRiscv.CsrPlugin_mepc[2]
.sym 70467 basesoc_timer0_load_storage[23]
.sym 70468 $abc$38894$n5393_1
.sym 70469 $abc$38894$n5074
.sym 70470 $abc$38894$n5064
.sym 70471 $abc$38894$n5072
.sym 70472 $abc$38894$n5050
.sym 70473 basesoc_timer0_load_storage[14]
.sym 70474 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70484 VexRiscv._zz_321_[0]
.sym 70485 VexRiscv._zz_328_
.sym 70486 VexRiscv._zz_194_[14]
.sym 70487 VexRiscv._zz_194_[12]
.sym 70488 VexRiscv._zz_194_[21]
.sym 70489 VexRiscv._zz_194_[13]
.sym 70491 VexRiscv._zz_193_[20]
.sym 70492 VexRiscv._zz_194_[11]
.sym 70493 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70499 VexRiscv._zz_193_[14]
.sym 70500 VexRiscv._zz_193_[16]
.sym 70502 VexRiscv._zz_193_[11]
.sym 70503 VexRiscv._zz_194_[17]
.sym 70504 VexRiscv._zz_193_[13]
.sym 70505 VexRiscv._zz_194_[15]
.sym 70507 VexRiscv._zz_193_[10]
.sym 70508 VexRiscv._zz_193_[12]
.sym 70510 VexRiscv._zz_328_
.sym 70513 VexRiscv._zz_194_[13]
.sym 70514 VexRiscv._zz_193_[12]
.sym 70515 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70516 VexRiscv._zz_328_
.sym 70519 VexRiscv._zz_194_[21]
.sym 70520 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70521 VexRiscv._zz_328_
.sym 70522 VexRiscv._zz_193_[20]
.sym 70525 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70526 VexRiscv._zz_328_
.sym 70527 VexRiscv._zz_193_[11]
.sym 70528 VexRiscv._zz_194_[12]
.sym 70531 VexRiscv._zz_328_
.sym 70532 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70533 VexRiscv._zz_194_[11]
.sym 70534 VexRiscv._zz_193_[10]
.sym 70537 VexRiscv._zz_193_[20]
.sym 70539 VexRiscv._zz_321_[0]
.sym 70543 VexRiscv._zz_194_[17]
.sym 70544 VexRiscv._zz_193_[16]
.sym 70545 VexRiscv._zz_328_
.sym 70546 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70549 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70550 VexRiscv._zz_193_[14]
.sym 70551 VexRiscv._zz_194_[15]
.sym 70552 VexRiscv._zz_328_
.sym 70555 VexRiscv._zz_328_
.sym 70556 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70557 VexRiscv._zz_193_[13]
.sym 70558 VexRiscv._zz_194_[14]
.sym 70562 VexRiscv._zz_316_[31]
.sym 70563 VexRiscv._zz_316_[32]
.sym 70564 VexRiscv._zz_314_[23]
.sym 70565 VexRiscv._zz_314_[18]
.sym 70566 $abc$38894$n5486
.sym 70567 VexRiscv._zz_314_[22]
.sym 70568 $abc$38894$n5485
.sym 70569 VexRiscv._zz_314_[30]
.sym 70574 $abc$38894$n149
.sym 70575 VexRiscv._zz_194_[13]
.sym 70576 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 70577 basesoc_dat_w[2]
.sym 70578 VexRiscv._zz_314_[29]
.sym 70579 VexRiscv._zz_316_[30]
.sym 70580 cas_b_n
.sym 70581 $abc$38894$n5393_1
.sym 70582 VexRiscv._zz_194_[14]
.sym 70583 VexRiscv._zz_314_[31]
.sym 70585 $abc$38894$n5775_1
.sym 70586 VexRiscv._zz_314_[28]
.sym 70587 $abc$38894$n5070
.sym 70589 $abc$38894$n5068
.sym 70592 VexRiscv._zz_316_[28]
.sym 70593 serial_tx
.sym 70595 $abc$38894$n5076
.sym 70596 $abc$38894$n2490
.sym 70597 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 70603 VexRiscv._zz_328_
.sym 70604 $abc$38894$n5048
.sym 70608 $abc$38894$n5062
.sym 70614 $abc$38894$n2456
.sym 70619 $abc$38894$n5052
.sym 70622 $abc$38894$n5058
.sym 70623 $abc$38894$n5060
.sym 70624 $abc$38894$n5054
.sym 70628 $abc$38894$n5056
.sym 70632 $abc$38894$n5050
.sym 70635 $auto$alumacc.cc:474:replace_alu$3877.C[1]
.sym 70637 $abc$38894$n5048
.sym 70638 VexRiscv._zz_328_
.sym 70641 $auto$alumacc.cc:474:replace_alu$3877.C[2]
.sym 70643 $abc$38894$n5050
.sym 70645 $auto$alumacc.cc:474:replace_alu$3877.C[1]
.sym 70647 $auto$alumacc.cc:474:replace_alu$3877.C[3]
.sym 70650 $abc$38894$n5052
.sym 70651 $auto$alumacc.cc:474:replace_alu$3877.C[2]
.sym 70653 $auto$alumacc.cc:474:replace_alu$3877.C[4]
.sym 70656 $abc$38894$n5054
.sym 70657 $auto$alumacc.cc:474:replace_alu$3877.C[3]
.sym 70659 $auto$alumacc.cc:474:replace_alu$3877.C[5]
.sym 70662 $abc$38894$n5056
.sym 70663 $auto$alumacc.cc:474:replace_alu$3877.C[4]
.sym 70665 $auto$alumacc.cc:474:replace_alu$3877.C[6]
.sym 70668 $abc$38894$n5058
.sym 70669 $auto$alumacc.cc:474:replace_alu$3877.C[5]
.sym 70671 $auto$alumacc.cc:474:replace_alu$3877.C[7]
.sym 70674 $abc$38894$n5060
.sym 70675 $auto$alumacc.cc:474:replace_alu$3877.C[6]
.sym 70677 $auto$alumacc.cc:474:replace_alu$3877.C[8]
.sym 70680 $abc$38894$n5062
.sym 70681 $auto$alumacc.cc:474:replace_alu$3877.C[7]
.sym 70682 $abc$38894$n2456
.sym 70683 clk12_$glb_clk
.sym 70685 VexRiscv._zz_314_[25]
.sym 70686 $abc$38894$n5094
.sym 70687 VexRiscv._zz_314_[27]
.sym 70688 $abc$38894$n5084
.sym 70689 $abc$38894$n5447
.sym 70690 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70691 VexRiscv._zz_314_[28]
.sym 70692 VexRiscv._zz_314_[24]
.sym 70697 VexRiscv.memory_arbitration_isValid
.sym 70698 $abc$38894$n5048
.sym 70699 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 70701 $abc$38894$n5393_1
.sym 70702 $abc$38894$n2456
.sym 70703 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 70704 basesoc_dat_w[3]
.sym 70705 $abc$38894$n5096
.sym 70707 $abc$38894$n5393_1
.sym 70708 basesoc_timer0_reload_storage[19]
.sym 70709 VexRiscv.execute_to_memory_IS_DIV
.sym 70710 basesoc_ctrl_reset_reset_r
.sym 70711 $abc$38894$n6088_1
.sym 70712 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 70715 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 70716 VexRiscv._zz_314_[24]
.sym 70719 $abc$38894$n149
.sym 70721 $auto$alumacc.cc:474:replace_alu$3877.C[8]
.sym 70728 $abc$38894$n2456
.sym 70729 $abc$38894$n5066
.sym 70733 $abc$38894$n5078
.sym 70740 $abc$38894$n5064
.sym 70741 $abc$38894$n5074
.sym 70743 $abc$38894$n5072
.sym 70747 $abc$38894$n5070
.sym 70749 $abc$38894$n5068
.sym 70755 $abc$38894$n5076
.sym 70758 $auto$alumacc.cc:474:replace_alu$3877.C[9]
.sym 70760 $abc$38894$n5064
.sym 70762 $auto$alumacc.cc:474:replace_alu$3877.C[8]
.sym 70764 $auto$alumacc.cc:474:replace_alu$3877.C[10]
.sym 70767 $abc$38894$n5066
.sym 70768 $auto$alumacc.cc:474:replace_alu$3877.C[9]
.sym 70770 $auto$alumacc.cc:474:replace_alu$3877.C[11]
.sym 70772 $abc$38894$n5068
.sym 70774 $auto$alumacc.cc:474:replace_alu$3877.C[10]
.sym 70776 $auto$alumacc.cc:474:replace_alu$3877.C[12]
.sym 70779 $abc$38894$n5070
.sym 70780 $auto$alumacc.cc:474:replace_alu$3877.C[11]
.sym 70782 $auto$alumacc.cc:474:replace_alu$3877.C[13]
.sym 70784 $abc$38894$n5072
.sym 70786 $auto$alumacc.cc:474:replace_alu$3877.C[12]
.sym 70788 $auto$alumacc.cc:474:replace_alu$3877.C[14]
.sym 70790 $abc$38894$n5074
.sym 70792 $auto$alumacc.cc:474:replace_alu$3877.C[13]
.sym 70794 $auto$alumacc.cc:474:replace_alu$3877.C[15]
.sym 70797 $abc$38894$n5076
.sym 70798 $auto$alumacc.cc:474:replace_alu$3877.C[14]
.sym 70800 $auto$alumacc.cc:474:replace_alu$3877.C[16]
.sym 70803 $abc$38894$n5078
.sym 70804 $auto$alumacc.cc:474:replace_alu$3877.C[15]
.sym 70805 $abc$38894$n2456
.sym 70806 clk12_$glb_clk
.sym 70808 $abc$38894$n5471
.sym 70809 $abc$38894$n5092
.sym 70810 $abc$38894$n5458
.sym 70811 $abc$38894$n5477
.sym 70812 $abc$38894$n5098
.sym 70813 $abc$38894$n5104
.sym 70814 $abc$38894$n5459
.sym 70815 VexRiscv._zz_35_[22]
.sym 70816 VexRiscv._zz_194_[24]
.sym 70822 basesoc_uart_phy_source_payload_data[6]
.sym 70823 $abc$38894$n2461
.sym 70824 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 70826 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 70827 $abc$38894$n5108
.sym 70828 VexRiscv._zz_319_
.sym 70829 basesoc_uart_phy_source_payload_data[0]
.sym 70830 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 70832 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 70834 $abc$38894$n2490
.sym 70836 VexRiscv._zz_193_[18]
.sym 70838 $abc$38894$n6084_1
.sym 70839 VexRiscv._zz_35_[22]
.sym 70840 VexRiscv._zz_193_[22]
.sym 70842 basesoc_uart_rx_fifo_consume[2]
.sym 70844 $auto$alumacc.cc:474:replace_alu$3877.C[16]
.sym 70850 $abc$38894$n5086
.sym 70852 $abc$38894$n5084
.sym 70856 $abc$38894$n5090
.sym 70858 $abc$38894$n5094
.sym 70860 $abc$38894$n2456
.sym 70864 $abc$38894$n5080
.sym 70870 $abc$38894$n5088
.sym 70874 $abc$38894$n5092
.sym 70876 $abc$38894$n5082
.sym 70881 $auto$alumacc.cc:474:replace_alu$3877.C[17]
.sym 70884 $abc$38894$n5080
.sym 70885 $auto$alumacc.cc:474:replace_alu$3877.C[16]
.sym 70887 $auto$alumacc.cc:474:replace_alu$3877.C[18]
.sym 70889 $abc$38894$n5082
.sym 70891 $auto$alumacc.cc:474:replace_alu$3877.C[17]
.sym 70893 $auto$alumacc.cc:474:replace_alu$3877.C[19]
.sym 70895 $abc$38894$n5084
.sym 70897 $auto$alumacc.cc:474:replace_alu$3877.C[18]
.sym 70899 $auto$alumacc.cc:474:replace_alu$3877.C[20]
.sym 70902 $abc$38894$n5086
.sym 70903 $auto$alumacc.cc:474:replace_alu$3877.C[19]
.sym 70905 $auto$alumacc.cc:474:replace_alu$3877.C[21]
.sym 70907 $abc$38894$n5088
.sym 70909 $auto$alumacc.cc:474:replace_alu$3877.C[20]
.sym 70911 $auto$alumacc.cc:474:replace_alu$3877.C[22]
.sym 70914 $abc$38894$n5090
.sym 70915 $auto$alumacc.cc:474:replace_alu$3877.C[21]
.sym 70917 $auto$alumacc.cc:474:replace_alu$3877.C[23]
.sym 70920 $abc$38894$n5092
.sym 70921 $auto$alumacc.cc:474:replace_alu$3877.C[22]
.sym 70923 $auto$alumacc.cc:474:replace_alu$3877.C[24]
.sym 70925 $abc$38894$n5094
.sym 70927 $auto$alumacc.cc:474:replace_alu$3877.C[23]
.sym 70928 $abc$38894$n2456
.sym 70929 clk12_$glb_clk
.sym 70931 VexRiscv._zz_94_[15]
.sym 70932 VexRiscv._zz_94_[19]
.sym 70933 VexRiscv._zz_94_[16]
.sym 70934 $abc$38894$n6082_1
.sym 70935 VexRiscv._zz_253_[1]
.sym 70936 $abc$38894$n6094_1
.sym 70937 VexRiscv._zz_94_[18]
.sym 70938 VexRiscv._zz_94_[17]
.sym 70943 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 70945 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 70946 $abc$38894$n2456
.sym 70948 $abc$38894$n5966_1
.sym 70949 VexRiscv._zz_214_[25]
.sym 70950 $abc$38894$n5471
.sym 70953 VexRiscv._zz_214_[31]
.sym 70954 $abc$38894$n2478
.sym 70955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 70956 VexRiscv._zz_253_[1]
.sym 70957 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 70958 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 70959 $abc$38894$n5918_1
.sym 70960 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 70961 $abc$38894$n5393_1
.sym 70963 $abc$38894$n2456
.sym 70964 VexRiscv._zz_163_[29]
.sym 70965 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 70967 $auto$alumacc.cc:474:replace_alu$3877.C[24]
.sym 70974 $abc$38894$n2456
.sym 70976 $abc$38894$n5098
.sym 70977 $abc$38894$n5096
.sym 70981 $abc$38894$n5110
.sym 70985 $abc$38894$n5104
.sym 70991 $abc$38894$n5100
.sym 70997 $abc$38894$n5106
.sym 70999 $abc$38894$n5108
.sym 71000 $abc$38894$n5102
.sym 71004 $auto$alumacc.cc:474:replace_alu$3877.C[25]
.sym 71006 $abc$38894$n5096
.sym 71008 $auto$alumacc.cc:474:replace_alu$3877.C[24]
.sym 71010 $auto$alumacc.cc:474:replace_alu$3877.C[26]
.sym 71012 $abc$38894$n5098
.sym 71014 $auto$alumacc.cc:474:replace_alu$3877.C[25]
.sym 71016 $auto$alumacc.cc:474:replace_alu$3877.C[27]
.sym 71018 $abc$38894$n5100
.sym 71020 $auto$alumacc.cc:474:replace_alu$3877.C[26]
.sym 71022 $auto$alumacc.cc:474:replace_alu$3877.C[28]
.sym 71025 $abc$38894$n5102
.sym 71026 $auto$alumacc.cc:474:replace_alu$3877.C[27]
.sym 71028 $auto$alumacc.cc:474:replace_alu$3877.C[29]
.sym 71031 $abc$38894$n5104
.sym 71032 $auto$alumacc.cc:474:replace_alu$3877.C[28]
.sym 71034 $auto$alumacc.cc:474:replace_alu$3877.C[30]
.sym 71036 $abc$38894$n5106
.sym 71038 $auto$alumacc.cc:474:replace_alu$3877.C[29]
.sym 71040 $auto$alumacc.cc:474:replace_alu$3877.C[31]
.sym 71043 $abc$38894$n5108
.sym 71044 $auto$alumacc.cc:474:replace_alu$3877.C[30]
.sym 71048 $abc$38894$n5110
.sym 71050 $auto$alumacc.cc:474:replace_alu$3877.C[31]
.sym 71051 $abc$38894$n2456
.sym 71052 clk12_$glb_clk
.sym 71054 $abc$38894$n6064_1
.sym 71055 $abc$38894$n5846_1
.sym 71056 $abc$38894$n5476
.sym 71057 $abc$38894$n6058_1
.sym 71058 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 71059 $abc$38894$n6050_1
.sym 71060 $abc$38894$n6054_1
.sym 71061 $abc$38894$n6065
.sym 71066 $abc$38894$n3705
.sym 71067 $abc$38894$n5110
.sym 71068 $abc$38894$n5977_1
.sym 71069 $abc$38894$n5541
.sym 71070 $abc$38894$n5977_1
.sym 71072 VexRiscv._zz_214_[17]
.sym 71073 VexRiscv._zz_50_[8]
.sym 71074 VexRiscv._zz_214_[16]
.sym 71075 VexRiscv.memory_arbitration_isValid
.sym 71076 VexRiscv._zz_79_[19]
.sym 71078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 71079 $abc$38894$n5635_1
.sym 71080 VexRiscv._zz_163_[26]
.sym 71081 serial_tx
.sym 71082 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 71083 $abc$38894$n5973_1
.sym 71084 VexRiscv._zz_163_[17]
.sym 71086 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 71088 $abc$38894$n2490
.sym 71089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 71096 VexRiscv.CsrPlugin_hadException
.sym 71098 VexRiscv.memory_arbitration_isValid
.sym 71099 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 71100 VexRiscv._zz_214_[21]
.sym 71101 $abc$38894$n5973_1
.sym 71102 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 71103 VexRiscv._zz_79_[20]
.sym 71105 $abc$38894$n5555
.sym 71106 $abc$38894$n6487_1
.sym 71107 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 71108 $abc$38894$n5541
.sym 71109 VexRiscv._zz_79_[19]
.sym 71110 VexRiscv._zz_163_[17]
.sym 71111 $abc$38894$n5977_1
.sym 71112 VexRiscv._zz_214_[17]
.sym 71113 $abc$38894$n5476
.sym 71114 $abc$38894$n6058_1
.sym 71115 $PACKER_VCC_NET
.sym 71117 $abc$38894$n5491
.sym 71120 $abc$38894$n3413_1
.sym 71121 VexRiscv._zz_163_[21]
.sym 71122 $abc$38894$n2478
.sym 71123 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 71125 $abc$38894$n6054_1
.sym 71126 VexRiscv.execute_to_memory_IS_DIV
.sym 71128 $abc$38894$n5977_1
.sym 71129 VexRiscv._zz_79_[19]
.sym 71130 $abc$38894$n6487_1
.sym 71131 $abc$38894$n6054_1
.sym 71134 VexRiscv.CsrPlugin_hadException
.sym 71135 $abc$38894$n3413_1
.sym 71136 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 71137 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 71140 VexRiscv._zz_163_[17]
.sym 71141 VexRiscv._zz_214_[17]
.sym 71142 $abc$38894$n5973_1
.sym 71146 $abc$38894$n6058_1
.sym 71147 $abc$38894$n6487_1
.sym 71148 VexRiscv._zz_79_[20]
.sym 71149 $abc$38894$n5977_1
.sym 71152 $abc$38894$n5491
.sym 71153 $abc$38894$n5555
.sym 71154 $abc$38894$n5541
.sym 71155 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 71158 VexRiscv.memory_arbitration_isValid
.sym 71159 VexRiscv.execute_to_memory_IS_DIV
.sym 71160 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 71161 $abc$38894$n5476
.sym 71164 $abc$38894$n5973_1
.sym 71165 VexRiscv._zz_214_[21]
.sym 71167 VexRiscv._zz_163_[21]
.sym 71171 $PACKER_VCC_NET
.sym 71174 $abc$38894$n2478
.sym 71175 clk12_$glb_clk
.sym 71177 $abc$38894$n6010_1
.sym 71178 $abc$38894$n5847_1
.sym 71179 $abc$38894$n6066_1
.sym 71180 $abc$38894$n6089_1
.sym 71181 VexRiscv._zz_163_[29]
.sym 71182 VexRiscv._zz_163_[20]
.sym 71183 VexRiscv._zz_163_[19]
.sym 71184 VexRiscv._zz_163_[26]
.sym 71189 VexRiscv._zz_214_[11]
.sym 71190 $abc$38894$n5973_1
.sym 71193 $abc$38894$n2490
.sym 71194 $abc$38894$n6487_1
.sym 71195 VexRiscv._zz_214_[9]
.sym 71196 $abc$38894$n5672
.sym 71197 $abc$38894$n5973_1
.sym 71199 $abc$38894$n6487_1
.sym 71200 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 71201 VexRiscv._zz_215_[17]
.sym 71203 $abc$38894$n6088_1
.sym 71206 VexRiscv._zz_79_[22]
.sym 71207 VexRiscv._zz_214_[22]
.sym 71209 VexRiscv._zz_79_[20]
.sym 71210 $abc$38894$n5977_1
.sym 71212 VexRiscv.execute_to_memory_IS_DIV
.sym 71218 VexRiscv._zz_35_[20]
.sym 71221 $abc$38894$n5491
.sym 71223 VexRiscv._zz_35_[28]
.sym 71226 VexRiscv._zz_253_[1]
.sym 71227 $abc$38894$n5597_1
.sym 71228 VexRiscv._zz_79_[8]
.sym 71229 $abc$38894$n5491
.sym 71231 VexRiscv._zz_35_[28]
.sym 71235 $abc$38894$n5567_1
.sym 71237 $abc$38894$n6089_1
.sym 71238 $abc$38894$n5551
.sym 71239 $abc$38894$n5541
.sym 71240 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 71241 $abc$38894$n5977_1
.sym 71242 $abc$38894$n6010_1
.sym 71245 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 71246 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 71247 $abc$38894$n5919_1
.sym 71249 $abc$38894$n6487_1
.sym 71251 $abc$38894$n5551
.sym 71252 $abc$38894$n5541
.sym 71253 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 71254 $abc$38894$n5491
.sym 71257 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 71259 VexRiscv._zz_253_[1]
.sym 71263 $abc$38894$n5919_1
.sym 71265 $abc$38894$n5597_1
.sym 71266 VexRiscv._zz_35_[28]
.sym 71271 VexRiscv._zz_35_[28]
.sym 71275 $abc$38894$n6487_1
.sym 71276 $abc$38894$n6010_1
.sym 71278 VexRiscv._zz_79_[8]
.sym 71281 $abc$38894$n6089_1
.sym 71283 $abc$38894$n5977_1
.sym 71284 VexRiscv._zz_35_[28]
.sym 71287 VexRiscv._zz_35_[20]
.sym 71293 $abc$38894$n5567_1
.sym 71294 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 71295 $abc$38894$n5541
.sym 71296 $abc$38894$n5491
.sym 71298 clk12_$glb_clk
.sym 71299 VexRiscv.reset_$glb_sr
.sym 71300 $abc$38894$n5895
.sym 71301 $abc$38894$n5802_1
.sym 71302 $abc$38894$n5848_1
.sym 71303 $abc$38894$n5932_1
.sym 71304 $abc$38894$n5813_1
.sym 71305 $abc$38894$n5919_1
.sym 71306 $abc$38894$n5920_1
.sym 71307 $abc$38894$n5824_1
.sym 71312 VexRiscv._zz_160_
.sym 71313 $abc$38894$n6090_1
.sym 71314 VexRiscv._zz_52_
.sym 71317 $abc$38894$n5522
.sym 71318 $abc$38894$n5532
.sym 71320 VexRiscv._zz_79_[19]
.sym 71321 $abc$38894$n5989_1
.sym 71323 VexRiscv._zz_163_[8]
.sym 71325 $abc$38894$n5973_1
.sym 71327 $abc$38894$n5593_1
.sym 71329 VexRiscv._zz_50_[8]
.sym 71330 VexRiscv._zz_214_[14]
.sym 71331 VexRiscv._zz_160_
.sym 71332 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 71333 $abc$38894$n5895
.sym 71335 $abc$38894$n5802_1
.sym 71342 $abc$38894$n6038_1
.sym 71344 VexRiscv._zz_163_[17]
.sym 71348 $abc$38894$n5593_1
.sym 71349 VexRiscv._zz_79_[20]
.sym 71351 $abc$38894$n5589_1
.sym 71355 VexRiscv._zz_79_[17]
.sym 71356 $abc$38894$n5593_1
.sym 71358 VexRiscv._zz_163_[21]
.sym 71359 VexRiscv._zz_79_[8]
.sym 71361 VexRiscv._zz_215_[17]
.sym 71363 $abc$38894$n6487_1
.sym 71364 $abc$38894$n5685
.sym 71366 VexRiscv._zz_215_[21]
.sym 71367 VexRiscv._zz_79_[21]
.sym 71368 VexRiscv._zz_160_
.sym 71369 VexRiscv._zz_79_[15]
.sym 71372 $abc$38894$n5824_1
.sym 71374 $abc$38894$n6487_1
.sym 71375 $abc$38894$n6038_1
.sym 71377 VexRiscv._zz_79_[15]
.sym 71382 VexRiscv._zz_79_[21]
.sym 71387 $abc$38894$n5685
.sym 71388 VexRiscv._zz_79_[8]
.sym 71389 $abc$38894$n5593_1
.sym 71392 VexRiscv._zz_79_[17]
.sym 71398 $abc$38894$n5593_1
.sym 71399 $abc$38894$n5589_1
.sym 71400 VexRiscv._zz_215_[17]
.sym 71401 VexRiscv._zz_163_[17]
.sym 71404 VexRiscv._zz_163_[21]
.sym 71405 VexRiscv._zz_215_[21]
.sym 71406 $abc$38894$n5589_1
.sym 71407 $abc$38894$n5593_1
.sym 71410 $abc$38894$n5824_1
.sym 71412 $abc$38894$n5593_1
.sym 71413 VexRiscv._zz_79_[20]
.sym 71420 VexRiscv._zz_160_
.sym 71421 clk12_$glb_clk
.sym 71423 VexRiscv._zz_94_[22]
.sym 71424 VexRiscv._zz_94_[23]
.sym 71425 VexRiscv._zz_94_[21]
.sym 71426 VexRiscv._zz_94_[20]
.sym 71427 $abc$38894$n6034_1
.sym 71428 VexRiscv._zz_94_[24]
.sym 71429 $abc$38894$n6018_1
.sym 71430 $abc$38894$n5685
.sym 71435 VexRiscv._zz_79_[22]
.sym 71436 $abc$38894$n6038_1
.sym 71440 VexRiscv._zz_163_[18]
.sym 71442 basesoc_uart_rx_fifo_do_read
.sym 71443 $abc$38894$n5491
.sym 71447 VexRiscv._zz_214_[6]
.sym 71450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 71451 $abc$38894$n5973_1
.sym 71453 $abc$38894$n5593_1
.sym 71457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 71458 VexRiscv._zz_79_[2]
.sym 71464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 71465 $abc$38894$n5596_1
.sym 71466 VexRiscv._zz_160_
.sym 71468 VexRiscv._zz_160_
.sym 71470 $abc$38894$n5590_1
.sym 71471 $abc$38894$n5974_1
.sym 71472 $abc$38894$n5976_1
.sym 71473 VexRiscv._zz_162_[1]
.sym 71474 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 71476 VexRiscv._zz_50_[10]
.sym 71477 $abc$38894$n5594_1
.sym 71480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71481 VexRiscv._zz_162_[3]
.sym 71484 $abc$38894$n5592_1
.sym 71486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 71489 VexRiscv._zz_50_[8]
.sym 71490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 71491 $abc$38894$n5595_1
.sym 71492 VexRiscv._zz_50_[7]
.sym 71497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 71498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 71499 VexRiscv._zz_162_[1]
.sym 71500 VexRiscv._zz_162_[3]
.sym 71503 VexRiscv._zz_50_[10]
.sym 71509 $abc$38894$n5592_1
.sym 71511 $abc$38894$n5590_1
.sym 71515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 71516 VexRiscv._zz_50_[8]
.sym 71517 VexRiscv._zz_50_[10]
.sym 71518 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 71521 VexRiscv._zz_162_[1]
.sym 71522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 71523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 71524 VexRiscv._zz_162_[3]
.sym 71527 VexRiscv._zz_50_[7]
.sym 71528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71530 VexRiscv._zz_160_
.sym 71534 $abc$38894$n5976_1
.sym 71536 $abc$38894$n5974_1
.sym 71539 $abc$38894$n5596_1
.sym 71540 $abc$38894$n5594_1
.sym 71542 $abc$38894$n5595_1
.sym 71543 VexRiscv._zz_160_
.sym 71544 clk12_$glb_clk
.sym 71546 VexRiscv._zz_163_[10]
.sym 71547 $abc$38894$n6002_1
.sym 71548 VexRiscv._zz_163_[6]
.sym 71549 $abc$38894$n5663_1
.sym 71550 $abc$38894$n5755
.sym 71551 $abc$38894$n5636_1
.sym 71552 VexRiscv._zz_163_[14]
.sym 71553 $abc$38894$n5707
.sym 71559 $abc$38894$n5977_1
.sym 71561 VexRiscv._zz_50_[8]
.sym 71564 $abc$38894$n5589_1
.sym 71565 VexRiscv._zz_79_[17]
.sym 71566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 71568 VexRiscv._zz_79_[19]
.sym 71569 VexRiscv._zz_162_[1]
.sym 71573 serial_tx
.sym 71574 VexRiscv._zz_79_[10]
.sym 71576 VexRiscv._zz_79_[14]
.sym 71578 $abc$38894$n5635_1
.sym 71579 $abc$38894$n5973_1
.sym 71581 $abc$38894$n5593_1
.sym 71588 VexRiscv._zz_162_[0]
.sym 71589 $abc$38894$n5589_1
.sym 71590 VexRiscv._zz_50_[9]
.sym 71591 VexRiscv._zz_162_[4]
.sym 71592 VexRiscv._zz_162_[2]
.sym 71593 VexRiscv._zz_50_[11]
.sym 71594 $abc$38894$n5593_1
.sym 71595 VexRiscv._zz_215_[11]
.sym 71596 VexRiscv._zz_162_[0]
.sym 71597 $abc$38894$n5975_1
.sym 71598 $abc$38894$n5591_1
.sym 71599 VexRiscv._zz_161_
.sym 71600 VexRiscv._zz_162_[2]
.sym 71602 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 71607 VexRiscv._zz_161_
.sym 71608 $abc$38894$n5636_1
.sym 71611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 71612 VexRiscv._zz_79_[3]
.sym 71613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 71614 VexRiscv._zz_160_
.sym 71615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 71616 VexRiscv._zz_163_[11]
.sym 71617 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 71618 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71621 $abc$38894$n5636_1
.sym 71622 VexRiscv._zz_79_[3]
.sym 71623 $abc$38894$n5593_1
.sym 71626 VexRiscv._zz_50_[9]
.sym 71627 VexRiscv._zz_50_[11]
.sym 71628 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 71629 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 71632 VexRiscv._zz_162_[4]
.sym 71633 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 71634 VexRiscv._zz_162_[2]
.sym 71635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 71638 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 71639 VexRiscv._zz_162_[4]
.sym 71640 VexRiscv._zz_162_[2]
.sym 71641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 71644 VexRiscv._zz_160_
.sym 71650 VexRiscv._zz_215_[11]
.sym 71651 $abc$38894$n5589_1
.sym 71653 VexRiscv._zz_163_[11]
.sym 71656 $abc$38894$n5591_1
.sym 71657 VexRiscv._zz_162_[0]
.sym 71658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71659 VexRiscv._zz_161_
.sym 71662 $abc$38894$n5975_1
.sym 71663 VexRiscv._zz_161_
.sym 71664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 71665 VexRiscv._zz_162_[0]
.sym 71667 clk12_$glb_clk
.sym 71668 VexRiscv.reset_$glb_sr
.sym 71669 VexRiscv._zz_52_
.sym 71672 $abc$38894$n7433
.sym 71681 VexRiscv._zz_79_[8]
.sym 71684 $abc$38894$n6487_1
.sym 71686 VexRiscv._zz_50_[9]
.sym 71690 $abc$38894$n6002_1
.sym 71697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 71712 VexRiscv._zz_50_[7]
.sym 71730 VexRiscv._zz_50_[11]
.sym 71731 VexRiscv._zz_50_[9]
.sym 71737 VexRiscv._zz_160_
.sym 71750 VexRiscv._zz_50_[7]
.sym 71769 VexRiscv._zz_50_[11]
.sym 71773 VexRiscv._zz_50_[9]
.sym 71789 VexRiscv._zz_160_
.sym 71790 clk12_$glb_clk
.sym 71802 VexRiscv._zz_50_[7]
.sym 71806 VexRiscv._zz_215_[1]
.sym 71807 VexRiscv._zz_52_
.sym 71812 VexRiscv._zz_50_[11]
.sym 71819 VexRiscv._zz_160_
.sym 71864 user_sw2
.sym 71904 basesoc_timer0_load_storage[1]
.sym 71907 basesoc_dat_w[1]
.sym 71909 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 71911 basesoc_timer0_reload_storage[10]
.sym 71915 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 71916 basesoc_ctrl_reset_reset_r
.sym 71918 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 71940 basesoc_vexriscv_dbus_cyc
.sym 71981 basesoc_vexriscv_dbus_cyc
.sym 72032 array_muxed1[11]
.sym 72033 spram_maskwren10[0]
.sym 72034 $abc$38894$n6157_1
.sym 72036 array_muxed1[8]
.sym 72037 $abc$38894$n6161_1
.sym 72039 $abc$38894$n6165_1
.sym 72040 array_muxed1[0]
.sym 72042 array_muxed1[6]
.sym 72064 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72074 basesoc_ctrl_reset_reset_r
.sym 72102 spiflash_bus_dat_r[12]
.sym 72112 $abc$38894$n6163_1
.sym 72121 slave_sel_r[1]
.sym 72172 spiflash_bus_dat_r[12]
.sym 72174 slave_sel_r[1]
.sym 72175 $abc$38894$n6163_1
.sym 72177 clk12_$glb_clk
.sym 72178 $abc$38894$n147_$glb_sr
.sym 72191 array_muxed0[3]
.sym 72192 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 72194 array_muxed0[3]
.sym 72195 $abc$38894$n2403
.sym 72196 VexRiscv._zz_129_[3]
.sym 72197 VexRiscv._zz_170_[1]
.sym 72198 array_muxed0[0]
.sym 72199 array_muxed1[15]
.sym 72201 $abc$38894$n6152_1
.sym 72202 array_muxed0[6]
.sym 72204 basesoc_dat_w[6]
.sym 72207 basesoc_timer0_eventmanager_status_w
.sym 72208 basesoc_ctrl_reset_reset_r
.sym 72225 slave_sel_r[1]
.sym 72231 spiflash_bus_dat_r[9]
.sym 72238 $abc$38894$n6132
.sym 72240 $abc$38894$n6157_1
.sym 72248 $abc$38894$n6131
.sym 72253 $abc$38894$n6157_1
.sym 72254 slave_sel_r[1]
.sym 72255 spiflash_bus_dat_r[9]
.sym 72259 $abc$38894$n6131
.sym 72262 $abc$38894$n6132
.sym 72300 clk12_$glb_clk
.sym 72301 $abc$38894$n147_$glb_sr
.sym 72313 basesoc_timer0_value[1]
.sym 72314 VexRiscv._zz_129_[5]
.sym 72315 array_muxed0[8]
.sym 72317 basesoc_ctrl_bus_errors[7]
.sym 72318 array_muxed0[6]
.sym 72319 $abc$38894$n2478
.sym 72323 $PACKER_VCC_NET
.sym 72324 spram_maskwren10[0]
.sym 72325 array_muxed0[8]
.sym 72327 array_muxed0[2]
.sym 72328 $abc$38894$n2138
.sym 72330 basesoc_adr[3]
.sym 72331 basesoc_timer0_load_storage[4]
.sym 72332 basesoc_adr[4]
.sym 72334 basesoc_ctrl_reset_reset_r
.sym 72335 basesoc_timer0_load_storage[1]
.sym 72337 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 72351 $abc$38894$n3487_1
.sym 72355 basesoc_ctrl_bus_errors[0]
.sym 72367 basesoc_timer0_eventmanager_status_w
.sym 72370 array_muxed1[1]
.sym 72371 array_muxed1[0]
.sym 72372 array_muxed1[6]
.sym 72374 sys_rst
.sym 72379 array_muxed1[0]
.sym 72382 basesoc_timer0_eventmanager_status_w
.sym 72388 sys_rst
.sym 72389 $abc$38894$n3487_1
.sym 72391 basesoc_ctrl_bus_errors[0]
.sym 72400 array_muxed1[1]
.sym 72412 array_muxed1[6]
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72437 basesoc_ctrl_reset_reset_r
.sym 72438 $abc$38894$n3481_1
.sym 72439 $abc$38894$n3573
.sym 72440 sys_rst
.sym 72443 $abc$38894$n2155
.sym 72444 basesoc_adr[3]
.sym 72446 basesoc_dat_w[3]
.sym 72447 $abc$38894$n3487_1
.sym 72454 $abc$38894$n3461_1
.sym 72456 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72457 basesoc_timer0_load_storage[4]
.sym 72458 basesoc_dat_w[6]
.sym 72460 $abc$38894$n58
.sym 72475 basesoc_dat_w[4]
.sym 72478 basesoc_dat_w[1]
.sym 72493 $abc$38894$n2313
.sym 72501 basesoc_dat_w[4]
.sym 72514 basesoc_dat_w[1]
.sym 72545 $abc$38894$n2313
.sym 72546 clk12_$glb_clk
.sym 72547 sys_rst_$glb_sr
.sym 72561 basesoc_dat_w[4]
.sym 72562 basesoc_timer0_load_storage[3]
.sym 72566 basesoc_dat_w[7]
.sym 72568 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 72569 basesoc_adr[4]
.sym 72570 $abc$38894$n2358
.sym 72572 $abc$38894$n3573
.sym 72574 $PACKER_VCC_NET
.sym 72576 $abc$38894$n2138
.sym 72577 basesoc_timer0_value[1]
.sym 72579 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 72580 basesoc_ctrl_storage[30]
.sym 72581 $abc$38894$n5
.sym 72582 spiflash_bus_dat_r[4]
.sym 72583 basesoc_ctrl_bus_errors[9]
.sym 72591 sys_rst
.sym 72592 $abc$38894$n3600_1
.sym 72594 basesoc_adr[2]
.sym 72595 basesoc_we
.sym 72597 $abc$38894$n3462_1
.sym 72599 sys_rst
.sym 72600 $abc$38894$n2138
.sym 72602 basesoc_adr[3]
.sym 72603 $abc$38894$n6375_1
.sym 72604 basesoc_adr[4]
.sym 72605 $abc$38894$n5
.sym 72606 basesoc_ctrl_reset_reset_r
.sym 72608 $abc$38894$n11
.sym 72609 $abc$38894$n3563
.sym 72610 $abc$38894$n3479_1
.sym 72614 $abc$38894$n3461_1
.sym 72616 $abc$38894$n3478_1
.sym 72620 $abc$38894$n58
.sym 72631 $abc$38894$n5
.sym 72634 $abc$38894$n58
.sym 72635 basesoc_adr[2]
.sym 72636 $abc$38894$n3461_1
.sym 72637 $abc$38894$n6375_1
.sym 72640 basesoc_adr[2]
.sym 72641 basesoc_adr[4]
.sym 72642 $abc$38894$n3479_1
.sym 72643 basesoc_adr[3]
.sym 72652 $abc$38894$n3600_1
.sym 72653 $abc$38894$n3563
.sym 72654 basesoc_ctrl_reset_reset_r
.sym 72655 sys_rst
.sym 72658 basesoc_we
.sym 72659 sys_rst
.sym 72660 $abc$38894$n3478_1
.sym 72661 $abc$38894$n3462_1
.sym 72664 $abc$38894$n11
.sym 72668 $abc$38894$n2138
.sym 72669 clk12_$glb_clk
.sym 72684 VexRiscv._zz_170_[1]
.sym 72685 sys_rst
.sym 72686 basesoc_ctrl_bus_errors[31]
.sym 72688 basesoc_adr[0]
.sym 72690 basesoc_we
.sym 72693 basesoc_ctrl_reset_reset_r
.sym 72695 $abc$38894$n3563
.sym 72696 basesoc_ctrl_reset_reset_r
.sym 72697 $abc$38894$n2353
.sym 72699 basesoc_timer0_eventmanager_status_w
.sym 72700 basesoc_adr[3]
.sym 72701 basesoc_ctrl_reset_reset_r
.sym 72703 basesoc_uart_phy_rx
.sym 72704 basesoc_dat_w[6]
.sym 72706 basesoc_adr[2]
.sym 72714 $abc$38894$n2343
.sym 72715 $abc$38894$n5126_1
.sym 72716 $abc$38894$n3484_1
.sym 72717 $abc$38894$n3481_1
.sym 72718 basesoc_adr[3]
.sym 72720 $abc$38894$n6508
.sym 72722 $abc$38894$n6376_1
.sym 72726 basesoc_timer0_en_storage
.sym 72727 $abc$38894$n68
.sym 72728 basesoc_timer0_load_storage[1]
.sym 72729 basesoc_ctrl_storage[17]
.sym 72732 $abc$38894$n3573
.sym 72733 $abc$38894$n3478_1
.sym 72740 basesoc_ctrl_storage[30]
.sym 72741 $abc$38894$n5083
.sym 72743 basesoc_ctrl_bus_errors[9]
.sym 72745 basesoc_timer0_load_storage[1]
.sym 72746 basesoc_timer0_en_storage
.sym 72748 $abc$38894$n5126_1
.sym 72775 $abc$38894$n3478_1
.sym 72776 $abc$38894$n68
.sym 72777 basesoc_ctrl_storage[30]
.sym 72778 $abc$38894$n3484_1
.sym 72781 basesoc_adr[3]
.sym 72782 $abc$38894$n6508
.sym 72783 $abc$38894$n5083
.sym 72784 $abc$38894$n6376_1
.sym 72787 basesoc_ctrl_storage[17]
.sym 72788 $abc$38894$n3573
.sym 72789 $abc$38894$n3481_1
.sym 72790 basesoc_ctrl_bus_errors[9]
.sym 72791 $abc$38894$n2343
.sym 72792 clk12_$glb_clk
.sym 72793 sys_rst_$glb_sr
.sym 72804 $abc$38894$n2167
.sym 72808 basesoc_timer0_load_storage[0]
.sym 72809 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 72810 $abc$38894$n2343
.sym 72813 $abc$38894$n3481_1
.sym 72814 spiflash_bus_dat_r[0]
.sym 72815 basesoc_timer0_reload_storage[4]
.sym 72817 $PACKER_VCC_NET
.sym 72818 basesoc_timer0_en_storage
.sym 72819 basesoc_timer0_load_storage[4]
.sym 72820 basesoc_adr[4]
.sym 72821 $abc$38894$n5146
.sym 72822 $PACKER_VCC_NET
.sym 72823 VexRiscv.CsrPlugin_mepc[11]
.sym 72825 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 72826 basesoc_ctrl_reset_reset_r
.sym 72827 basesoc_timer0_value[0]
.sym 72828 basesoc_timer0_load_storage[1]
.sym 72829 $abc$38894$n4375_1
.sym 72835 basesoc_timer0_value[1]
.sym 72837 slave_sel_r[0]
.sym 72838 basesoc_timer0_value[0]
.sym 72841 sys_rst
.sym 72842 basesoc_dat_w[3]
.sym 72843 slave_sel_r[1]
.sym 72844 basesoc_timer0_en_storage
.sym 72845 basesoc_dat_w[2]
.sym 72846 $abc$38894$n2323
.sym 72848 basesoc_timer0_reload_storage[1]
.sym 72850 basesoc_bus_wishbone_dat_r[4]
.sym 72851 basesoc_dat_w[1]
.sym 72854 spiflash_bus_dat_r[4]
.sym 72859 basesoc_timer0_eventmanager_status_w
.sym 72864 basesoc_dat_w[6]
.sym 72876 basesoc_dat_w[3]
.sym 72883 basesoc_dat_w[2]
.sym 72886 basesoc_timer0_eventmanager_status_w
.sym 72887 basesoc_timer0_value[1]
.sym 72889 basesoc_timer0_reload_storage[1]
.sym 72892 basesoc_bus_wishbone_dat_r[4]
.sym 72893 spiflash_bus_dat_r[4]
.sym 72894 slave_sel_r[0]
.sym 72895 slave_sel_r[1]
.sym 72899 basesoc_dat_w[1]
.sym 72904 sys_rst
.sym 72905 basesoc_timer0_value[0]
.sym 72906 basesoc_timer0_en_storage
.sym 72913 basesoc_dat_w[6]
.sym 72914 $abc$38894$n2323
.sym 72915 clk12_$glb_clk
.sym 72916 sys_rst_$glb_sr
.sym 72929 slave_sel[2]
.sym 72931 slave_sel_r[0]
.sym 72932 sys_rst
.sym 72933 $abc$38894$n3510
.sym 72934 $abc$38894$n3478_1
.sym 72935 $abc$38894$n2331
.sym 72937 sys_rst
.sym 72938 basesoc_bus_wishbone_dat_r[4]
.sym 72939 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 72940 $abc$38894$n6121_1
.sym 72942 $abc$38894$n3482_1
.sym 72943 basesoc_adr[0]
.sym 72944 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72946 basesoc_dat_w[6]
.sym 72947 $abc$38894$n3482_1
.sym 72948 $abc$38894$n2167
.sym 72949 $abc$38894$n4955_1
.sym 72950 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 72951 csrbankarray_csrbank2_bitbang_en0_w
.sym 72952 basesoc_timer0_reload_storage[14]
.sym 72958 $abc$38894$n3482_1
.sym 72959 basesoc_timer0_reload_storage[11]
.sym 72961 basesoc_timer0_value_status[27]
.sym 72963 $abc$38894$n2490
.sym 72964 $abc$38894$n3575
.sym 72965 basesoc_timer0_reload_storage[14]
.sym 72966 $abc$38894$n3482_1
.sym 72967 basesoc_timer0_reload_storage[11]
.sym 72968 basesoc_we
.sym 72969 $abc$38894$n2353
.sym 72970 basesoc_adr[3]
.sym 72971 VexRiscv.lastStagePc[11]
.sym 72973 basesoc_adr[4]
.sym 72974 basesoc_timer0_eventmanager_status_w
.sym 72976 basesoc_adr[2]
.sym 72980 sys_rst
.sym 72981 basesoc_ctrl_reset_reset_r
.sym 72982 $abc$38894$n4955_1
.sym 72983 VexRiscv.CsrPlugin_mepc[11]
.sym 72984 $abc$38894$n5736
.sym 72986 $abc$38894$n3610_1
.sym 72991 basesoc_adr[2]
.sym 72992 basesoc_adr[3]
.sym 72993 basesoc_adr[4]
.sym 72994 $abc$38894$n3482_1
.sym 72999 basesoc_ctrl_reset_reset_r
.sym 73009 $abc$38894$n2490
.sym 73010 VexRiscv.lastStagePc[11]
.sym 73012 VexRiscv.CsrPlugin_mepc[11]
.sym 73017 $abc$38894$n3575
.sym 73018 basesoc_timer0_reload_storage[14]
.sym 73021 $abc$38894$n4955_1
.sym 73022 $abc$38894$n3575
.sym 73023 basesoc_timer0_value_status[27]
.sym 73024 basesoc_timer0_reload_storage[11]
.sym 73027 sys_rst
.sym 73028 basesoc_we
.sym 73029 $abc$38894$n3482_1
.sym 73030 $abc$38894$n3610_1
.sym 73033 basesoc_timer0_reload_storage[11]
.sym 73035 $abc$38894$n5736
.sym 73036 basesoc_timer0_eventmanager_status_w
.sym 73037 $abc$38894$n2353
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73052 $abc$38894$n5942_1
.sym 73054 $abc$38894$n4989
.sym 73055 basesoc_bus_wishbone_dat_r[7]
.sym 73056 csrbankarray_csrbank2_bitbang_en0_w
.sym 73057 $abc$38894$n149
.sym 73058 $abc$38894$n3764
.sym 73059 $abc$38894$n2490
.sym 73060 $abc$38894$n2165
.sym 73062 $abc$38894$n5024_1
.sym 73063 $abc$38894$n3764
.sym 73064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 73065 basesoc_adr[0]
.sym 73066 $abc$38894$n3764
.sym 73067 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 73068 $abc$38894$n5733
.sym 73069 basesoc_timer0_value[1]
.sym 73070 $abc$38894$n5736
.sym 73071 $PACKER_VCC_NET
.sym 73072 $abc$38894$n5739
.sym 73073 spiflash_bus_dat_r[4]
.sym 73074 $abc$38894$n2140
.sym 73075 user_sw0
.sym 73083 $abc$38894$n11
.sym 73084 $abc$38894$n3459_1
.sym 73086 sys_rst
.sym 73088 basesoc_we
.sym 73090 basesoc_adr[0]
.sym 73092 basesoc_adr[4]
.sym 73094 $abc$38894$n5733
.sym 73095 basesoc_uart_phy_storage[9]
.sym 73096 $abc$38894$n102
.sym 73097 basesoc_timer0_reload_storage[10]
.sym 73098 basesoc_adr[1]
.sym 73099 $abc$38894$n3510
.sym 73101 $abc$38894$n3563
.sym 73102 $abc$38894$n5745
.sym 73104 $abc$38894$n13
.sym 73105 basesoc_timer0_eventmanager_status_w
.sym 73107 $abc$38894$n3482_1
.sym 73108 $abc$38894$n2165
.sym 73109 $abc$38894$n5
.sym 73110 sys_rst
.sym 73112 basesoc_timer0_reload_storage[14]
.sym 73115 $abc$38894$n5
.sym 73120 $abc$38894$n3482_1
.sym 73121 $abc$38894$n3510
.sym 73122 basesoc_we
.sym 73123 sys_rst
.sym 73126 basesoc_timer0_reload_storage[14]
.sym 73127 $abc$38894$n5745
.sym 73129 basesoc_timer0_eventmanager_status_w
.sym 73133 $abc$38894$n11
.sym 73138 basesoc_adr[0]
.sym 73139 basesoc_uart_phy_storage[9]
.sym 73140 $abc$38894$n102
.sym 73141 basesoc_adr[1]
.sym 73144 sys_rst
.sym 73145 $abc$38894$n3563
.sym 73146 $abc$38894$n3459_1
.sym 73147 basesoc_adr[4]
.sym 73150 basesoc_timer0_reload_storage[10]
.sym 73151 basesoc_timer0_eventmanager_status_w
.sym 73152 $abc$38894$n5733
.sym 73156 $abc$38894$n13
.sym 73160 $abc$38894$n2165
.sym 73161 clk12_$glb_clk
.sym 73171 $abc$38894$n4909
.sym 73175 $abc$38894$n4957_1
.sym 73176 $abc$38894$n4908
.sym 73177 $abc$38894$n4972_1
.sym 73178 $abc$38894$n3459_1
.sym 73179 $abc$38894$n2167
.sym 73182 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 73183 basesoc_dat_w[1]
.sym 73184 $abc$38894$n5718
.sym 73185 basesoc_timer0_value_status[11]
.sym 73186 basesoc_timer0_value[5]
.sym 73187 $abc$38894$n3563
.sym 73188 $abc$38894$n5745
.sym 73189 basesoc_timer0_value[19]
.sym 73190 VexRiscv._zz_170_[2]
.sym 73191 basesoc_timer0_eventmanager_status_w
.sym 73192 basesoc_timer0_value[27]
.sym 73193 $abc$38894$n5846_1
.sym 73194 $PACKER_VCC_NET
.sym 73195 basesoc_timer0_value[16]
.sym 73196 basesoc_timer0_value[3]
.sym 73197 $abc$38894$n6100_1
.sym 73198 basesoc_ctrl_reset_reset_r
.sym 73204 $PACKER_VCC_NET
.sym 73207 basesoc_timer0_value[3]
.sym 73209 basesoc_timer0_value[4]
.sym 73212 $PACKER_VCC_NET
.sym 73216 basesoc_timer0_value[7]
.sym 73217 basesoc_timer0_value[6]
.sym 73220 basesoc_timer0_value[1]
.sym 73224 basesoc_timer0_value[2]
.sym 73226 basesoc_timer0_value[0]
.sym 73232 basesoc_timer0_value[5]
.sym 73236 $nextpnr_ICESTORM_LC_6$O
.sym 73239 basesoc_timer0_value[0]
.sym 73242 $auto$alumacc.cc:474:replace_alu$3865.C[2]
.sym 73244 basesoc_timer0_value[1]
.sym 73245 $PACKER_VCC_NET
.sym 73248 $auto$alumacc.cc:474:replace_alu$3865.C[3]
.sym 73250 $PACKER_VCC_NET
.sym 73251 basesoc_timer0_value[2]
.sym 73252 $auto$alumacc.cc:474:replace_alu$3865.C[2]
.sym 73254 $auto$alumacc.cc:474:replace_alu$3865.C[4]
.sym 73256 $PACKER_VCC_NET
.sym 73257 basesoc_timer0_value[3]
.sym 73258 $auto$alumacc.cc:474:replace_alu$3865.C[3]
.sym 73260 $auto$alumacc.cc:474:replace_alu$3865.C[5]
.sym 73262 basesoc_timer0_value[4]
.sym 73263 $PACKER_VCC_NET
.sym 73264 $auto$alumacc.cc:474:replace_alu$3865.C[4]
.sym 73266 $auto$alumacc.cc:474:replace_alu$3865.C[6]
.sym 73268 $PACKER_VCC_NET
.sym 73269 basesoc_timer0_value[5]
.sym 73270 $auto$alumacc.cc:474:replace_alu$3865.C[5]
.sym 73272 $auto$alumacc.cc:474:replace_alu$3865.C[7]
.sym 73274 $PACKER_VCC_NET
.sym 73275 basesoc_timer0_value[6]
.sym 73276 $auto$alumacc.cc:474:replace_alu$3865.C[6]
.sym 73278 $auto$alumacc.cc:474:replace_alu$3865.C[8]
.sym 73280 $PACKER_VCC_NET
.sym 73281 basesoc_timer0_value[7]
.sym 73282 $auto$alumacc.cc:474:replace_alu$3865.C[7]
.sym 73297 VexRiscv._zz_314_[23]
.sym 73299 basesoc_timer0_load_storage[9]
.sym 73301 $abc$38894$n2358
.sym 73302 basesoc_timer0_value[9]
.sym 73303 basesoc_timer0_value[26]
.sym 73304 basesoc_timer0_value[7]
.sym 73305 basesoc_timer0_value[6]
.sym 73306 basesoc_timer0_value_status[4]
.sym 73307 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 73308 spiflash_i
.sym 73310 $PACKER_VCC_NET
.sym 73311 sys_rst
.sym 73312 basesoc_timer0_value[0]
.sym 73313 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 73314 basesoc_ctrl_reset_reset_r
.sym 73315 basesoc_timer0_value[5]
.sym 73316 $abc$38894$n5954_1
.sym 73317 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 73318 basesoc_timer0_load_storage[11]
.sym 73319 VexRiscv.CsrPlugin_mepc[11]
.sym 73320 $abc$38894$n5730
.sym 73321 $abc$38894$n4375_1
.sym 73322 $auto$alumacc.cc:474:replace_alu$3865.C[8]
.sym 73327 basesoc_timer0_value[8]
.sym 73328 $PACKER_VCC_NET
.sym 73329 basesoc_timer0_value[12]
.sym 73333 basesoc_timer0_value[14]
.sym 73336 $PACKER_VCC_NET
.sym 73341 basesoc_timer0_value[13]
.sym 73343 basesoc_timer0_value[15]
.sym 73348 basesoc_timer0_value[10]
.sym 73354 basesoc_timer0_value[11]
.sym 73356 basesoc_timer0_value[9]
.sym 73359 $auto$alumacc.cc:474:replace_alu$3865.C[9]
.sym 73361 $PACKER_VCC_NET
.sym 73362 basesoc_timer0_value[8]
.sym 73363 $auto$alumacc.cc:474:replace_alu$3865.C[8]
.sym 73365 $auto$alumacc.cc:474:replace_alu$3865.C[10]
.sym 73367 basesoc_timer0_value[9]
.sym 73368 $PACKER_VCC_NET
.sym 73369 $auto$alumacc.cc:474:replace_alu$3865.C[9]
.sym 73371 $auto$alumacc.cc:474:replace_alu$3865.C[11]
.sym 73373 basesoc_timer0_value[10]
.sym 73374 $PACKER_VCC_NET
.sym 73375 $auto$alumacc.cc:474:replace_alu$3865.C[10]
.sym 73377 $auto$alumacc.cc:474:replace_alu$3865.C[12]
.sym 73379 basesoc_timer0_value[11]
.sym 73380 $PACKER_VCC_NET
.sym 73381 $auto$alumacc.cc:474:replace_alu$3865.C[11]
.sym 73383 $auto$alumacc.cc:474:replace_alu$3865.C[13]
.sym 73385 $PACKER_VCC_NET
.sym 73386 basesoc_timer0_value[12]
.sym 73387 $auto$alumacc.cc:474:replace_alu$3865.C[12]
.sym 73389 $auto$alumacc.cc:474:replace_alu$3865.C[14]
.sym 73391 $PACKER_VCC_NET
.sym 73392 basesoc_timer0_value[13]
.sym 73393 $auto$alumacc.cc:474:replace_alu$3865.C[13]
.sym 73395 $auto$alumacc.cc:474:replace_alu$3865.C[15]
.sym 73397 $PACKER_VCC_NET
.sym 73398 basesoc_timer0_value[14]
.sym 73399 $auto$alumacc.cc:474:replace_alu$3865.C[14]
.sym 73401 $auto$alumacc.cc:474:replace_alu$3865.C[16]
.sym 73403 basesoc_timer0_value[15]
.sym 73404 $PACKER_VCC_NET
.sym 73405 $auto$alumacc.cc:474:replace_alu$3865.C[15]
.sym 73417 basesoc_ctrl_reset_reset_r
.sym 73420 basesoc_ctrl_reset_reset_r
.sym 73421 $abc$38894$n4215
.sym 73422 VexRiscv._zz_321_[2]
.sym 73423 $abc$38894$n5742
.sym 73424 $abc$38894$n2331
.sym 73425 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 73427 $abc$38894$n6024_1
.sym 73428 $abc$38894$n4917
.sym 73430 VexRiscv._zz_321_[8]
.sym 73431 basesoc_timer0_value[8]
.sym 73432 $abc$38894$n3610_1
.sym 73433 $abc$38894$n5763
.sym 73434 $abc$38894$n3604_1
.sym 73435 basesoc_timer0_value[22]
.sym 73436 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 73437 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 73438 basesoc_dat_w[6]
.sym 73439 basesoc_timer0_value[7]
.sym 73440 $abc$38894$n2167
.sym 73441 $abc$38894$n4955_1
.sym 73442 $abc$38894$n5781
.sym 73443 $abc$38894$n6096_1
.sym 73445 $auto$alumacc.cc:474:replace_alu$3865.C[16]
.sym 73450 basesoc_timer0_value[21]
.sym 73451 basesoc_timer0_value[23]
.sym 73452 basesoc_timer0_value[20]
.sym 73453 basesoc_timer0_value[22]
.sym 73457 basesoc_timer0_value[18]
.sym 73461 basesoc_timer0_value[17]
.sym 73464 $PACKER_VCC_NET
.sym 73465 basesoc_timer0_value[19]
.sym 73467 basesoc_timer0_value[16]
.sym 73470 $PACKER_VCC_NET
.sym 73482 $auto$alumacc.cc:474:replace_alu$3865.C[17]
.sym 73484 basesoc_timer0_value[16]
.sym 73485 $PACKER_VCC_NET
.sym 73486 $auto$alumacc.cc:474:replace_alu$3865.C[16]
.sym 73488 $auto$alumacc.cc:474:replace_alu$3865.C[18]
.sym 73490 basesoc_timer0_value[17]
.sym 73491 $PACKER_VCC_NET
.sym 73492 $auto$alumacc.cc:474:replace_alu$3865.C[17]
.sym 73494 $auto$alumacc.cc:474:replace_alu$3865.C[19]
.sym 73496 basesoc_timer0_value[18]
.sym 73497 $PACKER_VCC_NET
.sym 73498 $auto$alumacc.cc:474:replace_alu$3865.C[18]
.sym 73500 $auto$alumacc.cc:474:replace_alu$3865.C[20]
.sym 73502 basesoc_timer0_value[19]
.sym 73503 $PACKER_VCC_NET
.sym 73504 $auto$alumacc.cc:474:replace_alu$3865.C[19]
.sym 73506 $auto$alumacc.cc:474:replace_alu$3865.C[21]
.sym 73508 $PACKER_VCC_NET
.sym 73509 basesoc_timer0_value[20]
.sym 73510 $auto$alumacc.cc:474:replace_alu$3865.C[20]
.sym 73512 $auto$alumacc.cc:474:replace_alu$3865.C[22]
.sym 73514 basesoc_timer0_value[21]
.sym 73515 $PACKER_VCC_NET
.sym 73516 $auto$alumacc.cc:474:replace_alu$3865.C[21]
.sym 73518 $auto$alumacc.cc:474:replace_alu$3865.C[23]
.sym 73520 basesoc_timer0_value[22]
.sym 73521 $PACKER_VCC_NET
.sym 73522 $auto$alumacc.cc:474:replace_alu$3865.C[22]
.sym 73524 $auto$alumacc.cc:474:replace_alu$3865.C[24]
.sym 73526 $PACKER_VCC_NET
.sym 73527 basesoc_timer0_value[23]
.sym 73528 $auto$alumacc.cc:474:replace_alu$3865.C[23]
.sym 73540 basesoc_timer0_value[21]
.sym 73543 $abc$38894$n6064_1
.sym 73544 VexRiscv._zz_321_[18]
.sym 73545 VexRiscv._zz_321_[9]
.sym 73546 basesoc_timer0_value[20]
.sym 73547 basesoc_timer0_value[0]
.sym 73548 $abc$38894$n5754
.sym 73549 basesoc_timer0_value[17]
.sym 73550 $abc$38894$n5757
.sym 73551 VexRiscv._zz_321_[23]
.sym 73552 $abc$38894$n5760
.sym 73554 basesoc_timer0_eventmanager_status_w
.sym 73555 basesoc_timer0_load_storage[15]
.sym 73557 basesoc_adr[0]
.sym 73558 $abc$38894$n2276
.sym 73559 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 73560 $abc$38894$n4589
.sym 73562 user_sw0
.sym 73563 $PACKER_VCC_NET
.sym 73564 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 73565 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 73566 $abc$38894$n2140
.sym 73567 VexRiscv._zz_194_[16]
.sym 73568 $auto$alumacc.cc:474:replace_alu$3865.C[24]
.sym 73574 basesoc_timer0_value[24]
.sym 73576 basesoc_timer0_value[31]
.sym 73578 basesoc_timer0_value[27]
.sym 73580 basesoc_timer0_value[30]
.sym 73581 basesoc_timer0_value[28]
.sym 73582 $PACKER_VCC_NET
.sym 73585 basesoc_timer0_value[26]
.sym 73599 basesoc_timer0_value[25]
.sym 73603 basesoc_timer0_value[29]
.sym 73605 $auto$alumacc.cc:474:replace_alu$3865.C[25]
.sym 73607 basesoc_timer0_value[24]
.sym 73608 $PACKER_VCC_NET
.sym 73609 $auto$alumacc.cc:474:replace_alu$3865.C[24]
.sym 73611 $auto$alumacc.cc:474:replace_alu$3865.C[26]
.sym 73613 $PACKER_VCC_NET
.sym 73614 basesoc_timer0_value[25]
.sym 73615 $auto$alumacc.cc:474:replace_alu$3865.C[25]
.sym 73617 $auto$alumacc.cc:474:replace_alu$3865.C[27]
.sym 73619 basesoc_timer0_value[26]
.sym 73620 $PACKER_VCC_NET
.sym 73621 $auto$alumacc.cc:474:replace_alu$3865.C[26]
.sym 73623 $auto$alumacc.cc:474:replace_alu$3865.C[28]
.sym 73625 $PACKER_VCC_NET
.sym 73626 basesoc_timer0_value[27]
.sym 73627 $auto$alumacc.cc:474:replace_alu$3865.C[27]
.sym 73629 $auto$alumacc.cc:474:replace_alu$3865.C[29]
.sym 73631 basesoc_timer0_value[28]
.sym 73632 $PACKER_VCC_NET
.sym 73633 $auto$alumacc.cc:474:replace_alu$3865.C[28]
.sym 73635 $auto$alumacc.cc:474:replace_alu$3865.C[30]
.sym 73637 $PACKER_VCC_NET
.sym 73638 basesoc_timer0_value[29]
.sym 73639 $auto$alumacc.cc:474:replace_alu$3865.C[29]
.sym 73641 $auto$alumacc.cc:474:replace_alu$3865.C[31]
.sym 73643 basesoc_timer0_value[30]
.sym 73644 $PACKER_VCC_NET
.sym 73645 $auto$alumacc.cc:474:replace_alu$3865.C[30]
.sym 73649 $PACKER_VCC_NET
.sym 73650 basesoc_timer0_value[31]
.sym 73651 $auto$alumacc.cc:474:replace_alu$3865.C[31]
.sym 73663 $abc$38894$n5787
.sym 73665 $abc$38894$n5477
.sym 73667 $abc$38894$n5775
.sym 73668 VexRiscv._zz_321_[1]
.sym 73669 VexRiscv._zz_321_[4]
.sym 73670 $abc$38894$n7502
.sym 73671 $abc$38894$n5778
.sym 73672 $abc$38894$n4315_1
.sym 73673 VexRiscv._zz_321_[6]
.sym 73674 VexRiscv._zz_194_[5]
.sym 73675 $abc$38894$n5784
.sym 73677 basesoc_timer0_value[28]
.sym 73678 basesoc_timer0_value[18]
.sym 73680 basesoc_timer0_value[25]
.sym 73682 basesoc_uart_tx_fifo_produce[1]
.sym 73684 basesoc_timer0_load_storage[10]
.sym 73685 basesoc_uart_tx_fifo_wrport_we
.sym 73686 basesoc_ctrl_reset_reset_r
.sym 73687 $PACKER_VCC_NET
.sym 73688 $abc$38894$n6100_1
.sym 73689 $abc$38894$n5846_1
.sym 73690 $abc$38894$n2331
.sym 73697 basesoc_timer0_value[30]
.sym 73699 basesoc_timer0_value[10]
.sym 73701 basesoc_timer0_value[6]
.sym 73704 basesoc_timer0_value[25]
.sym 73706 basesoc_timer0_value[8]
.sym 73711 basesoc_timer0_value[7]
.sym 73714 $abc$38894$n2331
.sym 73715 basesoc_timer0_value[31]
.sym 73717 basesoc_timer0_value[5]
.sym 73732 basesoc_timer0_value[8]
.sym 73735 basesoc_timer0_value[30]
.sym 73742 basesoc_timer0_value[25]
.sym 73747 basesoc_timer0_value[31]
.sym 73755 basesoc_timer0_value[7]
.sym 73761 basesoc_timer0_value[5]
.sym 73768 basesoc_timer0_value[6]
.sym 73773 basesoc_timer0_value[10]
.sym 73775 $abc$38894$n2331
.sym 73776 clk12_$glb_clk
.sym 73777 sys_rst_$glb_sr
.sym 73786 basesoc_timer0_value_status[7]
.sym 73789 basesoc_ctrl_storage[24]
.sym 73791 basesoc_timer0_value[30]
.sym 73792 basesoc_timer0_value_status[5]
.sym 73793 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 73794 basesoc_timer0_value_status[30]
.sym 73795 $abc$38894$n7492
.sym 73796 basesoc_timer0_value_status[25]
.sym 73798 VexRiscv._zz_194_[4]
.sym 73799 $abc$38894$n2490
.sym 73801 basesoc_timer0_value[30]
.sym 73802 basesoc_timer0_load_storage[11]
.sym 73803 basesoc_timer0_value[5]
.sym 73804 $abc$38894$n7469
.sym 73805 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 73806 VexRiscv.CsrPlugin_mepc[11]
.sym 73807 $PACKER_VCC_NET
.sym 73808 $abc$38894$n5954_1
.sym 73809 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 73810 $PACKER_VCC_NET
.sym 73811 basesoc_ctrl_reset_reset_r
.sym 73812 VexRiscv._zz_314_[13]
.sym 73813 VexRiscv._zz_193_[5]
.sym 73820 VexRiscv._zz_193_[5]
.sym 73821 sys_rst
.sym 73825 basesoc_uart_phy_storage[0]
.sym 73826 basesoc_uart_tx_fifo_produce[1]
.sym 73827 basesoc_adr[0]
.sym 73828 basesoc_uart_tx_fifo_produce[0]
.sym 73830 $abc$38894$n2276
.sym 73834 basesoc_adr[1]
.sym 73837 VexRiscv._zz_193_[7]
.sym 73838 $abc$38894$n92
.sym 73843 VexRiscv._zz_321_[0]
.sym 73845 basesoc_uart_tx_fifo_wrport_we
.sym 73848 VexRiscv._zz_193_[13]
.sym 73850 VexRiscv._zz_193_[3]
.sym 73853 VexRiscv._zz_193_[5]
.sym 73855 VexRiscv._zz_321_[0]
.sym 73860 VexRiscv._zz_321_[0]
.sym 73861 VexRiscv._zz_193_[13]
.sym 73866 VexRiscv._zz_193_[7]
.sym 73867 VexRiscv._zz_321_[0]
.sym 73870 VexRiscv._zz_321_[0]
.sym 73873 VexRiscv._zz_193_[3]
.sym 73876 basesoc_uart_phy_storage[0]
.sym 73877 basesoc_adr[0]
.sym 73878 basesoc_adr[1]
.sym 73879 $abc$38894$n92
.sym 73884 basesoc_uart_tx_fifo_wrport_we
.sym 73888 basesoc_uart_tx_fifo_produce[0]
.sym 73889 basesoc_uart_tx_fifo_wrport_we
.sym 73890 sys_rst
.sym 73896 basesoc_uart_tx_fifo_produce[1]
.sym 73898 $abc$38894$n2276
.sym 73899 clk12_$glb_clk
.sym 73900 sys_rst_$glb_sr
.sym 73909 $abc$38894$n4905
.sym 73913 slave_sel_r[1]
.sym 73916 $abc$38894$n7488
.sym 73917 sys_rst
.sym 73919 $abc$38894$n7489
.sym 73921 $abc$38894$n149
.sym 73923 VexRiscv._zz_321_[25]
.sym 73924 $abc$38894$n7480
.sym 73926 basesoc_dat_w[4]
.sym 73929 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 73930 basesoc_uart_tx_fifo_consume[1]
.sym 73931 basesoc_dat_w[6]
.sym 73932 $abc$38894$n2167
.sym 73933 $abc$38894$n2167
.sym 73934 $abc$38894$n6096_1
.sym 73936 basesoc_uart_tx_fifo_produce[1]
.sym 73942 VexRiscv._zz_314_[5]
.sym 73944 VexRiscv._zz_314_[7]
.sym 73945 VexRiscv._zz_314_[3]
.sym 73946 VexRiscv._zz_316_[3]
.sym 73949 VexRiscv._zz_316_[6]
.sym 73950 VexRiscv._zz_316_[7]
.sym 73951 VexRiscv._zz_314_[0]
.sym 73952 VexRiscv._zz_316_[1]
.sym 73953 VexRiscv._zz_316_[2]
.sym 73955 VexRiscv._zz_316_[4]
.sym 73956 VexRiscv._zz_316_[5]
.sym 73958 VexRiscv._zz_314_[6]
.sym 73959 VexRiscv._zz_316_[0]
.sym 73964 VexRiscv._zz_314_[1]
.sym 73968 VexRiscv._zz_314_[4]
.sym 73969 $abc$38894$n2466
.sym 73972 VexRiscv._zz_314_[2]
.sym 73974 $auto$alumacc.cc:474:replace_alu$3874.C[1]
.sym 73976 VexRiscv._zz_316_[0]
.sym 73977 VexRiscv._zz_314_[0]
.sym 73980 $auto$alumacc.cc:474:replace_alu$3874.C[2]
.sym 73982 VexRiscv._zz_314_[1]
.sym 73983 VexRiscv._zz_316_[1]
.sym 73984 $auto$alumacc.cc:474:replace_alu$3874.C[1]
.sym 73986 $auto$alumacc.cc:474:replace_alu$3874.C[3]
.sym 73988 VexRiscv._zz_314_[2]
.sym 73989 VexRiscv._zz_316_[2]
.sym 73990 $auto$alumacc.cc:474:replace_alu$3874.C[2]
.sym 73992 $auto$alumacc.cc:474:replace_alu$3874.C[4]
.sym 73994 VexRiscv._zz_316_[3]
.sym 73995 VexRiscv._zz_314_[3]
.sym 73996 $auto$alumacc.cc:474:replace_alu$3874.C[3]
.sym 73998 $auto$alumacc.cc:474:replace_alu$3874.C[5]
.sym 74000 VexRiscv._zz_314_[4]
.sym 74001 VexRiscv._zz_316_[4]
.sym 74002 $auto$alumacc.cc:474:replace_alu$3874.C[4]
.sym 74004 $auto$alumacc.cc:474:replace_alu$3874.C[6]
.sym 74006 VexRiscv._zz_314_[5]
.sym 74007 VexRiscv._zz_316_[5]
.sym 74008 $auto$alumacc.cc:474:replace_alu$3874.C[5]
.sym 74010 $auto$alumacc.cc:474:replace_alu$3874.C[7]
.sym 74012 VexRiscv._zz_316_[6]
.sym 74013 VexRiscv._zz_314_[6]
.sym 74014 $auto$alumacc.cc:474:replace_alu$3874.C[6]
.sym 74016 $auto$alumacc.cc:474:replace_alu$3874.C[8]
.sym 74018 VexRiscv._zz_314_[7]
.sym 74019 VexRiscv._zz_316_[7]
.sym 74020 $auto$alumacc.cc:474:replace_alu$3874.C[7]
.sym 74021 $abc$38894$n2466
.sym 74022 clk12_$glb_clk
.sym 74023 $abc$38894$n149_$glb_sr
.sym 74024 basesoc_uart_phy_sink_payload_data[7]
.sym 74025 basesoc_uart_phy_sink_payload_data[6]
.sym 74026 basesoc_uart_phy_sink_payload_data[5]
.sym 74027 basesoc_uart_phy_sink_payload_data[4]
.sym 74028 basesoc_uart_phy_sink_payload_data[3]
.sym 74029 basesoc_uart_phy_sink_payload_data[2]
.sym 74030 basesoc_uart_phy_sink_payload_data[1]
.sym 74031 basesoc_uart_phy_sink_payload_data[0]
.sym 74036 VexRiscv._zz_195_[32]
.sym 74037 $abc$38894$n7495
.sym 74038 $abc$38894$n2185
.sym 74039 basesoc_timer0_load_storage[27]
.sym 74040 VexRiscv._zz_316_[0]
.sym 74041 $abc$38894$n4580_1
.sym 74042 VexRiscv._zz_194_[15]
.sym 74043 VexRiscv._zz_194_[6]
.sym 74045 $abc$38894$n2466
.sym 74046 basesoc_uart_tx_fifo_consume[0]
.sym 74047 VexRiscv._zz_314_[0]
.sym 74051 $abc$38894$n2140
.sym 74052 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 74053 VexRiscv._zz_328_
.sym 74054 user_sw0
.sym 74055 $PACKER_VCC_NET
.sym 74056 $PACKER_VCC_NET
.sym 74057 VexRiscv._zz_193_[13]
.sym 74058 basesoc_dat_w[7]
.sym 74059 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 74060 $auto$alumacc.cc:474:replace_alu$3874.C[8]
.sym 74065 VexRiscv._zz_316_[15]
.sym 74066 VexRiscv._zz_316_[8]
.sym 74068 VexRiscv._zz_316_[10]
.sym 74069 VexRiscv._zz_316_[11]
.sym 74070 VexRiscv._zz_314_[15]
.sym 74071 VexRiscv._zz_314_[10]
.sym 74072 VexRiscv._zz_314_[11]
.sym 74075 VexRiscv._zz_316_[9]
.sym 74076 $abc$38894$n2466
.sym 74081 VexRiscv._zz_314_[9]
.sym 74083 VexRiscv._zz_314_[12]
.sym 74084 VexRiscv._zz_314_[13]
.sym 74085 VexRiscv._zz_314_[8]
.sym 74086 VexRiscv._zz_316_[12]
.sym 74087 VexRiscv._zz_316_[13]
.sym 74093 VexRiscv._zz_314_[14]
.sym 74096 VexRiscv._zz_316_[14]
.sym 74097 $auto$alumacc.cc:474:replace_alu$3874.C[9]
.sym 74099 VexRiscv._zz_316_[8]
.sym 74100 VexRiscv._zz_314_[8]
.sym 74101 $auto$alumacc.cc:474:replace_alu$3874.C[8]
.sym 74103 $auto$alumacc.cc:474:replace_alu$3874.C[10]
.sym 74105 VexRiscv._zz_314_[9]
.sym 74106 VexRiscv._zz_316_[9]
.sym 74107 $auto$alumacc.cc:474:replace_alu$3874.C[9]
.sym 74109 $auto$alumacc.cc:474:replace_alu$3874.C[11]
.sym 74111 VexRiscv._zz_316_[10]
.sym 74112 VexRiscv._zz_314_[10]
.sym 74113 $auto$alumacc.cc:474:replace_alu$3874.C[10]
.sym 74115 $auto$alumacc.cc:474:replace_alu$3874.C[12]
.sym 74117 VexRiscv._zz_316_[11]
.sym 74118 VexRiscv._zz_314_[11]
.sym 74119 $auto$alumacc.cc:474:replace_alu$3874.C[11]
.sym 74121 $auto$alumacc.cc:474:replace_alu$3874.C[13]
.sym 74123 VexRiscv._zz_316_[12]
.sym 74124 VexRiscv._zz_314_[12]
.sym 74125 $auto$alumacc.cc:474:replace_alu$3874.C[12]
.sym 74127 $auto$alumacc.cc:474:replace_alu$3874.C[14]
.sym 74129 VexRiscv._zz_316_[13]
.sym 74130 VexRiscv._zz_314_[13]
.sym 74131 $auto$alumacc.cc:474:replace_alu$3874.C[13]
.sym 74133 $auto$alumacc.cc:474:replace_alu$3874.C[15]
.sym 74135 VexRiscv._zz_314_[14]
.sym 74136 VexRiscv._zz_316_[14]
.sym 74137 $auto$alumacc.cc:474:replace_alu$3874.C[14]
.sym 74139 $auto$alumacc.cc:474:replace_alu$3874.C[16]
.sym 74141 VexRiscv._zz_316_[15]
.sym 74142 VexRiscv._zz_314_[15]
.sym 74143 $auto$alumacc.cc:474:replace_alu$3874.C[15]
.sym 74144 $abc$38894$n2466
.sym 74145 clk12_$glb_clk
.sym 74146 $abc$38894$n149_$glb_sr
.sym 74159 VexRiscv._zz_316_[7]
.sym 74160 VexRiscv.externalInterruptArray_regNext[0]
.sym 74161 VexRiscv._zz_316_[12]
.sym 74162 VexRiscv._zz_195_[32]
.sym 74163 basesoc_dat_w[1]
.sym 74165 basesoc_timer0_value[14]
.sym 74168 $abc$38894$n5393_1
.sym 74171 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74172 $abc$38894$n6100_1
.sym 74173 $abc$38894$n5846_1
.sym 74174 basesoc_uart_tx_fifo_wrport_we
.sym 74175 $PACKER_VCC_NET
.sym 74176 VexRiscv._zz_316_[23]
.sym 74177 basesoc_uart_tx_fifo_wrport_we
.sym 74178 basesoc_ctrl_reset_reset_r
.sym 74179 VexRiscv._zz_314_[21]
.sym 74180 basesoc_timer0_load_storage[10]
.sym 74181 VexRiscv._zz_314_[19]
.sym 74182 VexRiscv._zz_193_[31]
.sym 74183 $auto$alumacc.cc:474:replace_alu$3874.C[16]
.sym 74188 VexRiscv._zz_314_[19]
.sym 74189 VexRiscv._zz_316_[16]
.sym 74190 VexRiscv._zz_316_[17]
.sym 74192 VexRiscv._zz_314_[16]
.sym 74195 VexRiscv._zz_316_[22]
.sym 74196 VexRiscv._zz_316_[23]
.sym 74199 VexRiscv._zz_316_[18]
.sym 74200 VexRiscv._zz_316_[19]
.sym 74204 VexRiscv._zz_314_[23]
.sym 74205 VexRiscv._zz_314_[21]
.sym 74206 VexRiscv._zz_314_[22]
.sym 74210 VexRiscv._zz_316_[21]
.sym 74214 VexRiscv._zz_314_[17]
.sym 74215 $abc$38894$n2466
.sym 74216 VexRiscv._zz_314_[20]
.sym 74217 VexRiscv._zz_316_[20]
.sym 74218 VexRiscv._zz_314_[18]
.sym 74220 $auto$alumacc.cc:474:replace_alu$3874.C[17]
.sym 74222 VexRiscv._zz_316_[16]
.sym 74223 VexRiscv._zz_314_[16]
.sym 74224 $auto$alumacc.cc:474:replace_alu$3874.C[16]
.sym 74226 $auto$alumacc.cc:474:replace_alu$3874.C[18]
.sym 74228 VexRiscv._zz_316_[17]
.sym 74229 VexRiscv._zz_314_[17]
.sym 74230 $auto$alumacc.cc:474:replace_alu$3874.C[17]
.sym 74232 $auto$alumacc.cc:474:replace_alu$3874.C[19]
.sym 74234 VexRiscv._zz_314_[18]
.sym 74235 VexRiscv._zz_316_[18]
.sym 74236 $auto$alumacc.cc:474:replace_alu$3874.C[18]
.sym 74238 $auto$alumacc.cc:474:replace_alu$3874.C[20]
.sym 74240 VexRiscv._zz_314_[19]
.sym 74241 VexRiscv._zz_316_[19]
.sym 74242 $auto$alumacc.cc:474:replace_alu$3874.C[19]
.sym 74244 $auto$alumacc.cc:474:replace_alu$3874.C[21]
.sym 74246 VexRiscv._zz_314_[20]
.sym 74247 VexRiscv._zz_316_[20]
.sym 74248 $auto$alumacc.cc:474:replace_alu$3874.C[20]
.sym 74250 $auto$alumacc.cc:474:replace_alu$3874.C[22]
.sym 74252 VexRiscv._zz_316_[21]
.sym 74253 VexRiscv._zz_314_[21]
.sym 74254 $auto$alumacc.cc:474:replace_alu$3874.C[21]
.sym 74256 $auto$alumacc.cc:474:replace_alu$3874.C[23]
.sym 74258 VexRiscv._zz_316_[22]
.sym 74259 VexRiscv._zz_314_[22]
.sym 74260 $auto$alumacc.cc:474:replace_alu$3874.C[22]
.sym 74262 $auto$alumacc.cc:474:replace_alu$3874.C[24]
.sym 74264 VexRiscv._zz_314_[23]
.sym 74265 VexRiscv._zz_316_[23]
.sym 74266 $auto$alumacc.cc:474:replace_alu$3874.C[23]
.sym 74267 $abc$38894$n2466
.sym 74268 clk12_$glb_clk
.sym 74269 $abc$38894$n149_$glb_sr
.sym 74283 VexRiscv._zz_194_[21]
.sym 74285 $abc$38894$n4637
.sym 74286 VexRiscv._zz_316_[16]
.sym 74288 $abc$38894$n7504
.sym 74290 $abc$38894$n5426
.sym 74292 basesoc_uart_phy_storage[12]
.sym 74293 VexRiscv._zz_194_[13]
.sym 74294 VexRiscv._zz_314_[25]
.sym 74297 VexRiscv._zz_316_[18]
.sym 74298 basesoc_timer0_load_storage[11]
.sym 74299 basesoc_ctrl_reset_reset_r
.sym 74300 $abc$38894$n5954_1
.sym 74301 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 74302 VexRiscv._zz_314_[26]
.sym 74303 VexRiscv._zz_319_
.sym 74304 VexRiscv._zz_316_[24]
.sym 74305 VexRiscv._zz_193_[30]
.sym 74306 $auto$alumacc.cc:474:replace_alu$3874.C[24]
.sym 74311 VexRiscv._zz_316_[31]
.sym 74313 VexRiscv._zz_314_[26]
.sym 74317 VexRiscv._zz_314_[24]
.sym 74318 VexRiscv._zz_314_[30]
.sym 74320 VexRiscv._zz_314_[25]
.sym 74321 VexRiscv._zz_314_[31]
.sym 74326 VexRiscv._zz_314_[29]
.sym 74328 VexRiscv._zz_316_[24]
.sym 74330 VexRiscv._zz_316_[26]
.sym 74331 VexRiscv._zz_314_[28]
.sym 74332 VexRiscv._zz_316_[28]
.sym 74337 VexRiscv._zz_316_[25]
.sym 74338 $abc$38894$n2466
.sym 74339 VexRiscv._zz_316_[27]
.sym 74340 VexRiscv._zz_314_[27]
.sym 74341 VexRiscv._zz_316_[29]
.sym 74342 VexRiscv._zz_316_[30]
.sym 74343 $auto$alumacc.cc:474:replace_alu$3874.C[25]
.sym 74345 VexRiscv._zz_316_[24]
.sym 74346 VexRiscv._zz_314_[24]
.sym 74347 $auto$alumacc.cc:474:replace_alu$3874.C[24]
.sym 74349 $auto$alumacc.cc:474:replace_alu$3874.C[26]
.sym 74351 VexRiscv._zz_314_[25]
.sym 74352 VexRiscv._zz_316_[25]
.sym 74353 $auto$alumacc.cc:474:replace_alu$3874.C[25]
.sym 74355 $auto$alumacc.cc:474:replace_alu$3874.C[27]
.sym 74357 VexRiscv._zz_316_[26]
.sym 74358 VexRiscv._zz_314_[26]
.sym 74359 $auto$alumacc.cc:474:replace_alu$3874.C[26]
.sym 74361 $auto$alumacc.cc:474:replace_alu$3874.C[28]
.sym 74363 VexRiscv._zz_314_[27]
.sym 74364 VexRiscv._zz_316_[27]
.sym 74365 $auto$alumacc.cc:474:replace_alu$3874.C[27]
.sym 74367 $auto$alumacc.cc:474:replace_alu$3874.C[29]
.sym 74369 VexRiscv._zz_316_[28]
.sym 74370 VexRiscv._zz_314_[28]
.sym 74371 $auto$alumacc.cc:474:replace_alu$3874.C[28]
.sym 74373 $auto$alumacc.cc:474:replace_alu$3874.C[30]
.sym 74375 VexRiscv._zz_314_[29]
.sym 74376 VexRiscv._zz_316_[29]
.sym 74377 $auto$alumacc.cc:474:replace_alu$3874.C[29]
.sym 74379 $auto$alumacc.cc:474:replace_alu$3874.C[31]
.sym 74381 VexRiscv._zz_314_[30]
.sym 74382 VexRiscv._zz_316_[30]
.sym 74383 $auto$alumacc.cc:474:replace_alu$3874.C[30]
.sym 74385 $auto$alumacc.cc:474:replace_alu$3874.C[32]
.sym 74387 VexRiscv._zz_316_[31]
.sym 74388 VexRiscv._zz_314_[31]
.sym 74389 $auto$alumacc.cc:474:replace_alu$3874.C[31]
.sym 74390 $abc$38894$n2466
.sym 74391 clk12_$glb_clk
.sym 74392 $abc$38894$n149_$glb_sr
.sym 74405 basesoc_ctrl_reset_reset_r
.sym 74406 VexRiscv._zz_194_[11]
.sym 74407 $abc$38894$n5736_1
.sym 74409 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74411 basesoc_dat_w[4]
.sym 74413 VexRiscv._zz_314_[24]
.sym 74414 sys_rst
.sym 74415 basesoc_timer0_load_storage[8]
.sym 74416 VexRiscv._zz_311_
.sym 74418 $abc$38894$n6096_1
.sym 74419 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 74420 VexRiscv._zz_316_[26]
.sym 74422 basesoc_uart_rx_fifo_consume[0]
.sym 74423 VexRiscv._zz_321_[0]
.sym 74426 VexRiscv._zz_314_[27]
.sym 74427 VexRiscv._zz_316_[22]
.sym 74428 basesoc_dat_w[6]
.sym 74429 $auto$alumacc.cc:474:replace_alu$3874.C[32]
.sym 74435 VexRiscv._zz_193_[23]
.sym 74436 $abc$38894$n2466
.sym 74437 VexRiscv._zz_194_[32]
.sym 74438 $abc$38894$n5486
.sym 74441 $abc$38894$n5393_1
.sym 74442 VexRiscv._zz_193_[22]
.sym 74447 VexRiscv._zz_193_[18]
.sym 74449 VexRiscv._zz_321_[0]
.sym 74450 VexRiscv._zz_316_[31]
.sym 74451 VexRiscv._zz_316_[32]
.sym 74452 $abc$38894$n3400_1
.sym 74454 VexRiscv._zz_314_[32]
.sym 74460 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 74465 VexRiscv._zz_193_[30]
.sym 74466 $auto$alumacc.cc:474:replace_alu$3874.C[33]
.sym 74468 VexRiscv._zz_316_[32]
.sym 74469 VexRiscv._zz_314_[32]
.sym 74470 $auto$alumacc.cc:474:replace_alu$3874.C[32]
.sym 74474 VexRiscv._zz_314_[32]
.sym 74475 VexRiscv._zz_316_[32]
.sym 74476 $auto$alumacc.cc:474:replace_alu$3874.C[33]
.sym 74480 VexRiscv._zz_193_[23]
.sym 74481 VexRiscv._zz_321_[0]
.sym 74486 VexRiscv._zz_321_[0]
.sym 74488 VexRiscv._zz_193_[18]
.sym 74492 VexRiscv._zz_194_[32]
.sym 74493 VexRiscv._zz_316_[31]
.sym 74494 $abc$38894$n5393_1
.sym 74497 VexRiscv._zz_193_[22]
.sym 74500 VexRiscv._zz_321_[0]
.sym 74503 $abc$38894$n5486
.sym 74504 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 74505 $abc$38894$n3400_1
.sym 74510 VexRiscv._zz_321_[0]
.sym 74512 VexRiscv._zz_193_[30]
.sym 74513 $abc$38894$n2466
.sym 74514 clk12_$glb_clk
.sym 74515 $abc$38894$n149_$glb_sr
.sym 74516 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 74517 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 74518 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 74519 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 74520 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74521 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 74522 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 74523 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 74528 VexRiscv._zz_193_[22]
.sym 74529 $abc$38894$n7535
.sym 74531 VexRiscv._zz_194_[32]
.sym 74532 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 74533 VexRiscv._zz_194_[20]
.sym 74534 basesoc_uart_rx_fifo_consume[2]
.sym 74535 VexRiscv._zz_193_[18]
.sym 74536 basesoc_uart_rx_fifo_do_read
.sym 74537 sys_rst
.sym 74540 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 74541 VexRiscv._zz_328_
.sym 74542 VexRiscv._zz_79_[30]
.sym 74543 $PACKER_VCC_NET
.sym 74544 $PACKER_VCC_NET
.sym 74545 VexRiscv._zz_194_[19]
.sym 74546 basesoc_uart_rx_fifo_consume[3]
.sym 74547 $PACKER_VCC_NET
.sym 74548 $PACKER_VCC_NET
.sym 74549 VexRiscv._zz_79_[26]
.sym 74550 user_sw0
.sym 74558 VexRiscv._zz_193_[25]
.sym 74561 $abc$38894$n5393_1
.sym 74562 VexRiscv._zz_193_[28]
.sym 74565 VexRiscv._zz_170_[1]
.sym 74566 VexRiscv._zz_193_[27]
.sym 74567 VexRiscv._zz_316_[18]
.sym 74568 VexRiscv._zz_194_[24]
.sym 74569 VexRiscv._zz_194_[19]
.sym 74570 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74573 VexRiscv._zz_193_[18]
.sym 74576 VexRiscv._zz_193_[24]
.sym 74577 VexRiscv._zz_193_[23]
.sym 74578 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74583 VexRiscv._zz_321_[0]
.sym 74584 $abc$38894$n149
.sym 74585 VexRiscv._zz_328_
.sym 74591 VexRiscv._zz_193_[25]
.sym 74593 VexRiscv._zz_321_[0]
.sym 74596 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74597 VexRiscv._zz_193_[23]
.sym 74598 VexRiscv._zz_328_
.sym 74599 VexRiscv._zz_194_[24]
.sym 74603 VexRiscv._zz_321_[0]
.sym 74604 VexRiscv._zz_193_[27]
.sym 74608 VexRiscv._zz_194_[19]
.sym 74609 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74610 VexRiscv._zz_328_
.sym 74611 VexRiscv._zz_193_[18]
.sym 74615 VexRiscv._zz_316_[18]
.sym 74616 $abc$38894$n5393_1
.sym 74617 VexRiscv._zz_194_[19]
.sym 74620 VexRiscv._zz_170_[1]
.sym 74627 VexRiscv._zz_321_[0]
.sym 74629 VexRiscv._zz_193_[28]
.sym 74632 VexRiscv._zz_321_[0]
.sym 74634 VexRiscv._zz_193_[24]
.sym 74636 $abc$38894$n149
.sym 74637 clk12_$glb_clk
.sym 74639 VexRiscv._zz_214_[31]
.sym 74640 VexRiscv._zz_214_[30]
.sym 74641 VexRiscv._zz_214_[29]
.sym 74642 VexRiscv._zz_214_[28]
.sym 74643 VexRiscv._zz_214_[27]
.sym 74644 VexRiscv._zz_214_[26]
.sym 74645 VexRiscv._zz_214_[25]
.sym 74646 VexRiscv._zz_214_[24]
.sym 74651 basesoc_timer0_load_storage[23]
.sym 74652 VexRiscv._zz_193_[27]
.sym 74653 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74654 basesoc_timer0_load_storage[14]
.sym 74655 basesoc_uart_phy_source_payload_data[1]
.sym 74656 $abc$38894$n2456
.sym 74657 spiflash_bus_dat_r[3]
.sym 74658 VexRiscv._zz_194_[25]
.sym 74659 basesoc_uart_phy_source_payload_data[5]
.sym 74660 VexRiscv._zz_193_[24]
.sym 74661 $abc$38894$n7535
.sym 74662 $abc$38894$n2242
.sym 74663 basesoc_uart_phy_source_payload_data[4]
.sym 74664 basesoc_timer0_load_storage[10]
.sym 74665 $abc$38894$n5846_1
.sym 74667 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74668 $abc$38894$n6100_1
.sym 74669 VexRiscv.memory_arbitration_isValid
.sym 74671 $abc$38894$n3400_1
.sym 74672 VexRiscv._zz_79_[23]
.sym 74673 basesoc_uart_phy_source_payload_data[7]
.sym 74680 VexRiscv._zz_194_[29]
.sym 74682 $abc$38894$n3400_1
.sym 74683 VexRiscv._zz_194_[26]
.sym 74685 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74686 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 74687 VexRiscv._zz_316_[28]
.sym 74690 VexRiscv._zz_316_[26]
.sym 74691 VexRiscv._zz_194_[23]
.sym 74692 VexRiscv.execute_to_memory_IS_DIV
.sym 74693 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74694 $abc$38894$n5459
.sym 74695 VexRiscv.memory_arbitration_isValid
.sym 74696 VexRiscv._zz_193_[28]
.sym 74698 $abc$38894$n5393_1
.sym 74699 VexRiscv._zz_316_[22]
.sym 74700 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 74701 VexRiscv._zz_328_
.sym 74702 VexRiscv._zz_193_[25]
.sym 74705 VexRiscv._zz_193_[22]
.sym 74706 $abc$38894$n5458
.sym 74710 VexRiscv._zz_194_[27]
.sym 74713 $abc$38894$n5393_1
.sym 74714 VexRiscv._zz_194_[27]
.sym 74716 VexRiscv._zz_316_[26]
.sym 74719 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74720 VexRiscv._zz_194_[23]
.sym 74721 VexRiscv._zz_328_
.sym 74722 VexRiscv._zz_193_[22]
.sym 74725 $abc$38894$n3400_1
.sym 74727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 74728 $abc$38894$n5459
.sym 74732 VexRiscv._zz_194_[29]
.sym 74733 VexRiscv._zz_316_[28]
.sym 74734 $abc$38894$n5393_1
.sym 74737 VexRiscv._zz_193_[25]
.sym 74738 VexRiscv._zz_328_
.sym 74739 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74740 VexRiscv._zz_194_[26]
.sym 74743 VexRiscv._zz_328_
.sym 74744 VexRiscv._zz_194_[29]
.sym 74745 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74746 VexRiscv._zz_193_[28]
.sym 74749 $abc$38894$n5393_1
.sym 74750 VexRiscv._zz_316_[22]
.sym 74751 VexRiscv._zz_194_[23]
.sym 74755 $abc$38894$n5458
.sym 74756 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 74757 VexRiscv.execute_to_memory_IS_DIV
.sym 74758 VexRiscv.memory_arbitration_isValid
.sym 74762 VexRiscv._zz_214_[23]
.sym 74763 VexRiscv._zz_214_[22]
.sym 74764 VexRiscv._zz_214_[21]
.sym 74765 VexRiscv._zz_214_[20]
.sym 74766 VexRiscv._zz_214_[19]
.sym 74767 VexRiscv._zz_214_[18]
.sym 74768 VexRiscv._zz_214_[17]
.sym 74769 VexRiscv._zz_214_[16]
.sym 74774 VexRiscv._zz_194_[29]
.sym 74777 VexRiscv._zz_194_[23]
.sym 74779 VexRiscv._zz_194_[26]
.sym 74780 VexRiscv._zz_35_[0]
.sym 74781 VexRiscv._zz_194_[28]
.sym 74783 VexRiscv._zz_79_[31]
.sym 74784 $abc$38894$n5491
.sym 74786 $abc$38894$n6487_1
.sym 74788 VexRiscv._zz_193_[25]
.sym 74789 VexRiscv._zz_50_[10]
.sym 74790 $abc$38894$n5597_1
.sym 74791 VexRiscv._zz_79_[21]
.sym 74792 $abc$38894$n5954_1
.sym 74793 VexRiscv._zz_79_[28]
.sym 74794 VexRiscv._zz_79_[8]
.sym 74795 VexRiscv._zz_79_[25]
.sym 74796 VexRiscv._zz_52_
.sym 74797 $abc$38894$n7433
.sym 74805 VexRiscv._zz_214_[29]
.sym 74806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 74808 VexRiscv._zz_214_[26]
.sym 74813 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74816 $abc$38894$n3705
.sym 74819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 74820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74822 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 74823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 74826 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 74827 VexRiscv._zz_163_[29]
.sym 74828 $abc$38894$n5973_1
.sym 74829 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 74830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 74831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74833 VexRiscv._zz_163_[26]
.sym 74836 $abc$38894$n3705
.sym 74838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 74839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 74843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 74844 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 74845 $abc$38894$n3705
.sym 74848 $abc$38894$n3705
.sym 74849 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 74854 VexRiscv._zz_214_[26]
.sym 74856 VexRiscv._zz_163_[26]
.sym 74857 $abc$38894$n5973_1
.sym 74863 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 74866 VexRiscv._zz_163_[29]
.sym 74867 VexRiscv._zz_214_[29]
.sym 74869 $abc$38894$n5973_1
.sym 74873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 74874 $abc$38894$n3705
.sym 74875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 74878 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 74879 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 74881 $abc$38894$n3705
.sym 74883 clk12_$glb_clk
.sym 74884 VexRiscv.reset_$glb_sr
.sym 74885 VexRiscv._zz_214_[15]
.sym 74886 VexRiscv._zz_214_[14]
.sym 74887 VexRiscv._zz_214_[13]
.sym 74888 VexRiscv._zz_214_[12]
.sym 74889 VexRiscv._zz_214_[11]
.sym 74890 VexRiscv._zz_214_[10]
.sym 74891 VexRiscv._zz_214_[9]
.sym 74892 VexRiscv._zz_214_[8]
.sym 74893 basesoc_ctrl_reset_reset_r
.sym 74899 $abc$38894$n6094_1
.sym 74900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 74903 VexRiscv._zz_79_[22]
.sym 74905 VexRiscv._zz_79_[17]
.sym 74906 VexRiscv._zz_214_[22]
.sym 74907 VexRiscv._zz_253_[1]
.sym 74908 VexRiscv._zz_79_[20]
.sym 74909 $abc$38894$n7433
.sym 74910 VexRiscv._zz_79_[10]
.sym 74912 VexRiscv._zz_79_[9]
.sym 74916 $PACKER_VCC_NET
.sym 74918 VexRiscv._zz_163_[22]
.sym 74919 VexRiscv._zz_163_[18]
.sym 74920 $abc$38894$n7433
.sym 74926 $abc$38894$n5973_1
.sym 74929 VexRiscv._zz_214_[20]
.sym 74930 VexRiscv._zz_79_[22]
.sym 74931 VexRiscv._zz_214_[18]
.sym 74932 VexRiscv._zz_35_[22]
.sym 74935 $abc$38894$n5847_1
.sym 74936 $abc$38894$n6066_1
.sym 74938 VexRiscv._zz_214_[19]
.sym 74939 VexRiscv._zz_163_[20]
.sym 74940 VexRiscv._zz_163_[19]
.sym 74945 VexRiscv._zz_163_[18]
.sym 74946 $abc$38894$n6487_1
.sym 74947 $abc$38894$n5977_1
.sym 74950 $abc$38894$n5597_1
.sym 74952 $abc$38894$n5477
.sym 74953 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74955 $abc$38894$n3400_1
.sym 74957 $abc$38894$n6065
.sym 74959 VexRiscv._zz_35_[22]
.sym 74960 $abc$38894$n5977_1
.sym 74961 $abc$38894$n6065
.sym 74966 VexRiscv._zz_35_[22]
.sym 74967 $abc$38894$n5597_1
.sym 74968 $abc$38894$n5847_1
.sym 74971 $abc$38894$n3400_1
.sym 74973 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 74974 $abc$38894$n5477
.sym 74978 $abc$38894$n5973_1
.sym 74979 VexRiscv._zz_214_[20]
.sym 74980 VexRiscv._zz_163_[20]
.sym 74985 VexRiscv._zz_35_[22]
.sym 74989 VexRiscv._zz_214_[18]
.sym 74990 $abc$38894$n5973_1
.sym 74991 VexRiscv._zz_163_[18]
.sym 74995 $abc$38894$n5973_1
.sym 74996 VexRiscv._zz_163_[19]
.sym 74998 VexRiscv._zz_214_[19]
.sym 75001 $abc$38894$n6066_1
.sym 75002 VexRiscv._zz_79_[22]
.sym 75004 $abc$38894$n6487_1
.sym 75006 clk12_$glb_clk
.sym 75007 VexRiscv.reset_$glb_sr
.sym 75008 VexRiscv._zz_214_[7]
.sym 75009 VexRiscv._zz_214_[6]
.sym 75010 VexRiscv._zz_214_[5]
.sym 75011 VexRiscv._zz_214_[4]
.sym 75012 VexRiscv._zz_214_[3]
.sym 75013 VexRiscv._zz_214_[2]
.sym 75014 VexRiscv._zz_214_[1]
.sym 75015 VexRiscv._zz_214_[0]
.sym 75020 $abc$38894$n5973_1
.sym 75022 $abc$38894$n5541
.sym 75023 VexRiscv._zz_214_[12]
.sym 75027 $abc$38894$n5973_1
.sym 75029 VexRiscv._zz_214_[14]
.sym 75032 VexRiscv._zz_214_[13]
.sym 75033 VexRiscv._zz_79_[29]
.sym 75035 VexRiscv._zz_214_[2]
.sym 75036 $PACKER_VCC_NET
.sym 75037 VexRiscv._zz_79_[30]
.sym 75038 VexRiscv._zz_79_[26]
.sym 75039 $PACKER_VCC_NET
.sym 75040 $PACKER_VCC_NET
.sym 75041 user_sw0
.sym 75042 VexRiscv._zz_79_[16]
.sym 75049 VexRiscv._zz_79_[20]
.sym 75052 VexRiscv._zz_79_[19]
.sym 75053 $abc$38894$n6090_1
.sym 75056 VexRiscv._zz_79_[28]
.sym 75057 VexRiscv._zz_79_[29]
.sym 75059 $abc$38894$n5848_1
.sym 75061 VexRiscv._zz_163_[8]
.sym 75064 VexRiscv._zz_214_[8]
.sym 75065 $abc$38894$n5977_1
.sym 75068 VexRiscv._zz_79_[26]
.sym 75070 VexRiscv._zz_163_[22]
.sym 75072 VexRiscv._zz_214_[22]
.sym 75075 $abc$38894$n6487_1
.sym 75076 VexRiscv._zz_160_
.sym 75077 VexRiscv._zz_79_[22]
.sym 75078 $abc$38894$n5973_1
.sym 75080 $abc$38894$n5593_1
.sym 75082 $abc$38894$n5973_1
.sym 75083 VexRiscv._zz_163_[8]
.sym 75084 VexRiscv._zz_214_[8]
.sym 75088 $abc$38894$n5848_1
.sym 75090 VexRiscv._zz_79_[22]
.sym 75091 $abc$38894$n5593_1
.sym 75095 VexRiscv._zz_163_[22]
.sym 75096 $abc$38894$n5973_1
.sym 75097 VexRiscv._zz_214_[22]
.sym 75100 VexRiscv._zz_79_[28]
.sym 75101 $abc$38894$n5977_1
.sym 75102 $abc$38894$n6487_1
.sym 75103 $abc$38894$n6090_1
.sym 75107 VexRiscv._zz_79_[29]
.sym 75113 VexRiscv._zz_79_[20]
.sym 75121 VexRiscv._zz_79_[19]
.sym 75126 VexRiscv._zz_79_[26]
.sym 75128 VexRiscv._zz_160_
.sym 75129 clk12_$glb_clk
.sym 75131 VexRiscv._zz_215_[31]
.sym 75132 VexRiscv._zz_215_[30]
.sym 75133 VexRiscv._zz_215_[29]
.sym 75134 VexRiscv._zz_215_[28]
.sym 75135 VexRiscv._zz_215_[27]
.sym 75136 VexRiscv._zz_215_[26]
.sym 75137 VexRiscv._zz_215_[25]
.sym 75138 VexRiscv._zz_215_[24]
.sym 75143 $abc$38894$n5593_1
.sym 75144 VexRiscv._zz_79_[2]
.sym 75145 VexRiscv._zz_79_[5]
.sym 75149 VexRiscv._zz_50_[7]
.sym 75150 $abc$38894$n5973_1
.sym 75152 VexRiscv._zz_214_[6]
.sym 75156 VexRiscv._zz_50_[9]
.sym 75157 VexRiscv._zz_214_[4]
.sym 75158 VexRiscv._zz_79_[6]
.sym 75159 $abc$38894$n7433
.sym 75160 $PACKER_VCC_NET
.sym 75162 VexRiscv._zz_50_[9]
.sym 75163 VexRiscv._zz_79_[6]
.sym 75164 VexRiscv._zz_79_[23]
.sym 75166 VexRiscv._zz_50_[8]
.sym 75176 VexRiscv._zz_163_[28]
.sym 75178 VexRiscv._zz_163_[18]
.sym 75181 VexRiscv._zz_215_[29]
.sym 75184 VexRiscv._zz_163_[29]
.sym 75185 VexRiscv._zz_163_[20]
.sym 75186 VexRiscv._zz_163_[19]
.sym 75187 VexRiscv._zz_163_[26]
.sym 75188 VexRiscv._zz_163_[22]
.sym 75190 $abc$38894$n5589_1
.sym 75191 VexRiscv._zz_215_[20]
.sym 75192 VexRiscv._zz_215_[19]
.sym 75193 VexRiscv._zz_215_[18]
.sym 75195 $abc$38894$n5593_1
.sym 75197 VexRiscv._zz_215_[22]
.sym 75198 $abc$38894$n5589_1
.sym 75199 VexRiscv._zz_215_[28]
.sym 75201 VexRiscv._zz_215_[26]
.sym 75202 $abc$38894$n5920_1
.sym 75203 VexRiscv._zz_79_[28]
.sym 75205 VexRiscv._zz_163_[26]
.sym 75206 $abc$38894$n5593_1
.sym 75207 VexRiscv._zz_215_[26]
.sym 75208 $abc$38894$n5589_1
.sym 75211 $abc$38894$n5593_1
.sym 75212 VexRiscv._zz_163_[18]
.sym 75213 VexRiscv._zz_215_[18]
.sym 75214 $abc$38894$n5589_1
.sym 75217 VexRiscv._zz_163_[22]
.sym 75218 $abc$38894$n5589_1
.sym 75219 VexRiscv._zz_215_[22]
.sym 75220 $abc$38894$n5593_1
.sym 75223 $abc$38894$n5593_1
.sym 75224 $abc$38894$n5589_1
.sym 75225 VexRiscv._zz_163_[29]
.sym 75226 VexRiscv._zz_215_[29]
.sym 75229 VexRiscv._zz_215_[19]
.sym 75230 VexRiscv._zz_163_[19]
.sym 75231 $abc$38894$n5589_1
.sym 75232 $abc$38894$n5593_1
.sym 75235 $abc$38894$n5920_1
.sym 75237 $abc$38894$n5593_1
.sym 75238 VexRiscv._zz_79_[28]
.sym 75241 VexRiscv._zz_163_[28]
.sym 75242 $abc$38894$n5593_1
.sym 75243 VexRiscv._zz_215_[28]
.sym 75244 $abc$38894$n5589_1
.sym 75247 $abc$38894$n5593_1
.sym 75248 VexRiscv._zz_163_[20]
.sym 75249 VexRiscv._zz_215_[20]
.sym 75250 $abc$38894$n5589_1
.sym 75254 VexRiscv._zz_215_[23]
.sym 75255 VexRiscv._zz_215_[22]
.sym 75256 VexRiscv._zz_215_[21]
.sym 75257 VexRiscv._zz_215_[20]
.sym 75258 VexRiscv._zz_215_[19]
.sym 75259 VexRiscv._zz_215_[18]
.sym 75260 VexRiscv._zz_215_[17]
.sym 75261 VexRiscv._zz_215_[16]
.sym 75264 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 75266 VexRiscv._zz_79_[31]
.sym 75267 $abc$38894$n5973_1
.sym 75269 $abc$38894$n149
.sym 75271 $abc$38894$n5491
.sym 75272 VexRiscv._zz_163_[28]
.sym 75275 VexRiscv._zz_215_[30]
.sym 75277 VexRiscv._zz_215_[29]
.sym 75278 VexRiscv._zz_52_
.sym 75279 VexRiscv._zz_79_[18]
.sym 75280 VexRiscv._zz_79_[21]
.sym 75281 VexRiscv._zz_79_[25]
.sym 75284 $abc$38894$n7433
.sym 75285 VexRiscv._zz_50_[10]
.sym 75287 $abc$38894$n3705
.sym 75289 VexRiscv._zz_50_[7]
.sym 75297 $abc$38894$n5589_1
.sym 75298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 75299 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 75300 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 75301 $abc$38894$n5973_1
.sym 75303 VexRiscv._zz_163_[10]
.sym 75305 VexRiscv._zz_214_[14]
.sym 75309 VexRiscv._zz_163_[14]
.sym 75311 $abc$38894$n3705
.sym 75312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 75314 VexRiscv._zz_214_[10]
.sym 75315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 75317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 75318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 75319 VexRiscv._zz_163_[8]
.sym 75323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 75324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 75325 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 75326 VexRiscv._zz_215_[8]
.sym 75328 $abc$38894$n3705
.sym 75330 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 75331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 75334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 75335 $abc$38894$n3705
.sym 75337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 75341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 75342 $abc$38894$n3705
.sym 75343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 75347 $abc$38894$n3705
.sym 75348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 75349 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 75352 $abc$38894$n5973_1
.sym 75353 VexRiscv._zz_214_[14]
.sym 75355 VexRiscv._zz_163_[14]
.sym 75358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 75359 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 75361 $abc$38894$n3705
.sym 75365 VexRiscv._zz_163_[10]
.sym 75366 $abc$38894$n5973_1
.sym 75367 VexRiscv._zz_214_[10]
.sym 75371 $abc$38894$n5589_1
.sym 75372 VexRiscv._zz_163_[8]
.sym 75373 VexRiscv._zz_215_[8]
.sym 75377 VexRiscv._zz_215_[15]
.sym 75378 VexRiscv._zz_215_[14]
.sym 75379 VexRiscv._zz_215_[13]
.sym 75380 VexRiscv._zz_215_[12]
.sym 75381 VexRiscv._zz_215_[11]
.sym 75382 VexRiscv._zz_215_[10]
.sym 75383 VexRiscv._zz_215_[9]
.sym 75384 VexRiscv._zz_215_[8]
.sym 75390 VexRiscv._zz_215_[17]
.sym 75394 VexRiscv._zz_79_[20]
.sym 75395 VexRiscv._zz_79_[22]
.sym 75396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 75398 $abc$38894$n5593_1
.sym 75399 basesoc_uart_rx_fifo_consume[1]
.sym 75401 VexRiscv._zz_215_[21]
.sym 75405 VexRiscv._zz_79_[10]
.sym 75408 VexRiscv._zz_79_[9]
.sym 75409 $PACKER_VCC_NET
.sym 75412 $abc$38894$n7433
.sym 75418 VexRiscv._zz_163_[10]
.sym 75420 VexRiscv._zz_163_[3]
.sym 75424 VexRiscv._zz_163_[14]
.sym 75428 VexRiscv._zz_79_[6]
.sym 75429 VexRiscv._zz_160_
.sym 75430 VexRiscv._zz_214_[6]
.sym 75435 VexRiscv._zz_215_[14]
.sym 75436 VexRiscv._zz_163_[6]
.sym 75439 VexRiscv._zz_79_[10]
.sym 75440 $abc$38894$n5973_1
.sym 75443 VexRiscv._zz_215_[6]
.sym 75444 $abc$38894$n5589_1
.sym 75446 VexRiscv._zz_215_[3]
.sym 75447 VexRiscv._zz_215_[10]
.sym 75449 VexRiscv._zz_79_[14]
.sym 75454 VexRiscv._zz_79_[10]
.sym 75457 VexRiscv._zz_214_[6]
.sym 75458 $abc$38894$n5973_1
.sym 75460 VexRiscv._zz_163_[6]
.sym 75466 VexRiscv._zz_79_[6]
.sym 75469 $abc$38894$n5589_1
.sym 75470 VexRiscv._zz_163_[6]
.sym 75472 VexRiscv._zz_215_[6]
.sym 75476 $abc$38894$n5589_1
.sym 75477 VexRiscv._zz_163_[14]
.sym 75478 VexRiscv._zz_215_[14]
.sym 75481 $abc$38894$n5589_1
.sym 75483 VexRiscv._zz_215_[3]
.sym 75484 VexRiscv._zz_163_[3]
.sym 75489 VexRiscv._zz_79_[14]
.sym 75494 VexRiscv._zz_163_[10]
.sym 75495 $abc$38894$n5589_1
.sym 75496 VexRiscv._zz_215_[10]
.sym 75497 VexRiscv._zz_160_
.sym 75498 clk12_$glb_clk
.sym 75500 VexRiscv._zz_215_[7]
.sym 75501 VexRiscv._zz_215_[6]
.sym 75502 VexRiscv._zz_215_[5]
.sym 75503 VexRiscv._zz_215_[4]
.sym 75504 VexRiscv._zz_215_[3]
.sym 75505 VexRiscv._zz_215_[2]
.sym 75506 VexRiscv._zz_215_[1]
.sym 75507 VexRiscv._zz_215_[0]
.sym 75514 VexRiscv._zz_163_[3]
.sym 75515 VexRiscv._zz_215_[12]
.sym 75517 VexRiscv._zz_160_
.sym 75520 VexRiscv._zz_160_
.sym 75524 user_sw1
.sym 75528 user_sw0
.sym 75532 VexRiscv._zz_52_
.sym 75544 $abc$38894$n7433
.sym 75552 VexRiscv._zz_149_
.sym 75560 VexRiscv._zz_160_
.sym 75575 $abc$38894$n7433
.sym 75592 VexRiscv._zz_160_
.sym 75595 VexRiscv._zz_149_
.sym 75623 user_sw0
.sym 75625 user_sw1
.sym 75631 VexRiscv._zz_79_[5]
.sym 75634 basesoc_dat_w[4]
.sym 75636 VexRiscv._zz_149_
.sym 75637 VexRiscv._zz_79_[2]
.sym 75644 VexRiscv._zz_79_[1]
.sym 75646 $abc$38894$n7433
.sym 75647 VexRiscv._zz_79_[6]
.sym 75651 VexRiscv._zz_50_[8]
.sym 75653 VexRiscv._zz_50_[9]
.sym 75668 serial_tx
.sym 75679 serial_tx
.sym 75697 $abc$38894$n7896
.sym 75717 $abc$38894$n7896
.sym 75799 array_muxed1[7]
.sym 75800 array_muxed1[3]
.sym 75802 array_muxed1[4]
.sym 75806 array_muxed1[15]
.sym 75841 $abc$38894$n6155_1
.sym 75858 slave_sel_r[2]
.sym 75884 slave_sel_r[2]
.sym 75888 basesoc_ctrl_bus_errors[0]
.sym 75937 basesoc_ctrl_bus_errors[0]
.sym 75977 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 75979 $abc$38894$n6169_1
.sym 75980 array_muxed0[1]
.sym 75981 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 75982 array_muxed0[2]
.sym 75983 array_muxed0[0]
.sym 75985 array_muxed0[1]
.sym 75986 basesoc_adr[3]
.sym 75988 basesoc_adr[4]
.sym 75989 array_muxed0[9]
.sym 75990 array_muxed0[1]
.sym 75991 $abc$38894$n2155
.sym 75995 $abc$38894$n4896
.sym 75996 VexRiscv.decode_to_execute_RS2[15]
.sym 76039 $abc$38894$n3487_1
.sym 76040 $abc$38894$n5043
.sym 76041 $abc$38894$n5048_1
.sym 76042 $abc$38894$n3497_1
.sym 76044 $abc$38894$n66
.sym 76045 $abc$38894$n2155
.sym 76046 $abc$38894$n5067
.sym 76079 basesoc_ctrl_storage[30]
.sym 76083 array_muxed0[9]
.sym 76084 array_muxed0[12]
.sym 76085 array_muxed0[9]
.sym 76087 array_muxed1[12]
.sym 76088 spram_maskwren00[2]
.sym 76090 spram_maskwren00[0]
.sym 76091 spram_maskwren10[2]
.sym 76093 $abc$38894$n6149_1
.sym 76100 $abc$38894$n5067
.sym 76102 basesoc_uart_phy_tx_reg[0]
.sym 76104 $abc$38894$n6143_1
.sym 76141 $abc$38894$n5042_1
.sym 76142 basesoc_timer0_load_storage[3]
.sym 76143 $abc$38894$n5051
.sym 76144 basesoc_timer0_load_storage[6]
.sym 76145 $abc$38894$n3488_1
.sym 76146 $abc$38894$n5069
.sym 76147 $abc$38894$n3492_1
.sym 76148 $abc$38894$n3489_1
.sym 76183 $abc$38894$n72
.sym 76184 basesoc_ctrl_reset_reset_r
.sym 76185 basesoc_ctrl_bus_errors[9]
.sym 76186 $abc$38894$n3493_1
.sym 76188 $PACKER_VCC_NET
.sym 76192 $abc$38894$n2138
.sym 76195 $abc$38894$n5048_1
.sym 76196 $abc$38894$n3583_1
.sym 76197 $abc$38894$n3481_1
.sym 76198 basesoc_ctrl_storage[26]
.sym 76200 $abc$38894$n3484_1
.sym 76203 $abc$38894$n2155
.sym 76204 $abc$38894$n2182
.sym 76205 $abc$38894$n2313
.sym 76206 $abc$38894$n6132
.sym 76243 $abc$38894$n3491_1
.sym 76244 $abc$38894$n5068_1
.sym 76245 $abc$38894$n5058_1
.sym 76246 $abc$38894$n6375_1
.sym 76247 $abc$38894$n5066_1
.sym 76248 $abc$38894$n5070_1
.sym 76249 basesoc_uart_rx_fifo_produce[0]
.sym 76250 $abc$38894$n5076_1
.sym 76287 basesoc_ctrl_reset_reset_r
.sym 76288 basesoc_timer0_load_storage[6]
.sym 76289 $abc$38894$n7
.sym 76290 basesoc_dat_w[7]
.sym 76291 basesoc_adr[3]
.sym 76292 basesoc_dat_w[4]
.sym 76293 basesoc_dat_w[6]
.sym 76295 basesoc_ctrl_bus_errors[1]
.sym 76296 $abc$38894$n3490_1
.sym 76297 basesoc_ctrl_bus_errors[0]
.sym 76298 slave_sel_r[2]
.sym 76301 basesoc_dat_w[1]
.sym 76303 $abc$38894$n3478_1
.sym 76305 basesoc_dat_w[6]
.sym 76345 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 76347 $abc$38894$n5049
.sym 76348 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 76349 $abc$38894$n6508
.sym 76350 $abc$38894$n6132
.sym 76351 $abc$38894$n6150_1
.sym 76388 $PACKER_VCC_NET
.sym 76391 $abc$38894$n3485_1
.sym 76392 $abc$38894$n5076_1
.sym 76393 basesoc_vexriscv_ibus_adr[11]
.sym 76395 array_muxed0[2]
.sym 76396 basesoc_timer0_en_storage
.sym 76397 basesoc_adr[2]
.sym 76398 $abc$38894$n3479_1
.sym 76400 basesoc_timer0_eventmanager_status_w
.sym 76401 VexRiscv._zz_170_[1]
.sym 76403 VexRiscv.decode_to_execute_RS2[10]
.sym 76404 VexRiscv.decode_to_execute_RS2[15]
.sym 76406 $abc$38894$n5042_1
.sym 76408 basesoc_timer0_load_storage[3]
.sym 76409 $abc$38894$n2313
.sym 76410 $abc$38894$n9
.sym 76447 slave_sel_r[2]
.sym 76448 slave_sel_r[0]
.sym 76449 $abc$38894$n6125_1
.sym 76450 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 76451 basesoc_bus_wishbone_dat_r[0]
.sym 76452 basesoc_bus_wishbone_dat_r[6]
.sym 76453 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 76454 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 76489 $abc$38894$n3478_1
.sym 76490 $abc$38894$n3482_1
.sym 76491 $abc$38894$n58
.sym 76492 $abc$38894$n3461_1
.sym 76494 basesoc_adr[0]
.sym 76495 csrbankarray_csrbank2_bitbang_en0_w
.sym 76496 array_muxed0[12]
.sym 76497 $abc$38894$n3482_1
.sym 76498 spiflash_bus_dat_r[6]
.sym 76500 basesoc_timer0_load_storage[4]
.sym 76501 basesoc_adr[1]
.sym 76502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 76503 basesoc_timer0_en_storage
.sym 76504 basesoc_adr[0]
.sym 76505 basesoc_adr[0]
.sym 76506 $abc$38894$n6328_1
.sym 76507 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 76509 VexRiscv.execute_to_memory_BRANCH_DO
.sym 76510 basesoc_uart_phy_tx_reg[0]
.sym 76511 VexRiscv._zz_32_[1]
.sym 76512 $abc$38894$n2306
.sym 76549 $abc$38894$n6330_1
.sym 76550 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 76551 VexRiscv.execute_to_memory_BRANCH_DO
.sym 76552 $abc$38894$n4987
.sym 76553 $abc$38894$n5130_1
.sym 76554 $abc$38894$n4988_1
.sym 76555 $abc$38894$n6332
.sym 76556 $abc$38894$n3919
.sym 76592 $abc$38894$n3573
.sym 76597 $abc$38894$n3460_1
.sym 76598 $abc$38894$n3484_1
.sym 76599 basesoc_adr[0]
.sym 76600 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 76601 $abc$38894$n3764
.sym 76603 $abc$38894$n6106_1
.sym 76604 VexRiscv._zz_170_[0]
.sym 76605 $abc$38894$n2313
.sym 76606 basesoc_ctrl_storage[26]
.sym 76608 $abc$38894$n2182
.sym 76610 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 76611 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 76612 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 76613 basesoc_timer0_reload_storage[20]
.sym 76614 slave_sel[0]
.sym 76652 $abc$38894$n4972_1
.sym 76653 $abc$38894$n4980_1
.sym 76654 basesoc_timer0_reload_storage[20]
.sym 76655 $abc$38894$n5142_1
.sym 76656 basesoc_timer0_reload_storage[23]
.sym 76657 $abc$38894$n6106_1
.sym 76658 $abc$38894$n2313
.sym 76694 $abc$38894$n3563
.sym 76695 basesoc_timer0_value_status[29]
.sym 76696 $abc$38894$n2331
.sym 76697 basesoc_timer0_value[3]
.sym 76698 basesoc_uart_phy_rx
.sym 76699 VexRiscv._zz_286_[9]
.sym 76700 basesoc_adr[2]
.sym 76701 basesoc_ctrl_reset_reset_r
.sym 76702 VexRiscv._zz_170_[2]
.sym 76703 VexRiscv._zz_287_[1]
.sym 76704 basesoc_timer0_reload_storage[3]
.sym 76706 $abc$38894$n3485_1
.sym 76707 $abc$38894$n3510
.sym 76708 basesoc_timer0_reload_storage[9]
.sym 76709 basesoc_dat_w[1]
.sym 76712 $abc$38894$n2313
.sym 76713 basesoc_dat_w[6]
.sym 76714 basesoc_timer0_reload_storage[15]
.sym 76716 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 76753 $abc$38894$n5027
.sym 76754 $abc$38894$n3594_1
.sym 76755 $abc$38894$n5004_1
.sym 76756 $abc$38894$n5138_1
.sym 76757 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 76758 basesoc_timer0_value[9]
.sym 76759 basesoc_timer0_value[7]
.sym 76760 $abc$38894$n4981_1
.sym 76795 sys_rst
.sym 76796 $abc$38894$n5001
.sym 76797 $abc$38894$n2319
.sym 76798 $abc$38894$n5730
.sym 76800 basesoc_timer0_value[0]
.sym 76801 basesoc_timer0_value[5]
.sym 76802 basesoc_timer0_load_storage[1]
.sym 76804 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 76806 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 76808 basesoc_timer0_eventmanager_status_w
.sym 76809 $abc$38894$n5154_1
.sym 76810 $abc$38894$n2321
.sym 76813 $abc$38894$n3565
.sym 76814 $abc$38894$n5586_1
.sym 76815 basesoc_timer0_value_status[18]
.sym 76816 $abc$38894$n5027
.sym 76817 $abc$38894$n2313
.sym 76855 basesoc_timer0_value_status[17]
.sym 76856 $abc$38894$n3593_1
.sym 76857 $abc$38894$n3596_1
.sym 76858 $abc$38894$n3595_1
.sym 76859 basesoc_timer0_value_status[12]
.sym 76860 basesoc_timer0_value_status[2]
.sym 76861 basesoc_timer0_value_status[15]
.sym 76862 $abc$38894$n5154_1
.sym 76897 $abc$38894$n3604_1
.sym 76898 basesoc_timer0_value[7]
.sym 76899 basesoc_timer0_load_storage[5]
.sym 76900 csrbankarray_csrbank2_bitbang_en0_w
.sym 76901 $abc$38894$n4957_1
.sym 76903 basesoc_dat_w[6]
.sym 76904 basesoc_adr[1]
.sym 76905 $abc$38894$n5763
.sym 76906 $abc$38894$n3604_1
.sym 76907 $abc$38894$n5781
.sym 76908 $abc$38894$n4955_1
.sym 76909 $abc$38894$n6328_1
.sym 76910 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 76911 $abc$38894$n5965_1
.sym 76912 basesoc_adr[0]
.sym 76913 VexRiscv.execute_to_memory_BRANCH_DO
.sym 76914 $abc$38894$n4950_1
.sym 76915 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 76916 $abc$38894$n2167
.sym 76917 basesoc_dat_w[5]
.sym 76918 basesoc_uart_phy_tx_reg[0]
.sym 76919 $abc$38894$n4912
.sym 76920 $abc$38894$n6108_1
.sym 76957 basesoc_timer0_eventmanager_status_w
.sym 76958 $abc$38894$n5026_1
.sym 76959 $abc$38894$n3590_1
.sym 76960 $abc$38894$n4918
.sym 76961 $abc$38894$n3589_1
.sym 76962 $abc$38894$n5034_1
.sym 76963 basesoc_uart_phy_storage[11]
.sym 76964 $abc$38894$n3588_1
.sym 76998 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 77000 basesoc_uart_phy_storage[0]
.sym 77001 VexRiscv._zz_194_[16]
.sym 77002 basesoc_timer0_value[13]
.sym 77003 $abc$38894$n2331
.sym 77004 spiflash_bus_dat_r[2]
.sym 77005 basesoc_timer0_value[1]
.sym 77006 $abc$38894$n4586_1
.sym 77007 $abc$38894$n6138_1
.sym 77009 spiflash_bus_dat_r[4]
.sym 77010 $abc$38894$n5739
.sym 77011 basesoc_timer0_value[23]
.sym 77012 basesoc_timer0_reload_storage[31]
.sym 77013 basesoc_timer0_value[14]
.sym 77014 basesoc_timer0_value[26]
.sym 77015 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 77016 basesoc_timer0_reload_storage[2]
.sym 77017 $abc$38894$n2182
.sym 77018 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 77019 basesoc_timer0_value[2]
.sym 77021 basesoc_ctrl_storage[26]
.sym 77022 slave_sel[0]
.sym 77059 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 77060 $abc$38894$n5186_1
.sym 77061 $abc$38894$n3591_1
.sym 77062 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 77063 VexRiscv._zz_236_[0]
.sym 77064 $abc$38894$n6108_1
.sym 77065 $abc$38894$n3592_1
.sym 77066 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 77102 basesoc_uart_phy_storage[11]
.sym 77103 basesoc_timer0_value[19]
.sym 77104 basesoc_timer0_value[27]
.sym 77105 basesoc_timer0_value[18]
.sym 77106 $abc$38894$n3564
.sym 77107 $abc$38894$n2331
.sym 77108 basesoc_timer0_eventmanager_status_w
.sym 77109 basesoc_adr[1]
.sym 77110 $abc$38894$n5766
.sym 77112 basesoc_timer0_value[16]
.sym 77113 VexRiscv._zz_194_[5]
.sym 77114 $abc$38894$n4621
.sym 77115 $abc$38894$n2331
.sym 77116 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 77117 basesoc_timer0_value_status[23]
.sym 77118 $abc$38894$n6068_1
.sym 77119 $abc$38894$n4636_1
.sym 77120 $abc$38894$n4588_1
.sym 77121 basesoc_dat_w[6]
.sym 77122 basesoc_uart_phy_storage[12]
.sym 77123 $abc$38894$n3510
.sym 77124 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 77162 $abc$38894$n3857
.sym 77163 $abc$38894$n3859
.sym 77164 $abc$38894$n3861
.sym 77165 $abc$38894$n3863
.sym 77166 $abc$38894$n3865
.sym 77167 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 77168 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 77201 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 77203 sys_rst
.sym 77205 $abc$38894$n4375_1
.sym 77206 $abc$38894$n7497
.sym 77207 basesoc_vexriscv_ibus_adr[11]
.sym 77208 basesoc_timer0_value[28]
.sym 77211 $abc$38894$n3461_1
.sym 77212 $abc$38894$n5186_1
.sym 77213 $abc$38894$n5172
.sym 77214 $abc$38894$n7486
.sym 77215 basesoc_timer0_value[29]
.sym 77216 VexRiscv._zz_194_[17]
.sym 77217 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 77218 basesoc_timer0_value[21]
.sym 77219 basesoc_timer0_load_storage[29]
.sym 77220 $abc$38894$n5858_1
.sym 77222 $abc$38894$n5586_1
.sym 77223 basesoc_timer0_value_status[18]
.sym 77225 basesoc_uart_phy_rx_busy
.sym 77226 $abc$38894$n2321
.sym 77263 $abc$38894$n4621
.sym 77264 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 77265 basesoc_uart_phy_storage[25]
.sym 77266 $abc$38894$n4588_1
.sym 77267 slave_sel_r[1]
.sym 77268 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 77269 $abc$38894$n4585
.sym 77270 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 77303 basesoc_ctrl_storage[30]
.sym 77305 basesoc_dat_w[4]
.sym 77307 basesoc_timer0_value[22]
.sym 77310 $abc$38894$n4955_1
.sym 77311 basesoc_dat_w[6]
.sym 77312 $abc$38894$n7490
.sym 77314 $abc$38894$n7494
.sym 77316 $abc$38894$n4955_1
.sym 77318 slave_sel_r[1]
.sym 77319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 77320 csrbankarray_csrbank2_bitbang0_w[0]
.sym 77321 basesoc_uart_phy_tx_reg[0]
.sym 77323 $abc$38894$n5965_1
.sym 77324 $abc$38894$n7485
.sym 77325 basesoc_dat_w[5]
.sym 77328 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 77365 basesoc_uart_phy_tx_reg[0]
.sym 77366 basesoc_uart_phy_tx_reg[7]
.sym 77367 basesoc_uart_phy_tx_reg[3]
.sym 77368 basesoc_uart_phy_tx_reg[1]
.sym 77369 basesoc_uart_phy_tx_reg[4]
.sym 77370 basesoc_uart_phy_tx_reg[6]
.sym 77371 basesoc_uart_phy_tx_reg[2]
.sym 77372 basesoc_uart_phy_tx_reg[5]
.sym 77409 VexRiscv._zz_194_[16]
.sym 77410 basesoc_dat_w[7]
.sym 77411 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 77412 $abc$38894$n4906
.sym 77413 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 77414 $abc$38894$n4589
.sym 77417 VexRiscv._zz_311_
.sym 77418 spiflash_i
.sym 77419 basesoc_timer0_reload_storage[2]
.sym 77420 basesoc_uart_phy_storage[12]
.sym 77421 $abc$38894$n2182
.sym 77422 $abc$38894$n6349_1
.sym 77423 basesoc_timer0_value[26]
.sym 77424 $abc$38894$n5440
.sym 77425 $abc$38894$n5428
.sym 77426 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 77428 basesoc_ctrl_storage[26]
.sym 77429 basesoc_dat_w[3]
.sym 77430 $abc$38894$n5962
.sym 77439 $PACKER_VCC_NET
.sym 77440 basesoc_uart_tx_fifo_consume[0]
.sym 77444 $PACKER_VCC_NET
.sym 77447 $PACKER_VCC_NET
.sym 77455 basesoc_uart_tx_fifo_consume[1]
.sym 77456 $abc$38894$n7469
.sym 77459 basesoc_uart_tx_fifo_consume[2]
.sym 77460 basesoc_uart_tx_fifo_consume[3]
.sym 77462 basesoc_uart_tx_fifo_do_read
.sym 77464 $abc$38894$n7469
.sym 77467 $abc$38894$n5429
.sym 77468 $abc$38894$n5428
.sym 77469 $abc$38894$n5408
.sym 77470 $abc$38894$n5413
.sym 77471 basesoc_timer0_reload_storage[7]
.sym 77472 basesoc_timer0_reload_storage[1]
.sym 77473 basesoc_timer0_reload_storage[2]
.sym 77474 $abc$38894$n5414
.sym 77475 $PACKER_VCC_NET
.sym 77476 $PACKER_VCC_NET
.sym 77477 $PACKER_VCC_NET
.sym 77478 $PACKER_VCC_NET
.sym 77479 $PACKER_VCC_NET
.sym 77480 $PACKER_VCC_NET
.sym 77481 $abc$38894$n7469
.sym 77482 $abc$38894$n7469
.sym 77483 basesoc_uart_tx_fifo_consume[0]
.sym 77484 basesoc_uart_tx_fifo_consume[1]
.sym 77486 basesoc_uart_tx_fifo_consume[2]
.sym 77487 basesoc_uart_tx_fifo_consume[3]
.sym 77494 clk12_$glb_clk
.sym 77495 basesoc_uart_tx_fifo_do_read
.sym 77496 $PACKER_VCC_NET
.sym 77511 VexRiscv._zz_193_[31]
.sym 77513 basesoc_uart_tx_fifo_wrport_we
.sym 77515 $abc$38894$n7491
.sym 77517 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 77518 basesoc_timer0_value[25]
.sym 77520 $abc$38894$n7482
.sym 77523 $abc$38894$n2331
.sym 77524 basesoc_timer0_value_status[23]
.sym 77525 basesoc_uart_phy_storage[12]
.sym 77526 $abc$38894$n6068_1
.sym 77528 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 77529 basesoc_dat_w[6]
.sym 77530 basesoc_dat_w[2]
.sym 77531 $abc$38894$n4636_1
.sym 77532 VexRiscv._zz_321_[0]
.sym 77537 basesoc_ctrl_reset_reset_r
.sym 77539 basesoc_dat_w[6]
.sym 77540 $abc$38894$n7469
.sym 77541 $PACKER_VCC_NET
.sym 77544 basesoc_dat_w[1]
.sym 77548 $abc$38894$n7469
.sym 77550 basesoc_dat_w[4]
.sym 77552 basesoc_uart_tx_fifo_produce[1]
.sym 77553 basesoc_dat_w[2]
.sym 77554 basesoc_dat_w[5]
.sym 77555 basesoc_uart_tx_fifo_wrport_we
.sym 77556 basesoc_dat_w[7]
.sym 77559 basesoc_uart_tx_fifo_produce[3]
.sym 77563 basesoc_uart_tx_fifo_produce[2]
.sym 77565 basesoc_uart_tx_fifo_produce[0]
.sym 77567 basesoc_dat_w[3]
.sym 77569 basesoc_uart_phy_storage[12]
.sym 77570 $abc$38894$n6349_1
.sym 77571 $abc$38894$n5440
.sym 77572 $abc$38894$n4636_1
.sym 77573 $abc$38894$n6347
.sym 77574 $abc$38894$n5392_1
.sym 77575 $abc$38894$n5441
.sym 77576 $abc$38894$n5426
.sym 77577 $abc$38894$n7469
.sym 77578 $abc$38894$n7469
.sym 77579 $abc$38894$n7469
.sym 77580 $abc$38894$n7469
.sym 77581 $abc$38894$n7469
.sym 77582 $abc$38894$n7469
.sym 77583 $abc$38894$n7469
.sym 77584 $abc$38894$n7469
.sym 77585 basesoc_uart_tx_fifo_produce[0]
.sym 77586 basesoc_uart_tx_fifo_produce[1]
.sym 77588 basesoc_uart_tx_fifo_produce[2]
.sym 77589 basesoc_uart_tx_fifo_produce[3]
.sym 77596 clk12_$glb_clk
.sym 77597 basesoc_uart_tx_fifo_wrport_we
.sym 77598 basesoc_ctrl_reset_reset_r
.sym 77599 basesoc_dat_w[1]
.sym 77600 basesoc_dat_w[2]
.sym 77601 basesoc_dat_w[3]
.sym 77602 basesoc_dat_w[4]
.sym 77603 basesoc_dat_w[5]
.sym 77604 basesoc_dat_w[6]
.sym 77605 basesoc_dat_w[7]
.sym 77606 $PACKER_VCC_NET
.sym 77611 VexRiscv.CsrPlugin_mepc[11]
.sym 77613 $abc$38894$n3485_1
.sym 77614 $abc$38894$n3461_1
.sym 77616 $abc$38894$n4375_1
.sym 77618 sys_rst
.sym 77621 VexRiscv._zz_319_
.sym 77622 VexRiscv._zz_194_[8]
.sym 77623 $abc$38894$n5858_1
.sym 77624 VexRiscv._zz_194_[17]
.sym 77625 $abc$38894$n5586_1
.sym 77626 $abc$38894$n3400_1
.sym 77627 basesoc_timer0_value[21]
.sym 77628 VexRiscv._zz_193_[31]
.sym 77629 basesoc_timer0_value[18]
.sym 77630 $abc$38894$n2321
.sym 77631 VexRiscv._zz_316_[5]
.sym 77632 VexRiscv._zz_194_[22]
.sym 77633 basesoc_timer0_value_status[18]
.sym 77634 VexRiscv._zz_316_[0]
.sym 77671 $abc$38894$n2306
.sym 77672 basesoc_timer0_value_status[23]
.sym 77673 $abc$38894$n5048
.sym 77674 basesoc_timer0_value_status[18]
.sym 77675 basesoc_timer0_value_status[21]
.sym 77676 VexRiscv._zz_314_[31]
.sym 77677 basesoc_timer0_value_status[26]
.sym 77678 $abc$38894$n5483
.sym 77714 VexRiscv._zz_321_[0]
.sym 77716 basesoc_uart_eventmanager_status_w[0]
.sym 77717 basesoc_uart_rx_fifo_readable
.sym 77718 basesoc_dat_w[4]
.sym 77719 basesoc_adr[1]
.sym 77720 VexRiscv._zz_194_[18]
.sym 77721 $abc$38894$n2167
.sym 77722 VexRiscv._zz_311_
.sym 77723 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 77725 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 77726 VexRiscv._zz_316_[11]
.sym 77727 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 77728 csrbankarray_csrbank2_bitbang0_w[0]
.sym 77731 $abc$38894$n5392_1
.sym 77732 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 77733 basesoc_uart_rx_fifo_produce[2]
.sym 77734 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 77735 $abc$38894$n5965_1
.sym 77775 basesoc_uart_rx_fifo_produce[2]
.sym 77776 basesoc_uart_rx_fifo_produce[3]
.sym 77777 $abc$38894$n5462
.sym 77778 $abc$38894$n2307
.sym 77779 $abc$38894$n5110
.sym 77780 VexRiscv._zz_35_[7]
.sym 77815 VexRiscv._zz_194_[1]
.sym 77816 VexRiscv._zz_194_[31]
.sym 77819 $abc$38894$n2140
.sym 77820 VexRiscv._zz_194_[26]
.sym 77821 VexRiscv._zz_311_
.sym 77822 $abc$38894$n7505
.sym 77824 VexRiscv._zz_194_[17]
.sym 77827 $abc$38894$n5048
.sym 77828 $abc$38894$n5440
.sym 77830 $abc$38894$n2307
.sym 77831 VexRiscv._zz_35_[12]
.sym 77832 VexRiscv._zz_193_[0]
.sym 77833 $abc$38894$n2307
.sym 77834 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 77836 basesoc_timer0_value[26]
.sym 77838 $abc$38894$n5428
.sym 77844 basesoc_uart_rx_fifo_consume[2]
.sym 77847 $abc$38894$n7535
.sym 77851 $PACKER_VCC_NET
.sym 77854 basesoc_uart_rx_fifo_do_read
.sym 77855 $abc$38894$n7535
.sym 77856 $PACKER_VCC_NET
.sym 77861 basesoc_uart_rx_fifo_consume[3]
.sym 77865 $PACKER_VCC_NET
.sym 77871 basesoc_uart_rx_fifo_consume[0]
.sym 77872 basesoc_uart_rx_fifo_consume[1]
.sym 77875 VexRiscv._zz_35_[12]
.sym 77876 basesoc_uart_rx_fifo_produce[1]
.sym 77877 $abc$38894$n5096
.sym 77878 $abc$38894$n5465
.sym 77879 $abc$38894$n5108
.sym 77880 $abc$38894$n5461
.sym 77881 $abc$38894$n5391_1
.sym 77882 $abc$38894$n5464
.sym 77883 $PACKER_VCC_NET
.sym 77884 $PACKER_VCC_NET
.sym 77885 $PACKER_VCC_NET
.sym 77886 $PACKER_VCC_NET
.sym 77887 $PACKER_VCC_NET
.sym 77888 $PACKER_VCC_NET
.sym 77889 $abc$38894$n7535
.sym 77890 $abc$38894$n7535
.sym 77891 basesoc_uart_rx_fifo_consume[0]
.sym 77892 basesoc_uart_rx_fifo_consume[1]
.sym 77894 basesoc_uart_rx_fifo_consume[2]
.sym 77895 basesoc_uart_rx_fifo_consume[3]
.sym 77902 clk12_$glb_clk
.sym 77903 basesoc_uart_rx_fifo_do_read
.sym 77904 $PACKER_VCC_NET
.sym 77913 $PACKER_VCC_NET
.sym 77916 $PACKER_VCC_NET
.sym 77917 basesoc_ctrl_reset_reset_r
.sym 77918 VexRiscv._zz_194_[24]
.sym 77919 VexRiscv._zz_316_[23]
.sym 77921 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 77923 $abc$38894$n4666_1
.sym 77924 basesoc_uart_phy_source_payload_data[7]
.sym 77925 VexRiscv._zz_193_[31]
.sym 77926 basesoc_uart_phy_source_payload_data[4]
.sym 77929 VexRiscv.execute_to_memory_IS_DIV
.sym 77930 basesoc_uart_rx_fifo_produce[0]
.sym 77931 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 77933 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 77934 $abc$38894$n6068_1
.sym 77935 $abc$38894$n5587_1
.sym 77936 $abc$38894$n2306
.sym 77938 basesoc_uart_rx_fifo_consume[1]
.sym 77940 VexRiscv.execute_to_memory_IS_DIV
.sym 77948 basesoc_uart_phy_source_payload_data[5]
.sym 77950 $abc$38894$n7535
.sym 77951 basesoc_uart_phy_source_payload_data[2]
.sym 77952 basesoc_uart_phy_source_payload_data[1]
.sym 77953 basesoc_uart_rx_fifo_produce[0]
.sym 77955 basesoc_uart_phy_source_payload_data[3]
.sym 77956 basesoc_uart_rx_fifo_produce[3]
.sym 77958 $abc$38894$n7535
.sym 77962 basesoc_uart_rx_fifo_produce[2]
.sym 77963 basesoc_uart_phy_source_payload_data[6]
.sym 77965 basesoc_uart_phy_source_payload_data[4]
.sym 77970 basesoc_uart_rx_fifo_produce[1]
.sym 77972 basesoc_uart_rx_fifo_wrport_we
.sym 77974 $PACKER_VCC_NET
.sym 77975 basesoc_uart_phy_source_payload_data[7]
.sym 77976 basesoc_uart_phy_source_payload_data[0]
.sym 77977 VexRiscv._zz_35_[23]
.sym 77978 $abc$38894$n6096_1
.sym 77979 VexRiscv._zz_35_[24]
.sym 77980 $abc$38894$n5965_1
.sym 77981 $abc$38894$n5586_1
.sym 77982 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 77983 VexRiscv._zz_35_[0]
.sym 77984 VexRiscv._zz_35_[16]
.sym 77985 $abc$38894$n7535
.sym 77986 $abc$38894$n7535
.sym 77987 $abc$38894$n7535
.sym 77988 $abc$38894$n7535
.sym 77989 $abc$38894$n7535
.sym 77990 $abc$38894$n7535
.sym 77991 $abc$38894$n7535
.sym 77992 $abc$38894$n7535
.sym 77993 basesoc_uart_rx_fifo_produce[0]
.sym 77994 basesoc_uart_rx_fifo_produce[1]
.sym 77996 basesoc_uart_rx_fifo_produce[2]
.sym 77997 basesoc_uart_rx_fifo_produce[3]
.sym 78004 clk12_$glb_clk
.sym 78005 basesoc_uart_rx_fifo_wrport_we
.sym 78006 basesoc_uart_phy_source_payload_data[0]
.sym 78007 basesoc_uart_phy_source_payload_data[1]
.sym 78008 basesoc_uart_phy_source_payload_data[2]
.sym 78009 basesoc_uart_phy_source_payload_data[3]
.sym 78010 basesoc_uart_phy_source_payload_data[4]
.sym 78011 basesoc_uart_phy_source_payload_data[5]
.sym 78012 basesoc_uart_phy_source_payload_data[6]
.sym 78013 basesoc_uart_phy_source_payload_data[7]
.sym 78014 $PACKER_VCC_NET
.sym 78019 basesoc_timer0_load_storage[11]
.sym 78021 VexRiscv._zz_319_
.sym 78023 basesoc_uart_phy_source_payload_data[3]
.sym 78024 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 78025 basesoc_ctrl_reset_reset_r
.sym 78026 VexRiscv._zz_316_[24]
.sym 78027 basesoc_uart_phy_source_payload_data[2]
.sym 78028 VexRiscv._zz_193_[30]
.sym 78029 spiflash_bus_dat_r[2]
.sym 78031 $abc$38894$n5858_1
.sym 78032 $abc$38894$n5586_1
.sym 78034 VexRiscv._zz_50_[11]
.sym 78035 $abc$38894$n3400_1
.sym 78036 $abc$38894$n5485
.sym 78037 VexRiscv._zz_194_[31]
.sym 78038 basesoc_uart_rx_fifo_wrport_we
.sym 78039 VexRiscv.memory_arbitration_isValid
.sym 78040 VexRiscv._zz_214_[21]
.sym 78041 $abc$38894$n3400_1
.sym 78049 $abc$38894$n7433
.sym 78050 $abc$38894$n7433
.sym 78051 $PACKER_VCC_NET
.sym 78053 VexRiscv._zz_79_[30]
.sym 78057 VexRiscv._zz_79_[31]
.sym 78058 $PACKER_VCC_NET
.sym 78060 VexRiscv._zz_79_[26]
.sym 78064 VexRiscv._zz_94_[19]
.sym 78065 VexRiscv._zz_94_[16]
.sym 78067 VexRiscv._zz_79_[24]
.sym 78068 VexRiscv._zz_79_[25]
.sym 78069 VexRiscv._zz_94_[18]
.sym 78070 VexRiscv._zz_94_[17]
.sym 78071 VexRiscv._zz_94_[15]
.sym 78073 VexRiscv._zz_79_[27]
.sym 78074 VexRiscv._zz_79_[28]
.sym 78077 VexRiscv._zz_79_[29]
.sym 78079 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 78080 $abc$38894$n5775_1
.sym 78081 $abc$38894$n6068_1
.sym 78082 $abc$38894$n5559
.sym 78083 VexRiscv._zz_79_[24]
.sym 78084 VexRiscv._zz_35_[30]
.sym 78085 $abc$38894$n5858_1
.sym 78086 $abc$38894$n5482
.sym 78087 $abc$38894$n7433
.sym 78088 $abc$38894$n7433
.sym 78089 $abc$38894$n7433
.sym 78090 $abc$38894$n7433
.sym 78091 $abc$38894$n7433
.sym 78092 $abc$38894$n7433
.sym 78093 $abc$38894$n7433
.sym 78094 $abc$38894$n7433
.sym 78095 VexRiscv._zz_94_[15]
.sym 78096 VexRiscv._zz_94_[16]
.sym 78098 VexRiscv._zz_94_[17]
.sym 78099 VexRiscv._zz_94_[18]
.sym 78100 VexRiscv._zz_94_[19]
.sym 78106 clk12_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78109 VexRiscv._zz_79_[26]
.sym 78110 VexRiscv._zz_79_[27]
.sym 78111 VexRiscv._zz_79_[28]
.sym 78112 VexRiscv._zz_79_[29]
.sym 78113 VexRiscv._zz_79_[30]
.sym 78114 VexRiscv._zz_79_[31]
.sym 78115 VexRiscv._zz_79_[24]
.sym 78116 VexRiscv._zz_79_[25]
.sym 78123 $abc$38894$n7433
.sym 78125 VexRiscv._zz_214_[30]
.sym 78126 $abc$38894$n7433
.sym 78127 basesoc_dat_w[6]
.sym 78129 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 78130 $abc$38894$n6096_1
.sym 78133 VexRiscv._zz_79_[7]
.sym 78134 VexRiscv._zz_50_[7]
.sym 78135 $abc$38894$n5965_1
.sym 78136 VexRiscv._zz_214_[28]
.sym 78138 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 78141 VexRiscv._zz_35_[31]
.sym 78142 $abc$38894$n6398_1
.sym 78143 VexRiscv._zz_79_[15]
.sym 78144 $abc$38894$n5597_1
.sym 78152 VexRiscv._zz_79_[17]
.sym 78153 VexRiscv._zz_79_[20]
.sym 78154 VexRiscv._zz_79_[23]
.sym 78157 VexRiscv._zz_50_[7]
.sym 78158 VexRiscv._zz_79_[22]
.sym 78160 VexRiscv._zz_79_[16]
.sym 78162 $PACKER_VCC_NET
.sym 78163 VexRiscv._zz_50_[9]
.sym 78167 VexRiscv._zz_50_[10]
.sym 78169 VexRiscv._zz_79_[18]
.sym 78172 VexRiscv._zz_50_[11]
.sym 78173 VexRiscv._zz_79_[19]
.sym 78175 $abc$38894$n7433
.sym 78176 VexRiscv._zz_52_
.sym 78177 VexRiscv._zz_79_[21]
.sym 78178 VexRiscv._zz_50_[8]
.sym 78180 $abc$38894$n7433
.sym 78181 $abc$38894$n6070_1
.sym 78182 $abc$38894$n5859_1
.sym 78183 VexRiscv._zz_35_[31]
.sym 78184 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 78185 $abc$38894$n5672
.sym 78186 $abc$38894$n6069_1
.sym 78187 VexRiscv._zz_79_[7]
.sym 78188 $abc$38894$n6004_1
.sym 78189 $abc$38894$n7433
.sym 78190 $abc$38894$n7433
.sym 78191 $abc$38894$n7433
.sym 78192 $abc$38894$n7433
.sym 78193 $abc$38894$n7433
.sym 78194 $abc$38894$n7433
.sym 78195 $abc$38894$n7433
.sym 78196 $abc$38894$n7433
.sym 78197 VexRiscv._zz_50_[7]
.sym 78198 VexRiscv._zz_50_[8]
.sym 78200 VexRiscv._zz_50_[9]
.sym 78201 VexRiscv._zz_50_[10]
.sym 78202 VexRiscv._zz_50_[11]
.sym 78208 clk12_$glb_clk
.sym 78209 VexRiscv._zz_52_
.sym 78210 VexRiscv._zz_79_[16]
.sym 78211 VexRiscv._zz_79_[17]
.sym 78212 VexRiscv._zz_79_[18]
.sym 78213 VexRiscv._zz_79_[19]
.sym 78214 VexRiscv._zz_79_[20]
.sym 78215 VexRiscv._zz_79_[21]
.sym 78216 VexRiscv._zz_79_[22]
.sym 78217 VexRiscv._zz_79_[23]
.sym 78218 $PACKER_VCC_NET
.sym 78224 $abc$38894$n5597_1
.sym 78225 VexRiscv._zz_79_[30]
.sym 78226 VexRiscv._zz_79_[16]
.sym 78227 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 78229 VexRiscv._zz_194_[19]
.sym 78232 VexRiscv.execute_to_memory_IS_DIV
.sym 78235 VexRiscv._zz_35_[12]
.sym 78236 $abc$38894$n15
.sym 78238 VexRiscv._zz_79_[12]
.sym 78239 VexRiscv._zz_79_[24]
.sym 78240 $abc$38894$n3613_1
.sym 78241 VexRiscv._zz_215_[7]
.sym 78243 VexRiscv._zz_214_[15]
.sym 78252 VexRiscv._zz_79_[13]
.sym 78253 VexRiscv._zz_79_[12]
.sym 78255 VexRiscv._zz_79_[8]
.sym 78258 $abc$38894$n7433
.sym 78262 VexRiscv._zz_79_[14]
.sym 78267 VexRiscv._zz_79_[10]
.sym 78268 VexRiscv._zz_94_[19]
.sym 78269 VexRiscv._zz_94_[16]
.sym 78271 $PACKER_VCC_NET
.sym 78272 VexRiscv._zz_79_[11]
.sym 78273 VexRiscv._zz_94_[18]
.sym 78274 VexRiscv._zz_94_[17]
.sym 78275 VexRiscv._zz_94_[15]
.sym 78276 $abc$38894$n7433
.sym 78277 VexRiscv._zz_79_[9]
.sym 78278 $PACKER_VCC_NET
.sym 78281 VexRiscv._zz_79_[15]
.sym 78283 $abc$38894$n2356
.sym 78284 $abc$38894$n6005_1
.sym 78285 $abc$38894$n6090_1
.sym 78286 $abc$38894$n104
.sym 78287 $abc$38894$n5673
.sym 78288 $abc$38894$n5989_1
.sym 78289 $abc$38894$n5860_1
.sym 78290 $abc$38894$n6006_1
.sym 78291 $abc$38894$n7433
.sym 78292 $abc$38894$n7433
.sym 78293 $abc$38894$n7433
.sym 78294 $abc$38894$n7433
.sym 78295 $abc$38894$n7433
.sym 78296 $abc$38894$n7433
.sym 78297 $abc$38894$n7433
.sym 78298 $abc$38894$n7433
.sym 78299 VexRiscv._zz_94_[15]
.sym 78300 VexRiscv._zz_94_[16]
.sym 78302 VexRiscv._zz_94_[17]
.sym 78303 VexRiscv._zz_94_[18]
.sym 78304 VexRiscv._zz_94_[19]
.sym 78310 clk12_$glb_clk
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78313 VexRiscv._zz_79_[10]
.sym 78314 VexRiscv._zz_79_[11]
.sym 78315 VexRiscv._zz_79_[12]
.sym 78316 VexRiscv._zz_79_[13]
.sym 78317 VexRiscv._zz_79_[14]
.sym 78318 VexRiscv._zz_79_[15]
.sym 78319 VexRiscv._zz_79_[8]
.sym 78320 VexRiscv._zz_79_[9]
.sym 78328 VexRiscv._zz_79_[14]
.sym 78330 $abc$38894$n3400_1
.sym 78331 $abc$38894$n6100_1
.sym 78334 basesoc_timer0_load_storage[10]
.sym 78335 VexRiscv._zz_79_[23]
.sym 78336 VexRiscv._zz_79_[13]
.sym 78337 VexRiscv._zz_215_[23]
.sym 78338 basesoc_uart_rx_fifo_consume[1]
.sym 78339 $abc$38894$n5593_1
.sym 78340 $abc$38894$n5977_1
.sym 78342 $abc$38894$n5587_1
.sym 78343 VexRiscv._zz_160_
.sym 78344 VexRiscv._zz_214_[10]
.sym 78345 VexRiscv._zz_79_[18]
.sym 78346 $abc$38894$n5765_1
.sym 78347 VexRiscv._zz_79_[3]
.sym 78348 VexRiscv.execute_to_memory_IS_DIV
.sym 78354 VexRiscv._zz_50_[7]
.sym 78355 VexRiscv._zz_79_[4]
.sym 78357 VexRiscv._zz_79_[2]
.sym 78358 VexRiscv._zz_79_[1]
.sym 78360 VexRiscv._zz_79_[5]
.sym 78361 $abc$38894$n7433
.sym 78362 VexRiscv._zz_50_[10]
.sym 78367 VexRiscv._zz_79_[7]
.sym 78368 $abc$38894$n7433
.sym 78371 VexRiscv._zz_52_
.sym 78372 VexRiscv._zz_79_[3]
.sym 78373 VexRiscv._zz_79_[6]
.sym 78374 VexRiscv._zz_50_[9]
.sym 78380 VexRiscv._zz_79_[0]
.sym 78381 VexRiscv._zz_50_[11]
.sym 78382 $PACKER_VCC_NET
.sym 78384 VexRiscv._zz_50_[8]
.sym 78385 $abc$38894$n5674_1
.sym 78386 $abc$38894$n5990_1
.sym 78387 $abc$38894$n6038_1
.sym 78388 VexRiscv._zz_163_[18]
.sym 78389 $abc$38894$n5966_1
.sym 78390 $abc$38894$n5972_1
.sym 78391 VexRiscv._zz_163_[28]
.sym 78392 VexRiscv._zz_163_[22]
.sym 78393 $abc$38894$n7433
.sym 78394 $abc$38894$n7433
.sym 78395 $abc$38894$n7433
.sym 78396 $abc$38894$n7433
.sym 78397 $abc$38894$n7433
.sym 78398 $abc$38894$n7433
.sym 78399 $abc$38894$n7433
.sym 78400 $abc$38894$n7433
.sym 78401 VexRiscv._zz_50_[7]
.sym 78402 VexRiscv._zz_50_[8]
.sym 78404 VexRiscv._zz_50_[9]
.sym 78405 VexRiscv._zz_50_[10]
.sym 78406 VexRiscv._zz_50_[11]
.sym 78412 clk12_$glb_clk
.sym 78413 VexRiscv._zz_52_
.sym 78414 VexRiscv._zz_79_[0]
.sym 78415 VexRiscv._zz_79_[1]
.sym 78416 VexRiscv._zz_79_[2]
.sym 78417 VexRiscv._zz_79_[3]
.sym 78418 VexRiscv._zz_79_[4]
.sym 78419 VexRiscv._zz_79_[5]
.sym 78420 VexRiscv._zz_79_[6]
.sym 78421 VexRiscv._zz_79_[7]
.sym 78422 $PACKER_VCC_NET
.sym 78427 $abc$38894$n7433
.sym 78428 VexRiscv._zz_50_[10]
.sym 78429 $abc$38894$n6487_1
.sym 78431 $abc$38894$n5954_1
.sym 78435 VexRiscv._zz_52_
.sym 78436 $abc$38894$n7433
.sym 78442 VexRiscv._zz_163_[3]
.sym 78446 VexRiscv._zz_50_[11]
.sym 78447 VexRiscv._zz_50_[11]
.sym 78448 VexRiscv._zz_214_[1]
.sym 78457 VexRiscv._zz_79_[26]
.sym 78460 VexRiscv._zz_79_[31]
.sym 78464 VexRiscv._zz_79_[30]
.sym 78466 $PACKER_VCC_NET
.sym 78468 VexRiscv._zz_79_[24]
.sym 78473 VexRiscv._zz_94_[21]
.sym 78474 VexRiscv._zz_94_[20]
.sym 78475 $PACKER_VCC_NET
.sym 78476 VexRiscv._zz_94_[24]
.sym 78477 VexRiscv._zz_79_[28]
.sym 78478 VexRiscv._zz_79_[25]
.sym 78479 VexRiscv._zz_94_[22]
.sym 78480 VexRiscv._zz_94_[23]
.sym 78481 $abc$38894$n7433
.sym 78483 VexRiscv._zz_79_[27]
.sym 78484 $abc$38894$n7433
.sym 78485 VexRiscv._zz_79_[29]
.sym 78487 VexRiscv._zz_163_[8]
.sym 78488 $abc$38894$n5588_1
.sym 78489 $abc$38894$n5587_1
.sym 78490 $abc$38894$n5766_1
.sym 78491 $abc$38894$n5765_1
.sym 78492 VexRiscv._zz_163_[0]
.sym 78493 VexRiscv._zz_162_[1]
.sym 78494 VexRiscv._zz_163_[15]
.sym 78495 $abc$38894$n7433
.sym 78496 $abc$38894$n7433
.sym 78497 $abc$38894$n7433
.sym 78498 $abc$38894$n7433
.sym 78499 $abc$38894$n7433
.sym 78500 $abc$38894$n7433
.sym 78501 $abc$38894$n7433
.sym 78502 $abc$38894$n7433
.sym 78503 VexRiscv._zz_94_[20]
.sym 78504 VexRiscv._zz_94_[21]
.sym 78506 VexRiscv._zz_94_[22]
.sym 78507 VexRiscv._zz_94_[23]
.sym 78508 VexRiscv._zz_94_[24]
.sym 78514 clk12_$glb_clk
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78517 VexRiscv._zz_79_[26]
.sym 78518 VexRiscv._zz_79_[27]
.sym 78519 VexRiscv._zz_79_[28]
.sym 78520 VexRiscv._zz_79_[29]
.sym 78521 VexRiscv._zz_79_[30]
.sym 78522 VexRiscv._zz_79_[31]
.sym 78523 VexRiscv._zz_79_[24]
.sym 78524 VexRiscv._zz_79_[25]
.sym 78529 VexRiscv._zz_215_[31]
.sym 78532 VexRiscv._zz_163_[18]
.sym 78534 VexRiscv._zz_163_[22]
.sym 78535 basesoc_uart_rx_fifo_consume[0]
.sym 78540 VexRiscv._zz_79_[9]
.sym 78541 VexRiscv._zz_79_[15]
.sym 78542 VexRiscv._zz_50_[7]
.sym 78543 VexRiscv._zz_79_[28]
.sym 78544 VexRiscv._zz_79_[15]
.sym 78546 VexRiscv._zz_79_[7]
.sym 78547 VexRiscv._zz_215_[16]
.sym 78548 VexRiscv._zz_79_[0]
.sym 78551 VexRiscv._zz_163_[22]
.sym 78552 VexRiscv._zz_215_[24]
.sym 78559 VexRiscv._zz_52_
.sym 78560 VexRiscv._zz_50_[9]
.sym 78562 VexRiscv._zz_79_[23]
.sym 78563 VexRiscv._zz_79_[20]
.sym 78566 VexRiscv._zz_79_[22]
.sym 78568 VexRiscv._zz_79_[16]
.sym 78572 VexRiscv._zz_50_[8]
.sym 78573 VexRiscv._zz_79_[18]
.sym 78576 VexRiscv._zz_79_[21]
.sym 78577 $PACKER_VCC_NET
.sym 78578 VexRiscv._zz_79_[17]
.sym 78579 VexRiscv._zz_50_[10]
.sym 78580 $abc$38894$n7433
.sym 78581 VexRiscv._zz_79_[19]
.sym 78583 VexRiscv._zz_50_[7]
.sym 78585 VexRiscv._zz_50_[11]
.sym 78588 $abc$38894$n7433
.sym 78590 VexRiscv._zz_163_[3]
.sym 78597 $abc$38894$n7433
.sym 78598 $abc$38894$n7433
.sym 78599 $abc$38894$n7433
.sym 78600 $abc$38894$n7433
.sym 78601 $abc$38894$n7433
.sym 78602 $abc$38894$n7433
.sym 78603 $abc$38894$n7433
.sym 78604 $abc$38894$n7433
.sym 78605 VexRiscv._zz_50_[7]
.sym 78606 VexRiscv._zz_50_[8]
.sym 78608 VexRiscv._zz_50_[9]
.sym 78609 VexRiscv._zz_50_[10]
.sym 78610 VexRiscv._zz_50_[11]
.sym 78616 clk12_$glb_clk
.sym 78617 VexRiscv._zz_52_
.sym 78618 VexRiscv._zz_79_[16]
.sym 78619 VexRiscv._zz_79_[17]
.sym 78620 VexRiscv._zz_79_[18]
.sym 78621 VexRiscv._zz_79_[19]
.sym 78622 VexRiscv._zz_79_[20]
.sym 78623 VexRiscv._zz_79_[21]
.sym 78624 VexRiscv._zz_79_[22]
.sym 78625 VexRiscv._zz_79_[23]
.sym 78626 $PACKER_VCC_NET
.sym 78632 user_sw1
.sym 78635 VexRiscv._zz_52_
.sym 78638 VexRiscv._zz_163_[8]
.sym 78645 VexRiscv._zz_79_[12]
.sym 78646 VexRiscv._zz_215_[0]
.sym 78648 VexRiscv._zz_215_[7]
.sym 78661 $PACKER_VCC_NET
.sym 78663 $PACKER_VCC_NET
.sym 78669 $abc$38894$n7433
.sym 78670 VexRiscv._zz_79_[12]
.sym 78671 VexRiscv._zz_79_[13]
.sym 78674 VexRiscv._zz_79_[14]
.sym 78675 VexRiscv._zz_79_[8]
.sym 78677 VexRiscv._zz_94_[21]
.sym 78678 VexRiscv._zz_94_[20]
.sym 78680 VexRiscv._zz_94_[24]
.sym 78682 VexRiscv._zz_79_[15]
.sym 78683 VexRiscv._zz_94_[22]
.sym 78684 VexRiscv._zz_94_[23]
.sym 78685 VexRiscv._zz_79_[11]
.sym 78686 $abc$38894$n7433
.sym 78688 VexRiscv._zz_79_[10]
.sym 78689 VexRiscv._zz_79_[9]
.sym 78699 $abc$38894$n7433
.sym 78700 $abc$38894$n7433
.sym 78701 $abc$38894$n7433
.sym 78702 $abc$38894$n7433
.sym 78703 $abc$38894$n7433
.sym 78704 $abc$38894$n7433
.sym 78705 $abc$38894$n7433
.sym 78706 $abc$38894$n7433
.sym 78707 VexRiscv._zz_94_[20]
.sym 78708 VexRiscv._zz_94_[21]
.sym 78710 VexRiscv._zz_94_[22]
.sym 78711 VexRiscv._zz_94_[23]
.sym 78712 VexRiscv._zz_94_[24]
.sym 78718 clk12_$glb_clk
.sym 78719 $PACKER_VCC_NET
.sym 78720 $PACKER_VCC_NET
.sym 78721 VexRiscv._zz_79_[10]
.sym 78722 VexRiscv._zz_79_[11]
.sym 78723 VexRiscv._zz_79_[12]
.sym 78724 VexRiscv._zz_79_[13]
.sym 78725 VexRiscv._zz_79_[14]
.sym 78726 VexRiscv._zz_79_[15]
.sym 78727 VexRiscv._zz_79_[8]
.sym 78728 VexRiscv._zz_79_[9]
.sym 78735 $PACKER_VCC_NET
.sym 78739 VexRiscv._zz_79_[13]
.sym 78742 VexRiscv._zz_79_[14]
.sym 78751 VexRiscv._zz_79_[3]
.sym 78763 VexRiscv._zz_52_
.sym 78764 $abc$38894$n7433
.sym 78765 $PACKER_VCC_NET
.sym 78766 VexRiscv._zz_79_[5]
.sym 78767 VexRiscv._zz_79_[4]
.sym 78768 VexRiscv._zz_79_[3]
.sym 78770 VexRiscv._zz_79_[2]
.sym 78772 $abc$38894$n7433
.sym 78773 VexRiscv._zz_79_[7]
.sym 78774 VexRiscv._zz_50_[10]
.sym 78777 VexRiscv._zz_79_[6]
.sym 78781 VexRiscv._zz_50_[8]
.sym 78782 VexRiscv._zz_79_[1]
.sym 78785 VexRiscv._zz_50_[11]
.sym 78787 VexRiscv._zz_50_[7]
.sym 78791 VexRiscv._zz_50_[9]
.sym 78792 VexRiscv._zz_79_[0]
.sym 78797 $abc$38894$n7433
.sym 78798 $abc$38894$n7433
.sym 78799 $abc$38894$n7433
.sym 78800 $abc$38894$n7433
.sym 78801 $abc$38894$n7433
.sym 78802 $abc$38894$n7433
.sym 78803 $abc$38894$n7433
.sym 78804 $abc$38894$n7433
.sym 78805 VexRiscv._zz_50_[7]
.sym 78806 VexRiscv._zz_50_[8]
.sym 78808 VexRiscv._zz_50_[9]
.sym 78809 VexRiscv._zz_50_[10]
.sym 78810 VexRiscv._zz_50_[11]
.sym 78816 clk12_$glb_clk
.sym 78817 VexRiscv._zz_52_
.sym 78818 VexRiscv._zz_79_[0]
.sym 78819 VexRiscv._zz_79_[1]
.sym 78820 VexRiscv._zz_79_[2]
.sym 78821 VexRiscv._zz_79_[3]
.sym 78822 VexRiscv._zz_79_[4]
.sym 78823 VexRiscv._zz_79_[5]
.sym 78824 VexRiscv._zz_79_[6]
.sym 78825 VexRiscv._zz_79_[7]
.sym 78826 $PACKER_VCC_NET
.sym 78835 VexRiscv._zz_52_
.sym 78838 VexRiscv._zz_50_[10]
.sym 78839 VexRiscv._zz_79_[4]
.sym 78847 VexRiscv._zz_50_[11]
.sym 78867 $abc$38894$n149
.sym 78891 $abc$38894$n149
.sym 78935 $abc$38894$n5051
.sym 78947 basesoc_uart_rx_fifo_produce[0]
.sym 79052 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 79065 $abc$38894$n4896
.sym 79067 spram_datain10[6]
.sym 79070 $abc$38894$n4896
.sym 79074 $abc$38894$n6159_1
.sym 79094 VexRiscv._zz_170_[0]
.sym 79103 $abc$38894$n6135_1
.sym 79104 $abc$38894$n2155
.sym 79105 basesoc_ctrl_bus_errors[6]
.sym 79111 basesoc_ctrl_bus_errors[0]
.sym 79115 VexRiscv._zz_129_[4]
.sym 79131 VexRiscv._zz_129_[7]
.sym 79144 VexRiscv._zz_129_[4]
.sym 79147 VexRiscv._zz_129_[3]
.sym 79148 VexRiscv._zz_170_[1]
.sym 79151 VexRiscv._zz_170_[0]
.sym 79153 VexRiscv.decode_to_execute_RS2[15]
.sym 79162 VexRiscv._zz_129_[7]
.sym 79169 VexRiscv._zz_129_[3]
.sym 79180 VexRiscv._zz_129_[4]
.sym 79203 VexRiscv._zz_129_[7]
.sym 79204 VexRiscv.decode_to_execute_RS2[15]
.sym 79205 VexRiscv._zz_170_[0]
.sym 79206 VexRiscv._zz_170_[1]
.sym 79207 $abc$38894$n7896_$glb_ce
.sym 79208 clk12_$glb_clk
.sym 79212 basesoc_ctrl_bus_errors[2]
.sym 79213 basesoc_ctrl_bus_errors[3]
.sym 79214 basesoc_ctrl_bus_errors[4]
.sym 79215 basesoc_ctrl_bus_errors[5]
.sym 79216 basesoc_ctrl_bus_errors[6]
.sym 79217 basesoc_ctrl_bus_errors[7]
.sym 79222 array_muxed1[7]
.sym 79223 $abc$38894$n6149_1
.sym 79224 $abc$38894$n6143_1
.sym 79225 VexRiscv._zz_129_[7]
.sym 79226 array_muxed1[3]
.sym 79227 array_muxed0[12]
.sym 79228 array_muxed0[4]
.sym 79230 array_muxed1[4]
.sym 79233 $abc$38894$n6134
.sym 79235 slave_sel_r[2]
.sym 79237 basesoc_ctrl_bus_errors[1]
.sym 79239 array_muxed1[14]
.sym 79240 slave_sel_r[2]
.sym 79242 basesoc_timer0_eventmanager_storage
.sym 79245 $abc$38894$n7
.sym 79253 $abc$38894$n2155
.sym 79259 basesoc_ctrl_bus_errors[0]
.sym 79282 $PACKER_VCC_NET
.sym 79286 $PACKER_VCC_NET
.sym 79287 basesoc_ctrl_bus_errors[0]
.sym 79330 $abc$38894$n2155
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79333 basesoc_ctrl_bus_errors[8]
.sym 79334 basesoc_ctrl_bus_errors[9]
.sym 79335 basesoc_ctrl_bus_errors[10]
.sym 79336 basesoc_ctrl_bus_errors[11]
.sym 79337 basesoc_ctrl_bus_errors[12]
.sym 79338 basesoc_ctrl_bus_errors[13]
.sym 79339 basesoc_ctrl_bus_errors[14]
.sym 79340 basesoc_ctrl_bus_errors[15]
.sym 79343 $abc$38894$n4924
.sym 79344 basesoc_ctrl_storage[29]
.sym 79345 basesoc_ctrl_bus_errors[0]
.sym 79349 $abc$38894$n2155
.sym 79350 array_muxed0[2]
.sym 79354 array_muxed1[1]
.sym 79355 $abc$38894$n6131
.sym 79356 spram_wren0
.sym 79358 basesoc_ctrl_bus_errors[12]
.sym 79359 basesoc_dat_w[7]
.sym 79361 $abc$38894$n2155
.sym 79362 basesoc_ctrl_bus_errors[14]
.sym 79365 basesoc_dat_w[4]
.sym 79368 $abc$38894$n147
.sym 79374 $abc$38894$n3487_1
.sym 79375 $abc$38894$n147
.sym 79376 $abc$38894$n2138
.sym 79378 $abc$38894$n3488_1
.sym 79386 basesoc_ctrl_bus_errors[4]
.sym 79387 $abc$38894$n72
.sym 79388 $abc$38894$n3493_1
.sym 79390 basesoc_ctrl_bus_errors[8]
.sym 79391 basesoc_ctrl_bus_errors[9]
.sym 79392 basesoc_ctrl_bus_errors[10]
.sym 79393 basesoc_ctrl_bus_errors[11]
.sym 79395 $abc$38894$n3583_1
.sym 79396 $abc$38894$n3481_1
.sym 79397 basesoc_ctrl_bus_errors[1]
.sym 79400 $abc$38894$n3573
.sym 79401 sys_rst
.sym 79403 $abc$38894$n5044_1
.sym 79405 $abc$38894$n7
.sym 79408 $abc$38894$n147
.sym 79409 $abc$38894$n3488_1
.sym 79410 $abc$38894$n3493_1
.sym 79413 $abc$38894$n3573
.sym 79414 basesoc_ctrl_bus_errors[8]
.sym 79416 $abc$38894$n5044_1
.sym 79420 basesoc_ctrl_bus_errors[1]
.sym 79422 $abc$38894$n3583_1
.sym 79425 basesoc_ctrl_bus_errors[9]
.sym 79426 basesoc_ctrl_bus_errors[8]
.sym 79427 basesoc_ctrl_bus_errors[11]
.sym 79428 basesoc_ctrl_bus_errors[10]
.sym 79438 $abc$38894$n7
.sym 79443 sys_rst
.sym 79445 $abc$38894$n3487_1
.sym 79449 basesoc_ctrl_bus_errors[4]
.sym 79450 $abc$38894$n3481_1
.sym 79451 $abc$38894$n3583_1
.sym 79452 $abc$38894$n72
.sym 79453 $abc$38894$n2138
.sym 79454 clk12_$glb_clk
.sym 79456 basesoc_ctrl_bus_errors[16]
.sym 79457 basesoc_ctrl_bus_errors[17]
.sym 79458 basesoc_ctrl_bus_errors[18]
.sym 79459 basesoc_ctrl_bus_errors[19]
.sym 79460 basesoc_ctrl_bus_errors[20]
.sym 79461 basesoc_ctrl_bus_errors[21]
.sym 79462 basesoc_ctrl_bus_errors[22]
.sym 79463 basesoc_ctrl_bus_errors[23]
.sym 79468 array_muxed0[10]
.sym 79471 $abc$38894$n74
.sym 79473 basesoc_dat_w[1]
.sym 79474 basesoc_dat_w[6]
.sym 79475 slave_sel_r[2]
.sym 79476 $abc$38894$n3497_1
.sym 79479 $abc$38894$n70
.sym 79481 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 79483 $abc$38894$n3579
.sym 79485 basesoc_ctrl_bus_errors[22]
.sym 79487 VexRiscv._zz_170_[0]
.sym 79488 spiflash_bus_dat_r[1]
.sym 79489 $abc$38894$n2155
.sym 79490 $abc$38894$n3576
.sym 79491 $abc$38894$n6135_1
.sym 79497 $abc$38894$n3576
.sym 79498 $abc$38894$n5043
.sym 79499 $abc$38894$n5045
.sym 79502 $abc$38894$n66
.sym 79505 $abc$38894$n3491_1
.sym 79506 basesoc_dat_w[3]
.sym 79507 $abc$38894$n3579
.sym 79508 basesoc_dat_w[6]
.sym 79509 $abc$38894$n3490_1
.sym 79512 $abc$38894$n3489_1
.sym 79513 basesoc_ctrl_bus_errors[24]
.sym 79514 basesoc_ctrl_bus_errors[17]
.sym 79515 $abc$38894$n3478_1
.sym 79516 basesoc_ctrl_bus_errors[27]
.sym 79519 $abc$38894$n3492_1
.sym 79522 basesoc_ctrl_bus_errors[25]
.sym 79523 basesoc_ctrl_bus_errors[26]
.sym 79524 $abc$38894$n2313
.sym 79525 basesoc_ctrl_bus_errors[20]
.sym 79526 basesoc_ctrl_bus_errors[21]
.sym 79527 basesoc_ctrl_bus_errors[22]
.sym 79528 basesoc_ctrl_bus_errors[23]
.sym 79530 basesoc_ctrl_bus_errors[24]
.sym 79531 $abc$38894$n5043
.sym 79532 $abc$38894$n5045
.sym 79533 $abc$38894$n3579
.sym 79539 basesoc_dat_w[3]
.sym 79542 basesoc_ctrl_bus_errors[25]
.sym 79543 $abc$38894$n3579
.sym 79544 $abc$38894$n3576
.sym 79545 basesoc_ctrl_bus_errors[17]
.sym 79549 basesoc_dat_w[6]
.sym 79554 $abc$38894$n3489_1
.sym 79555 $abc$38894$n3490_1
.sym 79556 $abc$38894$n3492_1
.sym 79557 $abc$38894$n3491_1
.sym 79560 basesoc_ctrl_bus_errors[20]
.sym 79561 $abc$38894$n3576
.sym 79562 $abc$38894$n66
.sym 79563 $abc$38894$n3478_1
.sym 79566 basesoc_ctrl_bus_errors[24]
.sym 79567 basesoc_ctrl_bus_errors[26]
.sym 79568 basesoc_ctrl_bus_errors[25]
.sym 79569 basesoc_ctrl_bus_errors[27]
.sym 79572 basesoc_ctrl_bus_errors[20]
.sym 79573 basesoc_ctrl_bus_errors[23]
.sym 79574 basesoc_ctrl_bus_errors[22]
.sym 79575 basesoc_ctrl_bus_errors[21]
.sym 79576 $abc$38894$n2313
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 basesoc_ctrl_bus_errors[24]
.sym 79580 basesoc_ctrl_bus_errors[25]
.sym 79581 basesoc_ctrl_bus_errors[26]
.sym 79582 basesoc_ctrl_bus_errors[27]
.sym 79583 basesoc_ctrl_bus_errors[28]
.sym 79584 basesoc_ctrl_bus_errors[29]
.sym 79585 basesoc_ctrl_bus_errors[30]
.sym 79586 basesoc_ctrl_bus_errors[31]
.sym 79591 $abc$38894$n5042_1
.sym 79592 basesoc_dat_w[3]
.sym 79593 $abc$38894$n5045
.sym 79595 basesoc_timer0_load_storage[3]
.sym 79596 $abc$38894$n9
.sym 79597 basesoc_dat_w[5]
.sym 79598 VexRiscv.decode_to_execute_RS2[10]
.sym 79599 basesoc_dat_w[2]
.sym 79600 $abc$38894$n2155
.sym 79601 $abc$38894$n4896
.sym 79603 slave_sel_r[1]
.sym 79606 basesoc_timer0_load_storage[6]
.sym 79607 slave_sel_r[1]
.sym 79608 basesoc_ctrl_bus_errors[6]
.sym 79609 $abc$38894$n3462_1
.sym 79611 $abc$38894$n3573
.sym 79612 array_muxed0[13]
.sym 79614 basesoc_ctrl_storage[22]
.sym 79621 $abc$38894$n5068_1
.sym 79622 basesoc_ctrl_bus_errors[18]
.sym 79624 $PACKER_VCC_NET
.sym 79625 basesoc_ctrl_bus_errors[21]
.sym 79626 $abc$38894$n5067
.sym 79627 basesoc_ctrl_storage[26]
.sym 79628 basesoc_ctrl_bus_errors[12]
.sym 79629 $abc$38894$n3484_1
.sym 79630 $abc$38894$n3479_1
.sym 79631 $abc$38894$n2306
.sym 79632 basesoc_ctrl_bus_errors[14]
.sym 79633 $abc$38894$n5069
.sym 79634 basesoc_uart_rx_fifo_produce[0]
.sym 79635 $abc$38894$n3485_1
.sym 79637 $abc$38894$n3573
.sym 79639 basesoc_ctrl_bus_errors[31]
.sym 79640 basesoc_ctrl_bus_errors[28]
.sym 79641 $abc$38894$n5070_1
.sym 79642 basesoc_ctrl_bus_errors[30]
.sym 79643 $abc$38894$n3579
.sym 79645 $abc$38894$n78
.sym 79647 basesoc_ctrl_storage[29]
.sym 79648 basesoc_ctrl_bus_errors[28]
.sym 79649 basesoc_ctrl_bus_errors[29]
.sym 79650 $abc$38894$n3576
.sym 79653 basesoc_ctrl_bus_errors[29]
.sym 79654 basesoc_ctrl_bus_errors[28]
.sym 79655 basesoc_ctrl_bus_errors[30]
.sym 79656 basesoc_ctrl_bus_errors[31]
.sym 79659 $abc$38894$n3579
.sym 79662 basesoc_ctrl_bus_errors[28]
.sym 79665 basesoc_ctrl_bus_errors[18]
.sym 79666 $abc$38894$n3576
.sym 79667 $abc$38894$n3484_1
.sym 79668 basesoc_ctrl_storage[26]
.sym 79671 $abc$38894$n3479_1
.sym 79672 basesoc_ctrl_bus_errors[30]
.sym 79673 basesoc_ctrl_bus_errors[14]
.sym 79674 $abc$38894$n3485_1
.sym 79677 $abc$38894$n5067
.sym 79678 $abc$38894$n5068_1
.sym 79679 $abc$38894$n5069
.sym 79680 $abc$38894$n5070_1
.sym 79683 $abc$38894$n3573
.sym 79684 $abc$38894$n78
.sym 79685 basesoc_ctrl_bus_errors[12]
.sym 79686 $abc$38894$n3484_1
.sym 79690 basesoc_uart_rx_fifo_produce[0]
.sym 79691 $PACKER_VCC_NET
.sym 79695 $abc$38894$n3576
.sym 79696 $abc$38894$n3484_1
.sym 79697 basesoc_ctrl_bus_errors[21]
.sym 79698 basesoc_ctrl_storage[29]
.sym 79699 $abc$38894$n2306
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79702 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 79703 $abc$38894$n6380_1
.sym 79704 $abc$38894$n6379_1
.sym 79705 $abc$38894$n6513
.sym 79706 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 79707 $abc$38894$n6135_1
.sym 79708 $abc$38894$n6511
.sym 79709 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 79712 basesoc_uart_phy_storage[28]
.sym 79714 $abc$38894$n5623
.sym 79715 basesoc_adr[1]
.sym 79717 basesoc_adr[0]
.sym 79718 $abc$38894$n3479_1
.sym 79719 $abc$38894$n2306
.sym 79720 $abc$38894$n5058_1
.sym 79721 basesoc_adr[2]
.sym 79722 $abc$38894$n64
.sym 79723 array_muxed0[13]
.sym 79724 $abc$38894$n5066_1
.sym 79725 basesoc_timer0_en_storage
.sym 79726 $PACKER_GND_NET
.sym 79727 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 79728 $abc$38894$n3575
.sym 79729 $abc$38894$n3563
.sym 79731 slave_sel_r[2]
.sym 79732 $abc$38894$n6112_1
.sym 79733 slave_sel_r[0]
.sym 79734 $abc$38894$n3758
.sym 79736 $abc$38894$n3758
.sym 79744 $abc$38894$n5048_1
.sym 79747 basesoc_bus_wishbone_dat_r[0]
.sym 79748 $abc$38894$n3476_1
.sym 79749 $abc$38894$n5052_1
.sym 79750 basesoc_ctrl_storage[1]
.sym 79751 $abc$38894$n3583_1
.sym 79752 slave_sel_r[0]
.sym 79753 spiflash_bus_dat_r[6]
.sym 79755 basesoc_ctrl_bus_errors[22]
.sym 79756 basesoc_bus_wishbone_dat_r[6]
.sym 79758 $abc$38894$n3482_1
.sym 79759 $abc$38894$n5051
.sym 79761 $abc$38894$n5049
.sym 79763 $abc$38894$n6509_1
.sym 79764 basesoc_adr[2]
.sym 79765 $abc$38894$n5050_1
.sym 79767 slave_sel_r[1]
.sym 79768 basesoc_ctrl_bus_errors[6]
.sym 79769 $abc$38894$n3462_1
.sym 79773 spiflash_bus_dat_r[0]
.sym 79774 basesoc_ctrl_storage[22]
.sym 79776 basesoc_ctrl_bus_errors[6]
.sym 79777 $abc$38894$n3462_1
.sym 79778 $abc$38894$n6509_1
.sym 79779 $abc$38894$n3583_1
.sym 79788 $abc$38894$n5050_1
.sym 79789 $abc$38894$n3476_1
.sym 79790 $abc$38894$n5051
.sym 79791 basesoc_ctrl_storage[1]
.sym 79794 $abc$38894$n3462_1
.sym 79795 $abc$38894$n5052_1
.sym 79796 $abc$38894$n5048_1
.sym 79797 $abc$38894$n5049
.sym 79800 $abc$38894$n3482_1
.sym 79801 basesoc_adr[2]
.sym 79802 basesoc_ctrl_storage[22]
.sym 79803 basesoc_ctrl_bus_errors[22]
.sym 79806 slave_sel_r[1]
.sym 79807 slave_sel_r[0]
.sym 79808 spiflash_bus_dat_r[0]
.sym 79809 basesoc_bus_wishbone_dat_r[0]
.sym 79812 slave_sel_r[0]
.sym 79813 slave_sel_r[1]
.sym 79814 basesoc_bus_wishbone_dat_r[6]
.sym 79815 spiflash_bus_dat_r[6]
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79825 $abc$38894$n6109_1
.sym 79826 $abc$38894$n3459_1
.sym 79827 basesoc_bus_wishbone_dat_r[1]
.sym 79828 $abc$38894$n6120_1
.sym 79829 $abc$38894$n2323
.sym 79830 basesoc_bus_wishbone_dat_r[4]
.sym 79831 $abc$38894$n6111_1
.sym 79832 $abc$38894$n3575
.sym 79836 $abc$38894$n9
.sym 79837 $abc$38894$n3583_1
.sym 79838 VexRiscv.decode_to_execute_RS2[13]
.sym 79839 $abc$38894$n3481_1
.sym 79840 $abc$38894$n11
.sym 79841 array_muxed1[13]
.sym 79842 $abc$38894$n3479_1
.sym 79843 $abc$38894$n3484_1
.sym 79844 $abc$38894$n3476_1
.sym 79845 $abc$38894$n5052_1
.sym 79846 $abc$38894$n3482_1
.sym 79848 basesoc_dat_w[3]
.sym 79850 basesoc_adr[2]
.sym 79851 basesoc_timer0_en_storage
.sym 79852 $abc$38894$n3756
.sym 79853 basesoc_dat_w[4]
.sym 79854 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 79855 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 79856 $abc$38894$n3575
.sym 79857 basesoc_timer0_en_storage
.sym 79858 $abc$38894$n6150_1
.sym 79859 basesoc_dat_w[7]
.sym 79860 $abc$38894$n4923
.sym 79866 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 79868 $abc$38894$n5046
.sym 79869 $abc$38894$n5042_1
.sym 79871 $abc$38894$n3538
.sym 79872 $abc$38894$n3462_1
.sym 79873 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 79875 $abc$38894$n3460_1
.sym 79876 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 79877 $abc$38894$n3510
.sym 79879 $abc$38894$n3764
.sym 79882 slave_sel[2]
.sym 79884 $abc$38894$n4923
.sym 79885 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 79886 $abc$38894$n6106_1
.sym 79888 csrbankarray_sel_r
.sym 79890 $abc$38894$n6109_1
.sym 79892 $abc$38894$n6125_1
.sym 79893 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 79896 $abc$38894$n4924
.sym 79897 slave_sel[0]
.sym 79901 slave_sel[2]
.sym 79906 slave_sel[0]
.sym 79911 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 79912 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 79913 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 79914 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 79917 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 79918 $abc$38894$n3460_1
.sym 79919 $abc$38894$n3538
.sym 79923 $abc$38894$n3764
.sym 79925 $abc$38894$n6106_1
.sym 79926 $abc$38894$n6109_1
.sym 79929 $abc$38894$n6125_1
.sym 79930 $abc$38894$n3764
.sym 79931 $abc$38894$n6109_1
.sym 79932 csrbankarray_sel_r
.sym 79935 $abc$38894$n5046
.sym 79936 $abc$38894$n5042_1
.sym 79937 $abc$38894$n3462_1
.sym 79941 $abc$38894$n4924
.sym 79942 $abc$38894$n4923
.sym 79944 $abc$38894$n3510
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 $abc$38894$n6117_1
.sym 79949 $abc$38894$n3565
.sym 79950 $abc$38894$n3572_1
.sym 79951 $abc$38894$n6107_1
.sym 79952 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 79953 basesoc_timer0_value[3]
.sym 79954 $abc$38894$n6114_1
.sym 79955 basesoc_bus_wishbone_dat_r[7]
.sym 79959 $abc$38894$n2306
.sym 79960 $abc$38894$n3485_1
.sym 79961 basesoc_ctrl_bus_errors[0]
.sym 79962 $abc$38894$n5046
.sym 79963 $abc$38894$n2227
.sym 79964 $abc$38894$n3478_1
.sym 79965 $abc$38894$n3510
.sym 79967 $abc$38894$n3538
.sym 79968 $abc$38894$n3462_1
.sym 79969 $abc$38894$n3459_1
.sym 79970 basesoc_timer0_reload_storage[15]
.sym 79972 $abc$38894$n3481_1
.sym 79973 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 79974 $abc$38894$n2478
.sym 79975 $abc$38894$n2313
.sym 79976 $abc$38894$n3460_1
.sym 79977 basesoc_timer0_load_storage[5]
.sym 79978 $abc$38894$n3484_1
.sym 79979 $abc$38894$n2325
.sym 79981 $abc$38894$n6117_1
.sym 79982 $abc$38894$n5712
.sym 79983 $abc$38894$n3565
.sym 79989 $abc$38894$n6330_1
.sym 79990 VexRiscv._zz_286_[9]
.sym 79991 VexRiscv._zz_170_[2]
.sym 79992 VexRiscv._zz_170_[1]
.sym 79993 basesoc_timer0_reload_storage[3]
.sym 79994 VexRiscv._zz_287_[1]
.sym 79996 $abc$38894$n6331_1
.sym 79997 basesoc_timer0_load_storage[3]
.sym 79998 $abc$38894$n6328_1
.sym 80000 VexRiscv._zz_170_[1]
.sym 80002 basesoc_timer0_eventmanager_status_w
.sym 80003 VexRiscv._zz_32_[1]
.sym 80005 VexRiscv._zz_170_[0]
.sym 80006 VexRiscv._zz_32_[0]
.sym 80007 $abc$38894$n3572_1
.sym 80008 $abc$38894$n5712
.sym 80010 $abc$38894$n4988_1
.sym 80011 $abc$38894$n6332
.sym 80012 $abc$38894$n3919
.sym 80014 $abc$38894$n3565
.sym 80015 $abc$38894$n4989
.sym 80016 $abc$38894$n149
.sym 80017 $abc$38894$n4952_1
.sym 80018 basesoc_timer0_value_status[19]
.sym 80019 $abc$38894$n3920_1
.sym 80020 $abc$38894$n3919
.sym 80022 VexRiscv._zz_170_[1]
.sym 80023 $abc$38894$n3919
.sym 80024 VexRiscv._zz_170_[0]
.sym 80025 VexRiscv._zz_32_[0]
.sym 80028 VexRiscv._zz_286_[9]
.sym 80034 $abc$38894$n6332
.sym 80035 VexRiscv._zz_32_[1]
.sym 80036 $abc$38894$n6328_1
.sym 80037 VexRiscv._zz_287_[1]
.sym 80040 $abc$38894$n4988_1
.sym 80041 $abc$38894$n3572_1
.sym 80042 $abc$38894$n4989
.sym 80043 basesoc_timer0_reload_storage[3]
.sym 80046 basesoc_timer0_reload_storage[3]
.sym 80047 $abc$38894$n5712
.sym 80048 basesoc_timer0_eventmanager_status_w
.sym 80052 basesoc_timer0_load_storage[3]
.sym 80053 $abc$38894$n3565
.sym 80054 $abc$38894$n4952_1
.sym 80055 basesoc_timer0_value_status[19]
.sym 80058 $abc$38894$n3919
.sym 80059 $abc$38894$n6331_1
.sym 80060 $abc$38894$n6330_1
.sym 80061 VexRiscv._zz_32_[0]
.sym 80064 $abc$38894$n3920_1
.sym 80065 VexRiscv._zz_170_[0]
.sym 80066 VexRiscv._zz_170_[1]
.sym 80067 VexRiscv._zz_170_[2]
.sym 80068 $abc$38894$n149
.sym 80069 clk12_$glb_clk
.sym 80071 $abc$38894$n5134_1
.sym 80072 $abc$38894$n6353
.sym 80073 $abc$38894$n6354_1
.sym 80074 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 80075 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 80076 $abc$38894$n6121_1
.sym 80077 basesoc_timer0_value[5]
.sym 80078 $abc$38894$n4986_1
.sym 80083 VexRiscv._zz_170_[1]
.sym 80084 $abc$38894$n3610_1
.sym 80087 $abc$38894$n2321
.sym 80088 $abc$38894$n6167_1
.sym 80090 basesoc_timer0_eventmanager_status_w
.sym 80092 $abc$38894$n3565
.sym 80093 basesoc_uart_rx_fifo_wrport_we
.sym 80095 $abc$38894$n3572_1
.sym 80096 $abc$38894$n3538
.sym 80097 $abc$38894$n6107_1
.sym 80098 basesoc_timer0_reload_storage[10]
.sym 80099 slave_sel_r[1]
.sym 80100 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 80101 basesoc_timer0_value[3]
.sym 80102 basesoc_timer0_reload_storage[1]
.sym 80103 $abc$38894$n6114_1
.sym 80104 $abc$38894$n3604_1
.sym 80105 basesoc_timer0_value_status[1]
.sym 80106 basesoc_timer0_load_storage[6]
.sym 80112 basesoc_timer0_load_storage[1]
.sym 80113 $abc$38894$n3565
.sym 80114 basesoc_timer0_reload_storage[10]
.sym 80115 $abc$38894$n6108_1
.sym 80116 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 80118 $abc$38894$n5730
.sym 80121 sys_rst
.sym 80123 $abc$38894$n6107_1
.sym 80125 basesoc_dat_w[4]
.sym 80126 $abc$38894$n3575
.sym 80130 basesoc_timer0_reload_storage[9]
.sym 80131 basesoc_dat_w[7]
.sym 80133 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 80135 $abc$38894$n3563
.sym 80138 basesoc_timer0_reload_storage[9]
.sym 80139 $abc$38894$n2325
.sym 80140 basesoc_timer0_value_status[18]
.sym 80141 basesoc_timer0_eventmanager_status_w
.sym 80143 $abc$38894$n4952_1
.sym 80151 $abc$38894$n3565
.sym 80152 basesoc_timer0_load_storage[1]
.sym 80153 $abc$38894$n3575
.sym 80154 basesoc_timer0_reload_storage[9]
.sym 80157 basesoc_timer0_reload_storage[10]
.sym 80158 $abc$38894$n3575
.sym 80159 $abc$38894$n4952_1
.sym 80160 basesoc_timer0_value_status[18]
.sym 80166 basesoc_dat_w[4]
.sym 80169 $abc$38894$n5730
.sym 80170 basesoc_timer0_reload_storage[9]
.sym 80171 basesoc_timer0_eventmanager_status_w
.sym 80175 basesoc_dat_w[7]
.sym 80181 $abc$38894$n6107_1
.sym 80182 $abc$38894$n6108_1
.sym 80183 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 80184 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 80187 $abc$38894$n3563
.sym 80189 $abc$38894$n3565
.sym 80190 sys_rst
.sym 80191 $abc$38894$n2325
.sym 80192 clk12_$glb_clk
.sym 80193 sys_rst_$glb_sr
.sym 80194 $abc$38894$n4979_1
.sym 80195 basesoc_bus_wishbone_dat_r[3]
.sym 80196 $abc$38894$n5033
.sym 80197 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 80198 basesoc_timer0_value[6]
.sym 80199 $abc$38894$n5136_1
.sym 80200 $abc$38894$n6112_1
.sym 80201 basesoc_bus_wishbone_dat_r[5]
.sym 80205 basesoc_timer0_reload_storage[7]
.sym 80206 basesoc_dat_w[5]
.sym 80207 $abc$38894$n3538
.sym 80208 $abc$38894$n4950_1
.sym 80210 $abc$38894$n2319
.sym 80211 $abc$38894$n6108_1
.sym 80212 basesoc_timer0_load_storage[24]
.sym 80214 $abc$38894$n2167
.sym 80215 $abc$38894$n5016_1
.sym 80218 basesoc_timer0_eventmanager_status_w
.sym 80219 basesoc_timer0_value[15]
.sym 80220 $abc$38894$n6118_1
.sym 80221 $abc$38894$n3563
.sym 80222 $abc$38894$n4955_1
.sym 80223 $abc$38894$n6112_1
.sym 80224 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 80225 slave_sel_r[0]
.sym 80226 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80227 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 80228 $abc$38894$n4986_1
.sym 80229 $abc$38894$n4952_1
.sym 80237 $abc$38894$n3510
.sym 80239 $abc$38894$n5142_1
.sym 80240 basesoc_timer0_value_status[2]
.sym 80241 basesoc_timer0_value[7]
.sym 80242 basesoc_timer0_en_storage
.sym 80243 basesoc_timer0_load_storage[7]
.sym 80244 $abc$38894$n4911
.sym 80245 $abc$38894$n5724
.sym 80246 $abc$38894$n5138_1
.sym 80247 basesoc_timer0_value_status[12]
.sym 80249 basesoc_timer0_value[5]
.sym 80250 $abc$38894$n4957_1
.sym 80252 $abc$38894$n4950_1
.sym 80253 $abc$38894$n3565
.sym 80254 basesoc_timer0_load_storage[2]
.sym 80255 $abc$38894$n3572_1
.sym 80257 basesoc_timer0_value_status[4]
.sym 80258 $abc$38894$n3565
.sym 80259 basesoc_timer0_eventmanager_status_w
.sym 80260 basesoc_timer0_load_storage[9]
.sym 80263 basesoc_timer0_value[6]
.sym 80264 basesoc_timer0_value[4]
.sym 80265 $abc$38894$n4912
.sym 80266 basesoc_timer0_reload_storage[7]
.sym 80268 $abc$38894$n3572_1
.sym 80269 $abc$38894$n3565
.sym 80270 basesoc_timer0_reload_storage[7]
.sym 80271 basesoc_timer0_load_storage[7]
.sym 80274 basesoc_timer0_value[5]
.sym 80275 basesoc_timer0_value[7]
.sym 80276 basesoc_timer0_value[6]
.sym 80277 basesoc_timer0_value[4]
.sym 80280 basesoc_timer0_value_status[4]
.sym 80281 $abc$38894$n4950_1
.sym 80282 $abc$38894$n4957_1
.sym 80283 basesoc_timer0_value_status[12]
.sym 80286 basesoc_timer0_eventmanager_status_w
.sym 80288 $abc$38894$n5724
.sym 80289 basesoc_timer0_reload_storage[7]
.sym 80292 $abc$38894$n3510
.sym 80294 $abc$38894$n4911
.sym 80295 $abc$38894$n4912
.sym 80299 basesoc_timer0_load_storage[9]
.sym 80300 basesoc_timer0_en_storage
.sym 80301 $abc$38894$n5142_1
.sym 80304 $abc$38894$n5138_1
.sym 80305 basesoc_timer0_load_storage[7]
.sym 80307 basesoc_timer0_en_storage
.sym 80310 basesoc_timer0_value_status[2]
.sym 80311 $abc$38894$n4957_1
.sym 80312 basesoc_timer0_load_storage[2]
.sym 80313 $abc$38894$n3565
.sym 80315 clk12_$glb_clk
.sym 80316 sys_rst_$glb_sr
.sym 80317 $abc$38894$n6123_1
.sym 80318 basesoc_bus_wishbone_dat_r[2]
.sym 80319 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 80320 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 80321 $abc$38894$n4971_1
.sym 80322 $abc$38894$n6147_1
.sym 80323 $abc$38894$n6115
.sym 80324 $abc$38894$n6138_1
.sym 80329 basesoc_timer0_load_storage[7]
.sym 80330 $abc$38894$n4911
.sym 80331 csrbankarray_csrbank2_bitbang0_w[1]
.sym 80332 basesoc_timer0_reload_storage[20]
.sym 80333 $abc$38894$n3510
.sym 80335 $abc$38894$n5004_1
.sym 80337 basesoc_timer0_reload_storage[26]
.sym 80338 basesoc_timer0_en_storage
.sym 80339 basesoc_timer0_value[26]
.sym 80340 basesoc_timer0_reload_storage[2]
.sym 80341 $abc$38894$n5033
.sym 80342 basesoc_uart_phy_storage[11]
.sym 80343 basesoc_adr[2]
.sym 80344 basesoc_timer0_reload_storage[1]
.sym 80345 basesoc_dat_w[3]
.sym 80346 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 80347 basesoc_uart_phy_storage[9]
.sym 80348 $abc$38894$n3756
.sym 80349 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 80350 $abc$38894$n6502_1
.sym 80351 basesoc_timer0_value[0]
.sym 80352 $abc$38894$n4926
.sym 80358 basesoc_timer0_eventmanager_status_w
.sym 80359 basesoc_timer0_value[1]
.sym 80360 $abc$38894$n3597_1
.sym 80361 $abc$38894$n3595_1
.sym 80364 basesoc_timer0_value[13]
.sym 80366 basesoc_timer0_reload_storage[15]
.sym 80367 $abc$38894$n3594_1
.sym 80368 basesoc_timer0_value[12]
.sym 80369 $abc$38894$n2331
.sym 80373 basesoc_timer0_value[3]
.sym 80377 basesoc_timer0_value[0]
.sym 80378 basesoc_timer0_value[2]
.sym 80379 basesoc_timer0_value[15]
.sym 80380 basesoc_timer0_value[14]
.sym 80384 $abc$38894$n3596_1
.sym 80385 basesoc_timer0_value[17]
.sym 80388 $abc$38894$n5748
.sym 80393 basesoc_timer0_value[17]
.sym 80397 $abc$38894$n3596_1
.sym 80398 $abc$38894$n3597_1
.sym 80399 $abc$38894$n3595_1
.sym 80400 $abc$38894$n3594_1
.sym 80403 basesoc_timer0_value[14]
.sym 80404 basesoc_timer0_value[12]
.sym 80405 basesoc_timer0_value[13]
.sym 80406 basesoc_timer0_value[15]
.sym 80409 basesoc_timer0_value[0]
.sym 80410 basesoc_timer0_value[3]
.sym 80411 basesoc_timer0_value[1]
.sym 80412 basesoc_timer0_value[2]
.sym 80418 basesoc_timer0_value[12]
.sym 80424 basesoc_timer0_value[2]
.sym 80428 basesoc_timer0_value[15]
.sym 80433 $abc$38894$n5748
.sym 80434 basesoc_timer0_eventmanager_status_w
.sym 80435 basesoc_timer0_reload_storage[15]
.sym 80437 $abc$38894$n2331
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80440 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 80441 basesoc_timer0_value[19]
.sym 80442 $abc$38894$n5158
.sym 80443 basesoc_timer0_value[17]
.sym 80444 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 80445 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 80446 $abc$38894$n5162_1
.sym 80447 $abc$38894$n6373_1
.sym 80451 basesoc_uart_rx_fifo_produce[0]
.sym 80454 basesoc_timer0_value[12]
.sym 80455 basesoc_dat_w[1]
.sym 80456 $abc$38894$n3597_1
.sym 80457 $abc$38894$n2331
.sym 80460 basesoc_timer0_reload_storage[29]
.sym 80461 basesoc_uart_phy_storage[0]
.sym 80463 $abc$38894$n4579
.sym 80464 $abc$38894$n3481_1
.sym 80465 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 80466 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 80467 $abc$38894$n4927
.sym 80468 basesoc_timer0_value_status[31]
.sym 80469 basesoc_timer0_value[30]
.sym 80470 $abc$38894$n6147_1
.sym 80471 $abc$38894$n2478
.sym 80472 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 80473 basesoc_timer0_load_storage[31]
.sym 80475 $abc$38894$n3484_1
.sym 80481 basesoc_timer0_value[21]
.sym 80482 $abc$38894$n4950_1
.sym 80483 $abc$38894$n3590_1
.sym 80484 basesoc_adr[1]
.sym 80485 basesoc_timer0_value[16]
.sym 80486 basesoc_timer0_value_status[31]
.sym 80487 $abc$38894$n3592_1
.sym 80488 basesoc_timer0_value[18]
.sym 80489 $abc$38894$n5027
.sym 80490 $abc$38894$n3593_1
.sym 80491 $abc$38894$n3591_1
.sym 80492 $abc$38894$n2167
.sym 80493 basesoc_timer0_value[22]
.sym 80494 $abc$38894$n4955_1
.sym 80495 basesoc_timer0_value_status[15]
.sym 80496 basesoc_adr[0]
.sym 80497 basesoc_timer0_value_status[23]
.sym 80498 basesoc_timer0_value[23]
.sym 80499 basesoc_timer0_value[20]
.sym 80500 basesoc_timer0_value[17]
.sym 80504 $abc$38894$n3588_1
.sym 80505 basesoc_dat_w[3]
.sym 80506 basesoc_timer0_value[19]
.sym 80507 basesoc_uart_phy_storage[28]
.sym 80509 $abc$38894$n3589_1
.sym 80510 basesoc_uart_phy_storage[12]
.sym 80512 $abc$38894$n4952_1
.sym 80514 $abc$38894$n3593_1
.sym 80517 $abc$38894$n3588_1
.sym 80520 basesoc_timer0_value_status[31]
.sym 80522 $abc$38894$n5027
.sym 80523 $abc$38894$n4955_1
.sym 80526 basesoc_timer0_value[16]
.sym 80527 basesoc_timer0_value[17]
.sym 80528 basesoc_timer0_value[19]
.sym 80529 basesoc_timer0_value[18]
.sym 80532 basesoc_uart_phy_storage[28]
.sym 80533 basesoc_uart_phy_storage[12]
.sym 80534 basesoc_adr[1]
.sym 80535 basesoc_adr[0]
.sym 80538 basesoc_timer0_value[20]
.sym 80539 basesoc_timer0_value[22]
.sym 80540 basesoc_timer0_value[21]
.sym 80541 basesoc_timer0_value[23]
.sym 80544 basesoc_timer0_value_status[15]
.sym 80545 basesoc_timer0_value_status[23]
.sym 80546 $abc$38894$n4950_1
.sym 80547 $abc$38894$n4952_1
.sym 80551 basesoc_dat_w[3]
.sym 80556 $abc$38894$n3591_1
.sym 80557 $abc$38894$n3590_1
.sym 80558 $abc$38894$n3589_1
.sym 80559 $abc$38894$n3592_1
.sym 80560 $abc$38894$n2167
.sym 80561 clk12_$glb_clk
.sym 80562 sys_rst_$glb_sr
.sym 80563 $abc$38894$n5172
.sym 80564 $abc$38894$n4990_1
.sym 80565 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 80566 $abc$38894$n4974_1
.sym 80567 $abc$38894$n6502_1
.sym 80568 $abc$38894$n2337
.sym 80569 $abc$38894$n6372_1
.sym 80570 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 80575 basesoc_timer0_eventmanager_status_w
.sym 80576 $abc$38894$n3510
.sym 80577 basesoc_timer0_load_storage[29]
.sym 80579 basesoc_uart_phy_storage[15]
.sym 80580 basesoc_dat_w[5]
.sym 80581 basesoc_timer0_value[22]
.sym 80584 basesoc_uart_phy_storage[9]
.sym 80585 basesoc_timer0_value[21]
.sym 80586 basesoc_timer0_load_storage[16]
.sym 80587 basesoc_timer0_reload_storage[2]
.sym 80588 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 80589 VexRiscv._zz_194_[4]
.sym 80590 basesoc_timer0_value_status[1]
.sym 80591 basesoc_timer0_value_status[21]
.sym 80592 $abc$38894$n3604_1
.sym 80593 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 80594 basesoc_timer0_reload_storage[1]
.sym 80595 slave_sel_r[1]
.sym 80596 $abc$38894$n3538
.sym 80597 basesoc_ctrl_storage[19]
.sym 80598 basesoc_timer0_value_status[9]
.sym 80607 basesoc_timer0_value[27]
.sym 80608 $abc$38894$n3863
.sym 80611 basesoc_timer0_value[26]
.sym 80612 basesoc_timer0_eventmanager_status_w
.sym 80613 $abc$38894$n3857
.sym 80615 $abc$38894$n3861
.sym 80617 basesoc_timer0_reload_storage[31]
.sym 80618 basesoc_timer0_value[28]
.sym 80619 basesoc_timer0_value[25]
.sym 80621 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 80622 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 80623 $abc$38894$n4315_1
.sym 80625 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 80626 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 80628 $abc$38894$n149
.sym 80629 basesoc_timer0_value[30]
.sym 80630 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 80631 basesoc_timer0_value[31]
.sym 80632 basesoc_timer0_value[29]
.sym 80634 $abc$38894$n5796
.sym 80635 basesoc_timer0_value[24]
.sym 80638 $abc$38894$n4315_1
.sym 80639 $abc$38894$n3863
.sym 80640 $abc$38894$n149
.sym 80643 basesoc_timer0_eventmanager_status_w
.sym 80645 $abc$38894$n5796
.sym 80646 basesoc_timer0_reload_storage[31]
.sym 80649 basesoc_timer0_value[30]
.sym 80650 basesoc_timer0_value[29]
.sym 80651 basesoc_timer0_value[31]
.sym 80652 basesoc_timer0_value[28]
.sym 80655 $abc$38894$n4315_1
.sym 80657 $abc$38894$n149
.sym 80658 $abc$38894$n3857
.sym 80662 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 80667 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 80668 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 80669 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 80670 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 80673 basesoc_timer0_value[24]
.sym 80674 basesoc_timer0_value[26]
.sym 80675 basesoc_timer0_value[25]
.sym 80676 basesoc_timer0_value[27]
.sym 80679 $abc$38894$n4315_1
.sym 80680 $abc$38894$n3861
.sym 80681 $abc$38894$n149
.sym 80684 clk12_$glb_clk
.sym 80685 VexRiscv.reset_$glb_sr
.sym 80686 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 80687 $abc$38894$n4927
.sym 80688 $abc$38894$n4967_1
.sym 80689 $abc$38894$n5063
.sym 80690 $abc$38894$n3754_1
.sym 80691 $abc$38894$n3753_1
.sym 80692 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 80693 $abc$38894$n5008_1
.sym 80698 basesoc_timer0_load_storage[24]
.sym 80701 basesoc_timer0_value[27]
.sym 80702 basesoc_timer0_reload_storage[27]
.sym 80704 $abc$38894$n4950_1
.sym 80707 basesoc_timer0_value[25]
.sym 80708 $abc$38894$n5036_1
.sym 80709 $abc$38894$n3476_1
.sym 80710 cas_switches_status[2]
.sym 80712 $abc$38894$n6118_1
.sym 80713 $abc$38894$n3563
.sym 80714 $abc$38894$n149
.sym 80716 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 80717 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 80718 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 80719 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 80720 basesoc_timer0_reload_storage[19]
.sym 80721 csrbankarray_csrbank2_bitbang0_w[3]
.sym 80727 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 80732 $abc$38894$n3865
.sym 80734 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 80737 $abc$38894$n3859
.sym 80738 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 80740 $abc$38894$n149
.sym 80741 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 80742 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 80748 $abc$38894$n4315_1
.sym 80749 VexRiscv._zz_319_
.sym 80755 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 80759 $auto$alumacc.cc:474:replace_alu$3892.C[1]
.sym 80761 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 80762 VexRiscv._zz_319_
.sym 80765 $auto$alumacc.cc:474:replace_alu$3892.C[2]
.sym 80767 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 80769 $auto$alumacc.cc:474:replace_alu$3892.C[1]
.sym 80771 $auto$alumacc.cc:474:replace_alu$3892.C[3]
.sym 80773 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 80775 $auto$alumacc.cc:474:replace_alu$3892.C[2]
.sym 80777 $auto$alumacc.cc:474:replace_alu$3892.C[4]
.sym 80779 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 80781 $auto$alumacc.cc:474:replace_alu$3892.C[3]
.sym 80783 $auto$alumacc.cc:474:replace_alu$3892.C[5]
.sym 80786 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 80787 $auto$alumacc.cc:474:replace_alu$3892.C[4]
.sym 80790 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 80793 $auto$alumacc.cc:474:replace_alu$3892.C[5]
.sym 80796 $abc$38894$n149
.sym 80797 $abc$38894$n4315_1
.sym 80799 $abc$38894$n3865
.sym 80802 $abc$38894$n4315_1
.sym 80804 $abc$38894$n3859
.sym 80805 $abc$38894$n149
.sym 80807 clk12_$glb_clk
.sym 80808 VexRiscv.reset_$glb_sr
.sym 80809 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 80810 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 80811 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 80812 $abc$38894$n7478
.sym 80813 $abc$38894$n7477
.sym 80814 $abc$38894$n4315_1
.sym 80815 $abc$38894$n7479
.sym 80816 $abc$38894$n6118_1
.sym 80819 $abc$38894$n5483
.sym 80820 basesoc_ctrl_storage[26]
.sym 80822 basesoc_uart_phy_storage[31]
.sym 80824 basesoc_timer0_value_status[8]
.sym 80825 $abc$38894$n2331
.sym 80826 $abc$38894$n5008_1
.sym 80827 $abc$38894$n4952_1
.sym 80828 basesoc_dat_w[3]
.sym 80829 basesoc_adr[0]
.sym 80830 basesoc_timer0_reload_storage[31]
.sym 80831 $abc$38894$n4957_1
.sym 80833 VexRiscv._zz_337_
.sym 80834 VexRiscv.CsrPlugin_hadException
.sym 80835 VexRiscv._zz_319_
.sym 80836 basesoc_dat_w[7]
.sym 80837 $abc$38894$n4622_1
.sym 80838 basesoc_ctrl_storage[27]
.sym 80839 $abc$38894$n3753_1
.sym 80840 basesoc_adr[2]
.sym 80841 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 80842 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 80843 basesoc_timer0_reload_storage[1]
.sym 80844 $abc$38894$n3756
.sym 80851 VexRiscv._zz_194_[6]
.sym 80853 $abc$38894$n3510
.sym 80855 VexRiscv._zz_311_
.sym 80856 $abc$38894$n4906
.sym 80859 VexRiscv._zz_194_[5]
.sym 80861 VexRiscv._zz_194_[4]
.sym 80862 $abc$38894$n4905
.sym 80863 VexRiscv._zz_194_[17]
.sym 80864 basesoc_uart_phy_rx_busy
.sym 80865 VexRiscv._zz_194_[16]
.sym 80866 $abc$38894$n3538
.sym 80871 $abc$38894$n102
.sym 80873 $abc$38894$n6349_1
.sym 80880 slave_sel[1]
.sym 80881 $abc$38894$n5962
.sym 80883 VexRiscv._zz_194_[16]
.sym 80884 VexRiscv._zz_311_
.sym 80885 VexRiscv._zz_194_[17]
.sym 80890 $abc$38894$n3538
.sym 80891 $abc$38894$n6349_1
.sym 80898 $abc$38894$n102
.sym 80901 VexRiscv._zz_194_[6]
.sym 80902 VexRiscv._zz_194_[5]
.sym 80903 VexRiscv._zz_311_
.sym 80908 slave_sel[1]
.sym 80914 $abc$38894$n5962
.sym 80915 basesoc_uart_phy_rx_busy
.sym 80919 VexRiscv._zz_194_[5]
.sym 80920 VexRiscv._zz_311_
.sym 80921 VexRiscv._zz_194_[4]
.sym 80925 $abc$38894$n4905
.sym 80926 $abc$38894$n4906
.sym 80927 $abc$38894$n3510
.sym 80930 clk12_$glb_clk
.sym 80931 sys_rst_$glb_sr
.sym 80932 $abc$38894$n4622_1
.sym 80933 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 80934 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 80935 $abc$38894$n4580_1
.sym 80936 basesoc_uart_tx_old_trigger
.sym 80937 basesoc_uart_tx_fifo_wrport_we
.sym 80938 VexRiscv._zz_314_[0]
.sym 80939 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 80942 VexRiscv._zz_35_[7]
.sym 80945 VexRiscv._zz_194_[6]
.sym 80947 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 80948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 80949 $abc$38894$n2331
.sym 80950 VexRiscv._zz_321_[0]
.sym 80951 $abc$38894$n3510
.sym 80953 VexRiscv._zz_194_[5]
.sym 80954 basesoc_dat_w[2]
.sym 80955 VexRiscv._zz_321_[3]
.sym 80956 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 80957 $abc$38894$n102
.sym 80958 $abc$38894$n7496
.sym 80959 basesoc_uart_tx_fifo_wrport_we
.sym 80960 cas_switches_status[1]
.sym 80961 basesoc_timer0_value_status[26]
.sym 80962 $abc$38894$n2248
.sym 80963 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 80964 $abc$38894$n104
.sym 80965 VexRiscv._zz_194_[6]
.sym 80966 slave_sel[1]
.sym 80967 basesoc_uart_eventmanager_storage[1]
.sym 80975 basesoc_uart_phy_tx_reg[3]
.sym 80982 basesoc_uart_phy_tx_reg[7]
.sym 80984 basesoc_uart_phy_tx_reg[1]
.sym 80986 basesoc_uart_phy_tx_reg[6]
.sym 80988 basesoc_uart_phy_tx_reg[5]
.sym 80990 basesoc_uart_phy_sink_payload_data[6]
.sym 80991 basesoc_uart_phy_sink_payload_data[5]
.sym 80992 basesoc_uart_phy_sink_payload_data[4]
.sym 80993 basesoc_uart_phy_sink_payload_data[3]
.sym 80995 basesoc_uart_phy_tx_reg[2]
.sym 80997 basesoc_uart_phy_sink_payload_data[7]
.sym 80999 $abc$38894$n2185
.sym 81000 $abc$38894$n2182
.sym 81001 basesoc_uart_phy_tx_reg[4]
.sym 81002 basesoc_uart_phy_sink_payload_data[2]
.sym 81003 basesoc_uart_phy_sink_payload_data[1]
.sym 81004 basesoc_uart_phy_sink_payload_data[0]
.sym 81006 basesoc_uart_phy_tx_reg[1]
.sym 81008 basesoc_uart_phy_sink_payload_data[0]
.sym 81009 $abc$38894$n2185
.sym 81012 $abc$38894$n2185
.sym 81014 basesoc_uart_phy_sink_payload_data[7]
.sym 81019 basesoc_uart_phy_tx_reg[4]
.sym 81020 basesoc_uart_phy_sink_payload_data[3]
.sym 81021 $abc$38894$n2185
.sym 81024 basesoc_uart_phy_sink_payload_data[1]
.sym 81025 basesoc_uart_phy_tx_reg[2]
.sym 81026 $abc$38894$n2185
.sym 81031 $abc$38894$n2185
.sym 81032 basesoc_uart_phy_tx_reg[5]
.sym 81033 basesoc_uart_phy_sink_payload_data[4]
.sym 81036 basesoc_uart_phy_sink_payload_data[6]
.sym 81038 $abc$38894$n2185
.sym 81039 basesoc_uart_phy_tx_reg[7]
.sym 81042 basesoc_uart_phy_tx_reg[3]
.sym 81043 $abc$38894$n2185
.sym 81044 basesoc_uart_phy_sink_payload_data[2]
.sym 81049 basesoc_uart_phy_sink_payload_data[5]
.sym 81050 $abc$38894$n2185
.sym 81051 basesoc_uart_phy_tx_reg[6]
.sym 81052 $abc$38894$n2182
.sym 81053 clk12_$glb_clk
.sym 81054 sys_rst_$glb_sr
.sym 81055 VexRiscv._zz_313_[0]
.sym 81056 $abc$38894$n2248
.sym 81057 VexRiscv.externalInterruptArray_regNext[0]
.sym 81058 $abc$38894$n6351_1
.sym 81059 VexRiscv.CsrPlugin_mepc[11]
.sym 81060 $abc$38894$n3756
.sym 81061 $abc$38894$n4938_1
.sym 81062 $abc$38894$n2241
.sym 81063 VexRiscv._zz_194_[15]
.sym 81068 basesoc_timer0_value[18]
.sym 81072 basesoc_timer0_load_storage[27]
.sym 81073 basesoc_timer0_value_status[18]
.sym 81074 basesoc_uart_eventmanager_status_w[0]
.sym 81075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 81076 VexRiscv._zz_193_[0]
.sym 81077 spiflash_bus_dat_r[31]
.sym 81079 VexRiscv._zz_194_[13]
.sym 81080 $abc$38894$n3604_1
.sym 81081 basesoc_timer0_reload_storage[1]
.sym 81082 VexRiscv._zz_194_[12]
.sym 81083 basesoc_timer0_reload_storage[2]
.sym 81084 cas_b_n
.sym 81085 VexRiscv._zz_321_[0]
.sym 81086 VexRiscv._zz_194_[1]
.sym 81087 basesoc_timer0_value_status[21]
.sym 81088 basesoc_ctrl_storage[19]
.sym 81089 $abc$38894$n3538
.sym 81090 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 81096 $abc$38894$n5429
.sym 81100 VexRiscv._zz_194_[8]
.sym 81106 basesoc_dat_w[7]
.sym 81107 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 81110 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 81111 $abc$38894$n5414
.sym 81112 basesoc_dat_w[2]
.sym 81114 basesoc_dat_w[1]
.sym 81118 VexRiscv._zz_194_[13]
.sym 81119 $abc$38894$n3400_1
.sym 81120 VexRiscv._zz_316_[7]
.sym 81122 VexRiscv._zz_316_[12]
.sym 81123 $abc$38894$n2321
.sym 81124 VexRiscv._zz_316_[5]
.sym 81125 VexRiscv._zz_194_[6]
.sym 81127 $abc$38894$n5393_1
.sym 81129 VexRiscv._zz_194_[13]
.sym 81131 $abc$38894$n5393_1
.sym 81132 VexRiscv._zz_316_[12]
.sym 81136 $abc$38894$n5429
.sym 81137 $abc$38894$n3400_1
.sym 81138 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 81141 $abc$38894$n5393_1
.sym 81142 VexRiscv._zz_316_[5]
.sym 81143 VexRiscv._zz_194_[6]
.sym 81147 $abc$38894$n3400_1
.sym 81149 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 81150 $abc$38894$n5414
.sym 81154 basesoc_dat_w[7]
.sym 81162 basesoc_dat_w[1]
.sym 81167 basesoc_dat_w[2]
.sym 81171 VexRiscv._zz_316_[7]
.sym 81172 $abc$38894$n5393_1
.sym 81174 VexRiscv._zz_194_[8]
.sym 81175 $abc$38894$n2321
.sym 81176 clk12_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81178 $abc$38894$n4633
.sym 81179 VexRiscv._zz_194_[32]
.sym 81180 $abc$38894$n4669
.sym 81181 $abc$38894$n4613
.sym 81182 $abc$38894$n6348_1
.sym 81183 VexRiscv._zz_194_[20]
.sym 81184 VexRiscv._zz_194_[13]
.sym 81185 $abc$38894$n4637
.sym 81188 basesoc_uart_phy_storage[28]
.sym 81190 VexRiscv._zz_194_[9]
.sym 81192 basesoc_uart_eventmanager_status_w[0]
.sym 81193 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81194 VexRiscv._zz_195_[13]
.sym 81196 VexRiscv._zz_194_[12]
.sym 81197 basesoc_uart_rx_fifo_readable
.sym 81198 $abc$38894$n7485
.sym 81199 $abc$38894$n7487
.sym 81200 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 81201 $abc$38894$n3537
.sym 81202 cas_switches_status[2]
.sym 81203 basesoc_uart_rx_fifo_wrport_we
.sym 81204 basesoc_timer0_reload_storage[19]
.sym 81205 $abc$38894$n5413
.sym 81207 basesoc_timer0_value[23]
.sym 81208 VexRiscv._zz_321_[26]
.sym 81210 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 81211 $abc$38894$n5048
.sym 81212 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 81213 VexRiscv._zz_194_[32]
.sym 81220 VexRiscv._zz_194_[12]
.sym 81221 VexRiscv._zz_311_
.sym 81223 $abc$38894$n6347
.sym 81225 basesoc_dat_w[4]
.sym 81226 basesoc_uart_rx_fifo_readable
.sym 81228 basesoc_adr[1]
.sym 81230 $abc$38894$n2167
.sym 81232 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 81233 basesoc_uart_eventmanager_status_w[0]
.sym 81235 VexRiscv._zz_194_[17]
.sym 81237 VexRiscv._zz_316_[16]
.sym 81238 $abc$38894$n5393_1
.sym 81239 $abc$38894$n6348_1
.sym 81241 $abc$38894$n5441
.sym 81242 basesoc_adr[2]
.sym 81243 VexRiscv._zz_194_[22]
.sym 81244 VexRiscv._zz_194_[21]
.sym 81245 VexRiscv._zz_316_[0]
.sym 81246 VexRiscv._zz_194_[1]
.sym 81247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 81248 VexRiscv._zz_316_[11]
.sym 81250 $abc$38894$n3400_1
.sym 81254 basesoc_dat_w[4]
.sym 81258 basesoc_uart_eventmanager_status_w[0]
.sym 81259 $abc$38894$n6347
.sym 81260 basesoc_adr[2]
.sym 81261 $abc$38894$n6348_1
.sym 81264 $abc$38894$n5441
.sym 81266 $abc$38894$n3400_1
.sym 81267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 81270 VexRiscv._zz_194_[22]
.sym 81271 VexRiscv._zz_194_[21]
.sym 81273 VexRiscv._zz_311_
.sym 81276 basesoc_adr[1]
.sym 81277 basesoc_adr[2]
.sym 81278 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 81279 basesoc_uart_rx_fifo_readable
.sym 81282 $abc$38894$n5393_1
.sym 81283 VexRiscv._zz_194_[1]
.sym 81284 VexRiscv._zz_316_[0]
.sym 81288 VexRiscv._zz_316_[16]
.sym 81290 VexRiscv._zz_194_[17]
.sym 81291 $abc$38894$n5393_1
.sym 81294 VexRiscv._zz_194_[12]
.sym 81295 VexRiscv._zz_316_[11]
.sym 81296 $abc$38894$n5393_1
.sym 81298 $abc$38894$n2167
.sym 81299 clk12_$glb_clk
.sym 81300 sys_rst_$glb_sr
.sym 81301 basesoc_ctrl_storage[23]
.sym 81302 $abc$38894$n4670_1
.sym 81303 basesoc_ctrl_storage[22]
.sym 81304 $abc$38894$n7501
.sym 81305 basesoc_ctrl_storage[19]
.sym 81308 $abc$38894$n7506
.sym 81314 $abc$38894$n4612_1
.sym 81315 basesoc_dat_w[3]
.sym 81317 basesoc_adr[0]
.sym 81318 VexRiscv._zz_194_[14]
.sym 81319 VexRiscv._zz_194_[18]
.sym 81321 $abc$38894$n2351
.sym 81323 VexRiscv._zz_194_[10]
.sym 81324 VexRiscv._zz_194_[12]
.sym 81325 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 81326 VexRiscv._zz_319_
.sym 81327 $abc$38894$n3753_1
.sym 81328 basesoc_adr[2]
.sym 81329 VexRiscv._zz_328_
.sym 81330 $abc$38894$n3536
.sym 81332 basesoc_adr[2]
.sym 81333 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81334 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 81335 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 81336 basesoc_uart_eventmanager_pending_w[0]
.sym 81342 basesoc_timer0_value[21]
.sym 81343 VexRiscv._zz_193_[31]
.sym 81344 basesoc_timer0_value[18]
.sym 81346 VexRiscv._zz_194_[31]
.sym 81347 VexRiscv._zz_194_[1]
.sym 81353 $abc$38894$n2331
.sym 81355 VexRiscv._zz_328_
.sym 81357 VexRiscv._zz_321_[0]
.sym 81359 VexRiscv._zz_193_[0]
.sym 81360 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81363 basesoc_uart_rx_fifo_wrport_we
.sym 81366 $abc$38894$n5393_1
.sym 81367 basesoc_timer0_value[23]
.sym 81371 basesoc_timer0_value[26]
.sym 81372 VexRiscv._zz_316_[30]
.sym 81373 sys_rst
.sym 81377 sys_rst
.sym 81378 basesoc_uart_rx_fifo_wrport_we
.sym 81382 basesoc_timer0_value[23]
.sym 81387 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81388 VexRiscv._zz_194_[1]
.sym 81389 VexRiscv._zz_328_
.sym 81390 VexRiscv._zz_193_[0]
.sym 81396 basesoc_timer0_value[18]
.sym 81401 basesoc_timer0_value[21]
.sym 81406 VexRiscv._zz_321_[0]
.sym 81407 VexRiscv._zz_193_[31]
.sym 81411 basesoc_timer0_value[26]
.sym 81417 VexRiscv._zz_316_[30]
.sym 81419 $abc$38894$n5393_1
.sym 81420 VexRiscv._zz_194_[31]
.sym 81421 $abc$38894$n2331
.sym 81422 clk12_$glb_clk
.sym 81423 sys_rst_$glb_sr
.sym 81424 $abc$38894$n4639
.sym 81425 basesoc_uart_eventmanager_storage[0]
.sym 81426 $abc$38894$n7535
.sym 81427 $abc$38894$n4630_1
.sym 81428 $abc$38894$n4654_1
.sym 81429 basesoc_uart_eventmanager_storage[1]
.sym 81430 $abc$38894$n4666_1
.sym 81436 $abc$38894$n2306
.sym 81439 $abc$38894$n7501
.sym 81440 basesoc_dat_w[3]
.sym 81441 basesoc_dat_w[6]
.sym 81443 VexRiscv._zz_194_[11]
.sym 81444 $abc$38894$n2165
.sym 81446 $abc$38894$n149
.sym 81447 VexRiscv._zz_321_[31]
.sym 81448 $abc$38894$n104
.sym 81450 $abc$38894$n6072_1
.sym 81451 basesoc_uart_eventmanager_storage[1]
.sym 81452 cas_switches_status[1]
.sym 81454 $abc$38894$n6040_1
.sym 81455 $abc$38894$n5393_1
.sym 81456 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 81457 basesoc_timer0_value_status[26]
.sym 81458 $abc$38894$n2456
.sym 81459 $abc$38894$n2248
.sym 81467 basesoc_uart_rx_fifo_produce[2]
.sym 81470 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81472 VexRiscv._zz_316_[23]
.sym 81474 basesoc_uart_rx_fifo_produce[1]
.sym 81475 $abc$38894$n5413
.sym 81476 VexRiscv._zz_193_[31]
.sym 81477 VexRiscv._zz_194_[24]
.sym 81479 basesoc_uart_rx_fifo_wrport_we
.sym 81480 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 81483 VexRiscv._zz_194_[32]
.sym 81484 basesoc_uart_rx_fifo_produce[3]
.sym 81485 VexRiscv.execute_to_memory_IS_DIV
.sym 81486 VexRiscv.memory_arbitration_isValid
.sym 81488 basesoc_uart_rx_fifo_produce[0]
.sym 81489 VexRiscv._zz_328_
.sym 81492 $abc$38894$n2306
.sym 81494 $abc$38894$n5393_1
.sym 81496 sys_rst
.sym 81497 $nextpnr_ICESTORM_LC_11$O
.sym 81499 basesoc_uart_rx_fifo_produce[0]
.sym 81503 $auto$alumacc.cc:474:replace_alu$3907.C[2]
.sym 81505 basesoc_uart_rx_fifo_produce[1]
.sym 81509 $auto$alumacc.cc:474:replace_alu$3907.C[3]
.sym 81512 basesoc_uart_rx_fifo_produce[2]
.sym 81513 $auto$alumacc.cc:474:replace_alu$3907.C[2]
.sym 81516 basesoc_uart_rx_fifo_produce[3]
.sym 81519 $auto$alumacc.cc:474:replace_alu$3907.C[3]
.sym 81522 $abc$38894$n5393_1
.sym 81523 VexRiscv._zz_194_[24]
.sym 81525 VexRiscv._zz_316_[23]
.sym 81528 basesoc_uart_rx_fifo_wrport_we
.sym 81529 sys_rst
.sym 81530 basesoc_uart_rx_fifo_produce[0]
.sym 81534 VexRiscv._zz_193_[31]
.sym 81535 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81536 VexRiscv._zz_194_[32]
.sym 81537 VexRiscv._zz_328_
.sym 81540 $abc$38894$n5413
.sym 81541 VexRiscv.execute_to_memory_IS_DIV
.sym 81542 VexRiscv.memory_arbitration_isValid
.sym 81543 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 81544 $abc$38894$n2306
.sym 81545 clk12_$glb_clk
.sym 81546 sys_rst_$glb_sr
.sym 81547 $abc$38894$n4642_1
.sym 81548 $abc$38894$n6040_1
.sym 81550 $abc$38894$n2456
.sym 81551 $abc$38894$n2461
.sym 81552 basesoc_uart_eventmanager_pending_w[0]
.sym 81553 $abc$38894$n2242
.sym 81554 $abc$38894$n6072_1
.sym 81560 VexRiscv._zz_194_[31]
.sym 81561 $abc$38894$n2219
.sym 81562 $abc$38894$n4630_1
.sym 81564 VexRiscv._zz_194_[22]
.sym 81567 basesoc_uart_rx_fifo_wrport_we
.sym 81568 VexRiscv._zz_194_[17]
.sym 81569 VexRiscv._zz_195_[32]
.sym 81570 VexRiscv._zz_194_[27]
.sym 81571 VexRiscv.memory_arbitration_isValid
.sym 81573 $abc$38894$n5775_1
.sym 81574 $abc$38894$n5977_1
.sym 81575 $abc$38894$n149
.sym 81576 $abc$38894$n5977_1
.sym 81578 VexRiscv._zz_214_[16]
.sym 81579 VexRiscv._zz_35_[12]
.sym 81580 $abc$38894$n5110
.sym 81582 $abc$38894$n4315_1
.sym 81590 $abc$38894$n2307
.sym 81592 $abc$38894$n5462
.sym 81594 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 81595 $abc$38894$n5428
.sym 81596 VexRiscv._zz_316_[24]
.sym 81597 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 81598 VexRiscv._zz_193_[30]
.sym 81599 $abc$38894$n5465
.sym 81601 VexRiscv._zz_328_
.sym 81603 $abc$38894$n5392_1
.sym 81604 $abc$38894$n3400_1
.sym 81605 VexRiscv.execute_to_memory_IS_DIV
.sym 81606 VexRiscv._zz_194_[31]
.sym 81607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 81608 VexRiscv.memory_arbitration_isValid
.sym 81611 VexRiscv._zz_193_[24]
.sym 81612 $abc$38894$n3400_1
.sym 81613 basesoc_uart_rx_fifo_produce[1]
.sym 81614 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81615 $abc$38894$n5393_1
.sym 81616 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 81617 VexRiscv._zz_194_[25]
.sym 81621 VexRiscv.memory_arbitration_isValid
.sym 81622 VexRiscv.execute_to_memory_IS_DIV
.sym 81623 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 81624 $abc$38894$n5428
.sym 81630 basesoc_uart_rx_fifo_produce[1]
.sym 81633 VexRiscv._zz_328_
.sym 81634 VexRiscv._zz_193_[24]
.sym 81635 VexRiscv._zz_194_[25]
.sym 81636 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81639 VexRiscv._zz_316_[24]
.sym 81640 VexRiscv._zz_194_[25]
.sym 81642 $abc$38894$n5393_1
.sym 81645 VexRiscv._zz_194_[31]
.sym 81646 VexRiscv._zz_193_[30]
.sym 81647 VexRiscv._zz_328_
.sym 81648 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 81651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 81652 $abc$38894$n5462
.sym 81654 $abc$38894$n3400_1
.sym 81657 $abc$38894$n5392_1
.sym 81659 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 81660 $abc$38894$n3400_1
.sym 81663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 81664 $abc$38894$n3400_1
.sym 81666 $abc$38894$n5465
.sym 81667 $abc$38894$n2307
.sym 81668 clk12_$glb_clk
.sym 81669 sys_rst_$glb_sr
.sym 81670 $abc$38894$n6042_1
.sym 81671 basesoc_timer0_eventmanager_storage
.sym 81672 $abc$38894$n6041_1
.sym 81673 $abc$38894$n6097_1
.sym 81674 $abc$38894$n3855
.sym 81675 $abc$38894$n6074_1
.sym 81676 $abc$38894$n6098_1
.sym 81677 $abc$38894$n6073_1
.sym 81683 VexRiscv._zz_194_[24]
.sym 81685 $abc$38894$n2456
.sym 81687 VexRiscv._zz_194_[18]
.sym 81692 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 81693 csrbankarray_csrbank2_bitbang0_w[0]
.sym 81694 cas_switches_status[2]
.sym 81695 $abc$38894$n5096
.sym 81696 $abc$38894$n2456
.sym 81700 $abc$38894$n5973_1
.sym 81702 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 81703 $abc$38894$n6487_1
.sym 81711 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 81712 $abc$38894$n5048
.sym 81714 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 81716 VexRiscv._zz_35_[30]
.sym 81717 $abc$38894$n5391_1
.sym 81718 $abc$38894$n5464
.sym 81719 $abc$38894$n5440
.sym 81721 $abc$38894$n5587_1
.sym 81722 $abc$38894$n2456
.sym 81723 VexRiscv.execute_to_memory_IS_DIV
.sym 81724 $abc$38894$n5461
.sym 81725 VexRiscv._zz_35_[0]
.sym 81726 VexRiscv.execute_to_memory_IS_DIV
.sym 81728 VexRiscv.memory_arbitration_isValid
.sym 81731 VexRiscv.memory_arbitration_isValid
.sym 81732 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 81733 $abc$38894$n5966_1
.sym 81735 VexRiscv._zz_328_
.sym 81736 $abc$38894$n5977_1
.sym 81738 $abc$38894$n6097_1
.sym 81740 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 81742 $abc$38894$n5597_1
.sym 81744 $abc$38894$n5461
.sym 81745 VexRiscv.memory_arbitration_isValid
.sym 81746 VexRiscv.execute_to_memory_IS_DIV
.sym 81747 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 81751 $abc$38894$n6097_1
.sym 81752 VexRiscv._zz_35_[30]
.sym 81753 $abc$38894$n5977_1
.sym 81756 VexRiscv.execute_to_memory_IS_DIV
.sym 81757 $abc$38894$n5464
.sym 81758 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 81759 VexRiscv.memory_arbitration_isValid
.sym 81762 VexRiscv._zz_35_[0]
.sym 81763 $abc$38894$n5966_1
.sym 81765 $abc$38894$n5977_1
.sym 81768 $abc$38894$n5597_1
.sym 81769 VexRiscv._zz_35_[0]
.sym 81771 $abc$38894$n5587_1
.sym 81774 $abc$38894$n5048
.sym 81776 VexRiscv._zz_328_
.sym 81780 $abc$38894$n5391_1
.sym 81781 VexRiscv.memory_arbitration_isValid
.sym 81782 VexRiscv.execute_to_memory_IS_DIV
.sym 81783 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 81786 VexRiscv.execute_to_memory_IS_DIV
.sym 81787 VexRiscv.memory_arbitration_isValid
.sym 81788 $abc$38894$n5440
.sym 81789 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 81790 $abc$38894$n2456
.sym 81791 clk12_$glb_clk
.sym 81793 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 81794 VexRiscv._zz_79_[30]
.sym 81795 $abc$38894$n5942_1
.sym 81796 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 81797 $abc$38894$n5571_1
.sym 81798 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 81799 $abc$38894$n5869_1
.sym 81800 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81807 VexRiscv._zz_194_[27]
.sym 81809 $abc$38894$n2307
.sym 81812 VexRiscv._zz_194_[30]
.sym 81814 VexRiscv._zz_214_[24]
.sym 81817 VexRiscv._zz_79_[24]
.sym 81821 VexRiscv._zz_328_
.sym 81822 VexRiscv._zz_163_[16]
.sym 81824 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81825 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 81826 VexRiscv._zz_163_[30]
.sym 81827 VexRiscv._zz_319_
.sym 81834 $abc$38894$n3400_1
.sym 81835 $abc$38894$n5859_1
.sym 81836 VexRiscv._zz_35_[24]
.sym 81838 $abc$38894$n5597_1
.sym 81839 $abc$38894$n6069_1
.sym 81841 VexRiscv._zz_35_[16]
.sym 81842 VexRiscv._zz_35_[23]
.sym 81844 VexRiscv.execute_to_memory_IS_DIV
.sym 81845 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 81850 VexRiscv._zz_253_[1]
.sym 81851 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 81852 VexRiscv.memory_arbitration_isValid
.sym 81855 $abc$38894$n5491
.sym 81856 $abc$38894$n5541
.sym 81857 $abc$38894$n5482
.sym 81858 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 81861 $abc$38894$n5559
.sym 81862 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 81863 $abc$38894$n5776
.sym 81864 $abc$38894$n5483
.sym 81865 $abc$38894$n5977_1
.sym 81869 VexRiscv._zz_35_[24]
.sym 81873 VexRiscv._zz_35_[16]
.sym 81874 $abc$38894$n5597_1
.sym 81876 $abc$38894$n5776
.sym 81880 $abc$38894$n6069_1
.sym 81881 $abc$38894$n5977_1
.sym 81882 VexRiscv._zz_35_[23]
.sym 81887 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 81888 VexRiscv._zz_253_[1]
.sym 81891 $abc$38894$n5559
.sym 81892 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 81893 $abc$38894$n5541
.sym 81894 $abc$38894$n5491
.sym 81897 $abc$38894$n5482
.sym 81898 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 81899 VexRiscv.execute_to_memory_IS_DIV
.sym 81900 VexRiscv.memory_arbitration_isValid
.sym 81904 $abc$38894$n5859_1
.sym 81905 $abc$38894$n5597_1
.sym 81906 VexRiscv._zz_35_[23]
.sym 81909 $abc$38894$n5483
.sym 81910 $abc$38894$n3400_1
.sym 81911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 81914 clk12_$glb_clk
.sym 81915 VexRiscv.reset_$glb_sr
.sym 81916 VexRiscv._zz_79_[23]
.sym 81917 $abc$38894$n6102_1
.sym 81918 $abc$38894$n5943_1
.sym 81919 $abc$38894$n5557
.sym 81920 $abc$38894$n5870_1
.sym 81921 $abc$38894$n5776
.sym 81922 $abc$38894$n6100_1
.sym 81923 $abc$38894$n6101_1
.sym 81929 $abc$38894$n5869_1
.sym 81933 $abc$38894$n149
.sym 81940 VexRiscv._zz_214_[31]
.sym 81941 $abc$38894$n5491
.sym 81942 VexRiscv._zz_163_[24]
.sym 81943 cas_switches_status[1]
.sym 81944 VexRiscv._zz_79_[7]
.sym 81947 $abc$38894$n5491
.sym 81948 $abc$38894$n5966_1
.sym 81949 VexRiscv._zz_163_[31]
.sym 81951 $abc$38894$n104
.sym 81957 VexRiscv.memory_arbitration_isValid
.sym 81958 $abc$38894$n6005_1
.sym 81961 $abc$38894$n5673
.sym 81963 $abc$38894$n5860_1
.sym 81965 $abc$38894$n6070_1
.sym 81969 $abc$38894$n5485
.sym 81970 $abc$38894$n6398_1
.sym 81971 $abc$38894$n5491
.sym 81972 $abc$38894$n5597_1
.sym 81973 VexRiscv._zz_214_[23]
.sym 81974 VexRiscv._zz_163_[23]
.sym 81976 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 81977 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 81978 $abc$38894$n5973_1
.sym 81979 $abc$38894$n5593_1
.sym 81980 VexRiscv.execute_to_memory_IS_DIV
.sym 81981 VexRiscv._zz_79_[23]
.sym 81986 $abc$38894$n6487_1
.sym 81987 VexRiscv._zz_35_[7]
.sym 81988 $abc$38894$n5977_1
.sym 81991 $abc$38894$n5973_1
.sym 81992 VexRiscv._zz_214_[23]
.sym 81993 VexRiscv._zz_163_[23]
.sym 81997 $abc$38894$n5593_1
.sym 81998 VexRiscv._zz_79_[23]
.sym 81999 $abc$38894$n5860_1
.sym 82002 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 82003 $abc$38894$n5485
.sym 82004 VexRiscv.memory_arbitration_isValid
.sym 82005 VexRiscv.execute_to_memory_IS_DIV
.sym 82008 VexRiscv._zz_35_[7]
.sym 82014 $abc$38894$n5597_1
.sym 82016 $abc$38894$n5673
.sym 82017 VexRiscv._zz_35_[7]
.sym 82020 VexRiscv._zz_79_[23]
.sym 82021 $abc$38894$n5977_1
.sym 82022 $abc$38894$n6070_1
.sym 82023 $abc$38894$n6487_1
.sym 82026 $abc$38894$n6398_1
.sym 82027 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 82029 $abc$38894$n5491
.sym 82032 $abc$38894$n6005_1
.sym 82034 VexRiscv._zz_35_[7]
.sym 82035 $abc$38894$n5977_1
.sym 82037 clk12_$glb_clk
.sym 82038 VexRiscv.reset_$glb_sr
.sym 82039 $abc$38894$n5944_1
.sym 82040 VexRiscv._zz_163_[23]
.sym 82041 VexRiscv._zz_163_[16]
.sym 82042 $abc$38894$n5871_1
.sym 82043 VexRiscv._zz_163_[30]
.sym 82044 $abc$38894$n5954_1
.sym 82045 $abc$38894$n5777_1
.sym 82046 VexRiscv._zz_163_[24]
.sym 82051 VexRiscv.memory_arbitration_isValid
.sym 82053 basesoc_dat_w[5]
.sym 82063 $abc$38894$n5977_1
.sym 82067 VexRiscv._zz_35_[12]
.sym 82068 $abc$38894$n5589_1
.sym 82069 $abc$38894$n5977_1
.sym 82071 $abc$38894$n2356
.sym 82074 $abc$38894$n5589_1
.sym 82080 VexRiscv._zz_214_[7]
.sym 82081 $abc$38894$n3613_1
.sym 82082 $abc$38894$n2356
.sym 82086 VexRiscv._zz_163_[28]
.sym 82087 $abc$38894$n6487_1
.sym 82088 $abc$38894$n5674_1
.sym 82089 $abc$38894$n5990_1
.sym 82090 VexRiscv._zz_214_[28]
.sym 82092 $abc$38894$n5589_1
.sym 82093 $abc$38894$n15
.sym 82094 VexRiscv._zz_79_[7]
.sym 82095 $abc$38894$n6006_1
.sym 82096 $abc$38894$n5593_1
.sym 82097 VexRiscv._zz_215_[23]
.sym 82099 VexRiscv._zz_79_[3]
.sym 82101 $abc$38894$n5973_1
.sym 82105 VexRiscv._zz_163_[23]
.sym 82110 VexRiscv._zz_163_[7]
.sym 82113 $abc$38894$n15
.sym 82114 $abc$38894$n3613_1
.sym 82119 VexRiscv._zz_79_[7]
.sym 82121 $abc$38894$n6487_1
.sym 82122 $abc$38894$n6006_1
.sym 82126 $abc$38894$n5973_1
.sym 82127 VexRiscv._zz_163_[28]
.sym 82128 VexRiscv._zz_214_[28]
.sym 82132 $abc$38894$n15
.sym 82138 $abc$38894$n5674_1
.sym 82139 $abc$38894$n5593_1
.sym 82140 VexRiscv._zz_79_[7]
.sym 82143 $abc$38894$n6487_1
.sym 82144 $abc$38894$n5990_1
.sym 82145 VexRiscv._zz_79_[3]
.sym 82149 $abc$38894$n5593_1
.sym 82150 VexRiscv._zz_215_[23]
.sym 82151 VexRiscv._zz_163_[23]
.sym 82152 $abc$38894$n5589_1
.sym 82155 VexRiscv._zz_163_[7]
.sym 82156 VexRiscv._zz_214_[7]
.sym 82157 $abc$38894$n5973_1
.sym 82159 $abc$38894$n2356
.sym 82160 clk12_$glb_clk
.sym 82162 $abc$38894$n5736_1
.sym 82164 VexRiscv._zz_79_[12]
.sym 82165 $abc$38894$n5956_1
.sym 82166 VexRiscv._zz_163_[31]
.sym 82167 $abc$38894$n5955_1
.sym 82168 VexRiscv._zz_163_[7]
.sym 82169 $abc$38894$n6024_1
.sym 82176 VexRiscv._zz_215_[24]
.sym 82177 VexRiscv._zz_79_[15]
.sym 82180 $abc$38894$n5597_1
.sym 82183 VexRiscv._zz_215_[16]
.sym 82184 VexRiscv._zz_79_[15]
.sym 82185 VexRiscv._zz_35_[31]
.sym 82186 cas_switches_status[2]
.sym 82187 VexRiscv._zz_79_[8]
.sym 82190 $abc$38894$n6487_1
.sym 82205 VexRiscv._zz_160_
.sym 82208 $abc$38894$n6487_1
.sym 82210 VexRiscv._zz_215_[7]
.sym 82212 VexRiscv._zz_214_[15]
.sym 82215 VexRiscv._zz_79_[18]
.sym 82216 VexRiscv._zz_163_[0]
.sym 82218 VexRiscv._zz_163_[15]
.sym 82220 $abc$38894$n5973_1
.sym 82221 VexRiscv._zz_163_[3]
.sym 82222 VexRiscv._zz_79_[0]
.sym 82224 VexRiscv._zz_79_[22]
.sym 82225 VexRiscv._zz_163_[7]
.sym 82226 VexRiscv._zz_214_[0]
.sym 82228 $abc$38894$n5589_1
.sym 82231 VexRiscv._zz_214_[3]
.sym 82232 $abc$38894$n5972_1
.sym 82233 VexRiscv._zz_79_[28]
.sym 82236 VexRiscv._zz_163_[7]
.sym 82238 $abc$38894$n5589_1
.sym 82239 VexRiscv._zz_215_[7]
.sym 82242 $abc$38894$n5973_1
.sym 82243 VexRiscv._zz_163_[3]
.sym 82244 VexRiscv._zz_214_[3]
.sym 82248 VexRiscv._zz_214_[15]
.sym 82250 VexRiscv._zz_163_[15]
.sym 82251 $abc$38894$n5973_1
.sym 82256 VexRiscv._zz_79_[18]
.sym 82260 $abc$38894$n5972_1
.sym 82261 VexRiscv._zz_79_[0]
.sym 82263 $abc$38894$n6487_1
.sym 82266 VexRiscv._zz_214_[0]
.sym 82267 VexRiscv._zz_163_[0]
.sym 82268 $abc$38894$n5973_1
.sym 82273 VexRiscv._zz_79_[28]
.sym 82280 VexRiscv._zz_79_[22]
.sym 82282 VexRiscv._zz_160_
.sym 82283 clk12_$glb_clk
.sym 82285 $abc$38894$n5738_1
.sym 82287 $abc$38894$n6026_1
.sym 82288 $abc$38894$n5737
.sym 82289 multiregimpl1_regs0[1]
.sym 82290 $abc$38894$n6025_1
.sym 82291 cas_switches_status[2]
.sym 82292 cas_switches_status[1]
.sym 82299 $abc$38894$n5597_1
.sym 82306 VexRiscv._zz_35_[12]
.sym 82308 VexRiscv._zz_79_[12]
.sym 82309 VexRiscv._zz_79_[12]
.sym 82311 $abc$38894$n5522
.sym 82314 $abc$38894$n5532
.sym 82317 VexRiscv._zz_163_[8]
.sym 82327 $abc$38894$n5588_1
.sym 82337 VexRiscv._zz_160_
.sym 82340 $abc$38894$n5593_1
.sym 82343 VexRiscv._zz_79_[15]
.sym 82347 VexRiscv._zz_79_[8]
.sym 82348 VexRiscv._zz_79_[0]
.sym 82349 VexRiscv._zz_215_[0]
.sym 82350 VexRiscv._zz_215_[15]
.sym 82351 $abc$38894$n5589_1
.sym 82353 $abc$38894$n5766_1
.sym 82355 VexRiscv._zz_163_[0]
.sym 82356 VexRiscv._zz_50_[8]
.sym 82357 VexRiscv._zz_163_[15]
.sym 82360 VexRiscv._zz_79_[8]
.sym 82365 VexRiscv._zz_215_[0]
.sym 82366 $abc$38894$n5589_1
.sym 82368 VexRiscv._zz_163_[0]
.sym 82372 $abc$38894$n5588_1
.sym 82373 VexRiscv._zz_79_[0]
.sym 82374 $abc$38894$n5593_1
.sym 82377 VexRiscv._zz_215_[15]
.sym 82378 $abc$38894$n5589_1
.sym 82380 VexRiscv._zz_163_[15]
.sym 82383 $abc$38894$n5766_1
.sym 82384 $abc$38894$n5593_1
.sym 82386 VexRiscv._zz_79_[15]
.sym 82392 VexRiscv._zz_79_[0]
.sym 82396 VexRiscv._zz_50_[8]
.sym 82401 VexRiscv._zz_79_[15]
.sym 82405 VexRiscv._zz_160_
.sym 82406 clk12_$glb_clk
.sym 82415 VexRiscv._zz_163_[12]
.sym 82420 basesoc_uart_rx_fifo_consume[1]
.sym 82428 $abc$38894$n5593_1
.sym 82434 multiregimpl1_regs0[2]
.sym 82442 cas_switches_status[1]
.sym 82475 VexRiscv._zz_79_[3]
.sym 82476 VexRiscv._zz_160_
.sym 82488 VexRiscv._zz_79_[3]
.sym 82528 VexRiscv._zz_160_
.sym 82529 clk12_$glb_clk
.sym 82536 cas_switches_status[3]
.sym 82538 multiregimpl1_regs0[2]
.sym 82556 user_sw2
.sym 82662 multiregimpl1_regs0[3]
.sym 82754 spram_datain10[0]
.sym 82755 spram_datain10[11]
.sym 82756 spram_datain10[14]
.sym 82757 spram_datain00[0]
.sym 82758 spram_datain00[14]
.sym 82759 spram_datain10[6]
.sym 82760 spram_datain00[11]
.sym 82761 spram_datain00[6]
.sym 82769 basesoc_ctrl_storage[23]
.sym 82777 basesoc_timer0_eventmanager_storage
.sym 82786 array_muxed0[11]
.sym 82787 spram_dataout10[12]
.sym 82788 spram_dataout00[7]
.sym 82789 spram_dataout10[13]
.sym 82884 basesoc_dat_w[4]
.sym 82886 basesoc_adr[3]
.sym 82887 basesoc_adr[4]
.sym 82889 basesoc_dat_w[7]
.sym 82895 spram_datain00[11]
.sym 82897 spram_dataout00[4]
.sym 82899 spram_datain00[6]
.sym 82900 array_muxed1[14]
.sym 82901 spram_datain10[0]
.sym 82903 slave_sel_r[2]
.sym 82917 array_muxed0[3]
.sym 82919 spram_datain10[14]
.sym 82924 array_muxed0[8]
.sym 82925 $abc$38894$n5060_1
.sym 82937 basesoc_adr[3]
.sym 82939 basesoc_adr[4]
.sym 82948 $abc$38894$n2155
.sym 82950 array_muxed1[11]
.sym 82951 spram_maskwren10[0]
.sym 82966 $abc$38894$n6135_1
.sym 82971 $abc$38894$n6134
.sym 82998 $abc$38894$n6134
.sym 83000 $abc$38894$n6135_1
.sym 83039 clk12_$glb_clk
.sym 83040 $abc$38894$n147_$glb_sr
.sym 83042 $abc$38894$n5060_1
.sym 83044 $abc$38894$n3494_1
.sym 83045 $abc$38894$n3495_1
.sym 83046 $abc$38894$n5072_1
.sym 83047 $abc$38894$n5054_1
.sym 83048 spiflash_bus_dat_r[1]
.sym 83050 basesoc_adr[4]
.sym 83051 basesoc_adr[4]
.sym 83054 spram_dataout10[5]
.sym 83055 spram_datain00[4]
.sym 83056 array_muxed0[4]
.sym 83058 basesoc_dat_w[7]
.sym 83059 spram_datain00[1]
.sym 83060 array_muxed0[5]
.sym 83062 $abc$38894$n6163_1
.sym 83063 spram_datain10[7]
.sym 83064 basesoc_dat_w[4]
.sym 83065 basesoc_dat_w[4]
.sym 83068 $abc$38894$n2358
.sym 83071 basesoc_adr[4]
.sym 83075 basesoc_dat_w[7]
.sym 83082 basesoc_ctrl_bus_errors[0]
.sym 83085 basesoc_ctrl_bus_errors[3]
.sym 83087 basesoc_ctrl_bus_errors[5]
.sym 83093 $abc$38894$n2155
.sym 83094 basesoc_ctrl_bus_errors[4]
.sym 83096 basesoc_ctrl_bus_errors[6]
.sym 83100 basesoc_ctrl_bus_errors[2]
.sym 83105 basesoc_ctrl_bus_errors[7]
.sym 83108 basesoc_ctrl_bus_errors[1]
.sym 83114 $nextpnr_ICESTORM_LC_0$O
.sym 83117 basesoc_ctrl_bus_errors[0]
.sym 83120 $auto$alumacc.cc:474:replace_alu$3841.C[2]
.sym 83123 basesoc_ctrl_bus_errors[1]
.sym 83126 $auto$alumacc.cc:474:replace_alu$3841.C[3]
.sym 83129 basesoc_ctrl_bus_errors[2]
.sym 83130 $auto$alumacc.cc:474:replace_alu$3841.C[2]
.sym 83132 $auto$alumacc.cc:474:replace_alu$3841.C[4]
.sym 83135 basesoc_ctrl_bus_errors[3]
.sym 83136 $auto$alumacc.cc:474:replace_alu$3841.C[3]
.sym 83138 $auto$alumacc.cc:474:replace_alu$3841.C[5]
.sym 83140 basesoc_ctrl_bus_errors[4]
.sym 83142 $auto$alumacc.cc:474:replace_alu$3841.C[4]
.sym 83144 $auto$alumacc.cc:474:replace_alu$3841.C[6]
.sym 83147 basesoc_ctrl_bus_errors[5]
.sym 83148 $auto$alumacc.cc:474:replace_alu$3841.C[5]
.sym 83150 $auto$alumacc.cc:474:replace_alu$3841.C[7]
.sym 83152 basesoc_ctrl_bus_errors[6]
.sym 83154 $auto$alumacc.cc:474:replace_alu$3841.C[6]
.sym 83156 $auto$alumacc.cc:474:replace_alu$3841.C[8]
.sym 83159 basesoc_ctrl_bus_errors[7]
.sym 83160 $auto$alumacc.cc:474:replace_alu$3841.C[7]
.sym 83161 $abc$38894$n2155
.sym 83162 clk12_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83164 basesoc_ctrl_storage[13]
.sym 83165 $abc$38894$n5056_1
.sym 83166 $abc$38894$n5074_1
.sym 83167 $abc$38894$n5061
.sym 83168 basesoc_ctrl_storage[11]
.sym 83169 basesoc_ctrl_storage[8]
.sym 83170 $abc$38894$n3496_1
.sym 83171 $abc$38894$n3493_1
.sym 83174 $abc$38894$n4990_1
.sym 83175 VexRiscv._zz_188_
.sym 83177 array_muxed0[7]
.sym 83178 VexRiscv._zz_129_[2]
.sym 83181 spiflash_bus_dat_r[1]
.sym 83184 VexRiscv._zz_170_[0]
.sym 83187 array_muxed1[9]
.sym 83188 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 83193 basesoc_adr[4]
.sym 83194 $abc$38894$n5072_1
.sym 83197 $abc$38894$n3583_1
.sym 83200 $auto$alumacc.cc:474:replace_alu$3841.C[8]
.sym 83208 basesoc_ctrl_bus_errors[11]
.sym 83209 basesoc_ctrl_bus_errors[12]
.sym 83215 basesoc_ctrl_bus_errors[10]
.sym 83219 basesoc_ctrl_bus_errors[14]
.sym 83222 basesoc_ctrl_bus_errors[9]
.sym 83223 $abc$38894$n2155
.sym 83229 basesoc_ctrl_bus_errors[8]
.sym 83234 basesoc_ctrl_bus_errors[13]
.sym 83236 basesoc_ctrl_bus_errors[15]
.sym 83237 $auto$alumacc.cc:474:replace_alu$3841.C[9]
.sym 83239 basesoc_ctrl_bus_errors[8]
.sym 83241 $auto$alumacc.cc:474:replace_alu$3841.C[8]
.sym 83243 $auto$alumacc.cc:474:replace_alu$3841.C[10]
.sym 83246 basesoc_ctrl_bus_errors[9]
.sym 83247 $auto$alumacc.cc:474:replace_alu$3841.C[9]
.sym 83249 $auto$alumacc.cc:474:replace_alu$3841.C[11]
.sym 83251 basesoc_ctrl_bus_errors[10]
.sym 83253 $auto$alumacc.cc:474:replace_alu$3841.C[10]
.sym 83255 $auto$alumacc.cc:474:replace_alu$3841.C[12]
.sym 83258 basesoc_ctrl_bus_errors[11]
.sym 83259 $auto$alumacc.cc:474:replace_alu$3841.C[11]
.sym 83261 $auto$alumacc.cc:474:replace_alu$3841.C[13]
.sym 83264 basesoc_ctrl_bus_errors[12]
.sym 83265 $auto$alumacc.cc:474:replace_alu$3841.C[12]
.sym 83267 $auto$alumacc.cc:474:replace_alu$3841.C[14]
.sym 83269 basesoc_ctrl_bus_errors[13]
.sym 83271 $auto$alumacc.cc:474:replace_alu$3841.C[13]
.sym 83273 $auto$alumacc.cc:474:replace_alu$3841.C[15]
.sym 83275 basesoc_ctrl_bus_errors[14]
.sym 83277 $auto$alumacc.cc:474:replace_alu$3841.C[14]
.sym 83279 $auto$alumacc.cc:474:replace_alu$3841.C[16]
.sym 83281 basesoc_ctrl_bus_errors[15]
.sym 83283 $auto$alumacc.cc:474:replace_alu$3841.C[15]
.sym 83284 $abc$38894$n2155
.sym 83285 clk12_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83287 $abc$38894$n5064_1
.sym 83288 $abc$38894$n5045
.sym 83289 $abc$38894$n5073
.sym 83290 basesoc_timer0_reload_storage[0]
.sym 83291 $abc$38894$n5075
.sym 83292 basesoc_timer0_reload_storage[4]
.sym 83293 $abc$38894$n3490_1
.sym 83294 basesoc_timer0_reload_storage[5]
.sym 83298 array_muxed0[13]
.sym 83300 array_muxed0[13]
.sym 83306 array_muxed0[11]
.sym 83310 array_muxed0[11]
.sym 83312 $PACKER_VCC_NET
.sym 83313 $abc$38894$n2478
.sym 83314 basesoc_timer0_reload_storage[4]
.sym 83315 $abc$38894$n5060_1
.sym 83316 basesoc_ctrl_bus_errors[12]
.sym 83317 basesoc_ctrl_bus_errors[23]
.sym 83318 basesoc_timer0_reload_storage[5]
.sym 83320 spiflash_bus_dat_r[0]
.sym 83321 basesoc_ctrl_bus_errors[7]
.sym 83322 basesoc_ctrl_bus_errors[15]
.sym 83323 $auto$alumacc.cc:474:replace_alu$3841.C[16]
.sym 83330 $abc$38894$n2155
.sym 83331 basesoc_ctrl_bus_errors[19]
.sym 83338 basesoc_ctrl_bus_errors[18]
.sym 83343 basesoc_ctrl_bus_errors[23]
.sym 83344 basesoc_ctrl_bus_errors[16]
.sym 83345 basesoc_ctrl_bus_errors[17]
.sym 83348 basesoc_ctrl_bus_errors[20]
.sym 83349 basesoc_ctrl_bus_errors[21]
.sym 83358 basesoc_ctrl_bus_errors[22]
.sym 83360 $auto$alumacc.cc:474:replace_alu$3841.C[17]
.sym 83363 basesoc_ctrl_bus_errors[16]
.sym 83364 $auto$alumacc.cc:474:replace_alu$3841.C[16]
.sym 83366 $auto$alumacc.cc:474:replace_alu$3841.C[18]
.sym 83369 basesoc_ctrl_bus_errors[17]
.sym 83370 $auto$alumacc.cc:474:replace_alu$3841.C[17]
.sym 83372 $auto$alumacc.cc:474:replace_alu$3841.C[19]
.sym 83374 basesoc_ctrl_bus_errors[18]
.sym 83376 $auto$alumacc.cc:474:replace_alu$3841.C[18]
.sym 83378 $auto$alumacc.cc:474:replace_alu$3841.C[20]
.sym 83381 basesoc_ctrl_bus_errors[19]
.sym 83382 $auto$alumacc.cc:474:replace_alu$3841.C[19]
.sym 83384 $auto$alumacc.cc:474:replace_alu$3841.C[21]
.sym 83387 basesoc_ctrl_bus_errors[20]
.sym 83388 $auto$alumacc.cc:474:replace_alu$3841.C[20]
.sym 83390 $auto$alumacc.cc:474:replace_alu$3841.C[22]
.sym 83393 basesoc_ctrl_bus_errors[21]
.sym 83394 $auto$alumacc.cc:474:replace_alu$3841.C[21]
.sym 83396 $auto$alumacc.cc:474:replace_alu$3841.C[23]
.sym 83398 basesoc_ctrl_bus_errors[22]
.sym 83400 $auto$alumacc.cc:474:replace_alu$3841.C[22]
.sym 83402 $auto$alumacc.cc:474:replace_alu$3841.C[24]
.sym 83404 basesoc_ctrl_bus_errors[23]
.sym 83406 $auto$alumacc.cc:474:replace_alu$3841.C[23]
.sym 83407 $abc$38894$n2155
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83410 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 83411 $abc$38894$n5062_1
.sym 83412 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 83413 $abc$38894$n5057
.sym 83414 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 83415 $abc$38894$n5055
.sym 83416 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 83417 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 83420 VexRiscv._zz_337_
.sym 83421 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 83431 basesoc_dat_w[2]
.sym 83434 $abc$38894$n5063
.sym 83435 basesoc_adr[3]
.sym 83436 $abc$38894$n3461_1
.sym 83437 $abc$38894$n3462_1
.sym 83438 basesoc_adr[4]
.sym 83439 $abc$38894$n3573
.sym 83440 $abc$38894$n3481_1
.sym 83441 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 83442 $abc$38894$n2323
.sym 83443 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 83444 $abc$38894$n3576
.sym 83445 $abc$38894$n3478_1
.sym 83446 $auto$alumacc.cc:474:replace_alu$3841.C[24]
.sym 83455 basesoc_ctrl_bus_errors[28]
.sym 83458 basesoc_ctrl_bus_errors[31]
.sym 83462 $abc$38894$n2155
.sym 83465 basesoc_ctrl_bus_errors[30]
.sym 83468 basesoc_ctrl_bus_errors[25]
.sym 83470 basesoc_ctrl_bus_errors[27]
.sym 83475 basesoc_ctrl_bus_errors[24]
.sym 83477 basesoc_ctrl_bus_errors[26]
.sym 83480 basesoc_ctrl_bus_errors[29]
.sym 83483 $auto$alumacc.cc:474:replace_alu$3841.C[25]
.sym 83485 basesoc_ctrl_bus_errors[24]
.sym 83487 $auto$alumacc.cc:474:replace_alu$3841.C[24]
.sym 83489 $auto$alumacc.cc:474:replace_alu$3841.C[26]
.sym 83492 basesoc_ctrl_bus_errors[25]
.sym 83493 $auto$alumacc.cc:474:replace_alu$3841.C[25]
.sym 83495 $auto$alumacc.cc:474:replace_alu$3841.C[27]
.sym 83497 basesoc_ctrl_bus_errors[26]
.sym 83499 $auto$alumacc.cc:474:replace_alu$3841.C[26]
.sym 83501 $auto$alumacc.cc:474:replace_alu$3841.C[28]
.sym 83504 basesoc_ctrl_bus_errors[27]
.sym 83505 $auto$alumacc.cc:474:replace_alu$3841.C[27]
.sym 83507 $auto$alumacc.cc:474:replace_alu$3841.C[29]
.sym 83510 basesoc_ctrl_bus_errors[28]
.sym 83511 $auto$alumacc.cc:474:replace_alu$3841.C[28]
.sym 83513 $auto$alumacc.cc:474:replace_alu$3841.C[30]
.sym 83515 basesoc_ctrl_bus_errors[29]
.sym 83517 $auto$alumacc.cc:474:replace_alu$3841.C[29]
.sym 83519 $auto$alumacc.cc:474:replace_alu$3841.C[31]
.sym 83521 basesoc_ctrl_bus_errors[30]
.sym 83523 $auto$alumacc.cc:474:replace_alu$3841.C[30]
.sym 83528 basesoc_ctrl_bus_errors[31]
.sym 83529 $auto$alumacc.cc:474:replace_alu$3841.C[31]
.sym 83530 $abc$38894$n2155
.sym 83531 clk12_$glb_clk
.sym 83532 sys_rst_$glb_sr
.sym 83533 $abc$38894$n3460_1
.sym 83534 $abc$38894$n3481_1
.sym 83535 $abc$38894$n3579
.sym 83536 $abc$38894$n3576
.sym 83537 $abc$38894$n3583_1
.sym 83538 array_muxed1[13]
.sym 83539 $abc$38894$n3484_1
.sym 83540 $abc$38894$n3461_1
.sym 83544 basesoc_ctrl_storage[22]
.sym 83545 basesoc_adr[2]
.sym 83546 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 83547 basesoc_ctrl_storage[2]
.sym 83548 $abc$38894$n2155
.sym 83550 basesoc_timer0_en_storage
.sym 83551 basesoc_ctrl_bus_errors[26]
.sym 83556 $abc$38894$n3462_1
.sym 83557 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 83558 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 83561 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 83562 $abc$38894$n3764
.sym 83563 basesoc_adr[4]
.sym 83564 basesoc_timer0_reload_storage[0]
.sym 83565 $abc$38894$n3764
.sym 83566 $abc$38894$n3460_1
.sym 83567 basesoc_timer0_reload_storage[13]
.sym 83568 basesoc_timer0_load_storage[3]
.sym 83575 spiflash_bus_dat_r[1]
.sym 83576 basesoc_bus_wishbone_dat_r[1]
.sym 83578 $abc$38894$n3485_1
.sym 83581 basesoc_ctrl_bus_errors[31]
.sym 83582 $abc$38894$n6512_1
.sym 83583 $abc$38894$n6380_1
.sym 83584 basesoc_ctrl_storage[7]
.sym 83585 $abc$38894$n2478
.sym 83586 slave_sel_r[1]
.sym 83588 $abc$38894$n3479_1
.sym 83589 basesoc_ctrl_bus_errors[23]
.sym 83591 $PACKER_GND_NET
.sym 83592 basesoc_ctrl_bus_errors[15]
.sym 83593 basesoc_ctrl_storage[23]
.sym 83595 basesoc_adr[3]
.sym 83596 $abc$38894$n6511
.sym 83599 slave_sel_r[0]
.sym 83600 $abc$38894$n6379_1
.sym 83602 $PACKER_VCC_NET
.sym 83603 basesoc_adr[2]
.sym 83604 $abc$38894$n3482_1
.sym 83605 $abc$38894$n3461_1
.sym 83610 $PACKER_VCC_NET
.sym 83613 $abc$38894$n6379_1
.sym 83614 basesoc_ctrl_bus_errors[15]
.sym 83615 $abc$38894$n3479_1
.sym 83616 basesoc_adr[2]
.sym 83619 $abc$38894$n3461_1
.sym 83620 basesoc_ctrl_storage[7]
.sym 83621 $abc$38894$n3485_1
.sym 83622 basesoc_ctrl_bus_errors[31]
.sym 83625 $abc$38894$n6512_1
.sym 83626 $abc$38894$n6380_1
.sym 83627 basesoc_adr[3]
.sym 83628 $abc$38894$n6511
.sym 83634 $PACKER_VCC_NET
.sym 83637 spiflash_bus_dat_r[1]
.sym 83638 basesoc_bus_wishbone_dat_r[1]
.sym 83639 slave_sel_r[1]
.sym 83640 slave_sel_r[0]
.sym 83643 basesoc_ctrl_bus_errors[23]
.sym 83644 $abc$38894$n3482_1
.sym 83645 basesoc_adr[2]
.sym 83646 basesoc_ctrl_storage[23]
.sym 83651 $PACKER_GND_NET
.sym 83653 $abc$38894$n2478
.sym 83654 clk12_$glb_clk
.sym 83656 basesoc_timer0_reload_storage[15]
.sym 83657 $abc$38894$n5046
.sym 83658 $abc$38894$n3573
.sym 83659 basesoc_timer0_reload_storage[13]
.sym 83661 $abc$38894$n3478_1
.sym 83662 $abc$38894$n3578
.sym 83663 basesoc_timer0_reload_storage[12]
.sym 83667 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 83668 $abc$38894$n6512_1
.sym 83669 $abc$38894$n3484_1
.sym 83670 basesoc_ctrl_storage[7]
.sym 83671 $abc$38894$n3576
.sym 83673 basesoc_timer0_en_storage
.sym 83674 $abc$38894$n3485_1
.sym 83675 $abc$38894$n3460_1
.sym 83676 VexRiscv._zz_170_[0]
.sym 83677 $abc$38894$n3481_1
.sym 83678 VexRiscv._zz_129_[5]
.sym 83679 $abc$38894$n3579
.sym 83680 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 83681 basesoc_adr[4]
.sym 83682 basesoc_adr[0]
.sym 83684 $abc$38894$n3583_1
.sym 83685 $abc$38894$n3578
.sym 83686 basesoc_adr[4]
.sym 83687 VexRiscv._zz_170_[1]
.sym 83688 basesoc_adr[1]
.sym 83689 basesoc_timer0_reload_storage[15]
.sym 83690 $abc$38894$n3459_1
.sym 83697 $abc$38894$n3460_1
.sym 83699 $abc$38894$n6112_1
.sym 83700 csrbankarray_sel_r
.sym 83703 $abc$38894$n3758
.sym 83704 $abc$38894$n3563
.sym 83705 basesoc_adr[3]
.sym 83708 $abc$38894$n3576
.sym 83709 $abc$38894$n3758
.sym 83710 basesoc_adr[4]
.sym 83711 $abc$38894$n6111_1
.sym 83713 $abc$38894$n6109_1
.sym 83715 $abc$38894$n3756
.sym 83716 $abc$38894$n6120_1
.sym 83717 $abc$38894$n6121_1
.sym 83722 $abc$38894$n3764
.sym 83723 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 83724 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 83725 $abc$38894$n3764
.sym 83727 sys_rst
.sym 83728 $abc$38894$n3575
.sym 83730 $abc$38894$n3756
.sym 83731 csrbankarray_sel_r
.sym 83733 $abc$38894$n3758
.sym 83737 $abc$38894$n3460_1
.sym 83738 basesoc_adr[3]
.sym 83742 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 83743 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 83744 $abc$38894$n6112_1
.sym 83745 $abc$38894$n6111_1
.sym 83748 csrbankarray_sel_r
.sym 83749 $abc$38894$n3756
.sym 83750 $abc$38894$n3764
.sym 83751 $abc$38894$n3758
.sym 83754 $abc$38894$n3575
.sym 83755 sys_rst
.sym 83757 $abc$38894$n3563
.sym 83762 $abc$38894$n6120_1
.sym 83763 $abc$38894$n6121_1
.sym 83766 $abc$38894$n3764
.sym 83767 $abc$38894$n3758
.sym 83768 $abc$38894$n6109_1
.sym 83773 basesoc_adr[4]
.sym 83775 $abc$38894$n3576
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 $abc$38894$n5013
.sym 83780 $abc$38894$n5703
.sym 83781 basesoc_timer0_reload_storage[6]
.sym 83782 $abc$38894$n5012_1
.sym 83783 $abc$38894$n5014_1
.sym 83784 $abc$38894$n2321
.sym 83785 basesoc_timer0_reload_storage[3]
.sym 83786 $abc$38894$n5124_1
.sym 83790 basesoc_ctrl_storage[23]
.sym 83791 $abc$38894$n3538
.sym 83792 $abc$38894$n3578
.sym 83793 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 83794 basesoc_dat_w[2]
.sym 83795 $abc$38894$n3604_1
.sym 83796 csrbankarray_sel_r
.sym 83797 basesoc_ctrl_storage[0]
.sym 83799 $abc$38894$n3564
.sym 83800 $abc$38894$n3462_1
.sym 83801 $abc$38894$n2323
.sym 83802 $abc$38894$n3573
.sym 83803 basesoc_timer0_value_status[20]
.sym 83804 spiflash_bus_dat_r[0]
.sym 83805 basesoc_timer0_load_storage[0]
.sym 83806 basesoc_timer0_reload_storage[5]
.sym 83807 basesoc_timer0_reload_storage[4]
.sym 83809 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 83810 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 83811 $abc$38894$n3578
.sym 83812 $PACKER_VCC_NET
.sym 83813 $abc$38894$n3565
.sym 83814 $abc$38894$n3575
.sym 83821 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 83822 $abc$38894$n3573
.sym 83823 $abc$38894$n3758
.sym 83824 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 83825 $abc$38894$n3478_1
.sym 83826 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 83827 $abc$38894$n3756
.sym 83829 $abc$38894$n3758
.sym 83830 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 83831 csrbankarray_sel_r
.sym 83832 $abc$38894$n5130_1
.sym 83834 basesoc_timer0_en_storage
.sym 83835 basesoc_adr[4]
.sym 83836 $abc$38894$n3460_1
.sym 83837 $abc$38894$n3764
.sym 83838 basesoc_timer0_load_storage[3]
.sym 83840 $abc$38894$n3764
.sym 83841 $abc$38894$n3538
.sym 83844 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 83853 $abc$38894$n3758
.sym 83854 $abc$38894$n3764
.sym 83855 csrbankarray_sel_r
.sym 83856 $abc$38894$n3756
.sym 83859 $abc$38894$n3478_1
.sym 83860 basesoc_adr[4]
.sym 83865 $abc$38894$n3573
.sym 83867 basesoc_adr[4]
.sym 83871 $abc$38894$n3756
.sym 83872 csrbankarray_sel_r
.sym 83873 $abc$38894$n3758
.sym 83874 $abc$38894$n3764
.sym 83877 $abc$38894$n3460_1
.sym 83878 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 83880 $abc$38894$n3538
.sym 83883 basesoc_timer0_en_storage
.sym 83884 basesoc_timer0_load_storage[3]
.sym 83885 $abc$38894$n5130_1
.sym 83889 $abc$38894$n3764
.sym 83890 $abc$38894$n3756
.sym 83891 csrbankarray_sel_r
.sym 83892 $abc$38894$n3758
.sym 83895 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 83896 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 83897 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 83898 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 83900 clk12_$glb_clk
.sym 83901 sys_rst_$glb_sr
.sym 83902 $abc$38894$n5022_1
.sym 83903 $abc$38894$n4950_1
.sym 83904 $abc$38894$n5001
.sym 83905 basesoc_timer0_value[0]
.sym 83906 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 83907 $abc$38894$n6355_1
.sym 83908 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 83909 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 83912 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 83913 basesoc_timer0_reload_storage[17]
.sym 83915 basesoc_dat_w[3]
.sym 83916 $abc$38894$n4952_1
.sym 83918 $abc$38894$n3563
.sym 83919 csrbankarray_sel_r
.sym 83921 $abc$38894$n4955_1
.sym 83924 $PACKER_GND_NET
.sym 83925 basesoc_uart_rx_fifo_level0[4]
.sym 83926 basesoc_timer0_reload_storage[6]
.sym 83927 $abc$38894$n3572_1
.sym 83928 $abc$38894$n6121_1
.sym 83929 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 83930 $abc$38894$n3510
.sym 83931 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 83932 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 83933 $abc$38894$n3461_1
.sym 83934 $abc$38894$n3610_1
.sym 83935 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 83936 sys_rst
.sym 83937 $abc$38894$n5063
.sym 83943 $abc$38894$n3460_1
.sym 83944 basesoc_timer0_load_storage[24]
.sym 83945 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 83946 basesoc_timer0_en_storage
.sym 83947 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 83948 $abc$38894$n3510
.sym 83950 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 83951 basesoc_adr[4]
.sym 83952 basesoc_timer0_load_storage[5]
.sym 83953 $abc$38894$n6353
.sym 83954 basesoc_timer0_en_storage
.sym 83955 $abc$38894$n3538
.sym 83956 $abc$38894$n3583_1
.sym 83958 $abc$38894$n4909
.sym 83959 $abc$38894$n5134_1
.sym 83960 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 83961 $abc$38894$n4990_1
.sym 83962 $abc$38894$n4987
.sym 83963 basesoc_timer0_eventmanager_status_w
.sym 83964 basesoc_timer0_value_status[11]
.sym 83965 $abc$38894$n3459_1
.sym 83966 basesoc_timer0_reload_storage[5]
.sym 83968 $abc$38894$n4950_1
.sym 83969 $abc$38894$n5718
.sym 83971 $abc$38894$n4908
.sym 83972 basesoc_timer0_eventmanager_storage
.sym 83974 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 83976 basesoc_timer0_eventmanager_status_w
.sym 83977 basesoc_timer0_reload_storage[5]
.sym 83979 $abc$38894$n5718
.sym 83982 basesoc_timer0_load_storage[24]
.sym 83983 $abc$38894$n3459_1
.sym 83984 basesoc_adr[4]
.sym 83985 basesoc_timer0_eventmanager_storage
.sym 83988 basesoc_timer0_en_storage
.sym 83989 basesoc_adr[4]
.sym 83990 $abc$38894$n3583_1
.sym 83991 $abc$38894$n6353
.sym 83994 $abc$38894$n4908
.sym 83996 $abc$38894$n3510
.sym 83997 $abc$38894$n4909
.sym 84000 $abc$38894$n3460_1
.sym 84001 $abc$38894$n3538
.sym 84002 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 84006 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 84007 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 84008 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 84009 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 84012 $abc$38894$n5134_1
.sym 84014 basesoc_timer0_load_storage[5]
.sym 84015 basesoc_timer0_en_storage
.sym 84018 $abc$38894$n4987
.sym 84019 $abc$38894$n4990_1
.sym 84020 basesoc_timer0_value_status[11]
.sym 84021 $abc$38894$n4950_1
.sym 84023 clk12_$glb_clk
.sym 84024 sys_rst_$glb_sr
.sym 84025 basesoc_timer0_value[26]
.sym 84026 basesoc_timer0_value[20]
.sym 84027 $abc$38894$n4948
.sym 84028 $abc$38894$n5164
.sym 84029 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 84030 $abc$38894$n6506_1
.sym 84031 $abc$38894$n5176
.sym 84032 $abc$38894$n5002_1
.sym 84035 basesoc_uart_eventmanager_storage[0]
.sym 84040 basesoc_timer0_value[0]
.sym 84041 $abc$38894$n6353
.sym 84042 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 84043 $abc$38894$n6354_1
.sym 84044 basesoc_dat_w[3]
.sym 84045 basesoc_adr[2]
.sym 84046 basesoc_uart_phy_storage[9]
.sym 84048 basesoc_uart_phy_storage[15]
.sym 84049 $abc$38894$n5024_1
.sym 84050 $abc$38894$n5942_1
.sym 84051 basesoc_timer0_value[0]
.sym 84052 basesoc_timer0_eventmanager_status_w
.sym 84053 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 84054 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 84056 basesoc_timer0_load_storage[10]
.sym 84057 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 84058 $abc$38894$n3460_1
.sym 84059 basesoc_timer0_reload_storage[13]
.sym 84060 basesoc_timer0_value[20]
.sym 84066 $abc$38894$n6117_1
.sym 84068 basesoc_timer0_en_storage
.sym 84069 basesoc_timer0_reload_storage[26]
.sym 84071 $abc$38894$n5136_1
.sym 84072 $abc$38894$n6107_1
.sym 84073 basesoc_timer0_load_storage[6]
.sym 84074 $abc$38894$n6123_1
.sym 84075 cas_switches_status[3]
.sym 84076 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 84077 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 84078 $abc$38894$n5721
.sym 84079 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 84080 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 84081 $abc$38894$n4981_1
.sym 84082 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 84083 $abc$38894$n3578
.sym 84084 $abc$38894$n3575
.sym 84085 $abc$38894$n6118_1
.sym 84086 basesoc_timer0_reload_storage[6]
.sym 84087 basesoc_timer0_reload_storage[23]
.sym 84090 $abc$38894$n3604_1
.sym 84091 basesoc_timer0_eventmanager_status_w
.sym 84092 $abc$38894$n4980_1
.sym 84094 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 84095 basesoc_timer0_reload_storage[15]
.sym 84096 basesoc_adr[0]
.sym 84097 $abc$38894$n3581
.sym 84099 $abc$38894$n3581
.sym 84100 $abc$38894$n4980_1
.sym 84101 $abc$38894$n4981_1
.sym 84102 basesoc_timer0_reload_storage[26]
.sym 84105 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 84106 $abc$38894$n6117_1
.sym 84107 $abc$38894$n6118_1
.sym 84108 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 84111 $abc$38894$n3575
.sym 84112 $abc$38894$n3578
.sym 84113 basesoc_timer0_reload_storage[15]
.sym 84114 basesoc_timer0_reload_storage[23]
.sym 84117 basesoc_adr[0]
.sym 84118 cas_switches_status[3]
.sym 84119 $abc$38894$n3604_1
.sym 84123 basesoc_timer0_en_storage
.sym 84124 basesoc_timer0_load_storage[6]
.sym 84126 $abc$38894$n5136_1
.sym 84130 basesoc_timer0_eventmanager_status_w
.sym 84131 $abc$38894$n5721
.sym 84132 basesoc_timer0_reload_storage[6]
.sym 84135 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 84136 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 84137 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 84138 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 84141 $abc$38894$n6123_1
.sym 84142 $abc$38894$n6117_1
.sym 84144 $abc$38894$n6107_1
.sym 84146 clk12_$glb_clk
.sym 84147 sys_rst_$glb_sr
.sym 84148 $abc$38894$n6360_1
.sym 84149 basesoc_timer0_value[12]
.sym 84150 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 84151 $abc$38894$n5150_1
.sym 84152 $abc$38894$n6361_1
.sym 84153 $abc$38894$n5148_1
.sym 84154 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 84155 basesoc_timer0_value[13]
.sym 84157 cas_switches_status[3]
.sym 84158 cas_switches_status[3]
.sym 84160 basesoc_timer0_load_storage[0]
.sym 84161 $abc$38894$n2325
.sym 84162 basesoc_timer0_en_storage
.sym 84164 basesoc_bus_wishbone_dat_r[3]
.sym 84165 basesoc_dat_w[2]
.sym 84166 $abc$38894$n5721
.sym 84168 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 84169 basesoc_timer0_load_storage[20]
.sym 84172 $abc$38894$n4972_1
.sym 84173 basesoc_adr[1]
.sym 84174 basesoc_adr[4]
.sym 84175 $abc$38894$n3459_1
.sym 84176 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 84177 $abc$38894$n3578
.sym 84178 $abc$38894$n3459_1
.sym 84179 basesoc_dat_w[1]
.sym 84180 $abc$38894$n4957_1
.sym 84181 basesoc_timer0_reload_storage[15]
.sym 84182 basesoc_adr[0]
.sym 84183 $abc$38894$n3581
.sym 84189 basesoc_timer0_value_status[17]
.sym 84190 $abc$38894$n6114_1
.sym 84191 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 84192 slave_sel_r[0]
.sym 84193 $abc$38894$n4971_1
.sym 84194 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 84196 basesoc_bus_wishbone_dat_r[5]
.sym 84197 $abc$38894$n3572_1
.sym 84198 slave_sel_r[1]
.sym 84200 slave_sel_r[0]
.sym 84201 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 84202 $abc$38894$n3510
.sym 84203 $abc$38894$n3564
.sym 84204 $abc$38894$n4952_1
.sym 84205 $abc$38894$n6502_1
.sym 84206 basesoc_bus_wishbone_dat_r[2]
.sym 84207 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 84208 spiflash_bus_dat_r[2]
.sym 84209 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 84210 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 84211 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 84212 $abc$38894$n6501_1
.sym 84213 $abc$38894$n4917
.sym 84214 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 84215 basesoc_timer0_reload_storage[1]
.sym 84216 $abc$38894$n4918
.sym 84217 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 84218 spiflash_bus_dat_r[5]
.sym 84219 $abc$38894$n6115
.sym 84220 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 84222 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 84223 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 84224 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 84225 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 84228 $abc$38894$n6114_1
.sym 84229 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 84230 $abc$38894$n6115
.sym 84231 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 84234 $abc$38894$n4971_1
.sym 84235 $abc$38894$n3564
.sym 84236 $abc$38894$n6502_1
.sym 84237 $abc$38894$n6501_1
.sym 84241 $abc$38894$n3510
.sym 84242 $abc$38894$n4917
.sym 84243 $abc$38894$n4918
.sym 84246 basesoc_timer0_value_status[17]
.sym 84247 basesoc_timer0_reload_storage[1]
.sym 84248 $abc$38894$n4952_1
.sym 84249 $abc$38894$n3572_1
.sym 84252 slave_sel_r[0]
.sym 84253 slave_sel_r[1]
.sym 84254 basesoc_bus_wishbone_dat_r[5]
.sym 84255 spiflash_bus_dat_r[5]
.sym 84258 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 84259 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 84260 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 84261 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 84264 spiflash_bus_dat_r[2]
.sym 84265 slave_sel_r[1]
.sym 84266 basesoc_bus_wishbone_dat_r[2]
.sym 84267 slave_sel_r[0]
.sym 84269 clk12_$glb_clk
.sym 84270 sys_rst_$glb_sr
.sym 84271 basesoc_timer0_value[21]
.sym 84272 $abc$38894$n6366_1
.sym 84273 $abc$38894$n4991
.sym 84274 $abc$38894$n5166
.sym 84275 $abc$38894$n6500_1
.sym 84276 $abc$38894$n6367_1
.sym 84277 basesoc_timer0_value[16]
.sym 84278 $abc$38894$n6501_1
.sym 84281 basesoc_timer0_eventmanager_storage
.sym 84284 basesoc_timer0_reload_storage[2]
.sym 84287 basesoc_uart_phy_storage[0]
.sym 84288 basesoc_timer0_value[13]
.sym 84290 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 84291 $abc$38894$n3564
.sym 84293 VexRiscv._zz_194_[2]
.sym 84294 slave_sel_r[1]
.sym 84295 $abc$38894$n3567
.sym 84296 spiflash_bus_dat_r[0]
.sym 84297 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 84298 spiflash_i
.sym 84299 basesoc_timer0_load_storage[11]
.sym 84300 $abc$38894$n2358
.sym 84301 basesoc_timer0_load_storage[9]
.sym 84302 basesoc_timer0_reload_storage[31]
.sym 84303 basesoc_timer0_reload_storage[24]
.sym 84304 spiflash_bus_dat_r[5]
.sym 84305 $PACKER_VCC_NET
.sym 84306 $abc$38894$n4982_1
.sym 84314 basesoc_timer0_en_storage
.sym 84315 $abc$38894$n4986_1
.sym 84316 $abc$38894$n3510
.sym 84317 $abc$38894$n5034_1
.sym 84318 $abc$38894$n6372_1
.sym 84319 basesoc_timer0_load_storage[17]
.sym 84320 basesoc_timer0_eventmanager_status_w
.sym 84321 $abc$38894$n5026_1
.sym 84322 $abc$38894$n5158
.sym 84323 basesoc_timer0_reload_storage[19]
.sym 84324 $abc$38894$n5033
.sym 84325 basesoc_timer0_load_storage[19]
.sym 84327 $abc$38894$n4926
.sym 84328 $abc$38894$n5028_1
.sym 84330 $abc$38894$n4991
.sym 84331 $abc$38894$n3564
.sym 84334 basesoc_adr[4]
.sym 84335 $abc$38894$n6373_1
.sym 84336 basesoc_timer0_reload_storage[17]
.sym 84338 $abc$38894$n4927
.sym 84339 $abc$38894$n5760
.sym 84342 $abc$38894$n5162_1
.sym 84343 $abc$38894$n5754
.sym 84346 $abc$38894$n3564
.sym 84347 $abc$38894$n4991
.sym 84348 $abc$38894$n4986_1
.sym 84352 basesoc_timer0_load_storage[19]
.sym 84353 $abc$38894$n5162_1
.sym 84354 basesoc_timer0_en_storage
.sym 84358 basesoc_timer0_reload_storage[17]
.sym 84359 $abc$38894$n5754
.sym 84360 basesoc_timer0_eventmanager_status_w
.sym 84363 basesoc_timer0_load_storage[17]
.sym 84365 $abc$38894$n5158
.sym 84366 basesoc_timer0_en_storage
.sym 84369 $abc$38894$n4926
.sym 84371 $abc$38894$n3510
.sym 84372 $abc$38894$n4927
.sym 84375 $abc$38894$n3564
.sym 84376 $abc$38894$n5028_1
.sym 84377 $abc$38894$n6373_1
.sym 84378 $abc$38894$n5026_1
.sym 84381 basesoc_timer0_reload_storage[19]
.sym 84383 $abc$38894$n5760
.sym 84384 basesoc_timer0_eventmanager_status_w
.sym 84387 $abc$38894$n5034_1
.sym 84388 basesoc_adr[4]
.sym 84389 $abc$38894$n5033
.sym 84390 $abc$38894$n6372_1
.sym 84392 clk12_$glb_clk
.sym 84393 sys_rst_$glb_sr
.sym 84394 $abc$38894$n5028_1
.sym 84395 $abc$38894$n5174_1
.sym 84396 $abc$38894$n6357_1
.sym 84397 $abc$38894$n4992_1
.sym 84398 basesoc_timer0_reload_storage[25]
.sym 84399 $abc$38894$n3581
.sym 84400 $abc$38894$n3567
.sym 84401 basesoc_timer0_reload_storage[30]
.sym 84404 $abc$38894$n2241
.sym 84406 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 84407 $abc$38894$n5751
.sym 84408 basesoc_timer0_en_storage
.sym 84409 basesoc_timer0_reload_storage[19]
.sym 84410 basesoc_timer0_value[19]
.sym 84411 VexRiscv._zz_194_[16]
.sym 84412 $abc$38894$n5769
.sym 84413 basesoc_timer0_load_storage[19]
.sym 84414 basesoc_timer0_reload_storage[21]
.sym 84415 basesoc_timer0_load_storage[17]
.sym 84416 basesoc_dat_w[3]
.sym 84418 VexRiscv._zz_321_[2]
.sym 84420 $abc$38894$n2337
.sym 84421 $abc$38894$n3461_1
.sym 84422 $abc$38894$n4215
.sym 84423 $abc$38894$n6024_1
.sym 84424 VexRiscv._zz_321_[8]
.sym 84425 $abc$38894$n149
.sym 84426 $abc$38894$n3610_1
.sym 84427 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 84429 $abc$38894$n5063
.sym 84437 $abc$38894$n4967_1
.sym 84438 $abc$38894$n4974_1
.sym 84439 $abc$38894$n3476_1
.sym 84440 basesoc_timer0_load_storage[31]
.sym 84442 basesoc_timer0_reload_storage[27]
.sym 84444 $abc$38894$n4950_1
.sym 84445 $abc$38894$n3459_1
.sym 84446 $abc$38894$n2478
.sym 84447 $abc$38894$n3578
.sym 84450 $abc$38894$n3459_1
.sym 84451 basesoc_timer0_eventmanager_status_w
.sym 84452 $abc$38894$n4957_1
.sym 84453 basesoc_timer0_value_status[9]
.sym 84454 VexRiscv._zz_188_
.sym 84456 $abc$38894$n5775
.sym 84457 basesoc_timer0_reload_storage[19]
.sym 84458 $abc$38894$n3563
.sym 84459 sys_rst
.sym 84460 basesoc_adr[4]
.sym 84461 basesoc_timer0_value_status[1]
.sym 84462 basesoc_timer0_reload_storage[31]
.sym 84463 basesoc_timer0_reload_storage[24]
.sym 84464 $abc$38894$n3581
.sym 84465 $PACKER_VCC_NET
.sym 84466 basesoc_timer0_reload_storage[17]
.sym 84468 basesoc_timer0_eventmanager_status_w
.sym 84469 basesoc_timer0_reload_storage[24]
.sym 84471 $abc$38894$n5775
.sym 84474 $abc$38894$n3578
.sym 84475 $abc$38894$n3581
.sym 84476 basesoc_timer0_reload_storage[27]
.sym 84477 basesoc_timer0_reload_storage[19]
.sym 84481 $PACKER_VCC_NET
.sym 84486 $abc$38894$n4957_1
.sym 84487 $abc$38894$n4950_1
.sym 84488 basesoc_timer0_value_status[1]
.sym 84489 basesoc_timer0_value_status[9]
.sym 84492 $abc$38894$n4967_1
.sym 84493 $abc$38894$n4974_1
.sym 84494 basesoc_timer0_reload_storage[17]
.sym 84495 $abc$38894$n3578
.sym 84498 $abc$38894$n3563
.sym 84499 basesoc_adr[4]
.sym 84500 sys_rst
.sym 84501 $abc$38894$n3459_1
.sym 84504 basesoc_timer0_reload_storage[31]
.sym 84505 basesoc_timer0_load_storage[31]
.sym 84506 $abc$38894$n3476_1
.sym 84507 $abc$38894$n3459_1
.sym 84510 VexRiscv._zz_188_
.sym 84514 $abc$38894$n2478
.sym 84515 clk12_$glb_clk
.sym 84517 $abc$38894$n4949_1
.sym 84518 VexRiscv._zz_321_[8]
.sym 84519 $abc$38894$n2315
.sym 84520 $abc$38894$n5023
.sym 84521 $abc$38894$n7498
.sym 84522 $abc$38894$n4982_1
.sym 84523 $abc$38894$n7484
.sym 84524 $abc$38894$n4984_1
.sym 84533 basesoc_dat_w[7]
.sym 84535 $abc$38894$n5793
.sym 84541 VexRiscv._zz_321_[9]
.sym 84542 basesoc_timer0_load_storage[9]
.sym 84543 basesoc_timer0_load_storage[15]
.sym 84545 VexRiscv._zz_321_[18]
.sym 84546 $abc$38894$n5942_1
.sym 84547 $abc$38894$n2466
.sym 84548 basesoc_timer0_load_storage[10]
.sym 84549 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 84550 $abc$38894$n3460_1
.sym 84551 basesoc_timer0_load_storage[27]
.sym 84552 VexRiscv._zz_321_[23]
.sym 84558 basesoc_uart_phy_storage[15]
.sym 84559 $abc$38894$n3481_1
.sym 84560 $abc$38894$n3484_1
.sym 84561 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 84562 $abc$38894$n3754_1
.sym 84564 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 84565 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 84566 basesoc_timer0_value_status[21]
.sym 84567 $abc$38894$n4952_1
.sym 84568 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84569 basesoc_adr[0]
.sym 84570 basesoc_uart_phy_storage[31]
.sym 84571 $abc$38894$n4957_1
.sym 84572 basesoc_ctrl_storage[19]
.sym 84573 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 84575 basesoc_timer0_value_status[25]
.sym 84576 $abc$38894$n2490
.sym 84577 $abc$38894$n4955_1
.sym 84579 basesoc_adr[1]
.sym 84581 basesoc_timer0_value_status[5]
.sym 84582 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 84583 basesoc_ctrl_storage[27]
.sym 84585 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 84587 VexRiscv.CsrPlugin_hadException
.sym 84588 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84589 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 84592 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 84593 VexRiscv.CsrPlugin_hadException
.sym 84594 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 84597 basesoc_adr[1]
.sym 84598 basesoc_uart_phy_storage[15]
.sym 84599 basesoc_uart_phy_storage[31]
.sym 84600 basesoc_adr[0]
.sym 84604 $abc$38894$n4955_1
.sym 84606 basesoc_timer0_value_status[25]
.sym 84609 basesoc_ctrl_storage[19]
.sym 84610 $abc$38894$n3484_1
.sym 84611 $abc$38894$n3481_1
.sym 84612 basesoc_ctrl_storage[27]
.sym 84615 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 84616 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 84617 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 84621 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 84622 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 84624 $abc$38894$n3754_1
.sym 84627 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 84629 VexRiscv.CsrPlugin_hadException
.sym 84630 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84633 basesoc_timer0_value_status[5]
.sym 84634 $abc$38894$n4957_1
.sym 84635 basesoc_timer0_value_status[21]
.sym 84636 $abc$38894$n4952_1
.sym 84637 $abc$38894$n2490
.sym 84638 clk12_$glb_clk
.sym 84640 $abc$38894$n7493
.sym 84641 $abc$38894$n7481
.sym 84642 $abc$38894$n4586_1
.sym 84643 $abc$38894$n7476
.sym 84644 $abc$38894$n4589
.sym 84645 $abc$38894$n7483
.sym 84646 VexRiscv._zz_321_[0]
.sym 84647 $abc$38894$n7500
.sym 84651 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 84652 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 84654 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 84655 basesoc_timer0_en_storage
.sym 84656 $abc$38894$n104
.sym 84658 basesoc_timer0_value[30]
.sym 84660 basesoc_timer0_value_status[14]
.sym 84661 $abc$38894$n2466
.sym 84662 basesoc_uart_phy_storage[15]
.sym 84663 basesoc_timer0_value_status[26]
.sym 84664 $abc$38894$n2315
.sym 84665 basesoc_adr[1]
.sym 84666 $abc$38894$n4315_1
.sym 84667 $abc$38894$n7483
.sym 84668 VexRiscv._zz_194_[5]
.sym 84669 VexRiscv._zz_321_[6]
.sym 84670 basesoc_adr[0]
.sym 84671 VexRiscv._zz_321_[1]
.sym 84672 $abc$38894$n7484
.sym 84674 $abc$38894$n7502
.sym 84675 VexRiscv._zz_321_[4]
.sym 84681 $abc$38894$n3538
.sym 84682 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 84683 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 84684 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 84685 VexRiscv._zz_321_[3]
.sym 84686 $abc$38894$n3753_1
.sym 84690 VexRiscv._zz_321_[2]
.sym 84691 $abc$38894$n3461_1
.sym 84694 $abc$38894$n3538
.sym 84695 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 84696 csrbankarray_csrbank2_bitbang0_w[3]
.sym 84698 $abc$38894$n3610_1
.sym 84699 VexRiscv._zz_321_[4]
.sym 84700 VexRiscv._zz_319_
.sym 84701 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 84706 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 84707 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 84710 $abc$38894$n3460_1
.sym 84714 $abc$38894$n3460_1
.sym 84715 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 84716 $abc$38894$n3538
.sym 84720 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 84721 $abc$38894$n3538
.sym 84723 $abc$38894$n3460_1
.sym 84726 csrbankarray_csrbank2_bitbang0_w[3]
.sym 84727 $abc$38894$n3461_1
.sym 84729 $abc$38894$n3610_1
.sym 84735 VexRiscv._zz_321_[3]
.sym 84740 VexRiscv._zz_321_[2]
.sym 84744 $abc$38894$n3753_1
.sym 84745 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 84746 VexRiscv._zz_319_
.sym 84752 VexRiscv._zz_321_[4]
.sym 84756 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 84757 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 84758 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 84759 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 84761 clk12_$glb_clk
.sym 84762 sys_rst_$glb_sr
.sym 84764 VexRiscv._zz_195_[1]
.sym 84765 VexRiscv._zz_195_[2]
.sym 84766 VexRiscv._zz_195_[3]
.sym 84767 VexRiscv._zz_195_[4]
.sym 84768 VexRiscv._zz_195_[5]
.sym 84769 VexRiscv._zz_195_[6]
.sym 84770 VexRiscv._zz_195_[7]
.sym 84776 VexRiscv._zz_321_[0]
.sym 84777 $abc$38894$n4315_1
.sym 84778 VexRiscv._zz_194_[3]
.sym 84782 $abc$38894$n3538
.sym 84783 VexRiscv._zz_194_[2]
.sym 84784 basesoc_uart_phy_storage[0]
.sym 84786 VexRiscv._zz_194_[4]
.sym 84787 basesoc_timer0_reload_storage[24]
.sym 84788 spiflash_bus_dat_r[0]
.sym 84789 $abc$38894$n7492
.sym 84791 spiflash_bus_dat_r[5]
.sym 84793 $abc$38894$n2358
.sym 84794 VexRiscv._zz_194_[4]
.sym 84795 basesoc_timer0_load_storage[11]
.sym 84796 $abc$38894$n7498
.sym 84797 basesoc_timer0_load_storage[9]
.sym 84798 basesoc_timer0_reload_storage[31]
.sym 84804 basesoc_uart_eventmanager_status_w[0]
.sym 84805 cas_switches_status[2]
.sym 84806 VexRiscv._zz_194_[1]
.sym 84807 $abc$38894$n6351_1
.sym 84810 $abc$38894$n4938_1
.sym 84812 $abc$38894$n3537
.sym 84814 VexRiscv._zz_193_[0]
.sym 84815 VexRiscv._zz_194_[15]
.sym 84818 VexRiscv._zz_321_[0]
.sym 84820 $abc$38894$n3460_1
.sym 84821 VexRiscv._zz_195_[1]
.sym 84825 VexRiscv._zz_195_[32]
.sym 84826 $abc$38894$n3538
.sym 84827 VexRiscv._zz_195_[15]
.sym 84829 cas_b_n
.sym 84830 basesoc_adr[0]
.sym 84833 $abc$38894$n3604_1
.sym 84834 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 84837 VexRiscv._zz_194_[15]
.sym 84838 VexRiscv._zz_195_[32]
.sym 84840 VexRiscv._zz_195_[15]
.sym 84843 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 84844 $abc$38894$n3538
.sym 84846 $abc$38894$n3460_1
.sym 84849 $abc$38894$n3538
.sym 84850 $abc$38894$n6351_1
.sym 84851 $abc$38894$n4938_1
.sym 84852 basesoc_adr[0]
.sym 84855 VexRiscv._zz_195_[32]
.sym 84856 VexRiscv._zz_194_[1]
.sym 84857 VexRiscv._zz_195_[1]
.sym 84863 basesoc_uart_eventmanager_status_w[0]
.sym 84867 $abc$38894$n3537
.sym 84868 basesoc_uart_eventmanager_status_w[0]
.sym 84870 $abc$38894$n3460_1
.sym 84874 VexRiscv._zz_193_[0]
.sym 84876 VexRiscv._zz_321_[0]
.sym 84879 basesoc_adr[0]
.sym 84880 cas_b_n
.sym 84881 cas_switches_status[2]
.sym 84882 $abc$38894$n3604_1
.sym 84884 clk12_$glb_clk
.sym 84885 sys_rst_$glb_sr
.sym 84886 VexRiscv._zz_195_[8]
.sym 84887 VexRiscv._zz_195_[9]
.sym 84888 VexRiscv._zz_195_[10]
.sym 84889 VexRiscv._zz_195_[11]
.sym 84890 VexRiscv._zz_195_[12]
.sym 84891 VexRiscv._zz_195_[13]
.sym 84892 VexRiscv._zz_195_[14]
.sym 84893 VexRiscv._zz_195_[15]
.sym 84899 VexRiscv._zz_195_[6]
.sym 84900 basesoc_timer0_value[23]
.sym 84901 basesoc_vexriscv_ibus_adr[17]
.sym 84902 VexRiscv._zz_194_[1]
.sym 84903 VexRiscv._zz_194_[7]
.sym 84904 VexRiscv._zz_194_[2]
.sym 84908 $abc$38894$n3537
.sym 84909 VexRiscv._zz_195_[2]
.sym 84910 $abc$38894$n6024_1
.sym 84911 $abc$38894$n7493
.sym 84912 basesoc_dat_w[7]
.sym 84913 $abc$38894$n7480
.sym 84914 basesoc_uart_eventmanager_pending_w[1]
.sym 84915 basesoc_dat_w[4]
.sym 84916 VexRiscv._zz_194_[3]
.sym 84917 $abc$38894$n2337
.sym 84918 $abc$38894$n7489
.sym 84919 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 84920 $abc$38894$n7488
.sym 84921 VexRiscv._zz_194_[11]
.sym 84927 basesoc_uart_rx_fifo_readable
.sym 84929 $abc$38894$n4353_1
.sym 84930 basesoc_uart_eventmanager_pending_w[0]
.sym 84931 $abc$38894$n3537
.sym 84932 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 84933 VexRiscv._zz_314_[0]
.sym 84934 basesoc_uart_eventmanager_status_w[0]
.sym 84935 basesoc_adr[1]
.sym 84936 VexRiscv._zz_337_
.sym 84939 basesoc_uart_tx_old_trigger
.sym 84940 basesoc_uart_eventmanager_pending_w[1]
.sym 84941 basesoc_adr[2]
.sym 84942 basesoc_uart_eventmanager_storage[1]
.sym 84944 basesoc_uart_eventmanager_storage[0]
.sym 84946 $abc$38894$n4375_1
.sym 84950 VexRiscv._zz_316_[0]
.sym 84953 $abc$38894$n3485_1
.sym 84954 $abc$38894$n3461_1
.sym 84956 sys_rst
.sym 84961 VexRiscv._zz_316_[0]
.sym 84962 VexRiscv._zz_314_[0]
.sym 84966 $abc$38894$n3485_1
.sym 84967 sys_rst
.sym 84968 basesoc_adr[2]
.sym 84969 $abc$38894$n3537
.sym 84972 basesoc_uart_eventmanager_storage[1]
.sym 84973 basesoc_uart_eventmanager_pending_w[0]
.sym 84974 basesoc_uart_eventmanager_pending_w[1]
.sym 84975 basesoc_uart_eventmanager_storage[0]
.sym 84978 basesoc_adr[2]
.sym 84979 basesoc_uart_rx_fifo_readable
.sym 84980 basesoc_adr[1]
.sym 84981 basesoc_uart_eventmanager_storage[1]
.sym 84984 $abc$38894$n4353_1
.sym 84985 $abc$38894$n4375_1
.sym 84986 VexRiscv._zz_337_
.sym 84990 basesoc_adr[1]
.sym 84996 $abc$38894$n3461_1
.sym 84997 basesoc_adr[2]
.sym 84998 basesoc_uart_eventmanager_pending_w[1]
.sym 84999 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 85002 basesoc_uart_tx_old_trigger
.sym 85004 basesoc_uart_eventmanager_status_w[0]
.sym 85007 clk12_$glb_clk
.sym 85009 VexRiscv._zz_195_[16]
.sym 85010 VexRiscv._zz_195_[17]
.sym 85011 VexRiscv._zz_195_[18]
.sym 85012 VexRiscv._zz_195_[19]
.sym 85013 VexRiscv._zz_195_[20]
.sym 85014 VexRiscv._zz_195_[21]
.sym 85015 VexRiscv._zz_195_[22]
.sym 85016 VexRiscv._zz_195_[23]
.sym 85020 basesoc_ctrl_storage[22]
.sym 85021 VexRiscv._zz_319_
.sym 85022 VexRiscv._zz_195_[14]
.sym 85023 $abc$38894$n3536
.sym 85024 VexRiscv._zz_195_[11]
.sym 85026 basesoc_uart_eventmanager_pending_w[0]
.sym 85027 basesoc_dat_w[3]
.sym 85030 basesoc_dat_w[4]
.sym 85032 VexRiscv._zz_194_[15]
.sym 85033 basesoc_uart_rx_fifo_do_read
.sym 85034 VexRiscv._zz_195_[32]
.sym 85035 VexRiscv._zz_194_[20]
.sym 85036 VexRiscv._zz_316_[0]
.sym 85038 VexRiscv._zz_195_[22]
.sym 85039 basesoc_timer0_load_storage[15]
.sym 85040 $abc$38894$n7495
.sym 85041 basesoc_timer0_load_storage[9]
.sym 85042 $abc$38894$n5942_1
.sym 85043 VexRiscv._zz_194_[32]
.sym 85044 basesoc_timer0_load_storage[10]
.sym 85050 VexRiscv._zz_195_[32]
.sym 85051 $abc$38894$n4670_1
.sym 85052 $abc$38894$n4669
.sym 85053 $abc$38894$n4613
.sym 85054 $abc$38894$n4612_1
.sym 85055 VexRiscv._zz_194_[20]
.sym 85057 VexRiscv._zz_194_[12]
.sym 85058 VexRiscv._zz_313_[0]
.sym 85060 $abc$38894$n4634_1
.sym 85062 VexRiscv._zz_195_[12]
.sym 85063 VexRiscv._zz_194_[20]
.sym 85065 basesoc_adr[0]
.sym 85066 $abc$38894$n4633
.sym 85067 VexRiscv._zz_194_[32]
.sym 85069 basesoc_adr[2]
.sym 85070 VexRiscv._zz_194_[21]
.sym 85071 VexRiscv._zz_319_
.sym 85072 basesoc_uart_eventmanager_storage[0]
.sym 85073 basesoc_uart_eventmanager_pending_w[0]
.sym 85078 VexRiscv._zz_195_[20]
.sym 85081 VexRiscv._zz_311_
.sym 85083 VexRiscv._zz_194_[21]
.sym 85084 VexRiscv._zz_194_[20]
.sym 85085 VexRiscv._zz_311_
.sym 85089 VexRiscv._zz_319_
.sym 85090 $abc$38894$n4669
.sym 85091 $abc$38894$n4670_1
.sym 85095 VexRiscv._zz_311_
.sym 85096 VexRiscv._zz_194_[32]
.sym 85098 VexRiscv._zz_313_[0]
.sym 85101 VexRiscv._zz_195_[12]
.sym 85102 VexRiscv._zz_195_[32]
.sym 85103 VexRiscv._zz_194_[12]
.sym 85107 basesoc_adr[0]
.sym 85108 basesoc_uart_eventmanager_pending_w[0]
.sym 85109 basesoc_uart_eventmanager_storage[0]
.sym 85110 basesoc_adr[2]
.sym 85113 VexRiscv._zz_319_
.sym 85114 $abc$38894$n4633
.sym 85115 $abc$38894$n4634_1
.sym 85119 $abc$38894$n4612_1
.sym 85120 VexRiscv._zz_319_
.sym 85122 $abc$38894$n4613
.sym 85125 VexRiscv._zz_195_[20]
.sym 85126 VexRiscv._zz_195_[32]
.sym 85128 VexRiscv._zz_194_[20]
.sym 85130 clk12_$glb_clk
.sym 85131 $abc$38894$n149_$glb_sr
.sym 85132 VexRiscv._zz_195_[24]
.sym 85133 VexRiscv._zz_195_[25]
.sym 85134 VexRiscv._zz_195_[26]
.sym 85135 VexRiscv._zz_195_[27]
.sym 85136 VexRiscv._zz_195_[28]
.sym 85137 VexRiscv._zz_195_[29]
.sym 85138 VexRiscv._zz_195_[30]
.sym 85139 VexRiscv._zz_195_[31]
.sym 85148 $abc$38894$n4634_1
.sym 85149 $abc$38894$n7496
.sym 85154 VexRiscv._zz_194_[6]
.sym 85156 basesoc_uart_phy_source_payload_data[5]
.sym 85158 $abc$38894$n2242
.sym 85159 basesoc_dat_w[1]
.sym 85160 VexRiscv._zz_195_[32]
.sym 85161 $abc$38894$n2315
.sym 85162 $abc$38894$n7502
.sym 85163 VexRiscv._zz_194_[23]
.sym 85164 basesoc_uart_phy_source_payload_data[1]
.sym 85165 $abc$38894$n7535
.sym 85167 VexRiscv._zz_195_[25]
.sym 85175 VexRiscv._zz_321_[26]
.sym 85179 basesoc_dat_w[6]
.sym 85184 basesoc_dat_w[7]
.sym 85185 VexRiscv._zz_321_[31]
.sym 85188 basesoc_dat_w[3]
.sym 85189 VexRiscv._zz_195_[32]
.sym 85190 VexRiscv._zz_194_[31]
.sym 85191 $abc$38894$n2140
.sym 85204 VexRiscv._zz_195_[31]
.sym 85208 basesoc_dat_w[7]
.sym 85213 VexRiscv._zz_195_[31]
.sym 85214 VexRiscv._zz_194_[31]
.sym 85215 VexRiscv._zz_195_[32]
.sym 85220 basesoc_dat_w[6]
.sym 85227 VexRiscv._zz_321_[26]
.sym 85230 basesoc_dat_w[3]
.sym 85250 VexRiscv._zz_321_[31]
.sym 85252 $abc$38894$n2140
.sym 85253 clk12_$glb_clk
.sym 85254 sys_rst_$glb_sr
.sym 85255 VexRiscv._zz_195_[32]
.sym 85256 basesoc_uart_phy_source_payload_data[2]
.sym 85257 basesoc_uart_phy_source_payload_data[1]
.sym 85258 $abc$38894$n4643
.sym 85259 basesoc_uart_phy_source_payload_data[7]
.sym 85260 basesoc_uart_phy_source_payload_data[4]
.sym 85261 basesoc_uart_phy_source_payload_data[5]
.sym 85262 basesoc_uart_phy_source_payload_data[3]
.sym 85268 VexRiscv._zz_194_[1]
.sym 85269 $abc$38894$n4315_1
.sym 85272 VexRiscv._zz_194_[14]
.sym 85276 VexRiscv._zz_194_[13]
.sym 85277 basesoc_dat_w[2]
.sym 85278 VexRiscv._zz_194_[12]
.sym 85279 spiflash_bus_dat_r[1]
.sym 85280 VexRiscv._zz_311_
.sym 85281 VexRiscv._zz_195_[27]
.sym 85282 spiflash_bus_dat_r[5]
.sym 85283 VexRiscv._zz_194_[28]
.sym 85284 spiflash_bus_dat_r[0]
.sym 85285 VexRiscv._zz_194_[29]
.sym 85286 basesoc_timer0_load_storage[11]
.sym 85287 $abc$38894$n7504
.sym 85288 VexRiscv._zz_194_[26]
.sym 85289 VexRiscv._zz_194_[23]
.sym 85290 $abc$38894$n2358
.sym 85296 VexRiscv._zz_311_
.sym 85300 VexRiscv._zz_194_[31]
.sym 85302 VexRiscv._zz_194_[22]
.sym 85303 basesoc_uart_rx_fifo_wrport_we
.sym 85304 VexRiscv._zz_311_
.sym 85307 VexRiscv._zz_194_[20]
.sym 85308 VexRiscv._zz_194_[27]
.sym 85310 VexRiscv._zz_194_[19]
.sym 85312 VexRiscv._zz_194_[28]
.sym 85314 $abc$38894$n2248
.sym 85315 VexRiscv._zz_194_[32]
.sym 85319 basesoc_dat_w[1]
.sym 85320 basesoc_ctrl_reset_reset_r
.sym 85323 VexRiscv._zz_194_[23]
.sym 85329 VexRiscv._zz_194_[23]
.sym 85330 VexRiscv._zz_311_
.sym 85331 VexRiscv._zz_194_[22]
.sym 85337 basesoc_ctrl_reset_reset_r
.sym 85342 basesoc_uart_rx_fifo_wrport_we
.sym 85348 VexRiscv._zz_311_
.sym 85349 VexRiscv._zz_194_[19]
.sym 85350 VexRiscv._zz_194_[20]
.sym 85353 VexRiscv._zz_311_
.sym 85354 VexRiscv._zz_194_[27]
.sym 85355 VexRiscv._zz_194_[28]
.sym 85361 basesoc_dat_w[1]
.sym 85365 VexRiscv._zz_311_
.sym 85367 VexRiscv._zz_194_[31]
.sym 85368 VexRiscv._zz_194_[32]
.sym 85375 $abc$38894$n2248
.sym 85376 clk12_$glb_clk
.sym 85377 sys_rst_$glb_sr
.sym 85378 VexRiscv._zz_194_[28]
.sym 85379 VexRiscv._zz_194_[29]
.sym 85380 $abc$38894$n4646_1
.sym 85381 VexRiscv._zz_194_[23]
.sym 85382 $abc$38894$n4664_1
.sym 85383 $abc$38894$n4652_1
.sym 85384 $abc$38894$n4661
.sym 85385 $abc$38894$n4658_1
.sym 85390 $abc$38894$n4639
.sym 85398 VexRiscv._zz_194_[19]
.sym 85399 basesoc_uart_rx_fifo_wrport_we
.sym 85400 $abc$38894$n4654_1
.sym 85401 basesoc_dat_w[3]
.sym 85403 basesoc_ctrl_reset_reset_r
.sym 85405 basesoc_uart_eventmanager_pending_w[1]
.sym 85406 $abc$38894$n6024_1
.sym 85407 $abc$38894$n5736_1
.sym 85408 sys_rst
.sym 85409 $abc$38894$n2337
.sym 85410 VexRiscv._zz_311_
.sym 85411 basesoc_timer0_load_storage[8]
.sym 85412 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 85420 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85421 $abc$38894$n6041_1
.sym 85422 $abc$38894$n3753_1
.sym 85423 VexRiscv._zz_194_[24]
.sym 85425 VexRiscv._zz_319_
.sym 85426 sys_rst
.sym 85430 $abc$38894$n2242
.sym 85431 $abc$38894$n3536
.sym 85434 $abc$38894$n6073_1
.sym 85437 $abc$38894$n5977_1
.sym 85439 basesoc_ctrl_reset_reset_r
.sym 85440 VexRiscv._zz_311_
.sym 85441 $abc$38894$n2241
.sym 85442 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85445 VexRiscv._zz_35_[24]
.sym 85446 VexRiscv._zz_194_[23]
.sym 85447 $abc$38894$n5977_1
.sym 85448 $abc$38894$n149
.sym 85450 VexRiscv._zz_35_[16]
.sym 85452 VexRiscv._zz_194_[24]
.sym 85454 VexRiscv._zz_194_[23]
.sym 85455 VexRiscv._zz_311_
.sym 85459 $abc$38894$n6041_1
.sym 85460 $abc$38894$n5977_1
.sym 85461 VexRiscv._zz_35_[16]
.sym 85470 $abc$38894$n3753_1
.sym 85472 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85473 VexRiscv._zz_319_
.sym 85477 $abc$38894$n3753_1
.sym 85478 $abc$38894$n149
.sym 85479 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85483 $abc$38894$n2241
.sym 85488 basesoc_ctrl_reset_reset_r
.sym 85489 $abc$38894$n3536
.sym 85490 $abc$38894$n2241
.sym 85491 sys_rst
.sym 85494 VexRiscv._zz_35_[24]
.sym 85495 $abc$38894$n5977_1
.sym 85497 $abc$38894$n6073_1
.sym 85498 $abc$38894$n2242
.sym 85499 clk12_$glb_clk
.sym 85500 sys_rst_$glb_sr
.sym 85501 $abc$38894$n4660_1
.sym 85502 spiflash_bus_dat_r[5]
.sym 85503 spiflash_bus_dat_r[0]
.sym 85504 spiflash_bus_dat_r[6]
.sym 85505 $abc$38894$n4657
.sym 85507 spiflash_bus_dat_r[2]
.sym 85508 spiflash_bus_dat_r[4]
.sym 85513 $abc$38894$n4642_1
.sym 85515 basesoc_uart_phy_source_payload_data[6]
.sym 85516 basesoc_uart_phy_source_payload_data[0]
.sym 85517 VexRiscv._zz_319_
.sym 85521 VexRiscv._zz_319_
.sym 85523 $abc$38894$n2461
.sym 85528 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85530 basesoc_timer0_load_storage[15]
.sym 85531 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 85532 basesoc_timer0_load_storage[9]
.sym 85534 $abc$38894$n5942_1
.sym 85536 basesoc_timer0_load_storage[10]
.sym 85543 $abc$38894$n5977_1
.sym 85545 VexRiscv._zz_214_[16]
.sym 85549 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85551 VexRiscv._zz_79_[30]
.sym 85552 VexRiscv._zz_214_[24]
.sym 85553 VexRiscv._zz_163_[24]
.sym 85555 $abc$38894$n6074_1
.sym 85556 $abc$38894$n6098_1
.sym 85558 $abc$38894$n6487_1
.sym 85563 basesoc_ctrl_reset_reset_r
.sym 85565 $abc$38894$n5973_1
.sym 85566 $abc$38894$n6042_1
.sym 85567 VexRiscv._zz_163_[16]
.sym 85568 VexRiscv._zz_214_[30]
.sym 85569 $abc$38894$n2337
.sym 85570 VexRiscv._zz_79_[24]
.sym 85571 VexRiscv._zz_163_[30]
.sym 85572 VexRiscv._zz_319_
.sym 85573 VexRiscv._zz_79_[16]
.sym 85576 $abc$38894$n5973_1
.sym 85577 VexRiscv._zz_163_[16]
.sym 85578 VexRiscv._zz_214_[16]
.sym 85581 basesoc_ctrl_reset_reset_r
.sym 85587 $abc$38894$n6487_1
.sym 85588 $abc$38894$n6042_1
.sym 85589 VexRiscv._zz_79_[16]
.sym 85593 $abc$38894$n5977_1
.sym 85594 $abc$38894$n6487_1
.sym 85595 $abc$38894$n6098_1
.sym 85596 VexRiscv._zz_79_[30]
.sym 85600 VexRiscv._zz_319_
.sym 85602 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 85605 VexRiscv._zz_214_[24]
.sym 85607 $abc$38894$n5973_1
.sym 85608 VexRiscv._zz_163_[24]
.sym 85611 VexRiscv._zz_163_[30]
.sym 85612 VexRiscv._zz_214_[30]
.sym 85614 $abc$38894$n5973_1
.sym 85617 $abc$38894$n5977_1
.sym 85618 $abc$38894$n6487_1
.sym 85619 VexRiscv._zz_79_[24]
.sym 85620 $abc$38894$n6074_1
.sym 85621 $abc$38894$n2337
.sym 85622 clk12_$glb_clk
.sym 85623 sys_rst_$glb_sr
.sym 85624 $abc$38894$n5543
.sym 85625 basesoc_uart_eventmanager_pending_w[1]
.sym 85631 VexRiscv._zz_79_[16]
.sym 85634 cas_switches_status[3]
.sym 85641 VexRiscv._zz_163_[24]
.sym 85649 $abc$38894$n5593_1
.sym 85652 basesoc_timer0_load_storage[14]
.sym 85653 spiflash_bus_dat_r[3]
.sym 85654 $abc$38894$n2315
.sym 85655 VexRiscv._zz_79_[16]
.sym 85658 VexRiscv._zz_79_[30]
.sym 85659 basesoc_dat_w[1]
.sym 85667 $abc$38894$n5943_1
.sym 85668 $abc$38894$n5541
.sym 85669 $abc$38894$n5870_1
.sym 85670 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 85671 $abc$38894$n149
.sym 85675 $abc$38894$n4315_1
.sym 85677 $abc$38894$n3855
.sym 85678 VexRiscv._zz_35_[30]
.sym 85681 VexRiscv._zz_35_[23]
.sym 85682 $abc$38894$n5597_1
.sym 85683 VexRiscv._zz_35_[24]
.sym 85685 $abc$38894$n5571_1
.sym 85686 VexRiscv._zz_253_[1]
.sym 85688 VexRiscv._zz_35_[16]
.sym 85691 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 85692 $abc$38894$n5491
.sym 85698 VexRiscv._zz_35_[23]
.sym 85704 $abc$38894$n5541
.sym 85705 $abc$38894$n5491
.sym 85706 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 85707 $abc$38894$n5571_1
.sym 85710 $abc$38894$n5943_1
.sym 85712 VexRiscv._zz_35_[30]
.sym 85713 $abc$38894$n5597_1
.sym 85716 VexRiscv._zz_35_[16]
.sym 85723 VexRiscv._zz_253_[1]
.sym 85725 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 85731 VexRiscv._zz_35_[30]
.sym 85734 $abc$38894$n5870_1
.sym 85735 $abc$38894$n5597_1
.sym 85736 VexRiscv._zz_35_[24]
.sym 85740 $abc$38894$n3855
.sym 85742 $abc$38894$n4315_1
.sym 85743 $abc$38894$n149
.sym 85745 clk12_$glb_clk
.sym 85746 VexRiscv.reset_$glb_sr
.sym 85747 basesoc_timer0_load_storage[14]
.sym 85748 basesoc_timer0_load_storage[11]
.sym 85749 basesoc_timer0_load_storage[15]
.sym 85750 basesoc_timer0_load_storage[9]
.sym 85751 basesoc_timer0_load_storage[8]
.sym 85752 basesoc_timer0_load_storage[10]
.sym 85753 basesoc_timer0_load_storage[12]
.sym 85754 basesoc_timer0_load_storage[13]
.sym 85762 $abc$38894$n5541
.sym 85770 basesoc_dat_w[2]
.sym 85771 VexRiscv._zz_215_[30]
.sym 85773 $abc$38894$n5491
.sym 85776 VexRiscv._zz_311_
.sym 85777 VexRiscv._zz_79_[31]
.sym 85780 $abc$38894$n5491
.sym 85782 basesoc_timer0_load_storage[11]
.sym 85788 $abc$38894$n5944_1
.sym 85789 $abc$38894$n6102_1
.sym 85790 VexRiscv._zz_35_[31]
.sym 85791 $abc$38894$n5871_1
.sym 85794 $abc$38894$n5777_1
.sym 85795 VexRiscv._zz_79_[16]
.sym 85796 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 85797 VexRiscv._zz_79_[30]
.sym 85798 $abc$38894$n6487_1
.sym 85803 $abc$38894$n6101_1
.sym 85804 $abc$38894$n5973_1
.sym 85805 VexRiscv._zz_79_[31]
.sym 85807 $abc$38894$n5557
.sym 85808 VexRiscv._zz_79_[24]
.sym 85809 $abc$38894$n5593_1
.sym 85810 $abc$38894$n5491
.sym 85812 VexRiscv._zz_163_[31]
.sym 85813 VexRiscv._zz_214_[31]
.sym 85814 $abc$38894$n5977_1
.sym 85816 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 85817 VexRiscv._zz_253_[1]
.sym 85819 $abc$38894$n5541
.sym 85821 $abc$38894$n5541
.sym 85822 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 85823 $abc$38894$n5491
.sym 85824 $abc$38894$n5557
.sym 85827 $abc$38894$n6487_1
.sym 85828 $abc$38894$n5973_1
.sym 85829 VexRiscv._zz_163_[31]
.sym 85830 VexRiscv._zz_214_[31]
.sym 85833 VexRiscv._zz_79_[30]
.sym 85835 $abc$38894$n5944_1
.sym 85836 $abc$38894$n5593_1
.sym 85839 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 85840 VexRiscv._zz_253_[1]
.sym 85846 $abc$38894$n5593_1
.sym 85847 VexRiscv._zz_79_[24]
.sym 85848 $abc$38894$n5871_1
.sym 85851 $abc$38894$n5593_1
.sym 85852 $abc$38894$n5777_1
.sym 85853 VexRiscv._zz_79_[16]
.sym 85857 VexRiscv._zz_35_[31]
.sym 85858 $abc$38894$n6102_1
.sym 85859 $abc$38894$n6101_1
.sym 85860 $abc$38894$n5977_1
.sym 85863 VexRiscv._zz_79_[31]
.sym 85865 $abc$38894$n6487_1
.sym 85871 VexRiscv._zz_79_[31]
.sym 85876 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 85877 $abc$38894$n5573_1
.sym 85884 $abc$38894$n6487_1
.sym 85887 basesoc_dat_w[2]
.sym 85894 VexRiscv._zz_253_[1]
.sym 85897 $abc$38894$n6024_1
.sym 85898 basesoc_timer0_load_storage[8]
.sym 85899 $abc$38894$n5736_1
.sym 85900 $abc$38894$n5593_1
.sym 85902 VexRiscv._zz_311_
.sym 85903 VexRiscv._zz_253_[1]
.sym 85905 sys_rst
.sym 85912 VexRiscv._zz_79_[24]
.sym 85913 VexRiscv._zz_215_[16]
.sym 85916 $abc$38894$n5955_1
.sym 85919 VexRiscv._zz_79_[23]
.sym 85920 $abc$38894$n5597_1
.sym 85921 VexRiscv._zz_163_[16]
.sym 85922 VexRiscv._zz_160_
.sym 85925 VexRiscv._zz_79_[16]
.sym 85926 VexRiscv._zz_215_[24]
.sym 85929 $abc$38894$n5589_1
.sym 85930 VexRiscv._zz_79_[30]
.sym 85931 VexRiscv._zz_215_[30]
.sym 85932 $abc$38894$n5593_1
.sym 85934 VexRiscv._zz_163_[24]
.sym 85937 VexRiscv._zz_35_[31]
.sym 85939 VexRiscv._zz_163_[30]
.sym 85944 $abc$38894$n5589_1
.sym 85945 $abc$38894$n5593_1
.sym 85946 VexRiscv._zz_215_[30]
.sym 85947 VexRiscv._zz_163_[30]
.sym 85952 VexRiscv._zz_79_[23]
.sym 85957 VexRiscv._zz_79_[16]
.sym 85962 $abc$38894$n5593_1
.sym 85963 $abc$38894$n5589_1
.sym 85964 VexRiscv._zz_163_[24]
.sym 85965 VexRiscv._zz_215_[24]
.sym 85969 VexRiscv._zz_79_[30]
.sym 85974 VexRiscv._zz_35_[31]
.sym 85975 $abc$38894$n5597_1
.sym 85976 $abc$38894$n5955_1
.sym 85980 VexRiscv._zz_215_[16]
.sym 85981 VexRiscv._zz_163_[16]
.sym 85982 $abc$38894$n5589_1
.sym 85983 $abc$38894$n5593_1
.sym 85988 VexRiscv._zz_79_[24]
.sym 85990 VexRiscv._zz_160_
.sym 85991 clk12_$glb_clk
.sym 85993 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 85994 $abc$38894$n3836
.sym 85995 VexRiscv._zz_311_
.sym 85996 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 85997 $abc$38894$n2311
.sym 85999 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 86010 VexRiscv._zz_160_
.sym 86019 $abc$38894$n5541
.sym 86021 VexRiscv._zz_215_[12]
.sym 86025 VexRiscv._zz_160_
.sym 86027 VexRiscv._zz_214_[12]
.sym 86034 VexRiscv._zz_35_[12]
.sym 86035 VexRiscv._zz_79_[31]
.sym 86036 VexRiscv._zz_160_
.sym 86037 $abc$38894$n5737
.sym 86038 $abc$38894$n5977_1
.sym 86039 $abc$38894$n6025_1
.sym 86041 $abc$38894$n5597_1
.sym 86043 $abc$38894$n5589_1
.sym 86044 $abc$38894$n5491
.sym 86045 $abc$38894$n5956_1
.sym 86047 VexRiscv._zz_79_[7]
.sym 86056 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 86058 VexRiscv._zz_215_[31]
.sym 86059 $abc$38894$n5532
.sym 86060 $abc$38894$n5593_1
.sym 86062 VexRiscv._zz_163_[31]
.sym 86064 $abc$38894$n5522
.sym 86068 $abc$38894$n5737
.sym 86069 VexRiscv._zz_35_[12]
.sym 86070 $abc$38894$n5597_1
.sym 86079 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 86080 $abc$38894$n5491
.sym 86081 $abc$38894$n5532
.sym 86082 $abc$38894$n5522
.sym 86085 VexRiscv._zz_163_[31]
.sym 86086 $abc$38894$n5589_1
.sym 86087 VexRiscv._zz_215_[31]
.sym 86092 VexRiscv._zz_79_[31]
.sym 86097 $abc$38894$n5593_1
.sym 86099 VexRiscv._zz_79_[31]
.sym 86100 $abc$38894$n5956_1
.sym 86103 VexRiscv._zz_79_[7]
.sym 86109 $abc$38894$n6025_1
.sym 86110 VexRiscv._zz_35_[12]
.sym 86112 $abc$38894$n5977_1
.sym 86113 VexRiscv._zz_160_
.sym 86114 clk12_$glb_clk
.sym 86120 basesoc_uart_rx_fifo_consume[1]
.sym 86132 $abc$38894$n5491
.sym 86135 basesoc_uart_rx_fifo_do_read
.sym 86147 basesoc_dat_w[4]
.sym 86157 $abc$38894$n6487_1
.sym 86161 $abc$38894$n5973_1
.sym 86164 $abc$38894$n5589_1
.sym 86165 $abc$38894$n5738_1
.sym 86167 VexRiscv._zz_79_[12]
.sym 86168 $abc$38894$n5593_1
.sym 86169 multiregimpl1_regs0[1]
.sym 86172 VexRiscv._zz_163_[12]
.sym 86174 user_sw1
.sym 86179 multiregimpl1_regs0[2]
.sym 86181 VexRiscv._zz_215_[12]
.sym 86183 $abc$38894$n6026_1
.sym 86187 VexRiscv._zz_214_[12]
.sym 86191 VexRiscv._zz_215_[12]
.sym 86192 VexRiscv._zz_163_[12]
.sym 86193 $abc$38894$n5589_1
.sym 86202 VexRiscv._zz_163_[12]
.sym 86204 $abc$38894$n5973_1
.sym 86205 VexRiscv._zz_214_[12]
.sym 86208 $abc$38894$n5738_1
.sym 86210 VexRiscv._zz_79_[12]
.sym 86211 $abc$38894$n5593_1
.sym 86215 user_sw1
.sym 86220 VexRiscv._zz_79_[12]
.sym 86221 $abc$38894$n6487_1
.sym 86222 $abc$38894$n6026_1
.sym 86228 multiregimpl1_regs0[2]
.sym 86232 multiregimpl1_regs0[1]
.sym 86237 clk12_$glb_clk
.sym 86260 $abc$38894$n5589_1
.sym 86292 VexRiscv._zz_79_[12]
.sym 86307 VexRiscv._zz_160_
.sym 86355 VexRiscv._zz_79_[12]
.sym 86359 VexRiscv._zz_160_
.sym 86360 clk12_$glb_clk
.sym 86416 multiregimpl1_regs0[3]
.sym 86427 user_sw2
.sym 86469 multiregimpl1_regs0[3]
.sym 86480 user_sw2
.sym 86483 clk12_$glb_clk
.sym 86585 $abc$38894$n6155_1
.sym 86586 spram_datain10[12]
.sym 86587 spram_datain00[12]
.sym 86588 $abc$38894$n6143_1
.sym 86589 spram_datain10[8]
.sym 86590 spram_datain00[8]
.sym 86591 $abc$38894$n6159_1
.sym 86592 $abc$38894$n6140_1
.sym 86602 basesoc_dat_w[7]
.sym 86603 spiflash_bus_dat_r[1]
.sym 86604 basesoc_dat_w[5]
.sym 86608 basesoc_timer0_reload_storage[5]
.sym 86609 basesoc_dat_w[4]
.sym 86617 array_muxed0[8]
.sym 86618 spram_maskwren10[0]
.sym 86619 array_muxed0[13]
.sym 86620 array_muxed0[3]
.sym 86628 array_muxed1[0]
.sym 86630 array_muxed1[6]
.sym 86636 array_muxed1[14]
.sym 86641 array_muxed1[11]
.sym 86648 $abc$38894$n4896
.sym 86653 $abc$38894$n4896
.sym 86661 array_muxed1[0]
.sym 86663 $abc$38894$n4896
.sym 86666 array_muxed1[11]
.sym 86668 $abc$38894$n4896
.sym 86672 array_muxed1[14]
.sym 86673 $abc$38894$n4896
.sym 86678 $abc$38894$n4896
.sym 86680 array_muxed1[0]
.sym 86684 array_muxed1[14]
.sym 86687 $abc$38894$n4896
.sym 86690 array_muxed1[6]
.sym 86692 $abc$38894$n4896
.sym 86697 array_muxed1[11]
.sym 86699 $abc$38894$n4896
.sym 86702 $abc$38894$n4896
.sym 86704 array_muxed1[6]
.sym 86711 spiflash_miso
.sym 86713 spram_datain10[7]
.sym 86714 spram_datain00[4]
.sym 86715 spram_datain00[15]
.sym 86716 spram_datain00[7]
.sym 86717 spram_datain10[1]
.sym 86718 spram_datain10[15]
.sym 86719 spram_datain00[1]
.sym 86720 spram_datain10[4]
.sym 86724 $abc$38894$n3484_1
.sym 86725 $abc$38894$n6161_1
.sym 86726 spram_dataout00[2]
.sym 86727 $abc$38894$n6157_1
.sym 86728 array_muxed1[6]
.sym 86729 $abc$38894$n6165_1
.sym 86730 spram_dataout00[3]
.sym 86732 array_muxed1[8]
.sym 86733 spram_datain00[0]
.sym 86735 spram_datain00[14]
.sym 86736 array_muxed1[0]
.sym 86741 spram_dataout00[8]
.sym 86748 spram_datain10[11]
.sym 86752 basesoc_adr[4]
.sym 86759 spram_dataout10[4]
.sym 86763 basesoc_dat_w[4]
.sym 86765 array_muxed1[12]
.sym 86767 basesoc_adr[3]
.sym 86769 basesoc_adr[4]
.sym 86774 basesoc_dat_w[7]
.sym 86776 spiflash_miso
.sym 86777 spram_dataout10[8]
.sym 86778 $abc$38894$n3478_1
.sym 86797 array_muxed0[3]
.sym 86806 array_muxed1[7]
.sym 86818 array_muxed0[4]
.sym 86820 array_muxed1[4]
.sym 86836 array_muxed1[4]
.sym 86850 array_muxed0[3]
.sym 86855 array_muxed0[4]
.sym 86868 array_muxed1[7]
.sym 86870 clk12_$glb_clk
.sym 86871 sys_rst_$glb_sr
.sym 86872 array_muxed1[10]
.sym 86875 array_muxed1[5]
.sym 86876 array_muxed1[2]
.sym 86882 $abc$38894$n2321
.sym 86883 $abc$38894$n3578
.sym 86884 array_muxed0[6]
.sym 86885 array_muxed0[0]
.sym 86886 basesoc_adr[4]
.sym 86888 array_muxed0[3]
.sym 86889 spram_datain10[14]
.sym 86893 array_muxed0[3]
.sym 86894 $abc$38894$n6152_1
.sym 86895 array_muxed1[15]
.sym 86897 basesoc_dat_w[4]
.sym 86898 spram_datain00[7]
.sym 86901 basesoc_adr[3]
.sym 86902 $abc$38894$n3481_1
.sym 86903 basesoc_adr[4]
.sym 86905 basesoc_ctrl_bus_errors[1]
.sym 86907 basesoc_dat_w[7]
.sym 86916 $abc$38894$n5061
.sym 86917 basesoc_ctrl_bus_errors[4]
.sym 86918 basesoc_ctrl_bus_errors[5]
.sym 86922 spiflash_bus_dat_r[0]
.sym 86923 basesoc_ctrl_bus_errors[2]
.sym 86924 basesoc_ctrl_bus_errors[3]
.sym 86927 basesoc_ctrl_bus_errors[6]
.sym 86928 basesoc_ctrl_bus_errors[7]
.sym 86929 basesoc_ctrl_bus_errors[1]
.sym 86931 $abc$38894$n2358
.sym 86937 basesoc_ctrl_bus_errors[0]
.sym 86942 $abc$38894$n3583_1
.sym 86952 $abc$38894$n5061
.sym 86953 $abc$38894$n3583_1
.sym 86955 basesoc_ctrl_bus_errors[3]
.sym 86964 basesoc_ctrl_bus_errors[5]
.sym 86965 basesoc_ctrl_bus_errors[7]
.sym 86966 basesoc_ctrl_bus_errors[6]
.sym 86967 basesoc_ctrl_bus_errors[4]
.sym 86970 basesoc_ctrl_bus_errors[3]
.sym 86971 basesoc_ctrl_bus_errors[2]
.sym 86972 basesoc_ctrl_bus_errors[1]
.sym 86973 basesoc_ctrl_bus_errors[0]
.sym 86976 basesoc_ctrl_bus_errors[5]
.sym 86977 $abc$38894$n3583_1
.sym 86984 $abc$38894$n3583_1
.sym 86985 basesoc_ctrl_bus_errors[2]
.sym 86991 spiflash_bus_dat_r[0]
.sym 86992 $abc$38894$n2358
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 87000 spiflash_miso1
.sym 87005 basesoc_timer0_reload_storage[12]
.sym 87006 $abc$38894$n4949_1
.sym 87007 array_muxed0[8]
.sym 87008 spiflash_bus_dat_r[0]
.sym 87009 $PACKER_VCC_NET
.sym 87012 VexRiscv._zz_129_[5]
.sym 87014 array_muxed0[6]
.sym 87016 $PACKER_VCC_NET
.sym 87017 spram_maskwren10[0]
.sym 87020 sys_rst
.sym 87022 basesoc_adr[4]
.sym 87023 basesoc_adr[3]
.sym 87025 array_muxed0[0]
.sym 87027 array_muxed0[1]
.sym 87028 $abc$38894$n5054_1
.sym 87029 $abc$38894$n5056_1
.sym 87036 basesoc_ctrl_reset_reset_r
.sym 87037 $abc$38894$n3573
.sym 87038 basesoc_ctrl_bus_errors[10]
.sym 87039 $abc$38894$n3494_1
.sym 87040 $abc$38894$n3495_1
.sym 87041 basesoc_ctrl_bus_errors[13]
.sym 87042 basesoc_ctrl_bus_errors[14]
.sym 87047 basesoc_ctrl_bus_errors[11]
.sym 87048 basesoc_dat_w[3]
.sym 87049 basesoc_ctrl_bus_errors[13]
.sym 87050 $abc$38894$n3496_1
.sym 87051 basesoc_ctrl_bus_errors[15]
.sym 87053 basesoc_ctrl_bus_errors[12]
.sym 87054 $abc$38894$n2138
.sym 87055 $abc$38894$n3478_1
.sym 87056 basesoc_ctrl_storage[11]
.sym 87058 $abc$38894$n3497_1
.sym 87061 $abc$38894$n70
.sym 87062 $abc$38894$n3481_1
.sym 87063 $abc$38894$n74
.sym 87064 basesoc_dat_w[5]
.sym 87070 basesoc_dat_w[5]
.sym 87075 $abc$38894$n3573
.sym 87076 basesoc_ctrl_bus_errors[10]
.sym 87077 $abc$38894$n3481_1
.sym 87078 $abc$38894$n70
.sym 87081 basesoc_ctrl_bus_errors[13]
.sym 87082 $abc$38894$n3573
.sym 87083 $abc$38894$n74
.sym 87084 $abc$38894$n3481_1
.sym 87087 $abc$38894$n3573
.sym 87088 basesoc_ctrl_storage[11]
.sym 87089 $abc$38894$n3478_1
.sym 87090 basesoc_ctrl_bus_errors[11]
.sym 87096 basesoc_dat_w[3]
.sym 87100 basesoc_ctrl_reset_reset_r
.sym 87105 basesoc_ctrl_bus_errors[14]
.sym 87106 basesoc_ctrl_bus_errors[13]
.sym 87107 basesoc_ctrl_bus_errors[15]
.sym 87108 basesoc_ctrl_bus_errors[12]
.sym 87111 $abc$38894$n3494_1
.sym 87112 $abc$38894$n3497_1
.sym 87113 $abc$38894$n3496_1
.sym 87114 $abc$38894$n3495_1
.sym 87115 $abc$38894$n2138
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87119 $abc$38894$n58
.sym 87120 $abc$38894$n2364
.sym 87121 $abc$38894$n54
.sym 87122 $abc$38894$n56
.sym 87125 $abc$38894$n60
.sym 87126 basesoc_dat_w[3]
.sym 87128 $abc$38894$n3481_1
.sym 87129 basesoc_dat_w[3]
.sym 87136 basesoc_dat_w[3]
.sym 87140 basesoc_ctrl_reset_reset_r
.sym 87141 $abc$38894$n3573
.sym 87144 basesoc_adr[0]
.sym 87145 array_muxed0[9]
.sym 87146 $abc$38894$n3579
.sym 87148 spiflash_miso1
.sym 87150 basesoc_adr[1]
.sym 87151 $abc$38894$n3476_1
.sym 87152 basesoc_dat_w[4]
.sym 87153 $abc$38894$n58
.sym 87159 basesoc_ctrl_storage[13]
.sym 87160 basesoc_dat_w[4]
.sym 87161 basesoc_ctrl_bus_errors[18]
.sym 87162 basesoc_ctrl_bus_errors[19]
.sym 87164 $abc$38894$n3579
.sym 87167 basesoc_ctrl_bus_errors[16]
.sym 87168 basesoc_ctrl_bus_errors[17]
.sym 87169 $abc$38894$n5074_1
.sym 87171 $abc$38894$n5075
.sym 87172 basesoc_ctrl_storage[8]
.sym 87175 $abc$38894$n3476_1
.sym 87177 $abc$38894$n2321
.sym 87181 $abc$38894$n3576
.sym 87182 basesoc_ctrl_reset_reset_r
.sym 87186 basesoc_ctrl_bus_errors[27]
.sym 87187 basesoc_dat_w[5]
.sym 87188 basesoc_ctrl_bus_errors[29]
.sym 87189 $abc$38894$n3478_1
.sym 87190 $abc$38894$n60
.sym 87192 $abc$38894$n3576
.sym 87193 basesoc_ctrl_bus_errors[19]
.sym 87194 basesoc_ctrl_bus_errors[27]
.sym 87195 $abc$38894$n3579
.sym 87198 basesoc_ctrl_bus_errors[16]
.sym 87199 basesoc_ctrl_storage[8]
.sym 87200 $abc$38894$n3478_1
.sym 87201 $abc$38894$n3576
.sym 87204 $abc$38894$n3476_1
.sym 87205 $abc$38894$n5075
.sym 87206 $abc$38894$n60
.sym 87207 $abc$38894$n5074_1
.sym 87212 basesoc_ctrl_reset_reset_r
.sym 87216 basesoc_ctrl_bus_errors[29]
.sym 87217 $abc$38894$n3579
.sym 87218 basesoc_ctrl_storage[13]
.sym 87219 $abc$38894$n3478_1
.sym 87222 basesoc_dat_w[4]
.sym 87228 basesoc_ctrl_bus_errors[18]
.sym 87229 basesoc_ctrl_bus_errors[19]
.sym 87230 basesoc_ctrl_bus_errors[17]
.sym 87231 basesoc_ctrl_bus_errors[16]
.sym 87236 basesoc_dat_w[5]
.sym 87238 $abc$38894$n2321
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87241 spiflash_clk1
.sym 87242 $abc$38894$n2329
.sym 87243 basesoc_adr[1]
.sym 87244 $abc$38894$n2136
.sym 87245 basesoc_adr[2]
.sym 87248 basesoc_adr[0]
.sym 87261 basesoc_timer0_reload_storage[0]
.sym 87265 basesoc_ctrl_reset_reset_r
.sym 87266 $abc$38894$n3484_1
.sym 87267 basesoc_adr[4]
.sym 87268 basesoc_timer0_reload_storage[0]
.sym 87270 $abc$38894$n3460_1
.sym 87271 basesoc_dat_w[7]
.sym 87272 basesoc_adr[0]
.sym 87273 basesoc_adr[3]
.sym 87275 $abc$38894$n3478_1
.sym 87276 basesoc_dat_w[7]
.sym 87282 $abc$38894$n5060_1
.sym 87283 basesoc_ctrl_bus_errors[26]
.sym 87284 $abc$38894$n5073
.sym 87285 $abc$38894$n54
.sym 87286 $abc$38894$n56
.sym 87288 basesoc_ctrl_bus_errors[7]
.sym 87289 basesoc_ctrl_storage[2]
.sym 87290 $abc$38894$n5064_1
.sym 87291 $abc$38894$n5062_1
.sym 87292 $abc$38894$n3579
.sym 87293 $abc$38894$n5057
.sym 87294 $abc$38894$n3583_1
.sym 87297 $abc$38894$n5072_1
.sym 87298 $abc$38894$n5054_1
.sym 87300 $abc$38894$n3478_1
.sym 87301 $abc$38894$n5056_1
.sym 87302 $abc$38894$n3476_1
.sym 87304 $abc$38894$n64
.sym 87306 $abc$38894$n5066_1
.sym 87307 $abc$38894$n5063
.sym 87308 $abc$38894$n3462_1
.sym 87309 $abc$38894$n6513
.sym 87310 $abc$38894$n5058_1
.sym 87311 $abc$38894$n5055
.sym 87312 $abc$38894$n5076_1
.sym 87315 $abc$38894$n5073
.sym 87316 $abc$38894$n5076_1
.sym 87317 $abc$38894$n5072_1
.sym 87318 $abc$38894$n3462_1
.sym 87321 $abc$38894$n54
.sym 87322 $abc$38894$n3476_1
.sym 87323 $abc$38894$n5064_1
.sym 87324 $abc$38894$n5063
.sym 87327 $abc$38894$n5055
.sym 87328 $abc$38894$n5058_1
.sym 87329 $abc$38894$n5054_1
.sym 87330 $abc$38894$n3462_1
.sym 87333 basesoc_ctrl_bus_errors[26]
.sym 87334 $abc$38894$n3478_1
.sym 87335 $abc$38894$n3579
.sym 87336 $abc$38894$n64
.sym 87339 $abc$38894$n5062_1
.sym 87340 $abc$38894$n3462_1
.sym 87341 $abc$38894$n5060_1
.sym 87345 $abc$38894$n5056_1
.sym 87346 $abc$38894$n5057
.sym 87347 basesoc_ctrl_storage[2]
.sym 87348 $abc$38894$n3476_1
.sym 87351 $abc$38894$n6513
.sym 87352 $abc$38894$n3583_1
.sym 87353 basesoc_ctrl_bus_errors[7]
.sym 87354 $abc$38894$n3462_1
.sym 87357 $abc$38894$n5066_1
.sym 87358 $abc$38894$n3476_1
.sym 87359 $abc$38894$n3462_1
.sym 87360 $abc$38894$n56
.sym 87362 clk12_$glb_clk
.sym 87363 sys_rst_$glb_sr
.sym 87365 basesoc_ctrl_storage[7]
.sym 87366 basesoc_ctrl_storage[1]
.sym 87367 $abc$38894$n3479_1
.sym 87368 $abc$38894$n3476_1
.sym 87369 $abc$38894$n3482_1
.sym 87370 $abc$38894$n3485_1
.sym 87371 spiflash_clk
.sym 87374 $abc$38894$n5023
.sym 87379 basesoc_ctrl_reset_reset_r
.sym 87381 basesoc_adr[0]
.sym 87384 sys_rst
.sym 87386 basesoc_we
.sym 87387 basesoc_adr[1]
.sym 87388 basesoc_adr[1]
.sym 87389 $abc$38894$n3476_1
.sym 87390 $abc$38894$n3564
.sym 87391 $abc$38894$n3482_1
.sym 87392 basesoc_adr[2]
.sym 87393 basesoc_timer0_load_storage[6]
.sym 87394 basesoc_adr[3]
.sym 87395 basesoc_dat_w[6]
.sym 87396 basesoc_adr[4]
.sym 87397 basesoc_dat_w[4]
.sym 87398 $abc$38894$n3481_1
.sym 87399 $abc$38894$n3563
.sym 87407 basesoc_adr[1]
.sym 87410 VexRiscv._zz_129_[5]
.sym 87412 basesoc_adr[0]
.sym 87416 VexRiscv._zz_170_[0]
.sym 87417 basesoc_adr[2]
.sym 87418 basesoc_adr[3]
.sym 87420 $abc$38894$n3461_1
.sym 87424 VexRiscv._zz_170_[1]
.sym 87429 $abc$38894$n3460_1
.sym 87430 VexRiscv.decode_to_execute_RS2[13]
.sym 87433 basesoc_adr[3]
.sym 87434 $abc$38894$n3482_1
.sym 87435 $abc$38894$n3485_1
.sym 87439 basesoc_adr[2]
.sym 87440 $abc$38894$n3461_1
.sym 87444 basesoc_adr[3]
.sym 87445 $abc$38894$n3482_1
.sym 87446 basesoc_adr[2]
.sym 87450 basesoc_adr[3]
.sym 87451 basesoc_adr[2]
.sym 87453 $abc$38894$n3485_1
.sym 87456 basesoc_adr[2]
.sym 87457 $abc$38894$n3482_1
.sym 87458 basesoc_adr[3]
.sym 87463 basesoc_adr[3]
.sym 87465 $abc$38894$n3460_1
.sym 87468 VexRiscv._zz_129_[5]
.sym 87469 VexRiscv._zz_170_[0]
.sym 87470 VexRiscv._zz_170_[1]
.sym 87471 VexRiscv.decode_to_execute_RS2[13]
.sym 87474 basesoc_adr[3]
.sym 87475 $abc$38894$n3485_1
.sym 87477 basesoc_adr[2]
.sym 87480 basesoc_adr[0]
.sym 87481 basesoc_adr[1]
.sym 87484 $abc$38894$n7896_$glb_ce
.sym 87485 clk12_$glb_clk
.sym 87487 $abc$38894$n5037
.sym 87488 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 87489 $abc$38894$n3610_1
.sym 87490 $abc$38894$n3510
.sym 87491 $abc$38894$n3538
.sym 87492 $abc$38894$n3604_1
.sym 87494 $abc$38894$n3564
.sym 87497 $abc$38894$n4950_1
.sym 87498 basesoc_timer0_load_storage[12]
.sym 87503 $abc$38894$n3481_1
.sym 87511 $PACKER_VCC_NET
.sym 87512 sys_rst
.sym 87513 $abc$38894$n3479_1
.sym 87514 basesoc_adr[4]
.sym 87515 $abc$38894$n3476_1
.sym 87516 basesoc_vexriscv_ibus_adr[11]
.sym 87518 $abc$38894$n3564
.sym 87519 $abc$38894$n3485_1
.sym 87520 basesoc_adr[3]
.sym 87521 basesoc_timer0_en_storage
.sym 87522 $abc$38894$n3461_1
.sym 87528 basesoc_adr[3]
.sym 87529 basesoc_ctrl_storage[0]
.sym 87530 $abc$38894$n3579
.sym 87531 $abc$38894$n3479_1
.sym 87532 $abc$38894$n3583_1
.sym 87538 basesoc_adr[4]
.sym 87539 $abc$38894$n2323
.sym 87540 $abc$38894$n3476_1
.sym 87548 basesoc_dat_w[5]
.sym 87552 basesoc_adr[2]
.sym 87553 basesoc_ctrl_bus_errors[0]
.sym 87554 basesoc_dat_w[7]
.sym 87557 basesoc_dat_w[4]
.sym 87562 basesoc_dat_w[7]
.sym 87567 basesoc_ctrl_storage[0]
.sym 87568 $abc$38894$n3583_1
.sym 87569 $abc$38894$n3476_1
.sym 87570 basesoc_ctrl_bus_errors[0]
.sym 87573 basesoc_adr[3]
.sym 87574 basesoc_adr[2]
.sym 87576 $abc$38894$n3479_1
.sym 87582 basesoc_dat_w[5]
.sym 87591 basesoc_adr[2]
.sym 87592 basesoc_adr[3]
.sym 87593 $abc$38894$n3479_1
.sym 87599 $abc$38894$n3579
.sym 87600 basesoc_adr[4]
.sym 87604 basesoc_dat_w[4]
.sym 87607 $abc$38894$n2323
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87610 $abc$38894$n5864
.sym 87611 $abc$38894$n4952_1
.sym 87613 $abc$38894$n5865
.sym 87614 basesoc_uart_rx_fifo_level0[0]
.sym 87615 $abc$38894$n3563
.sym 87616 $abc$38894$n5036_1
.sym 87617 $abc$38894$n2165
.sym 87620 basesoc_timer0_load_storage[13]
.sym 87625 $abc$38894$n3510
.sym 87626 $abc$38894$n3462_1
.sym 87627 $abc$38894$n2323
.sym 87633 $abc$38894$n3610_1
.sym 87634 spiflash_bus_dat_r[6]
.sym 87635 basesoc_adr[1]
.sym 87636 spiflash_miso1
.sym 87637 basesoc_timer0_load_storage[4]
.sym 87639 $abc$38894$n3461_1
.sym 87640 $abc$38894$n3604_1
.sym 87641 $abc$38894$n3478_1
.sym 87642 $abc$38894$n4957_1
.sym 87643 $abc$38894$n3578
.sym 87644 basesoc_dat_w[4]
.sym 87645 basesoc_timer0_load_storage[5]
.sym 87652 basesoc_timer0_load_storage[5]
.sym 87653 $abc$38894$n3572_1
.sym 87654 basesoc_timer0_value[0]
.sym 87655 basesoc_dat_w[3]
.sym 87657 basesoc_timer0_reload_storage[0]
.sym 87659 $abc$38894$n4955_1
.sym 87660 $abc$38894$n3565
.sym 87662 basesoc_timer0_reload_storage[13]
.sym 87663 $abc$38894$n5014_1
.sym 87665 basesoc_dat_w[6]
.sym 87667 $abc$38894$n5013
.sym 87668 $abc$38894$n5703
.sym 87669 $abc$38894$n2321
.sym 87672 $abc$38894$n3563
.sym 87673 sys_rst
.sym 87674 $abc$38894$n3575
.sym 87675 $PACKER_VCC_NET
.sym 87680 basesoc_timer0_eventmanager_status_w
.sym 87681 basesoc_timer0_reload_storage[5]
.sym 87682 basesoc_timer0_value_status[29]
.sym 87684 $abc$38894$n3565
.sym 87685 basesoc_timer0_load_storage[5]
.sym 87686 $abc$38894$n3572_1
.sym 87687 basesoc_timer0_reload_storage[5]
.sym 87690 $PACKER_VCC_NET
.sym 87692 basesoc_timer0_value[0]
.sym 87697 basesoc_dat_w[6]
.sym 87702 $abc$38894$n4955_1
.sym 87703 $abc$38894$n5013
.sym 87704 $abc$38894$n5014_1
.sym 87705 basesoc_timer0_value_status[29]
.sym 87710 basesoc_timer0_reload_storage[13]
.sym 87711 $abc$38894$n3575
.sym 87715 sys_rst
.sym 87716 $abc$38894$n3563
.sym 87717 $abc$38894$n3572_1
.sym 87720 basesoc_dat_w[3]
.sym 87727 basesoc_timer0_reload_storage[0]
.sym 87728 $abc$38894$n5703
.sym 87729 basesoc_timer0_eventmanager_status_w
.sym 87730 $abc$38894$n2321
.sym 87731 clk12_$glb_clk
.sym 87732 sys_rst_$glb_sr
.sym 87733 $abc$38894$n2296
.sym 87734 basesoc_timer0_reload_storage[26]
.sym 87735 $abc$38894$n4957_1
.sym 87736 $abc$38894$n4958_1
.sym 87737 basesoc_timer0_reload_storage[29]
.sym 87738 $abc$38894$n3585_1
.sym 87739 $abc$38894$n4946_1
.sym 87740 basesoc_timer0_reload_storage[28]
.sym 87743 basesoc_dat_w[7]
.sym 87744 VexRiscv._zz_195_[32]
.sym 87750 $abc$38894$n2165
.sym 87752 csrbankarray_csrbank2_bitbang_en0_w
.sym 87757 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 87758 basesoc_adr[3]
.sym 87759 basesoc_adr[4]
.sym 87760 $abc$38894$n5012_1
.sym 87761 basesoc_timer0_reload_storage[0]
.sym 87762 basesoc_timer0_reload_storage[24]
.sym 87763 $abc$38894$n3563
.sym 87764 $abc$38894$n6138_1
.sym 87765 basesoc_ctrl_reset_reset_r
.sym 87766 $abc$38894$n3484_1
.sym 87767 $abc$38894$n4950_1
.sym 87768 basesoc_dat_w[7]
.sym 87774 basesoc_timer0_reload_storage[4]
.sym 87775 $abc$38894$n6354_1
.sym 87776 basesoc_timer0_reload_storage[6]
.sym 87777 basesoc_adr[2]
.sym 87778 basesoc_timer0_reload_storage[24]
.sym 87779 basesoc_timer0_reload_storage[0]
.sym 87780 basesoc_timer0_load_storage[0]
.sym 87781 $abc$38894$n5124_1
.sym 87782 basesoc_adr[3]
.sym 87783 $abc$38894$n4952_1
.sym 87785 $abc$38894$n3581
.sym 87786 basesoc_timer0_value_status[20]
.sym 87787 $abc$38894$n6506_1
.sym 87788 $abc$38894$n3564
.sym 87789 basesoc_adr[4]
.sym 87790 $abc$38894$n5022_1
.sym 87792 $abc$38894$n3461_1
.sym 87793 basesoc_timer0_en_storage
.sym 87794 $abc$38894$n5001
.sym 87796 $abc$38894$n4946_1
.sym 87798 $abc$38894$n3572_1
.sym 87799 $abc$38894$n5023
.sym 87800 $abc$38894$n6370_1
.sym 87802 $abc$38894$n5024_1
.sym 87803 $abc$38894$n6355_1
.sym 87804 $abc$38894$n6505
.sym 87805 $abc$38894$n5016_1
.sym 87807 basesoc_timer0_reload_storage[6]
.sym 87808 $abc$38894$n5024_1
.sym 87809 $abc$38894$n5023
.sym 87810 $abc$38894$n3572_1
.sym 87813 basesoc_adr[2]
.sym 87814 basesoc_adr[4]
.sym 87815 basesoc_adr[3]
.sym 87816 $abc$38894$n3461_1
.sym 87819 $abc$38894$n4952_1
.sym 87820 $abc$38894$n3572_1
.sym 87821 basesoc_timer0_reload_storage[4]
.sym 87822 basesoc_timer0_value_status[20]
.sym 87825 basesoc_timer0_en_storage
.sym 87826 basesoc_timer0_load_storage[0]
.sym 87827 $abc$38894$n5124_1
.sym 87831 $abc$38894$n5022_1
.sym 87832 $abc$38894$n6370_1
.sym 87833 $abc$38894$n5016_1
.sym 87834 $abc$38894$n3564
.sym 87837 basesoc_timer0_reload_storage[0]
.sym 87838 basesoc_timer0_reload_storage[24]
.sym 87839 $abc$38894$n3572_1
.sym 87840 $abc$38894$n3581
.sym 87843 $abc$38894$n5001
.sym 87844 $abc$38894$n6505
.sym 87845 $abc$38894$n6506_1
.sym 87846 $abc$38894$n3564
.sym 87849 $abc$38894$n6354_1
.sym 87850 $abc$38894$n4946_1
.sym 87851 $abc$38894$n3564
.sym 87852 $abc$38894$n6355_1
.sym 87854 clk12_$glb_clk
.sym 87855 sys_rst_$glb_sr
.sym 87856 $abc$38894$n6504_1
.sym 87857 basesoc_timer0_load_storage[25]
.sym 87858 $abc$38894$n6370_1
.sym 87859 $abc$38894$n4947
.sym 87860 $abc$38894$n6369_1
.sym 87861 basesoc_timer0_load_storage[26]
.sym 87862 $abc$38894$n6505
.sym 87863 basesoc_timer0_load_storage[24]
.sym 87866 spiflash_bus_dat_r[1]
.sym 87869 $abc$38894$n4972_1
.sym 87870 $abc$38894$n2167
.sym 87873 $abc$38894$n3581
.sym 87879 $abc$38894$n4957_1
.sym 87880 basesoc_adr[1]
.sym 87881 $abc$38894$n3476_1
.sym 87882 $abc$38894$n3564
.sym 87883 $abc$38894$n4952_1
.sym 87884 basesoc_timer0_eventmanager_status_w
.sym 87885 basesoc_timer0_load_storage[6]
.sym 87886 basesoc_timer0_value[3]
.sym 87887 basesoc_ctrl_reset_reset_r
.sym 87888 basesoc_adr[4]
.sym 87889 basesoc_uart_phy_rx
.sym 87890 $abc$38894$n2331
.sym 87891 $abc$38894$n3563
.sym 87898 $abc$38894$n3578
.sym 87899 basesoc_timer0_load_storage[20]
.sym 87900 $abc$38894$n5164
.sym 87901 $abc$38894$n3610_1
.sym 87902 basesoc_timer0_eventmanager_status_w
.sym 87903 $abc$38894$n3567
.sym 87906 basesoc_timer0_reload_storage[26]
.sym 87907 $abc$38894$n3575
.sym 87908 $abc$38894$n3565
.sym 87909 $abc$38894$n3461_1
.sym 87910 basesoc_timer0_load_storage[0]
.sym 87912 basesoc_timer0_en_storage
.sym 87913 basesoc_timer0_load_storage[12]
.sym 87914 basesoc_timer0_reload_storage[12]
.sym 87915 csrbankarray_csrbank2_bitbang0_w[1]
.sym 87916 $abc$38894$n5763
.sym 87917 $abc$38894$n5004_1
.sym 87918 basesoc_timer0_load_storage[26]
.sym 87919 $abc$38894$n5176
.sym 87921 $abc$38894$n4949_1
.sym 87923 $abc$38894$n4997
.sym 87924 basesoc_timer0_reload_storage[20]
.sym 87926 $abc$38894$n5781
.sym 87930 $abc$38894$n5176
.sym 87932 basesoc_timer0_en_storage
.sym 87933 basesoc_timer0_load_storage[26]
.sym 87937 basesoc_timer0_load_storage[20]
.sym 87938 $abc$38894$n5164
.sym 87939 basesoc_timer0_en_storage
.sym 87942 $abc$38894$n3565
.sym 87943 $abc$38894$n4949_1
.sym 87944 basesoc_timer0_load_storage[0]
.sym 87948 $abc$38894$n5763
.sym 87949 basesoc_timer0_reload_storage[20]
.sym 87950 basesoc_timer0_eventmanager_status_w
.sym 87954 csrbankarray_csrbank2_bitbang0_w[1]
.sym 87956 $abc$38894$n3610_1
.sym 87957 $abc$38894$n3461_1
.sym 87960 $abc$38894$n4997
.sym 87961 $abc$38894$n5004_1
.sym 87962 $abc$38894$n3578
.sym 87963 basesoc_timer0_reload_storage[20]
.sym 87966 basesoc_timer0_reload_storage[26]
.sym 87968 $abc$38894$n5781
.sym 87969 basesoc_timer0_eventmanager_status_w
.sym 87972 basesoc_timer0_reload_storage[12]
.sym 87973 basesoc_timer0_load_storage[12]
.sym 87974 $abc$38894$n3575
.sym 87975 $abc$38894$n3567
.sym 87977 clk12_$glb_clk
.sym 87978 sys_rst_$glb_sr
.sym 87979 $abc$38894$n5006_1
.sym 87980 $abc$38894$n2327
.sym 87981 $abc$38894$n4997
.sym 87982 $abc$38894$n2331
.sym 87983 $abc$38894$n3569
.sym 87984 basesoc_uart_phy_storage[0]
.sym 87985 $abc$38894$n4951_1
.sym 87986 $abc$38894$n6363_1
.sym 87989 $abc$38894$n7500
.sym 87991 basesoc_timer0_value[26]
.sym 87995 basesoc_timer0_value[20]
.sym 87999 $abc$38894$n3567
.sym 88001 basesoc_timer0_value_status[20]
.sym 88003 $PACKER_VCC_NET
.sym 88006 basesoc_timer0_en_storage
.sym 88007 sys_rst
.sym 88008 basesoc_vexriscv_ibus_adr[11]
.sym 88009 $abc$38894$n2319
.sym 88010 $abc$38894$n3461_1
.sym 88011 $abc$38894$n3485_1
.sym 88012 $abc$38894$n3476_1
.sym 88013 $abc$38894$n3581
.sym 88014 $abc$38894$n2327
.sym 88020 $abc$38894$n3572_1
.sym 88022 basesoc_timer0_en_storage
.sym 88023 basesoc_timer0_load_storage[10]
.sym 88025 basesoc_timer0_load_storage[26]
.sym 88028 $abc$38894$n6360_1
.sym 88029 $abc$38894$n5742
.sym 88030 $abc$38894$n5012_1
.sym 88031 basesoc_adr[4]
.sym 88032 basesoc_timer0_reload_storage[2]
.sym 88033 $abc$38894$n6367_1
.sym 88034 basesoc_timer0_reload_storage[13]
.sym 88035 basesoc_timer0_eventmanager_status_w
.sym 88036 $abc$38894$n4979_1
.sym 88037 basesoc_timer0_load_storage[13]
.sym 88038 $abc$38894$n3459_1
.sym 88040 $abc$38894$n5739
.sym 88041 $abc$38894$n5148_1
.sym 88042 $abc$38894$n3564
.sym 88043 $abc$38894$n4982_1
.sym 88044 $abc$38894$n5006_1
.sym 88045 $abc$38894$n3481_1
.sym 88047 $abc$38894$n5150_1
.sym 88048 $abc$38894$n6361_1
.sym 88050 basesoc_timer0_reload_storage[12]
.sym 88051 basesoc_timer0_load_storage[12]
.sym 88053 $abc$38894$n3459_1
.sym 88054 basesoc_timer0_load_storage[10]
.sym 88055 $abc$38894$n3481_1
.sym 88056 basesoc_timer0_load_storage[26]
.sym 88059 $abc$38894$n5148_1
.sym 88060 basesoc_timer0_load_storage[12]
.sym 88062 basesoc_timer0_en_storage
.sym 88065 $abc$38894$n3564
.sym 88066 $abc$38894$n5012_1
.sym 88067 $abc$38894$n6367_1
.sym 88068 $abc$38894$n5006_1
.sym 88072 $abc$38894$n5742
.sym 88073 basesoc_timer0_reload_storage[13]
.sym 88074 basesoc_timer0_eventmanager_status_w
.sym 88077 $abc$38894$n3572_1
.sym 88078 basesoc_timer0_reload_storage[2]
.sym 88079 basesoc_adr[4]
.sym 88080 $abc$38894$n6360_1
.sym 88083 basesoc_timer0_reload_storage[12]
.sym 88084 basesoc_timer0_eventmanager_status_w
.sym 88086 $abc$38894$n5739
.sym 88089 $abc$38894$n3564
.sym 88090 $abc$38894$n6361_1
.sym 88091 $abc$38894$n4979_1
.sym 88092 $abc$38894$n4982_1
.sym 88095 basesoc_timer0_load_storage[13]
.sym 88096 $abc$38894$n5150_1
.sym 88098 basesoc_timer0_en_storage
.sym 88100 clk12_$glb_clk
.sym 88101 sys_rst_$glb_sr
.sym 88102 basesoc_timer0_value_status[22]
.sym 88103 basesoc_timer0_value_status[28]
.sym 88104 basesoc_timer0_value_status[13]
.sym 88105 basesoc_timer0_value_status[3]
.sym 88106 $abc$38894$n4993
.sym 88107 $abc$38894$n5007
.sym 88108 basesoc_timer0_value_status[16]
.sym 88109 $abc$38894$n5156_1
.sym 88113 basesoc_dat_w[4]
.sym 88115 $abc$38894$n5742
.sym 88117 $abc$38894$n2331
.sym 88127 $abc$38894$n4957_1
.sym 88128 basesoc_adr[1]
.sym 88129 basesoc_timer0_load_storage[25]
.sym 88130 $abc$38894$n3569
.sym 88131 basesoc_dat_w[6]
.sym 88132 basesoc_dat_w[4]
.sym 88133 spiflash_miso1
.sym 88134 $abc$38894$n4955_1
.sym 88135 basesoc_timer0_value_status[22]
.sym 88136 csrbankarray_csrbank2_bitbang_en0_w
.sym 88137 spiflash_bus_dat_r[6]
.sym 88145 basesoc_timer0_load_storage[17]
.sym 88146 $abc$38894$n4992_1
.sym 88147 $abc$38894$n4972_1
.sym 88148 basesoc_timer0_load_storage[9]
.sym 88149 $abc$38894$n3567
.sym 88150 basesoc_timer0_en_storage
.sym 88152 $abc$38894$n6366_1
.sym 88153 $abc$38894$n6357_1
.sym 88154 basesoc_timer0_reload_storage[21]
.sym 88157 basesoc_timer0_load_storage[21]
.sym 88158 $abc$38894$n3459_1
.sym 88159 $abc$38894$n3484_1
.sym 88160 basesoc_adr[4]
.sym 88161 $abc$38894$n5766
.sym 88162 $abc$38894$n3578
.sym 88163 $abc$38894$n6500_1
.sym 88165 basesoc_timer0_load_storage[13]
.sym 88167 basesoc_timer0_eventmanager_status_w
.sym 88168 basesoc_timer0_load_storage[16]
.sym 88169 basesoc_timer0_load_storage[29]
.sym 88170 $abc$38894$n5166
.sym 88171 $abc$38894$n4993
.sym 88172 basesoc_timer0_load_storage[11]
.sym 88173 $abc$38894$n3481_1
.sym 88174 $abc$38894$n5156_1
.sym 88176 $abc$38894$n5166
.sym 88177 basesoc_timer0_load_storage[21]
.sym 88179 basesoc_timer0_en_storage
.sym 88182 $abc$38894$n3481_1
.sym 88183 basesoc_timer0_load_storage[13]
.sym 88184 basesoc_timer0_load_storage[29]
.sym 88185 $abc$38894$n3459_1
.sym 88188 $abc$38894$n3567
.sym 88189 $abc$38894$n4993
.sym 88190 basesoc_timer0_load_storage[11]
.sym 88191 $abc$38894$n4992_1
.sym 88194 basesoc_timer0_eventmanager_status_w
.sym 88195 basesoc_timer0_reload_storage[21]
.sym 88197 $abc$38894$n5766
.sym 88200 $abc$38894$n3484_1
.sym 88201 basesoc_timer0_load_storage[9]
.sym 88202 basesoc_timer0_load_storage[17]
.sym 88203 $abc$38894$n3481_1
.sym 88206 $abc$38894$n3578
.sym 88207 basesoc_timer0_reload_storage[21]
.sym 88208 basesoc_adr[4]
.sym 88209 $abc$38894$n6366_1
.sym 88212 $abc$38894$n5156_1
.sym 88214 basesoc_timer0_load_storage[16]
.sym 88215 basesoc_timer0_en_storage
.sym 88218 basesoc_adr[4]
.sym 88219 $abc$38894$n4972_1
.sym 88220 $abc$38894$n6357_1
.sym 88221 $abc$38894$n6500_1
.sym 88223 clk12_$glb_clk
.sym 88224 sys_rst_$glb_sr
.sym 88225 basesoc_timer0_value[28]
.sym 88226 $abc$38894$n5178
.sym 88227 $abc$38894$n5184
.sym 88228 $abc$38894$n5016_1
.sym 88229 $abc$38894$n5180_1
.sym 88230 basesoc_timer0_value[25]
.sym 88231 basesoc_timer0_value[18]
.sym 88232 basesoc_timer0_value[27]
.sym 88236 basesoc_timer0_load_storage[14]
.sym 88242 basesoc_timer0_value[0]
.sym 88244 basesoc_timer0_load_storage[9]
.sym 88245 basesoc_timer0_load_storage[21]
.sym 88246 $abc$38894$n5757
.sym 88250 csrbankarray_csrbank2_bitbang0_w[2]
.sym 88251 spiflash_bus_dat_r[2]
.sym 88252 $abc$38894$n4950_1
.sym 88253 $abc$38894$n4586_1
.sym 88254 basesoc_timer0_reload_storage[24]
.sym 88255 $abc$38894$n4950_1
.sym 88256 basesoc_dat_w[7]
.sym 88257 spiflash_i
.sym 88258 spiflash_bus_dat_r[4]
.sym 88260 VexRiscv._zz_194_[16]
.sym 88268 $abc$38894$n3459_1
.sym 88269 basesoc_adr[4]
.sym 88272 $abc$38894$n3567
.sym 88276 $abc$38894$n5778
.sym 88278 basesoc_timer0_reload_storage[25]
.sym 88280 basesoc_dat_w[1]
.sym 88282 $abc$38894$n3476_1
.sym 88284 $abc$38894$n2327
.sym 88285 $abc$38894$n5029
.sym 88287 $abc$38894$n3481_1
.sym 88288 basesoc_timer0_load_storage[27]
.sym 88289 basesoc_timer0_load_storage[25]
.sym 88291 basesoc_dat_w[6]
.sym 88296 basesoc_timer0_load_storage[15]
.sym 88297 basesoc_timer0_eventmanager_status_w
.sym 88300 basesoc_timer0_load_storage[15]
.sym 88301 $abc$38894$n3567
.sym 88302 $abc$38894$n5029
.sym 88305 $abc$38894$n5778
.sym 88307 basesoc_timer0_reload_storage[25]
.sym 88308 basesoc_timer0_eventmanager_status_w
.sym 88311 $abc$38894$n3476_1
.sym 88312 basesoc_timer0_load_storage[25]
.sym 88313 $abc$38894$n3459_1
.sym 88314 basesoc_timer0_reload_storage[25]
.sym 88317 basesoc_adr[4]
.sym 88318 $abc$38894$n3459_1
.sym 88320 basesoc_timer0_load_storage[27]
.sym 88324 basesoc_dat_w[1]
.sym 88329 basesoc_adr[4]
.sym 88332 $abc$38894$n3476_1
.sym 88336 basesoc_adr[4]
.sym 88338 $abc$38894$n3481_1
.sym 88342 basesoc_dat_w[6]
.sym 88345 $abc$38894$n2327
.sym 88346 clk12_$glb_clk
.sym 88347 sys_rst_$glb_sr
.sym 88348 $abc$38894$n5018_1
.sym 88349 spiflash_cs_n
.sym 88350 spiflash_i
.sym 88351 $abc$38894$n5029
.sym 88352 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 88353 spiflash_mosi
.sym 88354 basesoc_timer0_value[30]
.sym 88355 $abc$38894$n5017
.sym 88361 basesoc_timer0_value[18]
.sym 88364 $abc$38894$n5778
.sym 88367 basesoc_timer0_value[28]
.sym 88368 $abc$38894$n5784
.sym 88372 $abc$38894$n3563
.sym 88373 basesoc_timer0_load_storage[8]
.sym 88374 $abc$38894$n4983
.sym 88375 basesoc_ctrl_reset_reset_r
.sym 88376 basesoc_uart_phy_rx_reg[7]
.sym 88377 basesoc_uart_phy_rx
.sym 88378 basesoc_timer0_value[25]
.sym 88379 basesoc_uart_phy_rx_reg[4]
.sym 88380 basesoc_timer0_value[18]
.sym 88382 basesoc_timer0_value[27]
.sym 88383 basesoc_timer0_eventmanager_status_w
.sym 88389 basesoc_timer0_load_storage[8]
.sym 88391 $abc$38894$n2466
.sym 88392 $abc$38894$n4983
.sym 88393 basesoc_timer0_value_status[26]
.sym 88395 basesoc_timer0_value_status[10]
.sym 88397 $abc$38894$n4215
.sym 88398 $abc$38894$n3563
.sym 88399 basesoc_timer0_value_status[30]
.sym 88400 $abc$38894$n149
.sym 88403 $abc$38894$n3567
.sym 88406 VexRiscv._zz_321_[9]
.sym 88408 basesoc_timer0_value_status[8]
.sym 88409 basesoc_timer0_load_storage[14]
.sym 88410 sys_rst
.sym 88411 $abc$38894$n4955_1
.sym 88412 $abc$38894$n4984_1
.sym 88414 $abc$38894$n4950_1
.sym 88415 VexRiscv._zz_321_[23]
.sym 88417 $abc$38894$n4955_1
.sym 88422 $abc$38894$n4950_1
.sym 88423 $abc$38894$n3567
.sym 88424 basesoc_timer0_load_storage[8]
.sym 88425 basesoc_timer0_value_status[8]
.sym 88428 VexRiscv._zz_321_[9]
.sym 88429 $abc$38894$n149
.sym 88430 $abc$38894$n4215
.sym 88434 $abc$38894$n3563
.sym 88435 $abc$38894$n3567
.sym 88437 sys_rst
.sym 88440 $abc$38894$n3567
.sym 88441 basesoc_timer0_load_storage[14]
.sym 88442 basesoc_timer0_value_status[30]
.sym 88443 $abc$38894$n4955_1
.sym 88449 VexRiscv._zz_321_[23]
.sym 88452 $abc$38894$n4983
.sym 88453 basesoc_timer0_value_status[10]
.sym 88454 $abc$38894$n4984_1
.sym 88455 $abc$38894$n4950_1
.sym 88461 VexRiscv._zz_321_[9]
.sym 88466 $abc$38894$n4955_1
.sym 88467 basesoc_timer0_value_status[26]
.sym 88468 $abc$38894$n2466
.sym 88469 clk12_$glb_clk
.sym 88471 basesoc_uart_phy_rx_reg[7]
.sym 88473 basesoc_uart_phy_rx_reg[3]
.sym 88474 basesoc_uart_phy_rx_reg[2]
.sym 88475 $abc$38894$n4579
.sym 88476 $abc$38894$n2351
.sym 88484 basesoc_timer0_value[30]
.sym 88485 basesoc_timer0_value_status[30]
.sym 88493 $abc$38894$n7498
.sym 88494 spiflash_i
.sym 88495 $PACKER_VCC_NET
.sym 88496 sys_rst
.sym 88497 $abc$38894$n4375_1
.sym 88498 $abc$38894$n7486
.sym 88499 $abc$38894$n3485_1
.sym 88500 basesoc_timer0_load_storage[30]
.sym 88502 $abc$38894$n3461_1
.sym 88503 VexRiscv._zz_194_[8]
.sym 88504 VexRiscv._zz_319_
.sym 88505 $abc$38894$n7497
.sym 88512 VexRiscv._zz_321_[18]
.sym 88513 VexRiscv._zz_321_[8]
.sym 88514 $abc$38894$n2466
.sym 88515 VexRiscv._zz_195_[3]
.sym 88516 VexRiscv._zz_195_[4]
.sym 88518 VexRiscv._zz_194_[3]
.sym 88520 $abc$38894$n4191
.sym 88523 VexRiscv._zz_321_[25]
.sym 88524 VexRiscv._zz_194_[4]
.sym 88526 $abc$38894$n149
.sym 88531 VexRiscv._zz_195_[32]
.sym 88534 VexRiscv._zz_321_[1]
.sym 88540 VexRiscv._zz_321_[6]
.sym 88547 VexRiscv._zz_321_[18]
.sym 88553 VexRiscv._zz_321_[6]
.sym 88558 VexRiscv._zz_195_[32]
.sym 88559 VexRiscv._zz_194_[3]
.sym 88560 VexRiscv._zz_195_[3]
.sym 88566 VexRiscv._zz_321_[1]
.sym 88570 VexRiscv._zz_195_[32]
.sym 88571 VexRiscv._zz_195_[4]
.sym 88572 VexRiscv._zz_194_[4]
.sym 88575 VexRiscv._zz_321_[8]
.sym 88582 $abc$38894$n4191
.sym 88583 VexRiscv._zz_321_[1]
.sym 88584 $abc$38894$n149
.sym 88588 VexRiscv._zz_321_[25]
.sym 88591 $abc$38894$n2466
.sym 88592 clk12_$glb_clk
.sym 88594 $abc$38894$n3537
.sym 88595 $abc$38894$n4598_1
.sym 88596 VexRiscv._zz_194_[8]
.sym 88597 $abc$38894$n4592_1
.sym 88598 $abc$38894$n4597
.sym 88599 VexRiscv._zz_194_[10]
.sym 88600 VexRiscv._zz_194_[9]
.sym 88601 $abc$38894$n4600_1
.sym 88604 basesoc_timer0_load_storage[9]
.sym 88605 basesoc_dat_w[3]
.sym 88606 $abc$38894$n7493
.sym 88609 VexRiscv._zz_321_[25]
.sym 88613 sys_rst
.sym 88614 $abc$38894$n149
.sym 88618 basesoc_uart_phy_rx_reg[3]
.sym 88619 $abc$38894$n7494
.sym 88620 basesoc_uart_phy_rx_reg[2]
.sym 88621 spiflash_miso1
.sym 88622 $abc$38894$n7490
.sym 88623 VexRiscv._zz_311_
.sym 88624 spiflash_bus_dat_r[6]
.sym 88626 basesoc_dat_w[6]
.sym 88627 VexRiscv._zz_321_[0]
.sym 88628 basesoc_adr[1]
.sym 88629 basesoc_dat_w[4]
.sym 88636 $abc$38894$n7481
.sym 88637 VexRiscv._zz_194_[6]
.sym 88638 $abc$38894$n7476
.sym 88643 VexRiscv._zz_194_[5]
.sym 88644 VexRiscv._zz_194_[2]
.sym 88649 VexRiscv._zz_194_[7]
.sym 88650 VexRiscv._zz_194_[1]
.sym 88653 VexRiscv._zz_194_[3]
.sym 88654 $abc$38894$n7478
.sym 88655 $abc$38894$n7482
.sym 88657 VexRiscv._zz_194_[4]
.sym 88658 VexRiscv._zz_193_[31]
.sym 88663 $abc$38894$n7477
.sym 88664 $abc$38894$n7475
.sym 88665 $abc$38894$n7479
.sym 88666 $abc$38894$n7480
.sym 88667 $auto$alumacc.cc:474:replace_alu$3931.C[1]
.sym 88669 VexRiscv._zz_193_[31]
.sym 88670 $abc$38894$n7475
.sym 88673 $auto$alumacc.cc:474:replace_alu$3931.C[2]
.sym 88675 VexRiscv._zz_194_[1]
.sym 88676 $abc$38894$n7476
.sym 88677 $auto$alumacc.cc:474:replace_alu$3931.C[1]
.sym 88679 $auto$alumacc.cc:474:replace_alu$3931.C[3]
.sym 88681 $abc$38894$n7477
.sym 88682 VexRiscv._zz_194_[2]
.sym 88683 $auto$alumacc.cc:474:replace_alu$3931.C[2]
.sym 88685 $auto$alumacc.cc:474:replace_alu$3931.C[4]
.sym 88687 VexRiscv._zz_194_[3]
.sym 88688 $abc$38894$n7478
.sym 88689 $auto$alumacc.cc:474:replace_alu$3931.C[3]
.sym 88691 $auto$alumacc.cc:474:replace_alu$3931.C[5]
.sym 88693 $abc$38894$n7479
.sym 88694 VexRiscv._zz_194_[4]
.sym 88695 $auto$alumacc.cc:474:replace_alu$3931.C[4]
.sym 88697 $auto$alumacc.cc:474:replace_alu$3931.C[6]
.sym 88699 $abc$38894$n7480
.sym 88700 VexRiscv._zz_194_[5]
.sym 88701 $auto$alumacc.cc:474:replace_alu$3931.C[5]
.sym 88703 $auto$alumacc.cc:474:replace_alu$3931.C[7]
.sym 88705 $abc$38894$n7481
.sym 88706 VexRiscv._zz_194_[6]
.sym 88707 $auto$alumacc.cc:474:replace_alu$3931.C[6]
.sym 88709 $auto$alumacc.cc:474:replace_alu$3931.C[8]
.sym 88711 $abc$38894$n7482
.sym 88712 VexRiscv._zz_194_[7]
.sym 88713 $auto$alumacc.cc:474:replace_alu$3931.C[7]
.sym 88717 VexRiscv._zz_195_[0]
.sym 88718 $abc$38894$n3536
.sym 88719 basesoc_timer0_load_storage[30]
.sym 88720 basesoc_timer0_load_storage[28]
.sym 88721 $abc$38894$n4603
.sym 88722 $abc$38894$n7475
.sym 88723 $abc$38894$n4604_1
.sym 88724 $abc$38894$n4601
.sym 88725 VexRiscv._zz_311_
.sym 88728 VexRiscv._zz_311_
.sym 88733 VexRiscv._zz_194_[6]
.sym 88739 VexRiscv._zz_194_[15]
.sym 88741 basesoc_timer0_reload_storage[24]
.sym 88742 spiflash_bus_dat_r[2]
.sym 88743 VexRiscv._zz_194_[16]
.sym 88744 basesoc_dat_w[7]
.sym 88745 spiflash_bus_dat_r[4]
.sym 88746 VexRiscv._zz_311_
.sym 88747 VexRiscv._zz_194_[10]
.sym 88748 VexRiscv._zz_194_[16]
.sym 88749 csrbankarray_csrbank2_bitbang0_w[2]
.sym 88750 VexRiscv._zz_311_
.sym 88751 VexRiscv._zz_194_[14]
.sym 88752 $abc$38894$n2351
.sym 88753 $auto$alumacc.cc:474:replace_alu$3931.C[8]
.sym 88760 VexRiscv._zz_194_[8]
.sym 88762 VexRiscv._zz_194_[15]
.sym 88763 VexRiscv._zz_194_[10]
.sym 88766 $abc$38894$n7483
.sym 88767 $abc$38894$n7484
.sym 88768 $abc$38894$n7486
.sym 88772 VexRiscv._zz_194_[9]
.sym 88776 VexRiscv._zz_194_[11]
.sym 88777 VexRiscv._zz_194_[14]
.sym 88780 $abc$38894$n7485
.sym 88782 $abc$38894$n7490
.sym 88783 $abc$38894$n7489
.sym 88785 $abc$38894$n7488
.sym 88786 VexRiscv._zz_194_[12]
.sym 88788 VexRiscv._zz_194_[13]
.sym 88789 $abc$38894$n7487
.sym 88790 $auto$alumacc.cc:474:replace_alu$3931.C[9]
.sym 88792 $abc$38894$n7483
.sym 88793 VexRiscv._zz_194_[8]
.sym 88794 $auto$alumacc.cc:474:replace_alu$3931.C[8]
.sym 88796 $auto$alumacc.cc:474:replace_alu$3931.C[10]
.sym 88798 $abc$38894$n7484
.sym 88799 VexRiscv._zz_194_[9]
.sym 88800 $auto$alumacc.cc:474:replace_alu$3931.C[9]
.sym 88802 $auto$alumacc.cc:474:replace_alu$3931.C[11]
.sym 88804 VexRiscv._zz_194_[10]
.sym 88805 $abc$38894$n7485
.sym 88806 $auto$alumacc.cc:474:replace_alu$3931.C[10]
.sym 88808 $auto$alumacc.cc:474:replace_alu$3931.C[12]
.sym 88810 VexRiscv._zz_194_[11]
.sym 88811 $abc$38894$n7486
.sym 88812 $auto$alumacc.cc:474:replace_alu$3931.C[11]
.sym 88814 $auto$alumacc.cc:474:replace_alu$3931.C[13]
.sym 88816 VexRiscv._zz_194_[12]
.sym 88817 $abc$38894$n7487
.sym 88818 $auto$alumacc.cc:474:replace_alu$3931.C[12]
.sym 88820 $auto$alumacc.cc:474:replace_alu$3931.C[14]
.sym 88822 $abc$38894$n7488
.sym 88823 VexRiscv._zz_194_[13]
.sym 88824 $auto$alumacc.cc:474:replace_alu$3931.C[13]
.sym 88826 $auto$alumacc.cc:474:replace_alu$3931.C[15]
.sym 88828 VexRiscv._zz_194_[14]
.sym 88829 $abc$38894$n7489
.sym 88830 $auto$alumacc.cc:474:replace_alu$3931.C[14]
.sym 88832 $auto$alumacc.cc:474:replace_alu$3931.C[16]
.sym 88834 VexRiscv._zz_194_[15]
.sym 88835 $abc$38894$n7490
.sym 88836 $auto$alumacc.cc:474:replace_alu$3931.C[15]
.sym 88840 basesoc_timer0_reload_storage[31]
.sym 88841 $abc$38894$n4640_1
.sym 88842 $abc$38894$n4612_1
.sym 88843 basesoc_timer0_reload_storage[27]
.sym 88844 $abc$38894$n4607
.sym 88845 $abc$38894$n4634_1
.sym 88846 basesoc_timer0_reload_storage[24]
.sym 88847 $abc$38894$n4577
.sym 88858 basesoc_timer0_value[14]
.sym 88862 $abc$38894$n7483
.sym 88864 VexRiscv._zz_195_[32]
.sym 88865 VexRiscv._zz_193_[31]
.sym 88866 basesoc_uart_phy_rx_reg[4]
.sym 88867 basesoc_ctrl_reset_reset_r
.sym 88868 basesoc_uart_phy_rx_reg[7]
.sym 88869 $abc$38894$n7491
.sym 88871 VexRiscv._zz_194_[22]
.sym 88872 basesoc_timer0_load_storage[8]
.sym 88874 VexRiscv._zz_195_[17]
.sym 88875 VexRiscv._zz_194_[17]
.sym 88876 $auto$alumacc.cc:474:replace_alu$3931.C[16]
.sym 88881 $abc$38894$n7498
.sym 88882 VexRiscv._zz_194_[17]
.sym 88885 VexRiscv._zz_194_[21]
.sym 88886 $abc$38894$n7493
.sym 88887 VexRiscv._zz_194_[22]
.sym 88889 $abc$38894$n7494
.sym 88892 $abc$38894$n7492
.sym 88893 $abc$38894$n7491
.sym 88894 VexRiscv._zz_194_[20]
.sym 88895 $abc$38894$n7496
.sym 88900 VexRiscv._zz_194_[23]
.sym 88901 VexRiscv._zz_194_[18]
.sym 88903 VexRiscv._zz_194_[19]
.sym 88907 $abc$38894$n7497
.sym 88908 VexRiscv._zz_194_[16]
.sym 88911 $abc$38894$n7495
.sym 88913 $auto$alumacc.cc:474:replace_alu$3931.C[17]
.sym 88915 $abc$38894$n7491
.sym 88916 VexRiscv._zz_194_[16]
.sym 88917 $auto$alumacc.cc:474:replace_alu$3931.C[16]
.sym 88919 $auto$alumacc.cc:474:replace_alu$3931.C[18]
.sym 88921 $abc$38894$n7492
.sym 88922 VexRiscv._zz_194_[17]
.sym 88923 $auto$alumacc.cc:474:replace_alu$3931.C[17]
.sym 88925 $auto$alumacc.cc:474:replace_alu$3931.C[19]
.sym 88927 $abc$38894$n7493
.sym 88928 VexRiscv._zz_194_[18]
.sym 88929 $auto$alumacc.cc:474:replace_alu$3931.C[18]
.sym 88931 $auto$alumacc.cc:474:replace_alu$3931.C[20]
.sym 88933 VexRiscv._zz_194_[19]
.sym 88934 $abc$38894$n7494
.sym 88935 $auto$alumacc.cc:474:replace_alu$3931.C[19]
.sym 88937 $auto$alumacc.cc:474:replace_alu$3931.C[21]
.sym 88939 $abc$38894$n7495
.sym 88940 VexRiscv._zz_194_[20]
.sym 88941 $auto$alumacc.cc:474:replace_alu$3931.C[20]
.sym 88943 $auto$alumacc.cc:474:replace_alu$3931.C[22]
.sym 88945 VexRiscv._zz_194_[21]
.sym 88946 $abc$38894$n7496
.sym 88947 $auto$alumacc.cc:474:replace_alu$3931.C[21]
.sym 88949 $auto$alumacc.cc:474:replace_alu$3931.C[23]
.sym 88951 $abc$38894$n7497
.sym 88952 VexRiscv._zz_194_[22]
.sym 88953 $auto$alumacc.cc:474:replace_alu$3931.C[22]
.sym 88955 $auto$alumacc.cc:474:replace_alu$3931.C[24]
.sym 88957 $abc$38894$n7498
.sym 88958 VexRiscv._zz_194_[23]
.sym 88959 $auto$alumacc.cc:474:replace_alu$3931.C[23]
.sym 88963 basesoc_uart_phy_rx_reg[1]
.sym 88964 $abc$38894$n4631
.sym 88965 $abc$38894$n4667
.sym 88966 basesoc_uart_phy_rx_reg[0]
.sym 88967 basesoc_uart_phy_rx_reg[6]
.sym 88968 $abc$38894$n4625
.sym 88969 basesoc_uart_phy_rx_reg[5]
.sym 88970 basesoc_uart_phy_rx_reg[4]
.sym 88974 basesoc_timer0_load_storage[12]
.sym 88976 basesoc_timer0_reload_storage[24]
.sym 88981 VexRiscv._zz_194_[21]
.sym 88982 basesoc_timer0_reload_storage[31]
.sym 88986 VexRiscv._zz_194_[13]
.sym 88987 VexRiscv._zz_195_[28]
.sym 88988 VexRiscv._zz_194_[25]
.sym 88989 VexRiscv._zz_194_[19]
.sym 88990 basesoc_uart_phy_source_payload_data[3]
.sym 88991 $abc$38894$n7503
.sym 88992 VexRiscv._zz_319_
.sym 88993 $abc$38894$n7497
.sym 88994 basesoc_uart_phy_source_payload_data[2]
.sym 88995 VexRiscv._zz_195_[24]
.sym 88998 VexRiscv._zz_195_[23]
.sym 88999 $auto$alumacc.cc:474:replace_alu$3931.C[24]
.sym 89004 VexRiscv._zz_194_[25]
.sym 89009 $abc$38894$n7503
.sym 89011 $abc$38894$n7506
.sym 89015 $abc$38894$n7499
.sym 89020 VexRiscv._zz_194_[28]
.sym 89022 VexRiscv._zz_194_[31]
.sym 89024 $abc$38894$n7504
.sym 89025 VexRiscv._zz_194_[26]
.sym 89026 VexRiscv._zz_194_[27]
.sym 89027 $abc$38894$n7502
.sym 89028 $abc$38894$n7505
.sym 89030 VexRiscv._zz_194_[29]
.sym 89031 $abc$38894$n7501
.sym 89032 VexRiscv._zz_194_[24]
.sym 89033 VexRiscv._zz_194_[30]
.sym 89034 $abc$38894$n7500
.sym 89036 $auto$alumacc.cc:474:replace_alu$3931.C[25]
.sym 89038 VexRiscv._zz_194_[24]
.sym 89039 $abc$38894$n7499
.sym 89040 $auto$alumacc.cc:474:replace_alu$3931.C[24]
.sym 89042 $auto$alumacc.cc:474:replace_alu$3931.C[26]
.sym 89044 VexRiscv._zz_194_[25]
.sym 89045 $abc$38894$n7500
.sym 89046 $auto$alumacc.cc:474:replace_alu$3931.C[25]
.sym 89048 $auto$alumacc.cc:474:replace_alu$3931.C[27]
.sym 89050 VexRiscv._zz_194_[26]
.sym 89051 $abc$38894$n7501
.sym 89052 $auto$alumacc.cc:474:replace_alu$3931.C[26]
.sym 89054 $auto$alumacc.cc:474:replace_alu$3931.C[28]
.sym 89056 VexRiscv._zz_194_[27]
.sym 89057 $abc$38894$n7502
.sym 89058 $auto$alumacc.cc:474:replace_alu$3931.C[27]
.sym 89060 $auto$alumacc.cc:474:replace_alu$3931.C[29]
.sym 89062 $abc$38894$n7503
.sym 89063 VexRiscv._zz_194_[28]
.sym 89064 $auto$alumacc.cc:474:replace_alu$3931.C[28]
.sym 89066 $auto$alumacc.cc:474:replace_alu$3931.C[30]
.sym 89068 $abc$38894$n7504
.sym 89069 VexRiscv._zz_194_[29]
.sym 89070 $auto$alumacc.cc:474:replace_alu$3931.C[29]
.sym 89072 $auto$alumacc.cc:474:replace_alu$3931.C[31]
.sym 89074 $abc$38894$n7505
.sym 89075 VexRiscv._zz_194_[30]
.sym 89076 $auto$alumacc.cc:474:replace_alu$3931.C[30]
.sym 89078 $auto$alumacc.cc:474:replace_alu$3931.C[32]
.sym 89080 VexRiscv._zz_194_[31]
.sym 89081 $abc$38894$n7506
.sym 89082 $auto$alumacc.cc:474:replace_alu$3931.C[31]
.sym 89086 $abc$38894$n4628_1
.sym 89087 $abc$38894$n4655
.sym 89088 VexRiscv._zz_194_[31]
.sym 89089 VexRiscv._zz_194_[22]
.sym 89090 $abc$38894$n4624_1
.sym 89091 VexRiscv._zz_194_[17]
.sym 89092 VexRiscv._zz_194_[27]
.sym 89093 VexRiscv._zz_194_[19]
.sym 89096 basesoc_timer0_load_storage[13]
.sym 89100 VexRiscv._zz_194_[11]
.sym 89102 VexRiscv._zz_194_[3]
.sym 89110 VexRiscv._zz_311_
.sym 89112 basesoc_uart_phy_rx_reg[2]
.sym 89113 basesoc_uart_rx_fifo_readable
.sym 89114 VexRiscv._zz_311_
.sym 89115 basesoc_uart_phy_rx_reg[3]
.sym 89116 spiflash_bus_dat_r[6]
.sym 89117 VexRiscv._zz_195_[29]
.sym 89118 VexRiscv._zz_194_[24]
.sym 89119 VexRiscv._zz_194_[30]
.sym 89120 VexRiscv._zz_194_[18]
.sym 89121 spiflash_miso1
.sym 89122 $auto$alumacc.cc:474:replace_alu$3931.C[32]
.sym 89130 VexRiscv._zz_194_[32]
.sym 89131 basesoc_uart_phy_rx_reg[3]
.sym 89133 basesoc_uart_phy_rx_reg[5]
.sym 89134 basesoc_uart_phy_rx_reg[4]
.sym 89135 basesoc_uart_phy_rx_reg[1]
.sym 89138 basesoc_uart_phy_rx_reg[2]
.sym 89139 VexRiscv._zz_195_[22]
.sym 89140 basesoc_uart_phy_rx_reg[7]
.sym 89142 $PACKER_VCC_NET
.sym 89143 VexRiscv._zz_195_[32]
.sym 89145 $abc$38894$n2219
.sym 89146 VexRiscv._zz_194_[22]
.sym 89160 $PACKER_VCC_NET
.sym 89161 VexRiscv._zz_194_[32]
.sym 89163 $auto$alumacc.cc:474:replace_alu$3931.C[32]
.sym 89169 basesoc_uart_phy_rx_reg[2]
.sym 89175 basesoc_uart_phy_rx_reg[1]
.sym 89178 VexRiscv._zz_195_[22]
.sym 89179 VexRiscv._zz_195_[32]
.sym 89180 VexRiscv._zz_194_[22]
.sym 89184 basesoc_uart_phy_rx_reg[7]
.sym 89192 basesoc_uart_phy_rx_reg[4]
.sym 89196 basesoc_uart_phy_rx_reg[5]
.sym 89203 basesoc_uart_phy_rx_reg[3]
.sym 89206 $abc$38894$n2219
.sym 89207 clk12_$glb_clk
.sym 89208 sys_rst_$glb_sr
.sym 89209 VexRiscv._zz_194_[25]
.sym 89210 $abc$38894$n4645
.sym 89211 VexRiscv._zz_194_[24]
.sym 89212 VexRiscv._zz_194_[18]
.sym 89213 $abc$38894$n4627
.sym 89214 $abc$38894$n4649
.sym 89215 $abc$38894$n4648_1
.sym 89216 $abc$38894$n3541
.sym 89219 basesoc_dat_w[7]
.sym 89231 basesoc_uart_rx_fifo_do_read
.sym 89233 VexRiscv._zz_194_[31]
.sym 89234 spiflash_bus_dat_r[2]
.sym 89235 VexRiscv._zz_194_[26]
.sym 89236 spiflash_bus_dat_r[4]
.sym 89238 VexRiscv._zz_311_
.sym 89239 VexRiscv._zz_194_[17]
.sym 89240 csrbankarray_csrbank2_bitbang0_w[2]
.sym 89242 VexRiscv._zz_311_
.sym 89243 VexRiscv._zz_194_[19]
.sym 89244 $abc$38894$n2351
.sym 89250 $abc$38894$n4660_1
.sym 89251 VexRiscv._zz_194_[29]
.sym 89253 $abc$38894$n4643
.sym 89256 VexRiscv._zz_194_[27]
.sym 89257 VexRiscv._zz_319_
.sym 89258 VexRiscv._zz_195_[32]
.sym 89259 VexRiscv._zz_195_[28]
.sym 89260 VexRiscv._zz_195_[25]
.sym 89261 VexRiscv._zz_194_[23]
.sym 89262 $abc$38894$n4657
.sym 89263 $abc$38894$n4642_1
.sym 89264 VexRiscv._zz_195_[27]
.sym 89266 VexRiscv._zz_194_[25]
.sym 89268 VexRiscv._zz_195_[23]
.sym 89272 $abc$38894$n4661
.sym 89274 VexRiscv._zz_194_[28]
.sym 89277 VexRiscv._zz_195_[29]
.sym 89281 $abc$38894$n4658_1
.sym 89283 $abc$38894$n4658_1
.sym 89284 $abc$38894$n4657
.sym 89286 VexRiscv._zz_319_
.sym 89290 $abc$38894$n4660_1
.sym 89291 VexRiscv._zz_319_
.sym 89292 $abc$38894$n4661
.sym 89295 VexRiscv._zz_195_[23]
.sym 89297 VexRiscv._zz_194_[23]
.sym 89298 VexRiscv._zz_195_[32]
.sym 89301 $abc$38894$n4643
.sym 89302 $abc$38894$n4642_1
.sym 89303 VexRiscv._zz_319_
.sym 89308 VexRiscv._zz_194_[29]
.sym 89309 VexRiscv._zz_195_[29]
.sym 89310 VexRiscv._zz_195_[32]
.sym 89313 VexRiscv._zz_195_[32]
.sym 89315 VexRiscv._zz_195_[25]
.sym 89316 VexRiscv._zz_194_[25]
.sym 89320 VexRiscv._zz_194_[28]
.sym 89321 VexRiscv._zz_195_[28]
.sym 89322 VexRiscv._zz_195_[32]
.sym 89325 VexRiscv._zz_195_[32]
.sym 89327 VexRiscv._zz_195_[27]
.sym 89328 VexRiscv._zz_194_[27]
.sym 89330 clk12_$glb_clk
.sym 89331 $abc$38894$n149_$glb_sr
.sym 89333 $abc$38894$n4663
.sym 89335 $abc$38894$n4651
.sym 89336 VexRiscv._zz_194_[30]
.sym 89339 VexRiscv._zz_194_[26]
.sym 89344 basesoc_timer0_load_storage[23]
.sym 89351 VexRiscv._zz_194_[25]
.sym 89354 basesoc_dat_w[1]
.sym 89356 VexRiscv._zz_194_[24]
.sym 89360 $abc$38894$n2283
.sym 89364 basesoc_timer0_load_storage[8]
.sym 89366 basesoc_uart_rx_fifo_do_read
.sym 89374 spiflash_bus_dat_r[1]
.sym 89375 $abc$38894$n2358
.sym 89380 spiflash_bus_dat_r[4]
.sym 89381 VexRiscv._zz_194_[28]
.sym 89382 VexRiscv._zz_194_[29]
.sym 89385 VexRiscv._zz_311_
.sym 89390 spiflash_bus_dat_r[5]
.sym 89391 spiflash_miso1
.sym 89393 VexRiscv._zz_194_[30]
.sym 89398 spiflash_bus_dat_r[3]
.sym 89406 VexRiscv._zz_194_[30]
.sym 89408 VexRiscv._zz_194_[29]
.sym 89409 VexRiscv._zz_311_
.sym 89414 spiflash_bus_dat_r[4]
.sym 89420 spiflash_miso1
.sym 89426 spiflash_bus_dat_r[5]
.sym 89430 VexRiscv._zz_194_[29]
.sym 89431 VexRiscv._zz_311_
.sym 89433 VexRiscv._zz_194_[28]
.sym 89443 spiflash_bus_dat_r[1]
.sym 89451 spiflash_bus_dat_r[3]
.sym 89452 $abc$38894$n2358
.sym 89453 clk12_$glb_clk
.sym 89454 sys_rst_$glb_sr
.sym 89455 $abc$38894$n2283
.sym 89456 $abc$38894$n2246
.sym 89458 csrbankarray_csrbank2_bitbang0_w[2]
.sym 89460 csrbankarray_csrbank2_bitbang0_w[0]
.sym 89461 $abc$38894$n2245
.sym 89462 csrbankarray_csrbank2_bitbang0_w[1]
.sym 89472 VexRiscv._zz_194_[26]
.sym 89473 VexRiscv._zz_311_
.sym 89481 VexRiscv._zz_319_
.sym 89486 basesoc_timer0_load_storage[11]
.sym 89487 basesoc_ctrl_reset_reset_r
.sym 89488 spiflash_bus_dat_r[2]
.sym 89490 $abc$38894$n2246
.sym 89496 VexRiscv._zz_253_[1]
.sym 89499 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 89502 $abc$38894$n5541
.sym 89504 $abc$38894$n5543
.sym 89507 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 89514 $abc$38894$n2246
.sym 89517 $abc$38894$n5491
.sym 89518 $abc$38894$n2245
.sym 89531 VexRiscv._zz_253_[1]
.sym 89532 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 89538 $abc$38894$n2245
.sym 89571 $abc$38894$n5491
.sym 89572 $abc$38894$n5541
.sym 89573 $abc$38894$n5543
.sym 89574 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 89575 $abc$38894$n2246
.sym 89576 clk12_$glb_clk
.sym 89577 sys_rst_$glb_sr
.sym 89585 basesoc_uart_rx_fifo_readable
.sym 89589 basesoc_dat_w[4]
.sym 89599 sys_rst
.sym 89600 VexRiscv._zz_253_[1]
.sym 89606 VexRiscv._zz_311_
.sym 89607 basesoc_dat_w[6]
.sym 89609 basesoc_uart_rx_fifo_readable
.sym 89621 $abc$38894$n2315
.sym 89623 basesoc_dat_w[6]
.sym 89626 basesoc_dat_w[1]
.sym 89633 basesoc_dat_w[2]
.sym 89636 basesoc_dat_w[7]
.sym 89637 basesoc_dat_w[5]
.sym 89642 basesoc_dat_w[4]
.sym 89647 basesoc_ctrl_reset_reset_r
.sym 89650 basesoc_dat_w[3]
.sym 89654 basesoc_dat_w[6]
.sym 89659 basesoc_dat_w[3]
.sym 89667 basesoc_dat_w[7]
.sym 89672 basesoc_dat_w[1]
.sym 89679 basesoc_ctrl_reset_reset_r
.sym 89682 basesoc_dat_w[2]
.sym 89689 basesoc_dat_w[4]
.sym 89695 basesoc_dat_w[5]
.sym 89698 $abc$38894$n2315
.sym 89699 clk12_$glb_clk
.sym 89700 sys_rst_$glb_sr
.sym 89705 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 89707 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 89708 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 89728 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 89734 VexRiscv._zz_311_
.sym 89748 $abc$38894$n5491
.sym 89752 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 89756 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 89759 VexRiscv._zz_35_[31]
.sym 89764 $abc$38894$n5541
.sym 89765 $abc$38894$n5573_1
.sym 89767 VexRiscv._zz_253_[1]
.sym 89781 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 89782 $abc$38894$n5541
.sym 89783 $abc$38894$n5573_1
.sym 89784 $abc$38894$n5491
.sym 89812 VexRiscv._zz_35_[31]
.sym 89818 VexRiscv._zz_253_[1]
.sym 89819 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 89822 clk12_$glb_clk
.sym 89823 VexRiscv.reset_$glb_sr
.sym 89825 $abc$38894$n3838
.sym 89826 $abc$38894$n3840
.sym 89827 $abc$38894$n3842
.sym 89828 $abc$38894$n3844
.sym 89829 $abc$38894$n3846
.sym 89830 $abc$38894$n3401_1
.sym 89831 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 89848 $abc$38894$n2311
.sym 89850 $abc$38894$n3400_1
.sym 89855 $abc$38894$n2311
.sym 89865 basesoc_uart_rx_fifo_do_read
.sym 89866 $abc$38894$n3836
.sym 89868 $abc$38894$n149
.sym 89873 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 89876 $abc$38894$n3400_1
.sym 89880 sys_rst
.sym 89882 basesoc_uart_rx_fifo_consume[0]
.sym 89884 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 89887 $abc$38894$n3401_1
.sym 89890 $abc$38894$n3838
.sym 89891 VexRiscv._zz_311_
.sym 89896 VexRiscv._zz_35_[12]
.sym 89900 $abc$38894$n3838
.sym 89901 $abc$38894$n149
.sym 89904 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 89906 VexRiscv._zz_311_
.sym 89910 $abc$38894$n3401_1
.sym 89911 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 89912 $abc$38894$n3400_1
.sym 89913 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 89916 $abc$38894$n149
.sym 89918 $abc$38894$n3836
.sym 89922 sys_rst
.sym 89924 basesoc_uart_rx_fifo_do_read
.sym 89925 basesoc_uart_rx_fifo_consume[0]
.sym 89934 VexRiscv._zz_35_[12]
.sym 89945 clk12_$glb_clk
.sym 89946 VexRiscv.reset_$glb_sr
.sym 89962 $abc$38894$n149
.sym 90015 $abc$38894$n2311
.sym 90016 basesoc_uart_rx_fifo_consume[1]
.sym 90048 basesoc_uart_rx_fifo_consume[1]
.sym 90067 $abc$38894$n2311
.sym 90068 clk12_$glb_clk
.sym 90069 sys_rst_$glb_sr
.sym 90092 basesoc_uart_rx_fifo_consume[1]
.sym 90391 spiflash_mosi
.sym 90406 spiflash_mosi
.sym 90416 $abc$38894$n6131
.sym 90417 $abc$38894$n6157_1
.sym 90418 $abc$38894$n6134
.sym 90419 $abc$38894$n6137_1
.sym 90420 $abc$38894$n6161_1
.sym 90421 $abc$38894$n6165_1
.sym 90422 $abc$38894$n6149_1
.sym 90423 $abc$38894$n6163_1
.sym 90430 spiflash_mosi
.sym 90435 $abc$38894$n2296
.sym 90437 spiflash_miso
.sym 90448 spram_dataout10[6]
.sym 90449 spram_dataout00[12]
.sym 90451 spram_dataout00[13]
.sym 90458 spram_dataout10[3]
.sym 90466 array_muxed1[8]
.sym 90470 spram_dataout00[8]
.sym 90472 spram_dataout00[3]
.sym 90474 $abc$38894$n4896
.sym 90476 array_muxed1[12]
.sym 90479 spram_dataout10[4]
.sym 90481 spram_dataout00[10]
.sym 90482 $abc$38894$n4896
.sym 90485 spram_dataout00[4]
.sym 90486 spram_dataout10[10]
.sym 90487 spram_dataout10[8]
.sym 90489 slave_sel_r[2]
.sym 90491 slave_sel_r[2]
.sym 90492 spram_dataout00[8]
.sym 90493 spram_dataout10[8]
.sym 90494 $abc$38894$n4896
.sym 90498 $abc$38894$n4896
.sym 90500 array_muxed1[12]
.sym 90503 $abc$38894$n4896
.sym 90505 array_muxed1[12]
.sym 90509 $abc$38894$n4896
.sym 90510 slave_sel_r[2]
.sym 90511 spram_dataout10[4]
.sym 90512 spram_dataout00[4]
.sym 90515 $abc$38894$n4896
.sym 90516 array_muxed1[8]
.sym 90521 $abc$38894$n4896
.sym 90523 array_muxed1[8]
.sym 90527 $abc$38894$n4896
.sym 90528 spram_dataout10[10]
.sym 90529 slave_sel_r[2]
.sym 90530 spram_dataout00[10]
.sym 90533 $abc$38894$n4896
.sym 90534 spram_dataout10[3]
.sym 90535 spram_dataout00[3]
.sym 90536 slave_sel_r[2]
.sym 90544 $abc$38894$n6152_1
.sym 90545 spram_datain10[3]
.sym 90546 $abc$38894$n6169_1
.sym 90547 $abc$38894$n6167_1
.sym 90548 $abc$38894$n6146_1
.sym 90549 spram_datain10[13]
.sym 90550 spram_datain00[13]
.sym 90551 spram_datain00[3]
.sym 90556 $abc$38894$n6155_1
.sym 90558 spram_datain00[8]
.sym 90562 spram_datain00[12]
.sym 90566 spram_datain00[7]
.sym 90572 $abc$38894$n6149_1
.sym 90575 spram_dataout00[10]
.sym 90579 spram_datain10[12]
.sym 90581 $abc$38894$n6134
.sym 90584 $abc$38894$n6143_1
.sym 90585 spram_dataout10[1]
.sym 90586 spram_datain10[8]
.sym 90589 array_muxed1[13]
.sym 90593 array_muxed1[1]
.sym 90594 $abc$38894$n6131
.sym 90597 spram_dataout10[3]
.sym 90599 array_muxed0[10]
.sym 90600 $abc$38894$n6137_1
.sym 90603 slave_sel_r[2]
.sym 90606 spiflash_cs_n
.sym 90607 spram_dataout10[10]
.sym 90609 slave_sel_r[2]
.sym 90610 spiflash_clk
.sym 90625 array_muxed1[15]
.sym 90644 $abc$38894$n4896
.sym 90647 array_muxed1[1]
.sym 90648 array_muxed1[4]
.sym 90650 array_muxed1[7]
.sym 90656 array_muxed1[7]
.sym 90657 $abc$38894$n4896
.sym 90661 array_muxed1[4]
.sym 90662 $abc$38894$n4896
.sym 90666 array_muxed1[15]
.sym 90669 $abc$38894$n4896
.sym 90673 array_muxed1[7]
.sym 90674 $abc$38894$n4896
.sym 90679 $abc$38894$n4896
.sym 90681 array_muxed1[1]
.sym 90685 array_muxed1[15]
.sym 90686 $abc$38894$n4896
.sym 90691 $abc$38894$n4896
.sym 90693 array_muxed1[1]
.sym 90698 $abc$38894$n4896
.sym 90699 array_muxed1[4]
.sym 90703 spram_datain10[5]
.sym 90704 spram_datain00[9]
.sym 90705 spram_datain00[5]
.sym 90706 spram_datain10[9]
.sym 90707 spram_datain10[2]
.sym 90708 spram_datain10[10]
.sym 90709 spram_datain00[2]
.sym 90710 spram_datain00[10]
.sym 90715 spram_datain10[11]
.sym 90716 array_muxed0[1]
.sym 90717 spram_datain10[15]
.sym 90718 array_muxed0[9]
.sym 90719 array_muxed0[0]
.sym 90721 array_muxed0[1]
.sym 90723 spram_dataout00[15]
.sym 90724 array_muxed0[2]
.sym 90725 spram_dataout00[8]
.sym 90726 $abc$38894$n6169_1
.sym 90727 basesoc_dat_w[3]
.sym 90728 spram_datain00[15]
.sym 90729 $abc$38894$n6167_1
.sym 90730 $abc$38894$n4896
.sym 90731 VexRiscv.decode_to_execute_RS2[10]
.sym 90732 spram_datain10[1]
.sym 90734 spram_datain00[10]
.sym 90736 VexRiscv._zz_170_[1]
.sym 90738 spram_datain10[4]
.sym 90747 VexRiscv._zz_170_[1]
.sym 90750 VexRiscv._zz_129_[5]
.sym 90757 VexRiscv.decode_to_execute_RS2[10]
.sym 90766 VexRiscv._zz_170_[0]
.sym 90770 VexRiscv._zz_129_[2]
.sym 90777 VexRiscv.decode_to_execute_RS2[10]
.sym 90778 VexRiscv._zz_170_[1]
.sym 90779 VexRiscv._zz_170_[0]
.sym 90780 VexRiscv._zz_129_[2]
.sym 90796 VexRiscv._zz_129_[5]
.sym 90804 VexRiscv._zz_129_[2]
.sym 90823 $abc$38894$n7896_$glb_ce
.sym 90824 clk12_$glb_clk
.sym 90832 basesoc_dat_w[3]
.sym 90838 spram_dataout10[4]
.sym 90839 spram_maskwren00[2]
.sym 90840 spram_maskwren00[0]
.sym 90841 array_muxed0[12]
.sym 90843 spram_maskwren00[0]
.sym 90844 spram_maskwren10[2]
.sym 90846 array_muxed0[9]
.sym 90853 array_muxed1[3]
.sym 90855 array_muxed1[2]
.sym 90856 array_muxed0[13]
.sym 90858 basesoc_adr[2]
.sym 90868 spiflash_miso
.sym 90869 $abc$38894$n2364
.sym 90932 spiflash_miso
.sym 90946 $abc$38894$n2364
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90954 basesoc_dat_w[2]
.sym 90960 basesoc_adr[1]
.sym 90964 $PACKER_VCC_NET
.sym 90971 spram_dataout10[8]
.sym 90976 basesoc_adr[0]
.sym 90977 $abc$38894$n11
.sym 90978 spiflash_i
.sym 90980 $abc$38894$n2329
.sym 90981 basesoc_dat_w[3]
.sym 90982 array_muxed1[13]
.sym 90983 basesoc_timer0_en_storage
.sym 90990 spiflash_i
.sym 90992 $abc$38894$n7
.sym 90995 sys_rst
.sym 90996 basesoc_dat_w[3]
.sym 91001 $abc$38894$n2136
.sym 91003 $abc$38894$n11
.sym 91020 $abc$38894$n9
.sym 91030 $abc$38894$n11
.sym 91037 spiflash_i
.sym 91038 sys_rst
.sym 91041 sys_rst
.sym 91042 basesoc_dat_w[3]
.sym 91047 $abc$38894$n7
.sym 91065 $abc$38894$n9
.sym 91069 $abc$38894$n2136
.sym 91070 clk12_$glb_clk
.sym 91075 basesoc_timer0_en_storage
.sym 91080 spiflash_i
.sym 91082 basesoc_timer0_reload_storage[28]
.sym 91083 spiflash_i
.sym 91088 $abc$38894$n7
.sym 91097 $abc$38894$n3485_1
.sym 91098 $abc$38894$n6137_1
.sym 91099 spiflash_clk
.sym 91100 array_muxed0[10]
.sym 91102 basesoc_dat_w[2]
.sym 91103 spiflash_cs_n
.sym 91104 basesoc_dat_w[6]
.sym 91105 basesoc_dat_w[1]
.sym 91107 $abc$38894$n3462_1
.sym 91114 array_muxed0[1]
.sym 91116 sys_rst
.sym 91117 $abc$38894$n3476_1
.sym 91118 basesoc_we
.sym 91120 array_muxed0[0]
.sym 91122 array_muxed0[2]
.sym 91123 basesoc_adr[4]
.sym 91131 $abc$38894$n3462_1
.sym 91133 $abc$38894$n3583_1
.sym 91138 spiflash_i
.sym 91144 $abc$38894$n3563
.sym 91146 spiflash_i
.sym 91152 basesoc_adr[4]
.sym 91153 $abc$38894$n3563
.sym 91154 sys_rst
.sym 91155 $abc$38894$n3583_1
.sym 91159 array_muxed0[1]
.sym 91164 sys_rst
.sym 91165 $abc$38894$n3462_1
.sym 91166 basesoc_we
.sym 91167 $abc$38894$n3476_1
.sym 91170 array_muxed0[2]
.sym 91190 array_muxed0[0]
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91195 basesoc_adr[9]
.sym 91196 basesoc_adr[10]
.sym 91197 basesoc_adr[12]
.sym 91198 basesoc_adr[11]
.sym 91205 basesoc_we
.sym 91206 $abc$38894$n3610_1
.sym 91210 basesoc_timer0_en_storage
.sym 91211 $abc$38894$n3485_1
.sym 91217 basesoc_adr[2]
.sym 91218 array_muxed0[2]
.sym 91220 VexRiscv._zz_170_[1]
.sym 91221 $abc$38894$n6167_1
.sym 91222 $abc$38894$n2136
.sym 91224 basesoc_dat_w[2]
.sym 91228 $abc$38894$n3610_1
.sym 91229 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91230 $abc$38894$n3510
.sym 91236 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91238 basesoc_adr[1]
.sym 91240 basesoc_adr[2]
.sym 91243 $abc$38894$n3461_1
.sym 91244 spiflash_clk1
.sym 91246 basesoc_dat_w[7]
.sym 91247 $abc$38894$n2136
.sym 91248 csrbankarray_csrbank2_bitbang_en0_w
.sym 91251 basesoc_adr[0]
.sym 91265 basesoc_dat_w[1]
.sym 91267 basesoc_adr[3]
.sym 91275 basesoc_dat_w[7]
.sym 91283 basesoc_dat_w[1]
.sym 91288 basesoc_adr[1]
.sym 91290 basesoc_adr[0]
.sym 91293 basesoc_adr[2]
.sym 91295 basesoc_adr[3]
.sym 91296 $abc$38894$n3461_1
.sym 91300 basesoc_adr[1]
.sym 91302 basesoc_adr[0]
.sym 91305 basesoc_adr[1]
.sym 91307 basesoc_adr[0]
.sym 91311 spiflash_clk1
.sym 91312 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91313 csrbankarray_csrbank2_bitbang_en0_w
.sym 91315 $abc$38894$n2136
.sym 91316 clk12_$glb_clk
.sym 91317 sys_rst_$glb_sr
.sym 91320 $abc$38894$n3511
.sym 91321 csrbankarray_sel_r
.sym 91322 $abc$38894$n3605_1
.sym 91323 $abc$38894$n3462_1
.sym 91324 basesoc_adr[13]
.sym 91325 $abc$38894$n3463_1
.sym 91331 array_muxed0[12]
.sym 91332 $abc$38894$n3482_1
.sym 91336 csrbankarray_csrbank2_bitbang_en0_w
.sym 91340 array_muxed0[9]
.sym 91342 $abc$38894$n3538
.sym 91343 $abc$38894$n5036_1
.sym 91345 $abc$38894$n3479_1
.sym 91346 $abc$38894$n5623
.sym 91347 $abc$38894$n3476_1
.sym 91348 array_muxed0[13]
.sym 91349 $abc$38894$n3482_1
.sym 91350 basesoc_adr[2]
.sym 91352 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 91353 basesoc_adr[2]
.sym 91359 basesoc_adr[9]
.sym 91360 basesoc_adr[10]
.sym 91362 $abc$38894$n6138_1
.sym 91370 $abc$38894$n6137_1
.sym 91373 $abc$38894$n3485_1
.sym 91377 $abc$38894$n3511
.sym 91387 $abc$38894$n3605_1
.sym 91389 basesoc_adr[13]
.sym 91390 spiflash_miso
.sym 91394 spiflash_miso
.sym 91395 $abc$38894$n3485_1
.sym 91400 $abc$38894$n6138_1
.sym 91401 $abc$38894$n6137_1
.sym 91404 basesoc_adr[9]
.sym 91405 basesoc_adr[10]
.sym 91407 $abc$38894$n3605_1
.sym 91410 basesoc_adr[13]
.sym 91411 basesoc_adr[9]
.sym 91412 basesoc_adr[10]
.sym 91413 $abc$38894$n3511
.sym 91416 $abc$38894$n3511
.sym 91417 basesoc_adr[10]
.sym 91418 basesoc_adr[9]
.sym 91419 basesoc_adr[13]
.sym 91422 $abc$38894$n3605_1
.sym 91423 basesoc_adr[9]
.sym 91424 basesoc_adr[10]
.sym 91434 basesoc_adr[10]
.sym 91435 basesoc_adr[9]
.sym 91436 basesoc_adr[13]
.sym 91437 $abc$38894$n3511
.sym 91439 clk12_$glb_clk
.sym 91440 $abc$38894$n147_$glb_sr
.sym 91443 $abc$38894$n5868
.sym 91444 $abc$38894$n5871
.sym 91445 $abc$38894$n5874
.sym 91446 basesoc_uart_rx_fifo_level0[2]
.sym 91447 basesoc_uart_rx_fifo_level0[4]
.sym 91448 basesoc_uart_rx_fifo_level0[3]
.sym 91451 spiflash_mosi
.sym 91452 basesoc_timer0_load_storage[30]
.sym 91456 $abc$38894$n6138_1
.sym 91465 spiflash_i
.sym 91466 basesoc_dat_w[3]
.sym 91467 $abc$38894$n3563
.sym 91468 $abc$38894$n3510
.sym 91469 basesoc_adr[0]
.sym 91470 $abc$38894$n2296
.sym 91471 basesoc_timer0_en_storage
.sym 91472 basesoc_timer0_reload_storage[26]
.sym 91473 basesoc_dat_w[3]
.sym 91474 $abc$38894$n4957_1
.sym 91475 $abc$38894$n4952_1
.sym 91476 $abc$38894$n2296
.sym 91482 $abc$38894$n5037
.sym 91484 $abc$38894$n3482_1
.sym 91485 $abc$38894$n3510
.sym 91487 basesoc_adr[2]
.sym 91488 $abc$38894$n3479_1
.sym 91489 basesoc_adr[3]
.sym 91490 csrbankarray_csrbank2_bitbang_en0_w
.sym 91491 basesoc_adr[4]
.sym 91493 $abc$38894$n5865
.sym 91494 $PACKER_VCC_NET
.sym 91495 sys_rst
.sym 91497 $abc$38894$n3564
.sym 91501 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91502 basesoc_uart_rx_fifo_level0[0]
.sym 91506 $abc$38894$n5864
.sym 91508 basesoc_we
.sym 91509 $abc$38894$n2296
.sym 91511 basesoc_uart_rx_fifo_wrport_we
.sym 91517 basesoc_uart_rx_fifo_level0[0]
.sym 91518 $PACKER_VCC_NET
.sym 91521 basesoc_adr[3]
.sym 91522 $abc$38894$n3479_1
.sym 91523 basesoc_adr[2]
.sym 91524 basesoc_adr[4]
.sym 91534 basesoc_uart_rx_fifo_level0[0]
.sym 91535 $PACKER_VCC_NET
.sym 91539 $abc$38894$n5865
.sym 91540 $abc$38894$n5864
.sym 91541 basesoc_uart_rx_fifo_wrport_we
.sym 91547 basesoc_we
.sym 91548 $abc$38894$n3564
.sym 91551 $abc$38894$n5037
.sym 91552 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91553 $abc$38894$n3482_1
.sym 91554 csrbankarray_csrbank2_bitbang_en0_w
.sym 91557 basesoc_we
.sym 91558 $abc$38894$n3479_1
.sym 91559 $abc$38894$n3510
.sym 91560 sys_rst
.sym 91561 $abc$38894$n2296
.sym 91562 clk12_$glb_clk
.sym 91563 sys_rst_$glb_sr
.sym 91566 $abc$38894$n5867
.sym 91567 $abc$38894$n5870
.sym 91568 $abc$38894$n5873
.sym 91569 basesoc_uart_phy_storage[9]
.sym 91570 basesoc_uart_phy_storage[15]
.sym 91571 $abc$38894$n3553
.sym 91574 basesoc_timer0_load_storage[28]
.sym 91578 $abc$38894$n3563
.sym 91580 $abc$38894$n4952_1
.sym 91588 basesoc_timer0_reload_storage[29]
.sym 91589 $abc$38894$n3459_1
.sym 91590 $abc$38894$n3585_1
.sym 91591 $abc$38894$n2227
.sym 91593 basesoc_uart_rx_fifo_level0[0]
.sym 91594 basesoc_dat_w[2]
.sym 91595 spiflash_cs_n
.sym 91596 basesoc_dat_w[6]
.sym 91598 basesoc_dat_w[1]
.sym 91599 $abc$38894$n2165
.sym 91605 sys_rst
.sym 91607 basesoc_adr[4]
.sym 91611 basesoc_dat_w[4]
.sym 91612 basesoc_dat_w[2]
.sym 91613 basesoc_adr[3]
.sym 91614 $abc$38894$n3485_1
.sym 91615 $abc$38894$n4953_1
.sym 91616 $abc$38894$n4947
.sym 91619 $abc$38894$n3482_1
.sym 91621 basesoc_timer0_eventmanager_status_w
.sym 91622 basesoc_adr[2]
.sym 91623 basesoc_adr[2]
.sym 91624 $abc$38894$n4958_1
.sym 91626 basesoc_dat_w[5]
.sym 91627 basesoc_uart_rx_fifo_do_read
.sym 91628 basesoc_uart_rx_fifo_wrport_we
.sym 91632 $abc$38894$n2327
.sym 91638 sys_rst
.sym 91640 basesoc_uart_rx_fifo_do_read
.sym 91641 basesoc_uart_rx_fifo_wrport_we
.sym 91646 basesoc_dat_w[2]
.sym 91650 basesoc_adr[4]
.sym 91651 basesoc_adr[3]
.sym 91652 $abc$38894$n3485_1
.sym 91653 basesoc_adr[2]
.sym 91656 basesoc_adr[3]
.sym 91657 basesoc_adr[4]
.sym 91658 $abc$38894$n3482_1
.sym 91659 basesoc_adr[2]
.sym 91663 basesoc_dat_w[5]
.sym 91668 basesoc_adr[2]
.sym 91669 basesoc_adr[4]
.sym 91670 basesoc_adr[3]
.sym 91671 $abc$38894$n3485_1
.sym 91674 basesoc_timer0_eventmanager_status_w
.sym 91675 $abc$38894$n4953_1
.sym 91676 $abc$38894$n4947
.sym 91677 $abc$38894$n4958_1
.sym 91683 basesoc_dat_w[4]
.sym 91684 $abc$38894$n2327
.sym 91685 clk12_$glb_clk
.sym 91686 sys_rst_$glb_sr
.sym 91687 basesoc_timer0_value_status[20]
.sym 91689 $abc$38894$n2325
.sym 91697 basesoc_timer0_reload_storage[27]
.sym 91699 sys_rst
.sym 91700 $abc$38894$n2319
.sym 91708 $PACKER_VCC_NET
.sym 91711 $abc$38894$n3510
.sym 91712 $abc$38894$n4957_1
.sym 91713 basesoc_uart_rx_fifo_do_read
.sym 91714 basesoc_uart_rx_fifo_wrport_we
.sym 91715 $abc$38894$n2136
.sym 91716 basesoc_dat_w[2]
.sym 91717 basesoc_uart_phy_storage[9]
.sym 91718 $abc$38894$n2327
.sym 91719 basesoc_uart_phy_storage[15]
.sym 91720 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91721 basesoc_timer0_load_storage[25]
.sym 91722 basesoc_timer0_reload_storage[28]
.sym 91730 $abc$38894$n4948
.sym 91732 basesoc_ctrl_reset_reset_r
.sym 91733 $abc$38894$n3484_1
.sym 91734 $abc$38894$n3478_1
.sym 91735 $abc$38894$n6363_1
.sym 91736 $abc$38894$n3578
.sym 91738 basesoc_timer0_load_storage[4]
.sym 91742 $abc$38894$n4951_1
.sym 91743 $abc$38894$n5002_1
.sym 91744 $abc$38894$n6504_1
.sym 91745 basesoc_adr[4]
.sym 91746 $abc$38894$n2319
.sym 91747 basesoc_timer0_load_storage[30]
.sym 91748 basesoc_timer0_load_storage[6]
.sym 91749 $abc$38894$n3459_1
.sym 91750 basesoc_timer0_reload_storage[16]
.sym 91753 basesoc_adr[4]
.sym 91754 basesoc_dat_w[2]
.sym 91756 $abc$38894$n6369_1
.sym 91757 basesoc_timer0_reload_storage[22]
.sym 91758 basesoc_dat_w[1]
.sym 91759 basesoc_timer0_load_storage[20]
.sym 91761 basesoc_timer0_load_storage[20]
.sym 91762 $abc$38894$n3484_1
.sym 91763 $abc$38894$n3478_1
.sym 91764 basesoc_timer0_load_storage[4]
.sym 91769 basesoc_dat_w[1]
.sym 91773 basesoc_adr[4]
.sym 91774 $abc$38894$n6369_1
.sym 91775 basesoc_timer0_reload_storage[22]
.sym 91776 $abc$38894$n3578
.sym 91779 $abc$38894$n4951_1
.sym 91780 basesoc_timer0_reload_storage[16]
.sym 91781 $abc$38894$n3578
.sym 91782 $abc$38894$n4948
.sym 91785 basesoc_timer0_load_storage[6]
.sym 91786 basesoc_timer0_load_storage[30]
.sym 91787 $abc$38894$n3478_1
.sym 91788 $abc$38894$n3459_1
.sym 91791 basesoc_dat_w[2]
.sym 91797 $abc$38894$n6504_1
.sym 91798 basesoc_adr[4]
.sym 91799 $abc$38894$n5002_1
.sym 91800 $abc$38894$n6363_1
.sym 91806 basesoc_ctrl_reset_reset_r
.sym 91807 $abc$38894$n2319
.sym 91808 clk12_$glb_clk
.sym 91809 sys_rst_$glb_sr
.sym 91811 basesoc_timer0_reload_storage[21]
.sym 91815 basesoc_timer0_reload_storage[22]
.sym 91816 basesoc_timer0_reload_storage[16]
.sym 91817 basesoc_timer0_reload_storage[18]
.sym 91826 basesoc_timer0_load_storage[25]
.sym 91832 $abc$38894$n3578
.sym 91834 $abc$38894$n3569
.sym 91835 basesoc_adr[2]
.sym 91836 $abc$38894$n5036_1
.sym 91837 $abc$38894$n2319
.sym 91838 basesoc_dat_w[5]
.sym 91839 $abc$38894$n3476_1
.sym 91840 $abc$38894$n5016_1
.sym 91841 basesoc_uart_rx_fifo_level0[1]
.sym 91842 $abc$38894$n3538
.sym 91843 $abc$38894$n5623
.sym 91844 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 91845 basesoc_timer0_load_storage[24]
.sym 91851 $abc$38894$n3484_1
.sym 91852 basesoc_timer0_value_status[28]
.sym 91854 basesoc_ctrl_reset_reset_r
.sym 91855 basesoc_adr[4]
.sym 91856 $abc$38894$n5007
.sym 91858 $abc$38894$n3563
.sym 91859 $abc$38894$n3459_1
.sym 91860 basesoc_timer0_reload_storage[29]
.sym 91862 $abc$38894$n3585_1
.sym 91863 $abc$38894$n3569
.sym 91864 $abc$38894$n3476_1
.sym 91865 basesoc_timer0_value_status[16]
.sym 91866 $abc$38894$n4952_1
.sym 91869 $abc$38894$n2165
.sym 91870 $abc$38894$n3581
.sym 91871 $abc$38894$n4955_1
.sym 91872 sys_rst
.sym 91873 $abc$38894$n5008_1
.sym 91877 basesoc_timer0_load_storage[28]
.sym 91878 basesoc_timer0_load_storage[16]
.sym 91880 sys_rst
.sym 91882 basesoc_timer0_reload_storage[28]
.sym 91884 basesoc_timer0_reload_storage[29]
.sym 91885 $abc$38894$n3581
.sym 91886 $abc$38894$n5008_1
.sym 91887 $abc$38894$n5007
.sym 91890 $abc$38894$n3581
.sym 91891 sys_rst
.sym 91892 $abc$38894$n3563
.sym 91896 $abc$38894$n4955_1
.sym 91897 basesoc_timer0_value_status[28]
.sym 91902 $abc$38894$n3563
.sym 91903 $abc$38894$n3585_1
.sym 91904 sys_rst
.sym 91908 $abc$38894$n3484_1
.sym 91910 basesoc_adr[4]
.sym 91916 basesoc_ctrl_reset_reset_r
.sym 91920 $abc$38894$n4952_1
.sym 91921 $abc$38894$n3569
.sym 91922 basesoc_timer0_load_storage[16]
.sym 91923 basesoc_timer0_value_status[16]
.sym 91926 $abc$38894$n3459_1
.sym 91927 basesoc_timer0_reload_storage[28]
.sym 91928 basesoc_timer0_load_storage[28]
.sym 91929 $abc$38894$n3476_1
.sym 91930 $abc$38894$n2165
.sym 91931 clk12_$glb_clk
.sym 91932 sys_rst_$glb_sr
.sym 91933 basesoc_timer0_load_storage[18]
.sym 91934 $abc$38894$n5160
.sym 91935 $abc$38894$n4983
.sym 91936 basesoc_timer0_load_storage[16]
.sym 91937 basesoc_timer0_load_storage[19]
.sym 91938 basesoc_timer0_load_storage[17]
.sym 91939 $abc$38894$n5168_1
.sym 91940 basesoc_timer0_load_storage[21]
.sym 91947 basesoc_uart_phy_storage[0]
.sym 91953 $abc$38894$n2331
.sym 91957 basesoc_adr[0]
.sym 91958 basesoc_dat_w[3]
.sym 91959 $abc$38894$n5008_1
.sym 91960 $abc$38894$n2331
.sym 91961 spiflash_i
.sym 91962 csrbankarray_csrbank2_bitbang0_w[1]
.sym 91964 $abc$38894$n3563
.sym 91965 basesoc_dat_w[3]
.sym 91966 $abc$38894$n4957_1
.sym 91967 $abc$38894$n4952_1
.sym 91968 basesoc_timer0_en_storage
.sym 91974 basesoc_timer0_value[28]
.sym 91976 basesoc_timer0_value_status[13]
.sym 91980 basesoc_timer0_reload_storage[16]
.sym 91981 basesoc_timer0_value[3]
.sym 91982 $abc$38894$n4957_1
.sym 91985 $abc$38894$n2331
.sym 91986 $abc$38894$n3569
.sym 91988 basesoc_timer0_value[16]
.sym 91991 basesoc_timer0_value[22]
.sym 91992 $abc$38894$n4950_1
.sym 91994 basesoc_timer0_load_storage[19]
.sym 91995 basesoc_timer0_eventmanager_status_w
.sym 91997 basesoc_timer0_load_storage[21]
.sym 91999 $abc$38894$n5751
.sym 92001 basesoc_timer0_value_status[3]
.sym 92005 basesoc_timer0_value[13]
.sym 92010 basesoc_timer0_value[22]
.sym 92014 basesoc_timer0_value[28]
.sym 92019 basesoc_timer0_value[13]
.sym 92027 basesoc_timer0_value[3]
.sym 92031 basesoc_timer0_value_status[3]
.sym 92032 $abc$38894$n4957_1
.sym 92033 basesoc_timer0_load_storage[19]
.sym 92034 $abc$38894$n3569
.sym 92037 $abc$38894$n3569
.sym 92038 basesoc_timer0_value_status[13]
.sym 92039 basesoc_timer0_load_storage[21]
.sym 92040 $abc$38894$n4950_1
.sym 92044 basesoc_timer0_value[16]
.sym 92050 $abc$38894$n5751
.sym 92051 basesoc_timer0_eventmanager_status_w
.sym 92052 basesoc_timer0_reload_storage[16]
.sym 92053 $abc$38894$n2331
.sym 92054 clk12_$glb_clk
.sym 92055 sys_rst_$glb_sr
.sym 92058 $abc$38894$n2317
.sym 92059 basesoc_vexriscv_ibus_adr[11]
.sym 92061 basesoc_vexriscv_ibus_adr[17]
.sym 92072 basesoc_timer0_value[18]
.sym 92076 basesoc_ctrl_reset_reset_r
.sym 92079 $abc$38894$n4983
.sym 92080 $abc$38894$n2165
.sym 92081 basesoc_uart_rx_fifo_level0[0]
.sym 92082 basesoc_dat_w[2]
.sym 92083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 92085 basesoc_dat_w[1]
.sym 92087 spiflash_cs_n
.sym 92088 $abc$38894$n4579
.sym 92090 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92091 $abc$38894$n2227
.sym 92097 $abc$38894$n5018_1
.sym 92098 $abc$38894$n5160
.sym 92100 $abc$38894$n5784
.sym 92101 $abc$38894$n5180_1
.sym 92102 $abc$38894$n3581
.sym 92104 $abc$38894$n5017
.sym 92105 basesoc_timer0_load_storage[18]
.sym 92106 $abc$38894$n5174_1
.sym 92108 $abc$38894$n5787
.sym 92112 basesoc_timer0_reload_storage[30]
.sym 92114 $abc$38894$n5178
.sym 92117 $abc$38894$n5793
.sym 92119 basesoc_timer0_reload_storage[28]
.sym 92120 basesoc_timer0_eventmanager_status_w
.sym 92122 basesoc_timer0_reload_storage[27]
.sym 92123 basesoc_timer0_load_storage[25]
.sym 92125 basesoc_timer0_load_storage[27]
.sym 92127 basesoc_timer0_load_storage[28]
.sym 92128 basesoc_timer0_en_storage
.sym 92130 $abc$38894$n5180_1
.sym 92131 basesoc_timer0_load_storage[28]
.sym 92132 basesoc_timer0_en_storage
.sym 92136 basesoc_timer0_eventmanager_status_w
.sym 92137 basesoc_timer0_reload_storage[27]
.sym 92138 $abc$38894$n5784
.sym 92142 $abc$38894$n5793
.sym 92144 basesoc_timer0_reload_storage[30]
.sym 92145 basesoc_timer0_eventmanager_status_w
.sym 92148 $abc$38894$n5017
.sym 92149 $abc$38894$n5018_1
.sym 92150 $abc$38894$n3581
.sym 92151 basesoc_timer0_reload_storage[30]
.sym 92154 basesoc_timer0_reload_storage[28]
.sym 92155 basesoc_timer0_eventmanager_status_w
.sym 92156 $abc$38894$n5787
.sym 92160 basesoc_timer0_load_storage[25]
.sym 92161 basesoc_timer0_en_storage
.sym 92163 $abc$38894$n5174_1
.sym 92167 $abc$38894$n5160
.sym 92168 basesoc_timer0_en_storage
.sym 92169 basesoc_timer0_load_storage[18]
.sym 92172 $abc$38894$n5178
.sym 92173 basesoc_timer0_en_storage
.sym 92174 basesoc_timer0_load_storage[27]
.sym 92177 clk12_$glb_clk
.sym 92178 sys_rst_$glb_sr
.sym 92180 basesoc_timer0_value[22]
.sym 92191 basesoc_timer0_value[28]
.sym 92194 basesoc_vexriscv_ibus_adr[11]
.sym 92201 sys_rst
.sym 92203 $abc$38894$n2136
.sym 92204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 92205 basesoc_uart_rx_fifo_do_read
.sym 92206 $abc$38894$n2327
.sym 92207 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92208 spiflash_bus_dat_r[31]
.sym 92209 basesoc_timer0_load_storage[25]
.sym 92210 basesoc_uart_rx_fifo_wrport_we
.sym 92211 basesoc_timer0_load_storage[27]
.sym 92212 basesoc_timer0_value[18]
.sym 92214 basesoc_timer0_value[22]
.sym 92220 basesoc_timer0_value_status[22]
.sym 92222 $abc$38894$n5184
.sym 92223 basesoc_timer0_value_status[7]
.sym 92224 spiflash_bus_dat_r[31]
.sym 92225 $abc$38894$n3569
.sym 92227 $abc$38894$n4950_1
.sym 92228 $abc$38894$n4957_1
.sym 92230 spiflash_i
.sym 92231 csrbankarray_csrbank2_bitbang_en0_w
.sym 92233 csrbankarray_csrbank2_bitbang0_w[2]
.sym 92235 basesoc_timer0_value_status[6]
.sym 92236 $abc$38894$n4957_1
.sym 92237 basesoc_timer0_load_storage[30]
.sym 92238 basesoc_timer0_en_storage
.sym 92239 $abc$38894$n4952_1
.sym 92240 basesoc_timer0_load_storage[22]
.sym 92242 basesoc_timer0_value_status[14]
.sym 92243 $abc$38894$n3610_1
.sym 92246 $abc$38894$n104
.sym 92247 $abc$38894$n3461_1
.sym 92249 basesoc_timer0_load_storage[23]
.sym 92250 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92253 basesoc_timer0_value_status[22]
.sym 92254 $abc$38894$n4952_1
.sym 92255 basesoc_timer0_value_status[6]
.sym 92256 $abc$38894$n4957_1
.sym 92259 $abc$38894$n104
.sym 92260 csrbankarray_csrbank2_bitbang_en0_w
.sym 92262 csrbankarray_csrbank2_bitbang0_w[2]
.sym 92266 spiflash_i
.sym 92271 $abc$38894$n3569
.sym 92272 basesoc_timer0_load_storage[23]
.sym 92273 basesoc_timer0_value_status[7]
.sym 92274 $abc$38894$n4957_1
.sym 92277 csrbankarray_csrbank2_bitbang0_w[2]
.sym 92279 $abc$38894$n3461_1
.sym 92280 $abc$38894$n3610_1
.sym 92283 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92284 csrbankarray_csrbank2_bitbang_en0_w
.sym 92286 spiflash_bus_dat_r[31]
.sym 92289 $abc$38894$n5184
.sym 92290 basesoc_timer0_load_storage[30]
.sym 92291 basesoc_timer0_en_storage
.sym 92295 $abc$38894$n4950_1
.sym 92296 basesoc_timer0_load_storage[22]
.sym 92297 $abc$38894$n3569
.sym 92298 basesoc_timer0_value_status[14]
.sym 92300 clk12_$glb_clk
.sym 92301 sys_rst_$glb_sr
.sym 92302 $abc$38894$n2297
.sym 92309 basesoc_uart_rx_fifo_level0[1]
.sym 92312 $abc$38894$n3536
.sym 92323 basesoc_timer0_value[22]
.sym 92326 basesoc_timer0_load_storage[22]
.sym 92327 VexRiscv._zz_194_[9]
.sym 92328 basesoc_adr[2]
.sym 92329 basesoc_timer0_reload_storage[27]
.sym 92330 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 92331 $abc$38894$n3537
.sym 92332 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 92333 basesoc_uart_rx_fifo_level0[1]
.sym 92334 $abc$38894$n3538
.sym 92335 basesoc_timer0_load_storage[23]
.sym 92336 $abc$38894$n5623
.sym 92337 $abc$38894$n2319
.sym 92343 sys_rst
.sym 92344 basesoc_uart_phy_rx
.sym 92345 basesoc_uart_phy_rx_reg[3]
.sym 92354 basesoc_uart_phy_rx_reg[4]
.sym 92361 $abc$38894$n2227
.sym 92362 VexRiscv._zz_194_[3]
.sym 92363 $abc$38894$n3610_1
.sym 92364 basesoc_we
.sym 92365 VexRiscv._zz_194_[2]
.sym 92368 VexRiscv._zz_311_
.sym 92373 $abc$38894$n3461_1
.sym 92377 basesoc_uart_phy_rx
.sym 92388 basesoc_uart_phy_rx_reg[4]
.sym 92397 basesoc_uart_phy_rx_reg[3]
.sym 92400 VexRiscv._zz_194_[2]
.sym 92401 VexRiscv._zz_194_[3]
.sym 92402 VexRiscv._zz_311_
.sym 92406 $abc$38894$n3461_1
.sym 92407 sys_rst
.sym 92408 basesoc_we
.sym 92409 $abc$38894$n3610_1
.sym 92422 $abc$38894$n2227
.sym 92423 clk12_$glb_clk
.sym 92424 sys_rst_$glb_sr
.sym 92425 VexRiscv._zz_194_[15]
.sym 92427 $abc$38894$n4594_1
.sym 92428 VexRiscv._zz_194_[7]
.sym 92429 $abc$38894$n4595
.sym 92430 VexRiscv._zz_194_[6]
.sym 92431 $abc$38894$n4591
.sym 92432 $abc$38894$n4618_1
.sym 92439 $abc$38894$n2351
.sym 92449 basesoc_timer0_reload_storage[31]
.sym 92451 VexRiscv._zz_194_[10]
.sym 92453 basesoc_dat_w[3]
.sym 92454 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92455 $abc$38894$n2331
.sym 92456 $abc$38894$n2351
.sym 92457 basesoc_adr[0]
.sym 92458 basesoc_dat_w[3]
.sym 92467 $abc$38894$n4598_1
.sym 92470 $abc$38894$n4597
.sym 92471 VexRiscv._zz_195_[5]
.sym 92472 VexRiscv._zz_195_[32]
.sym 92473 VexRiscv._zz_195_[7]
.sym 92478 $abc$38894$n4603
.sym 92479 VexRiscv._zz_319_
.sym 92480 $abc$38894$n4604_1
.sym 92481 $abc$38894$n4601
.sym 92483 VexRiscv._zz_311_
.sym 92484 basesoc_we
.sym 92486 VexRiscv._zz_311_
.sym 92487 VexRiscv._zz_194_[5]
.sym 92488 VexRiscv._zz_194_[9]
.sym 92489 $abc$38894$n4600_1
.sym 92492 VexRiscv._zz_194_[8]
.sym 92493 VexRiscv._zz_194_[7]
.sym 92494 $abc$38894$n3538
.sym 92495 VexRiscv._zz_194_[10]
.sym 92499 basesoc_we
.sym 92500 $abc$38894$n3538
.sym 92506 VexRiscv._zz_195_[32]
.sym 92507 VexRiscv._zz_195_[7]
.sym 92508 VexRiscv._zz_194_[7]
.sym 92511 $abc$38894$n4597
.sym 92512 $abc$38894$n4598_1
.sym 92513 VexRiscv._zz_319_
.sym 92517 VexRiscv._zz_195_[5]
.sym 92519 VexRiscv._zz_194_[5]
.sym 92520 VexRiscv._zz_195_[32]
.sym 92523 VexRiscv._zz_311_
.sym 92524 VexRiscv._zz_194_[8]
.sym 92525 VexRiscv._zz_194_[9]
.sym 92529 $abc$38894$n4604_1
.sym 92530 VexRiscv._zz_319_
.sym 92531 $abc$38894$n4603
.sym 92535 VexRiscv._zz_319_
.sym 92537 $abc$38894$n4601
.sym 92538 $abc$38894$n4600_1
.sym 92542 VexRiscv._zz_194_[9]
.sym 92543 VexRiscv._zz_311_
.sym 92544 VexRiscv._zz_194_[10]
.sym 92546 clk12_$glb_clk
.sym 92547 $abc$38894$n149_$glb_sr
.sym 92554 basesoc_timer0_value_status[14]
.sym 92555 $abc$38894$n4619
.sym 92568 VexRiscv._zz_195_[32]
.sym 92572 $abc$38894$n2165
.sym 92573 VexRiscv._zz_194_[5]
.sym 92575 basesoc_dat_w[3]
.sym 92577 basesoc_dat_w[1]
.sym 92578 VexRiscv._zz_194_[6]
.sym 92579 VexRiscv._zz_194_[14]
.sym 92582 csrbankarray_csrbank2_bitbang0_w[0]
.sym 92583 $abc$38894$n2227
.sym 92589 $abc$38894$n3537
.sym 92590 $PACKER_VCC_NET
.sym 92594 VexRiscv._zz_194_[10]
.sym 92595 VexRiscv._zz_194_[9]
.sym 92597 VexRiscv._zz_195_[8]
.sym 92598 VexRiscv._zz_195_[9]
.sym 92599 VexRiscv._zz_194_[8]
.sym 92600 basesoc_adr[2]
.sym 92601 basesoc_dat_w[6]
.sym 92602 VexRiscv._zz_321_[0]
.sym 92603 $abc$38894$n3461_1
.sym 92605 VexRiscv._zz_311_
.sym 92607 $abc$38894$n2319
.sym 92609 VexRiscv._zz_195_[32]
.sym 92610 $abc$38894$n7475
.sym 92615 VexRiscv._zz_194_[11]
.sym 92617 VexRiscv._zz_195_[32]
.sym 92618 VexRiscv._zz_193_[31]
.sym 92620 basesoc_dat_w[4]
.sym 92622 VexRiscv._zz_193_[31]
.sym 92623 $PACKER_VCC_NET
.sym 92625 $abc$38894$n7475
.sym 92629 $abc$38894$n3537
.sym 92630 $abc$38894$n3461_1
.sym 92631 basesoc_adr[2]
.sym 92637 basesoc_dat_w[6]
.sym 92641 basesoc_dat_w[4]
.sym 92647 VexRiscv._zz_194_[10]
.sym 92648 VexRiscv._zz_311_
.sym 92649 VexRiscv._zz_194_[11]
.sym 92653 VexRiscv._zz_321_[0]
.sym 92658 VexRiscv._zz_194_[9]
.sym 92659 VexRiscv._zz_195_[32]
.sym 92660 VexRiscv._zz_195_[9]
.sym 92664 VexRiscv._zz_195_[8]
.sym 92665 VexRiscv._zz_195_[32]
.sym 92666 VexRiscv._zz_194_[8]
.sym 92668 $abc$38894$n2319
.sym 92669 clk12_$glb_clk
.sym 92670 sys_rst_$glb_sr
.sym 92672 $abc$38894$n4576_1
.sym 92673 $abc$38894$n4583
.sym 92674 $abc$38894$n4582_1
.sym 92676 basesoc_uart_rx_old_trigger
.sym 92677 $abc$38894$n4610_1
.sym 92678 $abc$38894$n4616_1
.sym 92686 $abc$38894$n7503
.sym 92696 basesoc_uart_rx_fifo_do_read
.sym 92698 $abc$38894$n2327
.sym 92699 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92700 $abc$38894$n2136
.sym 92701 VexRiscv._zz_194_[11]
.sym 92702 VexRiscv._zz_194_[15]
.sym 92704 VexRiscv._zz_195_[32]
.sym 92705 $abc$38894$n4640_1
.sym 92706 basesoc_uart_rx_fifo_wrport_we
.sym 92714 $abc$38894$n2327
.sym 92716 VexRiscv._zz_194_[13]
.sym 92717 VexRiscv._zz_195_[21]
.sym 92720 VexRiscv._zz_195_[0]
.sym 92721 VexRiscv._zz_194_[21]
.sym 92722 VexRiscv._zz_194_[10]
.sym 92723 VexRiscv._zz_195_[19]
.sym 92725 VexRiscv._zz_311_
.sym 92727 basesoc_dat_w[7]
.sym 92728 basesoc_dat_w[3]
.sym 92730 VexRiscv._zz_195_[10]
.sym 92731 VexRiscv._zz_194_[14]
.sym 92736 VexRiscv._zz_193_[31]
.sym 92737 VexRiscv._zz_195_[32]
.sym 92738 basesoc_ctrl_reset_reset_r
.sym 92742 VexRiscv._zz_194_[19]
.sym 92745 basesoc_dat_w[7]
.sym 92751 VexRiscv._zz_195_[21]
.sym 92752 VexRiscv._zz_195_[32]
.sym 92754 VexRiscv._zz_194_[21]
.sym 92757 VexRiscv._zz_194_[13]
.sym 92759 VexRiscv._zz_311_
.sym 92760 VexRiscv._zz_194_[14]
.sym 92766 basesoc_dat_w[3]
.sym 92769 VexRiscv._zz_195_[32]
.sym 92770 VexRiscv._zz_194_[10]
.sym 92771 VexRiscv._zz_195_[10]
.sym 92775 VexRiscv._zz_194_[19]
.sym 92776 VexRiscv._zz_195_[19]
.sym 92778 VexRiscv._zz_195_[32]
.sym 92782 basesoc_ctrl_reset_reset_r
.sym 92787 VexRiscv._zz_193_[31]
.sym 92788 VexRiscv._zz_195_[32]
.sym 92789 VexRiscv._zz_195_[0]
.sym 92791 $abc$38894$n2327
.sym 92792 clk12_$glb_clk
.sym 92793 sys_rst_$glb_sr
.sym 92794 $abc$38894$n4609
.sym 92795 VexRiscv._zz_194_[11]
.sym 92796 VexRiscv._zz_194_[1]
.sym 92797 VexRiscv._zz_194_[14]
.sym 92798 $abc$38894$n4615
.sym 92799 VexRiscv._zz_194_[3]
.sym 92800 VexRiscv._zz_194_[12]
.sym 92801 $abc$38894$n4606_1
.sym 92807 VexRiscv._zz_311_
.sym 92813 VexRiscv._zz_311_
.sym 92820 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 92821 basesoc_timer0_reload_storage[27]
.sym 92822 basesoc_uart_rx_fifo_readable
.sym 92823 VexRiscv._zz_194_[12]
.sym 92824 VexRiscv._zz_195_[13]
.sym 92827 basesoc_timer0_load_storage[23]
.sym 92828 $abc$38894$n5623
.sym 92829 basesoc_timer0_load_storage[22]
.sym 92835 basesoc_uart_phy_rx_reg[7]
.sym 92841 basesoc_uart_phy_rx_reg[5]
.sym 92843 basesoc_uart_phy_rx_reg[1]
.sym 92846 VexRiscv._zz_194_[16]
.sym 92847 basesoc_uart_phy_rx_reg[6]
.sym 92849 VexRiscv._zz_195_[30]
.sym 92851 VexRiscv._zz_195_[32]
.sym 92853 $abc$38894$n2227
.sym 92856 VexRiscv._zz_194_[30]
.sym 92857 VexRiscv._zz_194_[18]
.sym 92859 VexRiscv._zz_195_[16]
.sym 92861 VexRiscv._zz_195_[18]
.sym 92865 basesoc_uart_phy_rx_reg[2]
.sym 92869 basesoc_uart_phy_rx_reg[2]
.sym 92874 VexRiscv._zz_195_[18]
.sym 92875 VexRiscv._zz_194_[18]
.sym 92877 VexRiscv._zz_195_[32]
.sym 92880 VexRiscv._zz_195_[32]
.sym 92881 VexRiscv._zz_195_[30]
.sym 92883 VexRiscv._zz_194_[30]
.sym 92886 basesoc_uart_phy_rx_reg[1]
.sym 92894 basesoc_uart_phy_rx_reg[7]
.sym 92898 VexRiscv._zz_195_[16]
.sym 92899 VexRiscv._zz_195_[32]
.sym 92901 VexRiscv._zz_194_[16]
.sym 92905 basesoc_uart_phy_rx_reg[6]
.sym 92913 basesoc_uart_phy_rx_reg[5]
.sym 92914 $abc$38894$n2227
.sym 92915 clk12_$glb_clk
.sym 92916 sys_rst_$glb_sr
.sym 92917 basesoc_uart_rx_fifo_do_read
.sym 92918 basesoc_uart_phy_source_payload_data[0]
.sym 92919 $abc$38894$n2219
.sym 92920 basesoc_uart_phy_source_payload_data[6]
.sym 92922 basesoc_uart_rx_fifo_wrport_we
.sym 92930 VexRiscv._zz_311_
.sym 92932 VexRiscv._zz_194_[14]
.sym 92940 VexRiscv._zz_194_[1]
.sym 92941 csrbankarray_csrbank2_bitbang0_w[1]
.sym 92943 VexRiscv._zz_194_[14]
.sym 92945 VexRiscv._zz_194_[27]
.sym 92947 basesoc_uart_rx_fifo_readable
.sym 92948 basesoc_uart_phy_source_valid
.sym 92949 VexRiscv._zz_194_[12]
.sym 92952 VexRiscv._zz_194_[18]
.sym 92958 $abc$38894$n4666_1
.sym 92959 VexRiscv._zz_319_
.sym 92960 $abc$38894$n4667
.sym 92961 VexRiscv._zz_195_[17]
.sym 92962 $abc$38894$n4624_1
.sym 92966 VexRiscv._zz_195_[32]
.sym 92967 $abc$38894$n4631
.sym 92969 VexRiscv._zz_194_[18]
.sym 92971 $abc$38894$n4625
.sym 92974 $abc$38894$n4639
.sym 92975 VexRiscv._zz_311_
.sym 92977 $abc$38894$n4640_1
.sym 92980 VexRiscv._zz_194_[26]
.sym 92982 $abc$38894$n4654_1
.sym 92983 $abc$38894$n4655
.sym 92984 VexRiscv._zz_195_[26]
.sym 92987 VexRiscv._zz_194_[17]
.sym 92988 $abc$38894$n4630_1
.sym 92991 VexRiscv._zz_194_[17]
.sym 92992 VexRiscv._zz_195_[17]
.sym 92994 VexRiscv._zz_195_[32]
.sym 92997 VexRiscv._zz_195_[26]
.sym 92998 VexRiscv._zz_194_[26]
.sym 92999 VexRiscv._zz_195_[32]
.sym 93003 $abc$38894$n4667
.sym 93004 VexRiscv._zz_319_
.sym 93005 $abc$38894$n4666_1
.sym 93009 $abc$38894$n4640_1
.sym 93010 $abc$38894$n4639
.sym 93011 VexRiscv._zz_319_
.sym 93015 VexRiscv._zz_194_[17]
.sym 93017 VexRiscv._zz_194_[18]
.sym 93018 VexRiscv._zz_311_
.sym 93021 VexRiscv._zz_319_
.sym 93022 $abc$38894$n4625
.sym 93024 $abc$38894$n4624_1
.sym 93027 $abc$38894$n4655
.sym 93028 VexRiscv._zz_319_
.sym 93030 $abc$38894$n4654_1
.sym 93033 $abc$38894$n4630_1
.sym 93034 $abc$38894$n4631
.sym 93035 VexRiscv._zz_319_
.sym 93038 clk12_$glb_clk
.sym 93039 $abc$38894$n149_$glb_sr
.sym 93042 basesoc_timer0_load_storage[20]
.sym 93044 basesoc_timer0_load_storage[23]
.sym 93045 basesoc_timer0_load_storage[22]
.sym 93052 $abc$38894$n4666_1
.sym 93059 basesoc_uart_rx_fifo_do_read
.sym 93066 basesoc_dat_w[6]
.sym 93069 basesoc_dat_w[1]
.sym 93070 $abc$38894$n3541
.sym 93073 $abc$38894$n149
.sym 93074 csrbankarray_csrbank2_bitbang0_w[0]
.sym 93083 $abc$38894$n4646_1
.sym 93085 VexRiscv._zz_311_
.sym 93086 basesoc_dat_w[1]
.sym 93088 VexRiscv._zz_194_[19]
.sym 93089 $abc$38894$n4628_1
.sym 93090 VexRiscv._zz_195_[24]
.sym 93091 VexRiscv._zz_194_[24]
.sym 93094 $abc$38894$n4649
.sym 93096 VexRiscv._zz_194_[26]
.sym 93097 VexRiscv._zz_195_[32]
.sym 93098 $abc$38894$n4645
.sym 93101 $abc$38894$n4627
.sym 93103 VexRiscv._zz_319_
.sym 93105 VexRiscv._zz_194_[25]
.sym 93107 $abc$38894$n3536
.sym 93108 VexRiscv._zz_194_[18]
.sym 93111 $abc$38894$n4648_1
.sym 93114 VexRiscv._zz_319_
.sym 93116 $abc$38894$n4649
.sym 93117 $abc$38894$n4648_1
.sym 93120 VexRiscv._zz_194_[24]
.sym 93121 VexRiscv._zz_311_
.sym 93122 VexRiscv._zz_194_[25]
.sym 93126 $abc$38894$n4646_1
.sym 93127 $abc$38894$n4645
.sym 93128 VexRiscv._zz_319_
.sym 93133 VexRiscv._zz_319_
.sym 93134 $abc$38894$n4628_1
.sym 93135 $abc$38894$n4627
.sym 93138 VexRiscv._zz_194_[18]
.sym 93140 VexRiscv._zz_311_
.sym 93141 VexRiscv._zz_194_[19]
.sym 93145 VexRiscv._zz_195_[32]
.sym 93146 VexRiscv._zz_194_[24]
.sym 93147 VexRiscv._zz_195_[24]
.sym 93150 VexRiscv._zz_194_[26]
.sym 93152 VexRiscv._zz_311_
.sym 93153 VexRiscv._zz_194_[25]
.sym 93156 basesoc_dat_w[1]
.sym 93158 $abc$38894$n3536
.sym 93161 clk12_$glb_clk
.sym 93162 $abc$38894$n149_$glb_sr
.sym 93166 basesoc_uart_phy_source_valid
.sym 93187 basesoc_uart_rx_old_trigger
.sym 93190 csrbankarray_csrbank2_bitbang0_w[1]
.sym 93192 $abc$38894$n2219
.sym 93193 $abc$38894$n2136
.sym 93205 $abc$38894$n4663
.sym 93207 $abc$38894$n4651
.sym 93208 VexRiscv._zz_194_[30]
.sym 93214 VexRiscv._zz_311_
.sym 93216 VexRiscv._zz_194_[31]
.sym 93217 VexRiscv._zz_194_[27]
.sym 93219 VexRiscv._zz_194_[26]
.sym 93224 $abc$38894$n4664_1
.sym 93226 VexRiscv._zz_319_
.sym 93233 $abc$38894$n4652_1
.sym 93243 VexRiscv._zz_194_[31]
.sym 93244 VexRiscv._zz_194_[30]
.sym 93245 VexRiscv._zz_311_
.sym 93255 VexRiscv._zz_311_
.sym 93256 VexRiscv._zz_194_[26]
.sym 93258 VexRiscv._zz_194_[27]
.sym 93261 VexRiscv._zz_319_
.sym 93262 $abc$38894$n4663
.sym 93263 $abc$38894$n4664_1
.sym 93279 $abc$38894$n4651
.sym 93280 $abc$38894$n4652_1
.sym 93282 VexRiscv._zz_319_
.sym 93284 clk12_$glb_clk
.sym 93285 $abc$38894$n149_$glb_sr
.sym 93289 basesoc_ctrl_storage[0]
.sym 93292 basesoc_ctrl_storage[2]
.sym 93300 VexRiscv._zz_311_
.sym 93312 csrbankarray_csrbank2_bitbang0_w[0]
.sym 93313 basesoc_uart_rx_fifo_readable
.sym 93320 $abc$38894$n5623
.sym 93329 $abc$38894$n2351
.sym 93333 basesoc_uart_rx_fifo_do_read
.sym 93334 basesoc_uart_rx_fifo_readable
.sym 93337 sys_rst
.sym 93338 basesoc_ctrl_reset_reset_r
.sym 93339 basesoc_dat_w[1]
.sym 93342 $abc$38894$n3541
.sym 93347 basesoc_uart_rx_old_trigger
.sym 93349 $abc$38894$n2245
.sym 93352 basesoc_dat_w[2]
.sym 93360 basesoc_uart_rx_fifo_do_read
.sym 93361 sys_rst
.sym 93362 $abc$38894$n3541
.sym 93366 sys_rst
.sym 93367 $abc$38894$n2245
.sym 93369 $abc$38894$n3541
.sym 93381 basesoc_dat_w[2]
.sym 93393 basesoc_ctrl_reset_reset_r
.sym 93397 basesoc_uart_rx_fifo_readable
.sym 93398 basesoc_uart_rx_old_trigger
.sym 93404 basesoc_dat_w[1]
.sym 93406 $abc$38894$n2351
.sym 93407 clk12_$glb_clk
.sym 93408 sys_rst_$glb_sr
.sym 93439 basesoc_uart_rx_fifo_readable
.sym 93444 csrbankarray_csrbank2_bitbang0_w[1]
.sym 93453 basesoc_uart_rx_fifo_do_read
.sym 93461 $abc$38894$n2283
.sym 93525 basesoc_uart_rx_fifo_do_read
.sym 93529 $abc$38894$n2283
.sym 93530 clk12_$glb_clk
.sym 93531 sys_rst_$glb_sr
.sym 93547 $abc$38894$n2283
.sym 93566 $abc$38894$n149
.sym 93573 $abc$38894$n149
.sym 93577 $abc$38894$n3844
.sym 93578 $abc$38894$n3846
.sym 93583 $abc$38894$n3840
.sym 93630 $abc$38894$n3844
.sym 93632 $abc$38894$n149
.sym 93643 $abc$38894$n3840
.sym 93644 $abc$38894$n149
.sym 93649 $abc$38894$n149
.sym 93650 $abc$38894$n3846
.sym 93653 clk12_$glb_clk
.sym 93654 VexRiscv.reset_$glb_sr
.sym 93696 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 93702 $abc$38894$n149
.sym 93706 VexRiscv._zz_311_
.sym 93707 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 93708 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 93710 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 93711 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 93715 $abc$38894$n3842
.sym 93727 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 93728 $auto$alumacc.cc:474:replace_alu$3889.C[1]
.sym 93730 VexRiscv._zz_311_
.sym 93731 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 93734 $auto$alumacc.cc:474:replace_alu$3889.C[2]
.sym 93736 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 93738 $auto$alumacc.cc:474:replace_alu$3889.C[1]
.sym 93740 $auto$alumacc.cc:474:replace_alu$3889.C[3]
.sym 93742 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 93744 $auto$alumacc.cc:474:replace_alu$3889.C[2]
.sym 93746 $auto$alumacc.cc:474:replace_alu$3889.C[4]
.sym 93748 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 93750 $auto$alumacc.cc:474:replace_alu$3889.C[3]
.sym 93752 $auto$alumacc.cc:474:replace_alu$3889.C[5]
.sym 93754 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 93756 $auto$alumacc.cc:474:replace_alu$3889.C[4]
.sym 93760 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 93762 $auto$alumacc.cc:474:replace_alu$3889.C[5]
.sym 93765 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 93766 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 93767 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 93768 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 93771 $abc$38894$n3842
.sym 93774 $abc$38894$n149
.sym 93776 clk12_$glb_clk
.sym 93777 VexRiscv.reset_$glb_sr
.sym 94037 $abc$38894$n2311
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94234 spiflash_cs_n
.sym 94246 spiflash_clk
.sym 94250 $abc$38894$n6146_1
.sym 94258 basesoc_dat_w[3]
.sym 94271 spram_datain10[8]
.sym 94272 spram_datain10[2]
.sym 94273 array_muxed0[10]
.sym 94274 spram_datain10[10]
.sym 94281 spram_dataout10[0]
.sym 94288 spram_dataout00[9]
.sym 94290 spram_dataout00[6]
.sym 94291 $abc$38894$n4896
.sym 94293 spram_dataout10[2]
.sym 94296 spram_dataout00[1]
.sym 94297 spram_dataout10[1]
.sym 94299 spram_dataout10[9]
.sym 94300 spram_dataout10[11]
.sym 94301 spram_dataout10[6]
.sym 94302 spram_dataout00[12]
.sym 94303 slave_sel_r[2]
.sym 94304 spram_dataout00[13]
.sym 94305 spram_dataout00[0]
.sym 94306 spram_dataout00[2]
.sym 94308 spram_dataout00[11]
.sym 94310 spram_dataout10[12]
.sym 94311 slave_sel_r[2]
.sym 94312 spram_dataout10[13]
.sym 94314 spram_dataout10[0]
.sym 94315 $abc$38894$n4896
.sym 94316 slave_sel_r[2]
.sym 94317 spram_dataout00[0]
.sym 94320 $abc$38894$n4896
.sym 94321 spram_dataout10[9]
.sym 94322 spram_dataout00[9]
.sym 94323 slave_sel_r[2]
.sym 94326 spram_dataout00[1]
.sym 94327 $abc$38894$n4896
.sym 94328 spram_dataout10[1]
.sym 94329 slave_sel_r[2]
.sym 94332 $abc$38894$n4896
.sym 94333 slave_sel_r[2]
.sym 94334 spram_dataout10[2]
.sym 94335 spram_dataout00[2]
.sym 94338 spram_dataout00[11]
.sym 94339 spram_dataout10[11]
.sym 94340 slave_sel_r[2]
.sym 94341 $abc$38894$n4896
.sym 94344 $abc$38894$n4896
.sym 94345 spram_dataout10[13]
.sym 94346 spram_dataout00[13]
.sym 94347 slave_sel_r[2]
.sym 94350 spram_dataout10[6]
.sym 94351 $abc$38894$n4896
.sym 94352 spram_dataout00[6]
.sym 94353 slave_sel_r[2]
.sym 94356 $abc$38894$n4896
.sym 94357 spram_dataout10[12]
.sym 94358 spram_dataout00[12]
.sym 94359 slave_sel_r[2]
.sym 94392 spram_dataout00[6]
.sym 94393 $abc$38894$n4896
.sym 94395 spram_datain10[6]
.sym 94396 spram_datain10[4]
.sym 94398 spram_datain00[15]
.sym 94399 spram_datain00[10]
.sym 94400 spram_dataout00[1]
.sym 94402 spram_datain10[1]
.sym 94405 spram_dataout10[9]
.sym 94406 spram_dataout10[11]
.sym 94410 $abc$38894$n6163_1
.sym 94411 spram_dataout00[0]
.sym 94412 spram_datain00[1]
.sym 94414 spram_dataout00[11]
.sym 94416 spram_dataout10[15]
.sym 94417 spram_datain10[7]
.sym 94419 spram_datain00[4]
.sym 94420 spram_dataout10[0]
.sym 94421 array_muxed0[7]
.sym 94422 spram_dataout00[5]
.sym 94423 spram_datain00[9]
.sym 94424 spram_dataout10[2]
.sym 94425 spram_datain00[5]
.sym 94428 spram_dataout00[9]
.sym 94441 spram_dataout00[14]
.sym 94449 array_muxed1[13]
.sym 94450 array_muxed1[3]
.sym 94451 spram_dataout00[15]
.sym 94457 spram_dataout10[15]
.sym 94459 spram_dataout00[7]
.sym 94460 spram_dataout10[14]
.sym 94461 slave_sel_r[2]
.sym 94463 spram_dataout00[5]
.sym 94467 spram_dataout10[7]
.sym 94468 spram_dataout10[5]
.sym 94469 slave_sel_r[2]
.sym 94471 $abc$38894$n4896
.sym 94473 $abc$38894$n4896
.sym 94474 slave_sel_r[2]
.sym 94475 spram_dataout10[7]
.sym 94476 spram_dataout00[7]
.sym 94481 array_muxed1[3]
.sym 94482 $abc$38894$n4896
.sym 94485 spram_dataout00[15]
.sym 94486 spram_dataout10[15]
.sym 94487 $abc$38894$n4896
.sym 94488 slave_sel_r[2]
.sym 94491 slave_sel_r[2]
.sym 94492 spram_dataout10[14]
.sym 94493 spram_dataout00[14]
.sym 94494 $abc$38894$n4896
.sym 94497 $abc$38894$n4896
.sym 94498 spram_dataout00[5]
.sym 94499 slave_sel_r[2]
.sym 94500 spram_dataout10[5]
.sym 94504 $abc$38894$n4896
.sym 94506 array_muxed1[13]
.sym 94509 $abc$38894$n4896
.sym 94511 array_muxed1[13]
.sym 94515 array_muxed1[3]
.sym 94516 $abc$38894$n4896
.sym 94551 spram_dataout00[14]
.sym 94552 array_muxed1[3]
.sym 94555 array_muxed0[12]
.sym 94556 array_muxed0[4]
.sym 94558 spram_datain10[12]
.sym 94559 array_muxed0[13]
.sym 94561 spram_dataout00[10]
.sym 94562 spram_dataout10[14]
.sym 94563 basesoc_dat_w[3]
.sym 94566 spram_datain00[2]
.sym 94568 spram_dataout10[9]
.sym 94569 spram_dataout10[7]
.sym 94570 spram_datain10[5]
.sym 94572 spram_dataout10[11]
.sym 94582 array_muxed1[5]
.sym 94587 array_muxed1[10]
.sym 94591 array_muxed1[2]
.sym 94605 $abc$38894$n4896
.sym 94607 array_muxed1[9]
.sym 94613 array_muxed1[5]
.sym 94615 $abc$38894$n4896
.sym 94618 array_muxed1[9]
.sym 94620 $abc$38894$n4896
.sym 94625 array_muxed1[5]
.sym 94627 $abc$38894$n4896
.sym 94630 array_muxed1[9]
.sym 94632 $abc$38894$n4896
.sym 94637 array_muxed1[2]
.sym 94639 $abc$38894$n4896
.sym 94642 array_muxed1[10]
.sym 94644 $abc$38894$n4896
.sym 94649 array_muxed1[2]
.sym 94651 $abc$38894$n4896
.sym 94654 array_muxed1[10]
.sym 94656 $abc$38894$n4896
.sym 94692 spram_dataout10[3]
.sym 94694 array_muxed0[2]
.sym 94696 spram_wren0
.sym 94698 spram_dataout10[1]
.sym 94700 spram_wren0
.sym 94703 basesoc_dat_w[7]
.sym 94704 basesoc_dat_w[4]
.sym 94705 basesoc_dat_w[3]
.sym 94707 spram_dataout10[5]
.sym 94708 spram_dataout10[15]
.sym 94711 array_muxed0[4]
.sym 94712 array_muxed0[5]
.sym 94736 array_muxed1[3]
.sym 94789 array_muxed1[3]
.sym 94798 clk12_$glb_clk
.sym 94799 sys_rst_$glb_sr
.sym 94839 spram_dataout10[10]
.sym 94842 basesoc_dat_w[2]
.sym 94851 basesoc_timer0_en_storage
.sym 94866 array_muxed1[2]
.sym 94921 array_muxed1[2]
.sym 94937 clk12_$glb_clk
.sym 94938 sys_rst_$glb_sr
.sym 94965 basesoc_timer0_en_storage
.sym 94969 basesoc_dat_w[2]
.sym 94983 array_muxed0[11]
.sym 94986 basesoc_dat_w[2]
.sym 95007 $abc$38894$n2329
.sym 95015 basesoc_ctrl_reset_reset_r
.sym 95047 basesoc_ctrl_reset_reset_r
.sym 95075 $abc$38894$n2329
.sym 95076 clk12_$glb_clk
.sym 95077 sys_rst_$glb_sr
.sym 95105 $abc$38894$n6146_1
.sym 95114 basesoc_timer0_en_storage
.sym 95121 basesoc_timer0_en_storage
.sym 95124 basesoc_dat_w[2]
.sym 95127 basesoc_dat_w[3]
.sym 95129 csrbankarray_sel_r
.sym 95135 array_muxed0[10]
.sym 95147 array_muxed0[12]
.sym 95148 array_muxed0[9]
.sym 95159 array_muxed0[11]
.sym 95168 array_muxed0[9]
.sym 95175 array_muxed0[10]
.sym 95183 array_muxed0[12]
.sym 95186 array_muxed0[11]
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95259 $abc$38894$n3462_1
.sym 95261 basesoc_dat_w[3]
.sym 95262 basesoc_ctrl_storage[2]
.sym 95264 basesoc_uart_rx_fifo_level0[1]
.sym 95266 basesoc_dat_w[3]
.sym 95267 basesoc_dat_w[7]
.sym 95268 basesoc_dat_w[4]
.sym 95276 $abc$38894$n3511
.sym 95277 basesoc_adr[11]
.sym 95282 basesoc_adr[9]
.sym 95283 basesoc_adr[10]
.sym 95284 basesoc_adr[12]
.sym 95296 basesoc_adr[13]
.sym 95297 array_muxed0[13]
.sym 95305 $abc$38894$n3463_1
.sym 95320 basesoc_adr[11]
.sym 95322 basesoc_adr[12]
.sym 95326 $abc$38894$n3463_1
.sym 95328 $abc$38894$n3511
.sym 95331 basesoc_adr[13]
.sym 95332 basesoc_adr[11]
.sym 95334 basesoc_adr[12]
.sym 95337 basesoc_adr[12]
.sym 95338 $abc$38894$n3463_1
.sym 95339 basesoc_adr[11]
.sym 95346 array_muxed0[13]
.sym 95350 basesoc_adr[10]
.sym 95351 basesoc_adr[9]
.sym 95352 basesoc_adr[13]
.sym 95354 clk12_$glb_clk
.sym 95355 sys_rst_$glb_sr
.sym 95386 $abc$38894$n3462_1
.sym 95388 $abc$38894$n2227
.sym 95397 basesoc_uart_phy_storage[15]
.sym 95398 basesoc_dat_w[2]
.sym 95407 basesoc_timer0_en_storage
.sym 95417 basesoc_uart_rx_fifo_level0[0]
.sym 95423 $abc$38894$n5867
.sym 95424 $abc$38894$n5870
.sym 95425 $abc$38894$n5873
.sym 95428 basesoc_uart_rx_fifo_wrport_we
.sym 95431 $abc$38894$n2296
.sym 95432 $abc$38894$n5871
.sym 95433 $abc$38894$n5874
.sym 95435 basesoc_uart_rx_fifo_level0[4]
.sym 95436 basesoc_uart_rx_fifo_level0[3]
.sym 95439 $abc$38894$n5868
.sym 95440 basesoc_uart_rx_fifo_level0[1]
.sym 95442 basesoc_uart_rx_fifo_level0[2]
.sym 95445 $nextpnr_ICESTORM_LC_8$O
.sym 95448 basesoc_uart_rx_fifo_level0[0]
.sym 95451 $auto$alumacc.cc:474:replace_alu$3871.C[2]
.sym 95453 basesoc_uart_rx_fifo_level0[1]
.sym 95457 $auto$alumacc.cc:474:replace_alu$3871.C[3]
.sym 95460 basesoc_uart_rx_fifo_level0[2]
.sym 95461 $auto$alumacc.cc:474:replace_alu$3871.C[2]
.sym 95463 $auto$alumacc.cc:474:replace_alu$3871.C[4]
.sym 95466 basesoc_uart_rx_fifo_level0[3]
.sym 95467 $auto$alumacc.cc:474:replace_alu$3871.C[3]
.sym 95470 basesoc_uart_rx_fifo_level0[4]
.sym 95473 $auto$alumacc.cc:474:replace_alu$3871.C[4]
.sym 95476 $abc$38894$n5867
.sym 95477 basesoc_uart_rx_fifo_wrport_we
.sym 95478 $abc$38894$n5868
.sym 95482 $abc$38894$n5874
.sym 95483 $abc$38894$n5873
.sym 95484 basesoc_uart_rx_fifo_wrport_we
.sym 95488 $abc$38894$n5871
.sym 95489 basesoc_uart_rx_fifo_wrport_we
.sym 95491 $abc$38894$n5870
.sym 95492 $abc$38894$n2296
.sym 95493 clk12_$glb_clk
.sym 95494 sys_rst_$glb_sr
.sym 95522 $abc$38894$n2325
.sym 95532 basesoc_uart_rx_fifo_wrport_we
.sym 95535 $abc$38894$n3578
.sym 95539 $abc$38894$n3538
.sym 95542 $abc$38894$n3564
.sym 95543 basesoc_dat_w[2]
.sym 95546 basesoc_ctrl_storage[0]
.sym 95554 $PACKER_VCC_NET
.sym 95558 basesoc_uart_rx_fifo_level0[4]
.sym 95559 basesoc_uart_rx_fifo_level0[3]
.sym 95562 $PACKER_VCC_NET
.sym 95565 basesoc_uart_rx_fifo_level0[2]
.sym 95566 basesoc_uart_rx_fifo_level0[1]
.sym 95570 $abc$38894$n2167
.sym 95571 basesoc_dat_w[7]
.sym 95572 basesoc_uart_rx_fifo_level0[0]
.sym 95579 basesoc_dat_w[1]
.sym 95584 $nextpnr_ICESTORM_LC_5$O
.sym 95587 basesoc_uart_rx_fifo_level0[0]
.sym 95590 $auto$alumacc.cc:474:replace_alu$3862.C[2]
.sym 95592 $PACKER_VCC_NET
.sym 95593 basesoc_uart_rx_fifo_level0[1]
.sym 95596 $auto$alumacc.cc:474:replace_alu$3862.C[3]
.sym 95598 $PACKER_VCC_NET
.sym 95599 basesoc_uart_rx_fifo_level0[2]
.sym 95600 $auto$alumacc.cc:474:replace_alu$3862.C[2]
.sym 95602 $auto$alumacc.cc:474:replace_alu$3862.C[4]
.sym 95604 $PACKER_VCC_NET
.sym 95605 basesoc_uart_rx_fifo_level0[3]
.sym 95606 $auto$alumacc.cc:474:replace_alu$3862.C[3]
.sym 95609 basesoc_uart_rx_fifo_level0[4]
.sym 95611 $PACKER_VCC_NET
.sym 95612 $auto$alumacc.cc:474:replace_alu$3862.C[4]
.sym 95616 basesoc_dat_w[1]
.sym 95622 basesoc_dat_w[7]
.sym 95627 basesoc_uart_rx_fifo_level0[1]
.sym 95628 basesoc_uart_rx_fifo_level0[0]
.sym 95629 basesoc_uart_rx_fifo_level0[3]
.sym 95630 basesoc_uart_rx_fifo_level0[2]
.sym 95631 $abc$38894$n2167
.sym 95632 clk12_$glb_clk
.sym 95633 sys_rst_$glb_sr
.sym 95660 sys_rst
.sym 95661 basesoc_dat_w[3]
.sym 95670 basesoc_uart_rx_fifo_level0[1]
.sym 95677 basesoc_uart_rx_fifo_level0[4]
.sym 95678 basesoc_timer0_en_storage
.sym 95680 basesoc_dat_w[2]
.sym 95681 basesoc_timer0_reload_storage[21]
.sym 95683 basesoc_dat_w[3]
.sym 95685 $abc$38894$n3553
.sym 95696 $abc$38894$n3578
.sym 95702 $abc$38894$n3563
.sym 95713 sys_rst
.sym 95717 basesoc_timer0_value[20]
.sym 95718 $abc$38894$n2331
.sym 95727 basesoc_timer0_value[20]
.sym 95736 sys_rst
.sym 95737 $abc$38894$n3578
.sym 95738 $abc$38894$n3563
.sym 95770 $abc$38894$n2331
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 95803 $abc$38894$n2296
.sym 95813 basesoc_ctrl_storage[2]
.sym 95816 basesoc_dat_w[7]
.sym 95817 basesoc_dat_w[3]
.sym 95820 basesoc_dat_w[4]
.sym 95823 basesoc_dat_w[3]
.sym 95824 basesoc_uart_rx_fifo_level0[1]
.sym 95831 basesoc_dat_w[6]
.sym 95832 $abc$38894$n2325
.sym 95837 basesoc_dat_w[2]
.sym 95842 basesoc_ctrl_reset_reset_r
.sym 95859 basesoc_dat_w[5]
.sym 95870 basesoc_dat_w[5]
.sym 95895 basesoc_dat_w[6]
.sym 95900 basesoc_ctrl_reset_reset_r
.sym 95905 basesoc_dat_w[2]
.sym 95909 $abc$38894$n2325
.sym 95910 clk12_$glb_clk
.sym 95911 sys_rst_$glb_sr
.sym 95938 basesoc_uart_rx_old_trigger
.sym 95958 basesoc_timer0_load_storage[20]
.sym 95959 basesoc_timer0_en_storage
.sym 95961 basesoc_uart_phy_storage[15]
.sym 95969 basesoc_timer0_eventmanager_status_w
.sym 95971 $abc$38894$n2317
.sym 95972 basesoc_ctrl_reset_reset_r
.sym 95977 basesoc_timer0_load_storage[18]
.sym 95980 basesoc_dat_w[5]
.sym 95981 basesoc_dat_w[2]
.sym 95982 basesoc_timer0_reload_storage[22]
.sym 95984 basesoc_timer0_reload_storage[18]
.sym 95986 $abc$38894$n5769
.sym 95989 $abc$38894$n3569
.sym 95992 $abc$38894$n5757
.sym 95993 basesoc_dat_w[3]
.sym 95994 basesoc_dat_w[1]
.sym 95997 $abc$38894$n3578
.sym 96005 basesoc_dat_w[2]
.sym 96009 basesoc_timer0_eventmanager_status_w
.sym 96010 $abc$38894$n5757
.sym 96011 basesoc_timer0_reload_storage[18]
.sym 96014 $abc$38894$n3569
.sym 96015 $abc$38894$n3578
.sym 96016 basesoc_timer0_reload_storage[18]
.sym 96017 basesoc_timer0_load_storage[18]
.sym 96020 basesoc_ctrl_reset_reset_r
.sym 96029 basesoc_dat_w[3]
.sym 96035 basesoc_dat_w[1]
.sym 96038 basesoc_timer0_eventmanager_status_w
.sym 96039 $abc$38894$n5769
.sym 96040 basesoc_timer0_reload_storage[22]
.sym 96045 basesoc_dat_w[5]
.sym 96048 $abc$38894$n2317
.sym 96049 clk12_$glb_clk
.sym 96050 sys_rst_$glb_sr
.sym 96084 basesoc_dat_w[5]
.sym 96087 basesoc_timer0_load_storage[16]
.sym 96089 basesoc_timer0_eventmanager_status_w
.sym 96091 VexRiscv._zz_194_[2]
.sym 96092 basesoc_dat_w[2]
.sym 96094 basesoc_uart_phy_storage[0]
.sym 96095 $abc$38894$n3538
.sym 96097 basesoc_ctrl_storage[0]
.sym 96099 $abc$38894$n3578
.sym 96100 $abc$38894$n5168_1
.sym 96110 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 96111 $abc$38894$n3563
.sym 96117 $abc$38894$n3569
.sym 96121 sys_rst
.sym 96126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 96129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 96153 sys_rst
.sym 96154 $abc$38894$n3563
.sym 96155 $abc$38894$n3569
.sym 96159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 96172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 96187 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 96188 clk12_$glb_clk
.sym 96220 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 96224 basesoc_timer0_load_storage[24]
.sym 96230 $abc$38894$n3553
.sym 96231 $abc$38894$n2317
.sym 96235 basesoc_dat_w[3]
.sym 96236 basesoc_dat_w[2]
.sym 96237 basesoc_vexriscv_ibus_adr[17]
.sym 96239 VexRiscv._zz_194_[16]
.sym 96241 basesoc_uart_rx_fifo_level0[4]
.sym 96267 basesoc_timer0_load_storage[22]
.sym 96268 basesoc_timer0_en_storage
.sym 96276 $abc$38894$n5168_1
.sym 96286 basesoc_timer0_en_storage
.sym 96287 $abc$38894$n5168_1
.sym 96289 basesoc_timer0_load_storage[22]
.sym 96327 clk12_$glb_clk
.sym 96328 sys_rst_$glb_sr
.sym 96369 basesoc_ctrl_storage[2]
.sym 96370 VexRiscv._zz_319_
.sym 96372 basesoc_dat_w[4]
.sym 96373 basesoc_dat_w[7]
.sym 96374 VexRiscv._zz_194_[15]
.sym 96375 basesoc_uart_rx_fifo_level0[1]
.sym 96377 $abc$38894$n2297
.sym 96379 basesoc_dat_w[3]
.sym 96386 basesoc_uart_rx_fifo_level0[0]
.sym 96388 $abc$38894$n2297
.sym 96397 basesoc_uart_rx_fifo_wrport_we
.sym 96400 basesoc_uart_rx_fifo_do_read
.sym 96401 basesoc_uart_rx_fifo_level0[1]
.sym 96407 sys_rst
.sym 96419 basesoc_uart_rx_fifo_level0[0]
.sym 96420 sys_rst
.sym 96421 basesoc_uart_rx_fifo_wrport_we
.sym 96422 basesoc_uart_rx_fifo_do_read
.sym 96464 basesoc_uart_rx_fifo_level0[1]
.sym 96465 $abc$38894$n2297
.sym 96466 clk12_$glb_clk
.sym 96467 sys_rst_$glb_sr
.sym 96509 basesoc_timer0_value_status[14]
.sym 96510 VexRiscv._zz_194_[6]
.sym 96513 basesoc_timer0_load_storage[20]
.sym 96527 VexRiscv._zz_194_[8]
.sym 96528 $abc$38894$n4592_1
.sym 96529 $abc$38894$n4595
.sym 96530 VexRiscv._zz_194_[6]
.sym 96532 $abc$38894$n4618_1
.sym 96533 VexRiscv._zz_194_[15]
.sym 96535 $abc$38894$n4594_1
.sym 96536 VexRiscv._zz_195_[32]
.sym 96537 VexRiscv._zz_311_
.sym 96540 $abc$38894$n4619
.sym 96541 VexRiscv._zz_194_[16]
.sym 96545 VexRiscv._zz_195_[6]
.sym 96546 VexRiscv._zz_319_
.sym 96547 $abc$38894$n4591
.sym 96552 VexRiscv._zz_194_[7]
.sym 96558 $abc$38894$n4619
.sym 96559 VexRiscv._zz_319_
.sym 96561 $abc$38894$n4618_1
.sym 96570 VexRiscv._zz_194_[8]
.sym 96572 VexRiscv._zz_194_[7]
.sym 96573 VexRiscv._zz_311_
.sym 96576 VexRiscv._zz_319_
.sym 96578 $abc$38894$n4594_1
.sym 96579 $abc$38894$n4595
.sym 96582 VexRiscv._zz_195_[32]
.sym 96583 VexRiscv._zz_194_[6]
.sym 96584 VexRiscv._zz_195_[6]
.sym 96588 VexRiscv._zz_319_
.sym 96590 $abc$38894$n4592_1
.sym 96591 $abc$38894$n4591
.sym 96594 VexRiscv._zz_194_[7]
.sym 96595 VexRiscv._zz_194_[6]
.sym 96597 VexRiscv._zz_311_
.sym 96600 VexRiscv._zz_194_[15]
.sym 96602 VexRiscv._zz_311_
.sym 96603 VexRiscv._zz_194_[16]
.sym 96605 clk12_$glb_clk
.sym 96606 $abc$38894$n149_$glb_sr
.sym 96635 VexRiscv._zz_194_[15]
.sym 96638 spiflash_bus_dat_r[31]
.sym 96647 VexRiscv._zz_194_[2]
.sym 96653 basesoc_ctrl_storage[0]
.sym 96655 VexRiscv._zz_194_[4]
.sym 96656 basesoc_dat_w[2]
.sym 96657 VexRiscv._zz_194_[3]
.sym 96658 $abc$38894$n4315_1
.sym 96666 $abc$38894$n2331
.sym 96684 VexRiscv._zz_195_[14]
.sym 96685 VexRiscv._zz_195_[32]
.sym 96692 basesoc_timer0_value[14]
.sym 96694 VexRiscv._zz_194_[14]
.sym 96736 basesoc_timer0_value[14]
.sym 96739 VexRiscv._zz_194_[14]
.sym 96740 VexRiscv._zz_195_[14]
.sym 96741 VexRiscv._zz_195_[32]
.sym 96743 $abc$38894$n2331
.sym 96744 clk12_$glb_clk
.sym 96745 sys_rst_$glb_sr
.sym 96786 $abc$38894$n3553
.sym 96788 $abc$38894$n2317
.sym 96789 VexRiscv._zz_195_[2]
.sym 96791 basesoc_dat_w[3]
.sym 96793 basesoc_uart_rx_fifo_level0[4]
.sym 96794 $abc$38894$n3553
.sym 96795 VexRiscv._zz_194_[1]
.sym 96797 basesoc_dat_w[2]
.sym 96803 VexRiscv._zz_311_
.sym 96805 VexRiscv._zz_195_[2]
.sym 96807 VexRiscv._zz_311_
.sym 96808 VexRiscv._zz_194_[3]
.sym 96812 VexRiscv._zz_194_[11]
.sym 96813 VexRiscv._zz_194_[1]
.sym 96819 basesoc_uart_rx_fifo_readable
.sym 96820 VexRiscv._zz_194_[13]
.sym 96821 VexRiscv._zz_195_[13]
.sym 96823 VexRiscv._zz_194_[2]
.sym 96827 VexRiscv._zz_195_[32]
.sym 96828 VexRiscv._zz_195_[11]
.sym 96831 VexRiscv._zz_194_[4]
.sym 96843 VexRiscv._zz_311_
.sym 96844 VexRiscv._zz_194_[1]
.sym 96845 VexRiscv._zz_194_[2]
.sym 96848 VexRiscv._zz_194_[2]
.sym 96849 VexRiscv._zz_195_[32]
.sym 96850 VexRiscv._zz_195_[2]
.sym 96854 VexRiscv._zz_194_[4]
.sym 96856 VexRiscv._zz_194_[3]
.sym 96857 VexRiscv._zz_311_
.sym 96867 basesoc_uart_rx_fifo_readable
.sym 96872 VexRiscv._zz_195_[11]
.sym 96874 VexRiscv._zz_194_[11]
.sym 96875 VexRiscv._zz_195_[32]
.sym 96878 VexRiscv._zz_195_[32]
.sym 96879 VexRiscv._zz_195_[13]
.sym 96880 VexRiscv._zz_194_[13]
.sym 96883 clk12_$glb_clk
.sym 96884 sys_rst_$glb_sr
.sym 96925 basesoc_ctrl_storage[2]
.sym 96926 VexRiscv._zz_319_
.sym 96929 basesoc_dat_w[4]
.sym 96930 VexRiscv._zz_195_[11]
.sym 96932 basesoc_uart_phy_source_payload_data[0]
.sym 96934 basesoc_dat_w[7]
.sym 96936 basesoc_uart_phy_source_payload_data[6]
.sym 96942 VexRiscv._zz_319_
.sym 96943 $abc$38894$n4576_1
.sym 96945 $abc$38894$n4582_1
.sym 96946 VexRiscv._zz_311_
.sym 96948 $abc$38894$n4610_1
.sym 96949 $abc$38894$n4606_1
.sym 96950 $abc$38894$n4609
.sym 96952 $abc$38894$n4583
.sym 96953 VexRiscv._zz_194_[15]
.sym 96954 $abc$38894$n4615
.sym 96956 VexRiscv._zz_194_[12]
.sym 96957 $abc$38894$n4616_1
.sym 96959 VexRiscv._zz_194_[11]
.sym 96960 VexRiscv._zz_194_[13]
.sym 96961 VexRiscv._zz_194_[14]
.sym 96970 $abc$38894$n4607
.sym 96973 $abc$38894$n4577
.sym 96975 VexRiscv._zz_311_
.sym 96976 VexRiscv._zz_194_[12]
.sym 96977 VexRiscv._zz_194_[13]
.sym 96981 $abc$38894$n4607
.sym 96982 VexRiscv._zz_319_
.sym 96983 $abc$38894$n4606_1
.sym 96987 VexRiscv._zz_319_
.sym 96988 $abc$38894$n4576_1
.sym 96989 $abc$38894$n4577
.sym 96994 VexRiscv._zz_319_
.sym 96995 $abc$38894$n4615
.sym 96996 $abc$38894$n4616_1
.sym 96999 VexRiscv._zz_194_[15]
.sym 97000 VexRiscv._zz_194_[14]
.sym 97001 VexRiscv._zz_311_
.sym 97005 $abc$38894$n4582_1
.sym 97006 VexRiscv._zz_319_
.sym 97007 $abc$38894$n4583
.sym 97011 VexRiscv._zz_319_
.sym 97012 $abc$38894$n4609
.sym 97013 $abc$38894$n4610_1
.sym 97017 VexRiscv._zz_194_[11]
.sym 97018 VexRiscv._zz_311_
.sym 97019 VexRiscv._zz_194_[12]
.sym 97022 clk12_$glb_clk
.sym 97023 $abc$38894$n149_$glb_sr
.sym 97056 VexRiscv._zz_194_[11]
.sym 97072 basesoc_uart_rx_fifo_do_read
.sym 97073 basesoc_timer0_load_storage[20]
.sym 97087 $abc$38894$n5623
.sym 97090 $abc$38894$n3553
.sym 97095 basesoc_uart_rx_fifo_level0[4]
.sym 97098 $abc$38894$n3553
.sym 97099 $abc$38894$n2219
.sym 97100 basesoc_uart_phy_rx_reg[0]
.sym 97101 basesoc_uart_phy_rx_reg[6]
.sym 97103 basesoc_uart_phy_source_valid
.sym 97104 $abc$38894$n3541
.sym 97107 sys_rst
.sym 97112 basesoc_uart_rx_fifo_readable
.sym 97114 basesoc_uart_rx_fifo_readable
.sym 97115 basesoc_uart_rx_fifo_level0[4]
.sym 97116 $abc$38894$n3553
.sym 97117 $abc$38894$n3541
.sym 97122 basesoc_uart_phy_rx_reg[0]
.sym 97126 $abc$38894$n5623
.sym 97127 sys_rst
.sym 97133 basesoc_uart_phy_rx_reg[6]
.sym 97144 basesoc_uart_rx_fifo_level0[4]
.sym 97145 basesoc_uart_phy_source_valid
.sym 97146 $abc$38894$n3553
.sym 97160 $abc$38894$n2219
.sym 97161 clk12_$glb_clk
.sym 97162 sys_rst_$glb_sr
.sym 97193 basesoc_uart_rx_fifo_wrport_we
.sym 97197 $abc$38894$n2219
.sym 97208 basesoc_dat_w[2]
.sym 97209 basesoc_ctrl_storage[0]
.sym 97212 basesoc_dat_w[2]
.sym 97233 basesoc_dat_w[4]
.sym 97236 basesoc_dat_w[7]
.sym 97239 basesoc_dat_w[6]
.sym 97247 $abc$38894$n2317
.sym 97267 basesoc_dat_w[4]
.sym 97279 basesoc_dat_w[7]
.sym 97283 basesoc_dat_w[6]
.sym 97299 $abc$38894$n2317
.sym 97300 clk12_$glb_clk
.sym 97301 sys_rst_$glb_sr
.sym 97349 $abc$38894$n2317
.sym 97353 basesoc_dat_w[2]
.sym 97389 $abc$38894$n5623
.sym 97412 $abc$38894$n5623
.sym 97439 clk12_$glb_clk
.sym 97440 sys_rst_$glb_sr
.sym 97485 basesoc_ctrl_storage[2]
.sym 97500 $abc$38894$n2136
.sym 97510 basesoc_ctrl_reset_reset_r
.sym 97514 basesoc_dat_w[2]
.sym 97549 basesoc_ctrl_reset_reset_r
.sym 97567 basesoc_dat_w[2]
.sym 97577 $abc$38894$n2136
.sym 97578 clk12_$glb_clk
.sym 97579 sys_rst_$glb_sr
.sym 97621 basesoc_uart_rx_fifo_do_read
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain00[15]
.sym 98498 spram_datain10[5]
.sym 98500 spram_datain00[10]
.sym 98501 spram_datain00[11]
.sym 98502 spram_datain10[7]
.sym 98503 spram_datain10[4]
.sym 98504 spram_datain00[4]
.sym 98506 spram_datain00[1]
.sym 98507 spram_datain00[2]
.sym 98509 spram_datain10[1]
.sym 98510 spram_datain10[0]
.sym 98511 spram_datain00[6]
.sym 98512 spram_datain10[6]
.sym 98513 spram_datain00[7]
.sym 98514 spram_datain10[3]
.sym 98516 spram_datain00[0]
.sym 98518 spram_datain00[14]
.sym 98519 spram_datain00[13]
.sym 98522 spram_datain10[2]
.sym 98523 spram_datain00[8]
.sym 98524 spram_datain00[9]
.sym 98525 spram_datain00[12]
.sym 98526 spram_datain00[5]
.sym 98528 spram_datain00[3]
.sym 98529 spram_datain10[0]
.sym 98530 spram_datain00[8]
.sym 98531 spram_datain00[0]
.sym 98532 spram_datain10[1]
.sym 98533 spram_datain00[9]
.sym 98534 spram_datain00[1]
.sym 98535 spram_datain10[2]
.sym 98536 spram_datain00[10]
.sym 98537 spram_datain00[2]
.sym 98538 spram_datain10[3]
.sym 98539 spram_datain00[11]
.sym 98540 spram_datain00[3]
.sym 98541 spram_datain10[4]
.sym 98542 spram_datain00[12]
.sym 98543 spram_datain00[4]
.sym 98544 spram_datain10[5]
.sym 98545 spram_datain00[13]
.sym 98546 spram_datain00[5]
.sym 98547 spram_datain10[6]
.sym 98548 spram_datain00[14]
.sym 98549 spram_datain00[6]
.sym 98550 spram_datain10[7]
.sym 98551 spram_datain00[15]
.sym 98552 spram_datain00[7]
.sym 98600 spram_dataout00[0]
.sym 98601 spram_dataout00[1]
.sym 98602 spram_dataout00[2]
.sym 98603 spram_dataout00[3]
.sym 98604 spram_dataout00[4]
.sym 98605 spram_dataout00[5]
.sym 98606 spram_dataout00[6]
.sym 98607 spram_dataout00[7]
.sym 98619 $PACKER_GND_NET
.sym 98638 spram_datain00[2]
.sym 98642 spram_datain00[11]
.sym 98643 spram_datain10[0]
.sym 98644 spram_datain00[6]
.sym 98646 spram_dataout00[4]
.sym 98647 spram_datain10[5]
.sym 98696 clk12_$glb_clk
.sym 98702 array_muxed0[4]
.sym 98704 spram_datain10[12]
.sym 98705 array_muxed0[7]
.sym 98706 spram_datain10[8]
.sym 98707 array_muxed0[12]
.sym 98710 array_muxed0[5]
.sym 98711 array_muxed0[13]
.sym 98714 spram_datain10[13]
.sym 98715 spram_datain10[10]
.sym 98716 array_muxed0[10]
.sym 98717 spram_datain10[11]
.sym 98718 array_muxed0[11]
.sym 98719 spram_datain10[15]
.sym 98720 array_muxed0[9]
.sym 98721 array_muxed0[0]
.sym 98722 array_muxed0[6]
.sym 98724 array_muxed0[2]
.sym 98726 array_muxed0[1]
.sym 98727 array_muxed0[0]
.sym 98728 spram_datain10[9]
.sym 98729 array_muxed0[1]
.sym 98730 array_muxed0[8]
.sym 98731 spram_datain10[14]
.sym 98732 array_muxed0[3]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain10[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain10[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain10[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain10[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain10[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain10[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain10[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain10[15]
.sym 98796 spram_dataout00[8]
.sym 98797 spram_dataout00[9]
.sym 98798 spram_dataout00[10]
.sym 98799 spram_dataout00[11]
.sym 98800 spram_dataout00[12]
.sym 98801 spram_dataout00[13]
.sym 98802 spram_dataout00[14]
.sym 98803 spram_dataout00[15]
.sym 98809 array_muxed0[5]
.sym 98873 spram_wren0
.sym 98874 spram_maskwren10[0]
.sym 98875 array_muxed0[13]
.sym 98877 array_muxed0[11]
.sym 98882 array_muxed0[7]
.sym 98883 array_muxed0[10]
.sym 98884 array_muxed0[3]
.sym 98885 spram_wren0
.sym 98887 array_muxed0[2]
.sym 98890 spram_maskwren00[2]
.sym 98891 $PACKER_VCC_NET
.sym 98892 array_muxed0[12]
.sym 98893 spram_maskwren10[2]
.sym 98894 array_muxed0[8]
.sym 98895 array_muxed0[9]
.sym 98896 $PACKER_VCC_NET
.sym 98897 array_muxed0[6]
.sym 98898 spram_maskwren00[2]
.sym 98899 spram_maskwren00[0]
.sym 98900 spram_maskwren00[0]
.sym 98901 spram_maskwren10[2]
.sym 98902 spram_maskwren10[0]
.sym 98903 array_muxed0[4]
.sym 98904 array_muxed0[5]
.sym 98905 spram_maskwren00[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren00[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren00[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren00[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren10[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren10[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren10[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren10[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout10[0]
.sym 98969 spram_dataout10[1]
.sym 98970 spram_dataout10[2]
.sym 98971 spram_dataout10[3]
.sym 98972 spram_dataout10[4]
.sym 98973 spram_dataout10[5]
.sym 98974 spram_dataout10[6]
.sym 98975 spram_dataout10[7]
.sym 98991 array_muxed0[7]
.sym 99063 $PACKER_GND_NET
.sym 99064 $PACKER_VCC_NET
.sym 99071 $PACKER_GND_NET
.sym 99072 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout10[8]
.sym 99141 spram_dataout10[9]
.sym 99142 spram_dataout10[10]
.sym 99143 spram_dataout10[11]
.sym 99144 spram_dataout10[12]
.sym 99145 spram_dataout10[13]
.sym 99146 spram_dataout10[14]
.sym 99147 spram_dataout10[15]
.sym 99930 $PACKER_GND_NET
.sym 103399 spram_dataout11[7]
.sym 103400 spram_dataout01[7]
.sym 103401 $abc$38894$n4896
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout11[2]
.sym 103404 spram_dataout01[2]
.sym 103405 $abc$38894$n4896
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout11[0]
.sym 103408 spram_dataout01[0]
.sym 103409 $abc$38894$n4896
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout11[10]
.sym 103412 spram_dataout01[10]
.sym 103413 $abc$38894$n4896
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout11[8]
.sym 103416 spram_dataout01[8]
.sym 103417 $abc$38894$n4896
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout11[5]
.sym 103420 spram_dataout01[5]
.sym 103421 $abc$38894$n4896
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout11[4]
.sym 103424 spram_dataout01[4]
.sym 103425 $abc$38894$n4896
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout11[3]
.sym 103428 spram_dataout01[3]
.sym 103429 $abc$38894$n4896
.sym 103430 slave_sel_r[2]
.sym 103431 spram_dataout11[6]
.sym 103432 spram_dataout01[6]
.sym 103433 $abc$38894$n4896
.sym 103434 slave_sel_r[2]
.sym 103435 $abc$38894$n4896
.sym 103436 array_muxed1[16]
.sym 103439 $abc$38894$n4896
.sym 103440 array_muxed1[25]
.sym 103443 spram_dataout11[1]
.sym 103444 spram_dataout01[1]
.sym 103445 $abc$38894$n4896
.sym 103446 slave_sel_r[2]
.sym 103447 spram_dataout11[13]
.sym 103448 spram_dataout01[13]
.sym 103449 $abc$38894$n4896
.sym 103450 slave_sel_r[2]
.sym 103451 $abc$38894$n4896
.sym 103452 array_muxed1[16]
.sym 103455 spram_dataout11[9]
.sym 103456 spram_dataout01[9]
.sym 103457 $abc$38894$n4896
.sym 103458 slave_sel_r[2]
.sym 103459 $abc$38894$n4896
.sym 103460 array_muxed1[25]
.sym 103463 $abc$38894$n4896
.sym 103464 array_muxed1[22]
.sym 103467 $abc$38894$n4896
.sym 103468 array_muxed1[23]
.sym 103471 $abc$38894$n4896
.sym 103472 array_muxed1[29]
.sym 103475 $abc$38894$n4896
.sym 103476 array_muxed1[17]
.sym 103479 $abc$38894$n4896
.sym 103480 array_muxed1[17]
.sym 103483 $abc$38894$n4896
.sym 103484 array_muxed1[22]
.sym 103487 $abc$38894$n4896
.sym 103488 array_muxed1[29]
.sym 103491 $abc$38894$n4896
.sym 103492 array_muxed1[23]
.sym 103571 spiflash_bus_dat_r[26]
.sym 103572 slave_sel_r[1]
.sym 103573 $abc$38894$n6191
.sym 103591 $PACKER_GND_NET
.sym 103603 rst1
.sym 103623 spiflash_bus_dat_r[18]
.sym 103624 slave_sel_r[1]
.sym 103625 $abc$38894$n6175_1
.sym 103655 por_rst
.sym 103656 $abc$38894$n6123
.sym 103671 sys_rst
.sym 103672 por_rst
.sym 103675 por_rst
.sym 103676 $abc$38894$n6124
.sym 103683 por_rst
.sym 103684 $abc$38894$n6120
.sym 103687 $abc$38894$n136
.sym 103691 $abc$38894$n136
.sym 103692 $abc$38894$n138
.sym 103693 $abc$38894$n140
.sym 103694 $abc$38894$n142
.sym 103695 $abc$38894$n138
.sym 103699 $abc$38894$n128
.sym 103700 $abc$38894$n130
.sym 103701 $abc$38894$n132
.sym 103702 $abc$38894$n134
.sym 103704 $PACKER_VCC_NET
.sym 103705 basesoc_uart_tx_fifo_consume[0]
.sym 103707 $abc$38894$n3349_1
.sym 103708 $abc$38894$n3350_1
.sym 103709 $abc$38894$n3351
.sym 103711 $abc$38894$n130
.sym 103715 $abc$38894$n128
.sym 103719 $abc$38894$n134
.sym 103723 por_rst
.sym 103724 $abc$38894$n6127
.sym 103727 por_rst
.sym 103728 $abc$38894$n6126
.sym 103731 por_rst
.sym 103732 $abc$38894$n6122
.sym 103735 $abc$38894$n122
.sym 103739 por_rst
.sym 103740 $abc$38894$n6119
.sym 103743 $abc$38894$n120
.sym 103744 $abc$38894$n122
.sym 103745 $abc$38894$n124
.sym 103746 $abc$38894$n126
.sym 103747 por_rst
.sym 103748 $abc$38894$n6121
.sym 103752 crg_reset_delay[0]
.sym 103756 crg_reset_delay[1]
.sym 103757 $PACKER_VCC_NET
.sym 103760 crg_reset_delay[2]
.sym 103761 $PACKER_VCC_NET
.sym 103762 $auto$alumacc.cc:474:replace_alu$3856.C[2]
.sym 103764 crg_reset_delay[3]
.sym 103765 $PACKER_VCC_NET
.sym 103766 $auto$alumacc.cc:474:replace_alu$3856.C[3]
.sym 103768 crg_reset_delay[4]
.sym 103769 $PACKER_VCC_NET
.sym 103770 $auto$alumacc.cc:474:replace_alu$3856.C[4]
.sym 103772 crg_reset_delay[5]
.sym 103773 $PACKER_VCC_NET
.sym 103774 $auto$alumacc.cc:474:replace_alu$3856.C[5]
.sym 103776 crg_reset_delay[6]
.sym 103777 $PACKER_VCC_NET
.sym 103778 $auto$alumacc.cc:474:replace_alu$3856.C[6]
.sym 103780 crg_reset_delay[7]
.sym 103781 $PACKER_VCC_NET
.sym 103782 $auto$alumacc.cc:474:replace_alu$3856.C[7]
.sym 103784 crg_reset_delay[8]
.sym 103785 $PACKER_VCC_NET
.sym 103786 $auto$alumacc.cc:474:replace_alu$3856.C[8]
.sym 103788 crg_reset_delay[9]
.sym 103789 $PACKER_VCC_NET
.sym 103790 $auto$alumacc.cc:474:replace_alu$3856.C[9]
.sym 103792 crg_reset_delay[10]
.sym 103793 $PACKER_VCC_NET
.sym 103794 $auto$alumacc.cc:474:replace_alu$3856.C[10]
.sym 103796 crg_reset_delay[11]
.sym 103797 $PACKER_VCC_NET
.sym 103798 $auto$alumacc.cc:474:replace_alu$3856.C[11]
.sym 103799 $abc$38894$n142
.sym 103803 $abc$38894$n120
.sym 103804 sys_rst
.sym 103805 por_rst
.sym 103807 $abc$38894$n140
.sym 103811 $abc$38894$n126
.sym 103812 por_rst
.sym 103819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 103823 $abc$38894$n132
.sym 103827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 103831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 103839 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 103847 spiflash_bus_dat_r[23]
.sym 103848 slave_sel_r[1]
.sym 103849 $abc$38894$n6185
.sym 103871 spiflash_bus_dat_r[24]
.sym 103872 slave_sel_r[1]
.sym 103873 $abc$38894$n6187
.sym 103883 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 103887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 103903 $abc$38894$n120
.sym 103915 por_rst
.sym 103916 $abc$38894$n6118
.sym 103919 por_rst
.sym 103920 $abc$38894$n6125
.sym 103923 por_rst
.sym 103924 $abc$38894$n6128
.sym 103932 crg_reset_delay[0]
.sym 103934 $PACKER_VCC_NET
.sym 103943 $abc$38894$n6146_1
.sym 103944 $abc$38894$n6147_1
.sym 103947 spiflash_bus_dat_r[25]
.sym 103948 slave_sel_r[1]
.sym 103949 $abc$38894$n6189
.sym 103971 spiflash_bus_dat_r[29]
.sym 103972 slave_sel_r[1]
.sym 103973 $abc$38894$n6197_1
.sym 103995 $abc$38894$n13
.sym 104019 sys_rst
.sym 104020 basesoc_ctrl_reset_reset_r
.sym 104023 $abc$38894$n9
.sym 104031 $abc$38894$n3
.sym 104047 spiflash_bus_dat_r[22]
.sym 104048 array_muxed0[13]
.sym 104049 $abc$38894$n3624_1
.sym 104055 $abc$38894$n3613_1
.sym 104056 spiflash_bus_dat_r[23]
.sym 104057 $abc$38894$n4896
.sym 104058 $abc$38894$n3624_1
.sym 104063 $abc$38894$n3613_1
.sym 104064 spiflash_bus_dat_r[24]
.sym 104065 $abc$38894$n3773_1
.sym 104066 $abc$38894$n3624_1
.sym 104067 $abc$38894$n3613_1
.sym 104068 spiflash_bus_dat_r[25]
.sym 104069 $abc$38894$n3774
.sym 104070 $abc$38894$n3624_1
.sym 104079 $abc$38894$n3435_1
.sym 104080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 104081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 104083 VexRiscv._zz_10_[1]
.sym 104103 $abc$38894$n9
.sym 104107 $abc$38894$n3
.sym 104243 $abc$38894$n3435_1
.sym 104244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 104245 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 104359 spram_dataout11[14]
.sym 104360 spram_dataout01[14]
.sym 104361 $abc$38894$n4896
.sym 104362 slave_sel_r[2]
.sym 104363 spram_dataout11[15]
.sym 104364 spram_dataout01[15]
.sym 104365 $abc$38894$n4896
.sym 104366 slave_sel_r[2]
.sym 104367 spram_dataout11[12]
.sym 104368 spram_dataout01[12]
.sym 104369 $abc$38894$n4896
.sym 104370 slave_sel_r[2]
.sym 104371 $abc$38894$n5328
.sym 104372 $abc$38894$n4896
.sym 104375 $abc$38894$n5328
.sym 104376 $abc$38894$n4896
.sym 104379 $abc$38894$n4896
.sym 104380 array_muxed1[20]
.sym 104383 spram_dataout11[11]
.sym 104384 spram_dataout01[11]
.sym 104385 $abc$38894$n4896
.sym 104386 slave_sel_r[2]
.sym 104387 $abc$38894$n4896
.sym 104388 array_muxed1[20]
.sym 104391 $abc$38894$n4896
.sym 104392 array_muxed1[31]
.sym 104395 $abc$38894$n4896
.sym 104396 array_muxed1[21]
.sym 104399 $abc$38894$n4896
.sym 104400 array_muxed1[30]
.sym 104403 $abc$38894$n4896
.sym 104404 array_muxed1[31]
.sym 104407 $abc$38894$n4896
.sym 104408 array_muxed1[21]
.sym 104411 $abc$38894$n4896
.sym 104412 array_muxed1[30]
.sym 104415 $abc$38894$n4896
.sym 104416 array_muxed1[28]
.sym 104419 $abc$38894$n4896
.sym 104420 array_muxed1[28]
.sym 104459 spiflash_bus_dat_r[19]
.sym 104460 array_muxed0[10]
.sym 104461 $abc$38894$n3624_1
.sym 104483 spiflash_bus_dat_r[20]
.sym 104484 array_muxed0[11]
.sym 104485 $abc$38894$n3624_1
.sym 104491 spiflash_bus_dat_r[18]
.sym 104492 array_muxed0[9]
.sym 104493 $abc$38894$n3624_1
.sym 104511 spiflash_bus_dat_r[21]
.sym 104512 array_muxed0[12]
.sym 104513 $abc$38894$n3624_1
.sym 104520 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 104525 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 104529 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 104530 $auto$alumacc.cc:474:replace_alu$3937.C[2]
.sym 104531 VexRiscv._zz_203_
.sym 104532 $abc$38894$n3884
.sym 104548 $PACKER_VCC_NET
.sym 104549 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 104567 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 104568 VexRiscv._zz_203_
.sym 104569 $abc$38894$n3884
.sym 104579 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 104595 $abc$38894$n4365_1
.sym 104596 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 104597 $abc$38894$n4353_1
.sym 104615 $abc$38894$n4383
.sym 104616 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 104617 $abc$38894$n4353_1
.sym 104623 $abc$38894$n4411
.sym 104624 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 104625 $abc$38894$n4353_1
.sym 104631 $abc$38894$n4401
.sym 104632 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 104633 $abc$38894$n4353_1
.sym 104635 VexRiscv.CsrPlugin_mepc[24]
.sym 104636 VexRiscv.lastStagePc[24]
.sym 104637 $abc$38894$n2490
.sym 104639 $abc$38894$n4397_1
.sym 104640 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 104641 $abc$38894$n4353_1
.sym 104643 $abc$38894$n4361_1
.sym 104644 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 104645 $abc$38894$n4353_1
.sym 104647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 104648 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 104651 basesoc_vexriscv_dbus_adr[6]
.sym 104652 basesoc_vexriscv_ibus_adr[6]
.sym 104653 grant
.sym 104659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 104660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 104661 $abc$38894$n3454_1
.sym 104663 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 104667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 104668 $abc$38894$n3455_1
.sym 104669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 104670 $abc$38894$n3441_1
.sym 104671 VexRiscv.CsrPlugin_mepc[22]
.sym 104672 VexRiscv.lastStagePc[22]
.sym 104673 $abc$38894$n2490
.sym 104675 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 104679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 104680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 104687 VexRiscv._zz_200_[10]
.sym 104688 $abc$38894$n4202_1
.sym 104689 $abc$38894$n4239_1
.sym 104691 $abc$38894$n124
.sym 104695 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 104699 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 104707 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104711 $abc$38894$n126
.sym 104715 spiflash_bus_dat_r[30]
.sym 104716 slave_sel_r[1]
.sym 104717 $abc$38894$n6199_1
.sym 104719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 104720 $abc$38894$n3441_1
.sym 104721 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 104723 spiflash_bus_dat_r[17]
.sym 104724 slave_sel_r[1]
.sym 104725 $abc$38894$n6173_1
.sym 104731 spiflash_bus_dat_r[27]
.sym 104732 slave_sel_r[1]
.sym 104733 $abc$38894$n6193
.sym 104735 spiflash_bus_dat_r[28]
.sym 104736 slave_sel_r[1]
.sym 104737 $abc$38894$n6195_1
.sym 104739 spiflash_bus_dat_r[22]
.sym 104740 slave_sel_r[1]
.sym 104741 $abc$38894$n6183_1
.sym 104747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 104748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 104749 $abc$38894$n3443_1
.sym 104750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 104751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 104752 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 104753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 104754 $abc$38894$n3443_1
.sym 104759 basesoc_adr[2]
.sym 104767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 104768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 104775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 104779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 104783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 104787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 104791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 104795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 104807 $abc$38894$n3502
.sym 104808 $abc$38894$n3616_1
.sym 104809 $abc$38894$n3771
.sym 104811 basesoc_vexriscv_dbus_adr[8]
.sym 104812 basesoc_vexriscv_ibus_adr[8]
.sym 104813 grant
.sym 104815 basesoc_vexriscv_ibus_adr[27]
.sym 104816 basesoc_vexriscv_dbus_adr[27]
.sym 104817 grant
.sym 104818 $abc$38894$n3503
.sym 104819 $abc$38894$n3616_1
.sym 104820 $abc$38894$n3503
.sym 104821 $abc$38894$n3619_1
.sym 104822 $abc$38894$n3508
.sym 104823 basesoc_uart_tx_fifo_consume[1]
.sym 104827 $abc$38894$n3508
.sym 104828 $abc$38894$n3505
.sym 104829 $abc$38894$n3507
.sym 104830 $abc$38894$n3502
.sym 104831 basesoc_vexriscv_ibus_adr[23]
.sym 104832 basesoc_vexriscv_dbus_adr[23]
.sym 104833 grant
.sym 104835 basesoc_vexriscv_ibus_adr[27]
.sym 104836 basesoc_vexriscv_dbus_adr[27]
.sym 104837 grant
.sym 104838 $abc$38894$n3507
.sym 104839 $abc$38894$n3772
.sym 104840 $abc$38894$n3775_1
.sym 104841 $abc$38894$n3776
.sym 104842 $abc$38894$n3777_1
.sym 104843 basesoc_vexriscv_ibus_adr[18]
.sym 104844 basesoc_vexriscv_dbus_adr[18]
.sym 104845 grant
.sym 104847 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 104851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 104855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 104859 $abc$38894$n3505
.sym 104860 $abc$38894$n3617_1
.sym 104861 $abc$38894$n3618_1
.sym 104863 basesoc_vexriscv_ibus_adr[15]
.sym 104864 basesoc_vexriscv_dbus_adr[15]
.sym 104865 grant
.sym 104867 $abc$38894$n3507
.sym 104868 $abc$38894$n3508
.sym 104869 $abc$38894$n3773_1
.sym 104870 $abc$38894$n3774
.sym 104871 $abc$38894$n3613_1
.sym 104872 spiflash_bus_dat_r[26]
.sym 104873 $abc$38894$n3777_1
.sym 104874 $abc$38894$n3624_1
.sym 104875 $abc$38894$n3613_1
.sym 104876 spiflash_bus_dat_r[30]
.sym 104877 $abc$38894$n3618_1
.sym 104878 $abc$38894$n3624_1
.sym 104879 basesoc_vexriscv_ibus_adr[16]
.sym 104880 basesoc_vexriscv_dbus_adr[16]
.sym 104881 grant
.sym 104883 $abc$38894$n3613_1
.sym 104884 spiflash_bus_dat_r[27]
.sym 104885 $abc$38894$n3775_1
.sym 104886 $abc$38894$n3624_1
.sym 104887 basesoc_uart_tx_fifo_do_read
.sym 104888 basesoc_uart_tx_fifo_consume[0]
.sym 104889 sys_rst
.sym 104891 $abc$38894$n3613_1
.sym 104892 spiflash_bus_dat_r[29]
.sym 104893 $abc$38894$n3617_1
.sym 104894 $abc$38894$n3624_1
.sym 104895 spiflash_bus_dat_r[17]
.sym 104896 array_muxed0[8]
.sym 104897 $abc$38894$n3624_1
.sym 104899 $abc$38894$n3613_1
.sym 104900 spiflash_bus_dat_r[28]
.sym 104901 $abc$38894$n3776
.sym 104902 $abc$38894$n3624_1
.sym 104907 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 104911 VexRiscv._zz_334_
.sym 104919 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 104923 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 104927 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 104931 VexRiscv._zz_337_
.sym 104935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 104939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 104943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 104947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 104951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 104955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 104963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 104967 VexRiscv.CsrPlugin_mepc[15]
.sym 104968 VexRiscv.lastStagePc[15]
.sym 104969 $abc$38894$n2490
.sym 104983 basesoc_dat_w[1]
.sym 104987 basesoc_dat_w[2]
.sym 104991 VexRiscv.CsrPlugin_mepc[29]
.sym 104992 VexRiscv.lastStagePc[29]
.sym 104993 $abc$38894$n2490
.sym 105007 spiflash_bus_dat_r[31]
.sym 105008 slave_sel_r[1]
.sym 105009 $abc$38894$n6201_1
.sym 105031 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105039 VexRiscv.CsrPlugin_mepc[4]
.sym 105040 VexRiscv.lastStagePc[4]
.sym 105041 $abc$38894$n2490
.sym 105043 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 105047 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 105055 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 105059 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 105063 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 105067 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 105071 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 105075 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 105079 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 105083 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 105091 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 105095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105103 $abc$38894$n3692_1
.sym 105104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105106 $abc$38894$n6324_1
.sym 105107 $abc$38894$n4373_1
.sym 105108 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 105109 $abc$38894$n4353_1
.sym 105111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105123 VexRiscv.CsrPlugin_mepc[10]
.sym 105124 VexRiscv.lastStagePc[10]
.sym 105125 $abc$38894$n2490
.sym 105127 basesoc_ctrl_reset_reset_r
.sym 105143 $abc$38894$n3435_1
.sym 105144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105145 $abc$38894$n6490_1
.sym 105146 $abc$38894$n6325_1
.sym 105163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 105168 $abc$38894$n3678_1
.sym 105169 $abc$38894$n6489_1
.sym 105170 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 105172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 105173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105175 basesoc_uart_tx_fifo_level0[1]
.sym 105179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105180 $abc$38894$n6488_1
.sym 105181 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 105182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105195 $abc$38894$n3620_1
.sym 105196 spiflash_counter[1]
.sym 105247 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 105319 $abc$38894$n4896
.sym 105320 array_muxed1[19]
.sym 105323 $abc$38894$n5331
.sym 105324 $abc$38894$n4896
.sym 105327 $abc$38894$n4896
.sym 105328 array_muxed1[27]
.sym 105331 $abc$38894$n4896
.sym 105332 array_muxed1[27]
.sym 105335 $abc$38894$n4896
.sym 105336 array_muxed1[26]
.sym 105339 $abc$38894$n4896
.sym 105340 array_muxed1[26]
.sym 105343 $abc$38894$n5331
.sym 105344 $abc$38894$n4896
.sym 105347 $abc$38894$n4896
.sym 105348 array_muxed1[19]
.sym 105359 $abc$38894$n4896
.sym 105360 array_muxed1[18]
.sym 105367 $abc$38894$n4896
.sym 105368 array_muxed1[18]
.sym 105419 spiflash_bus_dat_r[20]
.sym 105420 slave_sel_r[1]
.sym 105421 $abc$38894$n6179_1
.sym 105423 spiflash_bus_dat_r[21]
.sym 105424 slave_sel_r[1]
.sym 105425 $abc$38894$n6181_1
.sym 105435 spiflash_bus_dat_r[19]
.sym 105436 slave_sel_r[1]
.sym 105437 $abc$38894$n6177_1
.sym 105443 spiflash_bus_dat_r[16]
.sym 105444 slave_sel_r[1]
.sym 105445 $abc$38894$n6171_1
.sym 105447 spiflash_bus_dat_r[15]
.sym 105448 array_muxed0[6]
.sym 105449 $abc$38894$n3624_1
.sym 105463 spiflash_bus_dat_r[16]
.sym 105464 array_muxed0[7]
.sym 105465 $abc$38894$n3624_1
.sym 105467 spiflash_bus_dat_r[14]
.sym 105468 array_muxed0[5]
.sym 105469 $abc$38894$n3624_1
.sym 105479 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 105487 basesoc_vexriscv_ibus_adr[12]
.sym 105488 basesoc_vexriscv_dbus_adr[12]
.sym 105489 grant
.sym 105491 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 105511 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 105515 VexRiscv._zz_200_[6]
.sym 105516 $abc$38894$n4202_1
.sym 105517 $abc$38894$n4225_1
.sym 105523 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 105527 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 105531 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 105539 $abc$38894$n4224_1
.sym 105540 VexRiscv._zz_170_[0]
.sym 105541 VexRiscv._zz_170_[1]
.sym 105542 VexRiscv._zz_151_[6]
.sym 105543 $abc$38894$n5630
.sym 105544 $abc$38894$n3822
.sym 105545 VexRiscv._zz_151_[29]
.sym 105547 VexRiscv.CsrPlugin_mepc[6]
.sym 105548 VexRiscv.lastStagePc[6]
.sym 105549 $abc$38894$n2490
.sym 105551 $abc$38894$n5630
.sym 105552 $abc$38894$n3816
.sym 105553 VexRiscv._zz_151_[10]
.sym 105555 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 105559 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 105563 sys_rst
.sym 105564 basesoc_dat_w[2]
.sym 105567 $abc$38894$n3816
.sym 105568 $abc$38894$n5712_1
.sym 105569 $abc$38894$n5606_1
.sym 105570 $abc$38894$n5580_1
.sym 105571 $abc$38894$n3822
.sym 105572 $abc$38894$n5937_1
.sym 105573 $abc$38894$n5606_1
.sym 105574 $abc$38894$n5580_1
.sym 105575 $abc$38894$n3449_1
.sym 105576 $abc$38894$n3441_1
.sym 105577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105579 $abc$38894$n5692_1
.sym 105580 $abc$38894$n5670
.sym 105581 $abc$38894$n5585_1
.sym 105583 $abc$38894$n3637_1
.sym 105584 VexRiscv._zz_200_[4]
.sym 105585 $abc$38894$n4217_1
.sym 105586 VexRiscv.CsrPlugin_mepc[4]
.sym 105587 VexRiscv.CsrPlugin_mepc[15]
.sym 105588 $abc$38894$n4186
.sym 105589 $abc$38894$n4258_1
.sym 105591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105595 $abc$38894$n5714_1
.sym 105596 $abc$38894$n5692_1
.sym 105597 $abc$38894$n5585_1
.sym 105598 $abc$38894$n3646_1
.sym 105599 VexRiscv.CsrPlugin_mtval[4]
.sym 105600 $abc$38894$n4219_1
.sym 105601 $abc$38894$n4216_1
.sym 105603 $abc$38894$n4257_1
.sym 105604 VexRiscv._zz_170_[0]
.sym 105605 VexRiscv._zz_170_[1]
.sym 105606 VexRiscv._zz_151_[15]
.sym 105607 $abc$38894$n4215_1
.sym 105608 VexRiscv._zz_170_[0]
.sym 105609 VexRiscv._zz_170_[1]
.sym 105610 VexRiscv._zz_151_[4]
.sym 105611 $abc$38894$n5709_1
.sym 105612 $abc$38894$n5713
.sym 105613 $abc$38894$n4238_1
.sym 105614 $abc$38894$n3636_1
.sym 105615 $abc$38894$n6426
.sym 105616 $abc$38894$n6425
.sym 105617 $abc$38894$n3646_1
.sym 105619 $abc$38894$n5
.sym 105623 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 105624 $abc$38894$n5582_1
.sym 105625 $abc$38894$n6424
.sym 105626 $abc$38894$n5580_1
.sym 105627 $abc$38894$n4215_1
.sym 105628 $abc$38894$n6409
.sym 105629 $abc$38894$n3636_1
.sym 105631 $abc$38894$n5582_1
.sym 105632 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 105633 $abc$38894$n3646_1
.sym 105634 $abc$38894$n5710
.sym 105635 $abc$38894$n5646_1
.sym 105636 $abc$38894$n6515_1
.sym 105637 $abc$38894$n3646_1
.sym 105639 VexRiscv._zz_200_[30]
.sym 105640 $abc$38894$n4202_1
.sym 105641 $abc$38894$n4191_1
.sym 105642 VexRiscv.CsrPlugin_mtval[30]
.sym 105643 VexRiscv._zz_36_[8]
.sym 105647 VexRiscv._zz_41_[10]
.sym 105651 VexRiscv._zz_36_[4]
.sym 105655 VexRiscv._zz_41_[29]
.sym 105659 VexRiscv._zz_288_[10]
.sym 105660 VexRiscv._zz_151_[10]
.sym 105661 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 105663 VexRiscv._zz_41_[12]
.sym 105667 $abc$38894$n4232_1
.sym 105668 $abc$38894$n6427
.sym 105669 $abc$38894$n3636_1
.sym 105671 VexRiscv._zz_37_[1]
.sym 105672 VexRiscv._zz_37_[0]
.sym 105675 basesoc_vexriscv_ibus_adr[14]
.sym 105676 basesoc_vexriscv_dbus_adr[14]
.sym 105677 grant
.sym 105679 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 105683 $abc$38894$n4238_1
.sym 105684 VexRiscv._zz_170_[0]
.sym 105685 VexRiscv._zz_170_[1]
.sym 105686 VexRiscv._zz_151_[10]
.sym 105687 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 105691 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 105695 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 105699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 105703 VexRiscv._zz_36_[29]
.sym 105704 $abc$38894$n6092_1
.sym 105705 $abc$38894$n5978_1
.sym 105707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105711 $abc$38894$n3439_1
.sym 105712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105713 $abc$38894$n3444_1
.sym 105714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105715 $abc$38894$n5935_1
.sym 105716 $abc$38894$n5938_1
.sym 105717 $abc$38894$n5939_1
.sym 105718 $abc$38894$n3646_1
.sym 105719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105723 VexRiscv._zz_135_[22]
.sym 105724 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105725 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 105726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 105727 $abc$38894$n3440_1
.sym 105728 $abc$38894$n3442_1
.sym 105731 $abc$38894$n3446_1
.sym 105732 $abc$38894$n3440_1
.sym 105733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 105734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 105735 VexRiscv.CsrPlugin_mepc[29]
.sym 105736 $abc$38894$n4186
.sym 105737 $abc$38894$n4191_1
.sym 105738 VexRiscv.CsrPlugin_mtval[29]
.sym 105739 $abc$38894$n4299_1
.sym 105740 VexRiscv._zz_170_[0]
.sym 105741 VexRiscv._zz_170_[1]
.sym 105742 VexRiscv._zz_151_[29]
.sym 105743 $abc$38894$n5934_1
.sym 105744 $abc$38894$n4299_1
.sym 105745 $abc$38894$n3636_1
.sym 105747 VexRiscv._zz_200_[29]
.sym 105748 $abc$38894$n4202_1
.sym 105749 $abc$38894$n4300_1
.sym 105751 basesoc_vexriscv_ibus_adr[17]
.sym 105752 basesoc_vexriscv_dbus_adr[17]
.sym 105753 grant
.sym 105755 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 105756 $abc$38894$n5582_1
.sym 105759 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 105763 basesoc_vexriscv_dbus_adr[26]
.sym 105764 basesoc_vexriscv_dbus_adr[28]
.sym 105765 $abc$38894$n3504
.sym 105766 grant
.sym 105767 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 105771 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 105775 basesoc_vexriscv_dbus_adr[24]
.sym 105776 basesoc_vexriscv_dbus_adr[25]
.sym 105777 $abc$38894$n3506
.sym 105778 grant
.sym 105779 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 105783 basesoc_vexriscv_ibus_adr[24]
.sym 105784 basesoc_vexriscv_ibus_adr[25]
.sym 105787 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 105791 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 105795 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 105799 VexRiscv._zz_200_[24]
.sym 105800 $abc$38894$n4202_1
.sym 105801 $abc$38894$n4191_1
.sym 105802 VexRiscv.CsrPlugin_mtval[24]
.sym 105803 basesoc_vexriscv_ibus_adr[22]
.sym 105804 basesoc_vexriscv_dbus_adr[22]
.sym 105805 grant
.sym 105807 basesoc_vexriscv_ibus_adr[13]
.sym 105808 basesoc_vexriscv_dbus_adr[13]
.sym 105809 grant
.sym 105811 $abc$38894$n3365_1
.sym 105812 slave_sel[1]
.sym 105813 spiflash_i
.sym 105815 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 105819 VexRiscv.CsrPlugin_mepc[24]
.sym 105820 $abc$38894$n4186
.sym 105821 $abc$38894$n4285_1
.sym 105823 $abc$38894$n4284_1
.sym 105824 VexRiscv._zz_170_[0]
.sym 105825 VexRiscv._zz_170_[1]
.sym 105826 VexRiscv._zz_151_[24]
.sym 105827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 105831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 105835 basesoc_vexriscv_ibus_adr[20]
.sym 105836 basesoc_vexriscv_dbus_adr[20]
.sym 105837 grant
.sym 105839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 105843 VexRiscv.CsrPlugin_mepc[16]
.sym 105844 VexRiscv.lastStagePc[16]
.sym 105845 $abc$38894$n2490
.sym 105847 $abc$38894$n108
.sym 105851 basesoc_vexriscv_ibus_adr[19]
.sym 105852 basesoc_vexriscv_dbus_adr[19]
.sym 105853 grant
.sym 105855 basesoc_vexriscv_ibus_adr[21]
.sym 105856 basesoc_vexriscv_dbus_adr[21]
.sym 105857 grant
.sym 105859 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 105863 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 105864 VexRiscv.CsrPlugin_mepc[24]
.sym 105865 $abc$38894$n3964
.sym 105866 $abc$38894$n3961
.sym 105867 basesoc_ctrl_reset_reset_r
.sym 105871 basesoc_dat_w[3]
.sym 105875 $abc$38894$n116
.sym 105879 $abc$38894$n112
.sym 105883 basesoc_dat_w[2]
.sym 105887 basesoc_dat_w[6]
.sym 105891 $abc$38894$n4186
.sym 105892 $abc$38894$n3635_1
.sym 105895 $abc$38894$n110
.sym 105899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 105903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 105907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 105911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 105915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 105919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 105923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 105927 VexRiscv.CsrPlugin_mepc[10]
.sym 105928 $abc$38894$n4186
.sym 105929 $abc$38894$n4191_1
.sym 105930 VexRiscv.CsrPlugin_mtval[10]
.sym 105931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 105935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 105939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 105943 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 105947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 105951 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 105952 VexRiscv.CsrPlugin_mepc[15]
.sym 105953 $abc$38894$n3964
.sym 105954 $abc$38894$n3961
.sym 105955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 105959 VexRiscv._zz_200_[8]
.sym 105960 $abc$38894$n4202_1
.sym 105961 $abc$38894$n4191_1
.sym 105962 VexRiscv.CsrPlugin_mtval[8]
.sym 105963 VexRiscv.CsrPlugin_mepc[8]
.sym 105964 $abc$38894$n4186
.sym 105965 $abc$38894$n4233_1
.sym 105979 $abc$38894$n4232_1
.sym 105980 VexRiscv._zz_170_[0]
.sym 105981 VexRiscv._zz_170_[1]
.sym 105982 VexRiscv._zz_151_[8]
.sym 105983 basesoc_dat_w[3]
.sym 105987 VexRiscv._zz_200_[26]
.sym 105988 $abc$38894$n4202_1
.sym 105989 $abc$38894$n4291_1
.sym 105991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 105992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 105993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 105995 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 105996 VexRiscv.CsrPlugin_mepc[17]
.sym 105997 $abc$38894$n3964
.sym 105998 $abc$38894$n3961
.sym 105999 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 106003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106007 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 106008 VexRiscv.CsrPlugin_mepc[29]
.sym 106009 $abc$38894$n3964
.sym 106010 $abc$38894$n3961
.sym 106011 VexRiscv.execute_arbitration_isValid
.sym 106012 VexRiscv.decode_to_execute_IS_CSR
.sym 106019 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 106023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 106027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 106031 $abc$38894$n3614_1
.sym 106032 $abc$38894$n3620_1
.sym 106035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 106039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 106043 $abc$38894$n3614_1
.sym 106044 sys_rst
.sym 106045 $abc$38894$n3620_1
.sym 106047 VexRiscv.CsrPlugin_mepc[17]
.sym 106048 VexRiscv.lastStagePc[17]
.sym 106049 $abc$38894$n2490
.sym 106051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 106055 $abc$38894$n3435_1
.sym 106056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106063 $abc$38894$n3435_1
.sym 106064 $abc$38894$n3701
.sym 106065 $abc$38894$n3699
.sym 106066 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106068 $abc$38894$n3700_1
.sym 106069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106070 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106074 $abc$38894$n3694_1
.sym 106075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106079 VexRiscv._zz_90_
.sym 106083 VexRiscv._zz_41_[16]
.sym 106091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 106099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 106103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 106107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 106111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 106123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106124 $abc$38894$n3687
.sym 106131 $abc$38894$n2705
.sym 106135 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 106136 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 106137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 106138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106139 $abc$38894$n15
.sym 106140 $abc$38894$n2705
.sym 106143 $abc$38894$n6321_1
.sym 106144 $abc$38894$n3673_1
.sym 106145 $abc$38894$n3680_1
.sym 106146 $abc$38894$n6491_1
.sym 106151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 106159 $abc$38894$n3613_1
.sym 106160 sys_rst
.sym 106161 spiflash_counter[0]
.sym 106171 $abc$38894$n3435_1
.sym 106172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 106183 $abc$38894$n5674
.sym 106184 $abc$38894$n3620_1
.sym 106185 $abc$38894$n5113_1
.sym 106192 $PACKER_VCC_NET
.sym 106193 spiflash_counter[0]
.sym 106203 $abc$38894$n5116_1
.sym 106204 $abc$38894$n5682
.sym 106243 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 106291 $abc$38894$n4896
.sym 106292 array_muxed1[24]
.sym 106307 $abc$38894$n4896
.sym 106308 array_muxed1[24]
.sym 106327 VexRiscv.decode_to_execute_RS2[27]
.sym 106328 VexRiscv._zz_170_[1]
.sym 106329 $abc$38894$n4886
.sym 106343 VexRiscv.decode_to_execute_RS2[17]
.sym 106344 VexRiscv._zz_129_[1]
.sym 106345 VexRiscv._zz_170_[1]
.sym 106347 VexRiscv.decode_to_execute_RS2[16]
.sym 106348 VexRiscv._zz_129_[0]
.sym 106349 VexRiscv._zz_170_[1]
.sym 106367 VexRiscv.decode_to_execute_RS2[21]
.sym 106368 VexRiscv._zz_129_[5]
.sym 106369 VexRiscv._zz_170_[1]
.sym 106371 VexRiscv.decode_to_execute_RS2[22]
.sym 106372 VexRiscv._zz_129_[6]
.sym 106373 VexRiscv._zz_170_[1]
.sym 106379 VexRiscv.decode_to_execute_RS2[28]
.sym 106380 VexRiscv._zz_170_[1]
.sym 106381 $abc$38894$n4888
.sym 106383 VexRiscv.decode_to_execute_RS2[24]
.sym 106384 VexRiscv._zz_170_[1]
.sym 106385 $abc$38894$n4880
.sym 106387 VexRiscv.decode_to_execute_RS2[29]
.sym 106388 VexRiscv._zz_170_[1]
.sym 106389 $abc$38894$n4890
.sym 106391 VexRiscv.decode_to_execute_RS2[30]
.sym 106392 VexRiscv._zz_170_[1]
.sym 106393 $abc$38894$n4892
.sym 106395 VexRiscv.decode_to_execute_RS2[8]
.sym 106396 VexRiscv._zz_129_[0]
.sym 106397 VexRiscv._zz_170_[1]
.sym 106398 VexRiscv._zz_170_[0]
.sym 106399 VexRiscv.decode_to_execute_RS2[14]
.sym 106400 VexRiscv._zz_129_[6]
.sym 106401 VexRiscv._zz_170_[1]
.sym 106402 VexRiscv._zz_170_[0]
.sym 106403 VexRiscv.decode_to_execute_RS2[13]
.sym 106404 VexRiscv._zz_129_[5]
.sym 106405 VexRiscv._zz_170_[1]
.sym 106406 VexRiscv._zz_170_[0]
.sym 106423 basesoc_vexriscv_dbus_adr[7]
.sym 106424 basesoc_vexriscv_ibus_adr[7]
.sym 106425 grant
.sym 106427 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 106431 basesoc_vexriscv_dbus_adr[5]
.sym 106432 basesoc_vexriscv_ibus_adr[5]
.sym 106433 grant
.sym 106435 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 106439 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 106443 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 106447 $abc$38894$n4278_1
.sym 106448 VexRiscv._zz_170_[0]
.sym 106449 VexRiscv._zz_170_[1]
.sym 106450 VexRiscv._zz_151_[22]
.sym 106451 VexRiscv.CsrPlugin_mepc[22]
.sym 106452 $abc$38894$n4186
.sym 106453 $abc$38894$n4191_1
.sym 106454 VexRiscv.CsrPlugin_mtval[22]
.sym 106455 VexRiscv._zz_200_[22]
.sym 106456 $abc$38894$n4202_1
.sym 106457 $abc$38894$n4279_1
.sym 106459 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 106463 VexRiscv._zz_200_[20]
.sym 106464 $abc$38894$n4202_1
.sym 106465 $abc$38894$n4191_1
.sym 106466 VexRiscv.CsrPlugin_mtval[20]
.sym 106471 VexRiscv.CsrPlugin_mepc[6]
.sym 106472 $abc$38894$n4186
.sym 106473 $abc$38894$n4191_1
.sym 106474 VexRiscv.CsrPlugin_mtval[6]
.sym 106475 VexRiscv.CsrPlugin_mepc[14]
.sym 106476 VexRiscv.lastStagePc[14]
.sym 106477 $abc$38894$n2490
.sym 106479 VexRiscv._zz_200_[17]
.sym 106480 $abc$38894$n4202_1
.sym 106481 $abc$38894$n4191_1
.sym 106482 VexRiscv.CsrPlugin_mtval[17]
.sym 106483 $abc$38894$n4381
.sym 106484 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 106485 $abc$38894$n4353_1
.sym 106487 VexRiscv.CsrPlugin_mepc[20]
.sym 106488 VexRiscv.lastStagePc[20]
.sym 106489 $abc$38894$n2490
.sym 106491 $abc$38894$n4393
.sym 106492 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 106493 $abc$38894$n4353_1
.sym 106495 $abc$38894$n3635_1
.sym 106496 $abc$38894$n3637_1
.sym 106497 $abc$38894$n3884
.sym 106499 VexRiscv.CsrPlugin_mepc[20]
.sym 106500 $abc$38894$n4186
.sym 106501 $abc$38894$n4273_1
.sym 106503 $abc$38894$n4263_1
.sym 106504 VexRiscv._zz_170_[0]
.sym 106505 VexRiscv._zz_170_[1]
.sym 106506 VexRiscv._zz_151_[17]
.sym 106507 $abc$38894$n4272_1
.sym 106508 VexRiscv._zz_170_[0]
.sym 106509 VexRiscv._zz_170_[1]
.sym 106510 VexRiscv._zz_151_[20]
.sym 106511 VexRiscv._zz_47_[0]
.sym 106512 VexRiscv._zz_47_[1]
.sym 106515 VexRiscv._zz_41_[14]
.sym 106519 VexRiscv.CsrPlugin_mepc[17]
.sym 106520 $abc$38894$n4186
.sym 106521 $abc$38894$n4264_1
.sym 106523 VexRiscv._zz_197_
.sym 106524 VexRiscv._zz_129_[5]
.sym 106527 VexRiscv._zz_41_[6]
.sym 106531 VexRiscv._zz_36_[10]
.sym 106535 VexRiscv._zz_197_
.sym 106536 VexRiscv.decode_to_execute_RS2[22]
.sym 106539 VexRiscv._zz_197_
.sym 106540 VexRiscv._zz_129_[1]
.sym 106543 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 106547 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 106551 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 106555 $abc$38894$n4207_1
.sym 106556 VexRiscv.CsrPlugin_mtval[15]
.sym 106557 $abc$38894$n3637_1
.sym 106558 VexRiscv._zz_200_[15]
.sym 106559 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 106563 VexRiscv._zz_197_
.sym 106564 VexRiscv._zz_129_[6]
.sym 106567 VexRiscv._zz_197_
.sym 106568 VexRiscv.decode_to_execute_RS2[14]
.sym 106571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 106575 VexRiscv._zz_197_
.sym 106576 VexRiscv.decode_to_execute_RS2[13]
.sym 106579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 106583 VexRiscv._zz_197_
.sym 106584 VexRiscv.decode_to_execute_RS2[17]
.sym 106587 VexRiscv._zz_197_
.sym 106588 VexRiscv.decode_to_execute_RS2[8]
.sym 106591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 106595 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 106596 VexRiscv._zz_151_[9]
.sym 106597 VexRiscv.execute_LightShifterPlugin_isActive
.sym 106599 VexRiscv.CsrPlugin_mepc[30]
.sym 106600 $abc$38894$n4186
.sym 106601 $abc$38894$n4303_1
.sym 106603 VexRiscv._zz_197_
.sym 106604 VexRiscv.decode_to_execute_RS2[16]
.sym 106607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 106611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106615 VexRiscv._zz_288_[8]
.sym 106616 VexRiscv._zz_151_[8]
.sym 106617 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 106619 VexRiscv._zz_197_
.sym 106620 VexRiscv.decode_to_execute_RS2[28]
.sym 106623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106627 $abc$38894$n6407
.sym 106628 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 106629 VexRiscv._zz_47_[0]
.sym 106630 VexRiscv._zz_47_[1]
.sym 106631 VexRiscv._zz_197_
.sym 106632 VexRiscv.decode_to_execute_RS2[30]
.sym 106635 VexRiscv._zz_321_[22]
.sym 106636 $abc$38894$n4254
.sym 106637 $abc$38894$n149
.sym 106639 VexRiscv._zz_197_
.sym 106640 VexRiscv.decode_to_execute_RS2[29]
.sym 106643 VexRiscv._zz_197_
.sym 106644 VexRiscv.decode_to_execute_RS2[27]
.sym 106647 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 106648 VexRiscv.CsrPlugin_mepc[20]
.sym 106649 $abc$38894$n3964
.sym 106650 $abc$38894$n3961
.sym 106651 VexRiscv._zz_321_[21]
.sym 106652 $abc$38894$n4251
.sym 106653 $abc$38894$n149
.sym 106655 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 106656 VexRiscv.CsrPlugin_mepc[22]
.sym 106657 $abc$38894$n3964
.sym 106658 $abc$38894$n3961
.sym 106659 VexRiscv._zz_197_
.sym 106660 VexRiscv.decode_to_execute_RS2[24]
.sym 106663 VexRiscv._zz_37_[1]
.sym 106664 VexRiscv._zz_37_[0]
.sym 106665 VexRiscv.execute_arbitration_isValid
.sym 106667 VexRiscv._zz_321_[20]
.sym 106671 VexRiscv._zz_321_[28]
.sym 106672 $abc$38894$n4272
.sym 106673 $abc$38894$n149
.sym 106675 VexRiscv._zz_321_[29]
.sym 106676 $abc$38894$n4275
.sym 106677 $abc$38894$n149
.sym 106679 VexRiscv._zz_321_[19]
.sym 106680 $abc$38894$n4245
.sym 106681 $abc$38894$n149
.sym 106683 VexRiscv._zz_321_[30]
.sym 106684 $abc$38894$n4278
.sym 106685 $abc$38894$n149
.sym 106687 VexRiscv._zz_321_[20]
.sym 106688 $abc$38894$n4248
.sym 106689 $abc$38894$n149
.sym 106691 VexRiscv._zz_321_[21]
.sym 106695 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 106699 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 106703 $abc$38894$n4296_1
.sym 106704 VexRiscv._zz_170_[0]
.sym 106705 VexRiscv._zz_170_[1]
.sym 106706 VexRiscv._zz_151_[28]
.sym 106707 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 106711 $abc$38894$n3637_1
.sym 106712 VexRiscv._zz_200_[28]
.sym 106713 $abc$38894$n4217_1
.sym 106714 VexRiscv.CsrPlugin_mepc[28]
.sym 106715 basesoc_vexriscv_ibus_adr[26]
.sym 106716 basesoc_vexriscv_ibus_adr[28]
.sym 106719 VexRiscv.CsrPlugin_mtval[28]
.sym 106720 $abc$38894$n4219_1
.sym 106721 $abc$38894$n4297_1
.sym 106723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 106724 $abc$38894$n5582_1
.sym 106727 VexRiscv._zz_321_[29]
.sym 106731 VexRiscv._zz_288_[27]
.sym 106732 VexRiscv._zz_151_[27]
.sym 106733 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 106735 VexRiscv._zz_36_[9]
.sym 106739 VexRiscv._zz_321_[19]
.sym 106743 VexRiscv._zz_288_[29]
.sym 106744 VexRiscv._zz_151_[29]
.sym 106745 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 106747 VexRiscv._zz_36_[27]
.sym 106751 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 106752 VexRiscv._zz_151_[29]
.sym 106753 VexRiscv.execute_LightShifterPlugin_isActive
.sym 106755 VexRiscv._zz_36_[29]
.sym 106759 $abc$38894$n5649
.sym 106760 $abc$38894$n3363
.sym 106763 $abc$38894$n5669
.sym 106764 $abc$38894$n3363
.sym 106767 VexRiscv.CsrPlugin_mepc[16]
.sym 106768 $abc$38894$n4186
.sym 106769 $abc$38894$n4261_1
.sym 106771 $abc$38894$n5643
.sym 106772 $abc$38894$n3363
.sym 106775 $abc$38894$n5663
.sym 106776 $abc$38894$n3363
.sym 106779 $abc$38894$n5659
.sym 106780 $abc$38894$n3363
.sym 106784 VexRiscv._zz_197_
.sym 106785 $abc$38894$n4574
.sym 106787 VexRiscv._zz_200_[16]
.sym 106788 $abc$38894$n4202_1
.sym 106789 $abc$38894$n4191_1
.sym 106790 VexRiscv.CsrPlugin_mtval[16]
.sym 106791 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 106795 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 106799 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 106800 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 106801 $abc$38894$n151
.sym 106802 VexRiscv._zz_192_
.sym 106803 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 106804 VexRiscv.CsrPlugin_mepc[16]
.sym 106805 $abc$38894$n3964
.sym 106806 $abc$38894$n3961
.sym 106807 $abc$38894$n106
.sym 106808 $abc$38894$n108
.sym 106809 $abc$38894$n110
.sym 106810 $abc$38894$n112
.sym 106811 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 106812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 106813 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 106814 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 106815 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 106819 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 106823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 106827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 106831 $abc$38894$n3363
.sym 106832 count[0]
.sym 106835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 106839 $abc$38894$n106
.sym 106843 $abc$38894$n4293_1
.sym 106844 VexRiscv._zz_170_[0]
.sym 106845 VexRiscv._zz_170_[1]
.sym 106846 VexRiscv._zz_151_[27]
.sym 106847 VexRiscv._zz_321_[28]
.sym 106851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 106855 VexRiscv.CsrPlugin_mepc[9]
.sym 106856 $abc$38894$n4186
.sym 106857 $abc$38894$n4236_1
.sym 106859 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 106863 VexRiscv.CsrPlugin_mepc[27]
.sym 106864 $abc$38894$n4186
.sym 106865 $abc$38894$n4294_1
.sym 106867 $abc$38894$n4235_1
.sym 106868 VexRiscv._zz_170_[0]
.sym 106869 VexRiscv._zz_170_[1]
.sym 106870 VexRiscv._zz_151_[9]
.sym 106871 VexRiscv._zz_200_[27]
.sym 106872 $abc$38894$n4202_1
.sym 106873 $abc$38894$n4191_1
.sym 106874 VexRiscv.CsrPlugin_mtval[27]
.sym 106875 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 106879 VexRiscv._zz_200_[9]
.sym 106880 $abc$38894$n4202_1
.sym 106881 $abc$38894$n4191_1
.sym 106882 VexRiscv.CsrPlugin_mtval[9]
.sym 106883 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 106888 count[0]
.sym 106890 $PACKER_VCC_NET
.sym 106891 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 106895 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 106896 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 106897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106898 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 106899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 106900 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 106901 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 106902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 106903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 106904 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 106905 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 106906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 106907 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 106911 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 106912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 106913 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 106914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 106915 $abc$38894$n6497_1
.sym 106916 $abc$38894$n3935_1
.sym 106917 $abc$38894$n6333_1
.sym 106918 $abc$38894$n6337_1
.sym 106919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 106923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 106924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 106925 $abc$38894$n151
.sym 106926 VexRiscv._zz_192_
.sym 106927 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 106931 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 106932 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 106933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 106934 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 106935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 106936 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 106937 $abc$38894$n3948
.sym 106938 $abc$38894$n3949
.sym 106939 $abc$38894$n4290_1
.sym 106940 VexRiscv._zz_170_[0]
.sym 106941 VexRiscv._zz_170_[1]
.sym 106942 VexRiscv._zz_151_[26]
.sym 106943 VexRiscv.CsrPlugin_mepc[26]
.sym 106944 $abc$38894$n4186
.sym 106945 $abc$38894$n4191_1
.sym 106946 VexRiscv.CsrPlugin_mtval[26]
.sym 106947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 106951 $abc$38894$n3111
.sym 106955 VexRiscv._zz_122_
.sym 106956 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 106959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 106960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 106963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 106964 VexRiscv._zz_10_[1]
.sym 106965 VexRiscv._zz_10_[0]
.sym 106967 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 106968 VexRiscv.CsrPlugin_mepc[28]
.sym 106969 $abc$38894$n3964
.sym 106970 $abc$38894$n3961
.sym 106971 VexRiscv._zz_122_
.sym 106972 $abc$38894$n3111
.sym 106973 $abc$38894$n3432_1
.sym 106975 $abc$38894$n149
.sym 106979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 106980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 106981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 106982 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 106983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 106984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 106985 $abc$38894$n3395_1
.sym 106987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 106991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 106995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 106999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 107000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107002 $abc$38894$n3674_1
.sym 107003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107004 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 107005 VexRiscv._zz_190_
.sym 107006 $abc$38894$n151
.sym 107007 VexRiscv.CsrPlugin_mepc[9]
.sym 107008 VexRiscv.lastStagePc[9]
.sym 107009 $abc$38894$n2490
.sym 107011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 107015 $abc$38894$n4371_1
.sym 107016 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 107017 $abc$38894$n4353_1
.sym 107019 VexRiscv.CsrPlugin_mepc[19]
.sym 107020 VexRiscv.lastStagePc[19]
.sym 107021 $abc$38894$n2490
.sym 107023 $abc$38894$n4391_1
.sym 107024 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 107025 $abc$38894$n4353_1
.sym 107027 $abc$38894$n4369_1
.sym 107028 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 107029 $abc$38894$n4353_1
.sym 107031 $abc$38894$n4387
.sym 107032 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 107033 $abc$38894$n4353_1
.sym 107035 $abc$38894$n4405
.sym 107036 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 107037 $abc$38894$n4353_1
.sym 107039 $abc$38894$n4409_1
.sym 107040 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 107041 $abc$38894$n4353_1
.sym 107043 $abc$38894$n4407
.sym 107044 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 107045 $abc$38894$n4353_1
.sym 107047 $abc$38894$n3698_1
.sym 107048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 107049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 107050 $abc$38894$n3432_1
.sym 107051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 107052 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 107053 VexRiscv._zz_190_
.sym 107054 $abc$38894$n151
.sym 107055 VexRiscv.CsrPlugin_mepc[26]
.sym 107056 VexRiscv.lastStagePc[26]
.sym 107057 $abc$38894$n2490
.sym 107059 $abc$38894$n4497
.sym 107060 $abc$38894$n4498
.sym 107063 VexRiscv.CsrPlugin_mepc[28]
.sym 107064 VexRiscv.lastStagePc[28]
.sym 107065 $abc$38894$n2490
.sym 107067 $abc$38894$n4500
.sym 107068 $abc$38894$n4501
.sym 107071 $abc$38894$n4440
.sym 107072 $abc$38894$n4441
.sym 107075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 107076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 107077 VexRiscv._zz_190_
.sym 107078 $abc$38894$n151
.sym 107079 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 107083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 107084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 107086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 107087 $abc$38894$n6492_1
.sym 107088 $abc$38894$n3704_1
.sym 107089 $abc$38894$n3697_1
.sym 107090 $abc$38894$n3702_1
.sym 107091 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 107095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 107096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 107097 VexRiscv._zz_190_
.sym 107098 $abc$38894$n151
.sym 107099 $abc$38894$n145
.sym 107100 $abc$38894$n3681
.sym 107101 $abc$38894$n3686_1
.sym 107103 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 107107 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 107111 $abc$38894$n3361_1
.sym 107112 $abc$38894$n3359_1
.sym 107113 sys_rst
.sym 107115 spiflash_counter[0]
.sym 107116 $abc$38894$n3360
.sym 107119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 107123 $abc$38894$n3361_1
.sym 107124 spiflash_counter[0]
.sym 107127 spiflash_counter[2]
.sym 107128 spiflash_counter[3]
.sym 107129 $abc$38894$n3608_1
.sym 107130 spiflash_counter[1]
.sym 107131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 107135 spiflash_counter[1]
.sym 107136 spiflash_counter[2]
.sym 107137 spiflash_counter[3]
.sym 107139 $abc$38894$n3608_1
.sym 107140 $abc$38894$n3360
.sym 107143 spiflash_counter[6]
.sym 107144 spiflash_counter[7]
.sym 107145 $abc$38894$n3359_1
.sym 107147 spiflash_counter[5]
.sym 107148 spiflash_counter[4]
.sym 107149 $abc$38894$n3621_1
.sym 107151 spiflash_counter[5]
.sym 107152 spiflash_counter[6]
.sym 107153 spiflash_counter[4]
.sym 107154 spiflash_counter[7]
.sym 107159 $abc$38894$n3620_1
.sym 107160 $abc$38894$n5113_1
.sym 107163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 107164 VexRiscv._zz_135_[22]
.sym 107165 $abc$38894$n3452_1
.sym 107171 spiflash_counter[5]
.sym 107172 $abc$38894$n3621_1
.sym 107173 spiflash_counter[4]
.sym 107179 $abc$38894$n4506
.sym 107180 $abc$38894$n4507
.sym 107235 cas_b_n
.sym 107243 VexRiscv.decode_to_execute_RS2[19]
.sym 107244 VexRiscv._zz_129_[3]
.sym 107245 VexRiscv._zz_170_[1]
.sym 107275 VexRiscv.decode_to_execute_RS2[31]
.sym 107276 VexRiscv._zz_170_[1]
.sym 107277 $abc$38894$n4894
.sym 107283 VexRiscv.decode_to_execute_RS2[11]
.sym 107284 VexRiscv._zz_129_[3]
.sym 107285 VexRiscv._zz_170_[1]
.sym 107286 VexRiscv._zz_170_[0]
.sym 107303 VexRiscv.decode_to_execute_RS2[20]
.sym 107304 VexRiscv._zz_129_[4]
.sym 107305 VexRiscv._zz_170_[1]
.sym 107315 VexRiscv.decode_to_execute_RS2[10]
.sym 107316 VexRiscv._zz_129_[2]
.sym 107317 VexRiscv._zz_170_[1]
.sym 107318 VexRiscv._zz_170_[0]
.sym 107319 VexRiscv.decode_to_execute_RS2[23]
.sym 107320 VexRiscv._zz_129_[7]
.sym 107321 VexRiscv._zz_170_[1]
.sym 107327 VexRiscv.decode_to_execute_RS2[18]
.sym 107328 VexRiscv._zz_129_[2]
.sym 107329 VexRiscv._zz_170_[1]
.sym 107331 VexRiscv.decode_to_execute_RS2[26]
.sym 107332 VexRiscv._zz_170_[1]
.sym 107333 $abc$38894$n4884
.sym 107335 VexRiscv.decode_to_execute_RS2[12]
.sym 107336 VexRiscv._zz_129_[4]
.sym 107337 VexRiscv._zz_170_[1]
.sym 107338 VexRiscv._zz_170_[0]
.sym 107339 VexRiscv.decode_to_execute_RS2[9]
.sym 107340 VexRiscv._zz_129_[1]
.sym 107341 VexRiscv._zz_170_[1]
.sym 107342 VexRiscv._zz_170_[0]
.sym 107363 VexRiscv.decode_to_execute_RS2[25]
.sym 107364 VexRiscv._zz_170_[1]
.sym 107365 $abc$38894$n4882
.sym 107371 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 107387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 107395 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 107396 VexRiscv.decode_to_execute_RS2[31]
.sym 107399 VexRiscv._zz_197_
.sym 107400 VexRiscv.decode_to_execute_RS2[26]
.sym 107403 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 107407 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 107411 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 107415 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 107419 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 107420 VexRiscv._zz_203_
.sym 107421 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 107422 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 107423 VexRiscv._zz_197_
.sym 107424 VexRiscv.decode_to_execute_RS2[25]
.sym 107427 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 107431 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 107435 VexRiscv._zz_197_
.sym 107436 VexRiscv.decode_to_execute_RS2[18]
.sym 107439 VexRiscv._zz_197_
.sym 107440 VexRiscv.decode_to_execute_RS2[23]
.sym 107443 VexRiscv.CsrPlugin_mtval[14]
.sym 107444 $abc$38894$n4207_1
.sym 107445 $abc$38894$n4255_1
.sym 107447 $abc$38894$n3637_1
.sym 107448 VexRiscv._zz_200_[14]
.sym 107449 $abc$38894$n4186
.sym 107450 VexRiscv.CsrPlugin_mepc[14]
.sym 107451 $abc$38894$n4254_1
.sym 107452 VexRiscv._zz_170_[0]
.sym 107453 VexRiscv._zz_170_[1]
.sym 107454 VexRiscv._zz_151_[14]
.sym 107455 VexRiscv._zz_197_
.sym 107456 VexRiscv.decode_to_execute_RS2[19]
.sym 107459 VexRiscv._zz_197_
.sym 107460 VexRiscv.decode_to_execute_RS2[20]
.sym 107463 VexRiscv._zz_197_
.sym 107464 VexRiscv.decode_to_execute_RS2[9]
.sym 107467 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 107471 VexRiscv._zz_197_
.sym 107472 VexRiscv._zz_129_[4]
.sym 107475 VexRiscv._zz_197_
.sym 107476 VexRiscv._zz_129_[2]
.sym 107479 VexRiscv._zz_197_
.sym 107480 VexRiscv._zz_129_[3]
.sym 107483 VexRiscv._zz_197_
.sym 107484 VexRiscv.decode_to_execute_RS2[12]
.sym 107487 VexRiscv._zz_197_
.sym 107488 VexRiscv.decode_to_execute_RS2[11]
.sym 107491 VexRiscv._zz_197_
.sym 107492 VexRiscv._zz_129_[7]
.sym 107496 VexRiscv._zz_197_
.sym 107497 $abc$38894$n4574
.sym 107501 $abc$38894$n4576
.sym 107502 $auto$alumacc.cc:474:replace_alu$3901.C[1]
.sym 107505 $abc$38894$n4578
.sym 107506 $auto$alumacc.cc:474:replace_alu$3901.C[2]
.sym 107509 $abc$38894$n4580
.sym 107510 $auto$alumacc.cc:474:replace_alu$3901.C[3]
.sym 107513 $abc$38894$n4582
.sym 107514 $auto$alumacc.cc:474:replace_alu$3901.C[4]
.sym 107517 $abc$38894$n4584
.sym 107518 $auto$alumacc.cc:474:replace_alu$3901.C[5]
.sym 107521 $abc$38894$n4586
.sym 107522 $auto$alumacc.cc:474:replace_alu$3901.C[6]
.sym 107525 $abc$38894$n4588
.sym 107526 $auto$alumacc.cc:474:replace_alu$3901.C[7]
.sym 107529 $abc$38894$n4590
.sym 107530 $auto$alumacc.cc:474:replace_alu$3901.C[8]
.sym 107533 $abc$38894$n4592
.sym 107534 $auto$alumacc.cc:474:replace_alu$3901.C[9]
.sym 107537 $abc$38894$n4594
.sym 107538 $auto$alumacc.cc:474:replace_alu$3901.C[10]
.sym 107541 $abc$38894$n4596
.sym 107542 $auto$alumacc.cc:474:replace_alu$3901.C[11]
.sym 107545 $abc$38894$n4598
.sym 107546 $auto$alumacc.cc:474:replace_alu$3901.C[12]
.sym 107549 $abc$38894$n4600
.sym 107550 $auto$alumacc.cc:474:replace_alu$3901.C[13]
.sym 107553 $abc$38894$n4602
.sym 107554 $auto$alumacc.cc:474:replace_alu$3901.C[14]
.sym 107557 $abc$38894$n4604
.sym 107558 $auto$alumacc.cc:474:replace_alu$3901.C[15]
.sym 107561 $abc$38894$n4606
.sym 107562 $auto$alumacc.cc:474:replace_alu$3901.C[16]
.sym 107565 $abc$38894$n4608
.sym 107566 $auto$alumacc.cc:474:replace_alu$3901.C[17]
.sym 107569 $abc$38894$n4610
.sym 107570 $auto$alumacc.cc:474:replace_alu$3901.C[18]
.sym 107573 $abc$38894$n4612
.sym 107574 $auto$alumacc.cc:474:replace_alu$3901.C[19]
.sym 107577 $abc$38894$n4614
.sym 107578 $auto$alumacc.cc:474:replace_alu$3901.C[20]
.sym 107581 $abc$38894$n4616
.sym 107582 $auto$alumacc.cc:474:replace_alu$3901.C[21]
.sym 107585 $abc$38894$n4618
.sym 107586 $auto$alumacc.cc:474:replace_alu$3901.C[22]
.sym 107589 $abc$38894$n4620
.sym 107590 $auto$alumacc.cc:474:replace_alu$3901.C[23]
.sym 107593 $abc$38894$n4622
.sym 107594 $auto$alumacc.cc:474:replace_alu$3901.C[24]
.sym 107597 $abc$38894$n4624
.sym 107598 $auto$alumacc.cc:474:replace_alu$3901.C[25]
.sym 107601 $abc$38894$n4626
.sym 107602 $auto$alumacc.cc:474:replace_alu$3901.C[26]
.sym 107605 $abc$38894$n4628
.sym 107606 $auto$alumacc.cc:474:replace_alu$3901.C[27]
.sym 107609 $abc$38894$n4630
.sym 107610 $auto$alumacc.cc:474:replace_alu$3901.C[28]
.sym 107613 $abc$38894$n4632
.sym 107614 $auto$alumacc.cc:474:replace_alu$3901.C[29]
.sym 107617 $abc$38894$n4634
.sym 107618 $auto$alumacc.cc:474:replace_alu$3901.C[30]
.sym 107621 $abc$38894$n4636
.sym 107622 $auto$alumacc.cc:474:replace_alu$3901.C[31]
.sym 107623 VexRiscv._zz_321_[25]
.sym 107624 $abc$38894$n4263
.sym 107625 $abc$38894$n149
.sym 107627 VexRiscv._zz_321_[23]
.sym 107628 $abc$38894$n4257
.sym 107629 $abc$38894$n149
.sym 107631 VexRiscv._zz_321_[24]
.sym 107632 $abc$38894$n4260
.sym 107633 $abc$38894$n149
.sym 107635 VexRiscv._zz_321_[12]
.sym 107636 $abc$38894$n4224
.sym 107637 $abc$38894$n149
.sym 107639 VexRiscv._zz_321_[27]
.sym 107640 $abc$38894$n4269
.sym 107641 $abc$38894$n149
.sym 107643 VexRiscv._zz_321_[10]
.sym 107644 $abc$38894$n4218
.sym 107645 $abc$38894$n149
.sym 107647 VexRiscv._zz_321_[26]
.sym 107648 $abc$38894$n4266
.sym 107649 $abc$38894$n149
.sym 107651 VexRiscv._zz_321_[11]
.sym 107652 $abc$38894$n4221
.sym 107653 $abc$38894$n149
.sym 107655 $abc$38894$n6476_1
.sym 107656 $abc$38894$n6473_1
.sym 107657 $abc$38894$n4293_1
.sym 107658 $abc$38894$n3636_1
.sym 107659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 107663 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 107667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 107671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 107675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 107679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 107683 $abc$38894$n5580_1
.sym 107684 $abc$38894$n6475_1
.sym 107685 $abc$38894$n3646_1
.sym 107686 $abc$38894$n5913_1
.sym 107687 VexRiscv._zz_321_[15]
.sym 107688 $abc$38894$n4233
.sym 107689 $abc$38894$n149
.sym 107691 $abc$38894$n7474
.sym 107695 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 107696 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 107697 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 107698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 107699 VexRiscv._zz_321_[14]
.sym 107700 $abc$38894$n4230
.sym 107701 $abc$38894$n149
.sym 107703 VexRiscv._zz_321_[16]
.sym 107704 $abc$38894$n4236
.sym 107705 $abc$38894$n149
.sym 107707 VexRiscv._zz_321_[13]
.sym 107708 $abc$38894$n4227
.sym 107709 $abc$38894$n149
.sym 107711 VexRiscv._zz_321_[31]
.sym 107712 $abc$38894$n4281
.sym 107713 $abc$38894$n149
.sym 107715 VexRiscv._zz_321_[17]
.sym 107716 $abc$38894$n4239
.sym 107717 $abc$38894$n149
.sym 107719 $abc$38894$n5
.sym 107723 $abc$38894$n5242
.sym 107724 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107727 $abc$38894$n11
.sym 107731 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107732 basesoc_vexriscv_ibus_adr[6]
.sym 107733 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107735 VexRiscv._zz_321_[13]
.sym 107739 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107740 basesoc_vexriscv_ibus_adr[7]
.sym 107741 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107743 $abc$38894$n7
.sym 107747 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107748 basesoc_vexriscv_ibus_adr[5]
.sym 107749 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107752 count[0]
.sym 107756 count[1]
.sym 107757 $PACKER_VCC_NET
.sym 107760 count[2]
.sym 107761 $PACKER_VCC_NET
.sym 107762 $auto$alumacc.cc:474:replace_alu$3868.C[2]
.sym 107764 count[3]
.sym 107765 $PACKER_VCC_NET
.sym 107766 $auto$alumacc.cc:474:replace_alu$3868.C[3]
.sym 107768 count[4]
.sym 107769 $PACKER_VCC_NET
.sym 107770 $auto$alumacc.cc:474:replace_alu$3868.C[4]
.sym 107772 count[5]
.sym 107773 $PACKER_VCC_NET
.sym 107774 $auto$alumacc.cc:474:replace_alu$3868.C[5]
.sym 107776 count[6]
.sym 107777 $PACKER_VCC_NET
.sym 107778 $auto$alumacc.cc:474:replace_alu$3868.C[6]
.sym 107780 count[7]
.sym 107781 $PACKER_VCC_NET
.sym 107782 $auto$alumacc.cc:474:replace_alu$3868.C[7]
.sym 107784 count[8]
.sym 107785 $PACKER_VCC_NET
.sym 107786 $auto$alumacc.cc:474:replace_alu$3868.C[8]
.sym 107788 count[9]
.sym 107789 $PACKER_VCC_NET
.sym 107790 $auto$alumacc.cc:474:replace_alu$3868.C[9]
.sym 107792 count[10]
.sym 107793 $PACKER_VCC_NET
.sym 107794 $auto$alumacc.cc:474:replace_alu$3868.C[10]
.sym 107796 count[11]
.sym 107797 $PACKER_VCC_NET
.sym 107798 $auto$alumacc.cc:474:replace_alu$3868.C[11]
.sym 107800 count[12]
.sym 107801 $PACKER_VCC_NET
.sym 107802 $auto$alumacc.cc:474:replace_alu$3868.C[12]
.sym 107804 count[13]
.sym 107805 $PACKER_VCC_NET
.sym 107806 $auto$alumacc.cc:474:replace_alu$3868.C[13]
.sym 107808 count[14]
.sym 107809 $PACKER_VCC_NET
.sym 107810 $auto$alumacc.cc:474:replace_alu$3868.C[14]
.sym 107812 count[15]
.sym 107813 $PACKER_VCC_NET
.sym 107814 $auto$alumacc.cc:474:replace_alu$3868.C[15]
.sym 107816 count[16]
.sym 107817 $PACKER_VCC_NET
.sym 107818 $auto$alumacc.cc:474:replace_alu$3868.C[16]
.sym 107820 count[17]
.sym 107821 $PACKER_VCC_NET
.sym 107822 $auto$alumacc.cc:474:replace_alu$3868.C[17]
.sym 107824 count[18]
.sym 107825 $PACKER_VCC_NET
.sym 107826 $auto$alumacc.cc:474:replace_alu$3868.C[18]
.sym 107828 count[19]
.sym 107829 $PACKER_VCC_NET
.sym 107830 $auto$alumacc.cc:474:replace_alu$3868.C[19]
.sym 107831 count[1]
.sym 107832 $abc$38894$n3364_1
.sym 107835 $abc$38894$n114
.sym 107839 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 107840 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 107841 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 107842 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 107843 $abc$38894$n118
.sym 107847 VexRiscv._zz_321_[24]
.sym 107851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 107852 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 107853 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107854 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 107855 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 107856 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 107857 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 107858 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 107859 $abc$38894$n3951
.sym 107860 $abc$38894$n6342_1
.sym 107861 $abc$38894$n6343_1
.sym 107862 $abc$38894$n6494_1
.sym 107863 VexRiscv._zz_321_[30]
.sym 107867 count[1]
.sym 107868 count[2]
.sym 107869 count[3]
.sym 107870 count[4]
.sym 107871 cas_leds[0]
.sym 107872 cas_switches_status[0]
.sym 107873 basesoc_adr[0]
.sym 107874 $abc$38894$n3604_1
.sym 107875 basesoc_uart_phy_rx_busy
.sym 107876 $abc$38894$n5938
.sym 107879 $abc$38894$n6520
.sym 107880 $abc$38894$n6521_1
.sym 107881 $abc$38894$n6522
.sym 107882 $abc$38894$n6493_1
.sym 107883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 107884 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 107885 $abc$38894$n6339_1
.sym 107886 $abc$38894$n6340_1
.sym 107887 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 107888 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107889 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 107890 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 107891 $abc$38894$n3364_1
.sym 107892 $abc$38894$n5635
.sym 107895 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 107896 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 107897 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 107898 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 107899 $abc$38894$n3364_1
.sym 107900 $abc$38894$n5639
.sym 107903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 107904 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 107905 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 107906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 107907 $abc$38894$n3364_1
.sym 107908 $abc$38894$n5637
.sym 107911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 107915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 107916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 107917 $abc$38894$n3428_1
.sym 107919 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 107920 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 107921 $abc$38894$n151
.sym 107922 VexRiscv._zz_192_
.sym 107923 VexRiscv.CsrPlugin_mtval[23]
.sym 107924 $abc$38894$n4207_1
.sym 107925 $abc$38894$n4282_1
.sym 107927 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 107928 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 107929 $abc$38894$n151
.sym 107930 VexRiscv._zz_192_
.sym 107931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 107935 $abc$38894$n3637_1
.sym 107936 VexRiscv._zz_200_[23]
.sym 107937 $abc$38894$n4186
.sym 107938 VexRiscv.CsrPlugin_mepc[23]
.sym 107939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 107943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 107944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 107945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 107947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 107951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 107955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 107959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 107960 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 107961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 107962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 107963 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 107964 VexRiscv.CsrPlugin_mepc[8]
.sym 107965 $abc$38894$n3964
.sym 107966 $abc$38894$n3961
.sym 107967 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 107971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 107975 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 107979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 107983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 107987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 107991 VexRiscv.CsrPlugin_mepc[27]
.sym 107992 VexRiscv.lastStagePc[27]
.sym 107993 $abc$38894$n2490
.sym 107995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 107999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 108003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 108007 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 108011 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 108015 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 108016 VexRiscv.CsrPlugin_mepc[26]
.sym 108017 $abc$38894$n3964
.sym 108018 $abc$38894$n3961
.sym 108019 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 108020 VexRiscv.CsrPlugin_mepc[23]
.sym 108021 $abc$38894$n3964
.sym 108022 $abc$38894$n3961
.sym 108023 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 108027 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 108031 VexRiscv.CsrPlugin_mepc[8]
.sym 108032 VexRiscv.lastStagePc[8]
.sym 108033 $abc$38894$n2490
.sym 108035 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 108039 $abc$38894$n4446
.sym 108040 $abc$38894$n4447
.sym 108043 VexRiscv._zz_190_
.sym 108044 $abc$38894$n151
.sym 108047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 108048 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 108049 VexRiscv._zz_190_
.sym 108050 $abc$38894$n151
.sym 108051 $abc$38894$n4485
.sym 108052 $abc$38894$n4486
.sym 108055 $abc$38894$n3702_1
.sym 108056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 108057 $abc$38894$n4418_1
.sym 108059 VexRiscv._zz_190_
.sym 108060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 108061 $abc$38894$n4420
.sym 108062 $abc$38894$n151
.sym 108063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 108064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 108065 VexRiscv._zz_190_
.sym 108066 $abc$38894$n151
.sym 108067 $abc$38894$n4428
.sym 108068 $abc$38894$n4429
.sym 108071 $abc$38894$n4399
.sym 108072 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 108073 $abc$38894$n4353_1
.sym 108087 VexRiscv.CsrPlugin_mepc[3]
.sym 108088 VexRiscv.lastStagePc[3]
.sym 108089 $abc$38894$n2490
.sym 108091 $abc$38894$n4359_1
.sym 108092 VexRiscv._zz_335_
.sym 108093 $abc$38894$n4353_1
.sym 108095 VexRiscv.CsrPlugin_mepc[23]
.sym 108096 VexRiscv.lastStagePc[23]
.sym 108097 $abc$38894$n2490
.sym 108104 spiflash_counter[0]
.sym 108109 spiflash_counter[1]
.sym 108113 spiflash_counter[2]
.sym 108114 $auto$alumacc.cc:474:replace_alu$3943.C[2]
.sym 108117 spiflash_counter[3]
.sym 108118 $auto$alumacc.cc:474:replace_alu$3943.C[3]
.sym 108121 spiflash_counter[4]
.sym 108122 $auto$alumacc.cc:474:replace_alu$3943.C[4]
.sym 108125 spiflash_counter[5]
.sym 108126 $auto$alumacc.cc:474:replace_alu$3943.C[5]
.sym 108129 spiflash_counter[6]
.sym 108130 $auto$alumacc.cc:474:replace_alu$3943.C[6]
.sym 108133 spiflash_counter[7]
.sym 108134 $auto$alumacc.cc:474:replace_alu$3943.C[7]
.sym 108135 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 108139 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 108147 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 108155 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 108159 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 108171 VexRiscv._zz_41_[19]
.sym 108175 cas_g_n
.sym 108187 cas_leds[0]
.sym 108235 $PACKER_GND_NET
.sym 108259 VexRiscv.decode_to_execute_RS2[15]
.sym 108260 VexRiscv._zz_129_[7]
.sym 108261 VexRiscv._zz_170_[1]
.sym 108262 VexRiscv._zz_170_[0]
.sym 108263 VexRiscv._zz_334_
.sym 108303 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 108307 basesoc_vexriscv_ibus_adr[10]
.sym 108308 basesoc_vexriscv_dbus_adr[10]
.sym 108309 grant
.sym 108311 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 108323 basesoc_vexriscv_ibus_adr[9]
.sym 108324 basesoc_vexriscv_dbus_adr[9]
.sym 108325 grant
.sym 108327 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 108331 $abc$38894$n3637_1
.sym 108332 VexRiscv._zz_200_[7]
.sym 108333 $abc$38894$n4217_1
.sym 108334 VexRiscv.CsrPlugin_mepc[7]
.sym 108335 VexRiscv.CsrPlugin_mtval[7]
.sym 108336 $abc$38894$n4219_1
.sym 108337 $abc$38894$n4228_1
.sym 108338 $abc$38894$n4230_1
.sym 108339 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 108343 $abc$38894$n3624_1
.sym 108344 $abc$38894$n2358
.sym 108347 VexRiscv._zz_286_[1]
.sym 108348 VexRiscv._zz_286_[0]
.sym 108349 $abc$38894$n4218_1
.sym 108351 $abc$38894$n4218_1
.sym 108352 VexRiscv._zz_286_[0]
.sym 108353 VexRiscv._zz_286_[1]
.sym 108355 $abc$38894$n4186
.sym 108356 VexRiscv.CsrPlugin_mepc[3]
.sym 108359 VexRiscv._zz_286_[1]
.sym 108360 VexRiscv._zz_286_[0]
.sym 108361 $abc$38894$n4187_1
.sym 108363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 108364 VexRiscv._zz_151_[7]
.sym 108365 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108367 $abc$38894$n4458
.sym 108368 $abc$38894$n4459
.sym 108371 $abc$38894$n5620
.sym 108372 $abc$38894$n5647_1
.sym 108373 $abc$38894$n5585_1
.sym 108375 $abc$38894$n4187_1
.sym 108376 VexRiscv._zz_286_[0]
.sym 108377 VexRiscv._zz_286_[1]
.sym 108379 VexRiscv._zz_49_[0]
.sym 108380 VexRiscv._zz_49_[1]
.sym 108383 $abc$38894$n5670
.sym 108384 $abc$38894$n5647_1
.sym 108385 $abc$38894$n5585_1
.sym 108387 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 108388 VexRiscv._zz_151_[5]
.sym 108389 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108391 VexRiscv._zz_47_[0]
.sym 108392 VexRiscv._zz_47_[1]
.sym 108395 $abc$38894$n5698_1
.sym 108396 $abc$38894$n5702_1
.sym 108397 $abc$38894$n4235_1
.sym 108398 $abc$38894$n3636_1
.sym 108399 $abc$38894$n5703_1
.sym 108400 $abc$38894$n5681
.sym 108401 $abc$38894$n5585_1
.sym 108402 $abc$38894$n3646_1
.sym 108403 $abc$38894$n4434
.sym 108404 $abc$38894$n4435
.sym 108407 $abc$38894$n4461
.sym 108408 $abc$38894$n4462
.sym 108411 $abc$38894$n5630
.sym 108412 $abc$38894$n3892_1
.sym 108413 VexRiscv._zz_151_[9]
.sym 108415 $abc$38894$n3892_1
.sym 108416 $abc$38894$n5701
.sym 108417 $abc$38894$n5606_1
.sym 108418 $abc$38894$n5580_1
.sym 108419 $abc$38894$n5582_1
.sym 108420 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 108421 $abc$38894$n3646_1
.sym 108422 $abc$38894$n5699_1
.sym 108423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 108424 VexRiscv._zz_151_[10]
.sym 108425 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108427 VexRiscv._zz_197_
.sym 108428 VexRiscv.decode_to_execute_RS2[15]
.sym 108431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 108432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 108433 VexRiscv._zz_190_
.sym 108434 $abc$38894$n151
.sym 108435 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 108439 VexRiscv.decode_to_execute_RS2[31]
.sym 108440 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 108443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 108444 VexRiscv._zz_151_[8]
.sym 108445 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108447 VexRiscv._zz_197_
.sym 108448 VexRiscv.decode_to_execute_RS2[10]
.sym 108451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 108452 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 108453 VexRiscv._zz_190_
.sym 108454 $abc$38894$n151
.sym 108455 $abc$38894$n3864
.sym 108456 VexRiscv._zz_49_[0]
.sym 108457 VexRiscv._zz_49_[1]
.sym 108458 VexRiscv._zz_151_[14]
.sym 108459 VexRiscv._zz_135_[24]
.sym 108463 VexRiscv._zz_135_[9]
.sym 108464 VexRiscv._zz_135_[24]
.sym 108467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 108468 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 108471 VexRiscv._zz_135_[9]
.sym 108475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 108476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 108477 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 108479 VexRiscv._zz_197_
.sym 108480 VexRiscv._zz_129_[0]
.sym 108483 $abc$38894$n5759_1
.sym 108484 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 108485 VexRiscv._zz_47_[0]
.sym 108486 VexRiscv._zz_47_[1]
.sym 108487 $abc$38894$n5761
.sym 108488 $abc$38894$n5734
.sym 108489 $abc$38894$n5585_1
.sym 108491 $abc$38894$n4254_1
.sym 108492 $abc$38894$n6434
.sym 108493 $abc$38894$n3636_1
.sym 108495 VexRiscv._zz_41_[21]
.sym 108499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 108500 VexRiscv._zz_151_[15]
.sym 108501 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108503 $abc$38894$n5760_1
.sym 108504 $abc$38894$n6433
.sym 108505 $abc$38894$n3646_1
.sym 108507 VexRiscv._zz_36_[15]
.sym 108511 $abc$38894$n3851_1
.sym 108512 VexRiscv._zz_49_[0]
.sym 108513 VexRiscv._zz_49_[1]
.sym 108514 VexRiscv._zz_151_[8]
.sym 108515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 108516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 108517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 108519 $abc$38894$n4302_1
.sym 108520 VexRiscv._zz_170_[0]
.sym 108521 VexRiscv._zz_170_[1]
.sym 108522 VexRiscv._zz_151_[30]
.sym 108527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 108528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 108529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 108531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 108532 VexRiscv._zz_151_[28]
.sym 108533 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108535 $abc$38894$n6318_1
.sym 108536 VexRiscv._zz_49_[0]
.sym 108537 VexRiscv._zz_49_[1]
.sym 108538 VexRiscv._zz_151_[4]
.sym 108539 VexRiscv._zz_197_
.sym 108540 VexRiscv.decode_to_execute_RS2[21]
.sym 108543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 108547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 108551 VexRiscv.CsrPlugin_mepc[30]
.sym 108552 VexRiscv.lastStagePc[30]
.sym 108553 $abc$38894$n2490
.sym 108555 $abc$38894$n5952_1
.sym 108556 $abc$38894$n5940_1
.sym 108557 VexRiscv._zz_37_[1]
.sym 108558 VexRiscv._zz_37_[0]
.sym 108559 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 108560 VexRiscv.CsrPlugin_mepc[30]
.sym 108561 $abc$38894$n3964
.sym 108562 $abc$38894$n3961
.sym 108563 $abc$38894$n5915_1
.sym 108564 $abc$38894$n6472_1
.sym 108565 $abc$38894$n5585_1
.sym 108566 $abc$38894$n3646_1
.sym 108567 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 108568 VexRiscv._zz_151_[30]
.sym 108569 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108571 $abc$38894$n5940_1
.sym 108572 $abc$38894$n5915_1
.sym 108573 $abc$38894$n5585_1
.sym 108575 $abc$38894$n4413
.sym 108576 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 108577 $abc$38894$n4353_1
.sym 108579 VexRiscv._zz_151_[26]
.sym 108580 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 108581 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108583 VexRiscv._zz_36_[14]
.sym 108587 VexRiscv._zz_321_[10]
.sym 108591 VexRiscv._zz_41_[9]
.sym 108599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 108600 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 108601 $abc$38894$n151
.sym 108602 VexRiscv._zz_192_
.sym 108603 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 108604 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 108605 $abc$38894$n151
.sym 108606 VexRiscv._zz_192_
.sym 108607 VexRiscv._zz_321_[11]
.sym 108611 VexRiscv._zz_41_[4]
.sym 108615 VexRiscv._zz_321_[4]
.sym 108616 $abc$38894$n4200
.sym 108617 $abc$38894$n149
.sym 108619 $abc$38894$n3902_1
.sym 108620 VexRiscv._zz_49_[0]
.sym 108621 VexRiscv._zz_49_[1]
.sym 108622 VexRiscv._zz_151_[27]
.sym 108623 VexRiscv._zz_321_[6]
.sym 108624 $abc$38894$n4206
.sym 108625 $abc$38894$n149
.sym 108627 VexRiscv._zz_321_[5]
.sym 108628 $abc$38894$n4203
.sym 108629 $abc$38894$n149
.sym 108631 VexRiscv._zz_321_[18]
.sym 108632 $abc$38894$n4242
.sym 108633 $abc$38894$n149
.sym 108635 VexRiscv._zz_321_[7]
.sym 108636 $abc$38894$n4209
.sym 108637 $abc$38894$n149
.sym 108639 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 108640 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 108641 $abc$38894$n151
.sym 108642 VexRiscv._zz_192_
.sym 108643 VexRiscv._zz_321_[2]
.sym 108644 $abc$38894$n4194
.sym 108645 $abc$38894$n149
.sym 108647 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 108648 $abc$38894$n4423
.sym 108649 $abc$38894$n4422
.sym 108650 VexRiscv._zz_192_
.sym 108651 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 108652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 108653 VexRiscv._zz_190_
.sym 108654 $abc$38894$n151
.sym 108655 $abc$38894$n4476
.sym 108656 $abc$38894$n4477
.sym 108659 VexRiscv._zz_321_[15]
.sym 108663 $abc$38894$n4431
.sym 108664 $abc$38894$n4432
.sym 108667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 108668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 108669 VexRiscv._zz_190_
.sym 108670 $abc$38894$n151
.sym 108671 $abc$38894$n4467
.sym 108672 $abc$38894$n4468
.sym 108675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 108676 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 108677 VexRiscv._zz_190_
.sym 108678 $abc$38894$n151
.sym 108679 $abc$38894$n3365_1
.sym 108680 $abc$38894$n3368_1
.sym 108683 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 108684 basesoc_vexriscv_ibus_adr[4]
.sym 108685 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108687 sys_rst
.sym 108688 $abc$38894$n3364_1
.sym 108691 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 108692 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 108693 $abc$38894$n151
.sym 108694 VexRiscv._zz_192_
.sym 108695 basesoc_vexriscv_ibus_adr[3]
.sym 108696 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108697 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108699 $abc$38894$n5667
.sym 108700 $abc$38894$n3363
.sym 108703 VexRiscv._zz_321_[14]
.sym 108707 $abc$38894$n5665
.sym 108708 $abc$38894$n3363
.sym 108711 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 108712 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 108713 $abc$38894$n151
.sym 108714 VexRiscv._zz_192_
.sym 108715 $abc$38894$n3369
.sym 108716 $abc$38894$n3374_1
.sym 108717 $abc$38894$n3375
.sym 108719 $abc$38894$n4503
.sym 108720 $abc$38894$n4504
.sym 108723 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 108724 basesoc_vexriscv_ibus_adr[8]
.sym 108725 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108727 count[0]
.sym 108728 $abc$38894$n116
.sym 108729 $abc$38894$n118
.sym 108730 $abc$38894$n114
.sym 108731 $abc$38894$n4437
.sym 108732 $abc$38894$n4438
.sym 108735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 108736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 108737 VexRiscv._zz_190_
.sym 108738 $abc$38894$n151
.sym 108739 sys_rst
.sym 108740 basesoc_uart_tx_fifo_do_read
.sym 108743 $abc$38894$n3364_1
.sym 108744 $abc$38894$n5653
.sym 108747 $abc$38894$n3364_1
.sym 108748 $abc$38894$n5657
.sym 108751 $abc$38894$n3364_1
.sym 108752 $abc$38894$n5655
.sym 108755 $abc$38894$n3364_1
.sym 108756 $abc$38894$n5661
.sym 108759 $abc$38894$n3364_1
.sym 108760 $abc$38894$n5645
.sym 108763 $abc$38894$n3364_1
.sym 108764 $abc$38894$n5647
.sym 108767 $abc$38894$n3364_1
.sym 108768 $abc$38894$n5641
.sym 108771 $abc$38894$n3375
.sym 108772 $abc$38894$n3369
.sym 108773 $abc$38894$n3374_1
.sym 108774 $abc$38894$n3373_1
.sym 108775 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 108779 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 108780 VexRiscv.CsrPlugin_mepc[5]
.sym 108781 $abc$38894$n3964
.sym 108782 $abc$38894$n3961
.sym 108783 count[11]
.sym 108784 count[12]
.sym 108785 count[13]
.sym 108786 count[15]
.sym 108787 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 108788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 108789 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 108790 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 108791 count[5]
.sym 108792 count[7]
.sym 108793 count[8]
.sym 108794 count[10]
.sym 108795 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 108796 VexRiscv.CsrPlugin_mepc[7]
.sym 108797 $abc$38894$n3964
.sym 108798 $abc$38894$n3961
.sym 108799 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 108800 VexRiscv.CsrPlugin_mepc[14]
.sym 108801 $abc$38894$n3964
.sym 108802 $abc$38894$n3961
.sym 108803 $abc$38894$n3370_1
.sym 108804 $abc$38894$n3371_1
.sym 108805 $abc$38894$n3372
.sym 108807 $abc$38894$n3364_1
.sym 108808 $abc$38894$n5651
.sym 108811 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 108812 VexRiscv.CsrPlugin_mepc[6]
.sym 108813 $abc$38894$n3964
.sym 108814 $abc$38894$n3961
.sym 108815 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 108816 VexRiscv.CsrPlugin_mepc[10]
.sym 108817 $abc$38894$n3964
.sym 108818 $abc$38894$n3961
.sym 108819 $abc$38894$n3980_1
.sym 108820 $abc$38894$n3981
.sym 108821 $abc$38894$n3299
.sym 108822 $abc$38894$n3748_1
.sym 108823 $abc$38894$n3364_1
.sym 108824 $abc$38894$n5631
.sym 108827 $abc$38894$n3976
.sym 108828 $abc$38894$n3977_1
.sym 108829 $abc$38894$n3296
.sym 108830 $abc$38894$n3748_1
.sym 108831 $abc$38894$n3996
.sym 108832 $abc$38894$n3997
.sym 108833 $abc$38894$n3311
.sym 108834 $abc$38894$n3748_1
.sym 108835 $abc$38894$n3984
.sym 108836 $abc$38894$n3985
.sym 108837 $abc$38894$n3302
.sym 108838 $abc$38894$n3748_1
.sym 108839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 108840 $abc$38894$n3965_1
.sym 108841 $abc$38894$n3998_1
.sym 108843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 108847 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 108848 $abc$38894$n3965_1
.sym 108849 $abc$38894$n3982
.sym 108851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 108855 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 108856 $abc$38894$n3965_1
.sym 108857 $abc$38894$n3978
.sym 108859 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 108860 $abc$38894$n3965_1
.sym 108861 $abc$38894$n3986_1
.sym 108863 $abc$38894$n4281_1
.sym 108864 VexRiscv._zz_170_[0]
.sym 108865 VexRiscv._zz_170_[1]
.sym 108866 VexRiscv._zz_151_[23]
.sym 108867 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 108868 $abc$38894$n6496_1
.sym 108869 $abc$38894$n6498_1
.sym 108870 $abc$38894$n6523
.sym 108871 $abc$38894$n3988
.sym 108872 $abc$38894$n3989_1
.sym 108873 $abc$38894$n3305
.sym 108874 $abc$38894$n3748_1
.sym 108875 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 108876 VexRiscv.CsrPlugin_mepc[9]
.sym 108877 $abc$38894$n3964
.sym 108878 $abc$38894$n3961
.sym 108879 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 108880 VexRiscv.CsrPlugin_mepc[4]
.sym 108881 $abc$38894$n3964
.sym 108882 $abc$38894$n3961
.sym 108883 $abc$38894$n3293
.sym 108884 $abc$38894$n3972
.sym 108885 $abc$38894$n3748_1
.sym 108887 $abc$38894$n3992_1
.sym 108888 $abc$38894$n3993
.sym 108889 $abc$38894$n3308
.sym 108890 $abc$38894$n3748_1
.sym 108891 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 108892 $abc$38894$n3965_1
.sym 108893 $abc$38894$n3973
.sym 108894 $abc$38894$n3974_1
.sym 108895 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 108899 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 108900 VexRiscv.CsrPlugin_mepc[2]
.sym 108901 $abc$38894$n3964
.sym 108902 $abc$38894$n3961
.sym 108903 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 108904 $abc$38894$n3965_1
.sym 108905 $abc$38894$n3969
.sym 108906 $abc$38894$n3970
.sym 108907 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 108911 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 108912 VexRiscv.CsrPlugin_mepc[3]
.sym 108913 $abc$38894$n3964
.sym 108914 $abc$38894$n3961
.sym 108915 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 108916 $abc$38894$n3965_1
.sym 108917 $abc$38894$n4078_1
.sym 108919 VexRiscv._zz_335_
.sym 108923 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 108924 VexRiscv.CsrPlugin_mepc[27]
.sym 108925 $abc$38894$n3964
.sym 108926 $abc$38894$n3961
.sym 108927 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 108928 $abc$38894$n3965_1
.sym 108929 $abc$38894$n3960
.sym 108930 $abc$38894$n3966
.sym 108931 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 108932 $abc$38894$n3965_1
.sym 108933 $abc$38894$n4065_1
.sym 108934 $abc$38894$n4066_1
.sym 108935 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 108939 $abc$38894$n3959_1
.sym 108940 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 108941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 108942 $abc$38894$n3748_1
.sym 108943 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 108947 $abc$38894$n3290
.sym 108948 $abc$38894$n3968_1
.sym 108949 $abc$38894$n3748_1
.sym 108951 $abc$38894$n4076_1
.sym 108952 $abc$38894$n4077_1
.sym 108953 $abc$38894$n3371
.sym 108954 $abc$38894$n3748_1
.sym 108955 $abc$38894$n4044
.sym 108956 $abc$38894$n4045
.sym 108957 $abc$38894$n3347
.sym 108958 $abc$38894$n3748_1
.sym 108959 $abc$38894$n3362
.sym 108960 $abc$38894$n4064_1
.sym 108961 $abc$38894$n3748_1
.sym 108963 $abc$38894$n4024
.sym 108964 $abc$38894$n4025_1
.sym 108965 $abc$38894$n3332
.sym 108966 $abc$38894$n3748_1
.sym 108967 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 108971 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 108975 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 108979 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 108983 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 108984 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 108985 $abc$38894$n151
.sym 108986 VexRiscv._zz_192_
.sym 108987 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 108988 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 108989 $abc$38894$n151
.sym 108990 VexRiscv._zz_192_
.sym 108991 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 108995 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 109000 basesoc_uart_tx_fifo_level0[0]
.sym 109002 $PACKER_VCC_NET
.sym 109003 sys_rst
.sym 109004 basesoc_uart_tx_fifo_wrport_we
.sym 109005 basesoc_uart_tx_fifo_level0[0]
.sym 109006 basesoc_uart_tx_fifo_do_read
.sym 109007 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 109008 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 109009 $abc$38894$n151
.sym 109010 VexRiscv._zz_192_
.sym 109011 $PACKER_GND_NET
.sym 109015 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 109016 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 109017 $abc$38894$n151
.sym 109018 VexRiscv._zz_192_
.sym 109019 $PACKER_GND_NET
.sym 109024 $PACKER_VCC_NET
.sym 109025 basesoc_uart_tx_fifo_level0[0]
.sym 109027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 109028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 109029 VexRiscv._zz_190_
.sym 109030 $abc$38894$n151
.sym 109031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 109047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 109052 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 109075 VexRiscv._zz_17_
.sym 109083 VexRiscv._zz_41_[15]
.sym 109103 VexRiscv._zz_192_
.sym 109207 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 109211 basesoc_vexriscv_dbus_adr[4]
.sym 109212 basesoc_vexriscv_ibus_adr[4]
.sym 109213 grant
.sym 109231 VexRiscv._zz_335_
.sym 109243 $abc$38894$n3642_1
.sym 109244 $abc$38894$n3635_1
.sym 109245 $abc$38894$n3884
.sym 109247 VexRiscv._zz_334_
.sym 109251 VexRiscv._zz_337_
.sym 109255 $abc$38894$n4227_1
.sym 109256 VexRiscv._zz_170_[0]
.sym 109257 VexRiscv._zz_170_[1]
.sym 109258 VexRiscv._zz_151_[7]
.sym 109259 $abc$38894$n3642_1
.sym 109260 VexRiscv.CsrPlugin_mie_MSIE
.sym 109267 VexRiscv._zz_190_
.sym 109271 VexRiscv._zz_200_[2]
.sym 109272 $abc$38894$n4202_1
.sym 109273 $abc$38894$n4192_1
.sym 109274 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 109275 VexRiscv.CsrPlugin_mepc[12]
.sym 109276 VexRiscv.lastStagePc[12]
.sym 109277 $abc$38894$n2490
.sym 109279 $abc$38894$n151
.sym 109283 VexRiscv._zz_200_[3]
.sym 109284 $abc$38894$n3637_1
.sym 109285 $abc$38894$n4209_1
.sym 109286 $abc$38894$n4210_1
.sym 109287 $abc$38894$n4403_1
.sym 109288 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 109289 $abc$38894$n4353_1
.sym 109291 $abc$38894$n4200_1
.sym 109292 $abc$38894$n4201_1
.sym 109295 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 109296 $abc$38894$n5582_1
.sym 109299 VexRiscv.CsrPlugin_mepc[2]
.sym 109300 $abc$38894$n4186
.sym 109301 $abc$38894$n4191_1
.sym 109302 VexRiscv.CsrPlugin_mtval[2]
.sym 109303 $abc$38894$n5680_1
.sym 109304 $abc$38894$n6422
.sym 109305 $abc$38894$n4227_1
.sym 109306 $abc$38894$n3636_1
.sym 109307 VexRiscv.CsrPlugin_mepc[25]
.sym 109308 VexRiscv.lastStagePc[25]
.sym 109309 $abc$38894$n2490
.sym 109311 $abc$38894$n5580_1
.sym 109312 $abc$38894$n6421
.sym 109313 $abc$38894$n3646_1
.sym 109314 $abc$38894$n5677
.sym 109315 $abc$38894$n4199_1
.sym 109316 VexRiscv._zz_170_[0]
.sym 109317 VexRiscv._zz_170_[1]
.sym 109318 VexRiscv._zz_151_[2]
.sym 109319 $abc$38894$n6418
.sym 109320 $abc$38894$n6417
.sym 109321 $abc$38894$n3646_1
.sym 109323 $abc$38894$n4287_1
.sym 109324 VexRiscv._zz_170_[0]
.sym 109325 VexRiscv._zz_170_[1]
.sym 109326 VexRiscv._zz_151_[25]
.sym 109327 VexRiscv.CsrPlugin_mepc[25]
.sym 109328 $abc$38894$n4186
.sym 109329 $abc$38894$n4288_1
.sym 109331 VexRiscv._zz_49_[1]
.sym 109332 VexRiscv._zz_49_[0]
.sym 109335 VexRiscv._zz_200_[25]
.sym 109336 $abc$38894$n4202_1
.sym 109337 $abc$38894$n4191_1
.sym 109338 VexRiscv.CsrPlugin_mtval[25]
.sym 109339 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 109340 $abc$38894$n5582_1
.sym 109341 $abc$38894$n6416
.sym 109342 $abc$38894$n5580_1
.sym 109343 $abc$38894$n5681
.sym 109344 $abc$38894$n5659_1
.sym 109345 $abc$38894$n5585_1
.sym 109346 $abc$38894$n3646_1
.sym 109347 VexRiscv._zz_36_[7]
.sym 109351 $abc$38894$n4207_1
.sym 109352 VexRiscv.CsrPlugin_mtval[18]
.sym 109353 $abc$38894$n3637_1
.sym 109354 VexRiscv._zz_200_[18]
.sym 109355 VexRiscv.CsrPlugin_mepc[18]
.sym 109356 $abc$38894$n4186
.sym 109357 $abc$38894$n4267_1
.sym 109359 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 109360 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 109361 VexRiscv.CsrPlugin_hadException
.sym 109363 $abc$38894$n4266_1
.sym 109364 VexRiscv._zz_170_[0]
.sym 109365 VexRiscv._zz_170_[1]
.sym 109366 VexRiscv._zz_151_[18]
.sym 109367 VexRiscv._zz_288_[6]
.sym 109368 VexRiscv._zz_151_[6]
.sym 109369 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109371 $abc$38894$n4224_1
.sym 109372 $abc$38894$n6419
.sym 109373 $abc$38894$n3636_1
.sym 109375 $abc$38894$n3888_1
.sym 109376 VexRiscv._zz_49_[0]
.sym 109377 VexRiscv._zz_49_[1]
.sym 109378 VexRiscv._zz_151_[6]
.sym 109379 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 109380 VexRiscv._zz_151_[6]
.sym 109381 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 109384 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 109385 VexRiscv._zz_190_
.sym 109386 $abc$38894$n151
.sym 109387 VexRiscv._zz_288_[9]
.sym 109388 VexRiscv._zz_151_[9]
.sym 109389 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109391 $abc$38894$n5630
.sym 109392 $abc$38894$n3872_1
.sym 109393 VexRiscv._zz_151_[17]
.sym 109395 VexRiscv._zz_151_[10]
.sym 109396 $abc$38894$n3816
.sym 109399 VexRiscv._zz_41_[27]
.sym 109403 $abc$38894$n3814
.sym 109404 $abc$38894$n3818
.sym 109405 $abc$38894$n3822
.sym 109406 VexRiscv._zz_151_[29]
.sym 109407 VexRiscv._zz_36_[6]
.sym 109411 $abc$38894$n3872_1
.sym 109412 $abc$38894$n5795_1
.sym 109413 $abc$38894$n5606_1
.sym 109414 $abc$38894$n5580_1
.sym 109415 $abc$38894$n4257_1
.sym 109416 $abc$38894$n6437
.sym 109417 $abc$38894$n3636_1
.sym 109419 $abc$38894$n3849_1
.sym 109420 $abc$38894$n3853_1
.sym 109421 $abc$38894$n3855_1
.sym 109422 VexRiscv._zz_151_[25]
.sym 109423 VexRiscv.CsrPlugin_mepc[7]
.sym 109424 VexRiscv.lastStagePc[7]
.sym 109425 $abc$38894$n2490
.sym 109427 VexRiscv._zz_288_[14]
.sym 109428 VexRiscv._zz_151_[14]
.sym 109429 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109431 $abc$38894$n3912_1
.sym 109432 VexRiscv._zz_49_[0]
.sym 109433 VexRiscv._zz_49_[1]
.sym 109434 VexRiscv._zz_151_[15]
.sym 109435 $abc$38894$n4367_1
.sym 109436 VexRiscv._zz_334_
.sym 109437 $abc$38894$n4353_1
.sym 109439 VexRiscv._zz_151_[8]
.sym 109440 $abc$38894$n3851_1
.sym 109443 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 109444 $abc$38894$n5582_1
.sym 109447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 109451 VexRiscv._zz_288_[17]
.sym 109452 VexRiscv._zz_151_[17]
.sym 109453 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 109459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 109460 $abc$38894$n3441_1
.sym 109461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 109463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 109467 $abc$38894$n6318_1
.sym 109468 VexRiscv._zz_151_[4]
.sym 109471 $abc$38894$n5770
.sym 109472 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 109473 VexRiscv._zz_47_[0]
.sym 109474 VexRiscv._zz_47_[1]
.sym 109475 $abc$38894$n5771_1
.sym 109476 $abc$38894$n6436
.sym 109477 $abc$38894$n3646_1
.sym 109479 VexRiscv._zz_285_[0]
.sym 109480 VexRiscv._zz_152_
.sym 109481 VexRiscv._zz_32_[1]
.sym 109483 $abc$38894$n6032_1
.sym 109484 VexRiscv._zz_36_[14]
.sym 109485 $abc$38894$n5978_1
.sym 109487 $abc$38894$n5992_1
.sym 109488 VexRiscv._zz_36_[4]
.sym 109489 $abc$38894$n5978_1
.sym 109491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 109495 $abc$38894$n6016_1
.sym 109496 VexRiscv._zz_36_[10]
.sym 109497 $abc$38894$n5978_1
.sym 109499 VexRiscv._zz_285_[2]
.sym 109500 VexRiscv._zz_152_
.sym 109501 VexRiscv._zz_32_[1]
.sym 109503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 109504 $abc$38894$n3767
.sym 109505 $abc$38894$n3441_1
.sym 109507 VexRiscv._zz_285_[4]
.sym 109508 VexRiscv._zz_152_
.sym 109509 VexRiscv._zz_32_[1]
.sym 109511 VexRiscv._zz_199_[29]
.sym 109512 VexRiscv._zz_286_[9]
.sym 109513 VexRiscv._zz_44_[1]
.sym 109514 VexRiscv._zz_44_[0]
.sym 109515 VexRiscv._zz_44_[0]
.sym 109516 VexRiscv._zz_44_[1]
.sym 109519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 109520 VexRiscv._zz_151_[27]
.sym 109521 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109523 $abc$38894$n5952_1
.sym 109524 $abc$38894$n5928_1
.sym 109525 $abc$38894$n5585_1
.sym 109527 VexRiscv._zz_288_[4]
.sym 109528 VexRiscv._zz_151_[4]
.sym 109529 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109531 $abc$38894$n5903_1
.sym 109532 $abc$38894$n5879_1
.sym 109533 $abc$38894$n5585_1
.sym 109535 basesoc_dat_w[5]
.sym 109539 $abc$38894$n5928_1
.sym 109540 $abc$38894$n5903_1
.sym 109541 $abc$38894$n5585_1
.sym 109543 VexRiscv._zz_285_[3]
.sym 109544 VexRiscv._zz_152_
.sym 109545 VexRiscv._zz_32_[1]
.sym 109547 basesoc_uart_phy_rx_busy
.sym 109548 $abc$38894$n5920
.sym 109551 $abc$38894$n3366
.sym 109552 basesoc_vexriscv_dbus_cyc
.sym 109553 grant
.sym 109555 basesoc_uart_phy_rx_busy
.sym 109556 $abc$38894$n5904
.sym 109560 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 109561 basesoc_uart_phy_storage[0]
.sym 109563 VexRiscv._zz_170_[2]
.sym 109564 VexRiscv._zz_152_
.sym 109565 VexRiscv._zz_32_[1]
.sym 109567 $abc$38894$n3809_1
.sym 109568 VexRiscv._zz_49_[0]
.sym 109569 VexRiscv._zz_49_[1]
.sym 109570 VexRiscv._zz_151_[28]
.sym 109571 VexRiscv._zz_286_[1]
.sym 109572 VexRiscv._zz_287_[1]
.sym 109573 VexRiscv._zz_32_[1]
.sym 109575 $abc$38894$n6468_1
.sym 109576 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 109577 VexRiscv._zz_47_[0]
.sym 109578 VexRiscv._zz_47_[1]
.sym 109579 $abc$38894$n4174
.sym 109580 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109581 VexRiscv._zz_152_
.sym 109582 $abc$38894$n3924_1
.sym 109583 VexRiscv._zz_41_[14]
.sym 109584 VexRiscv._zz_199_[14]
.sym 109585 $abc$38894$n3924_1
.sym 109587 VexRiscv._zz_41_[10]
.sym 109588 VexRiscv._zz_199_[10]
.sym 109589 $abc$38894$n3924_1
.sym 109591 $abc$38894$n5902_1
.sym 109592 $abc$38894$n6517
.sym 109593 $abc$38894$n3646_1
.sym 109595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 109599 $abc$38894$n4168
.sym 109600 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109601 VexRiscv._zz_152_
.sym 109602 $abc$38894$n3924_1
.sym 109603 $abc$38894$n4166_1
.sym 109604 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109605 VexRiscv._zz_152_
.sym 109606 $abc$38894$n3924_1
.sym 109607 VexRiscv._zz_321_[17]
.sym 109611 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 109615 $abc$38894$n4172_1
.sym 109616 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109617 VexRiscv._zz_152_
.sym 109618 $abc$38894$n3924_1
.sym 109619 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 109620 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 109621 $abc$38894$n151
.sym 109622 VexRiscv._zz_192_
.sym 109623 VexRiscv._zz_41_[29]
.sym 109624 VexRiscv._zz_199_[29]
.sym 109625 $abc$38894$n3924_1
.sym 109627 VexRiscv._zz_41_[4]
.sym 109628 VexRiscv._zz_199_[4]
.sym 109629 $abc$38894$n3924_1
.sym 109631 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109632 $abc$38894$n3924_1
.sym 109633 $abc$38894$n4147
.sym 109635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 109636 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 109637 VexRiscv._zz_190_
.sym 109638 $abc$38894$n151
.sym 109639 $abc$38894$n3924_1
.sym 109640 VexRiscv._zz_286_[0]
.sym 109643 $abc$38894$n4260_1
.sym 109644 VexRiscv._zz_170_[0]
.sym 109645 VexRiscv._zz_170_[1]
.sym 109646 VexRiscv._zz_151_[16]
.sym 109647 $abc$38894$n4385_1
.sym 109648 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 109649 $abc$38894$n4353_1
.sym 109651 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 109652 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 109653 $abc$38894$n151
.sym 109654 VexRiscv._zz_192_
.sym 109655 VexRiscv._zz_170_[0]
.sym 109656 VexRiscv._zz_152_
.sym 109657 VexRiscv._zz_32_[1]
.sym 109659 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 109660 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 109661 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109663 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109664 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 109665 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 109667 $abc$38894$n4162
.sym 109668 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109669 VexRiscv._zz_152_
.sym 109670 $abc$38894$n3924_1
.sym 109672 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 109677 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 109681 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 109682 $auto$alumacc.cc:474:replace_alu$3940.C[2]
.sym 109685 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 109686 $auto$alumacc.cc:474:replace_alu$3940.C[3]
.sym 109689 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 109690 $auto$alumacc.cc:474:replace_alu$3940.C[4]
.sym 109693 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 109694 $auto$alumacc.cc:474:replace_alu$3940.C[5]
.sym 109697 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109698 $auto$alumacc.cc:474:replace_alu$3940.C[6]
.sym 109700 $PACKER_VCC_NET
.sym 109701 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 109703 VexRiscv._zz_321_[12]
.sym 109707 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 109708 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109711 $abc$38894$n5116_1
.sym 109712 $abc$38894$n5686
.sym 109715 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 109716 VexRiscv.CsrPlugin_mepc[11]
.sym 109717 $abc$38894$n3964
.sym 109718 $abc$38894$n3961
.sym 109719 spram_bus_ack
.sym 109720 basesoc_bus_wishbone_ack
.sym 109721 spiflash_bus_ack
.sym 109723 $abc$38894$n5116_1
.sym 109724 $abc$38894$n5680
.sym 109727 $abc$38894$n4176
.sym 109728 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 109729 VexRiscv._zz_152_
.sym 109730 $abc$38894$n3924_1
.sym 109731 $abc$38894$n5116_1
.sym 109732 $abc$38894$n5678
.sym 109735 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109736 $abc$38894$n5243
.sym 109739 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 109740 VexRiscv.CsrPlugin_mepc[12]
.sym 109741 $abc$38894$n3964
.sym 109742 $abc$38894$n3961
.sym 109743 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 109744 $abc$38894$n6318_1
.sym 109745 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 109748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 109749 VexRiscv._zz_190_
.sym 109750 $abc$38894$n151
.sym 109751 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 109752 $abc$38894$n6314_1
.sym 109753 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109755 $abc$38894$n149
.sym 109756 $abc$38894$n3646_1
.sym 109759 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 109760 VexRiscv.CsrPlugin_mepc[19]
.sym 109761 $abc$38894$n3964
.sym 109762 $abc$38894$n3961
.sym 109763 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 109764 $abc$38894$n6316_1
.sym 109765 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109768 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 109772 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 109773 $PACKER_VCC_NET
.sym 109776 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 109777 $PACKER_VCC_NET
.sym 109778 $auto$alumacc.cc:474:replace_alu$3934.C[2]
.sym 109780 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 109781 $PACKER_VCC_NET
.sym 109782 $auto$alumacc.cc:474:replace_alu$3934.C[3]
.sym 109784 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 109785 $PACKER_VCC_NET
.sym 109786 $auto$alumacc.cc:474:replace_alu$3934.C[4]
.sym 109787 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 109788 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 109792 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 109794 $PACKER_VCC_NET
.sym 109795 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 109796 $abc$38894$n3965_1
.sym 109797 $abc$38894$n4013_1
.sym 109798 $abc$38894$n4014
.sym 109799 VexRiscv._zz_335_
.sym 109803 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 109804 $abc$38894$n3965_1
.sym 109805 $abc$38894$n4018
.sym 109807 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 109808 $abc$38894$n3965_1
.sym 109809 $abc$38894$n3990
.sym 109811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 109812 $abc$38894$n3963
.sym 109813 $abc$38894$n3962_1
.sym 109814 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 109815 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 109816 $abc$38894$n3963
.sym 109817 $abc$38894$n3962_1
.sym 109818 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 109819 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 109820 $abc$38894$n3963
.sym 109821 $abc$38894$n3962_1
.sym 109822 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 109823 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 109824 $abc$38894$n3963
.sym 109825 $abc$38894$n3962_1
.sym 109826 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 109827 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 109828 $abc$38894$n3965_1
.sym 109829 $abc$38894$n3994
.sym 109831 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109832 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109833 $abc$38894$n3963
.sym 109834 $abc$38894$n3962_1
.sym 109835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 109836 $abc$38894$n3963
.sym 109837 $abc$38894$n3962_1
.sym 109838 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 109839 $abc$38894$n3962_1
.sym 109840 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 109841 $abc$38894$n3963
.sym 109842 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109843 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 109844 $abc$38894$n3963
.sym 109845 $abc$38894$n3962_1
.sym 109846 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 109847 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 109848 $abc$38894$n3963
.sym 109849 $abc$38894$n3962_1
.sym 109850 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 109851 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 109852 $abc$38894$n3963
.sym 109853 $abc$38894$n3962_1
.sym 109854 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 109855 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 109856 $abc$38894$n3965_1
.sym 109857 $abc$38894$n4026_1
.sym 109859 $abc$38894$n4455
.sym 109860 $abc$38894$n4456
.sym 109863 $abc$38894$n5885
.sym 109864 $abc$38894$n5886
.sym 109865 basesoc_uart_tx_fifo_wrport_we
.sym 109867 $abc$38894$n5879
.sym 109868 $abc$38894$n5880
.sym 109869 basesoc_uart_tx_fifo_wrport_we
.sym 109871 sys_rst
.sym 109872 basesoc_uart_tx_fifo_wrport_we
.sym 109873 basesoc_uart_tx_fifo_do_read
.sym 109875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 109876 $abc$38894$n3963
.sym 109877 $abc$38894$n3962_1
.sym 109878 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 109879 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 109880 VexRiscv.CsrPlugin_mepc[25]
.sym 109881 $abc$38894$n3964
.sym 109882 $abc$38894$n3961
.sym 109883 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 109884 $abc$38894$n3963
.sym 109885 $abc$38894$n3962_1
.sym 109886 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 109887 $abc$38894$n5876
.sym 109888 $abc$38894$n5877
.sym 109889 basesoc_uart_tx_fifo_wrport_we
.sym 109891 $abc$38894$n5882
.sym 109892 $abc$38894$n5883
.sym 109893 basesoc_uart_tx_fifo_wrport_we
.sym 109895 $abc$38894$n4036
.sym 109896 $abc$38894$n4037
.sym 109897 $abc$38894$n3341
.sym 109898 $abc$38894$n3748_1
.sym 109899 $abc$38894$n4032
.sym 109900 $abc$38894$n4033
.sym 109901 $abc$38894$n3338
.sym 109902 $abc$38894$n3748_1
.sym 109903 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 109904 VexRiscv.CsrPlugin_mepc[18]
.sym 109905 $abc$38894$n3964
.sym 109906 $abc$38894$n3961
.sym 109907 $abc$38894$n4020
.sym 109908 $abc$38894$n4021
.sym 109909 $abc$38894$n3329
.sym 109910 $abc$38894$n3748_1
.sym 109911 $abc$38894$n4000
.sym 109912 $abc$38894$n4001_1
.sym 109913 $abc$38894$n3314
.sym 109914 $abc$38894$n3748_1
.sym 109915 $abc$38894$n3323
.sym 109916 $abc$38894$n4012
.sym 109917 $abc$38894$n3748_1
.sym 109919 $abc$38894$n4016_1
.sym 109920 $abc$38894$n4017
.sym 109921 $abc$38894$n3326
.sym 109922 $abc$38894$n3748_1
.sym 109923 $abc$38894$n4072_1
.sym 109924 $abc$38894$n4073_1
.sym 109925 $abc$38894$n3368
.sym 109926 $abc$38894$n3748_1
.sym 109927 $abc$38894$n4060_1
.sym 109928 $abc$38894$n4061_1
.sym 109929 $abc$38894$n3359
.sym 109930 $abc$38894$n3748_1
.sym 109931 $abc$38894$n4048
.sym 109932 $abc$38894$n4049
.sym 109933 $abc$38894$n3350
.sym 109934 $abc$38894$n3748_1
.sym 109935 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 109936 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 109937 $abc$38894$n3666_1
.sym 109939 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 109943 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 109944 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 109945 $abc$38894$n151
.sym 109946 VexRiscv._zz_192_
.sym 109947 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 109948 $abc$38894$n3965_1
.sym 109949 $abc$38894$n4050
.sym 109951 sys_rst
.sym 109952 basesoc_dat_w[5]
.sym 109955 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 109956 $abc$38894$n3895
.sym 109957 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 109958 $abc$38894$n3884
.sym 109960 basesoc_uart_tx_fifo_level0[0]
.sym 109965 basesoc_uart_tx_fifo_level0[1]
.sym 109969 basesoc_uart_tx_fifo_level0[2]
.sym 109970 $auto$alumacc.cc:474:replace_alu$3910.C[2]
.sym 109973 basesoc_uart_tx_fifo_level0[3]
.sym 109974 $auto$alumacc.cc:474:replace_alu$3910.C[3]
.sym 109977 basesoc_uart_tx_fifo_level0[4]
.sym 109978 $auto$alumacc.cc:474:replace_alu$3910.C[4]
.sym 109979 $PACKER_GND_NET
.sym 109983 $abc$38894$n3682_1
.sym 109984 $abc$38894$n3683
.sym 109985 $abc$38894$n3684_1
.sym 109986 $abc$38894$n3685
.sym 109987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 109988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 109989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 109990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 109991 basesoc_dat_w[5]
.sym 109999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 110000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 110001 VexRiscv._zz_135_[22]
.sym 110003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 110004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 110005 $abc$38894$n3726
.sym 110006 $abc$38894$n3717
.sym 110007 basesoc_dat_w[2]
.sym 110011 basesoc_dat_w[6]
.sym 110015 basesoc_ctrl_reset_reset_r
.sym 110023 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 110035 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 110063 VexRiscv._zz_41_[3]
.sym 110075 VexRiscv._zz_41_[28]
.sym 110079 VexRiscv._zz_41_[20]
.sym 110083 VexRiscv._zz_41_[8]
.sym 110095 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 110183 $abc$38894$n4338_1
.sym 110184 VexRiscv._zz_335_
.sym 110185 $abc$38894$n4339_1
.sym 110191 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110192 $abc$38894$n4229_1
.sym 110193 $abc$38894$n3642_1
.sym 110194 VexRiscv.CsrPlugin_mie_MTIE
.sym 110195 $abc$38894$n3964
.sym 110196 $abc$38894$n4341_1
.sym 110197 VexRiscv._zz_334_
.sym 110198 $abc$38894$n4339_1
.sym 110199 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110200 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110201 $abc$38894$n2490
.sym 110203 $abc$38894$n2490
.sym 110204 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110205 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 110206 $abc$38894$n3964
.sym 110207 $abc$38894$n4345_1
.sym 110208 $abc$38894$n3964
.sym 110209 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 110210 $abc$38894$n4339_1
.sym 110211 $abc$38894$n2490
.sym 110212 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 110215 VexRiscv._zz_286_[0]
.sym 110216 VexRiscv._zz_286_[1]
.sym 110219 $abc$38894$n3408_1
.sym 110220 $abc$38894$n3411_1
.sym 110221 $abc$38894$n3643_1
.sym 110223 VexRiscv._zz_337_
.sym 110227 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 110231 $abc$38894$n4204_1
.sym 110232 VexRiscv._zz_170_[0]
.sym 110233 VexRiscv._zz_170_[1]
.sym 110234 VexRiscv._zz_151_[3]
.sym 110235 VexRiscv.CsrPlugin_mstatus_MIE
.sym 110236 $abc$38894$n4229_1
.sym 110237 $abc$38894$n4208_1
.sym 110238 $abc$38894$n4205_1
.sym 110239 VexRiscv._zz_286_[1]
.sym 110240 $abc$38894$n3643_1
.sym 110241 VexRiscv._zz_286_[0]
.sym 110242 $abc$38894$n3408_1
.sym 110243 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 110247 $abc$38894$n5615_1
.sym 110248 $abc$38894$n5619_1
.sym 110249 $abc$38894$n4199_1
.sym 110250 $abc$38894$n3636_1
.sym 110251 $abc$38894$n6316_1
.sym 110252 $abc$38894$n5629_1
.sym 110253 $abc$38894$n5606_1
.sym 110254 $abc$38894$n5580_1
.sym 110255 $abc$38894$n5626_1
.sym 110256 $abc$38894$n4204_1
.sym 110257 $abc$38894$n3636_1
.sym 110259 $abc$38894$n5632_1
.sym 110260 $abc$38894$n5608_1
.sym 110261 $abc$38894$n5585_1
.sym 110263 $abc$38894$n5627
.sym 110264 $abc$38894$n5633
.sym 110265 $abc$38894$n5631_1
.sym 110266 $abc$38894$n3646_1
.sym 110267 $abc$38894$n5582_1
.sym 110268 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 110269 $abc$38894$n5616_1
.sym 110270 $abc$38894$n3646_1
.sym 110271 $abc$38894$n5630
.sym 110272 $abc$38894$n6316_1
.sym 110273 VexRiscv._zz_151_[3]
.sym 110275 VexRiscv._zz_288_[7]
.sym 110276 VexRiscv._zz_151_[7]
.sym 110277 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110279 $abc$38894$n6312_1
.sym 110280 VexRiscv._zz_151_[2]
.sym 110283 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 110284 VexRiscv._zz_151_[3]
.sym 110285 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110287 VexRiscv._zz_49_[0]
.sym 110288 $abc$38894$n3806
.sym 110289 VexRiscv._zz_49_[1]
.sym 110290 $abc$38894$n5580_1
.sym 110291 VexRiscv._zz_36_[3]
.sym 110295 VexRiscv._zz_151_[2]
.sym 110296 $abc$38894$n6312_1
.sym 110297 $abc$38894$n5617_1
.sym 110299 $abc$38894$n5620
.sym 110300 $abc$38894$n5584_1
.sym 110301 $abc$38894$n5585_1
.sym 110302 $abc$38894$n3646_1
.sym 110303 $abc$38894$n5659_1
.sym 110304 $abc$38894$n5632_1
.sym 110305 $abc$38894$n5585_1
.sym 110307 $abc$38894$n3804
.sym 110308 VexRiscv._zz_49_[0]
.sym 110309 VexRiscv._zz_49_[1]
.sym 110310 VexRiscv._zz_151_[7]
.sym 110311 VexRiscv._zz_151_[9]
.sym 110312 $abc$38894$n3892_1
.sym 110315 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 110319 VexRiscv._zz_151_[6]
.sym 110320 $abc$38894$n3888_1
.sym 110323 $abc$38894$n3881_1
.sym 110324 $abc$38894$n3885_1
.sym 110325 $abc$38894$n3886_1
.sym 110326 $abc$38894$n3890_1
.sym 110327 $abc$38894$n6314_1
.sym 110328 VexRiscv._zz_151_[0]
.sym 110331 VexRiscv._zz_151_[7]
.sym 110332 $abc$38894$n3804
.sym 110335 $abc$38894$n3762
.sym 110336 $abc$38894$n3635_1
.sym 110339 $abc$38894$n3801_1
.sym 110340 $abc$38894$n3806
.sym 110341 $abc$38894$n3808
.sym 110342 $abc$38894$n3812
.sym 110343 $abc$38894$n3819_1
.sym 110344 VexRiscv._zz_151_[30]
.sym 110347 $abc$38894$n3809_1
.sym 110348 VexRiscv._zz_151_[28]
.sym 110351 $abc$38894$n3905
.sym 110352 $abc$38894$n3894_1
.sym 110353 $abc$38894$n3880
.sym 110354 $abc$38894$n3909
.sym 110355 VexRiscv._zz_36_[17]
.sym 110359 $abc$38894$n5793_1
.sym 110360 $abc$38894$n5798_1
.sym 110361 $abc$38894$n5796_1
.sym 110362 $abc$38894$n3646_1
.sym 110363 VexRiscv._zz_151_[11]
.sym 110364 $abc$38894$n3861_1
.sym 110367 $abc$38894$n3800
.sym 110368 $abc$38894$n3813_1
.sym 110369 $abc$38894$n3825_1
.sym 110371 $abc$38894$n3902_1
.sym 110372 VexRiscv._zz_151_[27]
.sym 110373 $abc$38894$n3895_1
.sym 110375 $abc$38894$n3799_1
.sym 110376 $abc$38894$n3832
.sym 110377 $abc$38894$n3879
.sym 110378 VexRiscv._zz_170_[2]
.sym 110379 $abc$38894$n3859_1
.sym 110380 $abc$38894$n3863_1
.sym 110381 $abc$38894$n3867_1
.sym 110382 VexRiscv._zz_151_[13]
.sym 110383 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 110384 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110385 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110387 $abc$38894$n3833_1
.sym 110388 $abc$38894$n3848_1
.sym 110389 $abc$38894$n3858
.sym 110390 $abc$38894$n3870_1
.sym 110391 $abc$38894$n6316_1
.sym 110392 VexRiscv._zz_151_[3]
.sym 110393 $abc$38894$n3871_1
.sym 110395 $abc$38894$n3864
.sym 110396 VexRiscv._zz_151_[14]
.sym 110399 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110403 $abc$38894$n3872_1
.sym 110404 $abc$38894$n3874
.sym 110405 VexRiscv._zz_151_[24]
.sym 110406 VexRiscv._zz_151_[17]
.sym 110407 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 110408 VexRiscv._zz_151_[13]
.sym 110409 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110411 VexRiscv._zz_135_[21]
.sym 110412 $abc$38894$n3439_1
.sym 110413 $abc$38894$n3927_1
.sym 110415 VexRiscv._zz_199_[17]
.sym 110416 VexRiscv._zz_285_[2]
.sym 110417 VexRiscv._zz_44_[1]
.sym 110418 VexRiscv._zz_44_[0]
.sym 110419 VexRiscv._zz_199_[19]
.sym 110420 VexRiscv._zz_285_[4]
.sym 110421 VexRiscv._zz_44_[1]
.sym 110422 VexRiscv._zz_44_[0]
.sym 110423 $abc$38894$n6036_1
.sym 110424 VexRiscv._zz_36_[15]
.sym 110425 $abc$38894$n5978_1
.sym 110427 VexRiscv._zz_199_[15]
.sym 110428 VexRiscv._zz_285_[0]
.sym 110429 VexRiscv._zz_44_[1]
.sym 110430 VexRiscv._zz_44_[0]
.sym 110431 $abc$38894$n6000_1
.sym 110432 VexRiscv._zz_36_[6]
.sym 110433 $abc$38894$n5978_1
.sym 110435 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 110436 VexRiscv._zz_151_[4]
.sym 110437 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 110441 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 110442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 110443 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 110445 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 110446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 110447 VexRiscv._zz_285_[2]
.sym 110448 VexRiscv._zz_199_[2]
.sym 110449 VexRiscv._zz_44_[0]
.sym 110450 VexRiscv._zz_44_[1]
.sym 110451 $abc$38894$n3803_1
.sym 110452 VexRiscv._zz_199_[6]
.sym 110455 VexRiscv._zz_199_[4]
.sym 110456 VexRiscv._zz_285_[4]
.sym 110457 VexRiscv._zz_44_[1]
.sym 110458 VexRiscv._zz_44_[0]
.sym 110459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 110463 $abc$38894$n5984_1
.sym 110464 VexRiscv._zz_36_[2]
.sym 110465 $abc$38894$n5978_1
.sym 110467 VexRiscv._zz_199_[0]
.sym 110468 VexRiscv._zz_285_[0]
.sym 110469 VexRiscv._zz_44_[1]
.sym 110470 VexRiscv._zz_44_[0]
.sym 110471 VexRiscv._zz_199_[12]
.sym 110472 VexRiscv._zz_170_[0]
.sym 110473 VexRiscv._zz_44_[1]
.sym 110474 VexRiscv._zz_44_[0]
.sym 110475 VexRiscv._zz_199_[3]
.sym 110476 VexRiscv._zz_285_[3]
.sym 110477 VexRiscv._zz_44_[1]
.sym 110478 VexRiscv._zz_44_[0]
.sym 110479 VexRiscv._zz_321_[3]
.sym 110480 $abc$38894$n4197
.sym 110481 $abc$38894$n149
.sym 110483 $abc$38894$n3803_1
.sym 110484 VexRiscv._zz_199_[11]
.sym 110487 VexRiscv._zz_199_[14]
.sym 110488 VexRiscv._zz_170_[2]
.sym 110489 VexRiscv._zz_44_[1]
.sym 110490 VexRiscv._zz_44_[0]
.sym 110491 $abc$38894$n3803_1
.sym 110492 VexRiscv._zz_199_[10]
.sym 110495 VexRiscv._zz_199_[18]
.sym 110496 VexRiscv._zz_285_[3]
.sym 110497 VexRiscv._zz_44_[1]
.sym 110498 VexRiscv._zz_44_[0]
.sym 110499 VexRiscv._zz_321_[8]
.sym 110500 $abc$38894$n4212
.sym 110501 $abc$38894$n149
.sym 110503 $abc$38894$n3803_1
.sym 110504 VexRiscv._zz_199_[5]
.sym 110507 $abc$38894$n5988_1
.sym 110508 VexRiscv._zz_36_[3]
.sym 110509 $abc$38894$n5978_1
.sym 110511 $abc$38894$n5996_1
.sym 110512 VexRiscv._zz_36_[5]
.sym 110513 $abc$38894$n5978_1
.sym 110515 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110519 $abc$38894$n3803_1
.sym 110520 VexRiscv._zz_199_[9]
.sym 110523 $abc$38894$n3803_1
.sym 110524 VexRiscv._zz_199_[7]
.sym 110527 VexRiscv._zz_288_[20]
.sym 110528 VexRiscv._zz_151_[20]
.sym 110529 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110531 $abc$38894$n3803_1
.sym 110532 VexRiscv._zz_199_[8]
.sym 110535 VexRiscv._zz_288_[26]
.sym 110536 VexRiscv._zz_151_[26]
.sym 110537 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110539 VexRiscv._zz_41_[9]
.sym 110540 VexRiscv._zz_199_[9]
.sym 110541 $abc$38894$n3924_1
.sym 110543 VexRiscv._zz_41_[12]
.sym 110544 VexRiscv._zz_199_[12]
.sym 110545 $abc$38894$n3924_1
.sym 110547 VexRiscv._zz_288_[15]
.sym 110548 VexRiscv._zz_151_[15]
.sym 110549 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110551 $abc$38894$n6008_1
.sym 110552 VexRiscv._zz_36_[8]
.sym 110553 $abc$38894$n5978_1
.sym 110555 $abc$38894$n6004_1
.sym 110556 VexRiscv._zz_36_[7]
.sym 110557 $abc$38894$n5978_1
.sym 110559 $abc$38894$n3874
.sym 110560 VexRiscv._zz_49_[0]
.sym 110561 VexRiscv._zz_49_[1]
.sym 110562 VexRiscv._zz_151_[24]
.sym 110563 $abc$38894$n6012_1
.sym 110564 VexRiscv._zz_36_[9]
.sym 110565 $abc$38894$n5978_1
.sym 110567 $abc$38894$n6459_1
.sym 110568 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 110569 VexRiscv._zz_47_[0]
.sym 110570 VexRiscv._zz_47_[1]
.sym 110571 VexRiscv._zz_41_[0]
.sym 110572 VexRiscv._zz_199_[0]
.sym 110573 $abc$38894$n3924_1
.sym 110575 $abc$38894$n6084_1
.sym 110576 VexRiscv._zz_36_[27]
.sym 110577 $abc$38894$n5978_1
.sym 110579 VexRiscv._zz_199_[27]
.sym 110580 VexRiscv._zz_286_[7]
.sym 110581 VexRiscv._zz_44_[1]
.sym 110582 VexRiscv._zz_44_[0]
.sym 110583 VexRiscv._zz_41_[3]
.sym 110584 VexRiscv._zz_199_[3]
.sym 110585 $abc$38894$n3924_1
.sym 110587 VexRiscv._zz_41_[6]
.sym 110588 VexRiscv._zz_199_[6]
.sym 110589 $abc$38894$n3924_1
.sym 110591 VexRiscv._zz_41_[5]
.sym 110592 VexRiscv._zz_199_[5]
.sym 110593 $abc$38894$n3924_1
.sym 110595 VexRiscv._zz_288_[24]
.sym 110596 VexRiscv._zz_151_[24]
.sym 110597 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110600 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 110601 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 110604 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 110605 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 110606 $auto$alumacc.cc:474:replace_alu$3886.C[1]
.sym 110608 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 110609 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 110610 $auto$alumacc.cc:474:replace_alu$3886.C[2]
.sym 110612 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 110613 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 110614 $auto$alumacc.cc:474:replace_alu$3886.C[3]
.sym 110616 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 110617 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 110618 $auto$alumacc.cc:474:replace_alu$3886.C[4]
.sym 110620 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 110621 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 110622 $auto$alumacc.cc:474:replace_alu$3886.C[5]
.sym 110624 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 110625 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 110626 $auto$alumacc.cc:474:replace_alu$3886.C[6]
.sym 110628 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 110629 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 110630 $auto$alumacc.cc:474:replace_alu$3886.C[7]
.sym 110632 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 110633 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 110634 $auto$alumacc.cc:474:replace_alu$3886.C[8]
.sym 110636 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 110637 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 110638 $auto$alumacc.cc:474:replace_alu$3886.C[9]
.sym 110640 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 110641 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 110642 $auto$alumacc.cc:474:replace_alu$3886.C[10]
.sym 110644 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 110645 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 110646 $auto$alumacc.cc:474:replace_alu$3886.C[11]
.sym 110648 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 110649 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 110650 $auto$alumacc.cc:474:replace_alu$3886.C[12]
.sym 110652 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 110653 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 110654 $auto$alumacc.cc:474:replace_alu$3886.C[13]
.sym 110656 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 110657 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 110658 $auto$alumacc.cc:474:replace_alu$3886.C[14]
.sym 110660 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 110661 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 110662 $auto$alumacc.cc:474:replace_alu$3886.C[15]
.sym 110664 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 110665 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 110666 $auto$alumacc.cc:474:replace_alu$3886.C[16]
.sym 110668 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 110669 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 110670 $auto$alumacc.cc:474:replace_alu$3886.C[17]
.sym 110672 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 110673 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 110674 $auto$alumacc.cc:474:replace_alu$3886.C[18]
.sym 110676 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 110677 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 110678 $auto$alumacc.cc:474:replace_alu$3886.C[19]
.sym 110680 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 110681 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110682 $auto$alumacc.cc:474:replace_alu$3886.C[20]
.sym 110684 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 110685 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110686 $auto$alumacc.cc:474:replace_alu$3886.C[21]
.sym 110688 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 110689 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110690 $auto$alumacc.cc:474:replace_alu$3886.C[22]
.sym 110692 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 110693 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110694 $auto$alumacc.cc:474:replace_alu$3886.C[23]
.sym 110696 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 110697 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110698 $auto$alumacc.cc:474:replace_alu$3886.C[24]
.sym 110700 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 110701 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110702 $auto$alumacc.cc:474:replace_alu$3886.C[25]
.sym 110704 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 110705 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110706 $auto$alumacc.cc:474:replace_alu$3886.C[26]
.sym 110708 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 110709 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110710 $auto$alumacc.cc:474:replace_alu$3886.C[27]
.sym 110712 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 110713 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110714 $auto$alumacc.cc:474:replace_alu$3886.C[28]
.sym 110716 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 110717 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110718 $auto$alumacc.cc:474:replace_alu$3886.C[29]
.sym 110720 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 110721 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110722 $auto$alumacc.cc:474:replace_alu$3886.C[30]
.sym 110724 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 110725 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 110726 $auto$alumacc.cc:474:replace_alu$3886.C[31]
.sym 110727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 110728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 110729 $abc$38894$n3428_1
.sym 110731 $abc$38894$n2495
.sym 110732 $abc$38894$n3665_1
.sym 110733 $abc$38894$n3884
.sym 110735 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 110736 $abc$38894$n6310_1
.sym 110737 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110739 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 110740 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 110741 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 110742 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 110743 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 110744 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 110745 $abc$38894$n151
.sym 110746 VexRiscv._zz_192_
.sym 110747 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 110748 $abc$38894$n6312_1
.sym 110749 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110751 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 110752 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 110753 $abc$38894$n151
.sym 110754 VexRiscv._zz_192_
.sym 110755 $abc$38894$n3710_1
.sym 110756 $abc$38894$n3665_1
.sym 110759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 110760 $abc$38894$n3963
.sym 110761 $abc$38894$n3962_1
.sym 110762 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 110763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 110764 $abc$38894$n3965_1
.sym 110765 $abc$38894$n4006
.sym 110767 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 110768 $abc$38894$n3963
.sym 110769 $abc$38894$n3962_1
.sym 110770 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 110771 basesoc_dat_w[3]
.sym 110775 basesoc_dat_w[1]
.sym 110779 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 110780 $abc$38894$n3965_1
.sym 110781 $abc$38894$n4010_1
.sym 110783 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 110784 $abc$38894$n3963
.sym 110785 $abc$38894$n3962_1
.sym 110786 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 110787 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 110788 $abc$38894$n3963
.sym 110789 $abc$38894$n3962_1
.sym 110790 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 110792 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110796 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110797 $PACKER_VCC_NET
.sym 110800 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 110801 $PACKER_VCC_NET
.sym 110802 $auto$alumacc.cc:474:replace_alu$3922.C[3]
.sym 110804 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 110805 $PACKER_VCC_NET
.sym 110806 $auto$alumacc.cc:474:replace_alu$3922.C[4]
.sym 110807 VexRiscv.execute_arbitration_isStuckByOthers
.sym 110811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 110812 $abc$38894$n3963
.sym 110813 $abc$38894$n3962_1
.sym 110814 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 110815 VexRiscv._zz_255_[3]
.sym 110816 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 110819 VexRiscv._zz_255_[4]
.sym 110820 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 110823 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 110824 $abc$38894$n3965_1
.sym 110825 $abc$38894$n4074_1
.sym 110827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 110831 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 110832 $abc$38894$n3965_1
.sym 110833 $abc$38894$n4002
.sym 110835 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 110836 $abc$38894$n3965_1
.sym 110837 $abc$38894$n4034
.sym 110839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 110840 $abc$38894$n3963
.sym 110841 $abc$38894$n3962_1
.sym 110842 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 110843 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 110844 $abc$38894$n3965_1
.sym 110845 $abc$38894$n4038
.sym 110847 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 110848 $abc$38894$n3965_1
.sym 110849 $abc$38894$n4081_1
.sym 110850 $abc$38894$n4082_1
.sym 110851 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 110852 $abc$38894$n3965_1
.sym 110853 $abc$38894$n4022_1
.sym 110855 $abc$38894$n3374
.sym 110856 $abc$38894$n4080_1
.sym 110857 $abc$38894$n3748_1
.sym 110859 $abc$38894$n4004_1
.sym 110860 $abc$38894$n4005
.sym 110861 $abc$38894$n3317
.sym 110862 $abc$38894$n3748_1
.sym 110863 $abc$38894$n4056
.sym 110864 $abc$38894$n4057
.sym 110865 $abc$38894$n3356
.sym 110866 $abc$38894$n3748_1
.sym 110867 $abc$38894$n4052
.sym 110868 $abc$38894$n4053
.sym 110869 $abc$38894$n3353
.sym 110870 $abc$38894$n3748_1
.sym 110871 $abc$38894$n4068_1
.sym 110872 $abc$38894$n4069_1
.sym 110873 $abc$38894$n3365
.sym 110874 $abc$38894$n3748_1
.sym 110875 $abc$38894$n3344
.sym 110876 $abc$38894$n4040
.sym 110877 $abc$38894$n3748_1
.sym 110879 $abc$38894$n4028_1
.sym 110880 $abc$38894$n4029
.sym 110881 $abc$38894$n3335
.sym 110882 $abc$38894$n3748_1
.sym 110883 $abc$38894$n4008
.sym 110884 $abc$38894$n4009
.sym 110885 $abc$38894$n3320
.sym 110886 $abc$38894$n3748_1
.sym 110888 basesoc_uart_tx_fifo_level0[0]
.sym 110892 basesoc_uart_tx_fifo_level0[1]
.sym 110893 $PACKER_VCC_NET
.sym 110896 basesoc_uart_tx_fifo_level0[2]
.sym 110897 $PACKER_VCC_NET
.sym 110898 $auto$alumacc.cc:474:replace_alu$3859.C[2]
.sym 110900 basesoc_uart_tx_fifo_level0[3]
.sym 110901 $PACKER_VCC_NET
.sym 110902 $auto$alumacc.cc:474:replace_alu$3859.C[3]
.sym 110904 basesoc_uart_tx_fifo_level0[4]
.sym 110905 $PACKER_VCC_NET
.sym 110906 $auto$alumacc.cc:474:replace_alu$3859.C[4]
.sym 110907 $abc$38894$n4494
.sym 110908 $abc$38894$n4495
.sym 110911 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 110912 $abc$38894$n3965_1
.sym 110913 $abc$38894$n4062_1
.sym 110915 $abc$38894$n4464
.sym 110916 $abc$38894$n4465
.sym 110919 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 110920 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 110921 $abc$38894$n151
.sym 110922 VexRiscv._zz_192_
.sym 110923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 110924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 110925 $abc$38894$n151
.sym 110926 VexRiscv._zz_192_
.sym 110927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 110928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 110929 $abc$38894$n3437_1
.sym 110931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 110935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 110936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 110937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 110938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 110939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 110940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 110941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 110942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 110943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 110944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110945 $abc$38894$n3684_1
.sym 110947 basesoc_uart_tx_fifo_level0[0]
.sym 110948 basesoc_uart_tx_fifo_level0[1]
.sym 110949 basesoc_uart_tx_fifo_level0[2]
.sym 110950 basesoc_uart_tx_fifo_level0[3]
.sym 110951 $abc$38894$n3721
.sym 110952 $abc$38894$n3725
.sym 110953 $abc$38894$n3718_1
.sym 110954 $abc$38894$n3724
.sym 110955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 110959 VexRiscv.execute_arbitration_isValid
.sym 110960 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 110961 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 110963 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 110967 $abc$38894$n3721
.sym 110968 $abc$38894$n5599_1
.sym 110971 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 110975 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 110976 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 110977 VexRiscv.execute_arbitration_isValid
.sym 110979 $abc$38894$n3716_1
.sym 110980 $abc$38894$n3727
.sym 110981 $abc$38894$n3432_1
.sym 110982 $abc$38894$n3739_1
.sym 110983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 110984 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 110985 $abc$38894$n3719
.sym 110986 $abc$38894$n3720_1
.sym 110987 VexRiscv._zz_17_
.sym 110988 VexRiscv.execute_arbitration_isValid
.sym 110989 $abc$38894$n3740
.sym 110991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 110992 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 110993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 110994 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 110995 $abc$38894$n5116_1
.sym 110996 $abc$38894$n5688
.sym 110999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 111000 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 111001 VexRiscv._zz_190_
.sym 111002 $abc$38894$n151
.sym 111003 $abc$38894$n3732
.sym 111004 $abc$38894$n3728
.sym 111005 $abc$38894$n3738
.sym 111006 VexRiscv.CsrPlugin_interrupt_valid
.sym 111007 $abc$38894$n3729
.sym 111008 $abc$38894$n3724
.sym 111011 $abc$38894$n5116_1
.sym 111012 $abc$38894$n5684
.sym 111019 $abc$38894$n4473
.sym 111020 $abc$38894$n4474
.sym 111027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 111028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 111029 VexRiscv._zz_190_
.sym 111030 $abc$38894$n151
.sym 111035 $abc$38894$n4425
.sym 111036 $abc$38894$n4426
.sym 111051 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 111063 VexRiscv._zz_35_[4]
.sym 111115 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 111119 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 111123 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 111127 basesoc_vexriscv_dbus_adr[3]
.sym 111128 basesoc_vexriscv_ibus_adr[3]
.sym 111129 grant
.sym 111143 VexRiscv.CsrPlugin_mip_MSIP
.sym 111144 VexRiscv.CsrPlugin_mie_MSIE
.sym 111145 VexRiscv._zz_188_
.sym 111146 VexRiscv.CsrPlugin_mstatus_MIE
.sym 111151 VexRiscv.CsrPlugin_mip_MSIP
.sym 111152 $abc$38894$n213
.sym 111153 $abc$38894$n4206_1
.sym 111163 $abc$38894$n3635_1
.sym 111164 $abc$38894$n4229_1
.sym 111167 VexRiscv._zz_335_
.sym 111168 $abc$38894$n3635_1
.sym 111175 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 111176 $abc$38894$n4245_1
.sym 111177 $abc$38894$n4202_1
.sym 111178 VexRiscv._zz_200_[12]
.sym 111179 $abc$38894$n3411_1
.sym 111180 $abc$38894$n3409_1
.sym 111181 $abc$38894$n4188
.sym 111182 $abc$38894$n3643_1
.sym 111183 $abc$38894$n4377_1
.sym 111184 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 111185 $abc$38894$n4353_1
.sym 111187 $abc$38894$n4415_1
.sym 111188 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 111189 $abc$38894$n4353_1
.sym 111191 $abc$38894$n3411_1
.sym 111192 $abc$38894$n3409_1
.sym 111193 $abc$38894$n4188
.sym 111194 $abc$38894$n3643_1
.sym 111195 VexRiscv.CsrPlugin_mtval[3]
.sym 111196 $abc$38894$n4207_1
.sym 111197 $abc$38894$n4192_1
.sym 111198 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 111199 $abc$38894$n4247_1
.sym 111200 VexRiscv._zz_170_[0]
.sym 111201 VexRiscv._zz_170_[1]
.sym 111202 VexRiscv._zz_151_[12]
.sym 111203 $abc$38894$n3408_1
.sym 111204 $abc$38894$n3410_1
.sym 111205 $abc$38894$n3411_1
.sym 111207 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 111208 $abc$38894$n5582_1
.sym 111211 VexRiscv._zz_286_[2]
.sym 111212 VexRiscv._zz_286_[3]
.sym 111215 $abc$38894$n3410_1
.sym 111216 $abc$38894$n3409_1
.sym 111217 $abc$38894$n4188
.sym 111219 VexRiscv._zz_288_[2]
.sym 111220 VexRiscv._zz_151_[2]
.sym 111221 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111223 VexRiscv._zz_286_[3]
.sym 111224 VexRiscv._zz_286_[2]
.sym 111225 $abc$38894$n3409_1
.sym 111227 spiflash_bus_dat_r[15]
.sym 111228 slave_sel_r[1]
.sym 111229 $abc$38894$n6169_1
.sym 111231 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 111232 VexRiscv._zz_151_[2]
.sym 111233 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111235 $abc$38894$n3410_1
.sym 111236 $abc$38894$n3409_1
.sym 111237 $abc$38894$n4188
.sym 111239 $abc$38894$n3883_1
.sym 111240 VexRiscv._zz_49_[0]
.sym 111241 VexRiscv._zz_49_[1]
.sym 111242 VexRiscv._zz_151_[5]
.sym 111243 VexRiscv._zz_288_[3]
.sym 111244 VexRiscv._zz_151_[3]
.sym 111245 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111247 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 111248 $abc$38894$n5582_1
.sym 111249 $abc$38894$n6411
.sym 111250 $abc$38894$n5580_1
.sym 111251 VexRiscv._zz_288_[12]
.sym 111252 VexRiscv._zz_151_[12]
.sym 111253 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111255 $abc$38894$n6413
.sym 111256 $abc$38894$n6412
.sym 111257 $abc$38894$n3646_1
.sym 111259 VexRiscv._zz_288_[5]
.sym 111260 VexRiscv._zz_151_[5]
.sym 111261 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111263 $abc$38894$n7
.sym 111267 $abc$38894$n13
.sym 111271 $abc$38894$n5734
.sym 111272 $abc$38894$n5714_1
.sym 111273 $abc$38894$n5585_1
.sym 111275 $abc$38894$n6310_1
.sym 111276 VexRiscv._zz_151_[1]
.sym 111279 $abc$38894$n3906_1
.sym 111280 VexRiscv._zz_151_[12]
.sym 111283 $abc$38894$n5879_1
.sym 111284 $abc$38894$n5856_1
.sym 111285 $abc$38894$n5585_1
.sym 111287 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 111288 VexRiscv._zz_151_[11]
.sym 111289 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111291 VexRiscv.dBus_cmd_payload_wr
.sym 111295 VexRiscv._zz_151_[5]
.sym 111296 $abc$38894$n3883_1
.sym 111299 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 111300 VexRiscv._zz_151_[25]
.sym 111301 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111303 $abc$38894$n3896_1
.sym 111304 $abc$38894$n3898
.sym 111305 VexRiscv._zz_151_[20]
.sym 111306 VexRiscv._zz_151_[18]
.sym 111307 VexRiscv._zz_288_[18]
.sym 111308 VexRiscv._zz_151_[18]
.sym 111309 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111311 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 111312 VexRiscv._zz_151_[17]
.sym 111313 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111315 $abc$38894$n3910
.sym 111316 $abc$38894$n3912_1
.sym 111317 VexRiscv._zz_151_[15]
.sym 111318 VexRiscv._zz_151_[23]
.sym 111319 $abc$38894$n3826
.sym 111320 $abc$38894$n3828
.sym 111321 VexRiscv._zz_151_[22]
.sym 111322 VexRiscv._zz_151_[19]
.sym 111323 $abc$38894$n5786_1
.sym 111324 $abc$38894$n5761
.sym 111325 $abc$38894$n5585_1
.sym 111326 $abc$38894$n3646_1
.sym 111327 $abc$38894$n5792_1
.sym 111328 $abc$38894$n4263_1
.sym 111329 $abc$38894$n3636_1
.sym 111331 basesoc_timer0_value[1]
.sym 111335 $abc$38894$n3855_1
.sym 111336 VexRiscv._zz_292_
.sym 111339 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 111343 $abc$38894$n3912_1
.sym 111344 VexRiscv._zz_292_
.sym 111347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 111351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 111355 VexRiscv._zz_36_[17]
.sym 111356 $abc$38894$n6044_1
.sym 111357 $abc$38894$n5978_1
.sym 111359 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 111363 $abc$38894$n5634_1
.sym 111364 VexRiscv._zz_36_[3]
.sym 111365 $abc$38894$n5598_1
.sym 111367 VexRiscv._zz_199_[31]
.sym 111368 VexRiscv._zz_152_
.sym 111369 VexRiscv._zz_44_[1]
.sym 111370 VexRiscv._zz_44_[0]
.sym 111371 $abc$38894$n3816
.sym 111372 VexRiscv._zz_292_
.sym 111375 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 111379 VexRiscv._zz_199_[23]
.sym 111380 VexRiscv._zz_286_[3]
.sym 111381 VexRiscv._zz_44_[1]
.sym 111382 VexRiscv._zz_44_[0]
.sym 111383 VexRiscv._zz_199_[13]
.sym 111384 VexRiscv._zz_170_[1]
.sym 111385 VexRiscv._zz_44_[1]
.sym 111386 VexRiscv._zz_44_[0]
.sym 111387 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 111391 $abc$38894$n3896_1
.sym 111392 VexRiscv._zz_292_
.sym 111395 VexRiscv._zz_199_[20]
.sym 111396 VexRiscv._zz_286_[0]
.sym 111397 VexRiscv._zz_44_[1]
.sym 111398 VexRiscv._zz_44_[0]
.sym 111399 VexRiscv._zz_288_[0]
.sym 111400 VexRiscv._zz_151_[0]
.sym 111401 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111403 VexRiscv._zz_288_[1]
.sym 111404 VexRiscv._zz_151_[1]
.sym 111405 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111408 VexRiscv._zz_292_
.sym 111409 VexRiscv._zz_291_[0]
.sym 111410 VexRiscv._zz_151_[0]
.sym 111411 basesoc_timer0_value[4]
.sym 111415 $abc$38894$n6316_1
.sym 111416 VexRiscv._zz_292_
.sym 111419 VexRiscv._zz_199_[1]
.sym 111420 VexRiscv._zz_285_[1]
.sym 111421 VexRiscv._zz_44_[1]
.sym 111422 VexRiscv._zz_44_[0]
.sym 111423 VexRiscv._zz_199_[16]
.sym 111424 VexRiscv._zz_285_[1]
.sym 111425 VexRiscv._zz_44_[1]
.sym 111426 VexRiscv._zz_44_[0]
.sym 111427 $abc$38894$n3851_1
.sym 111428 VexRiscv._zz_292_
.sym 111432 VexRiscv._zz_151_[0]
.sym 111436 VexRiscv._zz_292_
.sym 111437 VexRiscv._zz_291_[0]
.sym 111440 VexRiscv._zz_291_[1]
.sym 111441 VexRiscv._zz_151_[1]
.sym 111442 $auto$maccmap.cc:240:synth$8024.C[1]
.sym 111444 VexRiscv._zz_291_[2]
.sym 111445 VexRiscv._zz_151_[2]
.sym 111446 $auto$maccmap.cc:240:synth$8024.C[2]
.sym 111448 VexRiscv._zz_291_[3]
.sym 111449 VexRiscv._zz_151_[3]
.sym 111450 $auto$maccmap.cc:240:synth$8024.C[3]
.sym 111452 VexRiscv._zz_291_[4]
.sym 111453 VexRiscv._zz_151_[4]
.sym 111454 $auto$maccmap.cc:240:synth$8024.C[4]
.sym 111456 VexRiscv._zz_291_[5]
.sym 111457 VexRiscv._zz_151_[5]
.sym 111458 $auto$maccmap.cc:240:synth$8024.C[5]
.sym 111460 VexRiscv._zz_291_[6]
.sym 111461 VexRiscv._zz_151_[6]
.sym 111462 $auto$maccmap.cc:240:synth$8024.C[6]
.sym 111464 VexRiscv._zz_291_[7]
.sym 111465 VexRiscv._zz_151_[7]
.sym 111466 $auto$maccmap.cc:240:synth$8024.C[7]
.sym 111468 VexRiscv._zz_291_[8]
.sym 111469 VexRiscv._zz_151_[8]
.sym 111470 $auto$maccmap.cc:240:synth$8024.C[8]
.sym 111472 VexRiscv._zz_291_[9]
.sym 111473 VexRiscv._zz_151_[9]
.sym 111474 $auto$maccmap.cc:240:synth$8024.C[9]
.sym 111476 VexRiscv._zz_291_[10]
.sym 111477 VexRiscv._zz_151_[10]
.sym 111478 $auto$maccmap.cc:240:synth$8024.C[10]
.sym 111480 VexRiscv._zz_291_[11]
.sym 111481 VexRiscv._zz_151_[11]
.sym 111482 $auto$maccmap.cc:240:synth$8024.C[11]
.sym 111484 VexRiscv._zz_291_[12]
.sym 111485 VexRiscv._zz_151_[12]
.sym 111486 $auto$maccmap.cc:240:synth$8024.C[12]
.sym 111488 VexRiscv._zz_291_[13]
.sym 111489 VexRiscv._zz_151_[13]
.sym 111490 $auto$maccmap.cc:240:synth$8024.C[13]
.sym 111492 VexRiscv._zz_291_[14]
.sym 111493 VexRiscv._zz_151_[14]
.sym 111494 $auto$maccmap.cc:240:synth$8024.C[14]
.sym 111496 VexRiscv._zz_291_[15]
.sym 111497 VexRiscv._zz_151_[15]
.sym 111498 $auto$maccmap.cc:240:synth$8024.C[15]
.sym 111500 VexRiscv._zz_291_[16]
.sym 111501 VexRiscv._zz_151_[16]
.sym 111502 $auto$maccmap.cc:240:synth$8024.C[16]
.sym 111504 VexRiscv._zz_291_[17]
.sym 111505 VexRiscv._zz_151_[17]
.sym 111506 $auto$maccmap.cc:240:synth$8024.C[17]
.sym 111508 VexRiscv._zz_291_[18]
.sym 111509 VexRiscv._zz_151_[18]
.sym 111510 $auto$maccmap.cc:240:synth$8024.C[18]
.sym 111512 VexRiscv._zz_291_[19]
.sym 111513 VexRiscv._zz_151_[19]
.sym 111514 $auto$maccmap.cc:240:synth$8024.C[19]
.sym 111516 VexRiscv._zz_291_[20]
.sym 111517 VexRiscv._zz_151_[20]
.sym 111518 $auto$maccmap.cc:240:synth$8024.C[20]
.sym 111520 VexRiscv._zz_291_[21]
.sym 111521 VexRiscv._zz_151_[21]
.sym 111522 $auto$maccmap.cc:240:synth$8024.C[21]
.sym 111524 VexRiscv._zz_291_[22]
.sym 111525 VexRiscv._zz_151_[22]
.sym 111526 $auto$maccmap.cc:240:synth$8024.C[22]
.sym 111528 VexRiscv._zz_291_[23]
.sym 111529 VexRiscv._zz_151_[23]
.sym 111530 $auto$maccmap.cc:240:synth$8024.C[23]
.sym 111532 VexRiscv._zz_291_[24]
.sym 111533 VexRiscv._zz_151_[24]
.sym 111534 $auto$maccmap.cc:240:synth$8024.C[24]
.sym 111536 VexRiscv._zz_291_[25]
.sym 111537 VexRiscv._zz_151_[25]
.sym 111538 $auto$maccmap.cc:240:synth$8024.C[25]
.sym 111540 VexRiscv._zz_291_[26]
.sym 111541 VexRiscv._zz_151_[26]
.sym 111542 $auto$maccmap.cc:240:synth$8024.C[26]
.sym 111544 VexRiscv._zz_291_[27]
.sym 111545 VexRiscv._zz_151_[27]
.sym 111546 $auto$maccmap.cc:240:synth$8024.C[27]
.sym 111548 VexRiscv._zz_291_[28]
.sym 111549 VexRiscv._zz_151_[28]
.sym 111550 $auto$maccmap.cc:240:synth$8024.C[28]
.sym 111552 VexRiscv._zz_291_[29]
.sym 111553 VexRiscv._zz_151_[29]
.sym 111554 $auto$maccmap.cc:240:synth$8024.C[29]
.sym 111556 VexRiscv._zz_291_[30]
.sym 111557 VexRiscv._zz_151_[30]
.sym 111558 $auto$maccmap.cc:240:synth$8024.C[30]
.sym 111560 VexRiscv._zz_291_[31]
.sym 111561 VexRiscv._zz_151_[31]
.sym 111562 $auto$maccmap.cc:240:synth$8024.C[31]
.sym 111563 VexRiscv._zz_287_[3]
.sym 111564 VexRiscv._zz_286_[3]
.sym 111565 $abc$38894$n4149
.sym 111566 VexRiscv._zz_32_[1]
.sym 111567 VexRiscv._zz_285_[1]
.sym 111568 VexRiscv._zz_152_
.sym 111569 VexRiscv._zz_32_[1]
.sym 111571 $abc$38894$n5878_1
.sym 111572 $abc$38894$n6516
.sym 111573 $abc$38894$n3646_1
.sym 111575 VexRiscv._zz_287_[2]
.sym 111576 VexRiscv._zz_286_[2]
.sym 111577 $abc$38894$n4149
.sym 111578 VexRiscv._zz_32_[1]
.sym 111579 $abc$38894$n4149
.sym 111580 VexRiscv._zz_286_[7]
.sym 111583 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 111587 $abc$38894$n4149
.sym 111588 VexRiscv._zz_286_[6]
.sym 111591 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 111592 VexRiscv.CsrPlugin_mepc[31]
.sym 111593 $abc$38894$n3964
.sym 111594 $abc$38894$n3961
.sym 111595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 111596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 111597 VexRiscv._zz_190_
.sym 111598 $abc$38894$n151
.sym 111599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 111600 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111601 VexRiscv._zz_192_
.sym 111603 VexRiscv._zz_41_[15]
.sym 111604 VexRiscv._zz_199_[15]
.sym 111605 $abc$38894$n3924_1
.sym 111607 $abc$38894$n4149
.sym 111608 VexRiscv._zz_286_[9]
.sym 111611 VexRiscv._zz_41_[8]
.sym 111612 VexRiscv._zz_199_[8]
.sym 111613 $abc$38894$n3924_1
.sym 111615 $abc$38894$n4149
.sym 111616 VexRiscv._zz_286_[8]
.sym 111619 $abc$38894$n4170
.sym 111620 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 111621 VexRiscv._zz_152_
.sym 111622 $abc$38894$n3924_1
.sym 111623 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 111627 VexRiscv._zz_41_[20]
.sym 111628 VexRiscv._zz_199_[20]
.sym 111629 $abc$38894$n3924_1
.sym 111631 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 111635 VexRiscv._zz_41_[17]
.sym 111639 VexRiscv._zz_41_[16]
.sym 111640 VexRiscv._zz_199_[16]
.sym 111641 $abc$38894$n3924_1
.sym 111643 VexRiscv._zz_41_[17]
.sym 111644 VexRiscv._zz_199_[17]
.sym 111645 $abc$38894$n3924_1
.sym 111647 VexRiscv._zz_41_[19]
.sym 111648 VexRiscv._zz_199_[19]
.sym 111649 $abc$38894$n3924_1
.sym 111651 $abc$38894$n4149
.sym 111652 VexRiscv._zz_152_
.sym 111655 $abc$38894$n3710_1
.sym 111656 $abc$38894$n3646_1
.sym 111659 VexRiscv.CsrPlugin_mepc[13]
.sym 111660 $abc$38894$n4186
.sym 111661 $abc$38894$n4191_1
.sym 111662 VexRiscv.CsrPlugin_mtval[13]
.sym 111663 basesoc_adr[0]
.sym 111664 $abc$38894$n3604_1
.sym 111665 basesoc_we
.sym 111666 sys_rst
.sym 111667 $abc$38894$n4389
.sym 111668 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 111669 $abc$38894$n4353_1
.sym 111671 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 111672 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 111673 $abc$38894$n151
.sym 111674 VexRiscv._zz_192_
.sym 111675 VexRiscv.CsrPlugin_mepc[13]
.sym 111676 VexRiscv.lastStagePc[13]
.sym 111677 $abc$38894$n2490
.sym 111679 VexRiscv._zz_41_[27]
.sym 111680 VexRiscv._zz_199_[27]
.sym 111681 $abc$38894$n3924_1
.sym 111683 multiregimpl1_regs0[0]
.sym 111688 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 111689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 111693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 111694 $auto$alumacc.cc:474:replace_alu$3880.C[3]
.sym 111697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 111698 $auto$alumacc.cc:474:replace_alu$3880.C[4]
.sym 111701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 111702 $auto$alumacc.cc:474:replace_alu$3880.C[5]
.sym 111705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 111706 $auto$alumacc.cc:474:replace_alu$3880.C[6]
.sym 111709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 111710 $auto$alumacc.cc:474:replace_alu$3880.C[7]
.sym 111713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 111714 $auto$alumacc.cc:474:replace_alu$3880.C[8]
.sym 111717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 111718 $auto$alumacc.cc:474:replace_alu$3880.C[9]
.sym 111721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 111722 $auto$alumacc.cc:474:replace_alu$3880.C[10]
.sym 111725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 111726 $auto$alumacc.cc:474:replace_alu$3880.C[11]
.sym 111729 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 111730 $auto$alumacc.cc:474:replace_alu$3880.C[12]
.sym 111733 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 111734 $auto$alumacc.cc:474:replace_alu$3880.C[13]
.sym 111737 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 111738 $auto$alumacc.cc:474:replace_alu$3880.C[14]
.sym 111741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 111742 $auto$alumacc.cc:474:replace_alu$3880.C[15]
.sym 111745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 111746 $auto$alumacc.cc:474:replace_alu$3880.C[16]
.sym 111749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 111750 $auto$alumacc.cc:474:replace_alu$3880.C[17]
.sym 111753 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 111754 $auto$alumacc.cc:474:replace_alu$3880.C[18]
.sym 111757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 111758 $auto$alumacc.cc:474:replace_alu$3880.C[19]
.sym 111761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 111762 $auto$alumacc.cc:474:replace_alu$3880.C[20]
.sym 111765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 111766 $auto$alumacc.cc:474:replace_alu$3880.C[21]
.sym 111769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 111770 $auto$alumacc.cc:474:replace_alu$3880.C[22]
.sym 111773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 111774 $auto$alumacc.cc:474:replace_alu$3880.C[23]
.sym 111777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 111778 $auto$alumacc.cc:474:replace_alu$3880.C[24]
.sym 111781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 111782 $auto$alumacc.cc:474:replace_alu$3880.C[25]
.sym 111785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 111786 $auto$alumacc.cc:474:replace_alu$3880.C[26]
.sym 111789 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 111790 $auto$alumacc.cc:474:replace_alu$3880.C[27]
.sym 111793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 111794 $auto$alumacc.cc:474:replace_alu$3880.C[28]
.sym 111797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 111798 $auto$alumacc.cc:474:replace_alu$3880.C[29]
.sym 111801 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 111802 $auto$alumacc.cc:474:replace_alu$3880.C[30]
.sym 111805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 111806 $auto$alumacc.cc:474:replace_alu$3880.C[31]
.sym 111807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 111808 $abc$38894$n3963
.sym 111809 $abc$38894$n3962_1
.sym 111810 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 111811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 111812 $abc$38894$n3963
.sym 111813 $abc$38894$n3962_1
.sym 111814 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 111815 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 111819 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 111820 $abc$38894$n3965_1
.sym 111821 $abc$38894$n4070_1
.sym 111823 $abc$38894$n4379_1
.sym 111824 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 111825 $abc$38894$n4353_1
.sym 111827 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 111828 $abc$38894$n3965_1
.sym 111829 $abc$38894$n4058
.sym 111831 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111832 $abc$38894$n3963
.sym 111833 $abc$38894$n3962_1
.sym 111834 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 111835 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 111836 $abc$38894$n3965_1
.sym 111837 $abc$38894$n4041
.sym 111838 $abc$38894$n4042
.sym 111839 VexRiscv.CsrPlugin_mepc[18]
.sym 111840 VexRiscv.lastStagePc[18]
.sym 111841 $abc$38894$n2490
.sym 111843 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 111847 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 111848 $abc$38894$n3965_1
.sym 111849 $abc$38894$n4030
.sym 111851 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 111852 $abc$38894$n3748_1
.sym 111853 $abc$38894$n3884
.sym 111855 $abc$38894$n4325_1
.sym 111856 $abc$38894$n4327_1
.sym 111857 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 111858 $abc$38894$n4328_1
.sym 111859 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 111860 VexRiscv.CsrPlugin_mepc[13]
.sym 111861 $abc$38894$n3964
.sym 111862 $abc$38894$n3961
.sym 111863 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 111864 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 111865 VexRiscv._zz_190_
.sym 111866 $abc$38894$n151
.sym 111867 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 111868 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111871 $abc$38894$n3415_1
.sym 111872 $abc$38894$n3636_1
.sym 111873 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 111875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 111876 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 111877 VexRiscv._zz_190_
.sym 111878 $abc$38894$n151
.sym 111879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111880 VexRiscv._zz_287_[0]
.sym 111881 VexRiscv._zz_287_[1]
.sym 111882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 111883 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 111887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 111891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 111895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 111896 VexRiscv._zz_287_[3]
.sym 111897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 111898 VexRiscv._zz_287_[4]
.sym 111899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 111903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 111907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 111908 VexRiscv._zz_287_[2]
.sym 111909 $abc$38894$n3722_1
.sym 111910 $abc$38894$n3723
.sym 111911 $abc$38894$n3733
.sym 111912 $abc$38894$n3735_1
.sym 111913 $abc$38894$n3725
.sym 111915 VexRiscv._zz_287_[3]
.sym 111919 $abc$38894$n3733
.sym 111920 $abc$38894$n3735_1
.sym 111921 $abc$38894$n5599_1
.sym 111923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 111924 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 111925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 111926 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 111927 VexRiscv._zz_41_[30]
.sym 111931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 111932 VexRiscv._zz_287_[1]
.sym 111933 $abc$38894$n3736
.sym 111934 $abc$38894$n3737
.sym 111935 VexRiscv._zz_287_[3]
.sym 111936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 111937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 111938 VexRiscv._zz_287_[0]
.sym 111939 VexRiscv._zz_287_[1]
.sym 111944 basesoc_uart_rx_fifo_consume[0]
.sym 111949 basesoc_uart_rx_fifo_consume[1]
.sym 111953 basesoc_uart_rx_fifo_consume[2]
.sym 111954 $auto$alumacc.cc:474:replace_alu$3904.C[2]
.sym 111957 basesoc_uart_rx_fifo_consume[3]
.sym 111958 $auto$alumacc.cc:474:replace_alu$3904.C[3]
.sym 111959 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 111960 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 111961 VexRiscv.memory_arbitration_isValid
.sym 111963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 111964 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 111965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 111966 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 111968 $PACKER_VCC_NET
.sym 111969 basesoc_uart_rx_fifo_consume[0]
.sym 111971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 111972 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 111973 $abc$38894$n3730
.sym 111974 $abc$38894$n3731
.sym 111983 VexRiscv._zz_287_[2]
.sym 111987 VexRiscv._zz_287_[4]
.sym 111995 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 111999 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 112003 VexRiscv._zz_287_[0]
.sym 112031 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 112040 basesoc_uart_phy_rx_bitcount[0]
.sym 112045 basesoc_uart_phy_rx_bitcount[1]
.sym 112049 basesoc_uart_phy_rx_bitcount[2]
.sym 112050 $auto$alumacc.cc:474:replace_alu$3853.C[2]
.sym 112053 basesoc_uart_phy_rx_bitcount[3]
.sym 112054 $auto$alumacc.cc:474:replace_alu$3853.C[3]
.sym 112055 basesoc_uart_phy_rx_busy
.sym 112056 $abc$38894$n5897
.sym 112059 basesoc_uart_phy_rx_busy
.sym 112060 $abc$38894$n5899
.sym 112072 $PACKER_VCC_NET
.sym 112073 basesoc_uart_phy_rx_bitcount[0]
.sym 112083 basesoc_vexriscv_dbus_adr[0]
.sym 112084 basesoc_vexriscv_ibus_adr[0]
.sym 112085 grant
.sym 112091 basesoc_vexriscv_dbus_adr[1]
.sym 112092 basesoc_vexriscv_ibus_adr[1]
.sym 112093 grant
.sym 112095 basesoc_uart_phy_rx_busy
.sym 112096 $abc$38894$n5893
.sym 112103 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 112123 $abc$38894$n2124
.sym 112124 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 112127 VexRiscv.CsrPlugin_mip_MEIP
.sym 112128 VexRiscv.CsrPlugin_mie_MEIE
.sym 112131 $abc$38894$n3884
.sym 112132 $abc$38894$n5242
.sym 112135 VexRiscv.CsrPlugin_mepc[31]
.sym 112136 VexRiscv.lastStagePc[31]
.sym 112137 $abc$38894$n2490
.sym 112139 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 112143 $abc$38894$n4202_1
.sym 112144 VexRiscv._zz_200_[11]
.sym 112145 $abc$38894$n213
.sym 112146 VexRiscv.CsrPlugin_mip_MEIP
.sym 112147 $abc$38894$n4245_1
.sym 112148 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 112149 $abc$38894$n3642_1
.sym 112150 VexRiscv.CsrPlugin_mie_MEIE
.sym 112151 VexRiscv.CsrPlugin_mepc[12]
.sym 112152 $abc$38894$n4186
.sym 112153 $abc$38894$n4248_1
.sym 112155 VexRiscv.CsrPlugin_mtval[12]
.sym 112156 $abc$38894$n4191_1
.sym 112157 $abc$38894$n4249_1
.sym 112159 VexRiscv._zz_286_[0]
.sym 112160 $abc$38894$n4187_1
.sym 112161 VexRiscv._zz_286_[1]
.sym 112163 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 112167 VexRiscv._zz_36_[12]
.sym 112171 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 112172 $abc$38894$n5582_1
.sym 112175 VexRiscv._zz_286_[10]
.sym 112176 $abc$38894$n4190_1
.sym 112179 $abc$38894$n5730_1
.sym 112180 $abc$38894$n5735_1
.sym 112181 $abc$38894$n5733_1
.sym 112182 $abc$38894$n3646_1
.sym 112183 $abc$38894$n4187_1
.sym 112184 VexRiscv._zz_286_[0]
.sym 112185 VexRiscv._zz_286_[1]
.sym 112187 VexRiscv._zz_41_[25]
.sym 112191 $abc$38894$n5729_1
.sym 112192 $abc$38894$n4247_1
.sym 112193 $abc$38894$n3636_1
.sym 112195 VexRiscv._zz_41_[24]
.sym 112199 sys_rst
.sym 112200 basesoc_counter[1]
.sym 112203 $abc$38894$n3855_1
.sym 112204 VexRiscv._zz_49_[0]
.sym 112205 VexRiscv._zz_49_[1]
.sym 112206 VexRiscv._zz_151_[25]
.sym 112207 $abc$38894$n3906_1
.sym 112208 $abc$38894$n5732_1
.sym 112209 $abc$38894$n5606_1
.sym 112210 $abc$38894$n5580_1
.sym 112211 VexRiscv._zz_286_[10]
.sym 112212 VexRiscv._zz_152_
.sym 112213 VexRiscv._zz_286_[8]
.sym 112214 VexRiscv._zz_286_[9]
.sym 112215 basesoc_counter[0]
.sym 112216 basesoc_counter[1]
.sym 112219 VexRiscv._zz_286_[7]
.sym 112220 VexRiscv._zz_286_[4]
.sym 112221 VexRiscv._zz_286_[5]
.sym 112222 VexRiscv._zz_286_[6]
.sym 112223 $abc$38894$n5630
.sym 112224 $abc$38894$n3906_1
.sym 112225 VexRiscv._zz_151_[12]
.sym 112227 VexRiscv._zz_286_[6]
.sym 112228 VexRiscv._zz_286_[7]
.sym 112229 VexRiscv._zz_286_[4]
.sym 112230 VexRiscv._zz_286_[5]
.sym 112231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 112235 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 112239 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 112240 $abc$38894$n5582_1
.sym 112243 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 112247 $abc$38894$n3896_1
.sym 112248 VexRiscv._zz_49_[0]
.sym 112249 VexRiscv._zz_49_[1]
.sym 112250 VexRiscv._zz_151_[18]
.sym 112251 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 112255 $abc$38894$n5806_1
.sym 112256 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 112257 VexRiscv._zz_47_[0]
.sym 112258 VexRiscv._zz_47_[1]
.sym 112259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 112263 VexRiscv._zz_41_[25]
.sym 112264 $abc$38894$n3649_1
.sym 112265 $abc$38894$n3856
.sym 112267 VexRiscv._zz_41_[15]
.sym 112268 $abc$38894$n3649_1
.sym 112269 $abc$38894$n3913
.sym 112271 VexRiscv._zz_36_[17]
.sym 112272 $abc$38894$n5788
.sym 112273 $abc$38894$n5598_1
.sym 112275 VexRiscv._zz_41_[29]
.sym 112276 $abc$38894$n3649_1
.sym 112277 $abc$38894$n3823_1
.sym 112279 VexRiscv._zz_41_[6]
.sym 112280 $abc$38894$n3649_1
.sym 112281 $abc$38894$n3889_1
.sym 112283 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 112287 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 112291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 112295 VexRiscv._zz_41_[24]
.sym 112296 $abc$38894$n3649_1
.sym 112297 $abc$38894$n3875
.sym 112299 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 112303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 112307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 112311 VexRiscv._zz_41_[18]
.sym 112312 $abc$38894$n3649_1
.sym 112313 $abc$38894$n3897
.sym 112315 VexRiscv._zz_41_[9]
.sym 112316 $abc$38894$n3649_1
.sym 112317 $abc$38894$n3893_1
.sym 112319 VexRiscv._zz_36_[7]
.sym 112320 $abc$38894$n5672
.sym 112321 $abc$38894$n5598_1
.sym 112323 VexRiscv._zz_41_[10]
.sym 112324 $abc$38894$n3649_1
.sym 112325 $abc$38894$n3817_1
.sym 112327 VexRiscv._zz_41_[8]
.sym 112328 $abc$38894$n3649_1
.sym 112329 $abc$38894$n3852_1
.sym 112331 VexRiscv._zz_36_[14]
.sym 112332 $abc$38894$n5753_1
.sym 112333 $abc$38894$n5598_1
.sym 112335 VexRiscv._zz_41_[17]
.sym 112336 $abc$38894$n3649_1
.sym 112337 $abc$38894$n3873
.sym 112339 VexRiscv._zz_129_[3]
.sym 112340 VexRiscv._zz_287_[3]
.sym 112341 VexRiscv._zz_42_[0]
.sym 112342 $abc$38894$n6315_1
.sym 112343 VexRiscv._zz_41_[27]
.sym 112344 $abc$38894$n3649_1
.sym 112345 $abc$38894$n3903
.sym 112347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 112351 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 112355 VexRiscv._zz_41_[14]
.sym 112356 $abc$38894$n3649_1
.sym 112357 $abc$38894$n3865_1
.sym 112359 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 112363 $abc$38894$n6310_1
.sym 112364 VexRiscv._zz_292_
.sym 112367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 112371 $abc$38894$n6314_1
.sym 112372 VexRiscv._zz_292_
.sym 112375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 112379 $abc$38894$n3883_1
.sym 112380 VexRiscv._zz_292_
.sym 112383 $abc$38894$n6312_1
.sym 112384 VexRiscv._zz_292_
.sym 112387 $abc$38894$n3888_1
.sym 112388 VexRiscv._zz_292_
.sym 112391 $abc$38894$n3892_1
.sym 112392 VexRiscv._zz_292_
.sym 112395 $abc$38894$n3861_1
.sym 112396 VexRiscv._zz_292_
.sym 112399 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 112400 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 112401 VexRiscv._zz_170_[0]
.sym 112402 VexRiscv._zz_170_[1]
.sym 112403 $abc$38894$n6318_1
.sym 112404 VexRiscv._zz_292_
.sym 112407 $abc$38894$n3804
.sym 112408 VexRiscv._zz_292_
.sym 112411 $abc$38894$n5980_1
.sym 112412 VexRiscv._zz_36_[1]
.sym 112413 $abc$38894$n5978_1
.sym 112415 $abc$38894$n3906_1
.sym 112416 VexRiscv._zz_292_
.sym 112419 VexRiscv._zz_135_[21]
.sym 112423 $abc$38894$n3872_1
.sym 112424 VexRiscv._zz_292_
.sym 112427 $abc$38894$n3898
.sym 112428 VexRiscv._zz_292_
.sym 112431 $abc$38894$n3845
.sym 112432 VexRiscv._zz_292_
.sym 112435 $abc$38894$n3826
.sym 112436 VexRiscv._zz_292_
.sym 112439 $abc$38894$n3864
.sym 112440 VexRiscv._zz_292_
.sym 112443 $abc$38894$n3867_1
.sym 112444 VexRiscv._zz_292_
.sym 112447 $abc$38894$n3841
.sym 112448 VexRiscv._zz_292_
.sym 112451 $abc$38894$n3828
.sym 112452 VexRiscv._zz_292_
.sym 112455 VexRiscv._zz_288_[16]
.sym 112456 VexRiscv._zz_151_[16]
.sym 112457 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112459 $abc$38894$n3874
.sym 112460 VexRiscv._zz_292_
.sym 112463 $abc$38894$n3902_1
.sym 112464 VexRiscv._zz_292_
.sym 112467 $abc$38894$n3839
.sym 112468 VexRiscv._zz_292_
.sym 112471 $abc$38894$n3822
.sym 112472 VexRiscv._zz_292_
.sym 112475 VexRiscv._zz_288_[21]
.sym 112476 VexRiscv._zz_151_[21]
.sym 112477 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112479 VexRiscv._zz_199_[25]
.sym 112480 VexRiscv._zz_286_[5]
.sym 112481 VexRiscv._zz_44_[1]
.sym 112482 VexRiscv._zz_44_[0]
.sym 112483 VexRiscv._zz_288_[28]
.sym 112484 VexRiscv._zz_151_[28]
.sym 112485 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112487 VexRiscv._zz_288_[30]
.sym 112488 VexRiscv._zz_151_[30]
.sym 112489 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112491 VexRiscv._zz_288_[23]
.sym 112492 VexRiscv._zz_151_[23]
.sym 112493 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112495 VexRiscv._zz_199_[26]
.sym 112496 VexRiscv._zz_286_[6]
.sym 112497 VexRiscv._zz_44_[1]
.sym 112498 VexRiscv._zz_44_[0]
.sym 112499 $abc$38894$n3835_1
.sym 112500 VexRiscv._zz_292_
.sym 112503 $abc$38894$n3809_1
.sym 112504 VexRiscv._zz_292_
.sym 112507 VexRiscv._zz_288_[25]
.sym 112508 VexRiscv._zz_151_[25]
.sym 112509 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112511 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 112515 $abc$38894$n3819_1
.sym 112516 VexRiscv._zz_292_
.sym 112519 VexRiscv._zz_199_[24]
.sym 112520 VexRiscv._zz_286_[4]
.sym 112521 VexRiscv._zz_44_[1]
.sym 112522 VexRiscv._zz_44_[0]
.sym 112523 basesoc_dat_w[7]
.sym 112527 VexRiscv._zz_287_[0]
.sym 112528 VexRiscv._zz_286_[0]
.sym 112529 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 112530 VexRiscv._zz_32_[1]
.sym 112531 VexRiscv._zz_287_[4]
.sym 112532 VexRiscv._zz_286_[4]
.sym 112533 $abc$38894$n4149
.sym 112534 VexRiscv._zz_32_[1]
.sym 112535 VexRiscv._zz_32_[0]
.sym 112536 VexRiscv._zz_32_[1]
.sym 112539 $abc$38894$n4290_1
.sym 112540 $abc$38894$n6470_1
.sym 112541 $abc$38894$n3636_1
.sym 112543 $abc$38894$n4149
.sym 112544 VexRiscv._zz_286_[5]
.sym 112547 $abc$38894$n4284_1
.sym 112548 $abc$38894$n6461_1
.sym 112549 $abc$38894$n3636_1
.sym 112551 VexRiscv._zz_152_
.sym 112552 $abc$38894$n6345_1
.sym 112553 VexRiscv._zz_32_[0]
.sym 112554 VexRiscv._zz_32_[1]
.sym 112555 $abc$38894$n4164
.sym 112556 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 112557 VexRiscv._zz_152_
.sym 112558 $abc$38894$n3924_1
.sym 112559 VexRiscv._zz_170_[1]
.sym 112560 VexRiscv._zz_152_
.sym 112561 VexRiscv._zz_32_[1]
.sym 112563 VexRiscv._zz_41_[25]
.sym 112564 VexRiscv._zz_199_[25]
.sym 112565 $abc$38894$n3924_1
.sym 112567 $abc$38894$n4149
.sym 112568 VexRiscv._zz_286_[10]
.sym 112571 $abc$38894$n3924_1
.sym 112572 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 112575 VexRiscv._zz_10_[0]
.sym 112579 VexRiscv._zz_41_[24]
.sym 112580 VexRiscv._zz_199_[24]
.sym 112581 $abc$38894$n3924_1
.sym 112583 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 112584 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 112585 $abc$38894$n151
.sym 112586 VexRiscv._zz_192_
.sym 112587 VexRiscv.memory_arbitration_isValid
.sym 112588 VexRiscv.execute_to_memory_BRANCH_DO
.sym 112591 VexRiscv._zz_41_[18]
.sym 112592 VexRiscv._zz_199_[18]
.sym 112593 $abc$38894$n3924_1
.sym 112595 $abc$38894$n4491
.sym 112596 $abc$38894$n4492
.sym 112599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 112600 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 112601 $abc$38894$n151
.sym 112602 VexRiscv._zz_192_
.sym 112603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 112604 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 112605 VexRiscv._zz_190_
.sym 112606 $abc$38894$n151
.sym 112607 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 112608 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 112609 $abc$38894$n151
.sym 112610 VexRiscv._zz_192_
.sym 112611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 112612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 112613 $abc$38894$n151
.sym 112614 VexRiscv._zz_192_
.sym 112615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112619 VexRiscv._zz_41_[26]
.sym 112620 VexRiscv._zz_199_[26]
.sym 112621 $abc$38894$n3924_1
.sym 112623 VexRiscv._zz_41_[28]
.sym 112624 VexRiscv._zz_199_[28]
.sym 112625 $abc$38894$n3924_1
.sym 112627 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 112631 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 112635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 112639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 112640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112641 $abc$38894$n3428_1
.sym 112643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 112644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 112645 $abc$38894$n3428_1
.sym 112648 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 112649 VexRiscv._zz_122_
.sym 112652 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 112653 $abc$38894$n4970
.sym 112654 $auto$alumacc.cc:474:replace_alu$3883.C[2]
.sym 112656 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 112657 $abc$38894$n4971
.sym 112658 $auto$alumacc.cc:474:replace_alu$3883.C[3]
.sym 112660 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 112661 $abc$38894$n4972
.sym 112662 $auto$alumacc.cc:474:replace_alu$3883.C[4]
.sym 112664 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 112665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 112666 $auto$alumacc.cc:474:replace_alu$3883.C[5]
.sym 112668 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 112669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 112670 $auto$alumacc.cc:474:replace_alu$3883.C[6]
.sym 112672 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 112673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 112674 $auto$alumacc.cc:474:replace_alu$3883.C[7]
.sym 112676 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 112677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 112678 $auto$alumacc.cc:474:replace_alu$3883.C[8]
.sym 112680 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 112681 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 112682 $auto$alumacc.cc:474:replace_alu$3883.C[9]
.sym 112684 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 112685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 112686 $auto$alumacc.cc:474:replace_alu$3883.C[10]
.sym 112688 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 112689 $abc$38894$n4973
.sym 112690 $auto$alumacc.cc:474:replace_alu$3883.C[11]
.sym 112692 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 112693 $abc$38894$n4974
.sym 112694 $auto$alumacc.cc:474:replace_alu$3883.C[12]
.sym 112696 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 112697 $abc$38894$n4975
.sym 112698 $auto$alumacc.cc:474:replace_alu$3883.C[13]
.sym 112700 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 112701 $abc$38894$n4976
.sym 112702 $auto$alumacc.cc:474:replace_alu$3883.C[14]
.sym 112704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 112705 $abc$38894$n4977
.sym 112706 $auto$alumacc.cc:474:replace_alu$3883.C[15]
.sym 112708 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 112709 $abc$38894$n4978
.sym 112710 $auto$alumacc.cc:474:replace_alu$3883.C[16]
.sym 112712 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 112713 $abc$38894$n4979
.sym 112714 $auto$alumacc.cc:474:replace_alu$3883.C[17]
.sym 112716 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 112717 $abc$38894$n4980
.sym 112718 $auto$alumacc.cc:474:replace_alu$3883.C[18]
.sym 112720 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 112721 $abc$38894$n4981
.sym 112722 $auto$alumacc.cc:474:replace_alu$3883.C[19]
.sym 112724 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 112725 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112726 $auto$alumacc.cc:474:replace_alu$3883.C[20]
.sym 112728 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 112729 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112730 $auto$alumacc.cc:474:replace_alu$3883.C[21]
.sym 112732 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 112733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112734 $auto$alumacc.cc:474:replace_alu$3883.C[22]
.sym 112736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 112737 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112738 $auto$alumacc.cc:474:replace_alu$3883.C[23]
.sym 112740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 112741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112742 $auto$alumacc.cc:474:replace_alu$3883.C[24]
.sym 112744 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 112745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112746 $auto$alumacc.cc:474:replace_alu$3883.C[25]
.sym 112748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 112749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112750 $auto$alumacc.cc:474:replace_alu$3883.C[26]
.sym 112752 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 112753 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112754 $auto$alumacc.cc:474:replace_alu$3883.C[27]
.sym 112756 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 112757 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112758 $auto$alumacc.cc:474:replace_alu$3883.C[28]
.sym 112760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 112761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112762 $auto$alumacc.cc:474:replace_alu$3883.C[29]
.sym 112764 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 112765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112766 $auto$alumacc.cc:474:replace_alu$3883.C[30]
.sym 112768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 112769 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 112770 $auto$alumacc.cc:474:replace_alu$3883.C[31]
.sym 112771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 112775 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 112776 VexRiscv.CsrPlugin_mepc[21]
.sym 112777 $abc$38894$n3964
.sym 112778 $abc$38894$n3961
.sym 112779 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 112780 $abc$38894$n3963
.sym 112781 $abc$38894$n3962_1
.sym 112782 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 112783 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 112784 $abc$38894$n3963
.sym 112785 $abc$38894$n3962_1
.sym 112786 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 112787 VexRiscv._zz_90_
.sym 112788 VexRiscv.execute_arbitration_isValid
.sym 112789 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 112791 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 112792 $abc$38894$n3963
.sym 112793 $abc$38894$n3962_1
.sym 112794 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 112795 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 112796 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 112797 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112798 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112799 VexRiscv.memory_arbitration_isValid
.sym 112800 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 112801 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 112803 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 112807 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 112808 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 112809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 112810 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 112811 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 112812 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 112813 $abc$38894$n151
.sym 112814 VexRiscv._zz_192_
.sym 112815 VexRiscv._zz_41_[18]
.sym 112819 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 112823 VexRiscv.decode_to_execute_IS_MUL
.sym 112827 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 112828 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 112829 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 112830 $abc$38894$n3705
.sym 112831 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 112832 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 112833 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 112835 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112836 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112839 $abc$38894$n2479
.sym 112840 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 112841 $abc$38894$n3666_1
.sym 112843 $abc$38894$n3666_1
.sym 112844 $abc$38894$n151
.sym 112847 VexRiscv._zz_253_[1]
.sym 112848 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 112851 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 112852 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 112853 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112854 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112855 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 112856 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 112857 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112858 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112859 $abc$38894$n6391_1
.sym 112860 $abc$38894$n5508
.sym 112861 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 112862 $abc$38894$n5491
.sym 112863 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 112867 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 112871 basesoc_uart_rx_fifo_do_read
.sym 112872 sys_rst
.sym 112875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 112876 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 112877 VexRiscv._zz_190_
.sym 112878 $abc$38894$n151
.sym 112879 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 112880 VexRiscv._zz_287_[2]
.sym 112881 $abc$38894$n3734
.sym 112883 VexRiscv._zz_287_[4]
.sym 112884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112885 VexRiscv._zz_287_[0]
.sym 112886 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 112891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112892 VexRiscv._zz_287_[4]
.sym 112893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 112894 VexRiscv._zz_287_[3]
.sym 112895 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 112896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 112897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 112899 $abc$38894$n2479
.sym 112900 $abc$38894$n3705
.sym 112901 $abc$38894$n3666_1
.sym 112902 $abc$38894$n3432_1
.sym 112903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 112907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 112911 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 112915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 112919 $abc$38894$n3729
.sym 112920 VexRiscv.memory_arbitration_isValid
.sym 112921 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 112922 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 112923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 112927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 112928 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 112929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 112930 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 112931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 112935 $abc$38894$n4482
.sym 112936 $abc$38894$n4483
.sym 112939 $abc$38894$n4470
.sym 112940 $abc$38894$n4471
.sym 112943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 112944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 112945 VexRiscv._zz_190_
.sym 112946 $abc$38894$n151
.sym 112959 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 112960 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 112961 VexRiscv._zz_190_
.sym 112962 $abc$38894$n151
.sym 112963 $abc$38894$n4452
.sym 112964 $abc$38894$n4453
.sym 112995 basesoc_dat_w[4]
.sym 113007 basesoc_uart_phy_rx_bitcount[1]
.sym 113008 basesoc_uart_phy_rx_bitcount[2]
.sym 113009 basesoc_uart_phy_rx_bitcount[0]
.sym 113010 basesoc_uart_phy_rx_bitcount[3]
.sym 113011 basesoc_uart_phy_rx_bitcount[0]
.sym 113012 basesoc_uart_phy_rx_bitcount[1]
.sym 113013 basesoc_uart_phy_rx_bitcount[2]
.sym 113014 basesoc_uart_phy_rx_bitcount[3]
.sym 113019 basesoc_uart_phy_rx_bitcount[1]
.sym 113020 basesoc_uart_phy_rx_busy
.sym 113027 $abc$38894$n6129_1
.sym 113028 $abc$38894$n5098_1
.sym 113031 $abc$38894$n3368_1
.sym 113032 $abc$38894$n3366
.sym 113033 grant
.sym 113035 basesoc_vexriscv_dbus_adr[2]
.sym 113036 basesoc_vexriscv_ibus_adr[2]
.sym 113037 grant
.sym 113039 $abc$38894$n5242
.sym 113043 basesoc_uart_phy_rx_busy
.sym 113044 basesoc_uart_phy_rx_bitcount[0]
.sym 113045 basesoc_uart_phy_uart_clk_rxen
.sym 113046 $abc$38894$n3530
.sym 113047 $abc$38894$n3368_1
.sym 113048 grant
.sym 113049 $abc$38894$n3367_1
.sym 113050 $abc$38894$n2124
.sym 113051 basesoc_uart_phy_uart_clk_rxen
.sym 113052 basesoc_uart_phy_rx_busy
.sym 113053 $abc$38894$n3530
.sym 113055 $abc$38894$n3367_1
.sym 113056 basesoc_vexriscv_ibus_adr[0]
.sym 113057 basesoc_vexriscv_ibus_adr[1]
.sym 113058 basesoc_vexriscv_ibus_adr[2]
.sym 113059 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 113060 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 113063 VexRiscv._zz_129_[2]
.sym 113064 VexRiscv._zz_129_[3]
.sym 113065 VexRiscv._zz_129_[4]
.sym 113066 VexRiscv._zz_129_[5]
.sym 113067 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 113071 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 113075 VexRiscv.decode_to_execute_RS2[14]
.sym 113076 VexRiscv.decode_to_execute_RS2[15]
.sym 113077 VexRiscv.decode_to_execute_RS2[16]
.sym 113078 VexRiscv.decode_to_execute_RS2[17]
.sym 113079 VexRiscv._zz_129_[6]
.sym 113080 VexRiscv._zz_129_[7]
.sym 113081 VexRiscv.decode_to_execute_RS2[8]
.sym 113082 VexRiscv.decode_to_execute_RS2[9]
.sym 113083 $abc$38894$n3783_1
.sym 113084 $abc$38894$n3784
.sym 113085 $abc$38894$n3785_1
.sym 113086 $abc$38894$n3786
.sym 113087 VexRiscv.decode_to_execute_RS2[18]
.sym 113088 VexRiscv.decode_to_execute_RS2[19]
.sym 113089 VexRiscv.decode_to_execute_RS2[20]
.sym 113090 VexRiscv.decode_to_execute_RS2[21]
.sym 113091 VexRiscv._zz_129_[0]
.sym 113092 VexRiscv._zz_129_[1]
.sym 113093 $abc$38894$n3782
.sym 113094 $abc$38894$n3787_1
.sym 113095 VexRiscv.decode_to_execute_RS2[26]
.sym 113096 VexRiscv.decode_to_execute_RS2[27]
.sym 113097 VexRiscv.decode_to_execute_RS2[28]
.sym 113098 VexRiscv.decode_to_execute_RS2[29]
.sym 113099 VexRiscv.decode_to_execute_RS2[30]
.sym 113100 VexRiscv.decode_to_execute_RS2[31]
.sym 113101 VexRiscv._zz_170_[1]
.sym 113102 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 113103 VexRiscv.decode_to_execute_RS2[22]
.sym 113104 VexRiscv.decode_to_execute_RS2[23]
.sym 113105 VexRiscv.decode_to_execute_RS2[24]
.sym 113106 VexRiscv.decode_to_execute_RS2[25]
.sym 113107 VexRiscv._zz_41_[23]
.sym 113111 $abc$38894$n3781_1
.sym 113112 $abc$38894$n3788
.sym 113113 $abc$38894$n3789_1
.sym 113114 $abc$38894$n3790
.sym 113115 VexRiscv._zz_41_[31]
.sym 113119 VexRiscv.decode_to_execute_RS2[10]
.sym 113120 VexRiscv.decode_to_execute_RS2[11]
.sym 113121 VexRiscv.decode_to_execute_RS2[12]
.sym 113122 VexRiscv.decode_to_execute_RS2[13]
.sym 113123 VexRiscv._zz_41_[5]
.sym 113127 basesoc_vexriscv_dbus_we
.sym 113128 grant
.sym 113131 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 113135 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 113139 $abc$38894$n4242_1
.sym 113140 $abc$38894$n4243_1
.sym 113141 $abc$38894$n4244_1
.sym 113143 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 113147 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 113148 $abc$38894$n5582_1
.sym 113149 $abc$38894$n6403_1
.sym 113150 $abc$38894$n5580_1
.sym 113151 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 113155 $abc$38894$n4241_1
.sym 113156 VexRiscv._zz_170_[0]
.sym 113157 VexRiscv._zz_170_[1]
.sym 113158 VexRiscv._zz_151_[11]
.sym 113159 $abc$38894$n3365_1
.sym 113160 slave_sel[0]
.sym 113161 $abc$38894$n2159
.sym 113162 basesoc_counter[0]
.sym 113163 VexRiscv._zz_286_[10]
.sym 113164 $abc$38894$n3639_1
.sym 113165 $abc$38894$n3640_1
.sym 113166 $abc$38894$n3638_1
.sym 113167 $abc$38894$n6310_1
.sym 113168 VexRiscv._zz_49_[0]
.sym 113169 VexRiscv._zz_49_[1]
.sym 113170 VexRiscv._zz_151_[1]
.sym 113171 VexRiscv._zz_286_[4]
.sym 113172 VexRiscv._zz_286_[5]
.sym 113173 VexRiscv._zz_286_[6]
.sym 113175 $abc$38894$n3638_1
.sym 113176 $abc$38894$n3639_1
.sym 113177 $abc$38894$n3640_1
.sym 113179 basesoc_counter[1]
.sym 113180 basesoc_counter[0]
.sym 113181 $abc$38894$n5098_1
.sym 113183 VexRiscv._zz_286_[2]
.sym 113184 VexRiscv._zz_286_[3]
.sym 113185 VexRiscv._zz_286_[8]
.sym 113186 VexRiscv._zz_286_[9]
.sym 113187 $abc$38894$n5580_1
.sym 113188 $abc$38894$n6466_1
.sym 113189 $abc$38894$n3646_1
.sym 113190 $abc$38894$n5889
.sym 113191 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 113195 basesoc_vexriscv_dbus_cyc
.sym 113196 $abc$38894$n3366
.sym 113197 grant
.sym 113199 VexRiscv._zz_286_[0]
.sym 113200 VexRiscv._zz_286_[1]
.sym 113201 VexRiscv._zz_286_[7]
.sym 113202 VexRiscv._zz_152_
.sym 113203 VexRiscv._zz_36_[6]
.sym 113204 $abc$38894$n5661_1
.sym 113205 $abc$38894$n5598_1
.sym 113207 $abc$38894$n5807_1
.sym 113208 $abc$38894$n6443_1
.sym 113209 $abc$38894$n3646_1
.sym 113211 $abc$38894$n5808_1
.sym 113212 $abc$38894$n5786_1
.sym 113213 $abc$38894$n5585_1
.sym 113215 VexRiscv._zz_36_[9]
.sym 113216 $abc$38894$n5694_1
.sym 113217 $abc$38894$n5598_1
.sym 113219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 113223 VexRiscv.decode_to_execute_RS2[10]
.sym 113224 VexRiscv._zz_286_[10]
.sym 113225 VexRiscv._zz_42_[0]
.sym 113226 VexRiscv._zz_42_[1]
.sym 113227 VexRiscv.decode_to_execute_RS2[29]
.sym 113228 VexRiscv._zz_152_
.sym 113229 VexRiscv._zz_42_[0]
.sym 113230 VexRiscv._zz_42_[1]
.sym 113231 VexRiscv.decode_to_execute_RS2[18]
.sym 113232 VexRiscv._zz_152_
.sym 113233 VexRiscv._zz_42_[0]
.sym 113234 VexRiscv._zz_42_[1]
.sym 113235 VexRiscv.decode_to_execute_RS2[9]
.sym 113236 VexRiscv._zz_286_[9]
.sym 113237 VexRiscv._zz_42_[0]
.sym 113238 VexRiscv._zz_42_[1]
.sym 113239 VexRiscv._zz_129_[6]
.sym 113240 VexRiscv._zz_286_[6]
.sym 113241 VexRiscv._zz_42_[0]
.sym 113242 VexRiscv._zz_42_[1]
.sym 113243 VexRiscv.decode_to_execute_RS2[15]
.sym 113244 VexRiscv._zz_152_
.sym 113245 VexRiscv._zz_42_[0]
.sym 113246 VexRiscv._zz_42_[1]
.sym 113247 VexRiscv.decode_to_execute_RS2[25]
.sym 113248 VexRiscv._zz_152_
.sym 113249 VexRiscv._zz_42_[0]
.sym 113250 VexRiscv._zz_42_[1]
.sym 113251 VexRiscv._zz_41_[5]
.sym 113252 $abc$38894$n3649_1
.sym 113253 $abc$38894$n3884_1
.sym 113255 VexRiscv.decode_to_execute_RS2[14]
.sym 113256 VexRiscv._zz_152_
.sym 113257 VexRiscv._zz_42_[0]
.sym 113258 VexRiscv._zz_42_[1]
.sym 113259 VexRiscv._zz_286_[3]
.sym 113260 VexRiscv._zz_41_[3]
.sym 113261 VexRiscv._zz_42_[0]
.sym 113262 VexRiscv._zz_42_[1]
.sym 113263 VexRiscv._zz_42_[0]
.sym 113264 VexRiscv._zz_42_[1]
.sym 113267 VexRiscv._zz_286_[0]
.sym 113268 VexRiscv._zz_41_[0]
.sym 113269 VexRiscv._zz_42_[0]
.sym 113270 VexRiscv._zz_42_[1]
.sym 113271 VexRiscv.decode_to_execute_RS2[24]
.sym 113272 VexRiscv._zz_152_
.sym 113273 VexRiscv._zz_42_[0]
.sym 113274 VexRiscv._zz_42_[1]
.sym 113275 VexRiscv._zz_36_[15]
.sym 113276 $abc$38894$n5764
.sym 113277 $abc$38894$n5598_1
.sym 113279 $abc$38894$n3910
.sym 113280 VexRiscv._zz_292_
.sym 113283 VexRiscv.decode_to_execute_RS2[17]
.sym 113284 VexRiscv._zz_152_
.sym 113285 VexRiscv._zz_42_[0]
.sym 113286 VexRiscv._zz_42_[1]
.sym 113287 VexRiscv._zz_129_[0]
.sym 113288 VexRiscv._zz_287_[0]
.sym 113289 VexRiscv._zz_42_[0]
.sym 113290 $abc$38894$n6313_1
.sym 113291 VexRiscv.decode_to_execute_RS2[8]
.sym 113292 VexRiscv._zz_286_[8]
.sym 113293 VexRiscv._zz_42_[0]
.sym 113294 VexRiscv._zz_42_[1]
.sym 113295 VexRiscv._zz_129_[7]
.sym 113296 VexRiscv._zz_286_[7]
.sym 113297 VexRiscv._zz_42_[0]
.sym 113298 VexRiscv._zz_42_[1]
.sym 113299 VexRiscv._zz_286_[4]
.sym 113300 VexRiscv._zz_41_[4]
.sym 113301 VexRiscv._zz_42_[0]
.sym 113302 VexRiscv._zz_42_[1]
.sym 113303 VexRiscv._zz_129_[1]
.sym 113304 VexRiscv._zz_287_[1]
.sym 113305 VexRiscv._zz_42_[0]
.sym 113306 $abc$38894$n6309_1
.sym 113307 VexRiscv.decode_to_execute_RS2[27]
.sym 113308 VexRiscv._zz_152_
.sym 113309 VexRiscv._zz_42_[0]
.sym 113310 VexRiscv._zz_42_[1]
.sym 113311 VexRiscv.decode_to_execute_RS2[26]
.sym 113312 VexRiscv._zz_152_
.sym 113313 VexRiscv._zz_42_[0]
.sym 113314 VexRiscv._zz_42_[1]
.sym 113315 VexRiscv._zz_129_[2]
.sym 113316 VexRiscv._zz_287_[2]
.sym 113317 VexRiscv._zz_42_[0]
.sym 113318 $abc$38894$n6311_1
.sym 113319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 113323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 113327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 113331 VexRiscv._zz_129_[4]
.sym 113332 VexRiscv._zz_287_[4]
.sym 113333 VexRiscv._zz_42_[0]
.sym 113334 $abc$38894$n6317_1
.sym 113335 VexRiscv._zz_41_[7]
.sym 113336 $abc$38894$n3649_1
.sym 113337 $abc$38894$n3805_1
.sym 113339 $abc$38894$n6310_1
.sym 113340 $abc$38894$n6312_1
.sym 113341 $abc$38894$n6314_1
.sym 113342 $abc$38894$n6316_1
.sym 113343 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 113347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 113351 $abc$38894$n6318_1
.sym 113352 $abc$38894$n3647_1
.sym 113353 $abc$38894$n3664_1
.sym 113355 $abc$38894$n6140_1
.sym 113356 $abc$38894$n6141_1
.sym 113359 VexRiscv._zz_199_[22]
.sym 113360 VexRiscv._zz_286_[2]
.sym 113361 VexRiscv._zz_44_[1]
.sym 113362 VexRiscv._zz_44_[0]
.sym 113363 VexRiscv._zz_199_[28]
.sym 113364 VexRiscv._zz_286_[8]
.sym 113365 VexRiscv._zz_44_[1]
.sym 113366 VexRiscv._zz_44_[0]
.sym 113367 VexRiscv._zz_199_[21]
.sym 113368 VexRiscv._zz_286_[1]
.sym 113369 VexRiscv._zz_44_[1]
.sym 113370 VexRiscv._zz_44_[0]
.sym 113371 VexRiscv._zz_41_[16]
.sym 113372 $abc$38894$n3649_1
.sym 113373 $abc$38894$n3842_1
.sym 113375 spiflash_bus_dat_r[14]
.sym 113376 slave_sel_r[1]
.sym 113377 $abc$38894$n6167_1
.sym 113379 VexRiscv._zz_41_[19]
.sym 113380 $abc$38894$n3649_1
.sym 113381 $abc$38894$n3827_1
.sym 113383 VexRiscv._zz_41_[22]
.sym 113387 VexRiscv._zz_36_[2]
.sym 113391 VexRiscv._zz_41_[26]
.sym 113392 $abc$38894$n3649_1
.sym 113393 $abc$38894$n3840_1
.sym 113395 VexRiscv._zz_199_[30]
.sym 113396 VexRiscv._zz_286_[10]
.sym 113397 VexRiscv._zz_44_[1]
.sym 113398 VexRiscv._zz_44_[0]
.sym 113399 VexRiscv._zz_36_[13]
.sym 113403 $abc$38894$n6477_1
.sym 113404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 113405 VexRiscv._zz_47_[0]
.sym 113406 VexRiscv._zz_47_[1]
.sym 113407 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 113408 VexRiscv._zz_151_[31]
.sym 113409 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113411 $abc$38894$n3839
.sym 113412 $abc$38894$n3841
.sym 113413 VexRiscv._zz_151_[16]
.sym 113414 VexRiscv._zz_151_[26]
.sym 113415 $abc$38894$n3839
.sym 113416 VexRiscv._zz_49_[0]
.sym 113417 VexRiscv._zz_49_[1]
.sym 113418 VexRiscv._zz_151_[26]
.sym 113419 VexRiscv._zz_36_[29]
.sym 113420 $abc$38894$n5930_1
.sym 113421 $abc$38894$n5598_1
.sym 113423 $abc$38894$n6327_1
.sym 113424 VexRiscv._zz_32_[1]
.sym 113425 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 113427 VexRiscv._zz_32_[0]
.sym 113428 VexRiscv._zz_199_[1]
.sym 113429 VexRiscv._zz_286_[1]
.sym 113431 VexRiscv._zz_36_[27]
.sym 113432 $abc$38894$n5905_1
.sym 113433 $abc$38894$n5598_1
.sym 113435 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 113439 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 113440 $abc$38894$n5582_1
.sym 113443 $abc$38894$n3841
.sym 113444 VexRiscv._zz_49_[0]
.sym 113445 VexRiscv._zz_49_[1]
.sym 113446 VexRiscv._zz_151_[16]
.sym 113447 VexRiscv._zz_41_[7]
.sym 113448 VexRiscv._zz_199_[7]
.sym 113449 $abc$38894$n3924_1
.sym 113451 $abc$38894$n6080_1
.sym 113452 VexRiscv._zz_36_[26]
.sym 113453 $abc$38894$n5978_1
.sym 113455 VexRiscv._zz_41_[22]
.sym 113456 VexRiscv._zz_199_[22]
.sym 113457 $abc$38894$n3924_1
.sym 113459 VexRiscv._zz_36_[26]
.sym 113460 $abc$38894$n5893_1
.sym 113461 $abc$38894$n5598_1
.sym 113463 $abc$38894$n5580_1
.sym 113464 $abc$38894$n6441_1
.sym 113465 $abc$38894$n3646_1
.sym 113466 $abc$38894$n5783_1
.sym 113467 VexRiscv._zz_41_[23]
.sym 113468 VexRiscv._zz_199_[23]
.sym 113469 $abc$38894$n3924_1
.sym 113471 VexRiscv._zz_41_[2]
.sym 113472 VexRiscv._zz_199_[2]
.sym 113473 $abc$38894$n3924_1
.sym 113475 $abc$38894$n3365_1
.sym 113476 slave_sel[2]
.sym 113479 VexRiscv._zz_36_[24]
.sym 113483 $abc$38894$n6442_1
.sym 113484 $abc$38894$n6439_1
.sym 113485 $abc$38894$n4260_1
.sym 113486 $abc$38894$n3636_1
.sym 113487 VexRiscv._zz_41_[1]
.sym 113488 VexRiscv._zz_199_[1]
.sym 113489 $abc$38894$n3924_1
.sym 113491 VexRiscv._zz_41_[21]
.sym 113492 VexRiscv._zz_199_[21]
.sym 113493 $abc$38894$n3924_1
.sym 113495 VexRiscv._zz_41_[11]
.sym 113496 VexRiscv._zz_199_[11]
.sym 113497 $abc$38894$n3924_1
.sym 113499 VexRiscv._zz_36_[26]
.sym 113503 VexRiscv._zz_170_[1]
.sym 113504 VexRiscv._zz_197_
.sym 113505 $abc$38894$n3780
.sym 113506 VexRiscv._zz_198_
.sym 113507 VexRiscv._zz_36_[16]
.sym 113511 VexRiscv._zz_135_[22]
.sym 113512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 113513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 113514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 113515 VexRiscv._zz_197_
.sym 113516 VexRiscv.decode_to_execute_IS_MUL
.sym 113519 VexRiscv._zz_41_[13]
.sym 113520 VexRiscv._zz_199_[13]
.sym 113521 $abc$38894$n3924_1
.sym 113523 $abc$38894$n6072_1
.sym 113524 VexRiscv._zz_36_[24]
.sym 113525 $abc$38894$n5978_1
.sym 113527 VexRiscv._zz_36_[24]
.sym 113528 $abc$38894$n5869_1
.sym 113529 $abc$38894$n5598_1
.sym 113531 $abc$38894$n6040_1
.sym 113532 VexRiscv._zz_36_[16]
.sym 113533 $abc$38894$n5978_1
.sym 113535 VexRiscv._zz_41_[31]
.sym 113536 VexRiscv._zz_199_[31]
.sym 113537 $abc$38894$n3924_1
.sym 113539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 113543 $abc$38894$n4443
.sym 113544 $abc$38894$n4444
.sym 113547 $abc$38894$n4449
.sym 113548 $abc$38894$n4450
.sym 113551 VexRiscv._zz_198_
.sym 113552 VexRiscv._zz_199_[29]
.sym 113555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113556 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 113557 VexRiscv._zz_190_
.sym 113558 $abc$38894$n151
.sym 113559 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 113560 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 113561 $abc$38894$n151
.sym 113562 VexRiscv._zz_192_
.sym 113563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 113564 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 113565 VexRiscv._zz_190_
.sym 113566 $abc$38894$n151
.sym 113567 $abc$38894$n4509
.sym 113568 $abc$38894$n4510_1
.sym 113571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 113572 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 113573 VexRiscv._zz_190_
.sym 113574 $abc$38894$n151
.sym 113575 VexRiscv._zz_41_[30]
.sym 113576 VexRiscv._zz_199_[30]
.sym 113577 $abc$38894$n3924_1
.sym 113579 basesoc_uart_phy_sink_ready
.sym 113580 basesoc_uart_phy_sink_valid
.sym 113581 basesoc_uart_tx_fifo_level0[4]
.sym 113582 $abc$38894$n3534
.sym 113583 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 113587 $abc$38894$n3368_1
.sym 113588 basesoc_vexriscv_dbus_we
.sym 113589 basesoc_vexriscv_dbus_cyc
.sym 113590 grant
.sym 113591 VexRiscv._zz_200_[13]
.sym 113592 $abc$38894$n4202_1
.sym 113593 $abc$38894$n4252_1
.sym 113595 VexRiscv._zz_198_
.sym 113596 VexRiscv._zz_199_[27]
.sym 113599 VexRiscv._zz_198_
.sym 113600 VexRiscv._zz_199_[26]
.sym 113603 $abc$38894$n3534
.sym 113604 basesoc_uart_tx_fifo_level0[4]
.sym 113607 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 113611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 113615 $abc$38894$n4251_1
.sym 113616 VexRiscv._zz_170_[0]
.sym 113617 VexRiscv._zz_170_[1]
.sym 113618 VexRiscv._zz_151_[13]
.sym 113619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 113623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 113627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 113628 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 113629 $abc$38894$n3428_1
.sym 113631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 113635 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 113639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113640 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 113641 $abc$38894$n3428_1
.sym 113643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 113645 $abc$38894$n3428_1
.sym 113647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113648 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 113649 $abc$38894$n3428_1
.sym 113651 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 113655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113656 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 113657 $abc$38894$n3428_1
.sym 113659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 113660 $abc$38894$n3963
.sym 113661 $abc$38894$n3962_1
.sym 113662 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 113663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 113665 $abc$38894$n3428_1
.sym 113667 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 113668 $abc$38894$n3963
.sym 113669 $abc$38894$n3962_1
.sym 113670 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 113671 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 113672 $abc$38894$n3965_1
.sym 113673 $abc$38894$n4054
.sym 113675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113676 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 113677 $abc$38894$n3428_1
.sym 113679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 113681 $abc$38894$n3428_1
.sym 113683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 113687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 113688 $abc$38894$n3963
.sym 113689 $abc$38894$n3962_1
.sym 113690 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 113691 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 113692 $abc$38894$n3963
.sym 113693 $abc$38894$n3962_1
.sym 113694 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 113695 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 113696 $abc$38894$n3963
.sym 113697 $abc$38894$n3962_1
.sym 113698 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 113699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 113700 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 113701 $abc$38894$n3428_1
.sym 113703 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 113704 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 113705 $abc$38894$n151
.sym 113706 VexRiscv._zz_192_
.sym 113707 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 113708 $abc$38894$n3963
.sym 113709 $abc$38894$n3962_1
.sym 113710 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 113711 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 113712 $abc$38894$n3963
.sym 113713 $abc$38894$n3962_1
.sym 113714 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 113715 VexRiscv.CsrPlugin_mepc[21]
.sym 113716 VexRiscv.lastStagePc[21]
.sym 113717 $abc$38894$n2490
.sym 113719 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 113720 $abc$38894$n3963
.sym 113721 $abc$38894$n3962_1
.sym 113722 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 113723 $abc$38894$n4395
.sym 113724 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 113725 $abc$38894$n4353_1
.sym 113727 $abc$38894$n3368_1
.sym 113728 grant
.sym 113729 $abc$38894$n4350_1
.sym 113730 basesoc_vexriscv_dbus_cyc
.sym 113731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 113732 $abc$38894$n3965_1
.sym 113733 $abc$38894$n4046
.sym 113735 $abc$38894$n149
.sym 113736 $abc$38894$n3665_1
.sym 113737 $abc$38894$n3707
.sym 113739 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 113740 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 113741 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 113742 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 113743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 113744 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 113745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 113747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 113748 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 113749 VexRiscv._zz_190_
.sym 113750 $abc$38894$n151
.sym 113751 $abc$38894$n6389_1
.sym 113752 $abc$38894$n5504
.sym 113753 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 113754 $abc$38894$n5491
.sym 113755 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 113756 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 113757 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 113758 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 113759 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 113760 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 113761 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 113762 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 113763 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 113764 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 113765 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 113766 $abc$38894$n6397_1
.sym 113767 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 113768 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 113769 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 113770 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 113771 VexRiscv.memory_arbitration_isValid
.sym 113772 VexRiscv.execute_to_memory_IS_MUL
.sym 113775 $abc$38894$n149
.sym 113776 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 113777 $abc$38894$n3884
.sym 113778 $abc$38894$n151
.sym 113779 $abc$38894$n2429
.sym 113780 $abc$38894$n3665_1
.sym 113781 VexRiscv.execute_arbitration_isValid
.sym 113783 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 113784 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 113785 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 113786 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 113787 VexRiscv._zz_253_[1]
.sym 113788 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 113791 $abc$38894$n3415_1
.sym 113792 $abc$38894$n3636_1
.sym 113793 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 113794 $abc$38894$n3707
.sym 113795 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 113796 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 113797 $abc$38894$n5494
.sym 113799 $abc$38894$n3895
.sym 113800 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 113803 $abc$38894$n3709
.sym 113804 $abc$38894$n3706_1
.sym 113805 $abc$38894$n149
.sym 113806 $abc$38894$n3715
.sym 113807 $abc$38894$n4325_1
.sym 113808 $abc$38894$n4327_1
.sym 113809 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 113810 $abc$38894$n4328_1
.sym 113811 $abc$38894$n3705
.sym 113812 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 113813 $abc$38894$n3669_1
.sym 113815 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 113816 $abc$38894$n3895
.sym 113817 $abc$38894$n3884
.sym 113819 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 113823 VexRiscv.memory_arbitration_isValid
.sym 113824 VexRiscv.lastStageIsFiring
.sym 113827 $abc$38894$n3895
.sym 113828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 113831 $abc$38894$n3665_1
.sym 113832 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 113835 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 113836 $abc$38894$n151
.sym 113837 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 113839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 113840 $abc$38894$n3432_1
.sym 113841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 113842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 113843 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 113844 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 113845 $abc$38894$n3414_1
.sym 113846 $abc$38894$n3415_1
.sym 113847 $abc$38894$n2429
.sym 113848 $abc$38894$n3895
.sym 113849 $abc$38894$n3884
.sym 113851 $abc$38894$n3895
.sym 113852 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 113855 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 113856 $abc$38894$n2479
.sym 113857 $abc$38894$n3665_1
.sym 113859 $abc$38894$n2429
.sym 113860 $abc$38894$n3665_1
.sym 113861 $abc$38894$n3884
.sym 113863 VexRiscv.CsrPlugin_exception
.sym 113864 VexRiscv.execute_arbitration_isValid
.sym 113865 VexRiscv.CsrPlugin_interrupt_valid
.sym 113866 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 113867 VexRiscv.lastStageIsFiring
.sym 113868 VexRiscv._zz_29_
.sym 113869 VexRiscv.memory_arbitration_isValid
.sym 113870 VexRiscv._zz_15_
.sym 113871 VexRiscv.CsrPlugin_exception
.sym 113875 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 113879 $abc$38894$n3718_1
.sym 113880 VexRiscv.memory_arbitration_isValid
.sym 113881 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 113882 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 113883 $abc$38894$n3795_1
.sym 113884 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 113885 $abc$38894$n3471_1
.sym 113886 $abc$38894$n4329_1
.sym 113887 VexRiscv._zz_29_
.sym 113888 VexRiscv.lastStageIsFiring
.sym 113889 VexRiscv.CsrPlugin_hadException
.sym 113890 $abc$38894$n3413_1
.sym 113891 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 113895 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 113899 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 113900 $abc$38894$n149
.sym 113901 $abc$38894$n151
.sym 113902 VexRiscv.memory_arbitration_isValid
.sym 113903 VexRiscv.CsrPlugin_exception
.sym 113907 $abc$38894$n2478
.sym 113911 VexRiscv.CsrPlugin_exception
.sym 113912 $abc$38894$n4330_1
.sym 113913 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 113915 $abc$38894$n149
.sym 113916 $abc$38894$n3795_1
.sym 113919 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 113923 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 113931 $abc$38894$n3884
.sym 113935 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 113936 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 113937 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 113939 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 113940 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 113941 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 113942 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 113951 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 113959 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 113960 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 113961 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 113963 VexRiscv._zz_170_[0]
.sym 113967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 113975 VexRiscv._zz_170_[1]
.sym 113979 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 113980 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 113981 $abc$38894$n5332_1
.sym 113982 $abc$38894$n5098_1
.sym 113983 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 113984 $abc$38894$n5329
.sym 113985 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 113986 $abc$38894$n5098_1
.sym 113987 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 113988 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 113989 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 114007 spiflash_bus_dat_r[13]
.sym 114008 array_muxed0[4]
.sym 114009 $abc$38894$n3624_1
.sym 114011 spiflash_bus_dat_r[11]
.sym 114012 array_muxed0[2]
.sym 114013 $abc$38894$n3624_1
.sym 114015 spiflash_bus_dat_r[12]
.sym 114016 array_muxed0[3]
.sym 114017 $abc$38894$n3624_1
.sym 114027 $abc$38894$n5626
.sym 114035 $abc$38894$n5626
.sym 114036 $abc$38894$n3516
.sym 114059 VexRiscv.CsrPlugin_mepc[5]
.sym 114060 VexRiscv.lastStagePc[5]
.sym 114061 $abc$38894$n2490
.sym 114071 $abc$38894$n4363_1
.sym 114072 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 114073 $abc$38894$n4353_1
.sym 114075 $abc$38894$n4352_1
.sym 114076 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 114077 $abc$38894$n4353_1
.sym 114079 $abc$38894$n4207_1
.sym 114080 VexRiscv.CsrPlugin_mtval[31]
.sym 114081 $abc$38894$n4186
.sym 114082 VexRiscv.CsrPlugin_mepc[31]
.sym 114087 $abc$38894$n2185
.sym 114091 $abc$38894$n4221_1
.sym 114092 VexRiscv._zz_170_[0]
.sym 114093 VexRiscv._zz_170_[1]
.sym 114094 VexRiscv._zz_151_[5]
.sym 114095 $abc$38894$n5630
.sym 114096 $abc$38894$n3861_1
.sym 114097 VexRiscv._zz_151_[11]
.sym 114099 $abc$38894$n5607_1
.sym 114100 $abc$38894$n5609_1
.sym 114101 $abc$38894$n6404_1
.sym 114102 $abc$38894$n3646_1
.sym 114103 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 114104 VexRiscv._zz_151_[0]
.sym 114105 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114106 $abc$38894$n5585_1
.sym 114107 VexRiscv.CsrPlugin_mepc[5]
.sym 114108 $abc$38894$n4186
.sym 114109 $abc$38894$n4222_1
.sym 114111 $abc$38894$n5608_1
.sym 114112 $abc$38894$n5585_1
.sym 114115 $abc$38894$n3861_1
.sym 114116 $abc$38894$n5725
.sym 114117 $abc$38894$n5606_1
.sym 114118 $abc$38894$n5580_1
.sym 114119 $abc$38894$n6467_1
.sym 114120 $abc$38894$n6464_1
.sym 114121 $abc$38894$n4287_1
.sym 114122 $abc$38894$n3636_1
.sym 114123 VexRiscv.CsrPlugin_mepc[11]
.sym 114124 $abc$38894$n4186
.sym 114125 $abc$38894$n4191_1
.sym 114126 VexRiscv.CsrPlugin_mtval[11]
.sym 114127 basesoc_counter[0]
.sym 114131 $abc$38894$n4221_1
.sym 114132 $abc$38894$n6414
.sym 114133 $abc$38894$n3636_1
.sym 114135 $abc$38894$n5630
.sym 114136 $abc$38894$n3828
.sym 114137 VexRiscv._zz_151_[22]
.sym 114139 $abc$38894$n3828
.sym 114140 $abc$38894$n5853_1
.sym 114141 $abc$38894$n5606_1
.sym 114142 $abc$38894$n5580_1
.sym 114143 basesoc_counter[0]
.sym 114144 basesoc_counter[1]
.sym 114147 $abc$38894$n4194_1
.sym 114148 $abc$38894$n6405_1
.sym 114149 $abc$38894$n3636_1
.sym 114151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114155 VexRiscv._zz_288_[19]
.sym 114156 VexRiscv._zz_151_[19]
.sym 114157 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114159 $abc$38894$n6076_1
.sym 114160 VexRiscv._zz_36_[25]
.sym 114161 $abc$38894$n5978_1
.sym 114163 VexRiscv._zz_36_[25]
.sym 114164 $abc$38894$n5881_1
.sym 114165 $abc$38894$n5598_1
.sym 114167 VexRiscv._zz_36_[5]
.sym 114168 $abc$38894$n5650
.sym 114169 $abc$38894$n5598_1
.sym 114171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 114172 VexRiscv._zz_151_[23]
.sym 114173 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114175 $abc$38894$n4266_1
.sym 114176 $abc$38894$n6444_1
.sym 114177 $abc$38894$n3636_1
.sym 114179 VexRiscv._zz_36_[18]
.sym 114180 $abc$38894$n5800_1
.sym 114181 $abc$38894$n5598_1
.sym 114183 VexRiscv._zz_129_[5]
.sym 114184 VexRiscv._zz_286_[5]
.sym 114185 VexRiscv._zz_42_[0]
.sym 114186 VexRiscv._zz_42_[1]
.sym 114187 VexRiscv._zz_41_[23]
.sym 114188 $abc$38894$n3649_1
.sym 114189 $abc$38894$n3911
.sym 114191 basesoc_ctrl_reset_reset_r
.sym 114195 VexRiscv.decode_to_execute_RS2[12]
.sym 114196 VexRiscv._zz_152_
.sym 114197 VexRiscv._zz_42_[0]
.sym 114198 VexRiscv._zz_42_[1]
.sym 114199 $abc$38894$n6481_1
.sym 114200 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 114201 VexRiscv._zz_47_[0]
.sym 114202 VexRiscv._zz_47_[1]
.sym 114203 $abc$38894$n3819_1
.sym 114204 VexRiscv._zz_49_[0]
.sym 114205 VexRiscv._zz_49_[1]
.sym 114206 VexRiscv._zz_151_[30]
.sym 114207 $abc$38894$n3910
.sym 114208 VexRiscv._zz_49_[0]
.sym 114209 VexRiscv._zz_49_[1]
.sym 114210 VexRiscv._zz_151_[23]
.sym 114211 $abc$38894$n5951_1
.sym 114212 $abc$38894$n6519
.sym 114213 $abc$38894$n3646_1
.sym 114215 VexRiscv._zz_36_[10]
.sym 114216 $abc$38894$n5705_1
.sym 114217 $abc$38894$n5598_1
.sym 114219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 114223 $abc$38894$n5586_1
.sym 114224 VexRiscv._zz_36_[0]
.sym 114225 $abc$38894$n5598_1
.sym 114227 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 114228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 114229 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 114230 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 114231 VexRiscv._zz_41_[11]
.sym 114232 $abc$38894$n3649_1
.sym 114233 $abc$38894$n3862
.sym 114235 VexRiscv._zz_41_[30]
.sym 114236 $abc$38894$n3649_1
.sym 114237 $abc$38894$n3820
.sym 114239 VexRiscv._zz_41_[12]
.sym 114240 $abc$38894$n3649_1
.sym 114241 $abc$38894$n3907
.sym 114243 VexRiscv._zz_135_[22]
.sym 114247 VexRiscv._zz_41_[31]
.sym 114248 $abc$38894$n3649_1
.sym 114249 $abc$38894$n3836_1
.sym 114251 VexRiscv._zz_41_[22]
.sym 114252 $abc$38894$n3649_1
.sym 114253 $abc$38894$n3829_1
.sym 114255 VexRiscv._zz_41_[20]
.sym 114256 $abc$38894$n3649_1
.sym 114257 $abc$38894$n3899_1
.sym 114259 VexRiscv._zz_41_[13]
.sym 114260 $abc$38894$n3649_1
.sym 114261 $abc$38894$n3868_1
.sym 114263 VexRiscv._zz_41_[21]
.sym 114264 $abc$38894$n3649_1
.sym 114265 $abc$38894$n3846_1
.sym 114267 VexRiscv._zz_41_[28]
.sym 114268 $abc$38894$n3649_1
.sym 114269 $abc$38894$n3810
.sym 114271 VexRiscv._zz_286_[2]
.sym 114272 VexRiscv._zz_41_[2]
.sym 114273 VexRiscv._zz_42_[0]
.sym 114274 VexRiscv._zz_42_[1]
.sym 114275 VexRiscv._zz_286_[1]
.sym 114276 VexRiscv._zz_41_[1]
.sym 114277 VexRiscv._zz_42_[0]
.sym 114278 VexRiscv._zz_42_[1]
.sym 114279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 114283 VexRiscv._zz_36_[16]
.sym 114284 $abc$38894$n5775_1
.sym 114285 $abc$38894$n5598_1
.sym 114287 $abc$38894$n5610_1
.sym 114288 VexRiscv._zz_36_[1]
.sym 114289 $abc$38894$n5598_1
.sym 114291 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 114295 $abc$38894$n5621
.sym 114296 VexRiscv._zz_36_[2]
.sym 114297 $abc$38894$n5598_1
.sym 114299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 114303 $abc$38894$n5749
.sym 114304 VexRiscv._zz_36_[13]
.sym 114305 $abc$38894$n5598_1
.sym 114307 VexRiscv._zz_36_[8]
.sym 114308 $abc$38894$n5683
.sym 114309 $abc$38894$n5598_1
.sym 114311 $abc$38894$n6028_1
.sym 114312 VexRiscv._zz_36_[13]
.sym 114313 $abc$38894$n5978_1
.sym 114315 $abc$38894$n6432
.sym 114316 $abc$38894$n6429
.sym 114317 $abc$38894$n4251_1
.sym 114318 $abc$38894$n3636_1
.sym 114319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 114323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 114327 VexRiscv._zz_36_[4]
.sym 114328 $abc$38894$n5638_1
.sym 114329 $abc$38894$n5598_1
.sym 114331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 114335 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 114339 $abc$38894$n5927_1
.sym 114340 $abc$38894$n6518_1
.sym 114341 $abc$38894$n3646_1
.sym 114343 $abc$38894$n86
.sym 114347 VexRiscv._zz_288_[13]
.sym 114348 VexRiscv._zz_151_[13]
.sym 114349 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114351 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 114352 $abc$38894$n5582_1
.sym 114356 basesoc_uart_phy_storage[0]
.sym 114357 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114359 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 114360 VexRiscv._zz_151_[24]
.sym 114361 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114363 $abc$38894$n5580_1
.sym 114364 $abc$38894$n6431
.sym 114365 $abc$38894$n3646_1
.sym 114366 $abc$38894$n5745_1
.sym 114367 $abc$38894$n3867_1
.sym 114368 VexRiscv._zz_49_[0]
.sym 114369 VexRiscv._zz_49_[1]
.sym 114370 VexRiscv._zz_151_[13]
.sym 114371 basesoc_uart_phy_tx_busy
.sym 114372 $abc$38894$n5999
.sym 114375 basesoc_uart_phy_tx_busy
.sym 114376 $abc$38894$n6025
.sym 114379 basesoc_uart_phy_tx_busy
.sym 114380 $abc$38894$n6021
.sym 114383 basesoc_uart_phy_tx_busy
.sym 114384 $abc$38894$n6015
.sym 114387 basesoc_uart_phy_tx_busy
.sym 114388 $abc$38894$n6017
.sym 114391 basesoc_uart_phy_tx_busy
.sym 114392 $abc$38894$n6027
.sym 114395 basesoc_uart_phy_rx_busy
.sym 114396 $abc$38894$n5946
.sym 114399 basesoc_uart_phy_tx_busy
.sym 114400 $abc$38894$n6019
.sym 114403 basesoc_uart_phy_tx_busy
.sym 114404 $abc$38894$n6023
.sym 114407 basesoc_uart_phy_tx_busy
.sym 114408 $abc$38894$n6033
.sym 114411 basesoc_uart_phy_tx_busy
.sym 114412 $abc$38894$n6041
.sym 114415 $abc$38894$n94
.sym 114419 basesoc_uart_phy_tx_busy
.sym 114420 $abc$38894$n6039
.sym 114423 $abc$38894$n100
.sym 114427 basesoc_uart_phy_tx_busy
.sym 114428 $abc$38894$n6045
.sym 114431 basesoc_uart_phy_tx_busy
.sym 114432 $abc$38894$n6031
.sym 114435 $abc$38894$n90
.sym 114439 basesoc_uart_phy_tx_busy
.sym 114440 $abc$38894$n6047
.sym 114443 $abc$38894$n98
.sym 114447 VexRiscv._zz_321_[5]
.sym 114451 basesoc_uart_phy_sink_ready
.sym 114452 basesoc_uart_phy_tx_busy
.sym 114453 basesoc_uart_phy_sink_valid
.sym 114455 $abc$38894$n4921
.sym 114456 $abc$38894$n4920
.sym 114457 $abc$38894$n3510
.sym 114459 spram_bus_ack
.sym 114460 $abc$38894$n6129_1
.sym 114463 basesoc_uart_phy_storage[5]
.sym 114464 $abc$38894$n98
.sym 114465 basesoc_adr[1]
.sym 114466 basesoc_adr[0]
.sym 114467 basesoc_uart_phy_storage[29]
.sym 114468 $abc$38894$n90
.sym 114469 basesoc_adr[0]
.sym 114470 basesoc_adr[1]
.sym 114472 basesoc_uart_tx_fifo_consume[0]
.sym 114477 basesoc_uart_tx_fifo_consume[1]
.sym 114481 basesoc_uart_tx_fifo_consume[2]
.sym 114482 $auto$alumacc.cc:474:replace_alu$3913.C[2]
.sym 114485 basesoc_uart_tx_fifo_consume[3]
.sym 114486 $auto$alumacc.cc:474:replace_alu$3913.C[3]
.sym 114487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 114488 $abc$38894$n5405
.sym 114489 $abc$38894$n3400_1
.sym 114491 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 114492 $abc$38894$n5411
.sym 114493 $abc$38894$n3400_1
.sym 114495 VexRiscv._zz_321_[16]
.sym 114499 $abc$38894$n2256
.sym 114500 basesoc_uart_phy_sink_ready
.sym 114503 VexRiscv._zz_198_
.sym 114504 VexRiscv._zz_199_[1]
.sym 114507 VexRiscv._zz_198_
.sym 114508 VexRiscv._zz_199_[3]
.sym 114511 VexRiscv.decode_to_execute_IS_DIV
.sym 114512 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 114513 VexRiscv._zz_199_[31]
.sym 114514 $abc$38894$n3792
.sym 114515 VexRiscv._zz_198_
.sym 114516 VexRiscv._zz_199_[6]
.sym 114519 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 114523 VexRiscv._zz_198_
.sym 114524 VexRiscv._zz_199_[4]
.sym 114527 VexRiscv.decode_to_execute_IS_DIV
.sym 114528 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 114529 VexRiscv._zz_199_[31]
.sym 114530 $abc$38894$n3792
.sym 114531 VexRiscv._zz_198_
.sym 114532 VexRiscv._zz_199_[2]
.sym 114535 VexRiscv._zz_198_
.sym 114536 VexRiscv._zz_199_[13]
.sym 114539 basesoc_uart_tx_fifo_do_read
.sym 114543 VexRiscv._zz_198_
.sym 114544 VexRiscv._zz_199_[8]
.sym 114547 VexRiscv._zz_198_
.sym 114548 VexRiscv._zz_199_[15]
.sym 114551 VexRiscv._zz_198_
.sym 114552 VexRiscv._zz_199_[24]
.sym 114555 VexRiscv._zz_198_
.sym 114556 VexRiscv._zz_199_[10]
.sym 114559 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 114560 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 114561 $abc$38894$n151
.sym 114562 VexRiscv._zz_192_
.sym 114563 VexRiscv._zz_198_
.sym 114564 VexRiscv._zz_199_[9]
.sym 114567 VexRiscv._zz_198_
.sym 114568 VexRiscv._zz_199_[17]
.sym 114571 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 114572 $abc$38894$n5480
.sym 114573 $abc$38894$n3400_1
.sym 114575 $abc$38894$n3402
.sym 114576 $abc$38894$n3398_1
.sym 114577 VexRiscv._zz_311_
.sym 114578 VexRiscv._zz_319_
.sym 114579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 114580 VexRiscv._zz_192_
.sym 114583 VexRiscv._zz_198_
.sym 114584 VexRiscv._zz_199_[19]
.sym 114587 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 114588 $abc$38894$n5432
.sym 114589 $abc$38894$n3400_1
.sym 114591 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 114595 VexRiscv._zz_198_
.sym 114596 VexRiscv._zz_199_[16]
.sym 114599 VexRiscv._zz_198_
.sym 114600 VexRiscv._zz_199_[25]
.sym 114603 VexRiscv.dBus_cmd_payload_wr
.sym 114607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 114608 VexRiscv.memory_arbitration_isValid
.sym 114609 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 114611 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 114612 $abc$38894$n5407
.sym 114613 VexRiscv.memory_arbitration_isValid
.sym 114614 VexRiscv.execute_to_memory_IS_DIV
.sym 114615 VexRiscv._zz_198_
.sym 114616 VexRiscv._zz_199_[23]
.sym 114619 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 114620 $abc$38894$n5404
.sym 114621 VexRiscv.memory_arbitration_isValid
.sym 114622 VexRiscv.execute_to_memory_IS_DIV
.sym 114623 VexRiscv._zz_170_[0]
.sym 114627 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 114628 $abc$38894$n5410
.sym 114629 VexRiscv.memory_arbitration_isValid
.sym 114630 VexRiscv.execute_to_memory_IS_DIV
.sym 114631 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 114632 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 114633 $abc$38894$n151
.sym 114634 VexRiscv._zz_192_
.sym 114635 VexRiscv._zz_35_[5]
.sym 114636 $abc$38894$n5997_1
.sym 114637 $abc$38894$n5977_1
.sym 114639 spiflash_bus_dat_r[2]
.sym 114643 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 114644 $abc$38894$n5431
.sym 114645 VexRiscv.memory_arbitration_isValid
.sym 114646 VexRiscv.execute_to_memory_IS_DIV
.sym 114647 VexRiscv._zz_198_
.sym 114648 VexRiscv._zz_199_[31]
.sym 114651 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 114652 VexRiscv.memory_arbitration_isValid
.sym 114653 VexRiscv.execute_to_memory_IS_DIV
.sym 114655 VexRiscv._zz_198_
.sym 114656 VexRiscv._zz_199_[30]
.sym 114659 VexRiscv._zz_198_
.sym 114660 VexRiscv._zz_199_[28]
.sym 114663 $abc$38894$n3928
.sym 114667 $abc$38894$n3928
.sym 114671 VexRiscv._zz_35_[2]
.sym 114672 $abc$38894$n5622
.sym 114673 $abc$38894$n5597_1
.sym 114675 VexRiscv._zz_35_[2]
.sym 114679 VexRiscv._zz_35_[5]
.sym 114680 $abc$38894$n5651_1
.sym 114681 $abc$38894$n5597_1
.sym 114683 VexRiscv._zz_35_[3]
.sym 114684 $abc$38894$n5989_1
.sym 114685 $abc$38894$n5977_1
.sym 114687 VexRiscv._zz_35_[5]
.sym 114691 VexRiscv._zz_35_[3]
.sym 114695 $abc$38894$n4488
.sym 114696 $abc$38894$n4489
.sym 114699 $abc$38894$n5977_1
.sym 114700 VexRiscv._zz_35_[29]
.sym 114701 $abc$38894$n6093_1
.sym 114703 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 114704 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 114705 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 114706 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 114707 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 114708 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 114709 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 114710 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 114711 $abc$38894$n6393_1
.sym 114712 $abc$38894$n5512
.sym 114713 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 114714 $abc$38894$n5491
.sym 114715 VexRiscv._zz_35_[29]
.sym 114716 $abc$38894$n5931_1
.sym 114717 $abc$38894$n5597_1
.sym 114719 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 114720 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 114721 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 114722 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 114723 VexRiscv._zz_192_
.sym 114724 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 114725 $abc$38894$n3702_1
.sym 114727 $abc$38894$n6387_1
.sym 114728 $abc$38894$n5500
.sym 114729 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 114730 $abc$38894$n5491
.sym 114731 VexRiscv._zz_253_[1]
.sym 114732 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 114735 $abc$38894$n3895
.sym 114736 $abc$38894$n3884
.sym 114739 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 114740 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 114741 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 114742 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 114743 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 114744 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 114745 $abc$38894$n5523
.sym 114746 $abc$38894$n5494
.sym 114747 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 114748 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 114749 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 114750 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 114751 $abc$38894$n3895
.sym 114755 $abc$38894$n6395_1
.sym 114756 $abc$38894$n5516
.sym 114757 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 114758 $abc$38894$n5491
.sym 114759 $abc$38894$n3895
.sym 114760 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 114763 $abc$38894$n5539
.sym 114764 $abc$38894$n5523
.sym 114767 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 114768 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 114769 $abc$38894$n5523
.sym 114770 $abc$38894$n5494
.sym 114771 VexRiscv._zz_253_[1]
.sym 114772 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 114775 VexRiscv._zz_253_[1]
.sym 114776 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 114779 $abc$38894$n3709
.sym 114780 $abc$38894$n3706_1
.sym 114781 $abc$38894$n149
.sym 114783 $abc$38894$n149
.sym 114784 $abc$38894$n3895
.sym 114785 $abc$38894$n3884
.sym 114787 VexRiscv.lastStageIsFiring
.sym 114788 VexRiscv._zz_29_
.sym 114789 VexRiscv._zz_236_[1]
.sym 114790 VexRiscv._zz_236_[0]
.sym 114791 $abc$38894$n3705
.sym 114792 $abc$38894$n4325_1
.sym 114795 VexRiscv._zz_35_[13]
.sym 114796 $abc$38894$n5750_1
.sym 114797 $abc$38894$n5597_1
.sym 114799 VexRiscv._zz_35_[13]
.sym 114800 $abc$38894$n6029_1
.sym 114801 $abc$38894$n5977_1
.sym 114803 VexRiscv.lastStageIsFiring
.sym 114804 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 114807 $abc$38894$n3895
.sym 114808 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 114811 VexRiscv._zz_35_[6]
.sym 114815 $abc$38894$n4325_1
.sym 114816 $abc$38894$n3705
.sym 114817 $abc$38894$n2429
.sym 114818 $abc$38894$n4327_1
.sym 114819 $abc$38894$n149
.sym 114820 $abc$38894$n3795_1
.sym 114821 $abc$38894$n2429
.sym 114822 $abc$38894$n4327_1
.sym 114823 VexRiscv._zz_35_[6]
.sym 114824 $abc$38894$n5662_1
.sym 114825 $abc$38894$n5597_1
.sym 114827 VexRiscv._zz_35_[4]
.sym 114828 $abc$38894$n5639_1
.sym 114829 $abc$38894$n5597_1
.sym 114831 VexRiscv._zz_35_[6]
.sym 114832 $abc$38894$n6001_1
.sym 114833 $abc$38894$n5977_1
.sym 114835 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 114839 VexRiscv._zz_35_[4]
.sym 114840 $abc$38894$n5993_1
.sym 114841 $abc$38894$n5977_1
.sym 114843 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 114847 VexRiscv.lastStageIsFiring
.sym 114848 VexRiscv._zz_51_
.sym 114851 VexRiscv._zz_15_
.sym 114859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 114860 VexRiscv._zz_50_[8]
.sym 114861 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 114862 VexRiscv._zz_50_[9]
.sym 114867 $abc$38894$n5663_1
.sym 114868 VexRiscv._zz_79_[6]
.sym 114869 $abc$38894$n5593_1
.sym 114871 $abc$38894$n5652_1
.sym 114872 VexRiscv._zz_79_[5]
.sym 114873 $abc$38894$n5593_1
.sym 114875 $abc$38894$n3471_1
.sym 114876 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 114877 $abc$38894$n3884
.sym 114883 VexRiscv._zz_41_[26]
.sym 114887 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 114903 $abc$38894$n3884
.sym 114919 $abc$38894$n5332_1
.sym 114920 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 114921 $abc$38894$n5098_1
.sym 114922 $abc$38894$n4896
.sym 114923 $abc$38894$n5332_1
.sym 114924 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 114925 $abc$38894$n5098_1
.sym 114926 $abc$38894$n4896
.sym 114927 VexRiscv._zz_129_[3]
.sym 114928 VexRiscv.decode_to_execute_RS2[11]
.sym 114929 VexRiscv._zz_170_[0]
.sym 114930 VexRiscv._zz_170_[1]
.sym 114939 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 114940 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 114941 $abc$38894$n5098_1
.sym 114942 $abc$38894$n4896
.sym 114947 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 114948 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 114949 $abc$38894$n5098_1
.sym 114950 $abc$38894$n4896
.sym 114955 spiflash_bus_dat_r[11]
.sym 114956 slave_sel_r[1]
.sym 114957 $abc$38894$n6161_1
.sym 114979 spiflash_bus_dat_r[13]
.sym 114980 slave_sel_r[1]
.sym 114981 $abc$38894$n6165_1
.sym 114983 VexRiscv._zz_129_[4]
.sym 114984 VexRiscv.decode_to_execute_RS2[12]
.sym 114985 VexRiscv._zz_170_[0]
.sym 114986 VexRiscv._zz_170_[1]
.sym 114987 sys_rst
.sym 114988 $abc$38894$n2185
.sym 114991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 115007 VexRiscv._zz_129_[1]
.sym 115008 VexRiscv.decode_to_execute_RS2[9]
.sym 115009 VexRiscv._zz_170_[0]
.sym 115010 VexRiscv._zz_170_[1]
.sym 115015 basesoc_vexriscv_ibus_adr[11]
.sym 115016 basesoc_vexriscv_dbus_adr[11]
.sym 115017 grant
.sym 115019 $abc$38894$n4192_1
.sym 115020 VexRiscv.CsrPlugin_mcause_interrupt
.sym 115023 VexRiscv._zz_200_[31]
.sym 115024 $abc$38894$n3637_1
.sym 115025 $abc$38894$n4306_1
.sym 115026 $abc$38894$n4307_1
.sym 115027 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 115031 $abc$38894$n4183
.sym 115032 VexRiscv._zz_170_[0]
.sym 115033 VexRiscv._zz_170_[1]
.sym 115034 VexRiscv._zz_151_[0]
.sym 115035 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 115039 VexRiscv.CsrPlugin_mepc[0]
.sym 115040 VexRiscv.lastStagePc[0]
.sym 115041 $abc$38894$n2490
.sym 115043 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 115047 VexRiscv._zz_200_[5]
.sym 115048 $abc$38894$n4202_1
.sym 115049 $abc$38894$n4191_1
.sym 115050 VexRiscv.CsrPlugin_mtval[5]
.sym 115051 VexRiscv.CsrPlugin_mtval[0]
.sym 115052 $abc$38894$n4191_1
.sym 115053 $abc$38894$n4185
.sym 115055 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 115056 $abc$38894$n4192_1
.sym 115057 $abc$38894$n4184_1
.sym 115059 $abc$38894$n4305_1
.sym 115060 VexRiscv._zz_170_[0]
.sym 115061 VexRiscv._zz_170_[1]
.sym 115062 VexRiscv._zz_151_[31]
.sym 115063 VexRiscv.externalInterruptArray_regNext[0]
.sym 115064 VexRiscv._zz_286_[10]
.sym 115065 VexRiscv._zz_200_[0]
.sym 115066 $abc$38894$n4190_1
.sym 115067 VexRiscv.CsrPlugin_mtval[1]
.sym 115068 $abc$38894$n4191_1
.sym 115069 $abc$38894$n4195_1
.sym 115071 basesoc_dat_w[7]
.sym 115075 VexRiscv.CsrPlugin_mepc[0]
.sym 115076 $abc$38894$n4186
.sym 115077 $abc$38894$n4189
.sym 115079 VexRiscv._zz_41_[2]
.sym 115083 VexRiscv._zz_36_[5]
.sym 115087 VexRiscv._zz_36_[1]
.sym 115091 VexRiscv._zz_36_[25]
.sym 115095 $abc$38894$n6314_1
.sym 115096 VexRiscv._zz_49_[0]
.sym 115097 VexRiscv._zz_49_[1]
.sym 115098 VexRiscv._zz_151_[0]
.sym 115099 VexRiscv._zz_36_[18]
.sym 115103 $abc$38894$n5722
.sym 115104 $abc$38894$n5703_1
.sym 115105 $abc$38894$n5585_1
.sym 115107 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 115108 VexRiscv._zz_151_[12]
.sym 115109 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115111 $abc$38894$n5797
.sym 115112 $abc$38894$n5772_1
.sym 115113 $abc$38894$n5585_1
.sym 115115 $abc$38894$n13
.sym 115119 $abc$38894$n5856_1
.sym 115120 $abc$38894$n5833_1
.sym 115121 $abc$38894$n5585_1
.sym 115123 $abc$38894$n5817_1
.sym 115124 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 115125 VexRiscv._zz_47_[0]
.sym 115126 VexRiscv._zz_47_[1]
.sym 115127 $abc$38894$n3826
.sym 115128 VexRiscv._zz_49_[0]
.sym 115129 VexRiscv._zz_49_[1]
.sym 115130 VexRiscv._zz_151_[19]
.sym 115131 VexRiscv._zz_288_[11]
.sym 115132 VexRiscv._zz_151_[11]
.sym 115133 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 115135 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 115136 VexRiscv._zz_151_[18]
.sym 115137 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115139 $abc$38894$n5851_1
.sym 115140 $abc$38894$n5854_1
.sym 115141 $abc$38894$n5855_1
.sym 115142 $abc$38894$n3646_1
.sym 115143 $abc$38894$n5736_1
.sym 115144 VexRiscv._zz_36_[12]
.sym 115145 $abc$38894$n5598_1
.sym 115147 VexRiscv.decode_to_execute_RS2[30]
.sym 115148 VexRiscv._zz_152_
.sym 115149 VexRiscv._zz_42_[0]
.sym 115150 VexRiscv._zz_42_[1]
.sym 115151 VexRiscv.decode_to_execute_RS2[23]
.sym 115152 VexRiscv._zz_152_
.sym 115153 VexRiscv._zz_42_[0]
.sym 115154 VexRiscv._zz_42_[1]
.sym 115155 VexRiscv._zz_36_[22]
.sym 115156 $abc$38894$n5846_1
.sym 115157 $abc$38894$n5598_1
.sym 115159 VexRiscv.decode_to_execute_RS2[11]
.sym 115160 VexRiscv._zz_152_
.sym 115161 VexRiscv._zz_42_[0]
.sym 115162 VexRiscv._zz_42_[1]
.sym 115163 VexRiscv.decode_to_execute_RS2[19]
.sym 115164 VexRiscv._zz_152_
.sym 115165 VexRiscv._zz_42_[0]
.sym 115166 VexRiscv._zz_42_[1]
.sym 115167 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 115171 VexRiscv._zz_36_[18]
.sym 115172 $abc$38894$n6048_1
.sym 115173 $abc$38894$n5978_1
.sym 115175 VexRiscv.decode_to_execute_RS2[20]
.sym 115176 VexRiscv._zz_152_
.sym 115177 VexRiscv._zz_42_[0]
.sym 115178 VexRiscv._zz_42_[1]
.sym 115179 VexRiscv._zz_36_[0]
.sym 115183 VexRiscv.decode_to_execute_RS2[31]
.sym 115184 VexRiscv._zz_152_
.sym 115185 VexRiscv._zz_42_[0]
.sym 115186 VexRiscv._zz_42_[1]
.sym 115187 $abc$38894$n4302_1
.sym 115188 $abc$38894$n6483_1
.sym 115189 $abc$38894$n3636_1
.sym 115191 VexRiscv.decode_to_execute_RS2[28]
.sym 115192 VexRiscv._zz_152_
.sym 115193 VexRiscv._zz_42_[0]
.sym 115194 VexRiscv._zz_42_[1]
.sym 115195 $abc$38894$n4183
.sym 115196 $abc$38894$n6401
.sym 115197 $abc$38894$n3636_1
.sym 115199 VexRiscv._zz_36_[30]
.sym 115203 VexRiscv.decode_to_execute_RS2[22]
.sym 115204 VexRiscv._zz_152_
.sym 115205 VexRiscv._zz_42_[0]
.sym 115206 VexRiscv._zz_42_[1]
.sym 115207 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 115211 VexRiscv._zz_36_[28]
.sym 115212 $abc$38894$n5918_1
.sym 115213 $abc$38894$n5598_1
.sym 115215 $abc$38894$n5965_1
.sym 115216 VexRiscv._zz_36_[0]
.sym 115217 $abc$38894$n5978_1
.sym 115219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 115223 VexRiscv.decode_to_execute_RS2[16]
.sym 115224 VexRiscv._zz_152_
.sym 115225 VexRiscv._zz_42_[0]
.sym 115226 VexRiscv._zz_42_[1]
.sym 115227 VexRiscv.decode_to_execute_RS2[21]
.sym 115228 VexRiscv._zz_152_
.sym 115229 VexRiscv._zz_42_[0]
.sym 115230 VexRiscv._zz_42_[1]
.sym 115231 VexRiscv._zz_36_[30]
.sym 115232 $abc$38894$n6096_1
.sym 115233 $abc$38894$n5978_1
.sym 115235 VexRiscv.decode_to_execute_RS2[13]
.sym 115236 VexRiscv._zz_152_
.sym 115237 VexRiscv._zz_42_[0]
.sym 115238 VexRiscv._zz_42_[1]
.sym 115239 $abc$38894$n3835_1
.sym 115240 VexRiscv._zz_151_[31]
.sym 115243 VexRiscv._zz_193_[3]
.sym 115244 $abc$38894$n4295
.sym 115245 $abc$38894$n149
.sym 115247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 115248 VexRiscv._zz_151_[21]
.sym 115249 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115251 $abc$38894$n3834
.sym 115252 $abc$38894$n3845
.sym 115253 VexRiscv._zz_151_[21]
.sym 115254 $abc$38894$n3838_1
.sym 115255 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 115256 VexRiscv._zz_151_[16]
.sym 115257 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115259 $abc$38894$n5772_1
.sym 115260 $abc$38894$n5748_1
.sym 115261 $abc$38894$n5585_1
.sym 115263 $abc$38894$n4296_1
.sym 115264 $abc$38894$n6479_1
.sym 115265 $abc$38894$n3636_1
.sym 115267 VexRiscv._zz_193_[0]
.sym 115268 $abc$38894$n4286
.sym 115269 $abc$38894$n149
.sym 115271 VexRiscv._zz_151_[26]
.sym 115272 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 115273 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115275 $abc$38894$n5748_1
.sym 115276 $abc$38894$n5722
.sym 115277 $abc$38894$n5585_1
.sym 115278 $abc$38894$n3646_1
.sym 115279 basesoc_uart_phy_tx_busy
.sym 115280 $abc$38894$n6009
.sym 115283 basesoc_uart_phy_tx_busy
.sym 115284 $abc$38894$n6007
.sym 115287 $abc$38894$n5866_1
.sym 115288 $abc$38894$n6463_1
.sym 115289 $abc$38894$n5585_1
.sym 115290 $abc$38894$n3646_1
.sym 115291 basesoc_uart_phy_tx_busy
.sym 115292 $abc$38894$n6001
.sym 115295 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 115296 VexRiscv._zz_151_[14]
.sym 115297 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115299 basesoc_uart_phy_tx_busy
.sym 115300 $abc$38894$n6013
.sym 115304 basesoc_uart_phy_storage[0]
.sym 115305 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 115308 basesoc_uart_phy_storage[1]
.sym 115309 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 115310 $auto$alumacc.cc:474:replace_alu$3850.C[1]
.sym 115312 basesoc_uart_phy_storage[2]
.sym 115313 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 115314 $auto$alumacc.cc:474:replace_alu$3850.C[2]
.sym 115316 basesoc_uart_phy_storage[3]
.sym 115317 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 115318 $auto$alumacc.cc:474:replace_alu$3850.C[3]
.sym 115320 basesoc_uart_phy_storage[4]
.sym 115321 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 115322 $auto$alumacc.cc:474:replace_alu$3850.C[4]
.sym 115324 basesoc_uart_phy_storage[5]
.sym 115325 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 115326 $auto$alumacc.cc:474:replace_alu$3850.C[5]
.sym 115328 basesoc_uart_phy_storage[6]
.sym 115329 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 115330 $auto$alumacc.cc:474:replace_alu$3850.C[6]
.sym 115332 basesoc_uart_phy_storage[7]
.sym 115333 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 115334 $auto$alumacc.cc:474:replace_alu$3850.C[7]
.sym 115336 basesoc_uart_phy_storage[8]
.sym 115337 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 115338 $auto$alumacc.cc:474:replace_alu$3850.C[8]
.sym 115340 basesoc_uart_phy_storage[9]
.sym 115341 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 115342 $auto$alumacc.cc:474:replace_alu$3850.C[9]
.sym 115344 basesoc_uart_phy_storage[10]
.sym 115345 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 115346 $auto$alumacc.cc:474:replace_alu$3850.C[10]
.sym 115348 basesoc_uart_phy_storage[11]
.sym 115349 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 115350 $auto$alumacc.cc:474:replace_alu$3850.C[11]
.sym 115352 basesoc_uart_phy_storage[12]
.sym 115353 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 115354 $auto$alumacc.cc:474:replace_alu$3850.C[12]
.sym 115356 basesoc_uart_phy_storage[13]
.sym 115357 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 115358 $auto$alumacc.cc:474:replace_alu$3850.C[13]
.sym 115360 basesoc_uart_phy_storage[14]
.sym 115361 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 115362 $auto$alumacc.cc:474:replace_alu$3850.C[14]
.sym 115364 basesoc_uart_phy_storage[15]
.sym 115365 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 115366 $auto$alumacc.cc:474:replace_alu$3850.C[15]
.sym 115368 basesoc_uart_phy_storage[16]
.sym 115369 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 115370 $auto$alumacc.cc:474:replace_alu$3850.C[16]
.sym 115372 basesoc_uart_phy_storage[17]
.sym 115373 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 115374 $auto$alumacc.cc:474:replace_alu$3850.C[17]
.sym 115376 basesoc_uart_phy_storage[18]
.sym 115377 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 115378 $auto$alumacc.cc:474:replace_alu$3850.C[18]
.sym 115380 basesoc_uart_phy_storage[19]
.sym 115381 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 115382 $auto$alumacc.cc:474:replace_alu$3850.C[19]
.sym 115384 basesoc_uart_phy_storage[20]
.sym 115385 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 115386 $auto$alumacc.cc:474:replace_alu$3850.C[20]
.sym 115388 basesoc_uart_phy_storage[21]
.sym 115389 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 115390 $auto$alumacc.cc:474:replace_alu$3850.C[21]
.sym 115392 basesoc_uart_phy_storage[22]
.sym 115393 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 115394 $auto$alumacc.cc:474:replace_alu$3850.C[22]
.sym 115396 basesoc_uart_phy_storage[23]
.sym 115397 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 115398 $auto$alumacc.cc:474:replace_alu$3850.C[23]
.sym 115400 basesoc_uart_phy_storage[24]
.sym 115401 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 115402 $auto$alumacc.cc:474:replace_alu$3850.C[24]
.sym 115404 basesoc_uart_phy_storage[25]
.sym 115405 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 115406 $auto$alumacc.cc:474:replace_alu$3850.C[25]
.sym 115408 basesoc_uart_phy_storage[26]
.sym 115409 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 115410 $auto$alumacc.cc:474:replace_alu$3850.C[26]
.sym 115412 basesoc_uart_phy_storage[27]
.sym 115413 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 115414 $auto$alumacc.cc:474:replace_alu$3850.C[27]
.sym 115416 basesoc_uart_phy_storage[28]
.sym 115417 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 115418 $auto$alumacc.cc:474:replace_alu$3850.C[28]
.sym 115420 basesoc_uart_phy_storage[29]
.sym 115421 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 115422 $auto$alumacc.cc:474:replace_alu$3850.C[29]
.sym 115424 basesoc_uart_phy_storage[30]
.sym 115425 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 115426 $auto$alumacc.cc:474:replace_alu$3850.C[30]
.sym 115428 basesoc_uart_phy_storage[31]
.sym 115429 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 115430 $auto$alumacc.cc:474:replace_alu$3850.C[31]
.sym 115434 $auto$alumacc.cc:474:replace_alu$3850.C[32]
.sym 115435 VexRiscv._zz_198_
.sym 115436 VexRiscv._zz_199_[21]
.sym 115439 basesoc_dat_w[5]
.sym 115443 VexRiscv._zz_198_
.sym 115444 VexRiscv._zz_199_[22]
.sym 115447 VexRiscv._zz_198_
.sym 115448 VexRiscv._zz_199_[12]
.sym 115451 VexRiscv._zz_198_
.sym 115452 VexRiscv._zz_199_[14]
.sym 115455 VexRiscv._zz_198_
.sym 115456 VexRiscv._zz_199_[11]
.sym 115459 basesoc_dat_w[7]
.sym 115463 basesoc_dat_w[3]
.sym 115467 basesoc_dat_w[1]
.sym 115472 VexRiscv._zz_198_
.sym 115473 $abc$38894$n4638
.sym 115475 VexRiscv._zz_198_
.sym 115476 VexRiscv._zz_199_[5]
.sym 115479 VexRiscv._zz_198_
.sym 115480 VexRiscv._zz_199_[18]
.sym 115483 VexRiscv._zz_198_
.sym 115484 VexRiscv._zz_199_[0]
.sym 115487 VexRiscv._zz_198_
.sym 115488 VexRiscv._zz_199_[20]
.sym 115491 VexRiscv._zz_198_
.sym 115492 VexRiscv._zz_199_[7]
.sym 115496 VexRiscv._zz_198_
.sym 115497 $abc$38894$n4638
.sym 115501 $abc$38894$n4640
.sym 115502 $auto$alumacc.cc:474:replace_alu$3898.C[1]
.sym 115505 $abc$38894$n4642
.sym 115506 $auto$alumacc.cc:474:replace_alu$3898.C[2]
.sym 115509 $abc$38894$n4644
.sym 115510 $auto$alumacc.cc:474:replace_alu$3898.C[3]
.sym 115513 $abc$38894$n4646
.sym 115514 $auto$alumacc.cc:474:replace_alu$3898.C[4]
.sym 115517 $abc$38894$n4648
.sym 115518 $auto$alumacc.cc:474:replace_alu$3898.C[5]
.sym 115521 $abc$38894$n4650
.sym 115522 $auto$alumacc.cc:474:replace_alu$3898.C[6]
.sym 115525 $abc$38894$n4652
.sym 115526 $auto$alumacc.cc:474:replace_alu$3898.C[7]
.sym 115529 $abc$38894$n4654
.sym 115530 $auto$alumacc.cc:474:replace_alu$3898.C[8]
.sym 115533 $abc$38894$n4656
.sym 115534 $auto$alumacc.cc:474:replace_alu$3898.C[9]
.sym 115537 $abc$38894$n4658
.sym 115538 $auto$alumacc.cc:474:replace_alu$3898.C[10]
.sym 115541 $abc$38894$n4660
.sym 115542 $auto$alumacc.cc:474:replace_alu$3898.C[11]
.sym 115545 $abc$38894$n4662
.sym 115546 $auto$alumacc.cc:474:replace_alu$3898.C[12]
.sym 115549 $abc$38894$n4664
.sym 115550 $auto$alumacc.cc:474:replace_alu$3898.C[13]
.sym 115553 $abc$38894$n4666
.sym 115554 $auto$alumacc.cc:474:replace_alu$3898.C[14]
.sym 115557 $abc$38894$n4668
.sym 115558 $auto$alumacc.cc:474:replace_alu$3898.C[15]
.sym 115561 $abc$38894$n4670
.sym 115562 $auto$alumacc.cc:474:replace_alu$3898.C[16]
.sym 115565 $abc$38894$n4672
.sym 115566 $auto$alumacc.cc:474:replace_alu$3898.C[17]
.sym 115569 $abc$38894$n4674
.sym 115570 $auto$alumacc.cc:474:replace_alu$3898.C[18]
.sym 115573 $abc$38894$n4676
.sym 115574 $auto$alumacc.cc:474:replace_alu$3898.C[19]
.sym 115577 $abc$38894$n4678
.sym 115578 $auto$alumacc.cc:474:replace_alu$3898.C[20]
.sym 115581 $abc$38894$n4680
.sym 115582 $auto$alumacc.cc:474:replace_alu$3898.C[21]
.sym 115585 $abc$38894$n4682
.sym 115586 $auto$alumacc.cc:474:replace_alu$3898.C[22]
.sym 115589 $abc$38894$n4684
.sym 115590 $auto$alumacc.cc:474:replace_alu$3898.C[23]
.sym 115593 $abc$38894$n4686
.sym 115594 $auto$alumacc.cc:474:replace_alu$3898.C[24]
.sym 115597 $abc$38894$n4688
.sym 115598 $auto$alumacc.cc:474:replace_alu$3898.C[25]
.sym 115601 $abc$38894$n4690
.sym 115602 $auto$alumacc.cc:474:replace_alu$3898.C[26]
.sym 115605 $abc$38894$n4692
.sym 115606 $auto$alumacc.cc:474:replace_alu$3898.C[27]
.sym 115609 $abc$38894$n4694
.sym 115610 $auto$alumacc.cc:474:replace_alu$3898.C[28]
.sym 115613 $abc$38894$n4696
.sym 115614 $auto$alumacc.cc:474:replace_alu$3898.C[29]
.sym 115617 $abc$38894$n4698
.sym 115618 $auto$alumacc.cc:474:replace_alu$3898.C[30]
.sym 115621 $abc$38894$n4700
.sym 115622 $auto$alumacc.cc:474:replace_alu$3898.C[31]
.sym 115625 $abc$38894$n4702
.sym 115626 $auto$alumacc.cc:474:replace_alu$3898.C[32]
.sym 115627 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 115628 $abc$38894$n5446
.sym 115629 VexRiscv.memory_arbitration_isValid
.sym 115630 VexRiscv.execute_to_memory_IS_DIV
.sym 115631 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 115632 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 115633 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 115634 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 115635 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 115636 $abc$38894$n5447
.sym 115637 $abc$38894$n3400_1
.sym 115639 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 115640 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 115641 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 115642 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 115643 VexRiscv._zz_35_[9]
.sym 115644 $abc$38894$n6013_1
.sym 115645 $abc$38894$n5977_1
.sym 115647 VexRiscv._zz_35_[2]
.sym 115648 $abc$38894$n5985_1
.sym 115649 $abc$38894$n5977_1
.sym 115651 VexRiscv._zz_35_[3]
.sym 115652 $abc$38894$n5635_1
.sym 115653 $abc$38894$n5597_1
.sym 115655 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 115659 VexRiscv._zz_35_[18]
.sym 115660 $abc$38894$n5801_1
.sym 115661 $abc$38894$n5597_1
.sym 115663 VexRiscv._zz_253_[1]
.sym 115664 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 115667 VexRiscv._zz_253_[1]
.sym 115668 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 115671 VexRiscv._zz_35_[26]
.sym 115672 $abc$38894$n5894_1
.sym 115673 $abc$38894$n5597_1
.sym 115675 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 115676 $abc$38894$n5479
.sym 115677 VexRiscv.memory_arbitration_isValid
.sym 115678 VexRiscv.execute_to_memory_IS_DIV
.sym 115679 VexRiscv._zz_35_[26]
.sym 115680 $abc$38894$n6081_1
.sym 115681 $abc$38894$n5977_1
.sym 115683 $abc$38894$n6094_1
.sym 115684 VexRiscv._zz_79_[29]
.sym 115685 $abc$38894$n5977_1
.sym 115686 $abc$38894$n6487_1
.sym 115687 $abc$38894$n5593_1
.sym 115688 VexRiscv._zz_79_[29]
.sym 115689 $abc$38894$n5932_1
.sym 115691 VexRiscv._zz_253_[0]
.sym 115692 VexRiscv._zz_253_[1]
.sym 115695 $abc$38894$n5593_1
.sym 115696 VexRiscv._zz_79_[18]
.sym 115697 $abc$38894$n5802_1
.sym 115699 VexRiscv._zz_35_[29]
.sym 115703 $abc$38894$n5593_1
.sym 115704 VexRiscv._zz_79_[26]
.sym 115705 $abc$38894$n5895
.sym 115707 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 115708 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 115709 $abc$38894$n5523
.sym 115710 $abc$38894$n5494
.sym 115711 VexRiscv._zz_253_[1]
.sym 115712 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 115715 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 115716 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 115717 $abc$38894$n5523
.sym 115718 $abc$38894$n5494
.sym 115719 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 115723 VexRiscv._zz_35_[1]
.sym 115727 VexRiscv._zz_35_[25]
.sym 115728 $abc$38894$n6077_1
.sym 115729 $abc$38894$n5977_1
.sym 115731 VexRiscv._zz_35_[25]
.sym 115732 $abc$38894$n5882_1
.sym 115733 $abc$38894$n5597_1
.sym 115735 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 115736 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 115737 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 115738 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 115739 $abc$38894$n6385_1
.sym 115740 $abc$38894$n5495
.sym 115741 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 115742 $abc$38894$n5491
.sym 115743 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 115744 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 115745 $abc$38894$n5523
.sym 115746 $abc$38894$n5494
.sym 115747 VexRiscv._zz_253_[1]
.sym 115748 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 115751 VexRiscv._zz_35_[14]
.sym 115752 $abc$38894$n6033_1
.sym 115753 $abc$38894$n5977_1
.sym 115755 $abc$38894$n5536
.sym 115756 $abc$38894$n5522
.sym 115757 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 115758 $abc$38894$n5491
.sym 115759 VexRiscv._zz_35_[14]
.sym 115763 $abc$38894$n5526
.sym 115764 $abc$38894$n5522
.sym 115765 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 115766 $abc$38894$n5491
.sym 115767 $abc$38894$n5534
.sym 115768 $abc$38894$n5522
.sym 115769 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 115770 $abc$38894$n5491
.sym 115771 VexRiscv._zz_35_[13]
.sym 115775 VexRiscv._zz_35_[9]
.sym 115779 VexRiscv._zz_35_[9]
.sym 115780 $abc$38894$n5695_1
.sym 115781 $abc$38894$n5597_1
.sym 115783 $abc$38894$n5751_1
.sym 115784 VexRiscv._zz_79_[13]
.sym 115785 $abc$38894$n5593_1
.sym 115787 VexRiscv._zz_35_[1]
.sym 115788 $abc$38894$n5611_1
.sym 115789 $abc$38894$n5597_1
.sym 115791 $abc$38894$n5986_1
.sym 115792 VexRiscv._zz_79_[2]
.sym 115793 $abc$38894$n6487_1
.sym 115795 $abc$38894$n6034_1
.sym 115796 VexRiscv._zz_79_[14]
.sym 115797 $abc$38894$n6487_1
.sym 115799 $abc$38894$n6030_1
.sym 115800 VexRiscv._zz_79_[13]
.sym 115801 $abc$38894$n6487_1
.sym 115803 VexRiscv.decode_to_execute_IS_DIV
.sym 115807 VexRiscv._zz_35_[1]
.sym 115808 $abc$38894$n5981_1
.sym 115809 $abc$38894$n5977_1
.sym 115811 VexRiscv._zz_35_[14]
.sym 115812 $abc$38894$n5754_1
.sym 115813 $abc$38894$n5597_1
.sym 115815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 115816 VexRiscv._zz_50_[7]
.sym 115817 VexRiscv._zz_160_
.sym 115819 $abc$38894$n5623_1
.sym 115820 VexRiscv._zz_79_[2]
.sym 115821 $abc$38894$n5593_1
.sym 115823 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 115827 $abc$38894$n5640_1
.sym 115828 VexRiscv._zz_79_[4]
.sym 115829 $abc$38894$n5593_1
.sym 115831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 115832 VexRiscv._zz_50_[10]
.sym 115833 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 115834 VexRiscv._zz_50_[11]
.sym 115835 $abc$38894$n5994_1
.sym 115836 VexRiscv._zz_79_[4]
.sym 115837 $abc$38894$n6487_1
.sym 115839 $abc$38894$n6002_1
.sym 115840 VexRiscv._zz_79_[6]
.sym 115841 $abc$38894$n6487_1
.sym 115843 $abc$38894$n6485_1
.sym 115844 $abc$38894$n6486_1
.sym 115845 $abc$38894$n5969_1
.sym 115847 VexRiscv.reset
.sym 115880 basesoc_uart_phy_tx_bitcount[0]
.sym 115885 basesoc_uart_phy_tx_bitcount[1]
.sym 115889 basesoc_uart_phy_tx_bitcount[2]
.sym 115890 $auto$alumacc.cc:474:replace_alu$3847.C[2]
.sym 115893 basesoc_uart_phy_tx_bitcount[3]
.sym 115894 $auto$alumacc.cc:474:replace_alu$3847.C[3]
.sym 115895 $abc$38894$n2185
.sym 115896 $abc$38894$n5974
.sym 115903 $abc$38894$n2185
.sym 115904 $abc$38894$n5972
.sym 115907 basesoc_uart_phy_tx_bitcount[1]
.sym 115908 basesoc_uart_phy_tx_bitcount[2]
.sym 115909 basesoc_uart_phy_tx_bitcount[3]
.sym 115915 basesoc_uart_phy_uart_clk_txen
.sym 115916 basesoc_uart_phy_tx_bitcount[0]
.sym 115917 basesoc_uart_phy_tx_busy
.sym 115918 $abc$38894$n3516
.sym 115919 $abc$38894$n3519
.sym 115920 basesoc_uart_phy_tx_bitcount[0]
.sym 115921 basesoc_uart_phy_tx_busy
.sym 115922 basesoc_uart_phy_uart_clk_txen
.sym 115927 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 115928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 115929 VexRiscv.CsrPlugin_hadException
.sym 115931 basesoc_uart_phy_tx_busy
.sym 115932 basesoc_uart_phy_uart_clk_txen
.sym 115933 $abc$38894$n3516
.sym 115935 VexRiscv.CsrPlugin_hadException
.sym 115947 spiflash_bus_dat_r[9]
.sym 115948 array_muxed0[0]
.sym 115949 $abc$38894$n3624_1
.sym 115951 $abc$38894$n3624_1
.sym 115952 spiflash_bus_dat_r[7]
.sym 115955 $abc$38894$n3519
.sym 115956 basesoc_uart_phy_tx_busy
.sym 115957 basesoc_uart_phy_uart_clk_txen
.sym 115958 $abc$38894$n3516
.sym 115959 spiflash_bus_dat_r[10]
.sym 115960 array_muxed0[1]
.sym 115961 $abc$38894$n3624_1
.sym 115967 $abc$38894$n3624_1
.sym 115968 spiflash_bus_dat_r[8]
.sym 115979 spiflash_bus_dat_r[8]
.sym 115980 slave_sel_r[1]
.sym 115981 $abc$38894$n6155_1
.sym 115983 spiflash_bus_dat_r[10]
.sym 115984 slave_sel_r[1]
.sym 115985 $abc$38894$n6159_1
.sym 116007 VexRiscv._zz_200_[1]
.sym 116008 VexRiscv.externalInterruptArray_regNext[1]
.sym 116009 VexRiscv._zz_200_[0]
.sym 116010 VexRiscv.externalInterruptArray_regNext[0]
.sym 116011 sys_rst
.sym 116012 basesoc_dat_w[4]
.sym 116015 multiregimpl0_regs0
.sym 116019 basesoc_timer0_eventmanager_storage
.sym 116020 basesoc_timer0_eventmanager_pending_w
.sym 116023 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 116024 $abc$38894$n4192_1
.sym 116025 $abc$38894$n4197_1
.sym 116026 $abc$38894$n4196_1
.sym 116027 basesoc_uart_phy_rx
.sym 116028 basesoc_uart_phy_rx_busy
.sym 116029 basesoc_uart_phy_rx_r
.sym 116030 sys_rst
.sym 116031 VexRiscv.externalInterruptArray_regNext[1]
.sym 116032 VexRiscv._zz_286_[10]
.sym 116033 VexRiscv._zz_200_[1]
.sym 116034 $abc$38894$n4190_1
.sym 116035 basesoc_adr[0]
.sym 116039 $abc$38894$n4194_1
.sym 116040 VexRiscv._zz_170_[0]
.sym 116041 VexRiscv._zz_170_[1]
.sym 116042 VexRiscv._zz_151_[1]
.sym 116043 $abc$38894$n5579_1
.sym 116044 $abc$38894$n5580_1
.sym 116047 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 116048 $abc$38894$n5582_1
.sym 116051 $abc$38894$n5720_1
.sym 116052 $abc$38894$n4241_1
.sym 116053 $abc$38894$n3636_1
.sym 116055 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 116056 VexRiscv._zz_151_[1]
.sym 116057 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116059 $abc$38894$n5584_1
.sym 116060 $abc$38894$n5585_1
.sym 116061 $abc$38894$n5578_1
.sym 116062 $abc$38894$n3646_1
.sym 116063 $abc$38894$n5723_1
.sym 116064 $abc$38894$n5726_1
.sym 116065 $abc$38894$n5721_1
.sym 116066 $abc$38894$n3646_1
.sym 116067 spiflash_bus_dat_r[6]
.sym 116071 $abc$38894$n5850_1
.sym 116072 $abc$38894$n4278_1
.sym 116073 $abc$38894$n3636_1
.sym 116075 VexRiscv._zz_36_[19]
.sym 116076 $abc$38894$n5811_1
.sym 116077 $abc$38894$n5598_1
.sym 116079 $abc$38894$n5818_1
.sym 116080 $abc$38894$n6446_1
.sym 116081 $abc$38894$n3646_1
.sym 116083 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 116084 $abc$38894$n5582_1
.sym 116087 $abc$38894$n5833_1
.sym 116088 $abc$38894$n5808_1
.sym 116089 $abc$38894$n5585_1
.sym 116090 $abc$38894$n3646_1
.sym 116091 VexRiscv._zz_36_[22]
.sym 116092 $abc$38894$n6064_1
.sym 116093 $abc$38894$n5978_1
.sym 116095 VexRiscv._zz_36_[11]
.sym 116096 $abc$38894$n5716
.sym 116097 $abc$38894$n5598_1
.sym 116099 $abc$38894$n5819_1
.sym 116100 $abc$38894$n5797
.sym 116101 $abc$38894$n5585_1
.sym 116103 $abc$38894$n3898
.sym 116104 VexRiscv._zz_49_[0]
.sym 116105 VexRiscv._zz_49_[1]
.sym 116106 VexRiscv._zz_151_[20]
.sym 116107 $abc$38894$n6399_1
.sym 116108 $abc$38894$n3646_1
.sym 116109 $abc$38894$n6400_1
.sym 116111 basesoc_dat_w[7]
.sym 116115 $abc$38894$n5580_1
.sym 116116 $abc$38894$n6451_1
.sym 116117 $abc$38894$n3646_1
.sym 116118 $abc$38894$n5830_1
.sym 116119 VexRiscv._zz_288_[22]
.sym 116120 VexRiscv._zz_151_[22]
.sym 116121 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116123 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 116124 $abc$38894$n5582_1
.sym 116127 $abc$38894$n6452_1
.sym 116128 $abc$38894$n6449_1
.sym 116129 $abc$38894$n4272_1
.sym 116130 $abc$38894$n3636_1
.sym 116131 $abc$38894$n3920_1
.sym 116132 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 116133 VexRiscv._zz_47_[1]
.sym 116134 VexRiscv._zz_47_[0]
.sym 116135 $abc$38894$n6100_1
.sym 116136 VexRiscv._zz_36_[31]
.sym 116137 $abc$38894$n5978_1
.sym 116139 VexRiscv._zz_36_[20]
.sym 116140 $abc$38894$n5822_1
.sym 116141 $abc$38894$n5598_1
.sym 116143 VexRiscv._zz_36_[19]
.sym 116144 $abc$38894$n6052_1
.sym 116145 $abc$38894$n5978_1
.sym 116147 VexRiscv._zz_36_[31]
.sym 116148 $abc$38894$n5954_1
.sym 116149 $abc$38894$n5598_1
.sym 116151 VexRiscv._zz_36_[23]
.sym 116152 $abc$38894$n6068_1
.sym 116153 $abc$38894$n5978_1
.sym 116155 $abc$38894$n6056_1
.sym 116156 VexRiscv._zz_36_[20]
.sym 116157 $abc$38894$n5978_1
.sym 116159 VexRiscv._zz_36_[30]
.sym 116160 $abc$38894$n5942_1
.sym 116161 $abc$38894$n5598_1
.sym 116163 VexRiscv._zz_36_[23]
.sym 116164 $abc$38894$n5858_1
.sym 116165 $abc$38894$n5598_1
.sym 116167 $abc$38894$n4275_1
.sym 116168 VexRiscv._zz_170_[0]
.sym 116169 VexRiscv._zz_170_[1]
.sym 116170 VexRiscv._zz_151_[21]
.sym 116171 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 116175 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 116179 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 116183 VexRiscv._zz_49_[0]
.sym 116184 $abc$38894$n3834
.sym 116185 VexRiscv._zz_49_[1]
.sym 116186 $abc$38894$n5580_1
.sym 116187 VexRiscv._zz_288_[31]
.sym 116188 VexRiscv._zz_151_[31]
.sym 116189 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116191 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 116195 $abc$38894$n5864_1
.sym 116196 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 116197 VexRiscv._zz_47_[0]
.sym 116198 VexRiscv._zz_47_[1]
.sym 116199 VexRiscv._zz_170_[2]
.sym 116203 $abc$38894$n4275_1
.sym 116204 $abc$38894$n6454_1
.sym 116205 $abc$38894$n3636_1
.sym 116207 VexRiscv._zz_41_[7]
.sym 116211 VexRiscv._zz_41_[13]
.sym 116215 $abc$38894$n5842_1
.sym 116216 $abc$38894$n6453_1
.sym 116217 $abc$38894$n3646_1
.sym 116219 VexRiscv._zz_36_[28]
.sym 116223 VexRiscv._zz_36_[21]
.sym 116227 VexRiscv._zz_41_[1]
.sym 116231 basesoc_uart_phy_storage[4]
.sym 116232 $abc$38894$n96
.sym 116233 basesoc_adr[1]
.sym 116234 basesoc_adr[0]
.sym 116235 $abc$38894$n6024_1
.sym 116236 VexRiscv._zz_36_[12]
.sym 116237 $abc$38894$n5978_1
.sym 116239 VexRiscv._zz_36_[21]
.sym 116240 $abc$38894$n5835_1
.sym 116241 $abc$38894$n5598_1
.sym 116243 VexRiscv._zz_36_[21]
.sym 116244 $abc$38894$n6060_1
.sym 116245 $abc$38894$n5978_1
.sym 116247 VexRiscv._zz_36_[28]
.sym 116248 $abc$38894$n6088_1
.sym 116249 $abc$38894$n5978_1
.sym 116251 $abc$38894$n5841_1
.sym 116252 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 116253 VexRiscv._zz_47_[0]
.sym 116254 VexRiscv._zz_47_[1]
.sym 116255 $abc$38894$n6020_1
.sym 116256 VexRiscv._zz_36_[11]
.sym 116257 $abc$38894$n5978_1
.sym 116259 $abc$38894$n3845
.sym 116260 VexRiscv._zz_49_[0]
.sym 116261 VexRiscv._zz_49_[1]
.sym 116262 VexRiscv._zz_151_[21]
.sym 116263 basesoc_uart_phy_rx_busy
.sym 116264 $abc$38894$n5932
.sym 116267 basesoc_uart_phy_tx_busy
.sym 116268 $abc$38894$n6005
.sym 116271 $abc$38894$n88
.sym 116275 basesoc_uart_phy_rx_busy
.sym 116276 $abc$38894$n5926
.sym 116279 basesoc_uart_phy_tx_busy
.sym 116280 $abc$38894$n6011
.sym 116283 basesoc_uart_phy_tx_busy
.sym 116284 $abc$38894$n5902
.sym 116287 basesoc_uart_phy_tx_busy
.sym 116288 $abc$38894$n6003
.sym 116291 basesoc_uart_phy_rx_busy
.sym 116292 $abc$38894$n5928
.sym 116295 basesoc_we
.sym 116296 $abc$38894$n3510
.sym 116297 $abc$38894$n3461_1
.sym 116298 sys_rst
.sym 116299 $abc$38894$n96
.sym 116303 VexRiscv._zz_193_[6]
.sym 116304 $abc$38894$n4304
.sym 116305 $abc$38894$n149
.sym 116307 VexRiscv._zz_321_[27]
.sym 116311 VexRiscv._zz_321_[22]
.sym 116315 basesoc_uart_phy_storage[23]
.sym 116316 basesoc_uart_phy_storage[7]
.sym 116317 basesoc_adr[1]
.sym 116318 basesoc_adr[0]
.sym 116319 VexRiscv._zz_193_[5]
.sym 116320 $abc$38894$n4301
.sym 116321 $abc$38894$n149
.sym 116323 VexRiscv._zz_193_[13]
.sym 116324 $abc$38894$n4325
.sym 116325 $abc$38894$n149
.sym 116327 basesoc_uart_phy_rx_busy
.sym 116328 $abc$38894$n5964
.sym 116331 basesoc_uart_phy_tx_busy
.sym 116332 $abc$38894$n6043
.sym 116335 basesoc_uart_phy_tx_busy
.sym 116336 $abc$38894$n6037
.sym 116339 basesoc_uart_phy_tx_busy
.sym 116340 $abc$38894$n6029
.sym 116343 basesoc_uart_phy_rx_busy
.sym 116344 $abc$38894$n5956
.sym 116347 basesoc_uart_phy_rx_busy
.sym 116348 $abc$38894$n5954
.sym 116351 $abc$38894$n5966
.sym 116352 basesoc_uart_phy_rx_busy
.sym 116355 basesoc_uart_phy_tx_busy
.sym 116356 $abc$38894$n6035
.sym 116359 basesoc_uart_phy_tx_busy
.sym 116360 $abc$38894$n6061
.sym 116363 basesoc_uart_phy_tx_busy
.sym 116364 $abc$38894$n6059
.sym 116367 $abc$38894$n92
.sym 116371 basesoc_uart_phy_tx_busy
.sym 116372 $abc$38894$n6057
.sym 116375 basesoc_uart_phy_tx_busy
.sym 116376 $abc$38894$n6055
.sym 116379 basesoc_uart_phy_tx_busy
.sym 116380 $abc$38894$n6053
.sym 116383 basesoc_uart_phy_tx_busy
.sym 116384 $abc$38894$n6051
.sym 116387 basesoc_uart_phy_tx_busy
.sym 116388 $abc$38894$n6049
.sym 116391 VexRiscv._zz_316_[1]
.sym 116392 VexRiscv._zz_194_[2]
.sym 116393 $abc$38894$n5393_1
.sym 116399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 116400 $abc$38894$n5438
.sym 116401 $abc$38894$n3400_1
.sym 116403 VexRiscv._zz_321_[7]
.sym 116407 basesoc_uart_tx_fifo_wrport_we
.sym 116408 sys_rst
.sym 116411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 116412 $abc$38894$n5399
.sym 116413 $abc$38894$n3400_1
.sym 116415 basesoc_dat_w[7]
.sym 116419 VexRiscv._zz_316_[2]
.sym 116420 VexRiscv._zz_194_[3]
.sym 116421 $abc$38894$n5393_1
.sym 116423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 116424 $abc$38894$n5408
.sym 116425 $abc$38894$n3400_1
.sym 116427 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 116428 $abc$38894$n5396
.sym 116429 $abc$38894$n3400_1
.sym 116431 VexRiscv._zz_193_[4]
.sym 116432 $abc$38894$n4298
.sym 116433 $abc$38894$n149
.sym 116435 VexRiscv._zz_195_[32]
.sym 116436 $abc$38894$n4284
.sym 116437 $abc$38894$n149
.sym 116439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 116440 $abc$38894$n5417
.sym 116441 $abc$38894$n3400_1
.sym 116443 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 116444 $abc$38894$n5435
.sym 116445 $abc$38894$n3400_1
.sym 116447 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 116448 $abc$38894$n5420
.sym 116449 $abc$38894$n3400_1
.sym 116451 VexRiscv._zz_193_[2]
.sym 116452 $abc$38894$n4292
.sym 116453 $abc$38894$n149
.sym 116455 VexRiscv._zz_193_[7]
.sym 116456 $abc$38894$n4307
.sym 116457 $abc$38894$n149
.sym 116459 VexRiscv._zz_193_[8]
.sym 116460 $abc$38894$n4310
.sym 116461 $abc$38894$n149
.sym 116463 VexRiscv._zz_193_[1]
.sym 116464 $abc$38894$n4289
.sym 116465 $abc$38894$n149
.sym 116467 VexRiscv._zz_193_[9]
.sym 116468 $abc$38894$n4313
.sym 116469 $abc$38894$n149
.sym 116471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 116472 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 116473 VexRiscv._zz_190_
.sym 116474 $abc$38894$n151
.sym 116475 VexRiscv._zz_316_[21]
.sym 116476 VexRiscv._zz_194_[22]
.sym 116477 $abc$38894$n5393_1
.sym 116479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 116480 $abc$38894$n5456
.sym 116481 $abc$38894$n3400_1
.sym 116483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 116484 $abc$38894$n5444
.sym 116485 $abc$38894$n3400_1
.sym 116487 VexRiscv._zz_193_[14]
.sym 116488 $abc$38894$n4328
.sym 116489 $abc$38894$n149
.sym 116491 $abc$38894$n3398_1
.sym 116492 $abc$38894$n3402
.sym 116493 VexRiscv._zz_311_
.sym 116494 VexRiscv._zz_319_
.sym 116495 VexRiscv._zz_193_[15]
.sym 116496 $abc$38894$n4331
.sym 116497 $abc$38894$n149
.sym 116499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 116500 $abc$38894$n5468
.sym 116501 $abc$38894$n3400_1
.sym 116503 VexRiscv._zz_193_[12]
.sym 116504 $abc$38894$n4322
.sym 116505 $abc$38894$n149
.sym 116507 VexRiscv._zz_193_[16]
.sym 116508 $abc$38894$n4334
.sym 116509 $abc$38894$n149
.sym 116511 VexRiscv._zz_193_[11]
.sym 116512 $abc$38894$n4319
.sym 116513 $abc$38894$n149
.sym 116515 VexRiscv._zz_193_[10]
.sym 116516 $abc$38894$n4316
.sym 116517 $abc$38894$n149
.sym 116519 VexRiscv._zz_193_[17]
.sym 116520 $abc$38894$n4337
.sym 116521 $abc$38894$n149
.sym 116523 VexRiscv._zz_193_[18]
.sym 116524 $abc$38894$n4340
.sym 116525 $abc$38894$n149
.sym 116527 VexRiscv._zz_193_[21]
.sym 116528 $abc$38894$n4349
.sym 116529 $abc$38894$n149
.sym 116531 VexRiscv._zz_193_[20]
.sym 116532 $abc$38894$n4346
.sym 116533 $abc$38894$n149
.sym 116535 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 116536 $abc$38894$n5395
.sym 116537 VexRiscv.memory_arbitration_isValid
.sym 116538 VexRiscv.execute_to_memory_IS_DIV
.sym 116539 VexRiscv._zz_193_[30]
.sym 116540 $abc$38894$n4376
.sym 116541 $abc$38894$n149
.sym 116543 VexRiscv._zz_193_[22]
.sym 116544 $abc$38894$n4352
.sym 116545 $abc$38894$n149
.sym 116547 VexRiscv._zz_193_[19]
.sym 116548 $abc$38894$n4343
.sym 116549 $abc$38894$n149
.sym 116551 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 116552 $abc$38894$n5419
.sym 116553 VexRiscv.memory_arbitration_isValid
.sym 116554 VexRiscv.execute_to_memory_IS_DIV
.sym 116555 VexRiscv._zz_193_[28]
.sym 116556 $abc$38894$n4370
.sym 116557 $abc$38894$n149
.sym 116559 VexRiscv._zz_193_[29]
.sym 116560 $abc$38894$n4373
.sym 116561 $abc$38894$n149
.sym 116563 VexRiscv._zz_193_[23]
.sym 116564 $abc$38894$n4355
.sym 116565 $abc$38894$n149
.sym 116567 VexRiscv._zz_193_[25]
.sym 116568 $abc$38894$n4361
.sym 116569 $abc$38894$n149
.sym 116571 VexRiscv._zz_193_[24]
.sym 116572 $abc$38894$n4358
.sym 116573 $abc$38894$n149
.sym 116575 VexRiscv._zz_193_[26]
.sym 116576 $abc$38894$n4364
.sym 116577 $abc$38894$n149
.sym 116579 VexRiscv._zz_193_[27]
.sym 116580 $abc$38894$n4367
.sym 116581 $abc$38894$n149
.sym 116583 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 116584 $abc$38894$n5443
.sym 116585 VexRiscv.memory_arbitration_isValid
.sym 116586 VexRiscv.execute_to_memory_IS_DIV
.sym 116587 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 116588 $abc$38894$n5434
.sym 116589 VexRiscv.memory_arbitration_isValid
.sym 116590 VexRiscv.execute_to_memory_IS_DIV
.sym 116591 VexRiscv._zz_35_[17]
.sym 116592 $abc$38894$n5789_1
.sym 116593 $abc$38894$n5597_1
.sym 116595 VexRiscv._zz_35_[0]
.sym 116599 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 116600 $abc$38894$n5471
.sym 116601 $abc$38894$n3400_1
.sym 116603 $abc$38894$n6383_1
.sym 116604 $abc$38894$n5490
.sym 116605 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 116606 $abc$38894$n5491
.sym 116607 VexRiscv._zz_35_[17]
.sym 116608 $abc$38894$n6045_1
.sym 116609 $abc$38894$n5977_1
.sym 116611 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 116612 $abc$38894$n5455
.sym 116613 VexRiscv.memory_arbitration_isValid
.sym 116614 VexRiscv.execute_to_memory_IS_DIV
.sym 116615 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 116616 $abc$38894$n5470
.sym 116617 VexRiscv.memory_arbitration_isValid
.sym 116618 VexRiscv.execute_to_memory_IS_DIV
.sym 116619 $abc$38894$n5563
.sym 116620 $abc$38894$n5541
.sym 116621 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 116622 $abc$38894$n5491
.sym 116623 VexRiscv._zz_35_[21]
.sym 116624 $abc$38894$n6061_1
.sym 116625 $abc$38894$n5977_1
.sym 116627 $abc$38894$n5977_1
.sym 116628 VexRiscv._zz_35_[18]
.sym 116629 $abc$38894$n6049_1
.sym 116631 VexRiscv._zz_35_[26]
.sym 116635 VexRiscv._zz_35_[17]
.sym 116639 $abc$38894$n6082_1
.sym 116640 VexRiscv._zz_79_[26]
.sym 116641 $abc$38894$n6487_1
.sym 116643 $abc$38894$n5545
.sym 116644 $abc$38894$n5541
.sym 116645 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 116646 $abc$38894$n5491
.sym 116647 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 116648 $abc$38894$n5467
.sym 116649 VexRiscv.memory_arbitration_isValid
.sym 116650 VexRiscv.execute_to_memory_IS_DIV
.sym 116651 $abc$38894$n5539
.sym 116652 VexRiscv._zz_50_[14]
.sym 116653 VexRiscv._zz_253_[0]
.sym 116655 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 116659 VexRiscv._zz_35_[27]
.sym 116663 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 116664 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 116665 $abc$38894$n5523
.sym 116666 $abc$38894$n5494
.sym 116667 $abc$38894$n5569_1
.sym 116668 $abc$38894$n5541
.sym 116669 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 116670 $abc$38894$n5491
.sym 116671 VexRiscv._zz_35_[27]
.sym 116672 $abc$38894$n6085_1
.sym 116673 $abc$38894$n5977_1
.sym 116675 $abc$38894$n5565_1
.sym 116676 $abc$38894$n5541
.sym 116677 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 116678 $abc$38894$n5491
.sym 116679 $abc$38894$n5547
.sym 116680 $abc$38894$n5541
.sym 116681 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 116682 $abc$38894$n5491
.sym 116683 $abc$38894$n5561
.sym 116684 $abc$38894$n5541
.sym 116685 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 116686 $abc$38894$n5491
.sym 116687 VexRiscv._zz_35_[21]
.sym 116691 VexRiscv._zz_35_[25]
.sym 116695 $abc$38894$n6398_1
.sym 116696 VexRiscv._zz_50_[14]
.sym 116697 $abc$38894$n5523
.sym 116699 $abc$38894$n5553
.sym 116700 $abc$38894$n5541
.sym 116701 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 116702 $abc$38894$n5491
.sym 116703 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 116704 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 116705 $abc$38894$n5523
.sym 116706 $abc$38894$n5494
.sym 116707 VexRiscv._zz_35_[18]
.sym 116711 $abc$38894$n5528
.sym 116712 $abc$38894$n5522
.sym 116713 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 116714 $abc$38894$n5491
.sym 116715 $abc$38894$n5593_1
.sym 116716 VexRiscv._zz_79_[25]
.sym 116717 $abc$38894$n5883_1
.sym 116719 VexRiscv._zz_35_[10]
.sym 116723 VexRiscv._zz_35_[11]
.sym 116727 VexRiscv._zz_35_[10]
.sym 116728 $abc$38894$n6017_1
.sym 116729 $abc$38894$n5977_1
.sym 116731 $abc$38894$n6078_1
.sym 116732 VexRiscv._zz_79_[25]
.sym 116733 $abc$38894$n6487_1
.sym 116735 VexRiscv._zz_35_[10]
.sym 116736 $abc$38894$n5706
.sym 116737 $abc$38894$n5597_1
.sym 116739 $abc$38894$n5530
.sym 116740 $abc$38894$n5522
.sym 116741 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 116742 $abc$38894$n5491
.sym 116743 VexRiscv._zz_214_[2]
.sym 116744 VexRiscv._zz_163_[2]
.sym 116745 $abc$38894$n5973_1
.sym 116747 $abc$38894$n6014_1
.sym 116748 VexRiscv._zz_79_[9]
.sym 116749 $abc$38894$n6487_1
.sym 116751 VexRiscv._zz_79_[13]
.sym 116755 VexRiscv._zz_214_[13]
.sym 116756 VexRiscv._zz_163_[13]
.sym 116757 $abc$38894$n5973_1
.sym 116759 VexRiscv._zz_215_[13]
.sym 116760 VexRiscv._zz_163_[13]
.sym 116761 $abc$38894$n5589_1
.sym 116763 $abc$38894$n5755
.sym 116764 VexRiscv._zz_79_[14]
.sym 116765 $abc$38894$n5593_1
.sym 116767 $abc$38894$n5696_1
.sym 116768 VexRiscv._zz_79_[9]
.sym 116769 $abc$38894$n5593_1
.sym 116771 $abc$38894$n6018_1
.sym 116772 VexRiscv._zz_79_[10]
.sym 116773 $abc$38894$n6487_1
.sym 116775 VexRiscv._zz_79_[1]
.sym 116776 $abc$38894$n5612_1
.sym 116777 $abc$38894$n5593_1
.sym 116779 VexRiscv._zz_79_[2]
.sym 116783 VexRiscv._zz_79_[4]
.sym 116787 $abc$38894$n5998_1
.sym 116788 VexRiscv._zz_79_[5]
.sym 116789 $abc$38894$n6487_1
.sym 116791 VexRiscv._zz_215_[4]
.sym 116792 VexRiscv._zz_163_[4]
.sym 116793 $abc$38894$n5589_1
.sym 116795 VexRiscv._zz_215_[2]
.sym 116796 VexRiscv._zz_163_[2]
.sym 116797 $abc$38894$n5589_1
.sym 116799 VexRiscv._zz_214_[4]
.sym 116800 VexRiscv._zz_163_[4]
.sym 116801 $abc$38894$n5973_1
.sym 116803 $abc$38894$n5982_1
.sym 116804 VexRiscv._zz_79_[1]
.sym 116805 $abc$38894$n6487_1
.sym 116819 serial_rx
.sym 116855 basesoc_vexriscv_ibus_adr[1]
.sym 116872 basesoc_vexriscv_ibus_adr[0]
.sym 116877 basesoc_vexriscv_ibus_adr[1]
.sym 116881 basesoc_vexriscv_ibus_adr[2]
.sym 116882 $auto$alumacc.cc:474:replace_alu$3895.C[2]
.sym 116884 $PACKER_VCC_NET
.sym 116885 basesoc_vexriscv_ibus_adr[0]
.sym 116895 $abc$38894$n3039
.sym 116896 basesoc_vexriscv_ibus_adr[0]
.sym 116897 $abc$38894$n3884
.sym 116899 $abc$38894$n3039
.sym 116900 $abc$38894$n3884
.sym 116923 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 116931 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 116943 $abc$38894$n7
.sym 116947 $abc$38894$n5
.sym 116951 $abc$38894$n9
.sym 116975 basesoc_uart_phy_rx
.sym 116976 $abc$38894$n3525
.sym 116977 $abc$38894$n3528
.sym 116978 basesoc_uart_phy_uart_clk_rxen
.sym 116979 $abc$38894$n2334
.sym 116995 $abc$38894$n3525
.sym 116996 $abc$38894$n3528
.sym 116999 $abc$38894$n3525
.sym 117000 basesoc_uart_phy_rx
.sym 117001 basesoc_uart_phy_uart_clk_rxen
.sym 117002 basesoc_uart_phy_rx_busy
.sym 117003 VexRiscv._zz_200_[21]
.sym 117004 $abc$38894$n3637_1
.sym 117005 $abc$38894$n4276_1
.sym 117007 $abc$38894$n4186
.sym 117008 VexRiscv.CsrPlugin_mepc[1]
.sym 117015 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 117019 basesoc_uart_phy_rx_busy
.sym 117020 $abc$38894$n3527
.sym 117021 basesoc_uart_phy_uart_clk_rxen
.sym 117022 sys_rst
.sym 117023 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 117027 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 117031 VexRiscv._zz_36_[11]
.sym 117035 VexRiscv._zz_200_[19]
.sym 117036 $abc$38894$n3637_1
.sym 117037 $abc$38894$n4270_1
.sym 117039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 117040 VexRiscv._zz_151_[19]
.sym 117041 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117043 $abc$38894$n4207_1
.sym 117044 VexRiscv.CsrPlugin_mtval[19]
.sym 117045 $abc$38894$n4186
.sym 117046 VexRiscv.CsrPlugin_mepc[19]
.sym 117047 VexRiscv._zz_41_[11]
.sym 117051 $abc$38894$n4269_1
.sym 117052 VexRiscv._zz_170_[0]
.sym 117053 VexRiscv._zz_170_[1]
.sym 117054 VexRiscv._zz_151_[19]
.sym 117055 $abc$38894$n4207_1
.sym 117056 VexRiscv.CsrPlugin_mtval[21]
.sym 117057 $abc$38894$n4186
.sym 117058 VexRiscv.CsrPlugin_mepc[21]
.sym 117059 VexRiscv._zz_41_[0]
.sym 117063 VexRiscv._zz_36_[20]
.sym 117067 $abc$38894$n4305_1
.sym 117068 $abc$38894$n5958_1
.sym 117069 $abc$38894$n3636_1
.sym 117071 VexRiscv._zz_36_[19]
.sym 117075 VexRiscv._zz_36_[23]
.sym 117079 VexRiscv._zz_36_[31]
.sym 117083 VexRiscv._zz_286_[8]
.sym 117087 VexRiscv._zz_36_[22]
.sym 117091 $abc$38894$n4269_1
.sym 117092 $abc$38894$n6447_1
.sym 117093 $abc$38894$n3636_1
.sym 117095 $abc$38894$n5865_1
.sym 117096 $abc$38894$n6456_1
.sym 117097 $abc$38894$n3646_1
.sym 117099 $abc$38894$n3921
.sym 117100 $abc$38894$n5582_1
.sym 117103 $abc$38894$n5962_1
.sym 117104 $abc$38894$n5959_1
.sym 117105 $abc$38894$n5963_1
.sym 117106 $abc$38894$n3646_1
.sym 117107 $abc$38894$n3835_1
.sym 117108 VexRiscv._zz_151_[31]
.sym 117109 $abc$38894$n3921
.sym 117110 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 117111 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 117115 VexRiscv._zz_129_[6]
.sym 117116 VexRiscv.decode_to_execute_RS2[14]
.sym 117117 VexRiscv._zz_170_[0]
.sym 117118 VexRiscv._zz_170_[1]
.sym 117119 $abc$38894$n4281_1
.sym 117120 $abc$38894$n6457_1
.sym 117121 $abc$38894$n3636_1
.sym 117123 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 117124 VexRiscv._zz_151_[20]
.sym 117125 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117127 basesoc_uart_phy_rx
.sym 117131 basesoc_timer0_load_storage[4]
.sym 117132 $abc$38894$n5132_1
.sym 117133 basesoc_timer0_en_storage
.sym 117135 array_muxed1[5]
.sym 117139 basesoc_uart_phy_storage[26]
.sym 117140 $abc$38894$n88
.sym 117141 basesoc_adr[0]
.sym 117142 basesoc_adr[1]
.sym 117143 basesoc_uart_phy_rx
.sym 117144 basesoc_uart_phy_rx_r
.sym 117145 $abc$38894$n5196
.sym 117146 basesoc_uart_phy_rx_busy
.sym 117147 $abc$38894$n5843_1
.sym 117148 $abc$38894$n5819_1
.sym 117149 $abc$38894$n5585_1
.sym 117151 VexRiscv._zz_151_[31]
.sym 117152 $abc$38894$n3835_1
.sym 117153 $abc$38894$n5960_1
.sym 117155 basesoc_timer0_load_storage[11]
.sym 117156 $abc$38894$n5146
.sym 117157 basesoc_timer0_en_storage
.sym 117159 basesoc_uart_phy_rx_busy
.sym 117160 $abc$38894$n5912
.sym 117163 basesoc_uart_phy_rx_busy
.sym 117164 $abc$38894$n5906
.sym 117167 basesoc_timer0_load_storage[2]
.sym 117168 $abc$38894$n5128_1
.sym 117169 basesoc_timer0_en_storage
.sym 117171 basesoc_uart_phy_rx_busy
.sym 117172 $abc$38894$n5950
.sym 117175 basesoc_uart_phy_rx_busy
.sym 117176 $abc$38894$n5908
.sym 117179 basesoc_uart_phy_rx_busy
.sym 117180 $abc$38894$n5910
.sym 117183 basesoc_uart_phy_rx_busy
.sym 117184 $abc$38894$n5918
.sym 117187 basesoc_uart_phy_rx_busy
.sym 117188 $abc$38894$n5916
.sym 117192 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 117193 basesoc_uart_phy_storage[0]
.sym 117196 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 117197 basesoc_uart_phy_storage[1]
.sym 117198 $auto$alumacc.cc:474:replace_alu$3919.C[1]
.sym 117200 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 117201 basesoc_uart_phy_storage[2]
.sym 117202 $auto$alumacc.cc:474:replace_alu$3919.C[2]
.sym 117204 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 117205 basesoc_uart_phy_storage[3]
.sym 117206 $auto$alumacc.cc:474:replace_alu$3919.C[3]
.sym 117208 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 117209 basesoc_uart_phy_storage[4]
.sym 117210 $auto$alumacc.cc:474:replace_alu$3919.C[4]
.sym 117212 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 117213 basesoc_uart_phy_storage[5]
.sym 117214 $auto$alumacc.cc:474:replace_alu$3919.C[5]
.sym 117216 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 117217 basesoc_uart_phy_storage[6]
.sym 117218 $auto$alumacc.cc:474:replace_alu$3919.C[6]
.sym 117220 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 117221 basesoc_uart_phy_storage[7]
.sym 117222 $auto$alumacc.cc:474:replace_alu$3919.C[7]
.sym 117224 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 117225 basesoc_uart_phy_storage[8]
.sym 117226 $auto$alumacc.cc:474:replace_alu$3919.C[8]
.sym 117228 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 117229 basesoc_uart_phy_storage[9]
.sym 117230 $auto$alumacc.cc:474:replace_alu$3919.C[9]
.sym 117232 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 117233 basesoc_uart_phy_storage[10]
.sym 117234 $auto$alumacc.cc:474:replace_alu$3919.C[10]
.sym 117236 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 117237 basesoc_uart_phy_storage[11]
.sym 117238 $auto$alumacc.cc:474:replace_alu$3919.C[11]
.sym 117240 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 117241 basesoc_uart_phy_storage[12]
.sym 117242 $auto$alumacc.cc:474:replace_alu$3919.C[12]
.sym 117244 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 117245 basesoc_uart_phy_storage[13]
.sym 117246 $auto$alumacc.cc:474:replace_alu$3919.C[13]
.sym 117248 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 117249 basesoc_uart_phy_storage[14]
.sym 117250 $auto$alumacc.cc:474:replace_alu$3919.C[14]
.sym 117252 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 117253 basesoc_uart_phy_storage[15]
.sym 117254 $auto$alumacc.cc:474:replace_alu$3919.C[15]
.sym 117256 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 117257 basesoc_uart_phy_storage[16]
.sym 117258 $auto$alumacc.cc:474:replace_alu$3919.C[16]
.sym 117260 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 117261 basesoc_uart_phy_storage[17]
.sym 117262 $auto$alumacc.cc:474:replace_alu$3919.C[17]
.sym 117264 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 117265 basesoc_uart_phy_storage[18]
.sym 117266 $auto$alumacc.cc:474:replace_alu$3919.C[18]
.sym 117268 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 117269 basesoc_uart_phy_storage[19]
.sym 117270 $auto$alumacc.cc:474:replace_alu$3919.C[19]
.sym 117272 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 117273 basesoc_uart_phy_storage[20]
.sym 117274 $auto$alumacc.cc:474:replace_alu$3919.C[20]
.sym 117276 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 117277 basesoc_uart_phy_storage[21]
.sym 117278 $auto$alumacc.cc:474:replace_alu$3919.C[21]
.sym 117280 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 117281 basesoc_uart_phy_storage[22]
.sym 117282 $auto$alumacc.cc:474:replace_alu$3919.C[22]
.sym 117284 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 117285 basesoc_uart_phy_storage[23]
.sym 117286 $auto$alumacc.cc:474:replace_alu$3919.C[23]
.sym 117288 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 117289 basesoc_uart_phy_storage[24]
.sym 117290 $auto$alumacc.cc:474:replace_alu$3919.C[24]
.sym 117292 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 117293 basesoc_uart_phy_storage[25]
.sym 117294 $auto$alumacc.cc:474:replace_alu$3919.C[25]
.sym 117296 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 117297 basesoc_uart_phy_storage[26]
.sym 117298 $auto$alumacc.cc:474:replace_alu$3919.C[26]
.sym 117300 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 117301 basesoc_uart_phy_storage[27]
.sym 117302 $auto$alumacc.cc:474:replace_alu$3919.C[27]
.sym 117304 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 117305 basesoc_uart_phy_storage[28]
.sym 117306 $auto$alumacc.cc:474:replace_alu$3919.C[28]
.sym 117308 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 117309 basesoc_uart_phy_storage[29]
.sym 117310 $auto$alumacc.cc:474:replace_alu$3919.C[29]
.sym 117312 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 117313 basesoc_uart_phy_storage[30]
.sym 117314 $auto$alumacc.cc:474:replace_alu$3919.C[30]
.sym 117316 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 117317 basesoc_uart_phy_storage[31]
.sym 117318 $auto$alumacc.cc:474:replace_alu$3919.C[31]
.sym 117322 $auto$alumacc.cc:474:replace_alu$3919.C[32]
.sym 117323 basesoc_uart_phy_storage[27]
.sym 117324 basesoc_uart_phy_storage[11]
.sym 117325 basesoc_adr[0]
.sym 117326 basesoc_adr[1]
.sym 117327 basesoc_uart_phy_storage[19]
.sym 117328 basesoc_uart_phy_storage[3]
.sym 117329 basesoc_adr[1]
.sym 117330 basesoc_adr[0]
.sym 117331 basesoc_uart_phy_rx_busy
.sym 117332 $abc$38894$n5699
.sym 117335 basesoc_we
.sym 117336 $abc$38894$n3510
.sym 117337 $abc$38894$n3485_1
.sym 117338 sys_rst
.sym 117339 basesoc_uart_phy_rx_busy
.sym 117340 $abc$38894$n5960
.sym 117343 $abc$38894$n4915
.sym 117344 $abc$38894$n4914
.sym 117345 $abc$38894$n3510
.sym 117347 basesoc_uart_phy_storage[24]
.sym 117348 $abc$38894$n86
.sym 117349 basesoc_adr[0]
.sym 117350 basesoc_adr[1]
.sym 117352 basesoc_uart_tx_fifo_produce[0]
.sym 117357 basesoc_uart_tx_fifo_produce[1]
.sym 117361 basesoc_uart_tx_fifo_produce[2]
.sym 117362 $auto$alumacc.cc:474:replace_alu$3916.C[2]
.sym 117365 basesoc_uart_tx_fifo_produce[3]
.sym 117366 $auto$alumacc.cc:474:replace_alu$3916.C[3]
.sym 117367 VexRiscv._zz_316_[15]
.sym 117368 VexRiscv._zz_194_[16]
.sym 117369 $abc$38894$n5393_1
.sym 117371 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 117372 $abc$38894$n5402
.sym 117373 $abc$38894$n3400_1
.sym 117376 $PACKER_VCC_NET
.sym 117377 basesoc_uart_tx_fifo_produce[0]
.sym 117379 VexRiscv._zz_193_[2]
.sym 117380 VexRiscv._zz_321_[0]
.sym 117383 VexRiscv._zz_193_[9]
.sym 117384 VexRiscv._zz_321_[0]
.sym 117387 basesoc_ctrl_reset_reset_r
.sym 117391 VexRiscv._zz_193_[8]
.sym 117392 VexRiscv._zz_321_[0]
.sym 117395 VexRiscv._zz_316_[8]
.sym 117396 VexRiscv._zz_194_[9]
.sym 117397 $abc$38894$n5393_1
.sym 117399 basesoc_dat_w[1]
.sym 117403 VexRiscv._zz_316_[9]
.sym 117404 VexRiscv._zz_194_[10]
.sym 117405 $abc$38894$n5393_1
.sym 117407 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 117408 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117411 VexRiscv._zz_194_[9]
.sym 117412 VexRiscv._zz_193_[8]
.sym 117413 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117414 VexRiscv._zz_328_
.sym 117415 VexRiscv._zz_316_[17]
.sym 117416 VexRiscv._zz_194_[18]
.sym 117417 $abc$38894$n5393_1
.sym 117419 VexRiscv._zz_194_[10]
.sym 117420 VexRiscv._zz_193_[9]
.sym 117421 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117422 VexRiscv._zz_328_
.sym 117423 $PACKER_GND_NET
.sym 117427 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 117428 $abc$38894$n5453
.sym 117429 $abc$38894$n3400_1
.sym 117431 VexRiscv._zz_193_[15]
.sym 117432 VexRiscv._zz_321_[0]
.sym 117435 VexRiscv._zz_193_[17]
.sym 117436 VexRiscv._zz_321_[0]
.sym 117439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 117440 $abc$38894$n5426
.sym 117441 $abc$38894$n3400_1
.sym 117443 $abc$38894$n4479
.sym 117444 $abc$38894$n4480
.sym 117447 VexRiscv._zz_194_[3]
.sym 117448 VexRiscv._zz_193_[2]
.sym 117449 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117450 VexRiscv._zz_328_
.sym 117451 basesoc_dat_w[4]
.sym 117455 basesoc_dat_w[3]
.sym 117459 VexRiscv._zz_194_[16]
.sym 117460 VexRiscv._zz_193_[15]
.sym 117461 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117462 VexRiscv._zz_328_
.sym 117463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 117464 $abc$38894$n5450
.sym 117465 $abc$38894$n3400_1
.sym 117467 VexRiscv._zz_316_[25]
.sym 117468 VexRiscv._zz_194_[26]
.sym 117469 $abc$38894$n5393_1
.sym 117471 VexRiscv._zz_316_[29]
.sym 117472 VexRiscv._zz_194_[30]
.sym 117473 $abc$38894$n5393_1
.sym 117475 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 117476 $abc$38894$n5423
.sym 117477 $abc$38894$n3400_1
.sym 117479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 117483 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 117484 $abc$38894$n5398
.sym 117485 VexRiscv.memory_arbitration_isValid
.sym 117486 VexRiscv.execute_to_memory_IS_DIV
.sym 117487 VexRiscv._zz_193_[21]
.sym 117488 VexRiscv._zz_321_[0]
.sym 117491 VexRiscv._zz_193_[19]
.sym 117492 VexRiscv._zz_321_[0]
.sym 117495 VexRiscv._zz_194_[20]
.sym 117496 VexRiscv._zz_193_[19]
.sym 117497 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117498 VexRiscv._zz_328_
.sym 117499 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 117500 $abc$38894$n5401
.sym 117501 VexRiscv.memory_arbitration_isValid
.sym 117502 VexRiscv.execute_to_memory_IS_DIV
.sym 117503 VexRiscv._zz_321_[0]
.sym 117504 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 117507 VexRiscv._zz_194_[22]
.sym 117508 VexRiscv._zz_193_[21]
.sym 117509 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117510 VexRiscv._zz_328_
.sym 117511 VexRiscv._zz_193_[29]
.sym 117512 VexRiscv._zz_321_[0]
.sym 117515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 117519 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 117520 $abc$38894$n5425
.sym 117521 VexRiscv.memory_arbitration_isValid
.sym 117522 VexRiscv.execute_to_memory_IS_DIV
.sym 117523 VexRiscv._zz_194_[18]
.sym 117524 VexRiscv._zz_193_[17]
.sym 117525 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117526 VexRiscv._zz_328_
.sym 117527 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 117528 $abc$38894$n5437
.sym 117529 VexRiscv.memory_arbitration_isValid
.sym 117530 VexRiscv.execute_to_memory_IS_DIV
.sym 117531 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 117532 $abc$38894$n5422
.sym 117533 VexRiscv.memory_arbitration_isValid
.sym 117534 VexRiscv.execute_to_memory_IS_DIV
.sym 117535 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 117536 $abc$38894$n5416
.sym 117537 VexRiscv.memory_arbitration_isValid
.sym 117538 VexRiscv.execute_to_memory_IS_DIV
.sym 117539 VexRiscv._zz_193_[26]
.sym 117540 VexRiscv._zz_321_[0]
.sym 117543 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 117544 $abc$38894$n5449
.sym 117545 VexRiscv.memory_arbitration_isValid
.sym 117546 VexRiscv.execute_to_memory_IS_DIV
.sym 117547 VexRiscv._zz_194_[30]
.sym 117548 VexRiscv._zz_193_[29]
.sym 117549 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117550 VexRiscv._zz_328_
.sym 117551 VexRiscv._zz_316_[27]
.sym 117552 VexRiscv._zz_194_[28]
.sym 117553 $abc$38894$n5393_1
.sym 117555 VexRiscv._zz_194_[27]
.sym 117556 VexRiscv._zz_193_[26]
.sym 117557 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117558 VexRiscv._zz_328_
.sym 117559 VexRiscv._zz_194_[28]
.sym 117560 VexRiscv._zz_193_[27]
.sym 117561 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 117562 VexRiscv._zz_328_
.sym 117563 VexRiscv._zz_35_[19]
.sym 117564 $abc$38894$n5812_1
.sym 117565 $abc$38894$n5597_1
.sym 117567 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 117568 $abc$38894$n5452
.sym 117569 VexRiscv.memory_arbitration_isValid
.sym 117570 VexRiscv.execute_to_memory_IS_DIV
.sym 117571 VexRiscv._zz_35_[15]
.sym 117572 $abc$38894$n5765_1
.sym 117573 $abc$38894$n5597_1
.sym 117575 $abc$38894$n5593_1
.sym 117576 VexRiscv._zz_79_[19]
.sym 117577 $abc$38894$n5813_1
.sym 117579 $abc$38894$n5977_1
.sym 117580 VexRiscv._zz_35_[19]
.sym 117581 $abc$38894$n6053_1
.sym 117583 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 117584 $abc$38894$n5473
.sym 117585 VexRiscv.memory_arbitration_isValid
.sym 117586 VexRiscv.execute_to_memory_IS_DIV
.sym 117587 $abc$38894$n5593_1
.sym 117588 VexRiscv._zz_79_[17]
.sym 117589 $abc$38894$n5790_1
.sym 117591 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 117592 $abc$38894$n5474
.sym 117593 $abc$38894$n3400_1
.sym 117595 $abc$38894$n5977_1
.sym 117596 VexRiscv._zz_35_[20]
.sym 117597 $abc$38894$n6057_1
.sym 117599 VexRiscv._zz_35_[21]
.sym 117600 $abc$38894$n5836_1
.sym 117601 $abc$38894$n5597_1
.sym 117603 $abc$38894$n6046_1
.sym 117604 VexRiscv._zz_79_[17]
.sym 117605 $abc$38894$n6487_1
.sym 117607 $abc$38894$n6050_1
.sym 117608 VexRiscv._zz_79_[18]
.sym 117609 $abc$38894$n5977_1
.sym 117610 $abc$38894$n6487_1
.sym 117611 VexRiscv._zz_35_[19]
.sym 117615 VexRiscv._zz_253_[1]
.sym 117616 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 117619 VexRiscv._zz_35_[8]
.sym 117620 $abc$38894$n6009_1
.sym 117621 $abc$38894$n5977_1
.sym 117623 $abc$38894$n6062_1
.sym 117624 VexRiscv._zz_79_[21]
.sym 117625 $abc$38894$n6487_1
.sym 117627 VexRiscv._zz_253_[1]
.sym 117628 $abc$38894$n5542
.sym 117629 $abc$38894$n5522
.sym 117631 $abc$38894$n5549
.sym 117632 $abc$38894$n5541
.sym 117633 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 117634 $abc$38894$n5491
.sym 117635 VexRiscv._zz_35_[27]
.sym 117636 $abc$38894$n5906_1
.sym 117637 $abc$38894$n5597_1
.sym 117639 VexRiscv._zz_35_[8]
.sym 117643 VexRiscv._zz_35_[20]
.sym 117644 $abc$38894$n5823_1
.sym 117645 $abc$38894$n5597_1
.sym 117647 $abc$38894$n5524
.sym 117648 $abc$38894$n5522
.sym 117649 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 117650 $abc$38894$n5491
.sym 117651 VexRiscv._zz_35_[15]
.sym 117655 $abc$38894$n5538
.sym 117656 $abc$38894$n5522
.sym 117657 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 117658 $abc$38894$n5491
.sym 117659 $abc$38894$n6086_1
.sym 117660 VexRiscv._zz_79_[27]
.sym 117661 $abc$38894$n6487_1
.sym 117663 $abc$38894$n5593_1
.sym 117664 VexRiscv._zz_79_[27]
.sym 117665 $abc$38894$n5907_1
.sym 117667 VexRiscv._zz_35_[15]
.sym 117668 $abc$38894$n6037_1
.sym 117669 $abc$38894$n5977_1
.sym 117671 VexRiscv._zz_35_[8]
.sym 117672 $abc$38894$n5684_1
.sym 117673 $abc$38894$n5597_1
.sym 117675 VexRiscv._zz_214_[27]
.sym 117676 VexRiscv._zz_163_[27]
.sym 117677 $abc$38894$n5973_1
.sym 117679 VexRiscv._zz_79_[27]
.sym 117683 VexRiscv._zz_215_[25]
.sym 117684 VexRiscv._zz_163_[25]
.sym 117685 $abc$38894$n5593_1
.sym 117686 $abc$38894$n5589_1
.sym 117687 $abc$38894$n5593_1
.sym 117688 VexRiscv._zz_79_[21]
.sym 117689 $abc$38894$n5837_1
.sym 117691 VexRiscv._zz_79_[25]
.sym 117695 VexRiscv._zz_214_[25]
.sym 117696 VexRiscv._zz_163_[25]
.sym 117697 $abc$38894$n5973_1
.sym 117699 VexRiscv._zz_215_[27]
.sym 117700 VexRiscv._zz_163_[27]
.sym 117701 $abc$38894$n5593_1
.sym 117702 $abc$38894$n5589_1
.sym 117703 VexRiscv._zz_35_[11]
.sym 117704 $abc$38894$n6021_1
.sym 117705 $abc$38894$n5977_1
.sym 117707 $abc$38894$n6022_1
.sym 117708 VexRiscv._zz_79_[11]
.sym 117709 $abc$38894$n6487_1
.sym 117711 $abc$38894$n5707
.sym 117712 VexRiscv._zz_79_[10]
.sym 117713 $abc$38894$n5593_1
.sym 117715 $abc$38894$n5718_1
.sym 117716 VexRiscv._zz_79_[11]
.sym 117717 $abc$38894$n5593_1
.sym 117719 VexRiscv._zz_35_[11]
.sym 117720 $abc$38894$n5717_1
.sym 117721 $abc$38894$n5597_1
.sym 117723 VexRiscv._zz_79_[11]
.sym 117727 VexRiscv._zz_214_[11]
.sym 117728 VexRiscv._zz_163_[11]
.sym 117729 $abc$38894$n5973_1
.sym 117731 VexRiscv._zz_214_[9]
.sym 117732 VexRiscv._zz_163_[9]
.sym 117733 $abc$38894$n5973_1
.sym 117735 VexRiscv._zz_79_[5]
.sym 117739 VexRiscv._zz_214_[5]
.sym 117740 VexRiscv._zz_163_[5]
.sym 117741 $abc$38894$n5973_1
.sym 117743 VexRiscv._zz_215_[5]
.sym 117744 VexRiscv._zz_163_[5]
.sym 117745 $abc$38894$n5589_1
.sym 117747 VexRiscv._zz_79_[1]
.sym 117751 VexRiscv._zz_215_[1]
.sym 117752 VexRiscv._zz_163_[1]
.sym 117753 $abc$38894$n5589_1
.sym 117755 VexRiscv._zz_215_[9]
.sym 117756 VexRiscv._zz_163_[9]
.sym 117757 $abc$38894$n5589_1
.sym 117759 VexRiscv._zz_214_[1]
.sym 117760 VexRiscv._zz_163_[1]
.sym 117761 $abc$38894$n5973_1
.sym 117763 VexRiscv._zz_79_[9]
.sym 117767 user_sw3
.sym 117819 $abc$38894$n2185
.sym 117820 basesoc_uart_phy_tx_bitcount[1]
.sym 117831 basesoc_uart_phy_tx_reg[0]
.sym 117832 $abc$38894$n3519
.sym 117833 $abc$38894$n2185
.sym 117843 $abc$38894$n2185
.sym 117844 $abc$38894$n5968
.sym 117848 $PACKER_VCC_NET
.sym 117849 basesoc_uart_phy_tx_bitcount[0]
.sym 117863 VexRiscv._zz_129_[0]
.sym 117864 VexRiscv.decode_to_execute_RS2[8]
.sym 117865 VexRiscv._zz_170_[0]
.sym 117866 VexRiscv._zz_170_[1]
.sym 117875 VexRiscv._zz_129_[1]
.sym 117879 VexRiscv._zz_129_[0]
.sym 117883 VexRiscv._zz_129_[6]
.sym 117899 $abc$38894$n4343_1
.sym 117900 $abc$38894$n3964
.sym 117901 VexRiscv._zz_337_
.sym 117902 $abc$38894$n4339_1
.sym 117907 $abc$38894$n2490
.sym 117908 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 117915 $abc$38894$n3039
.sym 117939 $abc$38894$n2334
.sym 117940 $abc$38894$n3599_1
.sym 117943 basesoc_ctrl_bus_errors[1]
.sym 117951 basesoc_timer0_eventmanager_status_w
.sym 117952 basesoc_timer0_zero_old_trigger
.sym 117959 $abc$38894$n6149_1
.sym 117960 $abc$38894$n6150_1
.sym 117963 basesoc_bus_wishbone_dat_r[7]
.sym 117964 slave_sel_r[0]
.sym 117965 spiflash_bus_dat_r[7]
.sym 117966 slave_sel_r[1]
.sym 117967 $abc$38894$n3600_1
.sym 117968 basesoc_timer0_eventmanager_pending_w
.sym 117971 $abc$38894$n6152_1
.sym 117972 $abc$38894$n6153_1
.sym 117983 $abc$38894$n6143_1
.sym 117984 $abc$38894$n6144_1
.sym 117991 basesoc_ctrl_storage[31]
.sym 117992 $abc$38894$n3484_1
.sym 117993 basesoc_ctrl_storage[15]
.sym 117994 $abc$38894$n3478_1
.sym 117999 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 118003 sys_rst
.sym 118004 basesoc_dat_w[6]
.sym 118007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 118011 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 118015 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 118019 $abc$38894$n76
.sym 118020 $abc$38894$n3484_1
.sym 118021 $abc$38894$n62
.sym 118022 $abc$38894$n3478_1
.sym 118023 VexRiscv.CsrPlugin_mepc[1]
.sym 118024 VexRiscv.lastStagePc[1]
.sym 118025 $abc$38894$n2490
.sym 118027 basesoc_we
.sym 118028 $abc$38894$n3459_1
.sym 118029 $abc$38894$n3462_1
.sym 118030 sys_rst
.sym 118031 $abc$38894$n4355_1
.sym 118032 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 118033 $abc$38894$n4353_1
.sym 118035 user_sw0
.sym 118039 basesoc_we
.sym 118040 $abc$38894$n3462_1
.sym 118041 $abc$38894$n3484_1
.sym 118042 sys_rst
.sym 118043 $abc$38894$n4357_1
.sym 118044 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 118045 $abc$38894$n4353_1
.sym 118047 VexRiscv.CsrPlugin_mepc[2]
.sym 118048 VexRiscv.lastStagePc[2]
.sym 118049 $abc$38894$n2490
.sym 118051 basesoc_we
.sym 118052 $abc$38894$n3462_1
.sym 118053 $abc$38894$n3481_1
.sym 118054 sys_rst
.sym 118055 $abc$38894$n5866_1
.sym 118056 $abc$38894$n5843_1
.sym 118057 $abc$38894$n5585_1
.sym 118059 sys_rst
.sym 118060 spiflash_i
.sym 118063 basesoc_timer0_value[11]
.sym 118067 basesoc_timer0_value[27]
.sym 118071 basesoc_timer0_value[19]
.sym 118075 basesoc_timer0_value[29]
.sym 118079 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 118080 VexRiscv._zz_151_[22]
.sym 118081 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118083 sys_rst
.sym 118084 basesoc_dat_w[1]
.sym 118087 $abc$38894$n80
.sym 118091 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 118095 $abc$38894$n4955_1
.sym 118096 basesoc_timer0_value_status[24]
.sym 118097 $abc$38894$n3575
.sym 118098 basesoc_timer0_reload_storage[8]
.sym 118099 basesoc_timer0_reload_storage[4]
.sym 118100 $abc$38894$n5715
.sym 118101 basesoc_timer0_eventmanager_status_w
.sym 118103 basesoc_uart_phy_storage[17]
.sym 118104 $abc$38894$n80
.sym 118105 basesoc_adr[1]
.sym 118106 basesoc_adr[0]
.sym 118107 $abc$38894$n100
.sym 118108 $abc$38894$n84
.sym 118109 basesoc_adr[1]
.sym 118110 basesoc_adr[0]
.sym 118111 $abc$38894$n84
.sym 118115 basesoc_timer0_value_status[0]
.sym 118116 $abc$38894$n4957_1
.sym 118117 $abc$38894$n4956_1
.sym 118118 $abc$38894$n4954_1
.sym 118119 $abc$38894$n94
.sym 118120 $abc$38894$n82
.sym 118121 basesoc_adr[1]
.sym 118122 basesoc_adr[0]
.sym 118123 slave_sel_r[1]
.sym 118124 spiflash_bus_dat_r[3]
.sym 118125 slave_sel_r[0]
.sym 118126 basesoc_bus_wishbone_dat_r[3]
.sym 118127 basesoc_ctrl_reset_reset_r
.sym 118131 basesoc_dat_w[2]
.sym 118135 $abc$38894$n82
.sym 118139 basesoc_dat_w[5]
.sym 118143 basesoc_timer0_reload_storage[2]
.sym 118144 $abc$38894$n5709
.sym 118145 basesoc_timer0_eventmanager_status_w
.sym 118147 basesoc_timer0_reload_storage[8]
.sym 118148 $abc$38894$n5727
.sym 118149 basesoc_timer0_eventmanager_status_w
.sym 118151 $abc$38894$n4580_1
.sym 118152 $abc$38894$n4579
.sym 118153 VexRiscv._zz_319_
.sym 118155 $abc$38894$n4622_1
.sym 118156 $abc$38894$n4621
.sym 118157 VexRiscv._zz_319_
.sym 118159 basesoc_timer0_reload_storage[29]
.sym 118160 $abc$38894$n5790
.sym 118161 basesoc_timer0_eventmanager_status_w
.sym 118163 basesoc_timer0_value[8]
.sym 118164 basesoc_timer0_value[9]
.sym 118165 basesoc_timer0_value[10]
.sym 118166 basesoc_timer0_value[11]
.sym 118167 $abc$38894$n4637
.sym 118168 $abc$38894$n4636_1
.sym 118169 VexRiscv._zz_319_
.sym 118171 $abc$38894$n4586_1
.sym 118172 $abc$38894$n4585
.sym 118173 VexRiscv._zz_319_
.sym 118175 $abc$38894$n4589
.sym 118176 $abc$38894$n4588_1
.sym 118177 VexRiscv._zz_319_
.sym 118179 basesoc_timer0_reload_storage[23]
.sym 118180 $abc$38894$n5772
.sym 118181 basesoc_timer0_eventmanager_status_w
.sym 118183 basesoc_timer0_load_storage[15]
.sym 118184 $abc$38894$n5154_1
.sym 118185 basesoc_timer0_en_storage
.sym 118187 basesoc_uart_phy_rx_busy
.sym 118188 $abc$38894$n5924
.sym 118191 basesoc_uart_phy_rx_busy
.sym 118192 $abc$38894$n5934
.sym 118195 basesoc_uart_phy_rx_busy
.sym 118196 $abc$38894$n5922
.sym 118199 basesoc_uart_phy_rx_busy
.sym 118200 $abc$38894$n5930
.sym 118203 basesoc_timer0_load_storage[10]
.sym 118204 $abc$38894$n5144_1
.sym 118205 basesoc_timer0_en_storage
.sym 118207 basesoc_timer0_load_storage[29]
.sym 118208 $abc$38894$n5182
.sym 118209 basesoc_timer0_en_storage
.sym 118211 basesoc_uart_phy_rx_busy
.sym 118212 $abc$38894$n5914
.sym 118215 basesoc_uart_phy_rx_busy
.sym 118216 $abc$38894$n5942
.sym 118219 basesoc_timer0_load_storage[24]
.sym 118220 $abc$38894$n5172
.sym 118221 basesoc_timer0_en_storage
.sym 118223 basesoc_uart_phy_rx_busy
.sym 118224 $abc$38894$n5940
.sym 118227 basesoc_timer0_load_storage[31]
.sym 118228 $abc$38894$n5186_1
.sym 118229 basesoc_timer0_en_storage
.sym 118231 $abc$38894$n3461_1
.sym 118232 csrbankarray_csrbank2_bitbang0_w[0]
.sym 118233 $abc$38894$n5036_1
.sym 118234 $abc$38894$n3610_1
.sym 118235 basesoc_uart_phy_rx_busy
.sym 118236 $abc$38894$n5936
.sym 118239 basesoc_uart_phy_rx_busy
.sym 118240 $abc$38894$n5948
.sym 118243 basesoc_uart_phy_rx_busy
.sym 118244 $abc$38894$n5944
.sym 118247 basesoc_ctrl_storage[24]
.sym 118248 $abc$38894$n3484_1
.sym 118249 $abc$38894$n3481_1
.sym 118250 basesoc_ctrl_storage[16]
.sym 118251 basesoc_uart_phy_rx_busy
.sym 118252 $abc$38894$n5952
.sym 118255 basesoc_timer0_load_storage[8]
.sym 118256 $abc$38894$n5140_1
.sym 118257 basesoc_timer0_en_storage
.sym 118259 cas_g_n
.sym 118260 cas_switches_status[1]
.sym 118261 basesoc_adr[0]
.sym 118262 $abc$38894$n3604_1
.sym 118263 basesoc_uart_phy_rx_busy
.sym 118264 $abc$38894$n5958
.sym 118267 basesoc_uart_phy_storage[30]
.sym 118268 basesoc_uart_phy_storage[14]
.sym 118269 basesoc_adr[0]
.sym 118270 basesoc_adr[1]
.sym 118271 basesoc_timer0_load_storage[23]
.sym 118272 $abc$38894$n5170
.sym 118273 basesoc_timer0_en_storage
.sym 118275 basesoc_timer0_load_storage[14]
.sym 118276 $abc$38894$n5152_1
.sym 118277 basesoc_timer0_en_storage
.sym 118279 VexRiscv._zz_193_[6]
.sym 118280 VexRiscv._zz_321_[0]
.sym 118283 VexRiscv._zz_194_[5]
.sym 118284 VexRiscv._zz_193_[4]
.sym 118285 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118286 VexRiscv._zz_328_
.sym 118287 VexRiscv._zz_193_[4]
.sym 118288 VexRiscv._zz_321_[0]
.sym 118291 basesoc_timer0_value[0]
.sym 118295 basesoc_timer0_value[24]
.sym 118299 basesoc_timer0_value[9]
.sym 118303 VexRiscv._zz_193_[1]
.sym 118304 VexRiscv._zz_321_[0]
.sym 118307 VexRiscv._zz_194_[4]
.sym 118308 VexRiscv._zz_193_[3]
.sym 118309 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118310 VexRiscv._zz_328_
.sym 118311 VexRiscv._zz_316_[6]
.sym 118312 VexRiscv._zz_194_[7]
.sym 118313 $abc$38894$n5393_1
.sym 118315 VexRiscv._zz_316_[4]
.sym 118316 VexRiscv._zz_194_[5]
.sym 118317 $abc$38894$n5393_1
.sym 118319 VexRiscv._zz_316_[3]
.sym 118320 VexRiscv._zz_194_[4]
.sym 118321 $abc$38894$n5393_1
.sym 118323 basesoc_dat_w[5]
.sym 118327 VexRiscv._zz_193_[14]
.sym 118328 VexRiscv._zz_321_[0]
.sym 118331 basesoc_dat_w[7]
.sym 118335 VexRiscv._zz_194_[7]
.sym 118336 VexRiscv._zz_193_[6]
.sym 118337 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118338 VexRiscv._zz_328_
.sym 118339 basesoc_dat_w[3]
.sym 118343 VexRiscv._zz_194_[6]
.sym 118344 VexRiscv._zz_193_[5]
.sym 118345 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118346 VexRiscv._zz_328_
.sym 118347 VexRiscv._zz_316_[14]
.sym 118348 VexRiscv._zz_194_[15]
.sym 118349 $abc$38894$n5393_1
.sym 118351 basesoc_dat_w[7]
.sym 118355 $abc$38894$n149
.sym 118356 VexRiscv._zz_311_
.sym 118359 VexRiscv._zz_194_[8]
.sym 118360 VexRiscv._zz_193_[7]
.sym 118361 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118362 VexRiscv._zz_328_
.sym 118363 basesoc_dat_w[3]
.sym 118367 VexRiscv._zz_193_[10]
.sym 118368 VexRiscv._zz_321_[0]
.sym 118371 VexRiscv._zz_193_[11]
.sym 118372 VexRiscv._zz_321_[0]
.sym 118375 VexRiscv._zz_316_[20]
.sym 118376 VexRiscv._zz_194_[21]
.sym 118377 $abc$38894$n5393_1
.sym 118379 VexRiscv._zz_316_[13]
.sym 118380 VexRiscv._zz_194_[14]
.sym 118381 $abc$38894$n5393_1
.sym 118383 VexRiscv._zz_193_[12]
.sym 118384 VexRiscv._zz_321_[0]
.sym 118387 VexRiscv._zz_316_[10]
.sym 118388 VexRiscv._zz_194_[11]
.sym 118389 $abc$38894$n5393_1
.sym 118391 VexRiscv._zz_193_[16]
.sym 118392 VexRiscv._zz_321_[0]
.sym 118395 VexRiscv._zz_316_[19]
.sym 118396 VexRiscv._zz_194_[20]
.sym 118397 $abc$38894$n5393_1
.sym 118399 VexRiscv._zz_194_[2]
.sym 118400 VexRiscv._zz_193_[1]
.sym 118401 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118402 VexRiscv._zz_328_
.sym 118403 basesoc_dat_w[6]
.sym 118407 VexRiscv._zz_194_[13]
.sym 118408 VexRiscv._zz_193_[12]
.sym 118409 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118410 VexRiscv._zz_328_
.sym 118411 VexRiscv._zz_194_[21]
.sym 118412 VexRiscv._zz_193_[20]
.sym 118413 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118414 VexRiscv._zz_328_
.sym 118415 VexRiscv._zz_194_[12]
.sym 118416 VexRiscv._zz_193_[11]
.sym 118417 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118418 VexRiscv._zz_328_
.sym 118419 VexRiscv._zz_194_[11]
.sym 118420 VexRiscv._zz_193_[10]
.sym 118421 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118422 VexRiscv._zz_328_
.sym 118423 VexRiscv._zz_193_[20]
.sym 118424 VexRiscv._zz_321_[0]
.sym 118427 VexRiscv._zz_194_[17]
.sym 118428 VexRiscv._zz_193_[16]
.sym 118429 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118430 VexRiscv._zz_328_
.sym 118431 VexRiscv._zz_194_[15]
.sym 118432 VexRiscv._zz_193_[14]
.sym 118433 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118434 VexRiscv._zz_328_
.sym 118435 VexRiscv._zz_194_[14]
.sym 118436 VexRiscv._zz_193_[13]
.sym 118437 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 118438 VexRiscv._zz_328_
.sym 118440 VexRiscv._zz_328_
.sym 118441 $abc$38894$n5048
.sym 118445 $abc$38894$n5050
.sym 118446 $auto$alumacc.cc:474:replace_alu$3877.C[1]
.sym 118449 $abc$38894$n5052
.sym 118450 $auto$alumacc.cc:474:replace_alu$3877.C[2]
.sym 118453 $abc$38894$n5054
.sym 118454 $auto$alumacc.cc:474:replace_alu$3877.C[3]
.sym 118457 $abc$38894$n5056
.sym 118458 $auto$alumacc.cc:474:replace_alu$3877.C[4]
.sym 118461 $abc$38894$n5058
.sym 118462 $auto$alumacc.cc:474:replace_alu$3877.C[5]
.sym 118465 $abc$38894$n5060
.sym 118466 $auto$alumacc.cc:474:replace_alu$3877.C[6]
.sym 118469 $abc$38894$n5062
.sym 118470 $auto$alumacc.cc:474:replace_alu$3877.C[7]
.sym 118473 $abc$38894$n5064
.sym 118474 $auto$alumacc.cc:474:replace_alu$3877.C[8]
.sym 118477 $abc$38894$n5066
.sym 118478 $auto$alumacc.cc:474:replace_alu$3877.C[9]
.sym 118481 $abc$38894$n5068
.sym 118482 $auto$alumacc.cc:474:replace_alu$3877.C[10]
.sym 118485 $abc$38894$n5070
.sym 118486 $auto$alumacc.cc:474:replace_alu$3877.C[11]
.sym 118489 $abc$38894$n5072
.sym 118490 $auto$alumacc.cc:474:replace_alu$3877.C[12]
.sym 118493 $abc$38894$n5074
.sym 118494 $auto$alumacc.cc:474:replace_alu$3877.C[13]
.sym 118497 $abc$38894$n5076
.sym 118498 $auto$alumacc.cc:474:replace_alu$3877.C[14]
.sym 118501 $abc$38894$n5078
.sym 118502 $auto$alumacc.cc:474:replace_alu$3877.C[15]
.sym 118505 $abc$38894$n5080
.sym 118506 $auto$alumacc.cc:474:replace_alu$3877.C[16]
.sym 118509 $abc$38894$n5082
.sym 118510 $auto$alumacc.cc:474:replace_alu$3877.C[17]
.sym 118513 $abc$38894$n5084
.sym 118514 $auto$alumacc.cc:474:replace_alu$3877.C[18]
.sym 118517 $abc$38894$n5086
.sym 118518 $auto$alumacc.cc:474:replace_alu$3877.C[19]
.sym 118521 $abc$38894$n5088
.sym 118522 $auto$alumacc.cc:474:replace_alu$3877.C[20]
.sym 118525 $abc$38894$n5090
.sym 118526 $auto$alumacc.cc:474:replace_alu$3877.C[21]
.sym 118529 $abc$38894$n5092
.sym 118530 $auto$alumacc.cc:474:replace_alu$3877.C[22]
.sym 118533 $abc$38894$n5094
.sym 118534 $auto$alumacc.cc:474:replace_alu$3877.C[23]
.sym 118537 $abc$38894$n5096
.sym 118538 $auto$alumacc.cc:474:replace_alu$3877.C[24]
.sym 118541 $abc$38894$n5098
.sym 118542 $auto$alumacc.cc:474:replace_alu$3877.C[25]
.sym 118545 $abc$38894$n5100
.sym 118546 $auto$alumacc.cc:474:replace_alu$3877.C[26]
.sym 118549 $abc$38894$n5102
.sym 118550 $auto$alumacc.cc:474:replace_alu$3877.C[27]
.sym 118553 $abc$38894$n5104
.sym 118554 $auto$alumacc.cc:474:replace_alu$3877.C[28]
.sym 118557 $abc$38894$n5106
.sym 118558 $auto$alumacc.cc:474:replace_alu$3877.C[29]
.sym 118561 $abc$38894$n5108
.sym 118562 $auto$alumacc.cc:474:replace_alu$3877.C[30]
.sym 118565 $abc$38894$n5110
.sym 118566 $auto$alumacc.cc:474:replace_alu$3877.C[31]
.sym 118567 $abc$38894$n6054_1
.sym 118568 VexRiscv._zz_79_[19]
.sym 118569 $abc$38894$n5977_1
.sym 118570 $abc$38894$n6487_1
.sym 118571 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 118572 $abc$38894$n3413_1
.sym 118573 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 118574 VexRiscv.CsrPlugin_hadException
.sym 118575 VexRiscv._zz_214_[17]
.sym 118576 VexRiscv._zz_163_[17]
.sym 118577 $abc$38894$n5973_1
.sym 118579 $abc$38894$n6058_1
.sym 118580 VexRiscv._zz_79_[20]
.sym 118581 $abc$38894$n5977_1
.sym 118582 $abc$38894$n6487_1
.sym 118583 $abc$38894$n5555
.sym 118584 $abc$38894$n5541
.sym 118585 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 118586 $abc$38894$n5491
.sym 118587 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 118588 $abc$38894$n5476
.sym 118589 VexRiscv.memory_arbitration_isValid
.sym 118590 VexRiscv.execute_to_memory_IS_DIV
.sym 118591 VexRiscv._zz_214_[21]
.sym 118592 VexRiscv._zz_163_[21]
.sym 118593 $abc$38894$n5973_1
.sym 118595 $PACKER_VCC_NET
.sym 118599 $abc$38894$n5551
.sym 118600 $abc$38894$n5541
.sym 118601 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 118602 $abc$38894$n5491
.sym 118603 VexRiscv._zz_253_[1]
.sym 118604 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 118607 VexRiscv._zz_35_[28]
.sym 118608 $abc$38894$n5919_1
.sym 118609 $abc$38894$n5597_1
.sym 118611 VexRiscv._zz_35_[28]
.sym 118615 $abc$38894$n6010_1
.sym 118616 VexRiscv._zz_79_[8]
.sym 118617 $abc$38894$n6487_1
.sym 118619 $abc$38894$n5977_1
.sym 118620 VexRiscv._zz_35_[28]
.sym 118621 $abc$38894$n6089_1
.sym 118623 VexRiscv._zz_35_[20]
.sym 118627 $abc$38894$n5567_1
.sym 118628 $abc$38894$n5541
.sym 118629 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 118630 $abc$38894$n5491
.sym 118631 $abc$38894$n6038_1
.sym 118632 VexRiscv._zz_79_[15]
.sym 118633 $abc$38894$n6487_1
.sym 118635 VexRiscv._zz_79_[21]
.sym 118639 $abc$38894$n5685
.sym 118640 VexRiscv._zz_79_[8]
.sym 118641 $abc$38894$n5593_1
.sym 118643 VexRiscv._zz_79_[17]
.sym 118647 VexRiscv._zz_215_[17]
.sym 118648 VexRiscv._zz_163_[17]
.sym 118649 $abc$38894$n5593_1
.sym 118650 $abc$38894$n5589_1
.sym 118651 VexRiscv._zz_215_[21]
.sym 118652 VexRiscv._zz_163_[21]
.sym 118653 $abc$38894$n5593_1
.sym 118654 $abc$38894$n5589_1
.sym 118655 $abc$38894$n5593_1
.sym 118656 VexRiscv._zz_79_[20]
.sym 118657 $abc$38894$n5824_1
.sym 118663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 118664 VexRiscv._zz_162_[1]
.sym 118665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 118666 VexRiscv._zz_162_[3]
.sym 118667 VexRiscv._zz_50_[10]
.sym 118671 $abc$38894$n5590_1
.sym 118672 $abc$38894$n5592_1
.sym 118675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 118676 VexRiscv._zz_50_[10]
.sym 118677 VexRiscv._zz_50_[8]
.sym 118678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 118679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 118680 VexRiscv._zz_162_[3]
.sym 118681 VexRiscv._zz_162_[1]
.sym 118682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 118683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 118684 VexRiscv._zz_50_[7]
.sym 118685 VexRiscv._zz_160_
.sym 118687 $abc$38894$n5974_1
.sym 118688 $abc$38894$n5976_1
.sym 118691 $abc$38894$n5594_1
.sym 118692 $abc$38894$n5595_1
.sym 118693 $abc$38894$n5596_1
.sym 118695 $abc$38894$n5636_1
.sym 118696 VexRiscv._zz_79_[3]
.sym 118697 $abc$38894$n5593_1
.sym 118699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 118700 VexRiscv._zz_50_[9]
.sym 118701 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 118702 VexRiscv._zz_50_[11]
.sym 118703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 118704 VexRiscv._zz_162_[2]
.sym 118705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 118706 VexRiscv._zz_162_[4]
.sym 118707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 118708 VexRiscv._zz_162_[2]
.sym 118709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 118710 VexRiscv._zz_162_[4]
.sym 118711 VexRiscv._zz_160_
.sym 118715 VexRiscv._zz_215_[11]
.sym 118716 VexRiscv._zz_163_[11]
.sym 118717 $abc$38894$n5589_1
.sym 118719 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 118720 VexRiscv._zz_162_[0]
.sym 118721 VexRiscv._zz_161_
.sym 118722 $abc$38894$n5591_1
.sym 118723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 118724 VexRiscv._zz_162_[0]
.sym 118725 VexRiscv._zz_161_
.sym 118726 $abc$38894$n5975_1
.sym 118731 VexRiscv._zz_50_[7]
.sym 118743 VexRiscv._zz_50_[11]
.sym 118747 VexRiscv._zz_50_[9]
.sym 118767 basesoc_vexriscv_dbus_cyc
.sym 118819 spiflash_bus_dat_r[12]
.sym 118820 slave_sel_r[1]
.sym 118821 $abc$38894$n6163_1
.sym 118823 spiflash_bus_dat_r[9]
.sym 118824 slave_sel_r[1]
.sym 118825 $abc$38894$n6157_1
.sym 118827 $abc$38894$n6131
.sym 118828 $abc$38894$n6132
.sym 118855 array_muxed1[0]
.sym 118859 basesoc_timer0_eventmanager_status_w
.sym 118863 $abc$38894$n3487_1
.sym 118864 basesoc_ctrl_bus_errors[0]
.sym 118865 sys_rst
.sym 118871 array_muxed1[1]
.sym 118879 array_muxed1[6]
.sym 118887 basesoc_dat_w[4]
.sym 118895 basesoc_dat_w[1]
.sym 118923 $abc$38894$n5
.sym 118927 $abc$38894$n58
.sym 118928 $abc$38894$n3461_1
.sym 118929 $abc$38894$n6375_1
.sym 118930 basesoc_adr[2]
.sym 118931 basesoc_adr[4]
.sym 118932 $abc$38894$n3479_1
.sym 118933 basesoc_adr[3]
.sym 118934 basesoc_adr[2]
.sym 118939 basesoc_ctrl_reset_reset_r
.sym 118940 $abc$38894$n3563
.sym 118941 $abc$38894$n3600_1
.sym 118942 sys_rst
.sym 118943 basesoc_we
.sym 118944 $abc$38894$n3462_1
.sym 118945 $abc$38894$n3478_1
.sym 118946 sys_rst
.sym 118947 $abc$38894$n11
.sym 118951 basesoc_timer0_load_storage[1]
.sym 118952 $abc$38894$n5126_1
.sym 118953 basesoc_timer0_en_storage
.sym 118971 $abc$38894$n3484_1
.sym 118972 basesoc_ctrl_storage[30]
.sym 118973 $abc$38894$n68
.sym 118974 $abc$38894$n3478_1
.sym 118975 $abc$38894$n6376_1
.sym 118976 $abc$38894$n6508
.sym 118977 basesoc_adr[3]
.sym 118978 $abc$38894$n5083
.sym 118979 basesoc_ctrl_bus_errors[9]
.sym 118980 $abc$38894$n3573
.sym 118981 $abc$38894$n3481_1
.sym 118982 basesoc_ctrl_storage[17]
.sym 118987 basesoc_dat_w[3]
.sym 118991 basesoc_dat_w[2]
.sym 118995 basesoc_timer0_reload_storage[1]
.sym 118996 basesoc_timer0_value[1]
.sym 118997 basesoc_timer0_eventmanager_status_w
.sym 118999 slave_sel_r[1]
.sym 119000 spiflash_bus_dat_r[4]
.sym 119001 slave_sel_r[0]
.sym 119002 basesoc_bus_wishbone_dat_r[4]
.sym 119003 basesoc_dat_w[1]
.sym 119007 sys_rst
.sym 119008 basesoc_timer0_value[0]
.sym 119009 basesoc_timer0_en_storage
.sym 119011 basesoc_dat_w[6]
.sym 119015 basesoc_adr[4]
.sym 119016 basesoc_adr[2]
.sym 119017 basesoc_adr[3]
.sym 119018 $abc$38894$n3482_1
.sym 119019 basesoc_ctrl_reset_reset_r
.sym 119027 VexRiscv.CsrPlugin_mepc[11]
.sym 119028 VexRiscv.lastStagePc[11]
.sym 119029 $abc$38894$n2490
.sym 119031 $abc$38894$n3575
.sym 119032 basesoc_timer0_reload_storage[14]
.sym 119035 $abc$38894$n4955_1
.sym 119036 basesoc_timer0_value_status[27]
.sym 119037 $abc$38894$n3575
.sym 119038 basesoc_timer0_reload_storage[11]
.sym 119039 basesoc_we
.sym 119040 $abc$38894$n3610_1
.sym 119041 $abc$38894$n3482_1
.sym 119042 sys_rst
.sym 119043 basesoc_timer0_reload_storage[11]
.sym 119044 $abc$38894$n5736
.sym 119045 basesoc_timer0_eventmanager_status_w
.sym 119047 $abc$38894$n5
.sym 119051 basesoc_we
.sym 119052 $abc$38894$n3510
.sym 119053 $abc$38894$n3482_1
.sym 119054 sys_rst
.sym 119055 basesoc_timer0_reload_storage[14]
.sym 119056 $abc$38894$n5745
.sym 119057 basesoc_timer0_eventmanager_status_w
.sym 119059 $abc$38894$n11
.sym 119063 basesoc_uart_phy_storage[9]
.sym 119064 $abc$38894$n102
.sym 119065 basesoc_adr[0]
.sym 119066 basesoc_adr[1]
.sym 119067 basesoc_adr[4]
.sym 119068 $abc$38894$n3459_1
.sym 119069 $abc$38894$n3563
.sym 119070 sys_rst
.sym 119071 basesoc_timer0_reload_storage[10]
.sym 119072 $abc$38894$n5733
.sym 119073 basesoc_timer0_eventmanager_status_w
.sym 119075 $abc$38894$n13
.sym 119080 basesoc_timer0_value[0]
.sym 119084 basesoc_timer0_value[1]
.sym 119085 $PACKER_VCC_NET
.sym 119088 basesoc_timer0_value[2]
.sym 119089 $PACKER_VCC_NET
.sym 119090 $auto$alumacc.cc:474:replace_alu$3865.C[2]
.sym 119092 basesoc_timer0_value[3]
.sym 119093 $PACKER_VCC_NET
.sym 119094 $auto$alumacc.cc:474:replace_alu$3865.C[3]
.sym 119096 basesoc_timer0_value[4]
.sym 119097 $PACKER_VCC_NET
.sym 119098 $auto$alumacc.cc:474:replace_alu$3865.C[4]
.sym 119100 basesoc_timer0_value[5]
.sym 119101 $PACKER_VCC_NET
.sym 119102 $auto$alumacc.cc:474:replace_alu$3865.C[5]
.sym 119104 basesoc_timer0_value[6]
.sym 119105 $PACKER_VCC_NET
.sym 119106 $auto$alumacc.cc:474:replace_alu$3865.C[6]
.sym 119108 basesoc_timer0_value[7]
.sym 119109 $PACKER_VCC_NET
.sym 119110 $auto$alumacc.cc:474:replace_alu$3865.C[7]
.sym 119112 basesoc_timer0_value[8]
.sym 119113 $PACKER_VCC_NET
.sym 119114 $auto$alumacc.cc:474:replace_alu$3865.C[8]
.sym 119116 basesoc_timer0_value[9]
.sym 119117 $PACKER_VCC_NET
.sym 119118 $auto$alumacc.cc:474:replace_alu$3865.C[9]
.sym 119120 basesoc_timer0_value[10]
.sym 119121 $PACKER_VCC_NET
.sym 119122 $auto$alumacc.cc:474:replace_alu$3865.C[10]
.sym 119124 basesoc_timer0_value[11]
.sym 119125 $PACKER_VCC_NET
.sym 119126 $auto$alumacc.cc:474:replace_alu$3865.C[11]
.sym 119128 basesoc_timer0_value[12]
.sym 119129 $PACKER_VCC_NET
.sym 119130 $auto$alumacc.cc:474:replace_alu$3865.C[12]
.sym 119132 basesoc_timer0_value[13]
.sym 119133 $PACKER_VCC_NET
.sym 119134 $auto$alumacc.cc:474:replace_alu$3865.C[13]
.sym 119136 basesoc_timer0_value[14]
.sym 119137 $PACKER_VCC_NET
.sym 119138 $auto$alumacc.cc:474:replace_alu$3865.C[14]
.sym 119140 basesoc_timer0_value[15]
.sym 119141 $PACKER_VCC_NET
.sym 119142 $auto$alumacc.cc:474:replace_alu$3865.C[15]
.sym 119144 basesoc_timer0_value[16]
.sym 119145 $PACKER_VCC_NET
.sym 119146 $auto$alumacc.cc:474:replace_alu$3865.C[16]
.sym 119148 basesoc_timer0_value[17]
.sym 119149 $PACKER_VCC_NET
.sym 119150 $auto$alumacc.cc:474:replace_alu$3865.C[17]
.sym 119152 basesoc_timer0_value[18]
.sym 119153 $PACKER_VCC_NET
.sym 119154 $auto$alumacc.cc:474:replace_alu$3865.C[18]
.sym 119156 basesoc_timer0_value[19]
.sym 119157 $PACKER_VCC_NET
.sym 119158 $auto$alumacc.cc:474:replace_alu$3865.C[19]
.sym 119160 basesoc_timer0_value[20]
.sym 119161 $PACKER_VCC_NET
.sym 119162 $auto$alumacc.cc:474:replace_alu$3865.C[20]
.sym 119164 basesoc_timer0_value[21]
.sym 119165 $PACKER_VCC_NET
.sym 119166 $auto$alumacc.cc:474:replace_alu$3865.C[21]
.sym 119168 basesoc_timer0_value[22]
.sym 119169 $PACKER_VCC_NET
.sym 119170 $auto$alumacc.cc:474:replace_alu$3865.C[22]
.sym 119172 basesoc_timer0_value[23]
.sym 119173 $PACKER_VCC_NET
.sym 119174 $auto$alumacc.cc:474:replace_alu$3865.C[23]
.sym 119176 basesoc_timer0_value[24]
.sym 119177 $PACKER_VCC_NET
.sym 119178 $auto$alumacc.cc:474:replace_alu$3865.C[24]
.sym 119180 basesoc_timer0_value[25]
.sym 119181 $PACKER_VCC_NET
.sym 119182 $auto$alumacc.cc:474:replace_alu$3865.C[25]
.sym 119184 basesoc_timer0_value[26]
.sym 119185 $PACKER_VCC_NET
.sym 119186 $auto$alumacc.cc:474:replace_alu$3865.C[26]
.sym 119188 basesoc_timer0_value[27]
.sym 119189 $PACKER_VCC_NET
.sym 119190 $auto$alumacc.cc:474:replace_alu$3865.C[27]
.sym 119192 basesoc_timer0_value[28]
.sym 119193 $PACKER_VCC_NET
.sym 119194 $auto$alumacc.cc:474:replace_alu$3865.C[28]
.sym 119196 basesoc_timer0_value[29]
.sym 119197 $PACKER_VCC_NET
.sym 119198 $auto$alumacc.cc:474:replace_alu$3865.C[29]
.sym 119200 basesoc_timer0_value[30]
.sym 119201 $PACKER_VCC_NET
.sym 119202 $auto$alumacc.cc:474:replace_alu$3865.C[30]
.sym 119204 basesoc_timer0_value[31]
.sym 119205 $PACKER_VCC_NET
.sym 119206 $auto$alumacc.cc:474:replace_alu$3865.C[31]
.sym 119207 basesoc_timer0_value[8]
.sym 119211 basesoc_timer0_value[30]
.sym 119215 basesoc_timer0_value[25]
.sym 119219 basesoc_timer0_value[31]
.sym 119223 basesoc_timer0_value[7]
.sym 119227 basesoc_timer0_value[5]
.sym 119231 basesoc_timer0_value[6]
.sym 119235 basesoc_timer0_value[10]
.sym 119239 VexRiscv._zz_193_[5]
.sym 119240 VexRiscv._zz_321_[0]
.sym 119243 VexRiscv._zz_193_[13]
.sym 119244 VexRiscv._zz_321_[0]
.sym 119247 VexRiscv._zz_193_[7]
.sym 119248 VexRiscv._zz_321_[0]
.sym 119251 VexRiscv._zz_193_[3]
.sym 119252 VexRiscv._zz_321_[0]
.sym 119255 basesoc_uart_phy_storage[0]
.sym 119256 $abc$38894$n92
.sym 119257 basesoc_adr[1]
.sym 119258 basesoc_adr[0]
.sym 119259 basesoc_uart_tx_fifo_wrport_we
.sym 119263 basesoc_uart_tx_fifo_wrport_we
.sym 119264 basesoc_uart_tx_fifo_produce[0]
.sym 119265 sys_rst
.sym 119267 basesoc_uart_tx_fifo_produce[1]
.sym 119272 VexRiscv._zz_314_[0]
.sym 119273 VexRiscv._zz_316_[0]
.sym 119276 VexRiscv._zz_314_[1]
.sym 119277 VexRiscv._zz_316_[1]
.sym 119278 $auto$alumacc.cc:474:replace_alu$3874.C[1]
.sym 119280 VexRiscv._zz_314_[2]
.sym 119281 VexRiscv._zz_316_[2]
.sym 119282 $auto$alumacc.cc:474:replace_alu$3874.C[2]
.sym 119284 VexRiscv._zz_314_[3]
.sym 119285 VexRiscv._zz_316_[3]
.sym 119286 $auto$alumacc.cc:474:replace_alu$3874.C[3]
.sym 119288 VexRiscv._zz_314_[4]
.sym 119289 VexRiscv._zz_316_[4]
.sym 119290 $auto$alumacc.cc:474:replace_alu$3874.C[4]
.sym 119292 VexRiscv._zz_314_[5]
.sym 119293 VexRiscv._zz_316_[5]
.sym 119294 $auto$alumacc.cc:474:replace_alu$3874.C[5]
.sym 119296 VexRiscv._zz_314_[6]
.sym 119297 VexRiscv._zz_316_[6]
.sym 119298 $auto$alumacc.cc:474:replace_alu$3874.C[6]
.sym 119300 VexRiscv._zz_314_[7]
.sym 119301 VexRiscv._zz_316_[7]
.sym 119302 $auto$alumacc.cc:474:replace_alu$3874.C[7]
.sym 119304 VexRiscv._zz_314_[8]
.sym 119305 VexRiscv._zz_316_[8]
.sym 119306 $auto$alumacc.cc:474:replace_alu$3874.C[8]
.sym 119308 VexRiscv._zz_314_[9]
.sym 119309 VexRiscv._zz_316_[9]
.sym 119310 $auto$alumacc.cc:474:replace_alu$3874.C[9]
.sym 119312 VexRiscv._zz_314_[10]
.sym 119313 VexRiscv._zz_316_[10]
.sym 119314 $auto$alumacc.cc:474:replace_alu$3874.C[10]
.sym 119316 VexRiscv._zz_314_[11]
.sym 119317 VexRiscv._zz_316_[11]
.sym 119318 $auto$alumacc.cc:474:replace_alu$3874.C[11]
.sym 119320 VexRiscv._zz_314_[12]
.sym 119321 VexRiscv._zz_316_[12]
.sym 119322 $auto$alumacc.cc:474:replace_alu$3874.C[12]
.sym 119324 VexRiscv._zz_314_[13]
.sym 119325 VexRiscv._zz_316_[13]
.sym 119326 $auto$alumacc.cc:474:replace_alu$3874.C[13]
.sym 119328 VexRiscv._zz_314_[14]
.sym 119329 VexRiscv._zz_316_[14]
.sym 119330 $auto$alumacc.cc:474:replace_alu$3874.C[14]
.sym 119332 VexRiscv._zz_314_[15]
.sym 119333 VexRiscv._zz_316_[15]
.sym 119334 $auto$alumacc.cc:474:replace_alu$3874.C[15]
.sym 119336 VexRiscv._zz_314_[16]
.sym 119337 VexRiscv._zz_316_[16]
.sym 119338 $auto$alumacc.cc:474:replace_alu$3874.C[16]
.sym 119340 VexRiscv._zz_314_[17]
.sym 119341 VexRiscv._zz_316_[17]
.sym 119342 $auto$alumacc.cc:474:replace_alu$3874.C[17]
.sym 119344 VexRiscv._zz_314_[18]
.sym 119345 VexRiscv._zz_316_[18]
.sym 119346 $auto$alumacc.cc:474:replace_alu$3874.C[18]
.sym 119348 VexRiscv._zz_314_[19]
.sym 119349 VexRiscv._zz_316_[19]
.sym 119350 $auto$alumacc.cc:474:replace_alu$3874.C[19]
.sym 119352 VexRiscv._zz_314_[20]
.sym 119353 VexRiscv._zz_316_[20]
.sym 119354 $auto$alumacc.cc:474:replace_alu$3874.C[20]
.sym 119356 VexRiscv._zz_314_[21]
.sym 119357 VexRiscv._zz_316_[21]
.sym 119358 $auto$alumacc.cc:474:replace_alu$3874.C[21]
.sym 119360 VexRiscv._zz_314_[22]
.sym 119361 VexRiscv._zz_316_[22]
.sym 119362 $auto$alumacc.cc:474:replace_alu$3874.C[22]
.sym 119364 VexRiscv._zz_314_[23]
.sym 119365 VexRiscv._zz_316_[23]
.sym 119366 $auto$alumacc.cc:474:replace_alu$3874.C[23]
.sym 119368 VexRiscv._zz_314_[24]
.sym 119369 VexRiscv._zz_316_[24]
.sym 119370 $auto$alumacc.cc:474:replace_alu$3874.C[24]
.sym 119372 VexRiscv._zz_314_[25]
.sym 119373 VexRiscv._zz_316_[25]
.sym 119374 $auto$alumacc.cc:474:replace_alu$3874.C[25]
.sym 119376 VexRiscv._zz_314_[26]
.sym 119377 VexRiscv._zz_316_[26]
.sym 119378 $auto$alumacc.cc:474:replace_alu$3874.C[26]
.sym 119380 VexRiscv._zz_314_[27]
.sym 119381 VexRiscv._zz_316_[27]
.sym 119382 $auto$alumacc.cc:474:replace_alu$3874.C[27]
.sym 119384 VexRiscv._zz_314_[28]
.sym 119385 VexRiscv._zz_316_[28]
.sym 119386 $auto$alumacc.cc:474:replace_alu$3874.C[28]
.sym 119388 VexRiscv._zz_314_[29]
.sym 119389 VexRiscv._zz_316_[29]
.sym 119390 $auto$alumacc.cc:474:replace_alu$3874.C[29]
.sym 119392 VexRiscv._zz_314_[30]
.sym 119393 VexRiscv._zz_316_[30]
.sym 119394 $auto$alumacc.cc:474:replace_alu$3874.C[30]
.sym 119396 VexRiscv._zz_314_[31]
.sym 119397 VexRiscv._zz_316_[31]
.sym 119398 $auto$alumacc.cc:474:replace_alu$3874.C[31]
.sym 119400 VexRiscv._zz_314_[32]
.sym 119401 VexRiscv._zz_316_[32]
.sym 119402 $auto$alumacc.cc:474:replace_alu$3874.C[32]
.sym 119404 VexRiscv._zz_314_[32]
.sym 119405 VexRiscv._zz_316_[32]
.sym 119406 $auto$alumacc.cc:474:replace_alu$3874.C[33]
.sym 119407 VexRiscv._zz_193_[23]
.sym 119408 VexRiscv._zz_321_[0]
.sym 119411 VexRiscv._zz_193_[18]
.sym 119412 VexRiscv._zz_321_[0]
.sym 119415 VexRiscv._zz_316_[31]
.sym 119416 VexRiscv._zz_194_[32]
.sym 119417 $abc$38894$n5393_1
.sym 119419 VexRiscv._zz_193_[22]
.sym 119420 VexRiscv._zz_321_[0]
.sym 119423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 119424 $abc$38894$n5486
.sym 119425 $abc$38894$n3400_1
.sym 119427 VexRiscv._zz_193_[30]
.sym 119428 VexRiscv._zz_321_[0]
.sym 119431 VexRiscv._zz_193_[25]
.sym 119432 VexRiscv._zz_321_[0]
.sym 119435 VexRiscv._zz_194_[24]
.sym 119436 VexRiscv._zz_193_[23]
.sym 119437 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 119438 VexRiscv._zz_328_
.sym 119439 VexRiscv._zz_193_[27]
.sym 119440 VexRiscv._zz_321_[0]
.sym 119443 VexRiscv._zz_194_[19]
.sym 119444 VexRiscv._zz_193_[18]
.sym 119445 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 119446 VexRiscv._zz_328_
.sym 119447 VexRiscv._zz_316_[18]
.sym 119448 VexRiscv._zz_194_[19]
.sym 119449 $abc$38894$n5393_1
.sym 119451 VexRiscv._zz_170_[1]
.sym 119455 VexRiscv._zz_193_[28]
.sym 119456 VexRiscv._zz_321_[0]
.sym 119459 VexRiscv._zz_193_[24]
.sym 119460 VexRiscv._zz_321_[0]
.sym 119463 VexRiscv._zz_316_[26]
.sym 119464 VexRiscv._zz_194_[27]
.sym 119465 $abc$38894$n5393_1
.sym 119467 VexRiscv._zz_194_[23]
.sym 119468 VexRiscv._zz_193_[22]
.sym 119469 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 119470 VexRiscv._zz_328_
.sym 119471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 119472 $abc$38894$n5459
.sym 119473 $abc$38894$n3400_1
.sym 119475 VexRiscv._zz_316_[28]
.sym 119476 VexRiscv._zz_194_[29]
.sym 119477 $abc$38894$n5393_1
.sym 119479 VexRiscv._zz_194_[26]
.sym 119480 VexRiscv._zz_193_[25]
.sym 119481 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 119482 VexRiscv._zz_328_
.sym 119483 VexRiscv._zz_194_[29]
.sym 119484 VexRiscv._zz_193_[28]
.sym 119485 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 119486 VexRiscv._zz_328_
.sym 119487 VexRiscv._zz_316_[22]
.sym 119488 VexRiscv._zz_194_[23]
.sym 119489 $abc$38894$n5393_1
.sym 119491 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 119492 $abc$38894$n5458
.sym 119493 VexRiscv.memory_arbitration_isValid
.sym 119494 VexRiscv.execute_to_memory_IS_DIV
.sym 119495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 119496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 119497 $abc$38894$n3705
.sym 119499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 119500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 119501 $abc$38894$n3705
.sym 119503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 119505 $abc$38894$n3705
.sym 119507 VexRiscv._zz_214_[26]
.sym 119508 VexRiscv._zz_163_[26]
.sym 119509 $abc$38894$n5973_1
.sym 119511 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 119515 VexRiscv._zz_214_[29]
.sym 119516 VexRiscv._zz_163_[29]
.sym 119517 $abc$38894$n5973_1
.sym 119519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 119521 $abc$38894$n3705
.sym 119523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 119525 $abc$38894$n3705
.sym 119527 VexRiscv._zz_35_[22]
.sym 119528 $abc$38894$n6065
.sym 119529 $abc$38894$n5977_1
.sym 119531 VexRiscv._zz_35_[22]
.sym 119532 $abc$38894$n5847_1
.sym 119533 $abc$38894$n5597_1
.sym 119535 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 119536 $abc$38894$n5477
.sym 119537 $abc$38894$n3400_1
.sym 119539 VexRiscv._zz_214_[20]
.sym 119540 VexRiscv._zz_163_[20]
.sym 119541 $abc$38894$n5973_1
.sym 119543 VexRiscv._zz_35_[22]
.sym 119547 VexRiscv._zz_214_[18]
.sym 119548 VexRiscv._zz_163_[18]
.sym 119549 $abc$38894$n5973_1
.sym 119551 VexRiscv._zz_214_[19]
.sym 119552 VexRiscv._zz_163_[19]
.sym 119553 $abc$38894$n5973_1
.sym 119555 $abc$38894$n6066_1
.sym 119556 VexRiscv._zz_79_[22]
.sym 119557 $abc$38894$n6487_1
.sym 119559 VexRiscv._zz_214_[8]
.sym 119560 VexRiscv._zz_163_[8]
.sym 119561 $abc$38894$n5973_1
.sym 119563 $abc$38894$n5593_1
.sym 119564 VexRiscv._zz_79_[22]
.sym 119565 $abc$38894$n5848_1
.sym 119567 VexRiscv._zz_214_[22]
.sym 119568 VexRiscv._zz_163_[22]
.sym 119569 $abc$38894$n5973_1
.sym 119571 $abc$38894$n6090_1
.sym 119572 VexRiscv._zz_79_[28]
.sym 119573 $abc$38894$n5977_1
.sym 119574 $abc$38894$n6487_1
.sym 119575 VexRiscv._zz_79_[29]
.sym 119579 VexRiscv._zz_79_[20]
.sym 119583 VexRiscv._zz_79_[19]
.sym 119587 VexRiscv._zz_79_[26]
.sym 119591 VexRiscv._zz_215_[26]
.sym 119592 VexRiscv._zz_163_[26]
.sym 119593 $abc$38894$n5593_1
.sym 119594 $abc$38894$n5589_1
.sym 119595 VexRiscv._zz_215_[18]
.sym 119596 VexRiscv._zz_163_[18]
.sym 119597 $abc$38894$n5593_1
.sym 119598 $abc$38894$n5589_1
.sym 119599 VexRiscv._zz_215_[22]
.sym 119600 VexRiscv._zz_163_[22]
.sym 119601 $abc$38894$n5593_1
.sym 119602 $abc$38894$n5589_1
.sym 119603 VexRiscv._zz_215_[29]
.sym 119604 VexRiscv._zz_163_[29]
.sym 119605 $abc$38894$n5593_1
.sym 119606 $abc$38894$n5589_1
.sym 119607 VexRiscv._zz_215_[19]
.sym 119608 VexRiscv._zz_163_[19]
.sym 119609 $abc$38894$n5593_1
.sym 119610 $abc$38894$n5589_1
.sym 119611 $abc$38894$n5593_1
.sym 119612 VexRiscv._zz_79_[28]
.sym 119613 $abc$38894$n5920_1
.sym 119615 VexRiscv._zz_215_[28]
.sym 119616 VexRiscv._zz_163_[28]
.sym 119617 $abc$38894$n5593_1
.sym 119618 $abc$38894$n5589_1
.sym 119619 VexRiscv._zz_215_[20]
.sym 119620 VexRiscv._zz_163_[20]
.sym 119621 $abc$38894$n5593_1
.sym 119622 $abc$38894$n5589_1
.sym 119623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 119624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 119625 $abc$38894$n3705
.sym 119627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 119628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 119629 $abc$38894$n3705
.sym 119631 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 119632 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 119633 $abc$38894$n3705
.sym 119635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 119636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 119637 $abc$38894$n3705
.sym 119639 VexRiscv._zz_214_[14]
.sym 119640 VexRiscv._zz_163_[14]
.sym 119641 $abc$38894$n5973_1
.sym 119643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 119644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 119645 $abc$38894$n3705
.sym 119647 VexRiscv._zz_214_[10]
.sym 119648 VexRiscv._zz_163_[10]
.sym 119649 $abc$38894$n5973_1
.sym 119651 VexRiscv._zz_215_[8]
.sym 119652 VexRiscv._zz_163_[8]
.sym 119653 $abc$38894$n5589_1
.sym 119655 VexRiscv._zz_79_[10]
.sym 119659 VexRiscv._zz_214_[6]
.sym 119660 VexRiscv._zz_163_[6]
.sym 119661 $abc$38894$n5973_1
.sym 119663 VexRiscv._zz_79_[6]
.sym 119667 VexRiscv._zz_215_[6]
.sym 119668 VexRiscv._zz_163_[6]
.sym 119669 $abc$38894$n5589_1
.sym 119671 VexRiscv._zz_215_[14]
.sym 119672 VexRiscv._zz_163_[14]
.sym 119673 $abc$38894$n5589_1
.sym 119675 VexRiscv._zz_215_[3]
.sym 119676 VexRiscv._zz_163_[3]
.sym 119677 $abc$38894$n5589_1
.sym 119679 VexRiscv._zz_79_[14]
.sym 119683 VexRiscv._zz_215_[10]
.sym 119684 VexRiscv._zz_163_[10]
.sym 119685 $abc$38894$n5589_1
.sym 119687 $abc$38894$n7433
.sym 119699 VexRiscv._zz_160_
.sym 119700 VexRiscv._zz_149_
.sym 119751 VexRiscv._zz_129_[7]
.sym 119755 VexRiscv._zz_129_[3]
.sym 119763 VexRiscv._zz_129_[4]
.sym 119779 VexRiscv._zz_129_[7]
.sym 119780 VexRiscv.decode_to_execute_RS2[15]
.sym 119781 VexRiscv._zz_170_[0]
.sym 119782 VexRiscv._zz_170_[1]
.sym 119784 $PACKER_VCC_NET
.sym 119785 basesoc_ctrl_bus_errors[0]
.sym 119815 $abc$38894$n3493_1
.sym 119816 $abc$38894$n3488_1
.sym 119817 $abc$38894$n147
.sym 119819 basesoc_ctrl_bus_errors[8]
.sym 119820 $abc$38894$n3573
.sym 119821 $abc$38894$n5044_1
.sym 119823 $abc$38894$n3583_1
.sym 119824 basesoc_ctrl_bus_errors[1]
.sym 119827 basesoc_ctrl_bus_errors[8]
.sym 119828 basesoc_ctrl_bus_errors[9]
.sym 119829 basesoc_ctrl_bus_errors[10]
.sym 119830 basesoc_ctrl_bus_errors[11]
.sym 119835 $abc$38894$n7
.sym 119839 $abc$38894$n3487_1
.sym 119840 sys_rst
.sym 119843 $abc$38894$n72
.sym 119844 $abc$38894$n3481_1
.sym 119845 $abc$38894$n3583_1
.sym 119846 basesoc_ctrl_bus_errors[4]
.sym 119847 basesoc_ctrl_bus_errors[24]
.sym 119848 $abc$38894$n3579
.sym 119849 $abc$38894$n5043
.sym 119850 $abc$38894$n5045
.sym 119851 basesoc_dat_w[3]
.sym 119855 $abc$38894$n3579
.sym 119856 basesoc_ctrl_bus_errors[25]
.sym 119857 $abc$38894$n3576
.sym 119858 basesoc_ctrl_bus_errors[17]
.sym 119859 basesoc_dat_w[6]
.sym 119863 $abc$38894$n3489_1
.sym 119864 $abc$38894$n3490_1
.sym 119865 $abc$38894$n3491_1
.sym 119866 $abc$38894$n3492_1
.sym 119867 $abc$38894$n3576
.sym 119868 basesoc_ctrl_bus_errors[20]
.sym 119869 $abc$38894$n66
.sym 119870 $abc$38894$n3478_1
.sym 119871 basesoc_ctrl_bus_errors[24]
.sym 119872 basesoc_ctrl_bus_errors[25]
.sym 119873 basesoc_ctrl_bus_errors[26]
.sym 119874 basesoc_ctrl_bus_errors[27]
.sym 119875 basesoc_ctrl_bus_errors[20]
.sym 119876 basesoc_ctrl_bus_errors[21]
.sym 119877 basesoc_ctrl_bus_errors[22]
.sym 119878 basesoc_ctrl_bus_errors[23]
.sym 119879 basesoc_ctrl_bus_errors[28]
.sym 119880 basesoc_ctrl_bus_errors[29]
.sym 119881 basesoc_ctrl_bus_errors[30]
.sym 119882 basesoc_ctrl_bus_errors[31]
.sym 119883 $abc$38894$n3579
.sym 119884 basesoc_ctrl_bus_errors[28]
.sym 119887 basesoc_ctrl_bus_errors[18]
.sym 119888 $abc$38894$n3576
.sym 119889 $abc$38894$n3484_1
.sym 119890 basesoc_ctrl_storage[26]
.sym 119891 basesoc_ctrl_bus_errors[30]
.sym 119892 $abc$38894$n3485_1
.sym 119893 basesoc_ctrl_bus_errors[14]
.sym 119894 $abc$38894$n3479_1
.sym 119895 $abc$38894$n5068_1
.sym 119896 $abc$38894$n5067
.sym 119897 $abc$38894$n5069
.sym 119898 $abc$38894$n5070_1
.sym 119899 $abc$38894$n3573
.sym 119900 basesoc_ctrl_bus_errors[12]
.sym 119901 $abc$38894$n78
.sym 119902 $abc$38894$n3484_1
.sym 119904 $PACKER_VCC_NET
.sym 119905 basesoc_uart_rx_fifo_produce[0]
.sym 119907 basesoc_ctrl_bus_errors[21]
.sym 119908 $abc$38894$n3576
.sym 119909 $abc$38894$n3484_1
.sym 119910 basesoc_ctrl_storage[29]
.sym 119911 basesoc_ctrl_bus_errors[6]
.sym 119912 $abc$38894$n3583_1
.sym 119913 $abc$38894$n6509_1
.sym 119914 $abc$38894$n3462_1
.sym 119919 basesoc_ctrl_storage[1]
.sym 119920 $abc$38894$n3476_1
.sym 119921 $abc$38894$n5050_1
.sym 119922 $abc$38894$n5051
.sym 119923 $abc$38894$n5048_1
.sym 119924 $abc$38894$n5052_1
.sym 119925 $abc$38894$n5049
.sym 119926 $abc$38894$n3462_1
.sym 119927 basesoc_ctrl_storage[22]
.sym 119928 basesoc_ctrl_bus_errors[22]
.sym 119929 basesoc_adr[2]
.sym 119930 $abc$38894$n3482_1
.sym 119931 slave_sel_r[1]
.sym 119932 spiflash_bus_dat_r[0]
.sym 119933 slave_sel_r[0]
.sym 119934 basesoc_bus_wishbone_dat_r[0]
.sym 119935 slave_sel_r[1]
.sym 119936 spiflash_bus_dat_r[6]
.sym 119937 slave_sel_r[0]
.sym 119938 basesoc_bus_wishbone_dat_r[6]
.sym 119943 slave_sel[2]
.sym 119947 slave_sel[0]
.sym 119951 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 119952 csrbankarray_interface3_bank_bus_dat_r[6]
.sym 119953 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 119954 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 119955 $abc$38894$n3460_1
.sym 119956 $abc$38894$n3538
.sym 119957 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 119959 $abc$38894$n6109_1
.sym 119960 $abc$38894$n3764
.sym 119961 $abc$38894$n6106_1
.sym 119963 csrbankarray_sel_r
.sym 119964 $abc$38894$n3764
.sym 119965 $abc$38894$n6109_1
.sym 119966 $abc$38894$n6125_1
.sym 119967 $abc$38894$n5046
.sym 119968 $abc$38894$n5042_1
.sym 119969 $abc$38894$n3462_1
.sym 119971 $abc$38894$n4924
.sym 119972 $abc$38894$n4923
.sym 119973 $abc$38894$n3510
.sym 119975 $abc$38894$n3919
.sym 119976 VexRiscv._zz_170_[0]
.sym 119977 VexRiscv._zz_170_[1]
.sym 119978 VexRiscv._zz_32_[0]
.sym 119979 VexRiscv._zz_286_[9]
.sym 119983 VexRiscv._zz_287_[1]
.sym 119984 VexRiscv._zz_32_[1]
.sym 119985 $abc$38894$n6332
.sym 119986 $abc$38894$n6328_1
.sym 119987 basesoc_timer0_reload_storage[3]
.sym 119988 $abc$38894$n3572_1
.sym 119989 $abc$38894$n4988_1
.sym 119990 $abc$38894$n4989
.sym 119991 basesoc_timer0_reload_storage[3]
.sym 119992 $abc$38894$n5712
.sym 119993 basesoc_timer0_eventmanager_status_w
.sym 119995 $abc$38894$n4952_1
.sym 119996 basesoc_timer0_value_status[19]
.sym 119997 $abc$38894$n3565
.sym 119998 basesoc_timer0_load_storage[3]
.sym 119999 $abc$38894$n3919
.sym 120000 VexRiscv._zz_32_[0]
.sym 120001 $abc$38894$n6330_1
.sym 120002 $abc$38894$n6331_1
.sym 120003 VexRiscv._zz_170_[1]
.sym 120004 $abc$38894$n3920_1
.sym 120005 VexRiscv._zz_170_[0]
.sym 120006 VexRiscv._zz_170_[2]
.sym 120011 basesoc_timer0_reload_storage[9]
.sym 120012 $abc$38894$n3575
.sym 120013 $abc$38894$n3565
.sym 120014 basesoc_timer0_load_storage[1]
.sym 120015 $abc$38894$n4952_1
.sym 120016 basesoc_timer0_value_status[18]
.sym 120017 $abc$38894$n3575
.sym 120018 basesoc_timer0_reload_storage[10]
.sym 120019 basesoc_dat_w[4]
.sym 120023 basesoc_timer0_reload_storage[9]
.sym 120024 $abc$38894$n5730
.sym 120025 basesoc_timer0_eventmanager_status_w
.sym 120027 basesoc_dat_w[7]
.sym 120031 $abc$38894$n6107_1
.sym 120032 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 120033 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 120034 $abc$38894$n6108_1
.sym 120035 $abc$38894$n3565
.sym 120036 $abc$38894$n3563
.sym 120037 sys_rst
.sym 120039 basesoc_timer0_reload_storage[7]
.sym 120040 $abc$38894$n3572_1
.sym 120041 $abc$38894$n3565
.sym 120042 basesoc_timer0_load_storage[7]
.sym 120043 basesoc_timer0_value[4]
.sym 120044 basesoc_timer0_value[5]
.sym 120045 basesoc_timer0_value[6]
.sym 120046 basesoc_timer0_value[7]
.sym 120047 basesoc_timer0_value_status[4]
.sym 120048 $abc$38894$n4957_1
.sym 120049 $abc$38894$n4950_1
.sym 120050 basesoc_timer0_value_status[12]
.sym 120051 basesoc_timer0_reload_storage[7]
.sym 120052 $abc$38894$n5724
.sym 120053 basesoc_timer0_eventmanager_status_w
.sym 120055 $abc$38894$n4912
.sym 120056 $abc$38894$n4911
.sym 120057 $abc$38894$n3510
.sym 120059 basesoc_timer0_load_storage[9]
.sym 120060 $abc$38894$n5142_1
.sym 120061 basesoc_timer0_en_storage
.sym 120063 basesoc_timer0_load_storage[7]
.sym 120064 $abc$38894$n5138_1
.sym 120065 basesoc_timer0_en_storage
.sym 120067 $abc$38894$n4957_1
.sym 120068 basesoc_timer0_value_status[2]
.sym 120069 $abc$38894$n3565
.sym 120070 basesoc_timer0_load_storage[2]
.sym 120071 basesoc_timer0_value[17]
.sym 120075 $abc$38894$n3594_1
.sym 120076 $abc$38894$n3595_1
.sym 120077 $abc$38894$n3596_1
.sym 120078 $abc$38894$n3597_1
.sym 120079 basesoc_timer0_value[12]
.sym 120080 basesoc_timer0_value[13]
.sym 120081 basesoc_timer0_value[14]
.sym 120082 basesoc_timer0_value[15]
.sym 120083 basesoc_timer0_value[0]
.sym 120084 basesoc_timer0_value[1]
.sym 120085 basesoc_timer0_value[2]
.sym 120086 basesoc_timer0_value[3]
.sym 120087 basesoc_timer0_value[12]
.sym 120091 basesoc_timer0_value[2]
.sym 120095 basesoc_timer0_value[15]
.sym 120099 basesoc_timer0_reload_storage[15]
.sym 120100 $abc$38894$n5748
.sym 120101 basesoc_timer0_eventmanager_status_w
.sym 120103 $abc$38894$n3588_1
.sym 120104 $abc$38894$n3593_1
.sym 120107 basesoc_timer0_value_status[31]
.sym 120108 $abc$38894$n4955_1
.sym 120109 $abc$38894$n5027
.sym 120111 basesoc_timer0_value[16]
.sym 120112 basesoc_timer0_value[17]
.sym 120113 basesoc_timer0_value[18]
.sym 120114 basesoc_timer0_value[19]
.sym 120115 basesoc_uart_phy_storage[28]
.sym 120116 basesoc_uart_phy_storage[12]
.sym 120117 basesoc_adr[0]
.sym 120118 basesoc_adr[1]
.sym 120119 basesoc_timer0_value[20]
.sym 120120 basesoc_timer0_value[21]
.sym 120121 basesoc_timer0_value[22]
.sym 120122 basesoc_timer0_value[23]
.sym 120123 basesoc_timer0_value_status[15]
.sym 120124 $abc$38894$n4950_1
.sym 120125 $abc$38894$n4952_1
.sym 120126 basesoc_timer0_value_status[23]
.sym 120127 basesoc_dat_w[3]
.sym 120131 $abc$38894$n3589_1
.sym 120132 $abc$38894$n3590_1
.sym 120133 $abc$38894$n3591_1
.sym 120134 $abc$38894$n3592_1
.sym 120135 $abc$38894$n149
.sym 120136 $abc$38894$n4315_1
.sym 120137 $abc$38894$n3863
.sym 120139 basesoc_timer0_reload_storage[31]
.sym 120140 $abc$38894$n5796
.sym 120141 basesoc_timer0_eventmanager_status_w
.sym 120143 basesoc_timer0_value[28]
.sym 120144 basesoc_timer0_value[29]
.sym 120145 basesoc_timer0_value[30]
.sym 120146 basesoc_timer0_value[31]
.sym 120147 $abc$38894$n149
.sym 120148 $abc$38894$n4315_1
.sym 120149 $abc$38894$n3857
.sym 120151 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 120155 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 120156 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 120157 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 120158 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 120159 basesoc_timer0_value[24]
.sym 120160 basesoc_timer0_value[25]
.sym 120161 basesoc_timer0_value[26]
.sym 120162 basesoc_timer0_value[27]
.sym 120163 $abc$38894$n149
.sym 120164 $abc$38894$n4315_1
.sym 120165 $abc$38894$n3861
.sym 120168 VexRiscv._zz_319_
.sym 120169 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 120173 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 120174 $auto$alumacc.cc:474:replace_alu$3892.C[1]
.sym 120177 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 120178 $auto$alumacc.cc:474:replace_alu$3892.C[2]
.sym 120181 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 120182 $auto$alumacc.cc:474:replace_alu$3892.C[3]
.sym 120185 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 120186 $auto$alumacc.cc:474:replace_alu$3892.C[4]
.sym 120189 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 120190 $auto$alumacc.cc:474:replace_alu$3892.C[5]
.sym 120191 $abc$38894$n149
.sym 120192 $abc$38894$n4315_1
.sym 120193 $abc$38894$n3865
.sym 120195 $abc$38894$n149
.sym 120196 $abc$38894$n4315_1
.sym 120197 $abc$38894$n3859
.sym 120199 VexRiscv._zz_194_[16]
.sym 120200 VexRiscv._zz_194_[17]
.sym 120201 VexRiscv._zz_311_
.sym 120203 $abc$38894$n6349_1
.sym 120204 $abc$38894$n3538
.sym 120207 $abc$38894$n102
.sym 120211 VexRiscv._zz_194_[5]
.sym 120212 VexRiscv._zz_194_[6]
.sym 120213 VexRiscv._zz_311_
.sym 120215 slave_sel[1]
.sym 120219 basesoc_uart_phy_rx_busy
.sym 120220 $abc$38894$n5962
.sym 120223 VexRiscv._zz_194_[4]
.sym 120224 VexRiscv._zz_194_[5]
.sym 120225 VexRiscv._zz_311_
.sym 120227 $abc$38894$n4906
.sym 120228 $abc$38894$n4905
.sym 120229 $abc$38894$n3510
.sym 120231 basesoc_uart_phy_tx_reg[1]
.sym 120232 basesoc_uart_phy_sink_payload_data[0]
.sym 120233 $abc$38894$n2185
.sym 120235 $abc$38894$n2185
.sym 120236 basesoc_uart_phy_sink_payload_data[7]
.sym 120239 basesoc_uart_phy_tx_reg[4]
.sym 120240 basesoc_uart_phy_sink_payload_data[3]
.sym 120241 $abc$38894$n2185
.sym 120243 basesoc_uart_phy_tx_reg[2]
.sym 120244 basesoc_uart_phy_sink_payload_data[1]
.sym 120245 $abc$38894$n2185
.sym 120247 basesoc_uart_phy_tx_reg[5]
.sym 120248 basesoc_uart_phy_sink_payload_data[4]
.sym 120249 $abc$38894$n2185
.sym 120251 basesoc_uart_phy_tx_reg[7]
.sym 120252 basesoc_uart_phy_sink_payload_data[6]
.sym 120253 $abc$38894$n2185
.sym 120255 basesoc_uart_phy_tx_reg[3]
.sym 120256 basesoc_uart_phy_sink_payload_data[2]
.sym 120257 $abc$38894$n2185
.sym 120259 basesoc_uart_phy_tx_reg[6]
.sym 120260 basesoc_uart_phy_sink_payload_data[5]
.sym 120261 $abc$38894$n2185
.sym 120263 VexRiscv._zz_316_[12]
.sym 120264 VexRiscv._zz_194_[13]
.sym 120265 $abc$38894$n5393_1
.sym 120267 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 120268 $abc$38894$n5429
.sym 120269 $abc$38894$n3400_1
.sym 120271 VexRiscv._zz_316_[5]
.sym 120272 VexRiscv._zz_194_[6]
.sym 120273 $abc$38894$n5393_1
.sym 120275 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 120276 $abc$38894$n5414
.sym 120277 $abc$38894$n3400_1
.sym 120279 basesoc_dat_w[7]
.sym 120283 basesoc_dat_w[1]
.sym 120287 basesoc_dat_w[2]
.sym 120291 VexRiscv._zz_316_[7]
.sym 120292 VexRiscv._zz_194_[8]
.sym 120293 $abc$38894$n5393_1
.sym 120295 basesoc_dat_w[4]
.sym 120299 basesoc_uart_eventmanager_status_w[0]
.sym 120300 $abc$38894$n6347
.sym 120301 basesoc_adr[2]
.sym 120302 $abc$38894$n6348_1
.sym 120303 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 120304 $abc$38894$n5441
.sym 120305 $abc$38894$n3400_1
.sym 120307 VexRiscv._zz_194_[21]
.sym 120308 VexRiscv._zz_194_[22]
.sym 120309 VexRiscv._zz_311_
.sym 120311 basesoc_uart_rx_fifo_readable
.sym 120312 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 120313 basesoc_adr[2]
.sym 120314 basesoc_adr[1]
.sym 120315 VexRiscv._zz_316_[0]
.sym 120316 VexRiscv._zz_194_[1]
.sym 120317 $abc$38894$n5393_1
.sym 120319 VexRiscv._zz_316_[16]
.sym 120320 VexRiscv._zz_194_[17]
.sym 120321 $abc$38894$n5393_1
.sym 120323 VexRiscv._zz_316_[11]
.sym 120324 VexRiscv._zz_194_[12]
.sym 120325 $abc$38894$n5393_1
.sym 120327 sys_rst
.sym 120328 basesoc_uart_rx_fifo_wrport_we
.sym 120331 basesoc_timer0_value[23]
.sym 120335 VexRiscv._zz_194_[1]
.sym 120336 VexRiscv._zz_193_[0]
.sym 120337 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 120338 VexRiscv._zz_328_
.sym 120339 basesoc_timer0_value[18]
.sym 120343 basesoc_timer0_value[21]
.sym 120347 VexRiscv._zz_193_[31]
.sym 120348 VexRiscv._zz_321_[0]
.sym 120351 basesoc_timer0_value[26]
.sym 120355 VexRiscv._zz_316_[30]
.sym 120356 VexRiscv._zz_194_[31]
.sym 120357 $abc$38894$n5393_1
.sym 120360 basesoc_uart_rx_fifo_produce[0]
.sym 120365 basesoc_uart_rx_fifo_produce[1]
.sym 120369 basesoc_uart_rx_fifo_produce[2]
.sym 120370 $auto$alumacc.cc:474:replace_alu$3907.C[2]
.sym 120373 basesoc_uart_rx_fifo_produce[3]
.sym 120374 $auto$alumacc.cc:474:replace_alu$3907.C[3]
.sym 120375 VexRiscv._zz_316_[23]
.sym 120376 VexRiscv._zz_194_[24]
.sym 120377 $abc$38894$n5393_1
.sym 120379 basesoc_uart_rx_fifo_wrport_we
.sym 120380 basesoc_uart_rx_fifo_produce[0]
.sym 120381 sys_rst
.sym 120383 VexRiscv._zz_194_[32]
.sym 120384 VexRiscv._zz_193_[31]
.sym 120385 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 120386 VexRiscv._zz_328_
.sym 120387 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 120388 $abc$38894$n5413
.sym 120389 VexRiscv.memory_arbitration_isValid
.sym 120390 VexRiscv.execute_to_memory_IS_DIV
.sym 120391 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 120392 $abc$38894$n5428
.sym 120393 VexRiscv.memory_arbitration_isValid
.sym 120394 VexRiscv.execute_to_memory_IS_DIV
.sym 120395 basesoc_uart_rx_fifo_produce[1]
.sym 120399 VexRiscv._zz_194_[25]
.sym 120400 VexRiscv._zz_193_[24]
.sym 120401 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 120402 VexRiscv._zz_328_
.sym 120403 VexRiscv._zz_316_[24]
.sym 120404 VexRiscv._zz_194_[25]
.sym 120405 $abc$38894$n5393_1
.sym 120407 VexRiscv._zz_194_[31]
.sym 120408 VexRiscv._zz_193_[30]
.sym 120409 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 120410 VexRiscv._zz_328_
.sym 120411 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 120412 $abc$38894$n5462
.sym 120413 $abc$38894$n3400_1
.sym 120415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 120416 $abc$38894$n5392_1
.sym 120417 $abc$38894$n3400_1
.sym 120419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 120420 $abc$38894$n5465
.sym 120421 $abc$38894$n3400_1
.sym 120423 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 120424 $abc$38894$n5461
.sym 120425 VexRiscv.memory_arbitration_isValid
.sym 120426 VexRiscv.execute_to_memory_IS_DIV
.sym 120427 $abc$38894$n5977_1
.sym 120428 VexRiscv._zz_35_[30]
.sym 120429 $abc$38894$n6097_1
.sym 120431 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 120432 $abc$38894$n5464
.sym 120433 VexRiscv.memory_arbitration_isValid
.sym 120434 VexRiscv.execute_to_memory_IS_DIV
.sym 120435 VexRiscv._zz_35_[0]
.sym 120436 $abc$38894$n5966_1
.sym 120437 $abc$38894$n5977_1
.sym 120439 VexRiscv._zz_35_[0]
.sym 120440 $abc$38894$n5587_1
.sym 120441 $abc$38894$n5597_1
.sym 120444 VexRiscv._zz_328_
.sym 120445 $abc$38894$n5048
.sym 120447 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 120448 $abc$38894$n5391_1
.sym 120449 VexRiscv.memory_arbitration_isValid
.sym 120450 VexRiscv.execute_to_memory_IS_DIV
.sym 120451 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 120452 $abc$38894$n5440
.sym 120453 VexRiscv.memory_arbitration_isValid
.sym 120454 VexRiscv.execute_to_memory_IS_DIV
.sym 120455 VexRiscv._zz_35_[24]
.sym 120459 VexRiscv._zz_35_[16]
.sym 120460 $abc$38894$n5776
.sym 120461 $abc$38894$n5597_1
.sym 120463 $abc$38894$n5977_1
.sym 120464 VexRiscv._zz_35_[23]
.sym 120465 $abc$38894$n6069_1
.sym 120467 VexRiscv._zz_253_[1]
.sym 120468 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 120471 $abc$38894$n5559
.sym 120472 $abc$38894$n5541
.sym 120473 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 120474 $abc$38894$n5491
.sym 120475 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 120476 $abc$38894$n5482
.sym 120477 VexRiscv.memory_arbitration_isValid
.sym 120478 VexRiscv.execute_to_memory_IS_DIV
.sym 120479 VexRiscv._zz_35_[23]
.sym 120480 $abc$38894$n5859_1
.sym 120481 $abc$38894$n5597_1
.sym 120483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 120484 $abc$38894$n5483
.sym 120485 $abc$38894$n3400_1
.sym 120487 VexRiscv._zz_214_[23]
.sym 120488 VexRiscv._zz_163_[23]
.sym 120489 $abc$38894$n5973_1
.sym 120491 $abc$38894$n5593_1
.sym 120492 VexRiscv._zz_79_[23]
.sym 120493 $abc$38894$n5860_1
.sym 120495 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 120496 $abc$38894$n5485
.sym 120497 VexRiscv.memory_arbitration_isValid
.sym 120498 VexRiscv.execute_to_memory_IS_DIV
.sym 120499 VexRiscv._zz_35_[7]
.sym 120503 VexRiscv._zz_35_[7]
.sym 120504 $abc$38894$n5673
.sym 120505 $abc$38894$n5597_1
.sym 120507 $abc$38894$n6070_1
.sym 120508 VexRiscv._zz_79_[23]
.sym 120509 $abc$38894$n5977_1
.sym 120510 $abc$38894$n6487_1
.sym 120511 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 120512 $abc$38894$n6398_1
.sym 120513 $abc$38894$n5491
.sym 120515 VexRiscv._zz_35_[7]
.sym 120516 $abc$38894$n6005_1
.sym 120517 $abc$38894$n5977_1
.sym 120519 $abc$38894$n3613_1
.sym 120520 $abc$38894$n15
.sym 120523 $abc$38894$n6006_1
.sym 120524 VexRiscv._zz_79_[7]
.sym 120525 $abc$38894$n6487_1
.sym 120527 VexRiscv._zz_214_[28]
.sym 120528 VexRiscv._zz_163_[28]
.sym 120529 $abc$38894$n5973_1
.sym 120531 $abc$38894$n15
.sym 120535 VexRiscv._zz_79_[7]
.sym 120536 $abc$38894$n5674_1
.sym 120537 $abc$38894$n5593_1
.sym 120539 $abc$38894$n5990_1
.sym 120540 VexRiscv._zz_79_[3]
.sym 120541 $abc$38894$n6487_1
.sym 120543 VexRiscv._zz_215_[23]
.sym 120544 VexRiscv._zz_163_[23]
.sym 120545 $abc$38894$n5593_1
.sym 120546 $abc$38894$n5589_1
.sym 120547 VexRiscv._zz_214_[7]
.sym 120548 VexRiscv._zz_163_[7]
.sym 120549 $abc$38894$n5973_1
.sym 120551 VexRiscv._zz_215_[7]
.sym 120552 VexRiscv._zz_163_[7]
.sym 120553 $abc$38894$n5589_1
.sym 120555 VexRiscv._zz_214_[3]
.sym 120556 VexRiscv._zz_163_[3]
.sym 120557 $abc$38894$n5973_1
.sym 120559 VexRiscv._zz_214_[15]
.sym 120560 VexRiscv._zz_163_[15]
.sym 120561 $abc$38894$n5973_1
.sym 120563 VexRiscv._zz_79_[18]
.sym 120567 $abc$38894$n5972_1
.sym 120568 VexRiscv._zz_79_[0]
.sym 120569 $abc$38894$n6487_1
.sym 120571 VexRiscv._zz_214_[0]
.sym 120572 VexRiscv._zz_163_[0]
.sym 120573 $abc$38894$n5973_1
.sym 120575 VexRiscv._zz_79_[28]
.sym 120579 VexRiscv._zz_79_[22]
.sym 120583 VexRiscv._zz_79_[8]
.sym 120587 VexRiscv._zz_215_[0]
.sym 120588 VexRiscv._zz_163_[0]
.sym 120589 $abc$38894$n5589_1
.sym 120591 $abc$38894$n5588_1
.sym 120592 VexRiscv._zz_79_[0]
.sym 120593 $abc$38894$n5593_1
.sym 120595 VexRiscv._zz_215_[15]
.sym 120596 VexRiscv._zz_163_[15]
.sym 120597 $abc$38894$n5589_1
.sym 120599 $abc$38894$n5766_1
.sym 120600 VexRiscv._zz_79_[15]
.sym 120601 $abc$38894$n5593_1
.sym 120603 VexRiscv._zz_79_[0]
.sym 120607 VexRiscv._zz_50_[8]
.sym 120611 VexRiscv._zz_79_[15]
.sym 120619 VexRiscv._zz_79_[3]
.sym 120715 $abc$38894$n6134
.sym 120716 $abc$38894$n6135_1
.sym 120744 basesoc_ctrl_bus_errors[0]
.sym 120749 basesoc_ctrl_bus_errors[1]
.sym 120753 basesoc_ctrl_bus_errors[2]
.sym 120754 $auto$alumacc.cc:474:replace_alu$3841.C[2]
.sym 120757 basesoc_ctrl_bus_errors[3]
.sym 120758 $auto$alumacc.cc:474:replace_alu$3841.C[3]
.sym 120761 basesoc_ctrl_bus_errors[4]
.sym 120762 $auto$alumacc.cc:474:replace_alu$3841.C[4]
.sym 120765 basesoc_ctrl_bus_errors[5]
.sym 120766 $auto$alumacc.cc:474:replace_alu$3841.C[5]
.sym 120769 basesoc_ctrl_bus_errors[6]
.sym 120770 $auto$alumacc.cc:474:replace_alu$3841.C[6]
.sym 120773 basesoc_ctrl_bus_errors[7]
.sym 120774 $auto$alumacc.cc:474:replace_alu$3841.C[7]
.sym 120777 basesoc_ctrl_bus_errors[8]
.sym 120778 $auto$alumacc.cc:474:replace_alu$3841.C[8]
.sym 120781 basesoc_ctrl_bus_errors[9]
.sym 120782 $auto$alumacc.cc:474:replace_alu$3841.C[9]
.sym 120785 basesoc_ctrl_bus_errors[10]
.sym 120786 $auto$alumacc.cc:474:replace_alu$3841.C[10]
.sym 120789 basesoc_ctrl_bus_errors[11]
.sym 120790 $auto$alumacc.cc:474:replace_alu$3841.C[11]
.sym 120793 basesoc_ctrl_bus_errors[12]
.sym 120794 $auto$alumacc.cc:474:replace_alu$3841.C[12]
.sym 120797 basesoc_ctrl_bus_errors[13]
.sym 120798 $auto$alumacc.cc:474:replace_alu$3841.C[13]
.sym 120801 basesoc_ctrl_bus_errors[14]
.sym 120802 $auto$alumacc.cc:474:replace_alu$3841.C[14]
.sym 120805 basesoc_ctrl_bus_errors[15]
.sym 120806 $auto$alumacc.cc:474:replace_alu$3841.C[15]
.sym 120809 basesoc_ctrl_bus_errors[16]
.sym 120810 $auto$alumacc.cc:474:replace_alu$3841.C[16]
.sym 120813 basesoc_ctrl_bus_errors[17]
.sym 120814 $auto$alumacc.cc:474:replace_alu$3841.C[17]
.sym 120817 basesoc_ctrl_bus_errors[18]
.sym 120818 $auto$alumacc.cc:474:replace_alu$3841.C[18]
.sym 120821 basesoc_ctrl_bus_errors[19]
.sym 120822 $auto$alumacc.cc:474:replace_alu$3841.C[19]
.sym 120825 basesoc_ctrl_bus_errors[20]
.sym 120826 $auto$alumacc.cc:474:replace_alu$3841.C[20]
.sym 120829 basesoc_ctrl_bus_errors[21]
.sym 120830 $auto$alumacc.cc:474:replace_alu$3841.C[21]
.sym 120833 basesoc_ctrl_bus_errors[22]
.sym 120834 $auto$alumacc.cc:474:replace_alu$3841.C[22]
.sym 120837 basesoc_ctrl_bus_errors[23]
.sym 120838 $auto$alumacc.cc:474:replace_alu$3841.C[23]
.sym 120841 basesoc_ctrl_bus_errors[24]
.sym 120842 $auto$alumacc.cc:474:replace_alu$3841.C[24]
.sym 120845 basesoc_ctrl_bus_errors[25]
.sym 120846 $auto$alumacc.cc:474:replace_alu$3841.C[25]
.sym 120849 basesoc_ctrl_bus_errors[26]
.sym 120850 $auto$alumacc.cc:474:replace_alu$3841.C[26]
.sym 120853 basesoc_ctrl_bus_errors[27]
.sym 120854 $auto$alumacc.cc:474:replace_alu$3841.C[27]
.sym 120857 basesoc_ctrl_bus_errors[28]
.sym 120858 $auto$alumacc.cc:474:replace_alu$3841.C[28]
.sym 120861 basesoc_ctrl_bus_errors[29]
.sym 120862 $auto$alumacc.cc:474:replace_alu$3841.C[29]
.sym 120865 basesoc_ctrl_bus_errors[30]
.sym 120866 $auto$alumacc.cc:474:replace_alu$3841.C[30]
.sym 120869 basesoc_ctrl_bus_errors[31]
.sym 120870 $auto$alumacc.cc:474:replace_alu$3841.C[31]
.sym 120871 $PACKER_VCC_NET
.sym 120875 basesoc_ctrl_bus_errors[15]
.sym 120876 $abc$38894$n3479_1
.sym 120877 $abc$38894$n6379_1
.sym 120878 basesoc_adr[2]
.sym 120879 $abc$38894$n3461_1
.sym 120880 basesoc_ctrl_storage[7]
.sym 120881 basesoc_ctrl_bus_errors[31]
.sym 120882 $abc$38894$n3485_1
.sym 120883 $abc$38894$n6380_1
.sym 120884 $abc$38894$n6511
.sym 120885 basesoc_adr[3]
.sym 120886 $abc$38894$n6512_1
.sym 120887 $PACKER_VCC_NET
.sym 120891 slave_sel_r[1]
.sym 120892 spiflash_bus_dat_r[1]
.sym 120893 slave_sel_r[0]
.sym 120894 basesoc_bus_wishbone_dat_r[1]
.sym 120895 basesoc_ctrl_storage[23]
.sym 120896 basesoc_ctrl_bus_errors[23]
.sym 120897 basesoc_adr[2]
.sym 120898 $abc$38894$n3482_1
.sym 120899 $PACKER_GND_NET
.sym 120903 $abc$38894$n3758
.sym 120904 $abc$38894$n3756
.sym 120905 csrbankarray_sel_r
.sym 120907 basesoc_adr[3]
.sym 120908 $abc$38894$n3460_1
.sym 120911 $abc$38894$n6111_1
.sym 120912 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 120913 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 120914 $abc$38894$n6112_1
.sym 120915 $abc$38894$n3758
.sym 120916 $abc$38894$n3756
.sym 120917 $abc$38894$n3764
.sym 120918 csrbankarray_sel_r
.sym 120919 $abc$38894$n3575
.sym 120920 $abc$38894$n3563
.sym 120921 sys_rst
.sym 120923 $abc$38894$n6120_1
.sym 120924 $abc$38894$n6121_1
.sym 120927 $abc$38894$n3764
.sym 120928 $abc$38894$n3758
.sym 120929 $abc$38894$n6109_1
.sym 120931 basesoc_adr[4]
.sym 120932 $abc$38894$n3576
.sym 120935 $abc$38894$n3756
.sym 120936 $abc$38894$n3758
.sym 120937 $abc$38894$n3764
.sym 120938 csrbankarray_sel_r
.sym 120939 basesoc_adr[4]
.sym 120940 $abc$38894$n3478_1
.sym 120943 basesoc_adr[4]
.sym 120944 $abc$38894$n3573
.sym 120947 $abc$38894$n3758
.sym 120948 $abc$38894$n3756
.sym 120949 $abc$38894$n3764
.sym 120950 csrbankarray_sel_r
.sym 120951 $abc$38894$n3460_1
.sym 120952 $abc$38894$n3538
.sym 120953 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 120955 basesoc_timer0_load_storage[3]
.sym 120956 $abc$38894$n5130_1
.sym 120957 basesoc_timer0_en_storage
.sym 120959 $abc$38894$n3756
.sym 120960 $abc$38894$n3764
.sym 120961 $abc$38894$n3758
.sym 120962 csrbankarray_sel_r
.sym 120963 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 120964 csrbankarray_interface3_bank_bus_dat_r[7]
.sym 120965 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 120966 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 120967 basesoc_timer0_reload_storage[5]
.sym 120968 $abc$38894$n5718
.sym 120969 basesoc_timer0_eventmanager_status_w
.sym 120971 basesoc_timer0_load_storage[24]
.sym 120972 basesoc_timer0_eventmanager_storage
.sym 120973 basesoc_adr[4]
.sym 120974 $abc$38894$n3459_1
.sym 120975 basesoc_adr[4]
.sym 120976 basesoc_timer0_en_storage
.sym 120977 $abc$38894$n3583_1
.sym 120978 $abc$38894$n6353
.sym 120979 $abc$38894$n4909
.sym 120980 $abc$38894$n4908
.sym 120981 $abc$38894$n3510
.sym 120983 $abc$38894$n3460_1
.sym 120984 $abc$38894$n3538
.sym 120985 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 120987 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 120988 csrbankarray_interface3_bank_bus_dat_r[4]
.sym 120989 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 120990 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 120991 basesoc_timer0_load_storage[5]
.sym 120992 $abc$38894$n5134_1
.sym 120993 basesoc_timer0_en_storage
.sym 120995 basesoc_timer0_value_status[11]
.sym 120996 $abc$38894$n4950_1
.sym 120997 $abc$38894$n4987
.sym 120998 $abc$38894$n4990_1
.sym 120999 basesoc_timer0_reload_storage[26]
.sym 121000 $abc$38894$n3581
.sym 121001 $abc$38894$n4980_1
.sym 121002 $abc$38894$n4981_1
.sym 121003 $abc$38894$n6117_1
.sym 121004 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 121005 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 121006 $abc$38894$n6118_1
.sym 121007 $abc$38894$n3578
.sym 121008 basesoc_timer0_reload_storage[23]
.sym 121009 $abc$38894$n3575
.sym 121010 basesoc_timer0_reload_storage[15]
.sym 121011 $abc$38894$n3604_1
.sym 121012 basesoc_adr[0]
.sym 121013 cas_switches_status[3]
.sym 121015 basesoc_timer0_load_storage[6]
.sym 121016 $abc$38894$n5136_1
.sym 121017 basesoc_timer0_en_storage
.sym 121019 basesoc_timer0_reload_storage[6]
.sym 121020 $abc$38894$n5721
.sym 121021 basesoc_timer0_eventmanager_status_w
.sym 121023 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 121024 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 121025 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 121026 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 121027 $abc$38894$n6107_1
.sym 121028 $abc$38894$n6117_1
.sym 121029 $abc$38894$n6123_1
.sym 121031 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 121032 csrbankarray_interface3_bank_bus_dat_r[5]
.sym 121033 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 121034 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 121035 $abc$38894$n6114_1
.sym 121036 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 121037 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 121038 $abc$38894$n6115
.sym 121039 $abc$38894$n6502_1
.sym 121040 $abc$38894$n6501_1
.sym 121041 $abc$38894$n4971_1
.sym 121042 $abc$38894$n3564
.sym 121043 $abc$38894$n4918
.sym 121044 $abc$38894$n4917
.sym 121045 $abc$38894$n3510
.sym 121047 $abc$38894$n4952_1
.sym 121048 basesoc_timer0_value_status[17]
.sym 121049 $abc$38894$n3572_1
.sym 121050 basesoc_timer0_reload_storage[1]
.sym 121051 slave_sel_r[1]
.sym 121052 spiflash_bus_dat_r[5]
.sym 121053 slave_sel_r[0]
.sym 121054 basesoc_bus_wishbone_dat_r[5]
.sym 121055 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 121056 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 121057 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 121058 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 121059 slave_sel_r[1]
.sym 121060 spiflash_bus_dat_r[2]
.sym 121061 slave_sel_r[0]
.sym 121062 basesoc_bus_wishbone_dat_r[2]
.sym 121063 $abc$38894$n4991
.sym 121064 $abc$38894$n4986_1
.sym 121065 $abc$38894$n3564
.sym 121067 basesoc_timer0_load_storage[19]
.sym 121068 $abc$38894$n5162_1
.sym 121069 basesoc_timer0_en_storage
.sym 121071 basesoc_timer0_reload_storage[17]
.sym 121072 $abc$38894$n5754
.sym 121073 basesoc_timer0_eventmanager_status_w
.sym 121075 basesoc_timer0_load_storage[17]
.sym 121076 $abc$38894$n5158
.sym 121077 basesoc_timer0_en_storage
.sym 121079 $abc$38894$n4927
.sym 121080 $abc$38894$n4926
.sym 121081 $abc$38894$n3510
.sym 121083 $abc$38894$n6373_1
.sym 121084 $abc$38894$n5026_1
.sym 121085 $abc$38894$n5028_1
.sym 121086 $abc$38894$n3564
.sym 121087 basesoc_timer0_reload_storage[19]
.sym 121088 $abc$38894$n5760
.sym 121089 basesoc_timer0_eventmanager_status_w
.sym 121091 $abc$38894$n6372_1
.sym 121092 basesoc_adr[4]
.sym 121093 $abc$38894$n5033
.sym 121094 $abc$38894$n5034_1
.sym 121095 basesoc_timer0_reload_storage[24]
.sym 121096 $abc$38894$n5775
.sym 121097 basesoc_timer0_eventmanager_status_w
.sym 121099 $abc$38894$n3581
.sym 121100 basesoc_timer0_reload_storage[27]
.sym 121101 $abc$38894$n3578
.sym 121102 basesoc_timer0_reload_storage[19]
.sym 121103 $PACKER_VCC_NET
.sym 121107 basesoc_timer0_value_status[1]
.sym 121108 $abc$38894$n4957_1
.sym 121109 $abc$38894$n4950_1
.sym 121110 basesoc_timer0_value_status[9]
.sym 121111 $abc$38894$n3578
.sym 121112 basesoc_timer0_reload_storage[17]
.sym 121113 $abc$38894$n4967_1
.sym 121114 $abc$38894$n4974_1
.sym 121115 basesoc_adr[4]
.sym 121116 $abc$38894$n3563
.sym 121117 $abc$38894$n3459_1
.sym 121118 sys_rst
.sym 121119 $abc$38894$n3459_1
.sym 121120 basesoc_timer0_load_storage[31]
.sym 121121 basesoc_timer0_reload_storage[31]
.sym 121122 $abc$38894$n3476_1
.sym 121123 VexRiscv._zz_188_
.sym 121127 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 121128 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 121129 VexRiscv.CsrPlugin_hadException
.sym 121131 basesoc_uart_phy_storage[31]
.sym 121132 basesoc_uart_phy_storage[15]
.sym 121133 basesoc_adr[0]
.sym 121134 basesoc_adr[1]
.sym 121135 $abc$38894$n4955_1
.sym 121136 basesoc_timer0_value_status[25]
.sym 121139 basesoc_ctrl_storage[27]
.sym 121140 $abc$38894$n3484_1
.sym 121141 $abc$38894$n3481_1
.sym 121142 basesoc_ctrl_storage[19]
.sym 121143 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 121144 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 121145 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 121147 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 121148 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 121149 $abc$38894$n3754_1
.sym 121151 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 121152 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 121153 VexRiscv.CsrPlugin_hadException
.sym 121155 basesoc_timer0_value_status[5]
.sym 121156 $abc$38894$n4957_1
.sym 121157 $abc$38894$n4952_1
.sym 121158 basesoc_timer0_value_status[21]
.sym 121159 $abc$38894$n3460_1
.sym 121160 $abc$38894$n3538
.sym 121161 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 121163 $abc$38894$n3460_1
.sym 121164 $abc$38894$n3538
.sym 121165 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 121167 $abc$38894$n3610_1
.sym 121168 $abc$38894$n3461_1
.sym 121169 csrbankarray_csrbank2_bitbang0_w[3]
.sym 121171 VexRiscv._zz_321_[3]
.sym 121175 VexRiscv._zz_321_[2]
.sym 121179 $abc$38894$n3753_1
.sym 121180 VexRiscv._zz_319_
.sym 121181 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 121183 VexRiscv._zz_321_[4]
.sym 121187 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 121188 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 121189 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 121190 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 121191 VexRiscv._zz_195_[15]
.sym 121192 VexRiscv._zz_194_[15]
.sym 121193 VexRiscv._zz_195_[32]
.sym 121195 $abc$38894$n3460_1
.sym 121196 $abc$38894$n3538
.sym 121197 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 121199 basesoc_adr[0]
.sym 121200 $abc$38894$n6351_1
.sym 121201 $abc$38894$n4938_1
.sym 121202 $abc$38894$n3538
.sym 121203 VexRiscv._zz_195_[1]
.sym 121204 VexRiscv._zz_194_[1]
.sym 121205 VexRiscv._zz_195_[32]
.sym 121207 basesoc_uart_eventmanager_status_w[0]
.sym 121211 basesoc_uart_eventmanager_status_w[0]
.sym 121212 $abc$38894$n3460_1
.sym 121213 $abc$38894$n3537
.sym 121215 VexRiscv._zz_193_[0]
.sym 121216 VexRiscv._zz_321_[0]
.sym 121219 cas_b_n
.sym 121220 cas_switches_status[2]
.sym 121221 basesoc_adr[0]
.sym 121222 $abc$38894$n3604_1
.sym 121224 VexRiscv._zz_314_[0]
.sym 121225 VexRiscv._zz_316_[0]
.sym 121227 basesoc_adr[2]
.sym 121228 $abc$38894$n3537
.sym 121229 $abc$38894$n3485_1
.sym 121230 sys_rst
.sym 121231 basesoc_uart_eventmanager_storage[1]
.sym 121232 basesoc_uart_eventmanager_pending_w[1]
.sym 121233 basesoc_uart_eventmanager_storage[0]
.sym 121234 basesoc_uart_eventmanager_pending_w[0]
.sym 121235 basesoc_uart_rx_fifo_readable
.sym 121236 basesoc_uart_eventmanager_storage[1]
.sym 121237 basesoc_adr[2]
.sym 121238 basesoc_adr[1]
.sym 121239 $abc$38894$n4375_1
.sym 121240 VexRiscv._zz_337_
.sym 121241 $abc$38894$n4353_1
.sym 121243 basesoc_adr[1]
.sym 121247 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 121248 basesoc_uart_eventmanager_pending_w[1]
.sym 121249 basesoc_adr[2]
.sym 121250 $abc$38894$n3461_1
.sym 121251 basesoc_uart_eventmanager_status_w[0]
.sym 121252 basesoc_uart_tx_old_trigger
.sym 121255 VexRiscv._zz_194_[20]
.sym 121256 VexRiscv._zz_194_[21]
.sym 121257 VexRiscv._zz_311_
.sym 121259 $abc$38894$n4670_1
.sym 121260 $abc$38894$n4669
.sym 121261 VexRiscv._zz_319_
.sym 121263 VexRiscv._zz_194_[32]
.sym 121264 VexRiscv._zz_313_[0]
.sym 121265 VexRiscv._zz_311_
.sym 121267 VexRiscv._zz_195_[12]
.sym 121268 VexRiscv._zz_194_[12]
.sym 121269 VexRiscv._zz_195_[32]
.sym 121271 basesoc_uart_eventmanager_pending_w[0]
.sym 121272 basesoc_uart_eventmanager_storage[0]
.sym 121273 basesoc_adr[2]
.sym 121274 basesoc_adr[0]
.sym 121275 $abc$38894$n4634_1
.sym 121276 $abc$38894$n4633
.sym 121277 VexRiscv._zz_319_
.sym 121279 $abc$38894$n4613
.sym 121280 $abc$38894$n4612_1
.sym 121281 VexRiscv._zz_319_
.sym 121283 VexRiscv._zz_195_[20]
.sym 121284 VexRiscv._zz_194_[20]
.sym 121285 VexRiscv._zz_195_[32]
.sym 121287 basesoc_dat_w[7]
.sym 121291 VexRiscv._zz_195_[31]
.sym 121292 VexRiscv._zz_194_[31]
.sym 121293 VexRiscv._zz_195_[32]
.sym 121295 basesoc_dat_w[6]
.sym 121299 VexRiscv._zz_321_[26]
.sym 121303 basesoc_dat_w[3]
.sym 121315 VexRiscv._zz_321_[31]
.sym 121319 VexRiscv._zz_194_[22]
.sym 121320 VexRiscv._zz_194_[23]
.sym 121321 VexRiscv._zz_311_
.sym 121323 basesoc_ctrl_reset_reset_r
.sym 121327 basesoc_uart_rx_fifo_wrport_we
.sym 121331 VexRiscv._zz_194_[19]
.sym 121332 VexRiscv._zz_194_[20]
.sym 121333 VexRiscv._zz_311_
.sym 121335 VexRiscv._zz_194_[27]
.sym 121336 VexRiscv._zz_194_[28]
.sym 121337 VexRiscv._zz_311_
.sym 121339 basesoc_dat_w[1]
.sym 121343 VexRiscv._zz_194_[31]
.sym 121344 VexRiscv._zz_194_[32]
.sym 121345 VexRiscv._zz_311_
.sym 121351 VexRiscv._zz_194_[23]
.sym 121352 VexRiscv._zz_194_[24]
.sym 121353 VexRiscv._zz_311_
.sym 121355 VexRiscv._zz_35_[16]
.sym 121356 $abc$38894$n6041_1
.sym 121357 $abc$38894$n5977_1
.sym 121363 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 121364 VexRiscv._zz_319_
.sym 121365 $abc$38894$n3753_1
.sym 121367 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 121368 $abc$38894$n3753_1
.sym 121369 $abc$38894$n149
.sym 121371 $abc$38894$n2241
.sym 121375 basesoc_ctrl_reset_reset_r
.sym 121376 $abc$38894$n3536
.sym 121377 sys_rst
.sym 121378 $abc$38894$n2241
.sym 121379 $abc$38894$n5977_1
.sym 121380 VexRiscv._zz_35_[24]
.sym 121381 $abc$38894$n6073_1
.sym 121383 VexRiscv._zz_214_[16]
.sym 121384 VexRiscv._zz_163_[16]
.sym 121385 $abc$38894$n5973_1
.sym 121387 basesoc_ctrl_reset_reset_r
.sym 121391 $abc$38894$n6042_1
.sym 121392 VexRiscv._zz_79_[16]
.sym 121393 $abc$38894$n6487_1
.sym 121395 $abc$38894$n6098_1
.sym 121396 VexRiscv._zz_79_[30]
.sym 121397 $abc$38894$n5977_1
.sym 121398 $abc$38894$n6487_1
.sym 121400 VexRiscv._zz_319_
.sym 121401 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 121403 VexRiscv._zz_214_[24]
.sym 121404 VexRiscv._zz_163_[24]
.sym 121405 $abc$38894$n5973_1
.sym 121407 VexRiscv._zz_214_[30]
.sym 121408 VexRiscv._zz_163_[30]
.sym 121409 $abc$38894$n5973_1
.sym 121411 $abc$38894$n6074_1
.sym 121412 VexRiscv._zz_79_[24]
.sym 121413 $abc$38894$n5977_1
.sym 121414 $abc$38894$n6487_1
.sym 121415 VexRiscv._zz_35_[23]
.sym 121419 $abc$38894$n5571_1
.sym 121420 $abc$38894$n5541
.sym 121421 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 121422 $abc$38894$n5491
.sym 121423 VexRiscv._zz_35_[30]
.sym 121424 $abc$38894$n5943_1
.sym 121425 $abc$38894$n5597_1
.sym 121427 VexRiscv._zz_35_[16]
.sym 121431 VexRiscv._zz_253_[1]
.sym 121432 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 121435 VexRiscv._zz_35_[30]
.sym 121439 VexRiscv._zz_35_[24]
.sym 121440 $abc$38894$n5870_1
.sym 121441 $abc$38894$n5597_1
.sym 121443 $abc$38894$n149
.sym 121444 $abc$38894$n4315_1
.sym 121445 $abc$38894$n3855
.sym 121447 $abc$38894$n5557
.sym 121448 $abc$38894$n5541
.sym 121449 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 121450 $abc$38894$n5491
.sym 121451 VexRiscv._zz_214_[31]
.sym 121452 VexRiscv._zz_163_[31]
.sym 121453 $abc$38894$n6487_1
.sym 121454 $abc$38894$n5973_1
.sym 121455 $abc$38894$n5593_1
.sym 121456 VexRiscv._zz_79_[30]
.sym 121457 $abc$38894$n5944_1
.sym 121459 VexRiscv._zz_253_[1]
.sym 121460 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 121463 $abc$38894$n5593_1
.sym 121464 VexRiscv._zz_79_[24]
.sym 121465 $abc$38894$n5871_1
.sym 121467 $abc$38894$n5593_1
.sym 121468 VexRiscv._zz_79_[16]
.sym 121469 $abc$38894$n5777_1
.sym 121471 $abc$38894$n6102_1
.sym 121472 $abc$38894$n6101_1
.sym 121473 VexRiscv._zz_35_[31]
.sym 121474 $abc$38894$n5977_1
.sym 121475 VexRiscv._zz_79_[31]
.sym 121476 $abc$38894$n6487_1
.sym 121479 VexRiscv._zz_215_[30]
.sym 121480 VexRiscv._zz_163_[30]
.sym 121481 $abc$38894$n5593_1
.sym 121482 $abc$38894$n5589_1
.sym 121483 VexRiscv._zz_79_[23]
.sym 121487 VexRiscv._zz_79_[16]
.sym 121491 VexRiscv._zz_215_[24]
.sym 121492 VexRiscv._zz_163_[24]
.sym 121493 $abc$38894$n5593_1
.sym 121494 $abc$38894$n5589_1
.sym 121495 VexRiscv._zz_79_[30]
.sym 121499 VexRiscv._zz_35_[31]
.sym 121500 $abc$38894$n5955_1
.sym 121501 $abc$38894$n5597_1
.sym 121503 VexRiscv._zz_215_[16]
.sym 121504 VexRiscv._zz_163_[16]
.sym 121505 $abc$38894$n5593_1
.sym 121506 $abc$38894$n5589_1
.sym 121507 VexRiscv._zz_79_[24]
.sym 121511 VexRiscv._zz_35_[12]
.sym 121512 $abc$38894$n5737
.sym 121513 $abc$38894$n5597_1
.sym 121519 $abc$38894$n5532
.sym 121520 $abc$38894$n5522
.sym 121521 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 121522 $abc$38894$n5491
.sym 121523 VexRiscv._zz_215_[31]
.sym 121524 VexRiscv._zz_163_[31]
.sym 121525 $abc$38894$n5589_1
.sym 121527 VexRiscv._zz_79_[31]
.sym 121531 $abc$38894$n5956_1
.sym 121532 VexRiscv._zz_79_[31]
.sym 121533 $abc$38894$n5593_1
.sym 121535 VexRiscv._zz_79_[7]
.sym 121539 VexRiscv._zz_35_[12]
.sym 121540 $abc$38894$n6025_1
.sym 121541 $abc$38894$n5977_1
.sym 121543 VexRiscv._zz_215_[12]
.sym 121544 VexRiscv._zz_163_[12]
.sym 121545 $abc$38894$n5589_1
.sym 121551 VexRiscv._zz_214_[12]
.sym 121552 VexRiscv._zz_163_[12]
.sym 121553 $abc$38894$n5973_1
.sym 121555 $abc$38894$n5738_1
.sym 121556 VexRiscv._zz_79_[12]
.sym 121557 $abc$38894$n5593_1
.sym 121559 user_sw1
.sym 121563 $abc$38894$n6026_1
.sym 121564 VexRiscv._zz_79_[12]
.sym 121565 $abc$38894$n6487_1
.sym 121567 multiregimpl1_regs0[2]
.sym 121571 multiregimpl1_regs0[1]
.sym 121603 VexRiscv._zz_79_[12]
.sym 121627 multiregimpl1_regs0[3]
.sym 121635 user_sw2
.sym 121639 $abc$38894$n4896
.sym 121640 array_muxed1[0]
.sym 121643 $abc$38894$n4896
.sym 121644 array_muxed1[11]
.sym 121647 $abc$38894$n4896
.sym 121648 array_muxed1[14]
.sym 121651 $abc$38894$n4896
.sym 121652 array_muxed1[0]
.sym 121655 $abc$38894$n4896
.sym 121656 array_muxed1[14]
.sym 121659 $abc$38894$n4896
.sym 121660 array_muxed1[6]
.sym 121663 $abc$38894$n4896
.sym 121664 array_muxed1[11]
.sym 121667 $abc$38894$n4896
.sym 121668 array_muxed1[6]
.sym 121679 array_muxed1[4]
.sym 121687 array_muxed0[3]
.sym 121691 array_muxed0[4]
.sym 121699 array_muxed1[7]
.sym 121707 basesoc_ctrl_bus_errors[3]
.sym 121708 $abc$38894$n3583_1
.sym 121709 $abc$38894$n5061
.sym 121715 basesoc_ctrl_bus_errors[4]
.sym 121716 basesoc_ctrl_bus_errors[5]
.sym 121717 basesoc_ctrl_bus_errors[6]
.sym 121718 basesoc_ctrl_bus_errors[7]
.sym 121719 basesoc_ctrl_bus_errors[0]
.sym 121720 basesoc_ctrl_bus_errors[1]
.sym 121721 basesoc_ctrl_bus_errors[2]
.sym 121722 basesoc_ctrl_bus_errors[3]
.sym 121723 $abc$38894$n3583_1
.sym 121724 basesoc_ctrl_bus_errors[5]
.sym 121727 $abc$38894$n3583_1
.sym 121728 basesoc_ctrl_bus_errors[2]
.sym 121731 spiflash_bus_dat_r[0]
.sym 121735 basesoc_dat_w[5]
.sym 121739 $abc$38894$n3573
.sym 121740 basesoc_ctrl_bus_errors[10]
.sym 121741 $abc$38894$n70
.sym 121742 $abc$38894$n3481_1
.sym 121743 $abc$38894$n3573
.sym 121744 basesoc_ctrl_bus_errors[13]
.sym 121745 $abc$38894$n74
.sym 121746 $abc$38894$n3481_1
.sym 121747 basesoc_ctrl_bus_errors[11]
.sym 121748 $abc$38894$n3573
.sym 121749 $abc$38894$n3478_1
.sym 121750 basesoc_ctrl_storage[11]
.sym 121751 basesoc_dat_w[3]
.sym 121755 basesoc_ctrl_reset_reset_r
.sym 121759 basesoc_ctrl_bus_errors[12]
.sym 121760 basesoc_ctrl_bus_errors[13]
.sym 121761 basesoc_ctrl_bus_errors[14]
.sym 121762 basesoc_ctrl_bus_errors[15]
.sym 121763 $abc$38894$n3494_1
.sym 121764 $abc$38894$n3495_1
.sym 121765 $abc$38894$n3496_1
.sym 121766 $abc$38894$n3497_1
.sym 121767 $abc$38894$n3579
.sym 121768 basesoc_ctrl_bus_errors[27]
.sym 121769 $abc$38894$n3576
.sym 121770 basesoc_ctrl_bus_errors[19]
.sym 121771 basesoc_ctrl_bus_errors[16]
.sym 121772 $abc$38894$n3576
.sym 121773 $abc$38894$n3478_1
.sym 121774 basesoc_ctrl_storage[8]
.sym 121775 $abc$38894$n60
.sym 121776 $abc$38894$n3476_1
.sym 121777 $abc$38894$n5074_1
.sym 121778 $abc$38894$n5075
.sym 121779 basesoc_ctrl_reset_reset_r
.sym 121783 basesoc_ctrl_bus_errors[29]
.sym 121784 $abc$38894$n3579
.sym 121785 $abc$38894$n3478_1
.sym 121786 basesoc_ctrl_storage[13]
.sym 121787 basesoc_dat_w[4]
.sym 121791 basesoc_ctrl_bus_errors[16]
.sym 121792 basesoc_ctrl_bus_errors[17]
.sym 121793 basesoc_ctrl_bus_errors[18]
.sym 121794 basesoc_ctrl_bus_errors[19]
.sym 121795 basesoc_dat_w[5]
.sym 121799 $abc$38894$n5072_1
.sym 121800 $abc$38894$n5076_1
.sym 121801 $abc$38894$n5073
.sym 121802 $abc$38894$n3462_1
.sym 121803 $abc$38894$n54
.sym 121804 $abc$38894$n3476_1
.sym 121805 $abc$38894$n5063
.sym 121806 $abc$38894$n5064_1
.sym 121807 $abc$38894$n5054_1
.sym 121808 $abc$38894$n5058_1
.sym 121809 $abc$38894$n5055
.sym 121810 $abc$38894$n3462_1
.sym 121811 $abc$38894$n3579
.sym 121812 basesoc_ctrl_bus_errors[26]
.sym 121813 $abc$38894$n64
.sym 121814 $abc$38894$n3478_1
.sym 121815 $abc$38894$n5062_1
.sym 121816 $abc$38894$n5060_1
.sym 121817 $abc$38894$n3462_1
.sym 121819 basesoc_ctrl_storage[2]
.sym 121820 $abc$38894$n3476_1
.sym 121821 $abc$38894$n5056_1
.sym 121822 $abc$38894$n5057
.sym 121823 basesoc_ctrl_bus_errors[7]
.sym 121824 $abc$38894$n3583_1
.sym 121825 $abc$38894$n6513
.sym 121826 $abc$38894$n3462_1
.sym 121827 $abc$38894$n56
.sym 121828 $abc$38894$n3476_1
.sym 121829 $abc$38894$n5066_1
.sym 121830 $abc$38894$n3462_1
.sym 121831 basesoc_adr[2]
.sym 121832 $abc$38894$n3461_1
.sym 121835 basesoc_adr[3]
.sym 121836 basesoc_adr[2]
.sym 121837 $abc$38894$n3482_1
.sym 121839 basesoc_adr[3]
.sym 121840 $abc$38894$n3485_1
.sym 121841 basesoc_adr[2]
.sym 121843 basesoc_adr[3]
.sym 121844 $abc$38894$n3482_1
.sym 121845 basesoc_adr[2]
.sym 121847 $abc$38894$n3460_1
.sym 121848 basesoc_adr[3]
.sym 121851 VexRiscv._zz_129_[5]
.sym 121852 VexRiscv.decode_to_execute_RS2[13]
.sym 121853 VexRiscv._zz_170_[0]
.sym 121854 VexRiscv._zz_170_[1]
.sym 121855 basesoc_adr[3]
.sym 121856 basesoc_adr[2]
.sym 121857 $abc$38894$n3485_1
.sym 121859 basesoc_adr[1]
.sym 121860 basesoc_adr[0]
.sym 121863 basesoc_dat_w[7]
.sym 121867 $abc$38894$n3476_1
.sym 121868 basesoc_ctrl_storage[0]
.sym 121869 $abc$38894$n3583_1
.sym 121870 basesoc_ctrl_bus_errors[0]
.sym 121871 basesoc_adr[3]
.sym 121872 $abc$38894$n3479_1
.sym 121873 basesoc_adr[2]
.sym 121875 basesoc_dat_w[5]
.sym 121883 basesoc_adr[3]
.sym 121884 basesoc_adr[2]
.sym 121885 $abc$38894$n3479_1
.sym 121887 basesoc_adr[4]
.sym 121888 $abc$38894$n3579
.sym 121891 basesoc_dat_w[4]
.sym 121895 basesoc_timer0_reload_storage[5]
.sym 121896 $abc$38894$n3572_1
.sym 121897 $abc$38894$n3565
.sym 121898 basesoc_timer0_load_storage[5]
.sym 121900 basesoc_timer0_value[0]
.sym 121902 $PACKER_VCC_NET
.sym 121903 basesoc_dat_w[6]
.sym 121907 basesoc_timer0_value_status[29]
.sym 121908 $abc$38894$n4955_1
.sym 121909 $abc$38894$n5014_1
.sym 121910 $abc$38894$n5013
.sym 121911 $abc$38894$n3575
.sym 121912 basesoc_timer0_reload_storage[13]
.sym 121915 $abc$38894$n3572_1
.sym 121916 $abc$38894$n3563
.sym 121917 sys_rst
.sym 121919 basesoc_dat_w[3]
.sym 121923 basesoc_timer0_reload_storage[0]
.sym 121924 $abc$38894$n5703
.sym 121925 basesoc_timer0_eventmanager_status_w
.sym 121927 basesoc_timer0_reload_storage[6]
.sym 121928 $abc$38894$n3572_1
.sym 121929 $abc$38894$n5024_1
.sym 121930 $abc$38894$n5023
.sym 121931 basesoc_adr[4]
.sym 121932 $abc$38894$n3461_1
.sym 121933 basesoc_adr[3]
.sym 121934 basesoc_adr[2]
.sym 121935 $abc$38894$n4952_1
.sym 121936 basesoc_timer0_value_status[20]
.sym 121937 $abc$38894$n3572_1
.sym 121938 basesoc_timer0_reload_storage[4]
.sym 121939 basesoc_timer0_load_storage[0]
.sym 121940 $abc$38894$n5124_1
.sym 121941 basesoc_timer0_en_storage
.sym 121943 $abc$38894$n6370_1
.sym 121944 $abc$38894$n5016_1
.sym 121945 $abc$38894$n5022_1
.sym 121946 $abc$38894$n3564
.sym 121947 basesoc_timer0_reload_storage[24]
.sym 121948 $abc$38894$n3581
.sym 121949 basesoc_timer0_reload_storage[0]
.sym 121950 $abc$38894$n3572_1
.sym 121951 $abc$38894$n6506_1
.sym 121952 $abc$38894$n6505
.sym 121953 $abc$38894$n5001
.sym 121954 $abc$38894$n3564
.sym 121955 $abc$38894$n6355_1
.sym 121956 $abc$38894$n6354_1
.sym 121957 $abc$38894$n4946_1
.sym 121958 $abc$38894$n3564
.sym 121959 basesoc_timer0_load_storage[26]
.sym 121960 $abc$38894$n5176
.sym 121961 basesoc_timer0_en_storage
.sym 121963 basesoc_timer0_load_storage[20]
.sym 121964 $abc$38894$n5164
.sym 121965 basesoc_timer0_en_storage
.sym 121967 basesoc_timer0_load_storage[0]
.sym 121968 $abc$38894$n3565
.sym 121969 $abc$38894$n4949_1
.sym 121971 basesoc_timer0_reload_storage[20]
.sym 121972 $abc$38894$n5763
.sym 121973 basesoc_timer0_eventmanager_status_w
.sym 121975 $abc$38894$n3610_1
.sym 121976 $abc$38894$n3461_1
.sym 121977 csrbankarray_csrbank2_bitbang0_w[1]
.sym 121979 $abc$38894$n3578
.sym 121980 basesoc_timer0_reload_storage[20]
.sym 121981 $abc$38894$n4997
.sym 121982 $abc$38894$n5004_1
.sym 121983 basesoc_timer0_reload_storage[26]
.sym 121984 $abc$38894$n5781
.sym 121985 basesoc_timer0_eventmanager_status_w
.sym 121987 basesoc_timer0_reload_storage[12]
.sym 121988 $abc$38894$n3575
.sym 121989 $abc$38894$n3567
.sym 121990 basesoc_timer0_load_storage[12]
.sym 121991 $abc$38894$n3459_1
.sym 121992 basesoc_timer0_load_storage[26]
.sym 121993 basesoc_timer0_load_storage[10]
.sym 121994 $abc$38894$n3481_1
.sym 121995 basesoc_timer0_load_storage[12]
.sym 121996 $abc$38894$n5148_1
.sym 121997 basesoc_timer0_en_storage
.sym 121999 $abc$38894$n6367_1
.sym 122000 $abc$38894$n5006_1
.sym 122001 $abc$38894$n5012_1
.sym 122002 $abc$38894$n3564
.sym 122003 basesoc_timer0_reload_storage[13]
.sym 122004 $abc$38894$n5742
.sym 122005 basesoc_timer0_eventmanager_status_w
.sym 122007 basesoc_timer0_reload_storage[2]
.sym 122008 $abc$38894$n3572_1
.sym 122009 basesoc_adr[4]
.sym 122010 $abc$38894$n6360_1
.sym 122011 basesoc_timer0_reload_storage[12]
.sym 122012 $abc$38894$n5739
.sym 122013 basesoc_timer0_eventmanager_status_w
.sym 122015 $abc$38894$n6361_1
.sym 122016 $abc$38894$n4979_1
.sym 122017 $abc$38894$n4982_1
.sym 122018 $abc$38894$n3564
.sym 122019 basesoc_timer0_load_storage[13]
.sym 122020 $abc$38894$n5150_1
.sym 122021 basesoc_timer0_en_storage
.sym 122023 basesoc_timer0_load_storage[21]
.sym 122024 $abc$38894$n5166
.sym 122025 basesoc_timer0_en_storage
.sym 122027 $abc$38894$n3459_1
.sym 122028 basesoc_timer0_load_storage[29]
.sym 122029 basesoc_timer0_load_storage[13]
.sym 122030 $abc$38894$n3481_1
.sym 122031 basesoc_timer0_load_storage[11]
.sym 122032 $abc$38894$n3567
.sym 122033 $abc$38894$n4992_1
.sym 122034 $abc$38894$n4993
.sym 122035 basesoc_timer0_reload_storage[21]
.sym 122036 $abc$38894$n5766
.sym 122037 basesoc_timer0_eventmanager_status_w
.sym 122039 basesoc_timer0_load_storage[17]
.sym 122040 $abc$38894$n3484_1
.sym 122041 basesoc_timer0_load_storage[9]
.sym 122042 $abc$38894$n3481_1
.sym 122043 basesoc_timer0_reload_storage[21]
.sym 122044 $abc$38894$n3578
.sym 122045 basesoc_adr[4]
.sym 122046 $abc$38894$n6366_1
.sym 122047 basesoc_timer0_load_storage[16]
.sym 122048 $abc$38894$n5156_1
.sym 122049 basesoc_timer0_en_storage
.sym 122051 $abc$38894$n6357_1
.sym 122052 $abc$38894$n6500_1
.sym 122053 basesoc_adr[4]
.sym 122054 $abc$38894$n4972_1
.sym 122055 basesoc_timer0_load_storage[15]
.sym 122056 $abc$38894$n3567
.sym 122057 $abc$38894$n5029
.sym 122059 basesoc_timer0_reload_storage[25]
.sym 122060 $abc$38894$n5778
.sym 122061 basesoc_timer0_eventmanager_status_w
.sym 122063 $abc$38894$n3459_1
.sym 122064 basesoc_timer0_load_storage[25]
.sym 122065 basesoc_timer0_reload_storage[25]
.sym 122066 $abc$38894$n3476_1
.sym 122067 basesoc_adr[4]
.sym 122068 $abc$38894$n3459_1
.sym 122069 basesoc_timer0_load_storage[27]
.sym 122071 basesoc_dat_w[1]
.sym 122075 basesoc_adr[4]
.sym 122076 $abc$38894$n3476_1
.sym 122079 basesoc_adr[4]
.sym 122080 $abc$38894$n3481_1
.sym 122083 basesoc_dat_w[6]
.sym 122087 $abc$38894$n4950_1
.sym 122088 basesoc_timer0_value_status[8]
.sym 122089 $abc$38894$n3567
.sym 122090 basesoc_timer0_load_storage[8]
.sym 122091 VexRiscv._zz_321_[9]
.sym 122092 $abc$38894$n4215
.sym 122093 $abc$38894$n149
.sym 122095 $abc$38894$n3567
.sym 122096 $abc$38894$n3563
.sym 122097 sys_rst
.sym 122099 $abc$38894$n4955_1
.sym 122100 basesoc_timer0_value_status[30]
.sym 122101 $abc$38894$n3567
.sym 122102 basesoc_timer0_load_storage[14]
.sym 122103 VexRiscv._zz_321_[23]
.sym 122107 basesoc_timer0_value_status[10]
.sym 122108 $abc$38894$n4950_1
.sym 122109 $abc$38894$n4984_1
.sym 122110 $abc$38894$n4983
.sym 122111 VexRiscv._zz_321_[9]
.sym 122115 $abc$38894$n4955_1
.sym 122116 basesoc_timer0_value_status[26]
.sym 122119 VexRiscv._zz_321_[18]
.sym 122123 VexRiscv._zz_321_[6]
.sym 122127 VexRiscv._zz_195_[3]
.sym 122128 VexRiscv._zz_194_[3]
.sym 122129 VexRiscv._zz_195_[32]
.sym 122131 VexRiscv._zz_321_[1]
.sym 122135 VexRiscv._zz_195_[4]
.sym 122136 VexRiscv._zz_194_[4]
.sym 122137 VexRiscv._zz_195_[32]
.sym 122139 VexRiscv._zz_321_[8]
.sym 122143 VexRiscv._zz_321_[1]
.sym 122144 $abc$38894$n4191
.sym 122145 $abc$38894$n149
.sym 122147 VexRiscv._zz_321_[25]
.sym 122152 VexRiscv._zz_193_[31]
.sym 122153 $abc$38894$n7475
.sym 122156 VexRiscv._zz_194_[1]
.sym 122157 $abc$38894$n7476
.sym 122158 $auto$alumacc.cc:474:replace_alu$3931.C[1]
.sym 122160 VexRiscv._zz_194_[2]
.sym 122161 $abc$38894$n7477
.sym 122162 $auto$alumacc.cc:474:replace_alu$3931.C[2]
.sym 122164 VexRiscv._zz_194_[3]
.sym 122165 $abc$38894$n7478
.sym 122166 $auto$alumacc.cc:474:replace_alu$3931.C[3]
.sym 122168 VexRiscv._zz_194_[4]
.sym 122169 $abc$38894$n7479
.sym 122170 $auto$alumacc.cc:474:replace_alu$3931.C[4]
.sym 122172 VexRiscv._zz_194_[5]
.sym 122173 $abc$38894$n7480
.sym 122174 $auto$alumacc.cc:474:replace_alu$3931.C[5]
.sym 122176 VexRiscv._zz_194_[6]
.sym 122177 $abc$38894$n7481
.sym 122178 $auto$alumacc.cc:474:replace_alu$3931.C[6]
.sym 122180 VexRiscv._zz_194_[7]
.sym 122181 $abc$38894$n7482
.sym 122182 $auto$alumacc.cc:474:replace_alu$3931.C[7]
.sym 122184 VexRiscv._zz_194_[8]
.sym 122185 $abc$38894$n7483
.sym 122186 $auto$alumacc.cc:474:replace_alu$3931.C[8]
.sym 122188 VexRiscv._zz_194_[9]
.sym 122189 $abc$38894$n7484
.sym 122190 $auto$alumacc.cc:474:replace_alu$3931.C[9]
.sym 122192 VexRiscv._zz_194_[10]
.sym 122193 $abc$38894$n7485
.sym 122194 $auto$alumacc.cc:474:replace_alu$3931.C[10]
.sym 122196 VexRiscv._zz_194_[11]
.sym 122197 $abc$38894$n7486
.sym 122198 $auto$alumacc.cc:474:replace_alu$3931.C[11]
.sym 122200 VexRiscv._zz_194_[12]
.sym 122201 $abc$38894$n7487
.sym 122202 $auto$alumacc.cc:474:replace_alu$3931.C[12]
.sym 122204 VexRiscv._zz_194_[13]
.sym 122205 $abc$38894$n7488
.sym 122206 $auto$alumacc.cc:474:replace_alu$3931.C[13]
.sym 122208 VexRiscv._zz_194_[14]
.sym 122209 $abc$38894$n7489
.sym 122210 $auto$alumacc.cc:474:replace_alu$3931.C[14]
.sym 122212 VexRiscv._zz_194_[15]
.sym 122213 $abc$38894$n7490
.sym 122214 $auto$alumacc.cc:474:replace_alu$3931.C[15]
.sym 122216 VexRiscv._zz_194_[16]
.sym 122217 $abc$38894$n7491
.sym 122218 $auto$alumacc.cc:474:replace_alu$3931.C[16]
.sym 122220 VexRiscv._zz_194_[17]
.sym 122221 $abc$38894$n7492
.sym 122222 $auto$alumacc.cc:474:replace_alu$3931.C[17]
.sym 122224 VexRiscv._zz_194_[18]
.sym 122225 $abc$38894$n7493
.sym 122226 $auto$alumacc.cc:474:replace_alu$3931.C[18]
.sym 122228 VexRiscv._zz_194_[19]
.sym 122229 $abc$38894$n7494
.sym 122230 $auto$alumacc.cc:474:replace_alu$3931.C[19]
.sym 122232 VexRiscv._zz_194_[20]
.sym 122233 $abc$38894$n7495
.sym 122234 $auto$alumacc.cc:474:replace_alu$3931.C[20]
.sym 122236 VexRiscv._zz_194_[21]
.sym 122237 $abc$38894$n7496
.sym 122238 $auto$alumacc.cc:474:replace_alu$3931.C[21]
.sym 122240 VexRiscv._zz_194_[22]
.sym 122241 $abc$38894$n7497
.sym 122242 $auto$alumacc.cc:474:replace_alu$3931.C[22]
.sym 122244 VexRiscv._zz_194_[23]
.sym 122245 $abc$38894$n7498
.sym 122246 $auto$alumacc.cc:474:replace_alu$3931.C[23]
.sym 122248 VexRiscv._zz_194_[24]
.sym 122249 $abc$38894$n7499
.sym 122250 $auto$alumacc.cc:474:replace_alu$3931.C[24]
.sym 122252 VexRiscv._zz_194_[25]
.sym 122253 $abc$38894$n7500
.sym 122254 $auto$alumacc.cc:474:replace_alu$3931.C[25]
.sym 122256 VexRiscv._zz_194_[26]
.sym 122257 $abc$38894$n7501
.sym 122258 $auto$alumacc.cc:474:replace_alu$3931.C[26]
.sym 122260 VexRiscv._zz_194_[27]
.sym 122261 $abc$38894$n7502
.sym 122262 $auto$alumacc.cc:474:replace_alu$3931.C[27]
.sym 122264 VexRiscv._zz_194_[28]
.sym 122265 $abc$38894$n7503
.sym 122266 $auto$alumacc.cc:474:replace_alu$3931.C[28]
.sym 122268 VexRiscv._zz_194_[29]
.sym 122269 $abc$38894$n7504
.sym 122270 $auto$alumacc.cc:474:replace_alu$3931.C[29]
.sym 122272 VexRiscv._zz_194_[30]
.sym 122273 $abc$38894$n7505
.sym 122274 $auto$alumacc.cc:474:replace_alu$3931.C[30]
.sym 122276 VexRiscv._zz_194_[31]
.sym 122277 $abc$38894$n7506
.sym 122278 $auto$alumacc.cc:474:replace_alu$3931.C[31]
.sym 122280 VexRiscv._zz_194_[32]
.sym 122281 $PACKER_VCC_NET
.sym 122282 $auto$alumacc.cc:474:replace_alu$3931.C[32]
.sym 122283 basesoc_uart_phy_rx_reg[2]
.sym 122287 basesoc_uart_phy_rx_reg[1]
.sym 122291 VexRiscv._zz_195_[22]
.sym 122292 VexRiscv._zz_194_[22]
.sym 122293 VexRiscv._zz_195_[32]
.sym 122295 basesoc_uart_phy_rx_reg[7]
.sym 122299 basesoc_uart_phy_rx_reg[4]
.sym 122303 basesoc_uart_phy_rx_reg[5]
.sym 122307 basesoc_uart_phy_rx_reg[3]
.sym 122311 $abc$38894$n4658_1
.sym 122312 $abc$38894$n4657
.sym 122313 VexRiscv._zz_319_
.sym 122315 $abc$38894$n4661
.sym 122316 $abc$38894$n4660_1
.sym 122317 VexRiscv._zz_319_
.sym 122319 VexRiscv._zz_195_[23]
.sym 122320 VexRiscv._zz_194_[23]
.sym 122321 VexRiscv._zz_195_[32]
.sym 122323 $abc$38894$n4643
.sym 122324 $abc$38894$n4642_1
.sym 122325 VexRiscv._zz_319_
.sym 122327 VexRiscv._zz_195_[29]
.sym 122328 VexRiscv._zz_194_[29]
.sym 122329 VexRiscv._zz_195_[32]
.sym 122331 VexRiscv._zz_195_[25]
.sym 122332 VexRiscv._zz_194_[25]
.sym 122333 VexRiscv._zz_195_[32]
.sym 122335 VexRiscv._zz_195_[28]
.sym 122336 VexRiscv._zz_194_[28]
.sym 122337 VexRiscv._zz_195_[32]
.sym 122339 VexRiscv._zz_195_[27]
.sym 122340 VexRiscv._zz_194_[27]
.sym 122341 VexRiscv._zz_195_[32]
.sym 122343 VexRiscv._zz_194_[29]
.sym 122344 VexRiscv._zz_194_[30]
.sym 122345 VexRiscv._zz_311_
.sym 122347 spiflash_bus_dat_r[4]
.sym 122351 spiflash_miso1
.sym 122355 spiflash_bus_dat_r[5]
.sym 122359 VexRiscv._zz_194_[28]
.sym 122360 VexRiscv._zz_194_[29]
.sym 122361 VexRiscv._zz_311_
.sym 122367 spiflash_bus_dat_r[1]
.sym 122371 spiflash_bus_dat_r[3]
.sym 122375 VexRiscv._zz_253_[1]
.sym 122376 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 122379 $abc$38894$n2245
.sym 122403 $abc$38894$n5543
.sym 122404 $abc$38894$n5541
.sym 122405 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 122406 $abc$38894$n5491
.sym 122407 basesoc_dat_w[6]
.sym 122411 basesoc_dat_w[3]
.sym 122415 basesoc_dat_w[7]
.sym 122419 basesoc_dat_w[1]
.sym 122423 basesoc_ctrl_reset_reset_r
.sym 122427 basesoc_dat_w[2]
.sym 122431 basesoc_dat_w[4]
.sym 122435 basesoc_dat_w[5]
.sym 122443 $abc$38894$n5573_1
.sym 122444 $abc$38894$n5541
.sym 122445 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 122446 $abc$38894$n5491
.sym 122463 VexRiscv._zz_35_[31]
.sym 122467 VexRiscv._zz_253_[1]
.sym 122468 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 122471 $abc$38894$n149
.sym 122472 $abc$38894$n3838
.sym 122476 VexRiscv._zz_311_
.sym 122477 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 122479 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 122480 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 122481 $abc$38894$n3401_1
.sym 122482 $abc$38894$n3400_1
.sym 122483 $abc$38894$n149
.sym 122484 $abc$38894$n3836
.sym 122487 basesoc_uart_rx_fifo_do_read
.sym 122488 basesoc_uart_rx_fifo_consume[0]
.sym 122489 sys_rst
.sym 122495 VexRiscv._zz_35_[12]
.sym 122519 basesoc_uart_rx_fifo_consume[1]
.sym 122599 spram_dataout10[8]
.sym 122600 spram_dataout00[8]
.sym 122601 $abc$38894$n4896
.sym 122602 slave_sel_r[2]
.sym 122603 $abc$38894$n4896
.sym 122604 array_muxed1[12]
.sym 122607 $abc$38894$n4896
.sym 122608 array_muxed1[12]
.sym 122611 spram_dataout10[4]
.sym 122612 spram_dataout00[4]
.sym 122613 $abc$38894$n4896
.sym 122614 slave_sel_r[2]
.sym 122615 $abc$38894$n4896
.sym 122616 array_muxed1[8]
.sym 122619 $abc$38894$n4896
.sym 122620 array_muxed1[8]
.sym 122623 spram_dataout10[10]
.sym 122624 spram_dataout00[10]
.sym 122625 $abc$38894$n4896
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout10[3]
.sym 122628 spram_dataout00[3]
.sym 122629 $abc$38894$n4896
.sym 122630 slave_sel_r[2]
.sym 122631 $abc$38894$n4896
.sym 122632 array_muxed1[7]
.sym 122635 $abc$38894$n4896
.sym 122636 array_muxed1[4]
.sym 122639 $abc$38894$n4896
.sym 122640 array_muxed1[15]
.sym 122643 $abc$38894$n4896
.sym 122644 array_muxed1[7]
.sym 122647 $abc$38894$n4896
.sym 122648 array_muxed1[1]
.sym 122651 $abc$38894$n4896
.sym 122652 array_muxed1[15]
.sym 122655 $abc$38894$n4896
.sym 122656 array_muxed1[1]
.sym 122659 $abc$38894$n4896
.sym 122660 array_muxed1[4]
.sym 122663 VexRiscv._zz_129_[2]
.sym 122664 VexRiscv.decode_to_execute_RS2[10]
.sym 122665 VexRiscv._zz_170_[0]
.sym 122666 VexRiscv._zz_170_[1]
.sym 122675 VexRiscv._zz_129_[5]
.sym 122679 VexRiscv._zz_129_[2]
.sym 122715 spiflash_miso
.sym 122731 $abc$38894$n11
.sym 122735 sys_rst
.sym 122736 spiflash_i
.sym 122739 sys_rst
.sym 122740 basesoc_dat_w[3]
.sym 122743 $abc$38894$n7
.sym 122755 $abc$38894$n9
.sym 122759 spiflash_i
.sym 122763 basesoc_adr[4]
.sym 122764 $abc$38894$n3563
.sym 122765 $abc$38894$n3583_1
.sym 122766 sys_rst
.sym 122767 array_muxed0[1]
.sym 122771 basesoc_we
.sym 122772 $abc$38894$n3462_1
.sym 122773 $abc$38894$n3476_1
.sym 122774 sys_rst
.sym 122775 array_muxed0[2]
.sym 122787 array_muxed0[0]
.sym 122795 basesoc_dat_w[7]
.sym 122799 basesoc_dat_w[1]
.sym 122803 basesoc_adr[1]
.sym 122804 basesoc_adr[0]
.sym 122807 basesoc_adr[3]
.sym 122808 $abc$38894$n3461_1
.sym 122809 basesoc_adr[2]
.sym 122811 basesoc_adr[0]
.sym 122812 basesoc_adr[1]
.sym 122815 basesoc_adr[1]
.sym 122816 basesoc_adr[0]
.sym 122819 csrbankarray_csrbank2_bitbang0_w[1]
.sym 122820 spiflash_clk1
.sym 122821 csrbankarray_csrbank2_bitbang_en0_w
.sym 122823 $abc$38894$n3485_1
.sym 122824 spiflash_miso
.sym 122827 $abc$38894$n6137_1
.sym 122828 $abc$38894$n6138_1
.sym 122831 basesoc_adr[9]
.sym 122832 basesoc_adr[10]
.sym 122833 $abc$38894$n3605_1
.sym 122835 basesoc_adr[13]
.sym 122836 basesoc_adr[9]
.sym 122837 basesoc_adr[10]
.sym 122838 $abc$38894$n3511
.sym 122839 basesoc_adr[13]
.sym 122840 basesoc_adr[10]
.sym 122841 basesoc_adr[9]
.sym 122842 $abc$38894$n3511
.sym 122843 basesoc_adr[10]
.sym 122844 basesoc_adr[9]
.sym 122845 $abc$38894$n3605_1
.sym 122851 basesoc_adr[13]
.sym 122852 $abc$38894$n3511
.sym 122853 basesoc_adr[9]
.sym 122854 basesoc_adr[10]
.sym 122856 basesoc_uart_rx_fifo_level0[0]
.sym 122858 $PACKER_VCC_NET
.sym 122859 basesoc_adr[4]
.sym 122860 basesoc_adr[2]
.sym 122861 basesoc_adr[3]
.sym 122862 $abc$38894$n3479_1
.sym 122868 $PACKER_VCC_NET
.sym 122869 basesoc_uart_rx_fifo_level0[0]
.sym 122871 $abc$38894$n5864
.sym 122872 $abc$38894$n5865
.sym 122873 basesoc_uart_rx_fifo_wrport_we
.sym 122875 $abc$38894$n3564
.sym 122876 basesoc_we
.sym 122879 $abc$38894$n5037
.sym 122880 csrbankarray_csrbank2_bitbang0_w[1]
.sym 122881 $abc$38894$n3482_1
.sym 122882 csrbankarray_csrbank2_bitbang_en0_w
.sym 122883 basesoc_we
.sym 122884 $abc$38894$n3510
.sym 122885 $abc$38894$n3479_1
.sym 122886 sys_rst
.sym 122887 sys_rst
.sym 122888 basesoc_uart_rx_fifo_do_read
.sym 122889 basesoc_uart_rx_fifo_wrport_we
.sym 122891 basesoc_dat_w[2]
.sym 122895 basesoc_adr[4]
.sym 122896 $abc$38894$n3485_1
.sym 122897 basesoc_adr[3]
.sym 122898 basesoc_adr[2]
.sym 122899 basesoc_adr[4]
.sym 122900 $abc$38894$n3482_1
.sym 122901 basesoc_adr[3]
.sym 122902 basesoc_adr[2]
.sym 122903 basesoc_dat_w[5]
.sym 122907 basesoc_adr[4]
.sym 122908 basesoc_adr[2]
.sym 122909 basesoc_adr[3]
.sym 122910 $abc$38894$n3485_1
.sym 122911 $abc$38894$n4958_1
.sym 122912 basesoc_timer0_eventmanager_status_w
.sym 122913 $abc$38894$n4947
.sym 122914 $abc$38894$n4953_1
.sym 122915 basesoc_dat_w[4]
.sym 122919 basesoc_timer0_load_storage[20]
.sym 122920 $abc$38894$n3484_1
.sym 122921 basesoc_timer0_load_storage[4]
.sym 122922 $abc$38894$n3478_1
.sym 122923 basesoc_dat_w[1]
.sym 122927 basesoc_timer0_reload_storage[22]
.sym 122928 $abc$38894$n3578
.sym 122929 basesoc_adr[4]
.sym 122930 $abc$38894$n6369_1
.sym 122931 basesoc_timer0_reload_storage[16]
.sym 122932 $abc$38894$n3578
.sym 122933 $abc$38894$n4948
.sym 122934 $abc$38894$n4951_1
.sym 122935 $abc$38894$n3459_1
.sym 122936 basesoc_timer0_load_storage[30]
.sym 122937 basesoc_timer0_load_storage[6]
.sym 122938 $abc$38894$n3478_1
.sym 122939 basesoc_dat_w[2]
.sym 122943 $abc$38894$n6363_1
.sym 122944 $abc$38894$n6504_1
.sym 122945 basesoc_adr[4]
.sym 122946 $abc$38894$n5002_1
.sym 122947 basesoc_ctrl_reset_reset_r
.sym 122951 basesoc_timer0_reload_storage[29]
.sym 122952 $abc$38894$n3581
.sym 122953 $abc$38894$n5008_1
.sym 122954 $abc$38894$n5007
.sym 122955 $abc$38894$n3581
.sym 122956 $abc$38894$n3563
.sym 122957 sys_rst
.sym 122959 $abc$38894$n4955_1
.sym 122960 basesoc_timer0_value_status[28]
.sym 122963 $abc$38894$n3563
.sym 122964 $abc$38894$n3585_1
.sym 122965 sys_rst
.sym 122967 basesoc_adr[4]
.sym 122968 $abc$38894$n3484_1
.sym 122971 basesoc_ctrl_reset_reset_r
.sym 122975 $abc$38894$n4952_1
.sym 122976 basesoc_timer0_value_status[16]
.sym 122977 $abc$38894$n3569
.sym 122978 basesoc_timer0_load_storage[16]
.sym 122979 $abc$38894$n3459_1
.sym 122980 basesoc_timer0_load_storage[28]
.sym 122981 basesoc_timer0_reload_storage[28]
.sym 122982 $abc$38894$n3476_1
.sym 122983 basesoc_timer0_value[22]
.sym 122987 basesoc_timer0_value[28]
.sym 122991 basesoc_timer0_value[13]
.sym 122995 basesoc_timer0_value[3]
.sym 122999 $abc$38894$n4957_1
.sym 123000 basesoc_timer0_value_status[3]
.sym 123001 $abc$38894$n3569
.sym 123002 basesoc_timer0_load_storage[19]
.sym 123003 $abc$38894$n4950_1
.sym 123004 basesoc_timer0_value_status[13]
.sym 123005 $abc$38894$n3569
.sym 123006 basesoc_timer0_load_storage[21]
.sym 123007 basesoc_timer0_value[16]
.sym 123011 basesoc_timer0_reload_storage[16]
.sym 123012 $abc$38894$n5751
.sym 123013 basesoc_timer0_eventmanager_status_w
.sym 123015 basesoc_timer0_load_storage[28]
.sym 123016 $abc$38894$n5180_1
.sym 123017 basesoc_timer0_en_storage
.sym 123019 basesoc_timer0_reload_storage[27]
.sym 123020 $abc$38894$n5784
.sym 123021 basesoc_timer0_eventmanager_status_w
.sym 123023 basesoc_timer0_reload_storage[30]
.sym 123024 $abc$38894$n5793
.sym 123025 basesoc_timer0_eventmanager_status_w
.sym 123027 basesoc_timer0_reload_storage[30]
.sym 123028 $abc$38894$n3581
.sym 123029 $abc$38894$n5018_1
.sym 123030 $abc$38894$n5017
.sym 123031 basesoc_timer0_reload_storage[28]
.sym 123032 $abc$38894$n5787
.sym 123033 basesoc_timer0_eventmanager_status_w
.sym 123035 basesoc_timer0_load_storage[25]
.sym 123036 $abc$38894$n5174_1
.sym 123037 basesoc_timer0_en_storage
.sym 123039 basesoc_timer0_load_storage[18]
.sym 123040 $abc$38894$n5160
.sym 123041 basesoc_timer0_en_storage
.sym 123043 basesoc_timer0_load_storage[27]
.sym 123044 $abc$38894$n5178
.sym 123045 basesoc_timer0_en_storage
.sym 123047 basesoc_timer0_value_status[6]
.sym 123048 $abc$38894$n4957_1
.sym 123049 $abc$38894$n4952_1
.sym 123050 basesoc_timer0_value_status[22]
.sym 123051 csrbankarray_csrbank2_bitbang0_w[2]
.sym 123052 $abc$38894$n104
.sym 123053 csrbankarray_csrbank2_bitbang_en0_w
.sym 123055 spiflash_i
.sym 123059 $abc$38894$n4957_1
.sym 123060 basesoc_timer0_value_status[7]
.sym 123061 $abc$38894$n3569
.sym 123062 basesoc_timer0_load_storage[23]
.sym 123063 $abc$38894$n3610_1
.sym 123064 $abc$38894$n3461_1
.sym 123065 csrbankarray_csrbank2_bitbang0_w[2]
.sym 123067 spiflash_bus_dat_r[31]
.sym 123068 csrbankarray_csrbank2_bitbang0_w[0]
.sym 123069 csrbankarray_csrbank2_bitbang_en0_w
.sym 123071 basesoc_timer0_load_storage[30]
.sym 123072 $abc$38894$n5184
.sym 123073 basesoc_timer0_en_storage
.sym 123075 $abc$38894$n4950_1
.sym 123076 basesoc_timer0_value_status[14]
.sym 123077 $abc$38894$n3569
.sym 123078 basesoc_timer0_load_storage[22]
.sym 123079 basesoc_uart_phy_rx
.sym 123087 basesoc_uart_phy_rx_reg[4]
.sym 123091 basesoc_uart_phy_rx_reg[3]
.sym 123095 VexRiscv._zz_194_[2]
.sym 123096 VexRiscv._zz_194_[3]
.sym 123097 VexRiscv._zz_311_
.sym 123099 basesoc_we
.sym 123100 $abc$38894$n3610_1
.sym 123101 $abc$38894$n3461_1
.sym 123102 sys_rst
.sym 123111 $abc$38894$n3538
.sym 123112 basesoc_we
.sym 123115 VexRiscv._zz_195_[7]
.sym 123116 VexRiscv._zz_194_[7]
.sym 123117 VexRiscv._zz_195_[32]
.sym 123119 $abc$38894$n4598_1
.sym 123120 $abc$38894$n4597
.sym 123121 VexRiscv._zz_319_
.sym 123123 VexRiscv._zz_195_[5]
.sym 123124 VexRiscv._zz_194_[5]
.sym 123125 VexRiscv._zz_195_[32]
.sym 123127 VexRiscv._zz_194_[8]
.sym 123128 VexRiscv._zz_194_[9]
.sym 123129 VexRiscv._zz_311_
.sym 123131 $abc$38894$n4604_1
.sym 123132 $abc$38894$n4603
.sym 123133 VexRiscv._zz_319_
.sym 123135 $abc$38894$n4601
.sym 123136 $abc$38894$n4600_1
.sym 123137 VexRiscv._zz_319_
.sym 123139 VexRiscv._zz_194_[9]
.sym 123140 VexRiscv._zz_194_[10]
.sym 123141 VexRiscv._zz_311_
.sym 123144 VexRiscv._zz_193_[31]
.sym 123145 $abc$38894$n7475
.sym 123146 $PACKER_VCC_NET
.sym 123147 $abc$38894$n3537
.sym 123148 $abc$38894$n3461_1
.sym 123149 basesoc_adr[2]
.sym 123151 basesoc_dat_w[6]
.sym 123155 basesoc_dat_w[4]
.sym 123159 VexRiscv._zz_194_[10]
.sym 123160 VexRiscv._zz_194_[11]
.sym 123161 VexRiscv._zz_311_
.sym 123163 VexRiscv._zz_321_[0]
.sym 123167 VexRiscv._zz_195_[9]
.sym 123168 VexRiscv._zz_194_[9]
.sym 123169 VexRiscv._zz_195_[32]
.sym 123171 VexRiscv._zz_195_[8]
.sym 123172 VexRiscv._zz_194_[8]
.sym 123173 VexRiscv._zz_195_[32]
.sym 123175 basesoc_dat_w[7]
.sym 123179 VexRiscv._zz_195_[21]
.sym 123180 VexRiscv._zz_194_[21]
.sym 123181 VexRiscv._zz_195_[32]
.sym 123183 VexRiscv._zz_194_[13]
.sym 123184 VexRiscv._zz_194_[14]
.sym 123185 VexRiscv._zz_311_
.sym 123187 basesoc_dat_w[3]
.sym 123191 VexRiscv._zz_195_[10]
.sym 123192 VexRiscv._zz_194_[10]
.sym 123193 VexRiscv._zz_195_[32]
.sym 123195 VexRiscv._zz_195_[19]
.sym 123196 VexRiscv._zz_194_[19]
.sym 123197 VexRiscv._zz_195_[32]
.sym 123199 basesoc_ctrl_reset_reset_r
.sym 123203 VexRiscv._zz_195_[0]
.sym 123204 VexRiscv._zz_193_[31]
.sym 123205 VexRiscv._zz_195_[32]
.sym 123207 basesoc_uart_phy_rx_reg[2]
.sym 123211 VexRiscv._zz_195_[18]
.sym 123212 VexRiscv._zz_194_[18]
.sym 123213 VexRiscv._zz_195_[32]
.sym 123215 VexRiscv._zz_195_[30]
.sym 123216 VexRiscv._zz_194_[30]
.sym 123217 VexRiscv._zz_195_[32]
.sym 123219 basesoc_uart_phy_rx_reg[1]
.sym 123223 basesoc_uart_phy_rx_reg[7]
.sym 123227 VexRiscv._zz_195_[16]
.sym 123228 VexRiscv._zz_194_[16]
.sym 123229 VexRiscv._zz_195_[32]
.sym 123231 basesoc_uart_phy_rx_reg[6]
.sym 123235 basesoc_uart_phy_rx_reg[5]
.sym 123239 VexRiscv._zz_195_[17]
.sym 123240 VexRiscv._zz_194_[17]
.sym 123241 VexRiscv._zz_195_[32]
.sym 123243 VexRiscv._zz_195_[26]
.sym 123244 VexRiscv._zz_194_[26]
.sym 123245 VexRiscv._zz_195_[32]
.sym 123247 $abc$38894$n4667
.sym 123248 $abc$38894$n4666_1
.sym 123249 VexRiscv._zz_319_
.sym 123251 $abc$38894$n4640_1
.sym 123252 $abc$38894$n4639
.sym 123253 VexRiscv._zz_319_
.sym 123255 VexRiscv._zz_194_[17]
.sym 123256 VexRiscv._zz_194_[18]
.sym 123257 VexRiscv._zz_311_
.sym 123259 $abc$38894$n4625
.sym 123260 $abc$38894$n4624_1
.sym 123261 VexRiscv._zz_319_
.sym 123263 $abc$38894$n4655
.sym 123264 $abc$38894$n4654_1
.sym 123265 VexRiscv._zz_319_
.sym 123267 $abc$38894$n4631
.sym 123268 $abc$38894$n4630_1
.sym 123269 VexRiscv._zz_319_
.sym 123271 $abc$38894$n4649
.sym 123272 $abc$38894$n4648_1
.sym 123273 VexRiscv._zz_319_
.sym 123275 VexRiscv._zz_194_[24]
.sym 123276 VexRiscv._zz_194_[25]
.sym 123277 VexRiscv._zz_311_
.sym 123279 $abc$38894$n4646_1
.sym 123280 $abc$38894$n4645
.sym 123281 VexRiscv._zz_319_
.sym 123283 $abc$38894$n4628_1
.sym 123284 $abc$38894$n4627
.sym 123285 VexRiscv._zz_319_
.sym 123287 VexRiscv._zz_194_[18]
.sym 123288 VexRiscv._zz_194_[19]
.sym 123289 VexRiscv._zz_311_
.sym 123291 VexRiscv._zz_195_[24]
.sym 123292 VexRiscv._zz_194_[24]
.sym 123293 VexRiscv._zz_195_[32]
.sym 123295 VexRiscv._zz_194_[25]
.sym 123296 VexRiscv._zz_194_[26]
.sym 123297 VexRiscv._zz_311_
.sym 123299 $abc$38894$n3536
.sym 123300 basesoc_dat_w[1]
.sym 123307 VexRiscv._zz_194_[30]
.sym 123308 VexRiscv._zz_194_[31]
.sym 123309 VexRiscv._zz_311_
.sym 123315 VexRiscv._zz_194_[26]
.sym 123316 VexRiscv._zz_194_[27]
.sym 123317 VexRiscv._zz_311_
.sym 123319 $abc$38894$n4664_1
.sym 123320 $abc$38894$n4663
.sym 123321 VexRiscv._zz_319_
.sym 123331 $abc$38894$n4652_1
.sym 123332 $abc$38894$n4651
.sym 123333 VexRiscv._zz_319_
.sym 123335 basesoc_uart_rx_fifo_do_read
.sym 123336 $abc$38894$n3541
.sym 123337 sys_rst
.sym 123339 $abc$38894$n3541
.sym 123340 sys_rst
.sym 123341 $abc$38894$n2245
.sym 123347 basesoc_dat_w[2]
.sym 123355 basesoc_ctrl_reset_reset_r
.sym 123359 basesoc_uart_rx_fifo_readable
.sym 123360 basesoc_uart_rx_old_trigger
.sym 123363 basesoc_dat_w[1]
.sym 123395 basesoc_uart_rx_fifo_do_read
.sym 123415 $abc$38894$n149
.sym 123416 $abc$38894$n3844
.sym 123423 $abc$38894$n149
.sym 123424 $abc$38894$n3840
.sym 123427 $abc$38894$n149
.sym 123428 $abc$38894$n3846
.sym 123432 VexRiscv._zz_311_
.sym 123433 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 123437 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 123438 $auto$alumacc.cc:474:replace_alu$3889.C[1]
.sym 123441 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 123442 $auto$alumacc.cc:474:replace_alu$3889.C[2]
.sym 123445 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 123446 $auto$alumacc.cc:474:replace_alu$3889.C[3]
.sym 123449 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 123450 $auto$alumacc.cc:474:replace_alu$3889.C[4]
.sym 123453 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 123454 $auto$alumacc.cc:474:replace_alu$3889.C[5]
.sym 123455 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 123456 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 123457 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 123458 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 123459 $abc$38894$n149
.sym 123460 $abc$38894$n3842
.sym 123559 spram_dataout10[0]
.sym 123560 spram_dataout00[0]
.sym 123561 $abc$38894$n4896
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout10[9]
.sym 123564 spram_dataout00[9]
.sym 123565 $abc$38894$n4896
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout10[1]
.sym 123568 spram_dataout00[1]
.sym 123569 $abc$38894$n4896
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout10[2]
.sym 123572 spram_dataout00[2]
.sym 123573 $abc$38894$n4896
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout10[11]
.sym 123576 spram_dataout00[11]
.sym 123577 $abc$38894$n4896
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout10[13]
.sym 123580 spram_dataout00[13]
.sym 123581 $abc$38894$n4896
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout10[6]
.sym 123584 spram_dataout00[6]
.sym 123585 $abc$38894$n4896
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout10[12]
.sym 123588 spram_dataout00[12]
.sym 123589 $abc$38894$n4896
.sym 123590 slave_sel_r[2]
.sym 123591 spram_dataout10[7]
.sym 123592 spram_dataout00[7]
.sym 123593 $abc$38894$n4896
.sym 123594 slave_sel_r[2]
.sym 123595 $abc$38894$n4896
.sym 123596 array_muxed1[3]
.sym 123599 spram_dataout10[15]
.sym 123600 spram_dataout00[15]
.sym 123601 $abc$38894$n4896
.sym 123602 slave_sel_r[2]
.sym 123603 spram_dataout10[14]
.sym 123604 spram_dataout00[14]
.sym 123605 $abc$38894$n4896
.sym 123606 slave_sel_r[2]
.sym 123607 spram_dataout10[5]
.sym 123608 spram_dataout00[5]
.sym 123609 $abc$38894$n4896
.sym 123610 slave_sel_r[2]
.sym 123611 $abc$38894$n4896
.sym 123612 array_muxed1[13]
.sym 123615 $abc$38894$n4896
.sym 123616 array_muxed1[13]
.sym 123619 $abc$38894$n4896
.sym 123620 array_muxed1[3]
.sym 123623 $abc$38894$n4896
.sym 123624 array_muxed1[5]
.sym 123627 $abc$38894$n4896
.sym 123628 array_muxed1[9]
.sym 123631 $abc$38894$n4896
.sym 123632 array_muxed1[5]
.sym 123635 $abc$38894$n4896
.sym 123636 array_muxed1[9]
.sym 123639 $abc$38894$n4896
.sym 123640 array_muxed1[2]
.sym 123643 $abc$38894$n4896
.sym 123644 array_muxed1[10]
.sym 123647 $abc$38894$n4896
.sym 123648 array_muxed1[2]
.sym 123651 $abc$38894$n4896
.sym 123652 array_muxed1[10]
.sym 123679 array_muxed1[3]
.sym 123707 array_muxed1[2]
.sym 123731 basesoc_ctrl_reset_reset_r
.sym 123751 array_muxed0[9]
.sym 123755 array_muxed0[10]
.sym 123759 array_muxed0[12]
.sym 123763 array_muxed0[11]
.sym 123791 basesoc_adr[12]
.sym 123792 basesoc_adr[11]
.sym 123795 $abc$38894$n3463_1
.sym 123796 $abc$38894$n3511
.sym 123799 basesoc_adr[13]
.sym 123800 basesoc_adr[12]
.sym 123801 basesoc_adr[11]
.sym 123803 basesoc_adr[12]
.sym 123804 basesoc_adr[11]
.sym 123805 $abc$38894$n3463_1
.sym 123807 array_muxed0[13]
.sym 123811 basesoc_adr[13]
.sym 123812 basesoc_adr[9]
.sym 123813 basesoc_adr[10]
.sym 123816 basesoc_uart_rx_fifo_level0[0]
.sym 123821 basesoc_uart_rx_fifo_level0[1]
.sym 123825 basesoc_uart_rx_fifo_level0[2]
.sym 123826 $auto$alumacc.cc:474:replace_alu$3871.C[2]
.sym 123829 basesoc_uart_rx_fifo_level0[3]
.sym 123830 $auto$alumacc.cc:474:replace_alu$3871.C[3]
.sym 123833 basesoc_uart_rx_fifo_level0[4]
.sym 123834 $auto$alumacc.cc:474:replace_alu$3871.C[4]
.sym 123835 $abc$38894$n5867
.sym 123836 $abc$38894$n5868
.sym 123837 basesoc_uart_rx_fifo_wrport_we
.sym 123839 $abc$38894$n5873
.sym 123840 $abc$38894$n5874
.sym 123841 basesoc_uart_rx_fifo_wrport_we
.sym 123843 $abc$38894$n5870
.sym 123844 $abc$38894$n5871
.sym 123845 basesoc_uart_rx_fifo_wrport_we
.sym 123848 basesoc_uart_rx_fifo_level0[0]
.sym 123852 basesoc_uart_rx_fifo_level0[1]
.sym 123853 $PACKER_VCC_NET
.sym 123856 basesoc_uart_rx_fifo_level0[2]
.sym 123857 $PACKER_VCC_NET
.sym 123858 $auto$alumacc.cc:474:replace_alu$3862.C[2]
.sym 123860 basesoc_uart_rx_fifo_level0[3]
.sym 123861 $PACKER_VCC_NET
.sym 123862 $auto$alumacc.cc:474:replace_alu$3862.C[3]
.sym 123864 basesoc_uart_rx_fifo_level0[4]
.sym 123865 $PACKER_VCC_NET
.sym 123866 $auto$alumacc.cc:474:replace_alu$3862.C[4]
.sym 123867 basesoc_dat_w[1]
.sym 123871 basesoc_dat_w[7]
.sym 123875 basesoc_uart_rx_fifo_level0[0]
.sym 123876 basesoc_uart_rx_fifo_level0[1]
.sym 123877 basesoc_uart_rx_fifo_level0[2]
.sym 123878 basesoc_uart_rx_fifo_level0[3]
.sym 123879 basesoc_timer0_value[20]
.sym 123887 $abc$38894$n3578
.sym 123888 $abc$38894$n3563
.sym 123889 sys_rst
.sym 123915 basesoc_dat_w[5]
.sym 123931 basesoc_dat_w[6]
.sym 123935 basesoc_ctrl_reset_reset_r
.sym 123939 basesoc_dat_w[2]
.sym 123943 basesoc_dat_w[2]
.sym 123947 basesoc_timer0_reload_storage[18]
.sym 123948 $abc$38894$n5757
.sym 123949 basesoc_timer0_eventmanager_status_w
.sym 123951 basesoc_timer0_reload_storage[18]
.sym 123952 $abc$38894$n3578
.sym 123953 $abc$38894$n3569
.sym 123954 basesoc_timer0_load_storage[18]
.sym 123955 basesoc_ctrl_reset_reset_r
.sym 123959 basesoc_dat_w[3]
.sym 123963 basesoc_dat_w[1]
.sym 123967 basesoc_timer0_reload_storage[22]
.sym 123968 $abc$38894$n5769
.sym 123969 basesoc_timer0_eventmanager_status_w
.sym 123971 basesoc_dat_w[5]
.sym 123983 $abc$38894$n3569
.sym 123984 $abc$38894$n3563
.sym 123985 sys_rst
.sym 123987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 123995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 124011 basesoc_timer0_load_storage[22]
.sym 124012 $abc$38894$n5168_1
.sym 124013 basesoc_timer0_en_storage
.sym 124039 sys_rst
.sym 124040 basesoc_uart_rx_fifo_do_read
.sym 124041 basesoc_uart_rx_fifo_wrport_we
.sym 124042 basesoc_uart_rx_fifo_level0[0]
.sym 124067 basesoc_uart_rx_fifo_level0[1]
.sym 124071 $abc$38894$n4619
.sym 124072 $abc$38894$n4618_1
.sym 124073 VexRiscv._zz_319_
.sym 124079 VexRiscv._zz_194_[7]
.sym 124080 VexRiscv._zz_194_[8]
.sym 124081 VexRiscv._zz_311_
.sym 124083 $abc$38894$n4595
.sym 124084 $abc$38894$n4594_1
.sym 124085 VexRiscv._zz_319_
.sym 124087 VexRiscv._zz_195_[6]
.sym 124088 VexRiscv._zz_194_[6]
.sym 124089 VexRiscv._zz_195_[32]
.sym 124091 $abc$38894$n4592_1
.sym 124092 $abc$38894$n4591
.sym 124093 VexRiscv._zz_319_
.sym 124095 VexRiscv._zz_194_[6]
.sym 124096 VexRiscv._zz_194_[7]
.sym 124097 VexRiscv._zz_311_
.sym 124099 VexRiscv._zz_194_[15]
.sym 124100 VexRiscv._zz_194_[16]
.sym 124101 VexRiscv._zz_311_
.sym 124127 basesoc_timer0_value[14]
.sym 124131 VexRiscv._zz_195_[14]
.sym 124132 VexRiscv._zz_194_[14]
.sym 124133 VexRiscv._zz_195_[32]
.sym 124139 VexRiscv._zz_194_[1]
.sym 124140 VexRiscv._zz_194_[2]
.sym 124141 VexRiscv._zz_311_
.sym 124143 VexRiscv._zz_195_[2]
.sym 124144 VexRiscv._zz_194_[2]
.sym 124145 VexRiscv._zz_195_[32]
.sym 124147 VexRiscv._zz_194_[3]
.sym 124148 VexRiscv._zz_194_[4]
.sym 124149 VexRiscv._zz_311_
.sym 124155 basesoc_uart_rx_fifo_readable
.sym 124159 VexRiscv._zz_195_[11]
.sym 124160 VexRiscv._zz_194_[11]
.sym 124161 VexRiscv._zz_195_[32]
.sym 124163 VexRiscv._zz_195_[13]
.sym 124164 VexRiscv._zz_194_[13]
.sym 124165 VexRiscv._zz_195_[32]
.sym 124167 VexRiscv._zz_194_[12]
.sym 124168 VexRiscv._zz_194_[13]
.sym 124169 VexRiscv._zz_311_
.sym 124171 $abc$38894$n4607
.sym 124172 $abc$38894$n4606_1
.sym 124173 VexRiscv._zz_319_
.sym 124175 $abc$38894$n4577
.sym 124176 $abc$38894$n4576_1
.sym 124177 VexRiscv._zz_319_
.sym 124179 $abc$38894$n4616_1
.sym 124180 $abc$38894$n4615
.sym 124181 VexRiscv._zz_319_
.sym 124183 VexRiscv._zz_194_[14]
.sym 124184 VexRiscv._zz_194_[15]
.sym 124185 VexRiscv._zz_311_
.sym 124187 $abc$38894$n4583
.sym 124188 $abc$38894$n4582_1
.sym 124189 VexRiscv._zz_319_
.sym 124191 $abc$38894$n4610_1
.sym 124192 $abc$38894$n4609
.sym 124193 VexRiscv._zz_319_
.sym 124195 VexRiscv._zz_194_[11]
.sym 124196 VexRiscv._zz_194_[12]
.sym 124197 VexRiscv._zz_311_
.sym 124199 basesoc_uart_rx_fifo_level0[4]
.sym 124200 $abc$38894$n3553
.sym 124201 $abc$38894$n3541
.sym 124202 basesoc_uart_rx_fifo_readable
.sym 124203 basesoc_uart_phy_rx_reg[0]
.sym 124207 sys_rst
.sym 124208 $abc$38894$n5623
.sym 124211 basesoc_uart_phy_rx_reg[6]
.sym 124219 basesoc_uart_rx_fifo_level0[4]
.sym 124220 $abc$38894$n3553
.sym 124221 basesoc_uart_phy_source_valid
.sym 124239 basesoc_dat_w[4]
.sym 124247 basesoc_dat_w[7]
.sym 124251 basesoc_dat_w[6]
.sym 124275 $abc$38894$n5623
.sym 124307 basesoc_ctrl_reset_reset_r
.sym 124319 basesoc_dat_w[2]
