module tricky_one (
  input wire a, b, c, d,
  output wire tricky_0, tricky_1,
);

  assign tricky_0 = (!a & !c) | (a & b & d);
  assign tricky_1 = (a & b) | (b & d);

endmodule
