
patrickn_lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003234  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003340  08003340  00004340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033d0  080033d0  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080033d0  080033d0  000043d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080033d8  080033d8  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033d8  080033d8  000043d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033dc  080033dc  000043dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080033e0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000006c  0800344c  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  0800344c  0000527c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f0f  00000000  00000000  00005095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001921  00000000  00000000  0000efa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  000108c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007bf  00000000  00000000  000112b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173fe  00000000  00000000  00011a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c054  00000000  00000000  00028e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084ff0  00000000  00000000  00034ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b9eb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d84  00000000  00000000  000b9efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a3  00000000  00000000  000bcc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003328 	.word	0x08003328

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08003328 	.word	0x08003328

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <read_keypad>:
#define C3_PIN GPIO_PIN_8  // D7
#define C4_PORT GPIOA
#define C4_PIN GPIO_PIN_9  // D8

char read_keypad(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    // 1. Reset all Rows to LOW
    HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);
 8000160:	2200      	movs	r2, #0
 8000162:	2101      	movs	r1, #1
 8000164:	4870      	ldr	r0, [pc, #448]	@ (8000328 <read_keypad+0x1cc>)
 8000166:	f001 f924 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);
 800016a:	2200      	movs	r2, #0
 800016c:	2102      	movs	r1, #2
 800016e:	486e      	ldr	r0, [pc, #440]	@ (8000328 <read_keypad+0x1cc>)
 8000170:	f001 f91f 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);
 8000174:	2200      	movs	r2, #0
 8000176:	2110      	movs	r1, #16
 8000178:	486b      	ldr	r0, [pc, #428]	@ (8000328 <read_keypad+0x1cc>)
 800017a:	f001 f91a 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);
 800017e:	2200      	movs	r2, #0
 8000180:	2101      	movs	r1, #1
 8000182:	486a      	ldr	r0, [pc, #424]	@ (800032c <read_keypad+0x1d0>)
 8000184:	f001 f915 	bl	80013b2 <HAL_GPIO_WritePin>

    // --- SCAN ROW 1 ---
    HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_SET);
 8000188:	2201      	movs	r2, #1
 800018a:	2101      	movs	r1, #1
 800018c:	4866      	ldr	r0, [pc, #408]	@ (8000328 <read_keypad+0x1cc>)
 800018e:	f001 f910 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000192:	200a      	movs	r0, #10
 8000194:	f000 fe40 	bl	8000e18 <HAL_Delay>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return '1';
 8000198:	2102      	movs	r1, #2
 800019a:	4865      	ldr	r0, [pc, #404]	@ (8000330 <read_keypad+0x1d4>)
 800019c:	f001 f8f2 	bl	8001384 <HAL_GPIO_ReadPin>
 80001a0:	4603      	mov	r3, r0
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d001      	beq.n	80001aa <read_keypad+0x4e>
 80001a6:	2331      	movs	r3, #49	@ 0x31
 80001a8:	e0bb      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return '2';
 80001aa:	2101      	movs	r1, #1
 80001ac:	4860      	ldr	r0, [pc, #384]	@ (8000330 <read_keypad+0x1d4>)
 80001ae:	f001 f8e9 	bl	8001384 <HAL_GPIO_ReadPin>
 80001b2:	4603      	mov	r3, r0
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d001      	beq.n	80001bc <read_keypad+0x60>
 80001b8:	2332      	movs	r3, #50	@ 0x32
 80001ba:	e0b2      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return '3';
 80001bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001c0:	4859      	ldr	r0, [pc, #356]	@ (8000328 <read_keypad+0x1cc>)
 80001c2:	f001 f8df 	bl	8001384 <HAL_GPIO_ReadPin>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d001      	beq.n	80001d0 <read_keypad+0x74>
 80001cc:	2333      	movs	r3, #51	@ 0x33
 80001ce:	e0a8      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return 'A';
 80001d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001d4:	4854      	ldr	r0, [pc, #336]	@ (8000328 <read_keypad+0x1cc>)
 80001d6:	f001 f8d5 	bl	8001384 <HAL_GPIO_ReadPin>
 80001da:	4603      	mov	r3, r0
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d001      	beq.n	80001e4 <read_keypad+0x88>
 80001e0:	2341      	movs	r3, #65	@ 0x41
 80001e2:	e09e      	b.n	8000322 <read_keypad+0x1c6>
    HAL_GPIO_WritePin(R1_PORT, R1_PIN, GPIO_PIN_RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2101      	movs	r1, #1
 80001e8:	484f      	ldr	r0, [pc, #316]	@ (8000328 <read_keypad+0x1cc>)
 80001ea:	f001 f8e2 	bl	80013b2 <HAL_GPIO_WritePin>

    // --- SCAN ROW 2 ---
    HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	2102      	movs	r1, #2
 80001f2:	484d      	ldr	r0, [pc, #308]	@ (8000328 <read_keypad+0x1cc>)
 80001f4:	f001 f8dd 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80001f8:	200a      	movs	r0, #10
 80001fa:	f000 fe0d 	bl	8000e18 <HAL_Delay>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return '4';
 80001fe:	2102      	movs	r1, #2
 8000200:	484b      	ldr	r0, [pc, #300]	@ (8000330 <read_keypad+0x1d4>)
 8000202:	f001 f8bf 	bl	8001384 <HAL_GPIO_ReadPin>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d001      	beq.n	8000210 <read_keypad+0xb4>
 800020c:	2334      	movs	r3, #52	@ 0x34
 800020e:	e088      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return '5';
 8000210:	2101      	movs	r1, #1
 8000212:	4847      	ldr	r0, [pc, #284]	@ (8000330 <read_keypad+0x1d4>)
 8000214:	f001 f8b6 	bl	8001384 <HAL_GPIO_ReadPin>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <read_keypad+0xc6>
 800021e:	2335      	movs	r3, #53	@ 0x35
 8000220:	e07f      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return '6';
 8000222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000226:	4840      	ldr	r0, [pc, #256]	@ (8000328 <read_keypad+0x1cc>)
 8000228:	f001 f8ac 	bl	8001384 <HAL_GPIO_ReadPin>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <read_keypad+0xda>
 8000232:	2336      	movs	r3, #54	@ 0x36
 8000234:	e075      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return 'B';
 8000236:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800023a:	483b      	ldr	r0, [pc, #236]	@ (8000328 <read_keypad+0x1cc>)
 800023c:	f001 f8a2 	bl	8001384 <HAL_GPIO_ReadPin>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <read_keypad+0xee>
 8000246:	2342      	movs	r3, #66	@ 0x42
 8000248:	e06b      	b.n	8000322 <read_keypad+0x1c6>
    HAL_GPIO_WritePin(R2_PORT, R2_PIN, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2102      	movs	r1, #2
 800024e:	4836      	ldr	r0, [pc, #216]	@ (8000328 <read_keypad+0x1cc>)
 8000250:	f001 f8af 	bl	80013b2 <HAL_GPIO_WritePin>

    // --- SCAN ROW 3 ---
    HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_SET);
 8000254:	2201      	movs	r2, #1
 8000256:	2110      	movs	r1, #16
 8000258:	4833      	ldr	r0, [pc, #204]	@ (8000328 <read_keypad+0x1cc>)
 800025a:	f001 f8aa 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800025e:	200a      	movs	r0, #10
 8000260:	f000 fdda 	bl	8000e18 <HAL_Delay>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return '7';
 8000264:	2102      	movs	r1, #2
 8000266:	4832      	ldr	r0, [pc, #200]	@ (8000330 <read_keypad+0x1d4>)
 8000268:	f001 f88c 	bl	8001384 <HAL_GPIO_ReadPin>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d001      	beq.n	8000276 <read_keypad+0x11a>
 8000272:	2337      	movs	r3, #55	@ 0x37
 8000274:	e055      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return '8';
 8000276:	2101      	movs	r1, #1
 8000278:	482d      	ldr	r0, [pc, #180]	@ (8000330 <read_keypad+0x1d4>)
 800027a:	f001 f883 	bl	8001384 <HAL_GPIO_ReadPin>
 800027e:	4603      	mov	r3, r0
 8000280:	2b00      	cmp	r3, #0
 8000282:	d001      	beq.n	8000288 <read_keypad+0x12c>
 8000284:	2338      	movs	r3, #56	@ 0x38
 8000286:	e04c      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return '9';
 8000288:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800028c:	4826      	ldr	r0, [pc, #152]	@ (8000328 <read_keypad+0x1cc>)
 800028e:	f001 f879 	bl	8001384 <HAL_GPIO_ReadPin>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <read_keypad+0x140>
 8000298:	2339      	movs	r3, #57	@ 0x39
 800029a:	e042      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return 'C';
 800029c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002a0:	4821      	ldr	r0, [pc, #132]	@ (8000328 <read_keypad+0x1cc>)
 80002a2:	f001 f86f 	bl	8001384 <HAL_GPIO_ReadPin>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <read_keypad+0x154>
 80002ac:	2343      	movs	r3, #67	@ 0x43
 80002ae:	e038      	b.n	8000322 <read_keypad+0x1c6>
    HAL_GPIO_WritePin(R3_PORT, R3_PIN, GPIO_PIN_RESET);
 80002b0:	2200      	movs	r2, #0
 80002b2:	2110      	movs	r1, #16
 80002b4:	481c      	ldr	r0, [pc, #112]	@ (8000328 <read_keypad+0x1cc>)
 80002b6:	f001 f87c 	bl	80013b2 <HAL_GPIO_WritePin>

    // --- SCAN ROW 4 ---
    HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_SET);
 80002ba:	2201      	movs	r2, #1
 80002bc:	2101      	movs	r1, #1
 80002be:	481b      	ldr	r0, [pc, #108]	@ (800032c <read_keypad+0x1d0>)
 80002c0:	f001 f877 	bl	80013b2 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80002c4:	200a      	movs	r0, #10
 80002c6:	f000 fda7 	bl	8000e18 <HAL_Delay>
    if (HAL_GPIO_ReadPin(C1_PORT, C1_PIN)) return '*';
 80002ca:	2102      	movs	r1, #2
 80002cc:	4818      	ldr	r0, [pc, #96]	@ (8000330 <read_keypad+0x1d4>)
 80002ce:	f001 f859 	bl	8001384 <HAL_GPIO_ReadPin>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <read_keypad+0x180>
 80002d8:	232a      	movs	r3, #42	@ 0x2a
 80002da:	e022      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C2_PORT, C2_PIN)) return '0';
 80002dc:	2101      	movs	r1, #1
 80002de:	4814      	ldr	r0, [pc, #80]	@ (8000330 <read_keypad+0x1d4>)
 80002e0:	f001 f850 	bl	8001384 <HAL_GPIO_ReadPin>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <read_keypad+0x192>
 80002ea:	2330      	movs	r3, #48	@ 0x30
 80002ec:	e019      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C3_PORT, C3_PIN)) return '#';
 80002ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002f2:	480d      	ldr	r0, [pc, #52]	@ (8000328 <read_keypad+0x1cc>)
 80002f4:	f001 f846 	bl	8001384 <HAL_GPIO_ReadPin>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <read_keypad+0x1a6>
 80002fe:	2323      	movs	r3, #35	@ 0x23
 8000300:	e00f      	b.n	8000322 <read_keypad+0x1c6>
    if (HAL_GPIO_ReadPin(C4_PORT, C4_PIN)) return 'D';
 8000302:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000306:	4808      	ldr	r0, [pc, #32]	@ (8000328 <read_keypad+0x1cc>)
 8000308:	f001 f83c 	bl	8001384 <HAL_GPIO_ReadPin>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <read_keypad+0x1ba>
 8000312:	2344      	movs	r3, #68	@ 0x44
 8000314:	e005      	b.n	8000322 <read_keypad+0x1c6>
    HAL_GPIO_WritePin(R4_PORT, R4_PIN, GPIO_PIN_RESET);
 8000316:	2200      	movs	r2, #0
 8000318:	2101      	movs	r1, #1
 800031a:	4804      	ldr	r0, [pc, #16]	@ (800032c <read_keypad+0x1d0>)
 800031c:	f001 f849 	bl	80013b2 <HAL_GPIO_WritePin>

    return 0;
 8000320:	2300      	movs	r3, #0
}
 8000322:	4618      	mov	r0, r3
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	40010800 	.word	0x40010800
 800032c:	40010c00 	.word	0x40010c00
 8000330:	40011000 	.word	0x40011000

08000334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b08c      	sub	sp, #48	@ 0x30
 8000338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800033a:	f000 fd0b 	bl	8000d54 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800033e:	f000 f873 	bl	8000428 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000342:	f000 f90b 	bl	800055c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000346:	f000 f8b1 	bl	80004ac <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800034a:	f000 f8dd 	bl	8000508 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  // --- 1. Initialize LCD ---
  HD44780_Init(2);
 800034e:	2002      	movs	r0, #2
 8000350:	f000 fafc 	bl	800094c <HD44780_Init>
  HD44780_Clear();
 8000354:	f000 fb7e 	bl	8000a54 <HD44780_Clear>
  HD44780_Backlight();
 8000358:	f000 fc1a 	bl	8000b90 <HD44780_Backlight>

  // --- 2. Intro Message ---
  HD44780_SetCursor(0,0);
 800035c:	2100      	movs	r1, #0
 800035e:	2000      	movs	r0, #0
 8000360:	f000 fb8e 	bl	8000a80 <HD44780_SetCursor>
  HD44780_PrintStr("Ready to Type...");
 8000364:	482d      	ldr	r0, [pc, #180]	@ (800041c <main+0xe8>)
 8000366:	f000 fbfd 	bl	8000b64 <HD44780_PrintStr>
  HAL_Delay(2000); // Show message for 2 seconds
 800036a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800036e:	f000 fd53 	bl	8000e18 <HAL_Delay>
  HD44780_Clear(); // Clear screen for input
 8000372:	f000 fb6f 	bl	8000a54 <HD44780_Clear>
  char key;
  char msg[30];
  char lcd_str[2]; // Buffer to hold one char + null terminator

  // Track the cursor position
  int lcd_col = 0;
 8000376:	2300      	movs	r3, #0
 8000378:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int lcd_row = 0;
 800037a:	2300      	movs	r3, #0
 800037c:	62bb      	str	r3, [r7, #40]	@ 0x28
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    key = read_keypad();
 800037e:	f7ff feed 	bl	800015c <read_keypad>
 8000382:	4603      	mov	r3, r0
 8000384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (key != 0)
 8000388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800038c:	2b00      	cmp	r3, #0
 800038e:	d0f6      	beq.n	800037e <main+0x4a>
    {
        // --- Option A: Debug to PC ---
        sprintf(msg, "Key: %c\r\n", key);
 8000390:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000394:	f107 0308 	add.w	r3, r7, #8
 8000398:	4921      	ldr	r1, [pc, #132]	@ (8000420 <main+0xec>)
 800039a:	4618      	mov	r0, r3
 800039c:	f002 fb14 	bl	80029c8 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80003a0:	f107 0308 	add.w	r3, r7, #8
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff fed1 	bl	800014c <strlen>
 80003aa:	4603      	mov	r3, r0
 80003ac:	b29a      	uxth	r2, r3
 80003ae:	f107 0108 	add.w	r1, r7, #8
 80003b2:	2364      	movs	r3, #100	@ 0x64
 80003b4:	481b      	ldr	r0, [pc, #108]	@ (8000424 <main+0xf0>)
 80003b6:	f002 f933 	bl	8002620 <HAL_UART_Transmit>


        // --- Option B: Display on LCD ---

        // CASE 1: Next Row Button (#)
        if (key == '#')
 80003ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80003be:	2b23      	cmp	r3, #35	@ 0x23
 80003c0:	d10e      	bne.n	80003e0 <main+0xac>
        {
            lcd_row++;           // Move to next row
 80003c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003c4:	3301      	adds	r3, #1
 80003c6:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (lcd_row > 1) {   // If we go past row 1...
 80003c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003ca:	2b01      	cmp	r3, #1
 80003cc:	dd01      	ble.n	80003d2 <main+0x9e>
                lcd_row = 0;     // ...loop back to top row
 80003ce:	2300      	movs	r3, #0
 80003d0:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
            lcd_col = 0;         // Reset to start of line
 80003d2:	2300      	movs	r3, #0
 80003d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            HD44780_SetCursor(lcd_col, lcd_row);
 80003d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80003d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80003da:	f000 fb51 	bl	8000a80 <HD44780_SetCursor>
 80003de:	e019      	b.n	8000414 <main+0xe0>
        }

        // CASE 2: Clear Screen Button (*)
        else if (key == '*')
 80003e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80003e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80003e6:	d106      	bne.n	80003f6 <main+0xc2>
        {
            HD44780_Clear();
 80003e8:	f000 fb34 	bl	8000a54 <HD44780_Clear>
            lcd_col = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            lcd_row = 0;
 80003f0:	2300      	movs	r3, #0
 80003f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80003f4:	e00e      	b.n	8000414 <main+0xe0>

        // CASE 3: Normal Character
        else
        {
            // Only print if we haven't reached the end of the line (No Overflow)
            if (lcd_col < 16)
 80003f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003f8:	2b0f      	cmp	r3, #15
 80003fa:	dc0b      	bgt.n	8000414 <main+0xe0>
            {
                lcd_str[0] = key;  // Put key in string
 80003fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000400:	713b      	strb	r3, [r7, #4]
                lcd_str[1] = '\0'; // Null terminate
 8000402:	2300      	movs	r3, #0
 8000404:	717b      	strb	r3, [r7, #5]
                HD44780_PrintStr(lcd_str);
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	4618      	mov	r0, r3
 800040a:	f000 fbab 	bl	8000b64 <HD44780_PrintStr>

                lcd_col++; // Move our cursor tracker
 800040e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000410:	3301      	adds	r3, #1
 8000412:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
        }

        HAL_Delay(200); // Debounce delay
 8000414:	20c8      	movs	r0, #200	@ 0xc8
 8000416:	f000 fcff 	bl	8000e18 <HAL_Delay>
    key = read_keypad();
 800041a:	e7b0      	b.n	800037e <main+0x4a>
 800041c:	08003340 	.word	0x08003340
 8000420:	08003354 	.word	0x08003354
 8000424:	200000dc 	.word	0x200000dc

08000428 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b090      	sub	sp, #64	@ 0x40
 800042c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800042e:	f107 0318 	add.w	r3, r7, #24
 8000432:	2228      	movs	r2, #40	@ 0x28
 8000434:	2100      	movs	r1, #0
 8000436:	4618      	mov	r0, r3
 8000438:	f002 fae8 	bl	8002a0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800043c:	1d3b      	adds	r3, r7, #4
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
 8000442:	605a      	str	r2, [r3, #4]
 8000444:	609a      	str	r2, [r3, #8]
 8000446:	60da      	str	r2, [r3, #12]
 8000448:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800044a:	2302      	movs	r3, #2
 800044c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800044e:	2301      	movs	r3, #1
 8000450:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000452:	2310      	movs	r3, #16
 8000454:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000456:	2302      	movs	r3, #2
 8000458:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800045a:	2300      	movs	r3, #0
 800045c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800045e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000462:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000464:	f107 0318 	add.w	r3, r7, #24
 8000468:	4618      	mov	r0, r3
 800046a:	f001 fc79 	bl	8001d60 <HAL_RCC_OscConfig>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000474:	f000 f90e 	bl	8000694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000478:	230f      	movs	r3, #15
 800047a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800047c:	2302      	movs	r3, #2
 800047e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000484:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000488:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800048a:	2300      	movs	r3, #0
 800048c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	2102      	movs	r1, #2
 8000492:	4618      	mov	r0, r3
 8000494:	f001 fee6 	bl	8002264 <HAL_RCC_ClockConfig>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800049e:	f000 f8f9 	bl	8000694 <Error_Handler>
  }
}
 80004a2:	bf00      	nop
 80004a4:	3740      	adds	r7, #64	@ 0x40
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
	...

080004ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004b0:	4b12      	ldr	r3, [pc, #72]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004b2:	4a13      	ldr	r2, [pc, #76]	@ (8000500 <MX_I2C1_Init+0x54>)
 80004b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004b6:	4b11      	ldr	r3, [pc, #68]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004b8:	4a12      	ldr	r2, [pc, #72]	@ (8000504 <MX_I2C1_Init+0x58>)
 80004ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004bc:	4b0f      	ldr	r3, [pc, #60]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004be:	2200      	movs	r2, #0
 80004c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004c2:	4b0e      	ldr	r3, [pc, #56]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004c8:	4b0c      	ldr	r3, [pc, #48]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80004ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004d0:	4b0a      	ldr	r3, [pc, #40]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004d6:	4b09      	ldr	r3, [pc, #36]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004d8:	2200      	movs	r2, #0
 80004da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004dc:	4b07      	ldr	r3, [pc, #28]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004de:	2200      	movs	r2, #0
 80004e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004e2:	4b06      	ldr	r3, [pc, #24]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004e8:	4804      	ldr	r0, [pc, #16]	@ (80004fc <MX_I2C1_Init+0x50>)
 80004ea:	f000 ff9d 	bl	8001428 <HAL_I2C_Init>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80004f4:	f000 f8ce 	bl	8000694 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	20000088 	.word	0x20000088
 8000500:	40005400 	.word	0x40005400
 8000504:	000186a0 	.word	0x000186a0

08000508 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800050c:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 800050e:	4a12      	ldr	r2, [pc, #72]	@ (8000558 <MX_USART2_UART_Init+0x50>)
 8000510:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000512:	4b10      	ldr	r3, [pc, #64]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 8000514:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000518:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800051a:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000520:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 8000522:	2200      	movs	r2, #0
 8000524:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000526:	4b0b      	ldr	r3, [pc, #44]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800052c:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 800052e:	220c      	movs	r2, #12
 8000530:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000532:	4b08      	ldr	r3, [pc, #32]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 8000534:	2200      	movs	r2, #0
 8000536:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 800053a:	2200      	movs	r2, #0
 800053c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800053e:	4805      	ldr	r0, [pc, #20]	@ (8000554 <MX_USART2_UART_Init+0x4c>)
 8000540:	f002 f81e 	bl	8002580 <HAL_UART_Init>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800054a:	f000 f8a3 	bl	8000694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	200000dc 	.word	0x200000dc
 8000558:	40004400 	.word	0x40004400

0800055c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b088      	sub	sp, #32
 8000560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000562:	f107 0310 	add.w	r3, r7, #16
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]
 800056e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000570:	4b43      	ldr	r3, [pc, #268]	@ (8000680 <MX_GPIO_Init+0x124>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4a42      	ldr	r2, [pc, #264]	@ (8000680 <MX_GPIO_Init+0x124>)
 8000576:	f043 0310 	orr.w	r3, r3, #16
 800057a:	6193      	str	r3, [r2, #24]
 800057c:	4b40      	ldr	r3, [pc, #256]	@ (8000680 <MX_GPIO_Init+0x124>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f003 0310 	and.w	r3, r3, #16
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000588:	4b3d      	ldr	r3, [pc, #244]	@ (8000680 <MX_GPIO_Init+0x124>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	4a3c      	ldr	r2, [pc, #240]	@ (8000680 <MX_GPIO_Init+0x124>)
 800058e:	f043 0320 	orr.w	r3, r3, #32
 8000592:	6193      	str	r3, [r2, #24]
 8000594:	4b3a      	ldr	r3, [pc, #232]	@ (8000680 <MX_GPIO_Init+0x124>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	f003 0320 	and.w	r3, r3, #32
 800059c:	60bb      	str	r3, [r7, #8]
 800059e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a0:	4b37      	ldr	r3, [pc, #220]	@ (8000680 <MX_GPIO_Init+0x124>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a36      	ldr	r2, [pc, #216]	@ (8000680 <MX_GPIO_Init+0x124>)
 80005a6:	f043 0304 	orr.w	r3, r3, #4
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b34      	ldr	r3, [pc, #208]	@ (8000680 <MX_GPIO_Init+0x124>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0304 	and.w	r3, r3, #4
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b8:	4b31      	ldr	r3, [pc, #196]	@ (8000680 <MX_GPIO_Init+0x124>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	4a30      	ldr	r2, [pc, #192]	@ (8000680 <MX_GPIO_Init+0x124>)
 80005be:	f043 0308 	orr.w	r3, r3, #8
 80005c2:	6193      	str	r3, [r2, #24]
 80005c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000680 <MX_GPIO_Init+0x124>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	f003 0308 	and.w	r3, r3, #8
 80005cc:	603b      	str	r3, [r7, #0]
 80005ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2133      	movs	r1, #51	@ 0x33
 80005d4:	482b      	ldr	r0, [pc, #172]	@ (8000684 <MX_GPIO_Init+0x128>)
 80005d6:	f000 feec 	bl	80013b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2101      	movs	r1, #1
 80005de:	482a      	ldr	r0, [pc, #168]	@ (8000688 <MX_GPIO_Init+0x12c>)
 80005e0:	f000 fee7 	bl	80013b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005ea:	4b28      	ldr	r3, [pc, #160]	@ (800068c <MX_GPIO_Init+0x130>)
 80005ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	2300      	movs	r3, #0
 80005f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005f2:	f107 0310 	add.w	r3, r7, #16
 80005f6:	4619      	mov	r1, r3
 80005f8:	4825      	ldr	r0, [pc, #148]	@ (8000690 <MX_GPIO_Init+0x134>)
 80005fa:	f000 fd3f 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80005fe:	2303      	movs	r3, #3
 8000600:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000602:	2300      	movs	r3, #0
 8000604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000606:	2302      	movs	r3, #2
 8000608:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800060a:	f107 0310 	add.w	r3, r7, #16
 800060e:	4619      	mov	r1, r3
 8000610:	481f      	ldr	r0, [pc, #124]	@ (8000690 <MX_GPIO_Init+0x134>)
 8000612:	f000 fd33 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|LD2_Pin;
 8000616:	2333      	movs	r3, #51	@ 0x33
 8000618:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800061a:	2301      	movs	r3, #1
 800061c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000622:	2302      	movs	r3, #2
 8000624:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000626:	f107 0310 	add.w	r3, r7, #16
 800062a:	4619      	mov	r1, r3
 800062c:	4815      	ldr	r0, [pc, #84]	@ (8000684 <MX_GPIO_Init+0x128>)
 800062e:	f000 fd25 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000632:	2301      	movs	r3, #1
 8000634:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000636:	2301      	movs	r3, #1
 8000638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063a:	2300      	movs	r3, #0
 800063c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063e:	2302      	movs	r3, #2
 8000640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000642:	f107 0310 	add.w	r3, r7, #16
 8000646:	4619      	mov	r1, r3
 8000648:	480f      	ldr	r0, [pc, #60]	@ (8000688 <MX_GPIO_Init+0x12c>)
 800064a:	f000 fd17 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800064e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000652:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000654:	2300      	movs	r3, #0
 8000656:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000658:	2302      	movs	r3, #2
 800065a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	4619      	mov	r1, r3
 8000662:	4808      	ldr	r0, [pc, #32]	@ (8000684 <MX_GPIO_Init+0x128>)
 8000664:	f000 fd0a 	bl	800107c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000668:	2200      	movs	r2, #0
 800066a:	2100      	movs	r1, #0
 800066c:	2028      	movs	r0, #40	@ 0x28
 800066e:	f000 fcce 	bl	800100e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000672:	2028      	movs	r0, #40	@ 0x28
 8000674:	f000 fce7 	bl	8001046 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000678:	bf00      	nop
 800067a:	3720      	adds	r7, #32
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000
 8000684:	40010800 	.word	0x40010800
 8000688:	40010c00 	.word	0x40010c00
 800068c:	10110000 	.word	0x10110000
 8000690:	40011000 	.word	0x40011000

08000694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000698:	b672      	cpsid	i
}
 800069a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <Error_Handler+0x8>

080006a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006a6:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <HAL_MspInit+0x5c>)
 80006a8:	699b      	ldr	r3, [r3, #24]
 80006aa:	4a14      	ldr	r2, [pc, #80]	@ (80006fc <HAL_MspInit+0x5c>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	6193      	str	r3, [r2, #24]
 80006b2:	4b12      	ldr	r3, [pc, #72]	@ (80006fc <HAL_MspInit+0x5c>)
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <HAL_MspInit+0x5c>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	4a0e      	ldr	r2, [pc, #56]	@ (80006fc <HAL_MspInit+0x5c>)
 80006c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c8:	61d3      	str	r3, [r2, #28]
 80006ca:	4b0c      	ldr	r3, [pc, #48]	@ (80006fc <HAL_MspInit+0x5c>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <HAL_MspInit+0x60>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	4a04      	ldr	r2, [pc, #16]	@ (8000700 <HAL_MspInit+0x60>)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f2:	bf00      	nop
 80006f4:	3714      	adds	r7, #20
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr
 80006fc:	40021000 	.word	0x40021000
 8000700:	40010000 	.word	0x40010000

08000704 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070c:	f107 0314 	add.w	r3, r7, #20
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4a1d      	ldr	r2, [pc, #116]	@ (8000794 <HAL_I2C_MspInit+0x90>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d132      	bne.n	800078a <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000724:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <HAL_I2C_MspInit+0x94>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <HAL_I2C_MspInit+0x94>)
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	6193      	str	r3, [r2, #24]
 8000730:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <HAL_I2C_MspInit+0x94>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	f003 0308 	and.w	r3, r3, #8
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800073c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000742:	2312      	movs	r3, #18
 8000744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000746:	2303      	movs	r3, #3
 8000748:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 0314 	add.w	r3, r7, #20
 800074e:	4619      	mov	r1, r3
 8000750:	4812      	ldr	r0, [pc, #72]	@ (800079c <HAL_I2C_MspInit+0x98>)
 8000752:	f000 fc93 	bl	800107c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000756:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <HAL_I2C_MspInit+0x9c>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	627b      	str	r3, [r7, #36]	@ 0x24
 800075c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800075e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000762:	627b      	str	r3, [r7, #36]	@ 0x24
 8000764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000766:	f043 0302 	orr.w	r3, r3, #2
 800076a:	627b      	str	r3, [r7, #36]	@ 0x24
 800076c:	4a0c      	ldr	r2, [pc, #48]	@ (80007a0 <HAL_I2C_MspInit+0x9c>)
 800076e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000770:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000772:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <HAL_I2C_MspInit+0x94>)
 8000774:	69db      	ldr	r3, [r3, #28]
 8000776:	4a08      	ldr	r2, [pc, #32]	@ (8000798 <HAL_I2C_MspInit+0x94>)
 8000778:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800077c:	61d3      	str	r3, [r2, #28]
 800077e:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <HAL_I2C_MspInit+0x94>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	@ 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40005400 	.word	0x40005400
 8000798:	40021000 	.word	0x40021000
 800079c:	40010c00 	.word	0x40010c00
 80007a0:	40010000 	.word	0x40010000

080007a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ac:	f107 0310 	add.w	r3, r7, #16
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a15      	ldr	r2, [pc, #84]	@ (8000814 <HAL_UART_MspInit+0x70>)
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d123      	bne.n	800080c <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007c4:	4b14      	ldr	r3, [pc, #80]	@ (8000818 <HAL_UART_MspInit+0x74>)
 80007c6:	69db      	ldr	r3, [r3, #28]
 80007c8:	4a13      	ldr	r2, [pc, #76]	@ (8000818 <HAL_UART_MspInit+0x74>)
 80007ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007ce:	61d3      	str	r3, [r2, #28]
 80007d0:	4b11      	ldr	r3, [pc, #68]	@ (8000818 <HAL_UART_MspInit+0x74>)
 80007d2:	69db      	ldr	r3, [r3, #28]
 80007d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000818 <HAL_UART_MspInit+0x74>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000818 <HAL_UART_MspInit+0x74>)
 80007e2:	f043 0304 	orr.w	r3, r3, #4
 80007e6:	6193      	str	r3, [r2, #24]
 80007e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000818 <HAL_UART_MspInit+0x74>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f003 0304 	and.w	r3, r3, #4
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007f4:	230c      	movs	r3, #12
 80007f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f8:	2302      	movs	r3, #2
 80007fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2302      	movs	r3, #2
 80007fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4619      	mov	r1, r3
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <HAL_UART_MspInit+0x78>)
 8000808:	f000 fc38 	bl	800107c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800080c:	bf00      	nop
 800080e:	3720      	adds	r7, #32
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40004400 	.word	0x40004400
 8000818:	40021000 	.word	0x40021000
 800081c:	40010800 	.word	0x40010800

08000820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000824:	bf00      	nop
 8000826:	e7fd      	b.n	8000824 <NMI_Handler+0x4>

08000828 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <HardFault_Handler+0x4>

08000830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <MemManage_Handler+0x4>

08000838 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <BusFault_Handler+0x4>

08000840 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <UsageFault_Handler+0x4>

08000848 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr

08000860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr

0800086c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000870:	f000 fab6 	bl	8000de0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}

08000878 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800087c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000880:	f000 fdb0 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}

08000888 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000890:	4a14      	ldr	r2, [pc, #80]	@ (80008e4 <_sbrk+0x5c>)
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <_sbrk+0x60>)
 8000894:	1ad3      	subs	r3, r2, r3
 8000896:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800089c:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <_sbrk+0x64>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d102      	bne.n	80008aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008a4:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <_sbrk+0x64>)
 80008a6:	4a12      	ldr	r2, [pc, #72]	@ (80008f0 <_sbrk+0x68>)
 80008a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008aa:	4b10      	ldr	r3, [pc, #64]	@ (80008ec <_sbrk+0x64>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4413      	add	r3, r2
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	429a      	cmp	r2, r3
 80008b6:	d207      	bcs.n	80008c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008b8:	f002 f8b0 	bl	8002a1c <__errno>
 80008bc:	4603      	mov	r3, r0
 80008be:	220c      	movs	r2, #12
 80008c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008c2:	f04f 33ff 	mov.w	r3, #4294967295
 80008c6:	e009      	b.n	80008dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008c8:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <_sbrk+0x64>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008ce:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <_sbrk+0x64>)
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4413      	add	r3, r2
 80008d6:	4a05      	ldr	r2, [pc, #20]	@ (80008ec <_sbrk+0x64>)
 80008d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008da:	68fb      	ldr	r3, [r7, #12]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20005000 	.word	0x20005000
 80008e8:	00000400 	.word	0x00000400
 80008ec:	20000124 	.word	0x20000124
 80008f0:	20000280 	.word	0x20000280

080008f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr

08000900 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000900:	f7ff fff8 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000904:	480b      	ldr	r0, [pc, #44]	@ (8000934 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000906:	490c      	ldr	r1, [pc, #48]	@ (8000938 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000908:	4a0c      	ldr	r2, [pc, #48]	@ (800093c <LoopFillZerobss+0x16>)
  movs r3, #0
 800090a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800090c:	e002      	b.n	8000914 <LoopCopyDataInit>

0800090e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800090e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000912:	3304      	adds	r3, #4

08000914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000918:	d3f9      	bcc.n	800090e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800091a:	4a09      	ldr	r2, [pc, #36]	@ (8000940 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800091c:	4c09      	ldr	r4, [pc, #36]	@ (8000944 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800091e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000920:	e001      	b.n	8000926 <LoopFillZerobss>

08000922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000924:	3204      	adds	r2, #4

08000926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000928:	d3fb      	bcc.n	8000922 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800092a:	f002 f87d 	bl	8002a28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800092e:	f7ff fd01 	bl	8000334 <main>
  bx lr
 8000932:	4770      	bx	lr
  ldr r0, =_sdata
 8000934:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000938:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800093c:	080033e0 	.word	0x080033e0
  ldr r2, =_sbss
 8000940:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000944:	2000027c 	.word	0x2000027c

08000948 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000948:	e7fe      	b.n	8000948 <ADC1_2_IRQHandler>
	...

0800094c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000956:	4a38      	ldr	r2, [pc, #224]	@ (8000a38 <HD44780_Init+0xec>)
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800095c:	4b37      	ldr	r3, [pc, #220]	@ (8000a3c <HD44780_Init+0xf0>)
 800095e:	2208      	movs	r2, #8
 8000960:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000962:	4b37      	ldr	r3, [pc, #220]	@ (8000a40 <HD44780_Init+0xf4>)
 8000964:	2200      	movs	r2, #0
 8000966:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000968:	4b33      	ldr	r3, [pc, #204]	@ (8000a38 <HD44780_Init+0xec>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d907      	bls.n	8000980 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000970:	4b33      	ldr	r3, [pc, #204]	@ (8000a40 <HD44780_Init+0xf4>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	f043 0308 	orr.w	r3, r3, #8
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4b31      	ldr	r3, [pc, #196]	@ (8000a40 <HD44780_Init+0xf4>)
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	e006      	b.n	800098e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000980:	4b2f      	ldr	r3, [pc, #188]	@ (8000a40 <HD44780_Init+0xf4>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a40 <HD44780_Init+0xf4>)
 800098c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800098e:	f000 f993 	bl	8000cb8 <DelayInit>
  HAL_Delay(50);
 8000992:	2032      	movs	r0, #50	@ 0x32
 8000994:	f000 fa40 	bl	8000e18 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000998:	4b28      	ldr	r3, [pc, #160]	@ (8000a3c <HD44780_Init+0xf0>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4618      	mov	r0, r3
 800099e:	f000 f951 	bl	8000c44 <ExpanderWrite>
  HAL_Delay(1000);
 80009a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009a6:	f000 fa37 	bl	8000e18 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 80009aa:	2030      	movs	r0, #48	@ 0x30
 80009ac:	f000 f939 	bl	8000c22 <Write4Bits>
  DelayUS(4500);
 80009b0:	f241 1094 	movw	r0, #4500	@ 0x1194
 80009b4:	f000 f9a8 	bl	8000d08 <DelayUS>

  Write4Bits(0x03 << 4);
 80009b8:	2030      	movs	r0, #48	@ 0x30
 80009ba:	f000 f932 	bl	8000c22 <Write4Bits>
  DelayUS(4500);
 80009be:	f241 1094 	movw	r0, #4500	@ 0x1194
 80009c2:	f000 f9a1 	bl	8000d08 <DelayUS>

  Write4Bits(0x03 << 4);
 80009c6:	2030      	movs	r0, #48	@ 0x30
 80009c8:	f000 f92b 	bl	8000c22 <Write4Bits>
  DelayUS(4500);
 80009cc:	f241 1094 	movw	r0, #4500	@ 0x1194
 80009d0:	f000 f99a 	bl	8000d08 <DelayUS>

  Write4Bits(0x02 << 4);
 80009d4:	2020      	movs	r0, #32
 80009d6:	f000 f924 	bl	8000c22 <Write4Bits>
  DelayUS(100);
 80009da:	2064      	movs	r0, #100	@ 0x64
 80009dc:	f000 f994 	bl	8000d08 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 80009e0:	4b17      	ldr	r3, [pc, #92]	@ (8000a40 <HD44780_Init+0xf4>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	f043 0320 	orr.w	r3, r3, #32
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 f8dc 	bl	8000ba8 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80009f0:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <HD44780_Init+0xf8>)
 80009f2:	2204      	movs	r2, #4
 80009f4:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80009f6:	f000 f875 	bl	8000ae4 <HD44780_Display>
  HD44780_Clear();
 80009fa:	f000 f82b 	bl	8000a54 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80009fe:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <HD44780_Init+0xfc>)
 8000a00:	2202      	movs	r2, #2
 8000a02:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000a04:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <HD44780_Init+0xfc>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	f043 0304 	orr.w	r3, r3, #4
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f000 f8ca 	bl	8000ba8 <SendCommand>
  DelayUS(4500);
 8000a14:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000a18:	f000 f976 	bl	8000d08 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000a1c:	490b      	ldr	r1, [pc, #44]	@ (8000a4c <HD44780_Init+0x100>)
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f000 f876 	bl	8000b10 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000a24:	490a      	ldr	r1, [pc, #40]	@ (8000a50 <HD44780_Init+0x104>)
 8000a26:	2001      	movs	r0, #1
 8000a28:	f000 f872 	bl	8000b10 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000a2c:	f000 f81d 	bl	8000a6a <HD44780_Home>
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	2000012b 	.word	0x2000012b
 8000a3c:	2000012c 	.word	0x2000012c
 8000a40:	20000128 	.word	0x20000128
 8000a44:	20000129 	.word	0x20000129
 8000a48:	2000012a 	.word	0x2000012a
 8000a4c:	20000004 	.word	0x20000004
 8000a50:	2000000c 	.word	0x2000000c

08000a54 <HD44780_Clear>:

void HD44780_Clear()
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000a58:	2001      	movs	r0, #1
 8000a5a:	f000 f8a5 	bl	8000ba8 <SendCommand>
  DelayUS(2000);
 8000a5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a62:	f000 f951 	bl	8000d08 <DelayUS>
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HD44780_Home>:

void HD44780_Home()
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000a6e:	2002      	movs	r0, #2
 8000a70:	f000 f89a 	bl	8000ba8 <SendCommand>
  DelayUS(2000);
 8000a74:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a78:	f000 f946 	bl	8000d08 <DelayUS>
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b087      	sub	sp, #28
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	460a      	mov	r2, r1
 8000a8a:	71fb      	strb	r3, [r7, #7]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <HD44780_SetCursor+0x5c>)
 8000a92:	f107 0408 	add.w	r4, r7, #8
 8000a96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000a9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ae0 <HD44780_SetCursor+0x60>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	79ba      	ldrb	r2, [r7, #6]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d303      	bcc.n	8000aae <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <HD44780_SetCursor+0x60>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000aae:	79bb      	ldrb	r3, [r7, #6]
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	3318      	adds	r3, #24
 8000ab4:	443b      	add	r3, r7
 8000ab6:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	4413      	add	r3, r2
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	b25b      	sxtb	r3, r3
 8000ac4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ac8:	b25b      	sxtb	r3, r3
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f86b 	bl	8000ba8 <SendCommand>
}
 8000ad2:	bf00      	nop
 8000ad4:	371c      	adds	r7, #28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd90      	pop	{r4, r7, pc}
 8000ada:	bf00      	nop
 8000adc:	08003360 	.word	0x08003360
 8000ae0:	2000012b 	.word	0x2000012b

08000ae4 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000ae8:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <HD44780_Display+0x28>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	f043 0304 	orr.w	r3, r3, #4
 8000af0:	b2da      	uxtb	r2, r3
 8000af2:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <HD44780_Display+0x28>)
 8000af4:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000af6:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <HD44780_Display+0x28>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	f043 0308 	orr.w	r3, r3, #8
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	4618      	mov	r0, r3
 8000b02:	f000 f851 	bl	8000ba8 <SendCommand>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000129 	.word	0x20000129

08000b10 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b30:	b25b      	sxtb	r3, r3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 f837 	bl	8000ba8 <SendCommand>
  for (int i=0; i<8; i++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	e009      	b.n	8000b54 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	683a      	ldr	r2, [r7, #0]
 8000b44:	4413      	add	r3, r2
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f000 f83b 	bl	8000bc4 <SendChar>
  for (int i=0; i<8; i++)
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	3301      	adds	r3, #1
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	2b07      	cmp	r3, #7
 8000b58:	ddf2      	ble.n	8000b40 <HD44780_CreateSpecialChar+0x30>
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000b6c:	e006      	b.n	8000b7c <HD44780_PrintStr+0x18>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	1c5a      	adds	r2, r3, #1
 8000b72:	607a      	str	r2, [r7, #4]
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 f824 	bl	8000bc4 <SendChar>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d1f4      	bne.n	8000b6e <HD44780_PrintStr+0xa>
}
 8000b84:	bf00      	nop
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
	...

08000b90 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8000b94:	4b03      	ldr	r3, [pc, #12]	@ (8000ba4 <HD44780_Backlight+0x14>)
 8000b96:	2208      	movs	r2, #8
 8000b98:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f000 f852 	bl	8000c44 <ExpanderWrite>
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	2000012c 	.word	0x2000012c

08000ba8 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f000 f812 	bl	8000be0 <Send>
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f000 f804 	bl	8000be0 <Send>
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	460a      	mov	r2, r1
 8000bea:	71fb      	strb	r3, [r7, #7]
 8000bec:	4613      	mov	r3, r2
 8000bee:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	f023 030f 	bic.w	r3, r3, #15
 8000bf6:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	011b      	lsls	r3, r3, #4
 8000bfc:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000bfe:	7bfa      	ldrb	r2, [r7, #15]
 8000c00:	79bb      	ldrb	r3, [r7, #6]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	4618      	mov	r0, r3
 8000c08:	f000 f80b 	bl	8000c22 <Write4Bits>
  Write4Bits((lownib)|mode);
 8000c0c:	7bba      	ldrb	r2, [r7, #14]
 8000c0e:	79bb      	ldrb	r3, [r7, #6]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 f804 	bl	8000c22 <Write4Bits>
}
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 f808 	bl	8000c44 <ExpanderWrite>
  PulseEnable(value);
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f000 f820 	bl	8000c7c <PulseEnable>
}
 8000c3c:	bf00      	nop
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af02      	add	r7, sp, #8
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000c4e:	4b09      	ldr	r3, [pc, #36]	@ (8000c74 <ExpanderWrite+0x30>)
 8000c50:	781a      	ldrb	r2, [r3, #0]
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000c5a:	f107 020f 	add.w	r2, r7, #15
 8000c5e:	230a      	movs	r3, #10
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	2301      	movs	r3, #1
 8000c64:	214e      	movs	r1, #78	@ 0x4e
 8000c66:	4804      	ldr	r0, [pc, #16]	@ (8000c78 <ExpanderWrite+0x34>)
 8000c68:	f000 fd22 	bl	80016b0 <HAL_I2C_Master_Transmit>
}
 8000c6c:	bf00      	nop
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	2000012c 	.word	0x2000012c
 8000c78:	20000088 	.word	0x20000088

08000c7c <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	f043 0304 	orr.w	r3, r3, #4
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff ffd8 	bl	8000c44 <ExpanderWrite>
  DelayUS(20);
 8000c94:	2014      	movs	r0, #20
 8000c96:	f000 f837 	bl	8000d08 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	f023 0304 	bic.w	r3, r3, #4
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffce 	bl	8000c44 <ExpanderWrite>
  DelayUS(20);
 8000ca8:	2014      	movs	r0, #20
 8000caa:	f000 f82d 	bl	8000d08 <DelayUS>
}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <DelayInit>:

static void DelayInit(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000cbc:	4b10      	ldr	r3, [pc, #64]	@ (8000d00 <DelayInit+0x48>)
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	4a0f      	ldr	r2, [pc, #60]	@ (8000d00 <DelayInit+0x48>)
 8000cc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000cc6:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d00 <DelayInit+0x48>)
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	4a0c      	ldr	r2, [pc, #48]	@ (8000d00 <DelayInit+0x48>)
 8000cce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cd2:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <DelayInit+0x4c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <DelayInit+0x4c>)
 8000cda:	f023 0301 	bic.w	r3, r3, #1
 8000cde:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <DelayInit+0x4c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a07      	ldr	r2, [pc, #28]	@ (8000d04 <DelayInit+0x4c>)
 8000ce6:	f043 0301 	orr.w	r3, r3, #1
 8000cea:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000cec:	4b05      	ldr	r3, [pc, #20]	@ (8000d04 <DelayInit+0x4c>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000cf2:	bf00      	nop
  __ASM volatile ("NOP");
 8000cf4:	bf00      	nop
  __ASM volatile ("NOP");
 8000cf6:	bf00      	nop
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	e000edf0 	.word	0xe000edf0
 8000d04:	e0001000 	.word	0xe0001000

08000d08 <DelayUS>:

static void DelayUS(uint32_t us) {
 8000d08:	b480      	push	{r7}
 8000d0a:	b087      	sub	sp, #28
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000d10:	4b0d      	ldr	r3, [pc, #52]	@ (8000d48 <DelayUS+0x40>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a0d      	ldr	r2, [pc, #52]	@ (8000d4c <DelayUS+0x44>)
 8000d16:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1a:	0c9a      	lsrs	r2, r3, #18
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	fb02 f303 	mul.w	r3, r2, r3
 8000d22:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000d24:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <DelayUS+0x48>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <DelayUS+0x48>)
 8000d2c:	685a      	ldr	r2, [r3, #4]
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	697a      	ldr	r2, [r7, #20]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d8f6      	bhi.n	8000d2a <DelayUS+0x22>
}
 8000d3c:	bf00      	nop
 8000d3e:	bf00      	nop
 8000d40:	371c      	adds	r7, #28
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	431bde83 	.word	0x431bde83
 8000d50:	e0001000 	.word	0xe0001000

08000d54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d58:	4b08      	ldr	r3, [pc, #32]	@ (8000d7c <HAL_Init+0x28>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a07      	ldr	r2, [pc, #28]	@ (8000d7c <HAL_Init+0x28>)
 8000d5e:	f043 0310 	orr.w	r3, r3, #16
 8000d62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d64:	2003      	movs	r0, #3
 8000d66:	f000 f947 	bl	8000ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f000 f808 	bl	8000d80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d70:	f7ff fc96 	bl	80006a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40022000 	.word	0x40022000

08000d80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d88:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <HAL_InitTick+0x54>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <HAL_InitTick+0x58>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	4619      	mov	r1, r3
 8000d92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 f95f 	bl	8001062 <HAL_SYSTICK_Config>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e00e      	b.n	8000dcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b0f      	cmp	r3, #15
 8000db2:	d80a      	bhi.n	8000dca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db4:	2200      	movs	r2, #0
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dbc:	f000 f927 	bl	800100e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dc0:	4a06      	ldr	r2, [pc, #24]	@ (8000ddc <HAL_InitTick+0x5c>)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e000      	b.n	8000dcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000000 	.word	0x20000000
 8000dd8:	20000018 	.word	0x20000018
 8000ddc:	20000014 	.word	0x20000014

08000de0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de4:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <HAL_IncTick+0x1c>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	4b05      	ldr	r3, [pc, #20]	@ (8000e00 <HAL_IncTick+0x20>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4413      	add	r3, r2
 8000df0:	4a03      	ldr	r2, [pc, #12]	@ (8000e00 <HAL_IncTick+0x20>)
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	20000018 	.word	0x20000018
 8000e00:	20000130 	.word	0x20000130

08000e04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return uwTick;
 8000e08:	4b02      	ldr	r3, [pc, #8]	@ (8000e14 <HAL_GetTick+0x10>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	20000130 	.word	0x20000130

08000e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e20:	f7ff fff0 	bl	8000e04 <HAL_GetTick>
 8000e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e30:	d005      	beq.n	8000e3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e32:	4b0a      	ldr	r3, [pc, #40]	@ (8000e5c <HAL_Delay+0x44>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	461a      	mov	r2, r3
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e3e:	bf00      	nop
 8000e40:	f7ff ffe0 	bl	8000e04 <HAL_GetTick>
 8000e44:	4602      	mov	r2, r0
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d8f7      	bhi.n	8000e40 <HAL_Delay+0x28>
  {
  }
}
 8000e50:	bf00      	nop
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000018 	.word	0x20000018

08000e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e92:	4a04      	ldr	r2, [pc, #16]	@ (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	60d3      	str	r3, [r2, #12]
}
 8000e98:	bf00      	nop
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eac:	4b04      	ldr	r3, [pc, #16]	@ (8000ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	f003 0307 	and.w	r3, r3, #7
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bc80      	pop	{r7}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	db0b      	blt.n	8000eee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	f003 021f 	and.w	r2, r3, #31
 8000edc:	4906      	ldr	r1, [pc, #24]	@ (8000ef8 <__NVIC_EnableIRQ+0x34>)
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	095b      	lsrs	r3, r3, #5
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr
 8000ef8:	e000e100 	.word	0xe000e100

08000efc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	6039      	str	r1, [r7, #0]
 8000f06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	db0a      	blt.n	8000f26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	490c      	ldr	r1, [pc, #48]	@ (8000f48 <__NVIC_SetPriority+0x4c>)
 8000f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1a:	0112      	lsls	r2, r2, #4
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	440b      	add	r3, r1
 8000f20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f24:	e00a      	b.n	8000f3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	4908      	ldr	r1, [pc, #32]	@ (8000f4c <__NVIC_SetPriority+0x50>)
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	f003 030f 	and.w	r3, r3, #15
 8000f32:	3b04      	subs	r3, #4
 8000f34:	0112      	lsls	r2, r2, #4
 8000f36:	b2d2      	uxtb	r2, r2
 8000f38:	440b      	add	r3, r1
 8000f3a:	761a      	strb	r2, [r3, #24]
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000e100 	.word	0xe000e100
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b089      	sub	sp, #36	@ 0x24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	f1c3 0307 	rsb	r3, r3, #7
 8000f6a:	2b04      	cmp	r3, #4
 8000f6c:	bf28      	it	cs
 8000f6e:	2304      	movcs	r3, #4
 8000f70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3304      	adds	r3, #4
 8000f76:	2b06      	cmp	r3, #6
 8000f78:	d902      	bls.n	8000f80 <NVIC_EncodePriority+0x30>
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3b03      	subs	r3, #3
 8000f7e:	e000      	b.n	8000f82 <NVIC_EncodePriority+0x32>
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	f04f 32ff 	mov.w	r2, #4294967295
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43da      	mvns	r2, r3
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	401a      	ands	r2, r3
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f98:	f04f 31ff 	mov.w	r1, #4294967295
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa2:	43d9      	mvns	r1, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa8:	4313      	orrs	r3, r2
         );
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3724      	adds	r7, #36	@ 0x24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fc4:	d301      	bcc.n	8000fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e00f      	b.n	8000fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <SysTick_Config+0x40>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fd2:	210f      	movs	r1, #15
 8000fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd8:	f7ff ff90 	bl	8000efc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <SysTick_Config+0x40>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <SysTick_Config+0x40>)
 8000fe4:	2207      	movs	r2, #7
 8000fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	e000e010 	.word	0xe000e010

08000ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ff2d 	bl	8000e60 <__NVIC_SetPriorityGrouping>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
 800101a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001020:	f7ff ff42 	bl	8000ea8 <__NVIC_GetPriorityGrouping>
 8001024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	68b9      	ldr	r1, [r7, #8]
 800102a:	6978      	ldr	r0, [r7, #20]
 800102c:	f7ff ff90 	bl	8000f50 <NVIC_EncodePriority>
 8001030:	4602      	mov	r2, r0
 8001032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001036:	4611      	mov	r1, r2
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff5f 	bl	8000efc <__NVIC_SetPriority>
}
 800103e:	bf00      	nop
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff35 	bl	8000ec4 <__NVIC_EnableIRQ>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff ffa2 	bl	8000fb4 <SysTick_Config>
 8001070:	4603      	mov	r3, r0
}
 8001072:	4618      	mov	r0, r3
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800107c:	b480      	push	{r7}
 800107e:	b08b      	sub	sp, #44	@ 0x2c
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001086:	2300      	movs	r3, #0
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800108a:	2300      	movs	r3, #0
 800108c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800108e:	e169      	b.n	8001364 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001090:	2201      	movs	r2, #1
 8001092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	69fa      	ldr	r2, [r7, #28]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	f040 8158 	bne.w	800135e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	4a9a      	ldr	r2, [pc, #616]	@ (800131c <HAL_GPIO_Init+0x2a0>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d05e      	beq.n	8001176 <HAL_GPIO_Init+0xfa>
 80010b8:	4a98      	ldr	r2, [pc, #608]	@ (800131c <HAL_GPIO_Init+0x2a0>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d875      	bhi.n	80011aa <HAL_GPIO_Init+0x12e>
 80010be:	4a98      	ldr	r2, [pc, #608]	@ (8001320 <HAL_GPIO_Init+0x2a4>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d058      	beq.n	8001176 <HAL_GPIO_Init+0xfa>
 80010c4:	4a96      	ldr	r2, [pc, #600]	@ (8001320 <HAL_GPIO_Init+0x2a4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d86f      	bhi.n	80011aa <HAL_GPIO_Init+0x12e>
 80010ca:	4a96      	ldr	r2, [pc, #600]	@ (8001324 <HAL_GPIO_Init+0x2a8>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d052      	beq.n	8001176 <HAL_GPIO_Init+0xfa>
 80010d0:	4a94      	ldr	r2, [pc, #592]	@ (8001324 <HAL_GPIO_Init+0x2a8>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d869      	bhi.n	80011aa <HAL_GPIO_Init+0x12e>
 80010d6:	4a94      	ldr	r2, [pc, #592]	@ (8001328 <HAL_GPIO_Init+0x2ac>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d04c      	beq.n	8001176 <HAL_GPIO_Init+0xfa>
 80010dc:	4a92      	ldr	r2, [pc, #584]	@ (8001328 <HAL_GPIO_Init+0x2ac>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d863      	bhi.n	80011aa <HAL_GPIO_Init+0x12e>
 80010e2:	4a92      	ldr	r2, [pc, #584]	@ (800132c <HAL_GPIO_Init+0x2b0>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d046      	beq.n	8001176 <HAL_GPIO_Init+0xfa>
 80010e8:	4a90      	ldr	r2, [pc, #576]	@ (800132c <HAL_GPIO_Init+0x2b0>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d85d      	bhi.n	80011aa <HAL_GPIO_Init+0x12e>
 80010ee:	2b12      	cmp	r3, #18
 80010f0:	d82a      	bhi.n	8001148 <HAL_GPIO_Init+0xcc>
 80010f2:	2b12      	cmp	r3, #18
 80010f4:	d859      	bhi.n	80011aa <HAL_GPIO_Init+0x12e>
 80010f6:	a201      	add	r2, pc, #4	@ (adr r2, 80010fc <HAL_GPIO_Init+0x80>)
 80010f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010fc:	08001177 	.word	0x08001177
 8001100:	08001151 	.word	0x08001151
 8001104:	08001163 	.word	0x08001163
 8001108:	080011a5 	.word	0x080011a5
 800110c:	080011ab 	.word	0x080011ab
 8001110:	080011ab 	.word	0x080011ab
 8001114:	080011ab 	.word	0x080011ab
 8001118:	080011ab 	.word	0x080011ab
 800111c:	080011ab 	.word	0x080011ab
 8001120:	080011ab 	.word	0x080011ab
 8001124:	080011ab 	.word	0x080011ab
 8001128:	080011ab 	.word	0x080011ab
 800112c:	080011ab 	.word	0x080011ab
 8001130:	080011ab 	.word	0x080011ab
 8001134:	080011ab 	.word	0x080011ab
 8001138:	080011ab 	.word	0x080011ab
 800113c:	080011ab 	.word	0x080011ab
 8001140:	08001159 	.word	0x08001159
 8001144:	0800116d 	.word	0x0800116d
 8001148:	4a79      	ldr	r2, [pc, #484]	@ (8001330 <HAL_GPIO_Init+0x2b4>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d013      	beq.n	8001176 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800114e:	e02c      	b.n	80011aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	623b      	str	r3, [r7, #32]
          break;
 8001156:	e029      	b.n	80011ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	3304      	adds	r3, #4
 800115e:	623b      	str	r3, [r7, #32]
          break;
 8001160:	e024      	b.n	80011ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	3308      	adds	r3, #8
 8001168:	623b      	str	r3, [r7, #32]
          break;
 800116a:	e01f      	b.n	80011ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	330c      	adds	r3, #12
 8001172:	623b      	str	r3, [r7, #32]
          break;
 8001174:	e01a      	b.n	80011ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d102      	bne.n	8001184 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800117e:	2304      	movs	r3, #4
 8001180:	623b      	str	r3, [r7, #32]
          break;
 8001182:	e013      	b.n	80011ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d105      	bne.n	8001198 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800118c:	2308      	movs	r3, #8
 800118e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	69fa      	ldr	r2, [r7, #28]
 8001194:	611a      	str	r2, [r3, #16]
          break;
 8001196:	e009      	b.n	80011ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001198:	2308      	movs	r3, #8
 800119a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69fa      	ldr	r2, [r7, #28]
 80011a0:	615a      	str	r2, [r3, #20]
          break;
 80011a2:	e003      	b.n	80011ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011a4:	2300      	movs	r3, #0
 80011a6:	623b      	str	r3, [r7, #32]
          break;
 80011a8:	e000      	b.n	80011ac <HAL_GPIO_Init+0x130>
          break;
 80011aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	2bff      	cmp	r3, #255	@ 0xff
 80011b0:	d801      	bhi.n	80011b6 <HAL_GPIO_Init+0x13a>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	e001      	b.n	80011ba <HAL_GPIO_Init+0x13e>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3304      	adds	r3, #4
 80011ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	2bff      	cmp	r3, #255	@ 0xff
 80011c0:	d802      	bhi.n	80011c8 <HAL_GPIO_Init+0x14c>
 80011c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	e002      	b.n	80011ce <HAL_GPIO_Init+0x152>
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	3b08      	subs	r3, #8
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	210f      	movs	r1, #15
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	fa01 f303 	lsl.w	r3, r1, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	401a      	ands	r2, r3
 80011e0:	6a39      	ldr	r1, [r7, #32]
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	fa01 f303 	lsl.w	r3, r1, r3
 80011e8:	431a      	orrs	r2, r3
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f000 80b1 	beq.w	800135e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011fc:	4b4d      	ldr	r3, [pc, #308]	@ (8001334 <HAL_GPIO_Init+0x2b8>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	4a4c      	ldr	r2, [pc, #304]	@ (8001334 <HAL_GPIO_Init+0x2b8>)
 8001202:	f043 0301 	orr.w	r3, r3, #1
 8001206:	6193      	str	r3, [r2, #24]
 8001208:	4b4a      	ldr	r3, [pc, #296]	@ (8001334 <HAL_GPIO_Init+0x2b8>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001214:	4a48      	ldr	r2, [pc, #288]	@ (8001338 <HAL_GPIO_Init+0x2bc>)
 8001216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001218:	089b      	lsrs	r3, r3, #2
 800121a:	3302      	adds	r3, #2
 800121c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001220:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001224:	f003 0303 	and.w	r3, r3, #3
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	220f      	movs	r2, #15
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	4013      	ands	r3, r2
 8001236:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a40      	ldr	r2, [pc, #256]	@ (800133c <HAL_GPIO_Init+0x2c0>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d013      	beq.n	8001268 <HAL_GPIO_Init+0x1ec>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a3f      	ldr	r2, [pc, #252]	@ (8001340 <HAL_GPIO_Init+0x2c4>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d00d      	beq.n	8001264 <HAL_GPIO_Init+0x1e8>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a3e      	ldr	r2, [pc, #248]	@ (8001344 <HAL_GPIO_Init+0x2c8>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d007      	beq.n	8001260 <HAL_GPIO_Init+0x1e4>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4a3d      	ldr	r2, [pc, #244]	@ (8001348 <HAL_GPIO_Init+0x2cc>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d101      	bne.n	800125c <HAL_GPIO_Init+0x1e0>
 8001258:	2303      	movs	r3, #3
 800125a:	e006      	b.n	800126a <HAL_GPIO_Init+0x1ee>
 800125c:	2304      	movs	r3, #4
 800125e:	e004      	b.n	800126a <HAL_GPIO_Init+0x1ee>
 8001260:	2302      	movs	r3, #2
 8001262:	e002      	b.n	800126a <HAL_GPIO_Init+0x1ee>
 8001264:	2301      	movs	r3, #1
 8001266:	e000      	b.n	800126a <HAL_GPIO_Init+0x1ee>
 8001268:	2300      	movs	r3, #0
 800126a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800126c:	f002 0203 	and.w	r2, r2, #3
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	4093      	lsls	r3, r2
 8001274:	68fa      	ldr	r2, [r7, #12]
 8001276:	4313      	orrs	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800127a:	492f      	ldr	r1, [pc, #188]	@ (8001338 <HAL_GPIO_Init+0x2bc>)
 800127c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127e:	089b      	lsrs	r3, r3, #2
 8001280:	3302      	adds	r3, #2
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001294:	4b2d      	ldr	r3, [pc, #180]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	492c      	ldr	r1, [pc, #176]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	4313      	orrs	r3, r2
 800129e:	608b      	str	r3, [r1, #8]
 80012a0:	e006      	b.n	80012b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012a2:	4b2a      	ldr	r3, [pc, #168]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012a4:	689a      	ldr	r2, [r3, #8]
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	43db      	mvns	r3, r3
 80012aa:	4928      	ldr	r1, [pc, #160]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012ac:	4013      	ands	r3, r2
 80012ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d006      	beq.n	80012ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012bc:	4b23      	ldr	r3, [pc, #140]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012be:	68da      	ldr	r2, [r3, #12]
 80012c0:	4922      	ldr	r1, [pc, #136]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	60cb      	str	r3, [r1, #12]
 80012c8:	e006      	b.n	80012d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012ca:	4b20      	ldr	r3, [pc, #128]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012cc:	68da      	ldr	r2, [r3, #12]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	43db      	mvns	r3, r3
 80012d2:	491e      	ldr	r1, [pc, #120]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012d4:	4013      	ands	r3, r2
 80012d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d006      	beq.n	80012f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80012e4:	4b19      	ldr	r3, [pc, #100]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012e6:	685a      	ldr	r2, [r3, #4]
 80012e8:	4918      	ldr	r1, [pc, #96]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	604b      	str	r3, [r1, #4]
 80012f0:	e006      	b.n	8001300 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	43db      	mvns	r3, r3
 80012fa:	4914      	ldr	r1, [pc, #80]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 80012fc:	4013      	ands	r3, r2
 80012fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d021      	beq.n	8001350 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800130c:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	490e      	ldr	r1, [pc, #56]	@ (800134c <HAL_GPIO_Init+0x2d0>)
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	4313      	orrs	r3, r2
 8001316:	600b      	str	r3, [r1, #0]
 8001318:	e021      	b.n	800135e <HAL_GPIO_Init+0x2e2>
 800131a:	bf00      	nop
 800131c:	10320000 	.word	0x10320000
 8001320:	10310000 	.word	0x10310000
 8001324:	10220000 	.word	0x10220000
 8001328:	10210000 	.word	0x10210000
 800132c:	10120000 	.word	0x10120000
 8001330:	10110000 	.word	0x10110000
 8001334:	40021000 	.word	0x40021000
 8001338:	40010000 	.word	0x40010000
 800133c:	40010800 	.word	0x40010800
 8001340:	40010c00 	.word	0x40010c00
 8001344:	40011000 	.word	0x40011000
 8001348:	40011400 	.word	0x40011400
 800134c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001350:	4b0b      	ldr	r3, [pc, #44]	@ (8001380 <HAL_GPIO_Init+0x304>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	43db      	mvns	r3, r3
 8001358:	4909      	ldr	r1, [pc, #36]	@ (8001380 <HAL_GPIO_Init+0x304>)
 800135a:	4013      	ands	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800135e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001360:	3301      	adds	r3, #1
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136a:	fa22 f303 	lsr.w	r3, r2, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	f47f ae8e 	bne.w	8001090 <HAL_GPIO_Init+0x14>
  }
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	372c      	adds	r7, #44	@ 0x2c
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	40010400 	.word	0x40010400

08001384 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	887b      	ldrh	r3, [r7, #2]
 8001396:	4013      	ands	r3, r2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d002      	beq.n	80013a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800139c:	2301      	movs	r3, #1
 800139e:	73fb      	strb	r3, [r7, #15]
 80013a0:	e001      	b.n	80013a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr

080013b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
 80013ba:	460b      	mov	r3, r1
 80013bc:	807b      	strh	r3, [r7, #2]
 80013be:	4613      	mov	r3, r2
 80013c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013c2:	787b      	ldrb	r3, [r7, #1]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013c8:	887a      	ldrh	r2, [r7, #2]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013ce:	e003      	b.n	80013d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013d0:	887b      	ldrh	r3, [r7, #2]
 80013d2:	041a      	lsls	r2, r3, #16
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	611a      	str	r2, [r3, #16]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
	...

080013e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013f0:	695a      	ldr	r2, [r3, #20]
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013fa:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f806 	bl	8001414 <HAL_GPIO_EXTI_Callback>
  }
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40010400 	.word	0x40010400

08001414 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e12b      	b.n	8001692 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001440:	b2db      	uxtb	r3, r3
 8001442:	2b00      	cmp	r3, #0
 8001444:	d106      	bne.n	8001454 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff f958 	bl	8000704 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2224      	movs	r2, #36	@ 0x24
 8001458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f022 0201 	bic.w	r2, r2, #1
 800146a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800147a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800148a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800148c:	f001 f832 	bl	80024f4 <HAL_RCC_GetPCLK1Freq>
 8001490:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	4a81      	ldr	r2, [pc, #516]	@ (800169c <HAL_I2C_Init+0x274>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d807      	bhi.n	80014ac <HAL_I2C_Init+0x84>
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	4a80      	ldr	r2, [pc, #512]	@ (80016a0 <HAL_I2C_Init+0x278>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	bf94      	ite	ls
 80014a4:	2301      	movls	r3, #1
 80014a6:	2300      	movhi	r3, #0
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	e006      	b.n	80014ba <HAL_I2C_Init+0x92>
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4a7d      	ldr	r2, [pc, #500]	@ (80016a4 <HAL_I2C_Init+0x27c>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	bf94      	ite	ls
 80014b4:	2301      	movls	r3, #1
 80014b6:	2300      	movhi	r3, #0
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e0e7      	b.n	8001692 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4a78      	ldr	r2, [pc, #480]	@ (80016a8 <HAL_I2C_Init+0x280>)
 80014c6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ca:	0c9b      	lsrs	r3, r3, #18
 80014cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68ba      	ldr	r2, [r7, #8]
 80014de:	430a      	orrs	r2, r1
 80014e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	6a1b      	ldr	r3, [r3, #32]
 80014e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	4a6a      	ldr	r2, [pc, #424]	@ (800169c <HAL_I2C_Init+0x274>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d802      	bhi.n	80014fc <HAL_I2C_Init+0xd4>
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	3301      	adds	r3, #1
 80014fa:	e009      	b.n	8001510 <HAL_I2C_Init+0xe8>
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001502:	fb02 f303 	mul.w	r3, r2, r3
 8001506:	4a69      	ldr	r2, [pc, #420]	@ (80016ac <HAL_I2C_Init+0x284>)
 8001508:	fba2 2303 	umull	r2, r3, r2, r3
 800150c:	099b      	lsrs	r3, r3, #6
 800150e:	3301      	adds	r3, #1
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	6812      	ldr	r2, [r2, #0]
 8001514:	430b      	orrs	r3, r1
 8001516:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001522:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	495c      	ldr	r1, [pc, #368]	@ (800169c <HAL_I2C_Init+0x274>)
 800152c:	428b      	cmp	r3, r1
 800152e:	d819      	bhi.n	8001564 <HAL_I2C_Init+0x13c>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	1e59      	subs	r1, r3, #1
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	fbb1 f3f3 	udiv	r3, r1, r3
 800153e:	1c59      	adds	r1, r3, #1
 8001540:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001544:	400b      	ands	r3, r1
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00a      	beq.n	8001560 <HAL_I2C_Init+0x138>
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	1e59      	subs	r1, r3, #1
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fbb1 f3f3 	udiv	r3, r1, r3
 8001558:	3301      	adds	r3, #1
 800155a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800155e:	e051      	b.n	8001604 <HAL_I2C_Init+0x1dc>
 8001560:	2304      	movs	r3, #4
 8001562:	e04f      	b.n	8001604 <HAL_I2C_Init+0x1dc>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d111      	bne.n	8001590 <HAL_I2C_Init+0x168>
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	1e58      	subs	r0, r3, #1
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6859      	ldr	r1, [r3, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	440b      	add	r3, r1
 800157a:	fbb0 f3f3 	udiv	r3, r0, r3
 800157e:	3301      	adds	r3, #1
 8001580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001584:	2b00      	cmp	r3, #0
 8001586:	bf0c      	ite	eq
 8001588:	2301      	moveq	r3, #1
 800158a:	2300      	movne	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	e012      	b.n	80015b6 <HAL_I2C_Init+0x18e>
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	1e58      	subs	r0, r3, #1
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6859      	ldr	r1, [r3, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	440b      	add	r3, r1
 800159e:	0099      	lsls	r1, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80015a6:	3301      	adds	r3, #1
 80015a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	bf0c      	ite	eq
 80015b0:	2301      	moveq	r3, #1
 80015b2:	2300      	movne	r3, #0
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_I2C_Init+0x196>
 80015ba:	2301      	movs	r3, #1
 80015bc:	e022      	b.n	8001604 <HAL_I2C_Init+0x1dc>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d10e      	bne.n	80015e4 <HAL_I2C_Init+0x1bc>
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	1e58      	subs	r0, r3, #1
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6859      	ldr	r1, [r3, #4]
 80015ce:	460b      	mov	r3, r1
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	440b      	add	r3, r1
 80015d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80015d8:	3301      	adds	r3, #1
 80015da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015e2:	e00f      	b.n	8001604 <HAL_I2C_Init+0x1dc>
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	1e58      	subs	r0, r3, #1
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6859      	ldr	r1, [r3, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	440b      	add	r3, r1
 80015f2:	0099      	lsls	r1, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80015fa:	3301      	adds	r3, #1
 80015fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001600:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	6809      	ldr	r1, [r1, #0]
 8001608:	4313      	orrs	r3, r2
 800160a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69da      	ldr	r2, [r3, #28]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001632:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	6911      	ldr	r1, [r2, #16]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	68d2      	ldr	r2, [r2, #12]
 800163e:	4311      	orrs	r1, r2
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6812      	ldr	r2, [r2, #0]
 8001644:	430b      	orrs	r3, r1
 8001646:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	695a      	ldr	r2, [r3, #20]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	431a      	orrs	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	430a      	orrs	r2, r1
 8001662:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0201 	orr.w	r2, r2, #1
 8001672:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2220      	movs	r2, #32
 800167e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	000186a0 	.word	0x000186a0
 80016a0:	001e847f 	.word	0x001e847f
 80016a4:	003d08ff 	.word	0x003d08ff
 80016a8:	431bde83 	.word	0x431bde83
 80016ac:	10624dd3 	.word	0x10624dd3

080016b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	607a      	str	r2, [r7, #4]
 80016ba:	461a      	mov	r2, r3
 80016bc:	460b      	mov	r3, r1
 80016be:	817b      	strh	r3, [r7, #10]
 80016c0:	4613      	mov	r3, r2
 80016c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80016c4:	f7ff fb9e 	bl	8000e04 <HAL_GetTick>
 80016c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b20      	cmp	r3, #32
 80016d4:	f040 80e0 	bne.w	8001898 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2319      	movs	r3, #25
 80016de:	2201      	movs	r2, #1
 80016e0:	4970      	ldr	r1, [pc, #448]	@ (80018a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 f964 	bl	80019b0 <I2C_WaitOnFlagUntilTimeout>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80016ee:	2302      	movs	r3, #2
 80016f0:	e0d3      	b.n	800189a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d101      	bne.n	8001700 <HAL_I2C_Master_Transmit+0x50>
 80016fc:	2302      	movs	r3, #2
 80016fe:	e0cc      	b.n	800189a <HAL_I2C_Master_Transmit+0x1ea>
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b01      	cmp	r3, #1
 8001714:	d007      	beq.n	8001726 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f042 0201 	orr.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001734:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2221      	movs	r2, #33	@ 0x21
 800173a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2210      	movs	r2, #16
 8001742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2200      	movs	r2, #0
 800174a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	893a      	ldrh	r2, [r7, #8]
 8001756:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800175c:	b29a      	uxth	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4a50      	ldr	r2, [pc, #320]	@ (80018a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001766:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001768:	8979      	ldrh	r1, [r7, #10]
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	6a3a      	ldr	r2, [r7, #32]
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f000 f89c 	bl	80018ac <I2C_MasterRequestWrite>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e08d      	b.n	800189a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	613b      	str	r3, [r7, #16]
 8001792:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001794:	e066      	b.n	8001864 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	6a39      	ldr	r1, [r7, #32]
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 fa22 	bl	8001be4 <I2C_WaitOnTXEFlagUntilTimeout>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00d      	beq.n	80017c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	d107      	bne.n	80017be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e06b      	b.n	800189a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c6:	781a      	ldrb	r2, [r3, #0]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017dc:	b29b      	uxth	r3, r3
 80017de:	3b01      	subs	r3, #1
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017ea:	3b01      	subs	r3, #1
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	695b      	ldr	r3, [r3, #20]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	2b04      	cmp	r3, #4
 80017fe:	d11b      	bne.n	8001838 <HAL_I2C_Master_Transmit+0x188>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001804:	2b00      	cmp	r3, #0
 8001806:	d017      	beq.n	8001838 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001818:	1c5a      	adds	r2, r3, #1
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001822:	b29b      	uxth	r3, r3
 8001824:	3b01      	subs	r3, #1
 8001826:	b29a      	uxth	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001830:	3b01      	subs	r3, #1
 8001832:	b29a      	uxth	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	6a39      	ldr	r1, [r7, #32]
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f000 fa19 	bl	8001c74 <I2C_WaitOnBTFFlagUntilTimeout>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00d      	beq.n	8001864 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	2b04      	cmp	r3, #4
 800184e:	d107      	bne.n	8001860 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800185e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e01a      	b.n	800189a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001868:	2b00      	cmp	r3, #0
 800186a:	d194      	bne.n	8001796 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800187a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2220      	movs	r2, #32
 8001880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001894:	2300      	movs	r3, #0
 8001896:	e000      	b.n	800189a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001898:	2302      	movs	r3, #2
  }
}
 800189a:	4618      	mov	r0, r3
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	00100002 	.word	0x00100002
 80018a8:	ffff0000 	.word	0xffff0000

080018ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af02      	add	r7, sp, #8
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	607a      	str	r2, [r7, #4]
 80018b6:	603b      	str	r3, [r7, #0]
 80018b8:	460b      	mov	r3, r1
 80018ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d006      	beq.n	80018d6 <I2C_MasterRequestWrite+0x2a>
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d003      	beq.n	80018d6 <I2C_MasterRequestWrite+0x2a>
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80018d4:	d108      	bne.n	80018e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	e00b      	b.n	8001900 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ec:	2b12      	cmp	r3, #18
 80018ee:	d107      	bne.n	8001900 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	f000 f84f 	bl	80019b0 <I2C_WaitOnFlagUntilTimeout>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d00d      	beq.n	8001934 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001922:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001926:	d103      	bne.n	8001930 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800192e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e035      	b.n	80019a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800193c:	d108      	bne.n	8001950 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800193e:	897b      	ldrh	r3, [r7, #10]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	461a      	mov	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800194c:	611a      	str	r2, [r3, #16]
 800194e:	e01b      	b.n	8001988 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001950:	897b      	ldrh	r3, [r7, #10]
 8001952:	11db      	asrs	r3, r3, #7
 8001954:	b2db      	uxtb	r3, r3
 8001956:	f003 0306 	and.w	r3, r3, #6
 800195a:	b2db      	uxtb	r3, r3
 800195c:	f063 030f 	orn	r3, r3, #15
 8001960:	b2da      	uxtb	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	490e      	ldr	r1, [pc, #56]	@ (80019a8 <I2C_MasterRequestWrite+0xfc>)
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f000 f898 	bl	8001aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e010      	b.n	80019a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800197e:	897b      	ldrh	r3, [r7, #10]
 8001980:	b2da      	uxtb	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	4907      	ldr	r1, [pc, #28]	@ (80019ac <I2C_MasterRequestWrite+0x100>)
 800198e:	68f8      	ldr	r0, [r7, #12]
 8001990:	f000 f888 	bl	8001aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e000      	b.n	80019a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	00010008 	.word	0x00010008
 80019ac:	00010002 	.word	0x00010002

080019b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	4613      	mov	r3, r2
 80019be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019c0:	e048      	b.n	8001a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c8:	d044      	beq.n	8001a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019ca:	f7ff fa1b 	bl	8000e04 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d302      	bcc.n	80019e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d139      	bne.n	8001a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	0c1b      	lsrs	r3, r3, #16
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d10d      	bne.n	8001a06 <I2C_WaitOnFlagUntilTimeout+0x56>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	43da      	mvns	r2, r3
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	4013      	ands	r3, r2
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	bf0c      	ite	eq
 80019fc:	2301      	moveq	r3, #1
 80019fe:	2300      	movne	r3, #0
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	461a      	mov	r2, r3
 8001a04:	e00c      	b.n	8001a20 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	43da      	mvns	r2, r3
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	4013      	ands	r3, r2
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	bf0c      	ite	eq
 8001a18:	2301      	moveq	r3, #1
 8001a1a:	2300      	movne	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	461a      	mov	r2, r3
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d116      	bne.n	8001a54 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2220      	movs	r2, #32
 8001a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a40:	f043 0220 	orr.w	r2, r3, #32
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e023      	b.n	8001a9c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	0c1b      	lsrs	r3, r3, #16
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d10d      	bne.n	8001a7a <I2C_WaitOnFlagUntilTimeout+0xca>
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	43da      	mvns	r2, r3
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	bf0c      	ite	eq
 8001a70:	2301      	moveq	r3, #1
 8001a72:	2300      	movne	r3, #0
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	461a      	mov	r2, r3
 8001a78:	e00c      	b.n	8001a94 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	43da      	mvns	r2, r3
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	4013      	ands	r3, r2
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	bf0c      	ite	eq
 8001a8c:	2301      	moveq	r3, #1
 8001a8e:	2300      	movne	r3, #0
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	461a      	mov	r2, r3
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d093      	beq.n	80019c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
 8001ab0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001ab2:	e071      	b.n	8001b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ac2:	d123      	bne.n	8001b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ad2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001adc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af8:	f043 0204 	orr.w	r2, r3, #4
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e067      	b.n	8001bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b12:	d041      	beq.n	8001b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b14:	f7ff f976 	bl	8000e04 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d302      	bcc.n	8001b2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d136      	bne.n	8001b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	0c1b      	lsrs	r3, r3, #16
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d10c      	bne.n	8001b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	43da      	mvns	r2, r3
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	bf14      	ite	ne
 8001b46:	2301      	movne	r3, #1
 8001b48:	2300      	moveq	r3, #0
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	e00b      	b.n	8001b66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	43da      	mvns	r2, r3
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	bf14      	ite	ne
 8001b60:	2301      	movne	r3, #1
 8001b62:	2300      	moveq	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d016      	beq.n	8001b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2220      	movs	r2, #32
 8001b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b84:	f043 0220 	orr.w	r2, r3, #32
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e021      	b.n	8001bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	0c1b      	lsrs	r3, r3, #16
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d10c      	bne.n	8001bbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	43da      	mvns	r2, r3
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	4013      	ands	r3, r2
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	bf14      	ite	ne
 8001bb4:	2301      	movne	r3, #1
 8001bb6:	2300      	moveq	r3, #0
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	e00b      	b.n	8001bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	43da      	mvns	r2, r3
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	bf14      	ite	ne
 8001bce:	2301      	movne	r3, #1
 8001bd0:	2300      	moveq	r3, #0
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f47f af6d 	bne.w	8001ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bf0:	e034      	b.n	8001c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f000 f886 	bl	8001d04 <I2C_IsAcknowledgeFailed>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e034      	b.n	8001c6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c08:	d028      	beq.n	8001c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c0a:	f7ff f8fb 	bl	8000e04 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d302      	bcc.n	8001c20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d11d      	bne.n	8001c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c2a:	2b80      	cmp	r3, #128	@ 0x80
 8001c2c:	d016      	beq.n	8001c5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2200      	movs	r2, #0
 8001c32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2220      	movs	r2, #32
 8001c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c48:	f043 0220 	orr.w	r2, r3, #32
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e007      	b.n	8001c6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c66:	2b80      	cmp	r3, #128	@ 0x80
 8001c68:	d1c3      	bne.n	8001bf2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001c80:	e034      	b.n	8001cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f000 f83e 	bl	8001d04 <I2C_IsAcknowledgeFailed>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e034      	b.n	8001cfc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d028      	beq.n	8001cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c9a:	f7ff f8b3 	bl	8000e04 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d302      	bcc.n	8001cb0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d11d      	bne.n	8001cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d016      	beq.n	8001cec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd8:	f043 0220 	orr.w	r2, r3, #32
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e007      	b.n	8001cfc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d1c3      	bne.n	8001c82 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d1a:	d11b      	bne.n	8001d54 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d24:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2220      	movs	r2, #32
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d40:	f043 0204 	orr.w	r2, r3, #4
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e000      	b.n	8001d56 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d101      	bne.n	8001d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e272      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 8087 	beq.w	8001e8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d80:	4b92      	ldr	r3, [pc, #584]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 030c 	and.w	r3, r3, #12
 8001d88:	2b04      	cmp	r3, #4
 8001d8a:	d00c      	beq.n	8001da6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d8c:	4b8f      	ldr	r3, [pc, #572]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 030c 	and.w	r3, r3, #12
 8001d94:	2b08      	cmp	r3, #8
 8001d96:	d112      	bne.n	8001dbe <HAL_RCC_OscConfig+0x5e>
 8001d98:	4b8c      	ldr	r3, [pc, #560]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001da4:	d10b      	bne.n	8001dbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da6:	4b89      	ldr	r3, [pc, #548]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d06c      	beq.n	8001e8c <HAL_RCC_OscConfig+0x12c>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d168      	bne.n	8001e8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e24c      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dc6:	d106      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x76>
 8001dc8:	4b80      	ldr	r3, [pc, #512]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a7f      	ldr	r2, [pc, #508]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001dce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dd2:	6013      	str	r3, [r2, #0]
 8001dd4:	e02e      	b.n	8001e34 <HAL_RCC_OscConfig+0xd4>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10c      	bne.n	8001df8 <HAL_RCC_OscConfig+0x98>
 8001dde:	4b7b      	ldr	r3, [pc, #492]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a7a      	ldr	r2, [pc, #488]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	4b78      	ldr	r3, [pc, #480]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a77      	ldr	r2, [pc, #476]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	e01d      	b.n	8001e34 <HAL_RCC_OscConfig+0xd4>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e00:	d10c      	bne.n	8001e1c <HAL_RCC_OscConfig+0xbc>
 8001e02:	4b72      	ldr	r3, [pc, #456]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a71      	ldr	r2, [pc, #452]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e0c:	6013      	str	r3, [r2, #0]
 8001e0e:	4b6f      	ldr	r3, [pc, #444]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a6e      	ldr	r2, [pc, #440]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	e00b      	b.n	8001e34 <HAL_RCC_OscConfig+0xd4>
 8001e1c:	4b6b      	ldr	r3, [pc, #428]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a6a      	ldr	r2, [pc, #424]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e26:	6013      	str	r3, [r2, #0]
 8001e28:	4b68      	ldr	r3, [pc, #416]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a67      	ldr	r2, [pc, #412]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d013      	beq.n	8001e64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3c:	f7fe ffe2 	bl	8000e04 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e44:	f7fe ffde 	bl	8000e04 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b64      	cmp	r3, #100	@ 0x64
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e200      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e56:	4b5d      	ldr	r3, [pc, #372]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0f0      	beq.n	8001e44 <HAL_RCC_OscConfig+0xe4>
 8001e62:	e014      	b.n	8001e8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7fe ffce 	bl	8000e04 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e6a:	e008      	b.n	8001e7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e6c:	f7fe ffca 	bl	8000e04 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b64      	cmp	r3, #100	@ 0x64
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e1ec      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e7e:	4b53      	ldr	r3, [pc, #332]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f0      	bne.n	8001e6c <HAL_RCC_OscConfig+0x10c>
 8001e8a:	e000      	b.n	8001e8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d063      	beq.n	8001f62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00b      	beq.n	8001ebe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ea6:	4b49      	ldr	r3, [pc, #292]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 030c 	and.w	r3, r3, #12
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d11c      	bne.n	8001eec <HAL_RCC_OscConfig+0x18c>
 8001eb2:	4b46      	ldr	r3, [pc, #280]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d116      	bne.n	8001eec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ebe:	4b43      	ldr	r3, [pc, #268]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d005      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x176>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d001      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e1c0      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	4939      	ldr	r1, [pc, #228]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eea:	e03a      	b.n	8001f62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d020      	beq.n	8001f36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ef4:	4b36      	ldr	r3, [pc, #216]	@ (8001fd0 <HAL_RCC_OscConfig+0x270>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efa:	f7fe ff83 	bl	8000e04 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f02:	f7fe ff7f 	bl	8000e04 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e1a1      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f14:	4b2d      	ldr	r3, [pc, #180]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0f0      	beq.n	8001f02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f20:	4b2a      	ldr	r3, [pc, #168]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	695b      	ldr	r3, [r3, #20]
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	4927      	ldr	r1, [pc, #156]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	600b      	str	r3, [r1, #0]
 8001f34:	e015      	b.n	8001f62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f36:	4b26      	ldr	r3, [pc, #152]	@ (8001fd0 <HAL_RCC_OscConfig+0x270>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3c:	f7fe ff62 	bl	8000e04 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f44:	f7fe ff5e 	bl	8000e04 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e180      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f56:	4b1d      	ldr	r3, [pc, #116]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f0      	bne.n	8001f44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d03a      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d019      	beq.n	8001faa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f76:	4b17      	ldr	r3, [pc, #92]	@ (8001fd4 <HAL_RCC_OscConfig+0x274>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f7c:	f7fe ff42 	bl	8000e04 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f84:	f7fe ff3e 	bl	8000e04 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e160      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <HAL_RCC_OscConfig+0x26c>)
 8001f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0f0      	beq.n	8001f84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	f000 face 	bl	8002544 <RCC_Delay>
 8001fa8:	e01c      	b.n	8001fe4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001faa:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd4 <HAL_RCC_OscConfig+0x274>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb0:	f7fe ff28 	bl	8000e04 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb6:	e00f      	b.n	8001fd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb8:	f7fe ff24 	bl	8000e04 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d908      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e146      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
 8001fca:	bf00      	nop
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	42420000 	.word	0x42420000
 8001fd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd8:	4b92      	ldr	r3, [pc, #584]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8001fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fdc:	f003 0302 	and.w	r3, r3, #2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1e9      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f000 80a6 	beq.w	800213e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff6:	4b8b      	ldr	r3, [pc, #556]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d10d      	bne.n	800201e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002002:	4b88      	ldr	r3, [pc, #544]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	4a87      	ldr	r2, [pc, #540]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800200c:	61d3      	str	r3, [r2, #28]
 800200e:	4b85      	ldr	r3, [pc, #532]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800201a:	2301      	movs	r3, #1
 800201c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201e:	4b82      	ldr	r3, [pc, #520]	@ (8002228 <HAL_RCC_OscConfig+0x4c8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002026:	2b00      	cmp	r3, #0
 8002028:	d118      	bne.n	800205c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800202a:	4b7f      	ldr	r3, [pc, #508]	@ (8002228 <HAL_RCC_OscConfig+0x4c8>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a7e      	ldr	r2, [pc, #504]	@ (8002228 <HAL_RCC_OscConfig+0x4c8>)
 8002030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002034:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002036:	f7fe fee5 	bl	8000e04 <HAL_GetTick>
 800203a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203c:	e008      	b.n	8002050 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800203e:	f7fe fee1 	bl	8000e04 <HAL_GetTick>
 8002042:	4602      	mov	r2, r0
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	2b64      	cmp	r3, #100	@ 0x64
 800204a:	d901      	bls.n	8002050 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e103      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002050:	4b75      	ldr	r3, [pc, #468]	@ (8002228 <HAL_RCC_OscConfig+0x4c8>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002058:	2b00      	cmp	r3, #0
 800205a:	d0f0      	beq.n	800203e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d106      	bne.n	8002072 <HAL_RCC_OscConfig+0x312>
 8002064:	4b6f      	ldr	r3, [pc, #444]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	4a6e      	ldr	r2, [pc, #440]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6213      	str	r3, [r2, #32]
 8002070:	e02d      	b.n	80020ce <HAL_RCC_OscConfig+0x36e>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10c      	bne.n	8002094 <HAL_RCC_OscConfig+0x334>
 800207a:	4b6a      	ldr	r3, [pc, #424]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4a69      	ldr	r2, [pc, #420]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002080:	f023 0301 	bic.w	r3, r3, #1
 8002084:	6213      	str	r3, [r2, #32]
 8002086:	4b67      	ldr	r3, [pc, #412]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	4a66      	ldr	r2, [pc, #408]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800208c:	f023 0304 	bic.w	r3, r3, #4
 8002090:	6213      	str	r3, [r2, #32]
 8002092:	e01c      	b.n	80020ce <HAL_RCC_OscConfig+0x36e>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	2b05      	cmp	r3, #5
 800209a:	d10c      	bne.n	80020b6 <HAL_RCC_OscConfig+0x356>
 800209c:	4b61      	ldr	r3, [pc, #388]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	4a60      	ldr	r2, [pc, #384]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020a2:	f043 0304 	orr.w	r3, r3, #4
 80020a6:	6213      	str	r3, [r2, #32]
 80020a8:	4b5e      	ldr	r3, [pc, #376]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	6213      	str	r3, [r2, #32]
 80020b4:	e00b      	b.n	80020ce <HAL_RCC_OscConfig+0x36e>
 80020b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	4a5a      	ldr	r2, [pc, #360]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020bc:	f023 0301 	bic.w	r3, r3, #1
 80020c0:	6213      	str	r3, [r2, #32]
 80020c2:	4b58      	ldr	r3, [pc, #352]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020c4:	6a1b      	ldr	r3, [r3, #32]
 80020c6:	4a57      	ldr	r2, [pc, #348]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020c8:	f023 0304 	bic.w	r3, r3, #4
 80020cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d015      	beq.n	8002102 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d6:	f7fe fe95 	bl	8000e04 <HAL_GetTick>
 80020da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020dc:	e00a      	b.n	80020f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020de:	f7fe fe91 	bl	8000e04 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e0b1      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0ee      	beq.n	80020de <HAL_RCC_OscConfig+0x37e>
 8002100:	e014      	b.n	800212c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7fe fe7f 	bl	8000e04 <HAL_GetTick>
 8002106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002108:	e00a      	b.n	8002120 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210a:	f7fe fe7b 	bl	8000e04 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002118:	4293      	cmp	r3, r2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e09b      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002120:	4b40      	ldr	r3, [pc, #256]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1ee      	bne.n	800210a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800212c:	7dfb      	ldrb	r3, [r7, #23]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d105      	bne.n	800213e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002132:	4b3c      	ldr	r3, [pc, #240]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	4a3b      	ldr	r2, [pc, #236]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002138:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800213c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69db      	ldr	r3, [r3, #28]
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 8087 	beq.w	8002256 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002148:	4b36      	ldr	r3, [pc, #216]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f003 030c 	and.w	r3, r3, #12
 8002150:	2b08      	cmp	r3, #8
 8002152:	d061      	beq.n	8002218 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	2b02      	cmp	r3, #2
 800215a:	d146      	bne.n	80021ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215c:	4b33      	ldr	r3, [pc, #204]	@ (800222c <HAL_RCC_OscConfig+0x4cc>)
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002162:	f7fe fe4f 	bl	8000e04 <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216a:	f7fe fe4b 	bl	8000e04 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e06d      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800217c:	4b29      	ldr	r3, [pc, #164]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1f0      	bne.n	800216a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002190:	d108      	bne.n	80021a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002192:	4b24      	ldr	r3, [pc, #144]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	4921      	ldr	r1, [pc, #132]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a19      	ldr	r1, [r3, #32]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b4:	430b      	orrs	r3, r1
 80021b6:	491b      	ldr	r1, [pc, #108]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021bc:	4b1b      	ldr	r3, [pc, #108]	@ (800222c <HAL_RCC_OscConfig+0x4cc>)
 80021be:	2201      	movs	r2, #1
 80021c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c2:	f7fe fe1f 	bl	8000e04 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c8:	e008      	b.n	80021dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ca:	f7fe fe1b 	bl	8000e04 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e03d      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021dc:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0f0      	beq.n	80021ca <HAL_RCC_OscConfig+0x46a>
 80021e8:	e035      	b.n	8002256 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ea:	4b10      	ldr	r3, [pc, #64]	@ (800222c <HAL_RCC_OscConfig+0x4cc>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f0:	f7fe fe08 	bl	8000e04 <HAL_GetTick>
 80021f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f6:	e008      	b.n	800220a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f8:	f7fe fe04 	bl	8000e04 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b02      	cmp	r3, #2
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e026      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800220a:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <HAL_RCC_OscConfig+0x4c4>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1f0      	bne.n	80021f8 <HAL_RCC_OscConfig+0x498>
 8002216:	e01e      	b.n	8002256 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d107      	bne.n	8002230 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e019      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
 8002224:	40021000 	.word	0x40021000
 8002228:	40007000 	.word	0x40007000
 800222c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002230:	4b0b      	ldr	r3, [pc, #44]	@ (8002260 <HAL_RCC_OscConfig+0x500>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	429a      	cmp	r2, r3
 8002242:	d106      	bne.n	8002252 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800224e:	429a      	cmp	r2, r3
 8002250:	d001      	beq.n	8002256 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e000      	b.n	8002258 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40021000 	.word	0x40021000

08002264 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e0d0      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002278:	4b6a      	ldr	r3, [pc, #424]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	429a      	cmp	r2, r3
 8002284:	d910      	bls.n	80022a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002286:	4b67      	ldr	r3, [pc, #412]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 0207 	bic.w	r2, r3, #7
 800228e:	4965      	ldr	r1, [pc, #404]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002296:	4b63      	ldr	r3, [pc, #396]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d001      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e0b8      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d020      	beq.n	80022f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0304 	and.w	r3, r3, #4
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022c0:	4b59      	ldr	r3, [pc, #356]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a58      	ldr	r2, [pc, #352]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80022ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0308 	and.w	r3, r3, #8
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d005      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022d8:	4b53      	ldr	r3, [pc, #332]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	4a52      	ldr	r2, [pc, #328]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80022de:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80022e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022e4:	4b50      	ldr	r3, [pc, #320]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	494d      	ldr	r1, [pc, #308]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d040      	beq.n	8002384 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230a:	4b47      	ldr	r3, [pc, #284]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d115      	bne.n	8002342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e07f      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b02      	cmp	r3, #2
 8002320:	d107      	bne.n	8002332 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002322:	4b41      	ldr	r3, [pc, #260]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d109      	bne.n	8002342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e073      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002332:	4b3d      	ldr	r3, [pc, #244]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e06b      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002342:	4b39      	ldr	r3, [pc, #228]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f023 0203 	bic.w	r2, r3, #3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	4936      	ldr	r1, [pc, #216]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 8002350:	4313      	orrs	r3, r2
 8002352:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002354:	f7fe fd56 	bl	8000e04 <HAL_GetTick>
 8002358:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	e00a      	b.n	8002372 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800235c:	f7fe fd52 	bl	8000e04 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800236a:	4293      	cmp	r3, r2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e053      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002372:	4b2d      	ldr	r3, [pc, #180]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 020c 	and.w	r2, r3, #12
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	429a      	cmp	r2, r3
 8002382:	d1eb      	bne.n	800235c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002384:	4b27      	ldr	r3, [pc, #156]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	429a      	cmp	r2, r3
 8002390:	d210      	bcs.n	80023b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002392:	4b24      	ldr	r3, [pc, #144]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 0207 	bic.w	r2, r3, #7
 800239a:	4922      	ldr	r1, [pc, #136]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	4313      	orrs	r3, r2
 80023a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a2:	4b20      	ldr	r3, [pc, #128]	@ (8002424 <HAL_RCC_ClockConfig+0x1c0>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d001      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e032      	b.n	800241a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023c0:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4916      	ldr	r1, [pc, #88]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d009      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023de:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	490e      	ldr	r1, [pc, #56]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023f2:	f000 f821 	bl	8002438 <HAL_RCC_GetSysClockFreq>
 80023f6:	4602      	mov	r2, r0
 80023f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <HAL_RCC_ClockConfig+0x1c4>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	490a      	ldr	r1, [pc, #40]	@ (800242c <HAL_RCC_ClockConfig+0x1c8>)
 8002404:	5ccb      	ldrb	r3, [r1, r3]
 8002406:	fa22 f303 	lsr.w	r3, r2, r3
 800240a:	4a09      	ldr	r2, [pc, #36]	@ (8002430 <HAL_RCC_ClockConfig+0x1cc>)
 800240c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800240e:	4b09      	ldr	r3, [pc, #36]	@ (8002434 <HAL_RCC_ClockConfig+0x1d0>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fcb4 	bl	8000d80 <HAL_InitTick>

  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40022000 	.word	0x40022000
 8002428:	40021000 	.word	0x40021000
 800242c:	08003370 	.word	0x08003370
 8002430:	20000000 	.word	0x20000000
 8002434:	20000014 	.word	0x20000014

08002438 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002438:	b480      	push	{r7}
 800243a:	b087      	sub	sp, #28
 800243c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	2300      	movs	r3, #0
 8002444:	60bb      	str	r3, [r7, #8]
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	2300      	movs	r3, #0
 800244c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002452:	4b1e      	ldr	r3, [pc, #120]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x94>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 030c 	and.w	r3, r3, #12
 800245e:	2b04      	cmp	r3, #4
 8002460:	d002      	beq.n	8002468 <HAL_RCC_GetSysClockFreq+0x30>
 8002462:	2b08      	cmp	r3, #8
 8002464:	d003      	beq.n	800246e <HAL_RCC_GetSysClockFreq+0x36>
 8002466:	e027      	b.n	80024b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002468:	4b19      	ldr	r3, [pc, #100]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800246a:	613b      	str	r3, [r7, #16]
      break;
 800246c:	e027      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	0c9b      	lsrs	r3, r3, #18
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	4a17      	ldr	r2, [pc, #92]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002478:	5cd3      	ldrb	r3, [r2, r3]
 800247a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d010      	beq.n	80024a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002486:	4b11      	ldr	r3, [pc, #68]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x94>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	0c5b      	lsrs	r3, r3, #17
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	4a11      	ldr	r2, [pc, #68]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002492:	5cd3      	ldrb	r3, [r2, r3]
 8002494:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a0d      	ldr	r2, [pc, #52]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800249a:	fb03 f202 	mul.w	r2, r3, r2
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	e004      	b.n	80024b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a0c      	ldr	r2, [pc, #48]	@ (80024dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80024ac:	fb02 f303 	mul.w	r3, r2, r3
 80024b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	613b      	str	r3, [r7, #16]
      break;
 80024b6:	e002      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024b8:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ba:	613b      	str	r3, [r7, #16]
      break;
 80024bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024be:	693b      	ldr	r3, [r7, #16]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	371c      	adds	r7, #28
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bc80      	pop	{r7}
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	40021000 	.word	0x40021000
 80024d0:	007a1200 	.word	0x007a1200
 80024d4:	08003388 	.word	0x08003388
 80024d8:	08003398 	.word	0x08003398
 80024dc:	003d0900 	.word	0x003d0900

080024e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024e4:	4b02      	ldr	r3, [pc, #8]	@ (80024f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	20000000 	.word	0x20000000

080024f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024f8:	f7ff fff2 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 80024fc:	4602      	mov	r2, r0
 80024fe:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	0a1b      	lsrs	r3, r3, #8
 8002504:	f003 0307 	and.w	r3, r3, #7
 8002508:	4903      	ldr	r1, [pc, #12]	@ (8002518 <HAL_RCC_GetPCLK1Freq+0x24>)
 800250a:	5ccb      	ldrb	r3, [r1, r3]
 800250c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002510:	4618      	mov	r0, r3
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40021000 	.word	0x40021000
 8002518:	08003380 	.word	0x08003380

0800251c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002520:	f7ff ffde 	bl	80024e0 <HAL_RCC_GetHCLKFreq>
 8002524:	4602      	mov	r2, r0
 8002526:	4b05      	ldr	r3, [pc, #20]	@ (800253c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	0adb      	lsrs	r3, r3, #11
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	4903      	ldr	r1, [pc, #12]	@ (8002540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002532:	5ccb      	ldrb	r3, [r1, r3]
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002538:	4618      	mov	r0, r3
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40021000 	.word	0x40021000
 8002540:	08003380 	.word	0x08003380

08002544 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800254c:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <RCC_Delay+0x34>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <RCC_Delay+0x38>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0a5b      	lsrs	r3, r3, #9
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	fb02 f303 	mul.w	r3, r2, r3
 800255e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002560:	bf00      	nop
  }
  while (Delay --);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1e5a      	subs	r2, r3, #1
 8002566:	60fa      	str	r2, [r7, #12]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f9      	bne.n	8002560 <RCC_Delay+0x1c>
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	20000000 	.word	0x20000000
 800257c:	10624dd3 	.word	0x10624dd3

08002580 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e042      	b.n	8002618 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d106      	bne.n	80025ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7fe f8fc 	bl	80007a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2224      	movs	r2, #36	@ 0x24
 80025b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 f971 	bl	80028ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695a      	ldr	r2, [r3, #20]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2220      	movs	r2, #32
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b08a      	sub	sp, #40	@ 0x28
 8002624:	af02      	add	r7, sp, #8
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	4613      	mov	r3, r2
 800262e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b20      	cmp	r3, #32
 800263e:	d175      	bne.n	800272c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d002      	beq.n	800264c <HAL_UART_Transmit+0x2c>
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d101      	bne.n	8002650 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e06e      	b.n	800272e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2221      	movs	r2, #33	@ 0x21
 800265a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800265e:	f7fe fbd1 	bl	8000e04 <HAL_GetTick>
 8002662:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	88fa      	ldrh	r2, [r7, #6]
 8002668:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	88fa      	ldrh	r2, [r7, #6]
 800266e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002678:	d108      	bne.n	800268c <HAL_UART_Transmit+0x6c>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d104      	bne.n	800268c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	61bb      	str	r3, [r7, #24]
 800268a:	e003      	b.n	8002694 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002690:	2300      	movs	r3, #0
 8002692:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002694:	e02e      	b.n	80026f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2200      	movs	r2, #0
 800269e:	2180      	movs	r1, #128	@ 0x80
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f848 	bl	8002736 <UART_WaitOnFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2220      	movs	r2, #32
 80026b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e03a      	b.n	800272e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10b      	bne.n	80026d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	3302      	adds	r3, #2
 80026d2:	61bb      	str	r3, [r7, #24]
 80026d4:	e007      	b.n	80026e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	781a      	ldrb	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	3301      	adds	r3, #1
 80026e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	3b01      	subs	r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1cb      	bne.n	8002696 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2200      	movs	r2, #0
 8002706:	2140      	movs	r1, #64	@ 0x40
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f814 	bl	8002736 <UART_WaitOnFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e006      	b.n	800272e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002728:	2300      	movs	r3, #0
 800272a:	e000      	b.n	800272e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800272c:	2302      	movs	r3, #2
  }
}
 800272e:	4618      	mov	r0, r3
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b086      	sub	sp, #24
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	603b      	str	r3, [r7, #0]
 8002742:	4613      	mov	r3, r2
 8002744:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002746:	e03b      	b.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274e:	d037      	beq.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002750:	f7fe fb58 	bl	8000e04 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	6a3a      	ldr	r2, [r7, #32]
 800275c:	429a      	cmp	r2, r3
 800275e:	d302      	bcc.n	8002766 <UART_WaitOnFlagUntilTimeout+0x30>
 8002760:	6a3b      	ldr	r3, [r7, #32]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e03a      	b.n	80027e0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	2b00      	cmp	r3, #0
 8002776:	d023      	beq.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b80      	cmp	r3, #128	@ 0x80
 800277c:	d020      	beq.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b40      	cmp	r3, #64	@ 0x40
 8002782:	d01d      	beq.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	2b08      	cmp	r3, #8
 8002790:	d116      	bne.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f000 f81d 	bl	80027e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2208      	movs	r2, #8
 80027b2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e00f      	b.n	80027e0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	4013      	ands	r3, r2
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	bf0c      	ite	eq
 80027d0:	2301      	moveq	r3, #1
 80027d2:	2300      	movne	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	461a      	mov	r2, r3
 80027d8:	79fb      	ldrb	r3, [r7, #7]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d0b4      	beq.n	8002748 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b095      	sub	sp, #84	@ 0x54
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	330c      	adds	r3, #12
 80027f6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027fa:	e853 3f00 	ldrex	r3, [r3]
 80027fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002802:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	330c      	adds	r3, #12
 800280e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002810:	643a      	str	r2, [r7, #64]	@ 0x40
 8002812:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002814:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002816:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002818:	e841 2300 	strex	r3, r2, [r1]
 800281c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800281e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1e5      	bne.n	80027f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	3314      	adds	r3, #20
 800282a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800282c:	6a3b      	ldr	r3, [r7, #32]
 800282e:	e853 3f00 	ldrex	r3, [r3]
 8002832:	61fb      	str	r3, [r7, #28]
   return(result);
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f023 0301 	bic.w	r3, r3, #1
 800283a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	3314      	adds	r3, #20
 8002842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002844:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002846:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800284a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800284c:	e841 2300 	strex	r3, r2, [r1]
 8002850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1e5      	bne.n	8002824 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285c:	2b01      	cmp	r3, #1
 800285e:	d119      	bne.n	8002894 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	330c      	adds	r3, #12
 8002866:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	e853 3f00 	ldrex	r3, [r3]
 800286e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f023 0310 	bic.w	r3, r3, #16
 8002876:	647b      	str	r3, [r7, #68]	@ 0x44
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	330c      	adds	r3, #12
 800287e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002880:	61ba      	str	r2, [r7, #24]
 8002882:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002884:	6979      	ldr	r1, [r7, #20]
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	e841 2300 	strex	r3, r2, [r1]
 800288c:	613b      	str	r3, [r7, #16]
   return(result);
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1e5      	bne.n	8002860 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80028a2:	bf00      	nop
 80028a4:	3754      	adds	r7, #84	@ 0x54
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	4313      	orrs	r3, r2
 80028da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80028e6:	f023 030c 	bic.w	r3, r3, #12
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	68b9      	ldr	r1, [r7, #8]
 80028f0:	430b      	orrs	r3, r1
 80028f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699a      	ldr	r2, [r3, #24]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a2c      	ldr	r2, [pc, #176]	@ (80029c0 <UART_SetConfig+0x114>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d103      	bne.n	800291c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002914:	f7ff fe02 	bl	800251c <HAL_RCC_GetPCLK2Freq>
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	e002      	b.n	8002922 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800291c:	f7ff fdea 	bl	80024f4 <HAL_RCC_GetPCLK1Freq>
 8002920:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	4613      	mov	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4413      	add	r3, r2
 800292a:	009a      	lsls	r2, r3, #2
 800292c:	441a      	add	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	fbb2 f3f3 	udiv	r3, r2, r3
 8002938:	4a22      	ldr	r2, [pc, #136]	@ (80029c4 <UART_SetConfig+0x118>)
 800293a:	fba2 2303 	umull	r2, r3, r2, r3
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	0119      	lsls	r1, r3, #4
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	4613      	mov	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	009a      	lsls	r2, r3, #2
 800294c:	441a      	add	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	fbb2 f2f3 	udiv	r2, r2, r3
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <UART_SetConfig+0x118>)
 800295a:	fba3 0302 	umull	r0, r3, r3, r2
 800295e:	095b      	lsrs	r3, r3, #5
 8002960:	2064      	movs	r0, #100	@ 0x64
 8002962:	fb00 f303 	mul.w	r3, r0, r3
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	3332      	adds	r3, #50	@ 0x32
 800296c:	4a15      	ldr	r2, [pc, #84]	@ (80029c4 <UART_SetConfig+0x118>)
 800296e:	fba2 2303 	umull	r2, r3, r2, r3
 8002972:	095b      	lsrs	r3, r3, #5
 8002974:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002978:	4419      	add	r1, r3
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4613      	mov	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	009a      	lsls	r2, r3, #2
 8002984:	441a      	add	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002990:	4b0c      	ldr	r3, [pc, #48]	@ (80029c4 <UART_SetConfig+0x118>)
 8002992:	fba3 0302 	umull	r0, r3, r3, r2
 8002996:	095b      	lsrs	r3, r3, #5
 8002998:	2064      	movs	r0, #100	@ 0x64
 800299a:	fb00 f303 	mul.w	r3, r0, r3
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	3332      	adds	r3, #50	@ 0x32
 80029a4:	4a07      	ldr	r2, [pc, #28]	@ (80029c4 <UART_SetConfig+0x118>)
 80029a6:	fba2 2303 	umull	r2, r3, r2, r3
 80029aa:	095b      	lsrs	r3, r3, #5
 80029ac:	f003 020f 	and.w	r2, r3, #15
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	440a      	add	r2, r1
 80029b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80029b8:	bf00      	nop
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40013800 	.word	0x40013800
 80029c4:	51eb851f 	.word	0x51eb851f

080029c8 <siprintf>:
 80029c8:	b40e      	push	{r1, r2, r3}
 80029ca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80029ce:	b510      	push	{r4, lr}
 80029d0:	2400      	movs	r4, #0
 80029d2:	b09d      	sub	sp, #116	@ 0x74
 80029d4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80029d6:	9002      	str	r0, [sp, #8]
 80029d8:	9006      	str	r0, [sp, #24]
 80029da:	9107      	str	r1, [sp, #28]
 80029dc:	9104      	str	r1, [sp, #16]
 80029de:	4809      	ldr	r0, [pc, #36]	@ (8002a04 <siprintf+0x3c>)
 80029e0:	4909      	ldr	r1, [pc, #36]	@ (8002a08 <siprintf+0x40>)
 80029e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80029e6:	9105      	str	r1, [sp, #20]
 80029e8:	6800      	ldr	r0, [r0, #0]
 80029ea:	a902      	add	r1, sp, #8
 80029ec:	9301      	str	r3, [sp, #4]
 80029ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80029f0:	f000 f992 	bl	8002d18 <_svfiprintf_r>
 80029f4:	9b02      	ldr	r3, [sp, #8]
 80029f6:	701c      	strb	r4, [r3, #0]
 80029f8:	b01d      	add	sp, #116	@ 0x74
 80029fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029fe:	b003      	add	sp, #12
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	2000001c 	.word	0x2000001c
 8002a08:	ffff0208 	.word	0xffff0208

08002a0c <memset>:
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4402      	add	r2, r0
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d100      	bne.n	8002a16 <memset+0xa>
 8002a14:	4770      	bx	lr
 8002a16:	f803 1b01 	strb.w	r1, [r3], #1
 8002a1a:	e7f9      	b.n	8002a10 <memset+0x4>

08002a1c <__errno>:
 8002a1c:	4b01      	ldr	r3, [pc, #4]	@ (8002a24 <__errno+0x8>)
 8002a1e:	6818      	ldr	r0, [r3, #0]
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	2000001c 	.word	0x2000001c

08002a28 <__libc_init_array>:
 8002a28:	b570      	push	{r4, r5, r6, lr}
 8002a2a:	2600      	movs	r6, #0
 8002a2c:	4d0c      	ldr	r5, [pc, #48]	@ (8002a60 <__libc_init_array+0x38>)
 8002a2e:	4c0d      	ldr	r4, [pc, #52]	@ (8002a64 <__libc_init_array+0x3c>)
 8002a30:	1b64      	subs	r4, r4, r5
 8002a32:	10a4      	asrs	r4, r4, #2
 8002a34:	42a6      	cmp	r6, r4
 8002a36:	d109      	bne.n	8002a4c <__libc_init_array+0x24>
 8002a38:	f000 fc76 	bl	8003328 <_init>
 8002a3c:	2600      	movs	r6, #0
 8002a3e:	4d0a      	ldr	r5, [pc, #40]	@ (8002a68 <__libc_init_array+0x40>)
 8002a40:	4c0a      	ldr	r4, [pc, #40]	@ (8002a6c <__libc_init_array+0x44>)
 8002a42:	1b64      	subs	r4, r4, r5
 8002a44:	10a4      	asrs	r4, r4, #2
 8002a46:	42a6      	cmp	r6, r4
 8002a48:	d105      	bne.n	8002a56 <__libc_init_array+0x2e>
 8002a4a:	bd70      	pop	{r4, r5, r6, pc}
 8002a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a50:	4798      	blx	r3
 8002a52:	3601      	adds	r6, #1
 8002a54:	e7ee      	b.n	8002a34 <__libc_init_array+0xc>
 8002a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a5a:	4798      	blx	r3
 8002a5c:	3601      	adds	r6, #1
 8002a5e:	e7f2      	b.n	8002a46 <__libc_init_array+0x1e>
 8002a60:	080033d8 	.word	0x080033d8
 8002a64:	080033d8 	.word	0x080033d8
 8002a68:	080033d8 	.word	0x080033d8
 8002a6c:	080033dc 	.word	0x080033dc

08002a70 <__retarget_lock_acquire_recursive>:
 8002a70:	4770      	bx	lr

08002a72 <__retarget_lock_release_recursive>:
 8002a72:	4770      	bx	lr

08002a74 <_free_r>:
 8002a74:	b538      	push	{r3, r4, r5, lr}
 8002a76:	4605      	mov	r5, r0
 8002a78:	2900      	cmp	r1, #0
 8002a7a:	d040      	beq.n	8002afe <_free_r+0x8a>
 8002a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a80:	1f0c      	subs	r4, r1, #4
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	bfb8      	it	lt
 8002a86:	18e4      	addlt	r4, r4, r3
 8002a88:	f000 f8de 	bl	8002c48 <__malloc_lock>
 8002a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002b00 <_free_r+0x8c>)
 8002a8e:	6813      	ldr	r3, [r2, #0]
 8002a90:	b933      	cbnz	r3, 8002aa0 <_free_r+0x2c>
 8002a92:	6063      	str	r3, [r4, #4]
 8002a94:	6014      	str	r4, [r2, #0]
 8002a96:	4628      	mov	r0, r5
 8002a98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a9c:	f000 b8da 	b.w	8002c54 <__malloc_unlock>
 8002aa0:	42a3      	cmp	r3, r4
 8002aa2:	d908      	bls.n	8002ab6 <_free_r+0x42>
 8002aa4:	6820      	ldr	r0, [r4, #0]
 8002aa6:	1821      	adds	r1, r4, r0
 8002aa8:	428b      	cmp	r3, r1
 8002aaa:	bf01      	itttt	eq
 8002aac:	6819      	ldreq	r1, [r3, #0]
 8002aae:	685b      	ldreq	r3, [r3, #4]
 8002ab0:	1809      	addeq	r1, r1, r0
 8002ab2:	6021      	streq	r1, [r4, #0]
 8002ab4:	e7ed      	b.n	8002a92 <_free_r+0x1e>
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	b10b      	cbz	r3, 8002ac0 <_free_r+0x4c>
 8002abc:	42a3      	cmp	r3, r4
 8002abe:	d9fa      	bls.n	8002ab6 <_free_r+0x42>
 8002ac0:	6811      	ldr	r1, [r2, #0]
 8002ac2:	1850      	adds	r0, r2, r1
 8002ac4:	42a0      	cmp	r0, r4
 8002ac6:	d10b      	bne.n	8002ae0 <_free_r+0x6c>
 8002ac8:	6820      	ldr	r0, [r4, #0]
 8002aca:	4401      	add	r1, r0
 8002acc:	1850      	adds	r0, r2, r1
 8002ace:	4283      	cmp	r3, r0
 8002ad0:	6011      	str	r1, [r2, #0]
 8002ad2:	d1e0      	bne.n	8002a96 <_free_r+0x22>
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	4408      	add	r0, r1
 8002ada:	6010      	str	r0, [r2, #0]
 8002adc:	6053      	str	r3, [r2, #4]
 8002ade:	e7da      	b.n	8002a96 <_free_r+0x22>
 8002ae0:	d902      	bls.n	8002ae8 <_free_r+0x74>
 8002ae2:	230c      	movs	r3, #12
 8002ae4:	602b      	str	r3, [r5, #0]
 8002ae6:	e7d6      	b.n	8002a96 <_free_r+0x22>
 8002ae8:	6820      	ldr	r0, [r4, #0]
 8002aea:	1821      	adds	r1, r4, r0
 8002aec:	428b      	cmp	r3, r1
 8002aee:	bf01      	itttt	eq
 8002af0:	6819      	ldreq	r1, [r3, #0]
 8002af2:	685b      	ldreq	r3, [r3, #4]
 8002af4:	1809      	addeq	r1, r1, r0
 8002af6:	6021      	streq	r1, [r4, #0]
 8002af8:	6063      	str	r3, [r4, #4]
 8002afa:	6054      	str	r4, [r2, #4]
 8002afc:	e7cb      	b.n	8002a96 <_free_r+0x22>
 8002afe:	bd38      	pop	{r3, r4, r5, pc}
 8002b00:	20000278 	.word	0x20000278

08002b04 <sbrk_aligned>:
 8002b04:	b570      	push	{r4, r5, r6, lr}
 8002b06:	4e0f      	ldr	r6, [pc, #60]	@ (8002b44 <sbrk_aligned+0x40>)
 8002b08:	460c      	mov	r4, r1
 8002b0a:	6831      	ldr	r1, [r6, #0]
 8002b0c:	4605      	mov	r5, r0
 8002b0e:	b911      	cbnz	r1, 8002b16 <sbrk_aligned+0x12>
 8002b10:	f000 fba8 	bl	8003264 <_sbrk_r>
 8002b14:	6030      	str	r0, [r6, #0]
 8002b16:	4621      	mov	r1, r4
 8002b18:	4628      	mov	r0, r5
 8002b1a:	f000 fba3 	bl	8003264 <_sbrk_r>
 8002b1e:	1c43      	adds	r3, r0, #1
 8002b20:	d103      	bne.n	8002b2a <sbrk_aligned+0x26>
 8002b22:	f04f 34ff 	mov.w	r4, #4294967295
 8002b26:	4620      	mov	r0, r4
 8002b28:	bd70      	pop	{r4, r5, r6, pc}
 8002b2a:	1cc4      	adds	r4, r0, #3
 8002b2c:	f024 0403 	bic.w	r4, r4, #3
 8002b30:	42a0      	cmp	r0, r4
 8002b32:	d0f8      	beq.n	8002b26 <sbrk_aligned+0x22>
 8002b34:	1a21      	subs	r1, r4, r0
 8002b36:	4628      	mov	r0, r5
 8002b38:	f000 fb94 	bl	8003264 <_sbrk_r>
 8002b3c:	3001      	adds	r0, #1
 8002b3e:	d1f2      	bne.n	8002b26 <sbrk_aligned+0x22>
 8002b40:	e7ef      	b.n	8002b22 <sbrk_aligned+0x1e>
 8002b42:	bf00      	nop
 8002b44:	20000274 	.word	0x20000274

08002b48 <_malloc_r>:
 8002b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b4c:	1ccd      	adds	r5, r1, #3
 8002b4e:	f025 0503 	bic.w	r5, r5, #3
 8002b52:	3508      	adds	r5, #8
 8002b54:	2d0c      	cmp	r5, #12
 8002b56:	bf38      	it	cc
 8002b58:	250c      	movcc	r5, #12
 8002b5a:	2d00      	cmp	r5, #0
 8002b5c:	4606      	mov	r6, r0
 8002b5e:	db01      	blt.n	8002b64 <_malloc_r+0x1c>
 8002b60:	42a9      	cmp	r1, r5
 8002b62:	d904      	bls.n	8002b6e <_malloc_r+0x26>
 8002b64:	230c      	movs	r3, #12
 8002b66:	6033      	str	r3, [r6, #0]
 8002b68:	2000      	movs	r0, #0
 8002b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c44 <_malloc_r+0xfc>
 8002b72:	f000 f869 	bl	8002c48 <__malloc_lock>
 8002b76:	f8d8 3000 	ldr.w	r3, [r8]
 8002b7a:	461c      	mov	r4, r3
 8002b7c:	bb44      	cbnz	r4, 8002bd0 <_malloc_r+0x88>
 8002b7e:	4629      	mov	r1, r5
 8002b80:	4630      	mov	r0, r6
 8002b82:	f7ff ffbf 	bl	8002b04 <sbrk_aligned>
 8002b86:	1c43      	adds	r3, r0, #1
 8002b88:	4604      	mov	r4, r0
 8002b8a:	d158      	bne.n	8002c3e <_malloc_r+0xf6>
 8002b8c:	f8d8 4000 	ldr.w	r4, [r8]
 8002b90:	4627      	mov	r7, r4
 8002b92:	2f00      	cmp	r7, #0
 8002b94:	d143      	bne.n	8002c1e <_malloc_r+0xd6>
 8002b96:	2c00      	cmp	r4, #0
 8002b98:	d04b      	beq.n	8002c32 <_malloc_r+0xea>
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	4639      	mov	r1, r7
 8002b9e:	4630      	mov	r0, r6
 8002ba0:	eb04 0903 	add.w	r9, r4, r3
 8002ba4:	f000 fb5e 	bl	8003264 <_sbrk_r>
 8002ba8:	4581      	cmp	r9, r0
 8002baa:	d142      	bne.n	8002c32 <_malloc_r+0xea>
 8002bac:	6821      	ldr	r1, [r4, #0]
 8002bae:	4630      	mov	r0, r6
 8002bb0:	1a6d      	subs	r5, r5, r1
 8002bb2:	4629      	mov	r1, r5
 8002bb4:	f7ff ffa6 	bl	8002b04 <sbrk_aligned>
 8002bb8:	3001      	adds	r0, #1
 8002bba:	d03a      	beq.n	8002c32 <_malloc_r+0xea>
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	442b      	add	r3, r5
 8002bc0:	6023      	str	r3, [r4, #0]
 8002bc2:	f8d8 3000 	ldr.w	r3, [r8]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	bb62      	cbnz	r2, 8002c24 <_malloc_r+0xdc>
 8002bca:	f8c8 7000 	str.w	r7, [r8]
 8002bce:	e00f      	b.n	8002bf0 <_malloc_r+0xa8>
 8002bd0:	6822      	ldr	r2, [r4, #0]
 8002bd2:	1b52      	subs	r2, r2, r5
 8002bd4:	d420      	bmi.n	8002c18 <_malloc_r+0xd0>
 8002bd6:	2a0b      	cmp	r2, #11
 8002bd8:	d917      	bls.n	8002c0a <_malloc_r+0xc2>
 8002bda:	1961      	adds	r1, r4, r5
 8002bdc:	42a3      	cmp	r3, r4
 8002bde:	6025      	str	r5, [r4, #0]
 8002be0:	bf18      	it	ne
 8002be2:	6059      	strne	r1, [r3, #4]
 8002be4:	6863      	ldr	r3, [r4, #4]
 8002be6:	bf08      	it	eq
 8002be8:	f8c8 1000 	streq.w	r1, [r8]
 8002bec:	5162      	str	r2, [r4, r5]
 8002bee:	604b      	str	r3, [r1, #4]
 8002bf0:	4630      	mov	r0, r6
 8002bf2:	f000 f82f 	bl	8002c54 <__malloc_unlock>
 8002bf6:	f104 000b 	add.w	r0, r4, #11
 8002bfa:	1d23      	adds	r3, r4, #4
 8002bfc:	f020 0007 	bic.w	r0, r0, #7
 8002c00:	1ac2      	subs	r2, r0, r3
 8002c02:	bf1c      	itt	ne
 8002c04:	1a1b      	subne	r3, r3, r0
 8002c06:	50a3      	strne	r3, [r4, r2]
 8002c08:	e7af      	b.n	8002b6a <_malloc_r+0x22>
 8002c0a:	6862      	ldr	r2, [r4, #4]
 8002c0c:	42a3      	cmp	r3, r4
 8002c0e:	bf0c      	ite	eq
 8002c10:	f8c8 2000 	streq.w	r2, [r8]
 8002c14:	605a      	strne	r2, [r3, #4]
 8002c16:	e7eb      	b.n	8002bf0 <_malloc_r+0xa8>
 8002c18:	4623      	mov	r3, r4
 8002c1a:	6864      	ldr	r4, [r4, #4]
 8002c1c:	e7ae      	b.n	8002b7c <_malloc_r+0x34>
 8002c1e:	463c      	mov	r4, r7
 8002c20:	687f      	ldr	r7, [r7, #4]
 8002c22:	e7b6      	b.n	8002b92 <_malloc_r+0x4a>
 8002c24:	461a      	mov	r2, r3
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	42a3      	cmp	r3, r4
 8002c2a:	d1fb      	bne.n	8002c24 <_malloc_r+0xdc>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	6053      	str	r3, [r2, #4]
 8002c30:	e7de      	b.n	8002bf0 <_malloc_r+0xa8>
 8002c32:	230c      	movs	r3, #12
 8002c34:	4630      	mov	r0, r6
 8002c36:	6033      	str	r3, [r6, #0]
 8002c38:	f000 f80c 	bl	8002c54 <__malloc_unlock>
 8002c3c:	e794      	b.n	8002b68 <_malloc_r+0x20>
 8002c3e:	6005      	str	r5, [r0, #0]
 8002c40:	e7d6      	b.n	8002bf0 <_malloc_r+0xa8>
 8002c42:	bf00      	nop
 8002c44:	20000278 	.word	0x20000278

08002c48 <__malloc_lock>:
 8002c48:	4801      	ldr	r0, [pc, #4]	@ (8002c50 <__malloc_lock+0x8>)
 8002c4a:	f7ff bf11 	b.w	8002a70 <__retarget_lock_acquire_recursive>
 8002c4e:	bf00      	nop
 8002c50:	20000270 	.word	0x20000270

08002c54 <__malloc_unlock>:
 8002c54:	4801      	ldr	r0, [pc, #4]	@ (8002c5c <__malloc_unlock+0x8>)
 8002c56:	f7ff bf0c 	b.w	8002a72 <__retarget_lock_release_recursive>
 8002c5a:	bf00      	nop
 8002c5c:	20000270 	.word	0x20000270

08002c60 <__ssputs_r>:
 8002c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c64:	461f      	mov	r7, r3
 8002c66:	688e      	ldr	r6, [r1, #8]
 8002c68:	4682      	mov	sl, r0
 8002c6a:	42be      	cmp	r6, r7
 8002c6c:	460c      	mov	r4, r1
 8002c6e:	4690      	mov	r8, r2
 8002c70:	680b      	ldr	r3, [r1, #0]
 8002c72:	d82d      	bhi.n	8002cd0 <__ssputs_r+0x70>
 8002c74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002c7c:	d026      	beq.n	8002ccc <__ssputs_r+0x6c>
 8002c7e:	6965      	ldr	r5, [r4, #20]
 8002c80:	6909      	ldr	r1, [r1, #16]
 8002c82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c86:	eba3 0901 	sub.w	r9, r3, r1
 8002c8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c8e:	1c7b      	adds	r3, r7, #1
 8002c90:	444b      	add	r3, r9
 8002c92:	106d      	asrs	r5, r5, #1
 8002c94:	429d      	cmp	r5, r3
 8002c96:	bf38      	it	cc
 8002c98:	461d      	movcc	r5, r3
 8002c9a:	0553      	lsls	r3, r2, #21
 8002c9c:	d527      	bpl.n	8002cee <__ssputs_r+0x8e>
 8002c9e:	4629      	mov	r1, r5
 8002ca0:	f7ff ff52 	bl	8002b48 <_malloc_r>
 8002ca4:	4606      	mov	r6, r0
 8002ca6:	b360      	cbz	r0, 8002d02 <__ssputs_r+0xa2>
 8002ca8:	464a      	mov	r2, r9
 8002caa:	6921      	ldr	r1, [r4, #16]
 8002cac:	f000 faf8 	bl	80032a0 <memcpy>
 8002cb0:	89a3      	ldrh	r3, [r4, #12]
 8002cb2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cba:	81a3      	strh	r3, [r4, #12]
 8002cbc:	6126      	str	r6, [r4, #16]
 8002cbe:	444e      	add	r6, r9
 8002cc0:	6026      	str	r6, [r4, #0]
 8002cc2:	463e      	mov	r6, r7
 8002cc4:	6165      	str	r5, [r4, #20]
 8002cc6:	eba5 0509 	sub.w	r5, r5, r9
 8002cca:	60a5      	str	r5, [r4, #8]
 8002ccc:	42be      	cmp	r6, r7
 8002cce:	d900      	bls.n	8002cd2 <__ssputs_r+0x72>
 8002cd0:	463e      	mov	r6, r7
 8002cd2:	4632      	mov	r2, r6
 8002cd4:	4641      	mov	r1, r8
 8002cd6:	6820      	ldr	r0, [r4, #0]
 8002cd8:	f000 faaa 	bl	8003230 <memmove>
 8002cdc:	2000      	movs	r0, #0
 8002cde:	68a3      	ldr	r3, [r4, #8]
 8002ce0:	1b9b      	subs	r3, r3, r6
 8002ce2:	60a3      	str	r3, [r4, #8]
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	4433      	add	r3, r6
 8002ce8:	6023      	str	r3, [r4, #0]
 8002cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cee:	462a      	mov	r2, r5
 8002cf0:	f000 fae4 	bl	80032bc <_realloc_r>
 8002cf4:	4606      	mov	r6, r0
 8002cf6:	2800      	cmp	r0, #0
 8002cf8:	d1e0      	bne.n	8002cbc <__ssputs_r+0x5c>
 8002cfa:	4650      	mov	r0, sl
 8002cfc:	6921      	ldr	r1, [r4, #16]
 8002cfe:	f7ff feb9 	bl	8002a74 <_free_r>
 8002d02:	230c      	movs	r3, #12
 8002d04:	f8ca 3000 	str.w	r3, [sl]
 8002d08:	89a3      	ldrh	r3, [r4, #12]
 8002d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d12:	81a3      	strh	r3, [r4, #12]
 8002d14:	e7e9      	b.n	8002cea <__ssputs_r+0x8a>
	...

08002d18 <_svfiprintf_r>:
 8002d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d1c:	4698      	mov	r8, r3
 8002d1e:	898b      	ldrh	r3, [r1, #12]
 8002d20:	4607      	mov	r7, r0
 8002d22:	061b      	lsls	r3, r3, #24
 8002d24:	460d      	mov	r5, r1
 8002d26:	4614      	mov	r4, r2
 8002d28:	b09d      	sub	sp, #116	@ 0x74
 8002d2a:	d510      	bpl.n	8002d4e <_svfiprintf_r+0x36>
 8002d2c:	690b      	ldr	r3, [r1, #16]
 8002d2e:	b973      	cbnz	r3, 8002d4e <_svfiprintf_r+0x36>
 8002d30:	2140      	movs	r1, #64	@ 0x40
 8002d32:	f7ff ff09 	bl	8002b48 <_malloc_r>
 8002d36:	6028      	str	r0, [r5, #0]
 8002d38:	6128      	str	r0, [r5, #16]
 8002d3a:	b930      	cbnz	r0, 8002d4a <_svfiprintf_r+0x32>
 8002d3c:	230c      	movs	r3, #12
 8002d3e:	603b      	str	r3, [r7, #0]
 8002d40:	f04f 30ff 	mov.w	r0, #4294967295
 8002d44:	b01d      	add	sp, #116	@ 0x74
 8002d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d4a:	2340      	movs	r3, #64	@ 0x40
 8002d4c:	616b      	str	r3, [r5, #20]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d52:	2320      	movs	r3, #32
 8002d54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002d58:	2330      	movs	r3, #48	@ 0x30
 8002d5a:	f04f 0901 	mov.w	r9, #1
 8002d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d62:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002efc <_svfiprintf_r+0x1e4>
 8002d66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d6a:	4623      	mov	r3, r4
 8002d6c:	469a      	mov	sl, r3
 8002d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d72:	b10a      	cbz	r2, 8002d78 <_svfiprintf_r+0x60>
 8002d74:	2a25      	cmp	r2, #37	@ 0x25
 8002d76:	d1f9      	bne.n	8002d6c <_svfiprintf_r+0x54>
 8002d78:	ebba 0b04 	subs.w	fp, sl, r4
 8002d7c:	d00b      	beq.n	8002d96 <_svfiprintf_r+0x7e>
 8002d7e:	465b      	mov	r3, fp
 8002d80:	4622      	mov	r2, r4
 8002d82:	4629      	mov	r1, r5
 8002d84:	4638      	mov	r0, r7
 8002d86:	f7ff ff6b 	bl	8002c60 <__ssputs_r>
 8002d8a:	3001      	adds	r0, #1
 8002d8c:	f000 80a7 	beq.w	8002ede <_svfiprintf_r+0x1c6>
 8002d90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d92:	445a      	add	r2, fp
 8002d94:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d96:	f89a 3000 	ldrb.w	r3, [sl]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 809f 	beq.w	8002ede <_svfiprintf_r+0x1c6>
 8002da0:	2300      	movs	r3, #0
 8002da2:	f04f 32ff 	mov.w	r2, #4294967295
 8002da6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002daa:	f10a 0a01 	add.w	sl, sl, #1
 8002dae:	9304      	str	r3, [sp, #16]
 8002db0:	9307      	str	r3, [sp, #28]
 8002db2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002db6:	931a      	str	r3, [sp, #104]	@ 0x68
 8002db8:	4654      	mov	r4, sl
 8002dba:	2205      	movs	r2, #5
 8002dbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dc0:	484e      	ldr	r0, [pc, #312]	@ (8002efc <_svfiprintf_r+0x1e4>)
 8002dc2:	f000 fa5f 	bl	8003284 <memchr>
 8002dc6:	9a04      	ldr	r2, [sp, #16]
 8002dc8:	b9d8      	cbnz	r0, 8002e02 <_svfiprintf_r+0xea>
 8002dca:	06d0      	lsls	r0, r2, #27
 8002dcc:	bf44      	itt	mi
 8002dce:	2320      	movmi	r3, #32
 8002dd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002dd4:	0711      	lsls	r1, r2, #28
 8002dd6:	bf44      	itt	mi
 8002dd8:	232b      	movmi	r3, #43	@ 0x2b
 8002dda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002dde:	f89a 3000 	ldrb.w	r3, [sl]
 8002de2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002de4:	d015      	beq.n	8002e12 <_svfiprintf_r+0xfa>
 8002de6:	4654      	mov	r4, sl
 8002de8:	2000      	movs	r0, #0
 8002dea:	f04f 0c0a 	mov.w	ip, #10
 8002dee:	9a07      	ldr	r2, [sp, #28]
 8002df0:	4621      	mov	r1, r4
 8002df2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002df6:	3b30      	subs	r3, #48	@ 0x30
 8002df8:	2b09      	cmp	r3, #9
 8002dfa:	d94b      	bls.n	8002e94 <_svfiprintf_r+0x17c>
 8002dfc:	b1b0      	cbz	r0, 8002e2c <_svfiprintf_r+0x114>
 8002dfe:	9207      	str	r2, [sp, #28]
 8002e00:	e014      	b.n	8002e2c <_svfiprintf_r+0x114>
 8002e02:	eba0 0308 	sub.w	r3, r0, r8
 8002e06:	fa09 f303 	lsl.w	r3, r9, r3
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	46a2      	mov	sl, r4
 8002e0e:	9304      	str	r3, [sp, #16]
 8002e10:	e7d2      	b.n	8002db8 <_svfiprintf_r+0xa0>
 8002e12:	9b03      	ldr	r3, [sp, #12]
 8002e14:	1d19      	adds	r1, r3, #4
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	9103      	str	r1, [sp, #12]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	bfbb      	ittet	lt
 8002e1e:	425b      	neglt	r3, r3
 8002e20:	f042 0202 	orrlt.w	r2, r2, #2
 8002e24:	9307      	strge	r3, [sp, #28]
 8002e26:	9307      	strlt	r3, [sp, #28]
 8002e28:	bfb8      	it	lt
 8002e2a:	9204      	strlt	r2, [sp, #16]
 8002e2c:	7823      	ldrb	r3, [r4, #0]
 8002e2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e30:	d10a      	bne.n	8002e48 <_svfiprintf_r+0x130>
 8002e32:	7863      	ldrb	r3, [r4, #1]
 8002e34:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e36:	d132      	bne.n	8002e9e <_svfiprintf_r+0x186>
 8002e38:	9b03      	ldr	r3, [sp, #12]
 8002e3a:	3402      	adds	r4, #2
 8002e3c:	1d1a      	adds	r2, r3, #4
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	9203      	str	r2, [sp, #12]
 8002e42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e46:	9305      	str	r3, [sp, #20]
 8002e48:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002f00 <_svfiprintf_r+0x1e8>
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	4650      	mov	r0, sl
 8002e50:	7821      	ldrb	r1, [r4, #0]
 8002e52:	f000 fa17 	bl	8003284 <memchr>
 8002e56:	b138      	cbz	r0, 8002e68 <_svfiprintf_r+0x150>
 8002e58:	2240      	movs	r2, #64	@ 0x40
 8002e5a:	9b04      	ldr	r3, [sp, #16]
 8002e5c:	eba0 000a 	sub.w	r0, r0, sl
 8002e60:	4082      	lsls	r2, r0
 8002e62:	4313      	orrs	r3, r2
 8002e64:	3401      	adds	r4, #1
 8002e66:	9304      	str	r3, [sp, #16]
 8002e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e6c:	2206      	movs	r2, #6
 8002e6e:	4825      	ldr	r0, [pc, #148]	@ (8002f04 <_svfiprintf_r+0x1ec>)
 8002e70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e74:	f000 fa06 	bl	8003284 <memchr>
 8002e78:	2800      	cmp	r0, #0
 8002e7a:	d036      	beq.n	8002eea <_svfiprintf_r+0x1d2>
 8002e7c:	4b22      	ldr	r3, [pc, #136]	@ (8002f08 <_svfiprintf_r+0x1f0>)
 8002e7e:	bb1b      	cbnz	r3, 8002ec8 <_svfiprintf_r+0x1b0>
 8002e80:	9b03      	ldr	r3, [sp, #12]
 8002e82:	3307      	adds	r3, #7
 8002e84:	f023 0307 	bic.w	r3, r3, #7
 8002e88:	3308      	adds	r3, #8
 8002e8a:	9303      	str	r3, [sp, #12]
 8002e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e8e:	4433      	add	r3, r6
 8002e90:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e92:	e76a      	b.n	8002d6a <_svfiprintf_r+0x52>
 8002e94:	460c      	mov	r4, r1
 8002e96:	2001      	movs	r0, #1
 8002e98:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e9c:	e7a8      	b.n	8002df0 <_svfiprintf_r+0xd8>
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	f04f 0c0a 	mov.w	ip, #10
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	3401      	adds	r4, #1
 8002ea8:	9305      	str	r3, [sp, #20]
 8002eaa:	4620      	mov	r0, r4
 8002eac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002eb0:	3a30      	subs	r2, #48	@ 0x30
 8002eb2:	2a09      	cmp	r2, #9
 8002eb4:	d903      	bls.n	8002ebe <_svfiprintf_r+0x1a6>
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d0c6      	beq.n	8002e48 <_svfiprintf_r+0x130>
 8002eba:	9105      	str	r1, [sp, #20]
 8002ebc:	e7c4      	b.n	8002e48 <_svfiprintf_r+0x130>
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ec6:	e7f0      	b.n	8002eaa <_svfiprintf_r+0x192>
 8002ec8:	ab03      	add	r3, sp, #12
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	462a      	mov	r2, r5
 8002ece:	4638      	mov	r0, r7
 8002ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8002f0c <_svfiprintf_r+0x1f4>)
 8002ed2:	a904      	add	r1, sp, #16
 8002ed4:	f3af 8000 	nop.w
 8002ed8:	1c42      	adds	r2, r0, #1
 8002eda:	4606      	mov	r6, r0
 8002edc:	d1d6      	bne.n	8002e8c <_svfiprintf_r+0x174>
 8002ede:	89ab      	ldrh	r3, [r5, #12]
 8002ee0:	065b      	lsls	r3, r3, #25
 8002ee2:	f53f af2d 	bmi.w	8002d40 <_svfiprintf_r+0x28>
 8002ee6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002ee8:	e72c      	b.n	8002d44 <_svfiprintf_r+0x2c>
 8002eea:	ab03      	add	r3, sp, #12
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	462a      	mov	r2, r5
 8002ef0:	4638      	mov	r0, r7
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <_svfiprintf_r+0x1f4>)
 8002ef4:	a904      	add	r1, sp, #16
 8002ef6:	f000 f87d 	bl	8002ff4 <_printf_i>
 8002efa:	e7ed      	b.n	8002ed8 <_svfiprintf_r+0x1c0>
 8002efc:	0800339a 	.word	0x0800339a
 8002f00:	080033a0 	.word	0x080033a0
 8002f04:	080033a4 	.word	0x080033a4
 8002f08:	00000000 	.word	0x00000000
 8002f0c:	08002c61 	.word	0x08002c61

08002f10 <_printf_common>:
 8002f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f14:	4616      	mov	r6, r2
 8002f16:	4698      	mov	r8, r3
 8002f18:	688a      	ldr	r2, [r1, #8]
 8002f1a:	690b      	ldr	r3, [r1, #16]
 8002f1c:	4607      	mov	r7, r0
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	bfb8      	it	lt
 8002f22:	4613      	movlt	r3, r2
 8002f24:	6033      	str	r3, [r6, #0]
 8002f26:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f30:	b10a      	cbz	r2, 8002f36 <_printf_common+0x26>
 8002f32:	3301      	adds	r3, #1
 8002f34:	6033      	str	r3, [r6, #0]
 8002f36:	6823      	ldr	r3, [r4, #0]
 8002f38:	0699      	lsls	r1, r3, #26
 8002f3a:	bf42      	ittt	mi
 8002f3c:	6833      	ldrmi	r3, [r6, #0]
 8002f3e:	3302      	addmi	r3, #2
 8002f40:	6033      	strmi	r3, [r6, #0]
 8002f42:	6825      	ldr	r5, [r4, #0]
 8002f44:	f015 0506 	ands.w	r5, r5, #6
 8002f48:	d106      	bne.n	8002f58 <_printf_common+0x48>
 8002f4a:	f104 0a19 	add.w	sl, r4, #25
 8002f4e:	68e3      	ldr	r3, [r4, #12]
 8002f50:	6832      	ldr	r2, [r6, #0]
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	42ab      	cmp	r3, r5
 8002f56:	dc2b      	bgt.n	8002fb0 <_printf_common+0xa0>
 8002f58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002f5c:	6822      	ldr	r2, [r4, #0]
 8002f5e:	3b00      	subs	r3, #0
 8002f60:	bf18      	it	ne
 8002f62:	2301      	movne	r3, #1
 8002f64:	0692      	lsls	r2, r2, #26
 8002f66:	d430      	bmi.n	8002fca <_printf_common+0xba>
 8002f68:	4641      	mov	r1, r8
 8002f6a:	4638      	mov	r0, r7
 8002f6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f70:	47c8      	blx	r9
 8002f72:	3001      	adds	r0, #1
 8002f74:	d023      	beq.n	8002fbe <_printf_common+0xae>
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	6922      	ldr	r2, [r4, #16]
 8002f7a:	f003 0306 	and.w	r3, r3, #6
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	bf14      	ite	ne
 8002f82:	2500      	movne	r5, #0
 8002f84:	6833      	ldreq	r3, [r6, #0]
 8002f86:	f04f 0600 	mov.w	r6, #0
 8002f8a:	bf08      	it	eq
 8002f8c:	68e5      	ldreq	r5, [r4, #12]
 8002f8e:	f104 041a 	add.w	r4, r4, #26
 8002f92:	bf08      	it	eq
 8002f94:	1aed      	subeq	r5, r5, r3
 8002f96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002f9a:	bf08      	it	eq
 8002f9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	bfc4      	itt	gt
 8002fa4:	1a9b      	subgt	r3, r3, r2
 8002fa6:	18ed      	addgt	r5, r5, r3
 8002fa8:	42b5      	cmp	r5, r6
 8002faa:	d11a      	bne.n	8002fe2 <_printf_common+0xd2>
 8002fac:	2000      	movs	r0, #0
 8002fae:	e008      	b.n	8002fc2 <_printf_common+0xb2>
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	4652      	mov	r2, sl
 8002fb4:	4641      	mov	r1, r8
 8002fb6:	4638      	mov	r0, r7
 8002fb8:	47c8      	blx	r9
 8002fba:	3001      	adds	r0, #1
 8002fbc:	d103      	bne.n	8002fc6 <_printf_common+0xb6>
 8002fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fc6:	3501      	adds	r5, #1
 8002fc8:	e7c1      	b.n	8002f4e <_printf_common+0x3e>
 8002fca:	2030      	movs	r0, #48	@ 0x30
 8002fcc:	18e1      	adds	r1, r4, r3
 8002fce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002fd2:	1c5a      	adds	r2, r3, #1
 8002fd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002fd8:	4422      	add	r2, r4
 8002fda:	3302      	adds	r3, #2
 8002fdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002fe0:	e7c2      	b.n	8002f68 <_printf_common+0x58>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	4622      	mov	r2, r4
 8002fe6:	4641      	mov	r1, r8
 8002fe8:	4638      	mov	r0, r7
 8002fea:	47c8      	blx	r9
 8002fec:	3001      	adds	r0, #1
 8002fee:	d0e6      	beq.n	8002fbe <_printf_common+0xae>
 8002ff0:	3601      	adds	r6, #1
 8002ff2:	e7d9      	b.n	8002fa8 <_printf_common+0x98>

08002ff4 <_printf_i>:
 8002ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ff8:	7e0f      	ldrb	r7, [r1, #24]
 8002ffa:	4691      	mov	r9, r2
 8002ffc:	2f78      	cmp	r7, #120	@ 0x78
 8002ffe:	4680      	mov	r8, r0
 8003000:	460c      	mov	r4, r1
 8003002:	469a      	mov	sl, r3
 8003004:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003006:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800300a:	d807      	bhi.n	800301c <_printf_i+0x28>
 800300c:	2f62      	cmp	r7, #98	@ 0x62
 800300e:	d80a      	bhi.n	8003026 <_printf_i+0x32>
 8003010:	2f00      	cmp	r7, #0
 8003012:	f000 80d1 	beq.w	80031b8 <_printf_i+0x1c4>
 8003016:	2f58      	cmp	r7, #88	@ 0x58
 8003018:	f000 80b8 	beq.w	800318c <_printf_i+0x198>
 800301c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003020:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003024:	e03a      	b.n	800309c <_printf_i+0xa8>
 8003026:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800302a:	2b15      	cmp	r3, #21
 800302c:	d8f6      	bhi.n	800301c <_printf_i+0x28>
 800302e:	a101      	add	r1, pc, #4	@ (adr r1, 8003034 <_printf_i+0x40>)
 8003030:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003034:	0800308d 	.word	0x0800308d
 8003038:	080030a1 	.word	0x080030a1
 800303c:	0800301d 	.word	0x0800301d
 8003040:	0800301d 	.word	0x0800301d
 8003044:	0800301d 	.word	0x0800301d
 8003048:	0800301d 	.word	0x0800301d
 800304c:	080030a1 	.word	0x080030a1
 8003050:	0800301d 	.word	0x0800301d
 8003054:	0800301d 	.word	0x0800301d
 8003058:	0800301d 	.word	0x0800301d
 800305c:	0800301d 	.word	0x0800301d
 8003060:	0800319f 	.word	0x0800319f
 8003064:	080030cb 	.word	0x080030cb
 8003068:	08003159 	.word	0x08003159
 800306c:	0800301d 	.word	0x0800301d
 8003070:	0800301d 	.word	0x0800301d
 8003074:	080031c1 	.word	0x080031c1
 8003078:	0800301d 	.word	0x0800301d
 800307c:	080030cb 	.word	0x080030cb
 8003080:	0800301d 	.word	0x0800301d
 8003084:	0800301d 	.word	0x0800301d
 8003088:	08003161 	.word	0x08003161
 800308c:	6833      	ldr	r3, [r6, #0]
 800308e:	1d1a      	adds	r2, r3, #4
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6032      	str	r2, [r6, #0]
 8003094:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003098:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800309c:	2301      	movs	r3, #1
 800309e:	e09c      	b.n	80031da <_printf_i+0x1e6>
 80030a0:	6833      	ldr	r3, [r6, #0]
 80030a2:	6820      	ldr	r0, [r4, #0]
 80030a4:	1d19      	adds	r1, r3, #4
 80030a6:	6031      	str	r1, [r6, #0]
 80030a8:	0606      	lsls	r6, r0, #24
 80030aa:	d501      	bpl.n	80030b0 <_printf_i+0xbc>
 80030ac:	681d      	ldr	r5, [r3, #0]
 80030ae:	e003      	b.n	80030b8 <_printf_i+0xc4>
 80030b0:	0645      	lsls	r5, r0, #25
 80030b2:	d5fb      	bpl.n	80030ac <_printf_i+0xb8>
 80030b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80030b8:	2d00      	cmp	r5, #0
 80030ba:	da03      	bge.n	80030c4 <_printf_i+0xd0>
 80030bc:	232d      	movs	r3, #45	@ 0x2d
 80030be:	426d      	negs	r5, r5
 80030c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030c4:	230a      	movs	r3, #10
 80030c6:	4858      	ldr	r0, [pc, #352]	@ (8003228 <_printf_i+0x234>)
 80030c8:	e011      	b.n	80030ee <_printf_i+0xfa>
 80030ca:	6821      	ldr	r1, [r4, #0]
 80030cc:	6833      	ldr	r3, [r6, #0]
 80030ce:	0608      	lsls	r0, r1, #24
 80030d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80030d4:	d402      	bmi.n	80030dc <_printf_i+0xe8>
 80030d6:	0649      	lsls	r1, r1, #25
 80030d8:	bf48      	it	mi
 80030da:	b2ad      	uxthmi	r5, r5
 80030dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80030de:	6033      	str	r3, [r6, #0]
 80030e0:	bf14      	ite	ne
 80030e2:	230a      	movne	r3, #10
 80030e4:	2308      	moveq	r3, #8
 80030e6:	4850      	ldr	r0, [pc, #320]	@ (8003228 <_printf_i+0x234>)
 80030e8:	2100      	movs	r1, #0
 80030ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80030ee:	6866      	ldr	r6, [r4, #4]
 80030f0:	2e00      	cmp	r6, #0
 80030f2:	60a6      	str	r6, [r4, #8]
 80030f4:	db05      	blt.n	8003102 <_printf_i+0x10e>
 80030f6:	6821      	ldr	r1, [r4, #0]
 80030f8:	432e      	orrs	r6, r5
 80030fa:	f021 0104 	bic.w	r1, r1, #4
 80030fe:	6021      	str	r1, [r4, #0]
 8003100:	d04b      	beq.n	800319a <_printf_i+0x1a6>
 8003102:	4616      	mov	r6, r2
 8003104:	fbb5 f1f3 	udiv	r1, r5, r3
 8003108:	fb03 5711 	mls	r7, r3, r1, r5
 800310c:	5dc7      	ldrb	r7, [r0, r7]
 800310e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003112:	462f      	mov	r7, r5
 8003114:	42bb      	cmp	r3, r7
 8003116:	460d      	mov	r5, r1
 8003118:	d9f4      	bls.n	8003104 <_printf_i+0x110>
 800311a:	2b08      	cmp	r3, #8
 800311c:	d10b      	bne.n	8003136 <_printf_i+0x142>
 800311e:	6823      	ldr	r3, [r4, #0]
 8003120:	07df      	lsls	r7, r3, #31
 8003122:	d508      	bpl.n	8003136 <_printf_i+0x142>
 8003124:	6923      	ldr	r3, [r4, #16]
 8003126:	6861      	ldr	r1, [r4, #4]
 8003128:	4299      	cmp	r1, r3
 800312a:	bfde      	ittt	le
 800312c:	2330      	movle	r3, #48	@ 0x30
 800312e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003132:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003136:	1b92      	subs	r2, r2, r6
 8003138:	6122      	str	r2, [r4, #16]
 800313a:	464b      	mov	r3, r9
 800313c:	4621      	mov	r1, r4
 800313e:	4640      	mov	r0, r8
 8003140:	f8cd a000 	str.w	sl, [sp]
 8003144:	aa03      	add	r2, sp, #12
 8003146:	f7ff fee3 	bl	8002f10 <_printf_common>
 800314a:	3001      	adds	r0, #1
 800314c:	d14a      	bne.n	80031e4 <_printf_i+0x1f0>
 800314e:	f04f 30ff 	mov.w	r0, #4294967295
 8003152:	b004      	add	sp, #16
 8003154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003158:	6823      	ldr	r3, [r4, #0]
 800315a:	f043 0320 	orr.w	r3, r3, #32
 800315e:	6023      	str	r3, [r4, #0]
 8003160:	2778      	movs	r7, #120	@ 0x78
 8003162:	4832      	ldr	r0, [pc, #200]	@ (800322c <_printf_i+0x238>)
 8003164:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	6831      	ldr	r1, [r6, #0]
 800316c:	061f      	lsls	r7, r3, #24
 800316e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003172:	d402      	bmi.n	800317a <_printf_i+0x186>
 8003174:	065f      	lsls	r7, r3, #25
 8003176:	bf48      	it	mi
 8003178:	b2ad      	uxthmi	r5, r5
 800317a:	6031      	str	r1, [r6, #0]
 800317c:	07d9      	lsls	r1, r3, #31
 800317e:	bf44      	itt	mi
 8003180:	f043 0320 	orrmi.w	r3, r3, #32
 8003184:	6023      	strmi	r3, [r4, #0]
 8003186:	b11d      	cbz	r5, 8003190 <_printf_i+0x19c>
 8003188:	2310      	movs	r3, #16
 800318a:	e7ad      	b.n	80030e8 <_printf_i+0xf4>
 800318c:	4826      	ldr	r0, [pc, #152]	@ (8003228 <_printf_i+0x234>)
 800318e:	e7e9      	b.n	8003164 <_printf_i+0x170>
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	f023 0320 	bic.w	r3, r3, #32
 8003196:	6023      	str	r3, [r4, #0]
 8003198:	e7f6      	b.n	8003188 <_printf_i+0x194>
 800319a:	4616      	mov	r6, r2
 800319c:	e7bd      	b.n	800311a <_printf_i+0x126>
 800319e:	6833      	ldr	r3, [r6, #0]
 80031a0:	6825      	ldr	r5, [r4, #0]
 80031a2:	1d18      	adds	r0, r3, #4
 80031a4:	6961      	ldr	r1, [r4, #20]
 80031a6:	6030      	str	r0, [r6, #0]
 80031a8:	062e      	lsls	r6, r5, #24
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	d501      	bpl.n	80031b2 <_printf_i+0x1be>
 80031ae:	6019      	str	r1, [r3, #0]
 80031b0:	e002      	b.n	80031b8 <_printf_i+0x1c4>
 80031b2:	0668      	lsls	r0, r5, #25
 80031b4:	d5fb      	bpl.n	80031ae <_printf_i+0x1ba>
 80031b6:	8019      	strh	r1, [r3, #0]
 80031b8:	2300      	movs	r3, #0
 80031ba:	4616      	mov	r6, r2
 80031bc:	6123      	str	r3, [r4, #16]
 80031be:	e7bc      	b.n	800313a <_printf_i+0x146>
 80031c0:	6833      	ldr	r3, [r6, #0]
 80031c2:	2100      	movs	r1, #0
 80031c4:	1d1a      	adds	r2, r3, #4
 80031c6:	6032      	str	r2, [r6, #0]
 80031c8:	681e      	ldr	r6, [r3, #0]
 80031ca:	6862      	ldr	r2, [r4, #4]
 80031cc:	4630      	mov	r0, r6
 80031ce:	f000 f859 	bl	8003284 <memchr>
 80031d2:	b108      	cbz	r0, 80031d8 <_printf_i+0x1e4>
 80031d4:	1b80      	subs	r0, r0, r6
 80031d6:	6060      	str	r0, [r4, #4]
 80031d8:	6863      	ldr	r3, [r4, #4]
 80031da:	6123      	str	r3, [r4, #16]
 80031dc:	2300      	movs	r3, #0
 80031de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031e2:	e7aa      	b.n	800313a <_printf_i+0x146>
 80031e4:	4632      	mov	r2, r6
 80031e6:	4649      	mov	r1, r9
 80031e8:	4640      	mov	r0, r8
 80031ea:	6923      	ldr	r3, [r4, #16]
 80031ec:	47d0      	blx	sl
 80031ee:	3001      	adds	r0, #1
 80031f0:	d0ad      	beq.n	800314e <_printf_i+0x15a>
 80031f2:	6823      	ldr	r3, [r4, #0]
 80031f4:	079b      	lsls	r3, r3, #30
 80031f6:	d413      	bmi.n	8003220 <_printf_i+0x22c>
 80031f8:	68e0      	ldr	r0, [r4, #12]
 80031fa:	9b03      	ldr	r3, [sp, #12]
 80031fc:	4298      	cmp	r0, r3
 80031fe:	bfb8      	it	lt
 8003200:	4618      	movlt	r0, r3
 8003202:	e7a6      	b.n	8003152 <_printf_i+0x15e>
 8003204:	2301      	movs	r3, #1
 8003206:	4632      	mov	r2, r6
 8003208:	4649      	mov	r1, r9
 800320a:	4640      	mov	r0, r8
 800320c:	47d0      	blx	sl
 800320e:	3001      	adds	r0, #1
 8003210:	d09d      	beq.n	800314e <_printf_i+0x15a>
 8003212:	3501      	adds	r5, #1
 8003214:	68e3      	ldr	r3, [r4, #12]
 8003216:	9903      	ldr	r1, [sp, #12]
 8003218:	1a5b      	subs	r3, r3, r1
 800321a:	42ab      	cmp	r3, r5
 800321c:	dcf2      	bgt.n	8003204 <_printf_i+0x210>
 800321e:	e7eb      	b.n	80031f8 <_printf_i+0x204>
 8003220:	2500      	movs	r5, #0
 8003222:	f104 0619 	add.w	r6, r4, #25
 8003226:	e7f5      	b.n	8003214 <_printf_i+0x220>
 8003228:	080033ab 	.word	0x080033ab
 800322c:	080033bc 	.word	0x080033bc

08003230 <memmove>:
 8003230:	4288      	cmp	r0, r1
 8003232:	b510      	push	{r4, lr}
 8003234:	eb01 0402 	add.w	r4, r1, r2
 8003238:	d902      	bls.n	8003240 <memmove+0x10>
 800323a:	4284      	cmp	r4, r0
 800323c:	4623      	mov	r3, r4
 800323e:	d807      	bhi.n	8003250 <memmove+0x20>
 8003240:	1e43      	subs	r3, r0, #1
 8003242:	42a1      	cmp	r1, r4
 8003244:	d008      	beq.n	8003258 <memmove+0x28>
 8003246:	f811 2b01 	ldrb.w	r2, [r1], #1
 800324a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800324e:	e7f8      	b.n	8003242 <memmove+0x12>
 8003250:	4601      	mov	r1, r0
 8003252:	4402      	add	r2, r0
 8003254:	428a      	cmp	r2, r1
 8003256:	d100      	bne.n	800325a <memmove+0x2a>
 8003258:	bd10      	pop	{r4, pc}
 800325a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800325e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003262:	e7f7      	b.n	8003254 <memmove+0x24>

08003264 <_sbrk_r>:
 8003264:	b538      	push	{r3, r4, r5, lr}
 8003266:	2300      	movs	r3, #0
 8003268:	4d05      	ldr	r5, [pc, #20]	@ (8003280 <_sbrk_r+0x1c>)
 800326a:	4604      	mov	r4, r0
 800326c:	4608      	mov	r0, r1
 800326e:	602b      	str	r3, [r5, #0]
 8003270:	f7fd fb0a 	bl	8000888 <_sbrk>
 8003274:	1c43      	adds	r3, r0, #1
 8003276:	d102      	bne.n	800327e <_sbrk_r+0x1a>
 8003278:	682b      	ldr	r3, [r5, #0]
 800327a:	b103      	cbz	r3, 800327e <_sbrk_r+0x1a>
 800327c:	6023      	str	r3, [r4, #0]
 800327e:	bd38      	pop	{r3, r4, r5, pc}
 8003280:	2000026c 	.word	0x2000026c

08003284 <memchr>:
 8003284:	4603      	mov	r3, r0
 8003286:	b510      	push	{r4, lr}
 8003288:	b2c9      	uxtb	r1, r1
 800328a:	4402      	add	r2, r0
 800328c:	4293      	cmp	r3, r2
 800328e:	4618      	mov	r0, r3
 8003290:	d101      	bne.n	8003296 <memchr+0x12>
 8003292:	2000      	movs	r0, #0
 8003294:	e003      	b.n	800329e <memchr+0x1a>
 8003296:	7804      	ldrb	r4, [r0, #0]
 8003298:	3301      	adds	r3, #1
 800329a:	428c      	cmp	r4, r1
 800329c:	d1f6      	bne.n	800328c <memchr+0x8>
 800329e:	bd10      	pop	{r4, pc}

080032a0 <memcpy>:
 80032a0:	440a      	add	r2, r1
 80032a2:	4291      	cmp	r1, r2
 80032a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80032a8:	d100      	bne.n	80032ac <memcpy+0xc>
 80032aa:	4770      	bx	lr
 80032ac:	b510      	push	{r4, lr}
 80032ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032b2:	4291      	cmp	r1, r2
 80032b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032b8:	d1f9      	bne.n	80032ae <memcpy+0xe>
 80032ba:	bd10      	pop	{r4, pc}

080032bc <_realloc_r>:
 80032bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032c0:	4607      	mov	r7, r0
 80032c2:	4614      	mov	r4, r2
 80032c4:	460d      	mov	r5, r1
 80032c6:	b921      	cbnz	r1, 80032d2 <_realloc_r+0x16>
 80032c8:	4611      	mov	r1, r2
 80032ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032ce:	f7ff bc3b 	b.w	8002b48 <_malloc_r>
 80032d2:	b92a      	cbnz	r2, 80032e0 <_realloc_r+0x24>
 80032d4:	f7ff fbce 	bl	8002a74 <_free_r>
 80032d8:	4625      	mov	r5, r4
 80032da:	4628      	mov	r0, r5
 80032dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032e0:	f000 f81a 	bl	8003318 <_malloc_usable_size_r>
 80032e4:	4284      	cmp	r4, r0
 80032e6:	4606      	mov	r6, r0
 80032e8:	d802      	bhi.n	80032f0 <_realloc_r+0x34>
 80032ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80032ee:	d8f4      	bhi.n	80032da <_realloc_r+0x1e>
 80032f0:	4621      	mov	r1, r4
 80032f2:	4638      	mov	r0, r7
 80032f4:	f7ff fc28 	bl	8002b48 <_malloc_r>
 80032f8:	4680      	mov	r8, r0
 80032fa:	b908      	cbnz	r0, 8003300 <_realloc_r+0x44>
 80032fc:	4645      	mov	r5, r8
 80032fe:	e7ec      	b.n	80032da <_realloc_r+0x1e>
 8003300:	42b4      	cmp	r4, r6
 8003302:	4622      	mov	r2, r4
 8003304:	4629      	mov	r1, r5
 8003306:	bf28      	it	cs
 8003308:	4632      	movcs	r2, r6
 800330a:	f7ff ffc9 	bl	80032a0 <memcpy>
 800330e:	4629      	mov	r1, r5
 8003310:	4638      	mov	r0, r7
 8003312:	f7ff fbaf 	bl	8002a74 <_free_r>
 8003316:	e7f1      	b.n	80032fc <_realloc_r+0x40>

08003318 <_malloc_usable_size_r>:
 8003318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800331c:	1f18      	subs	r0, r3, #4
 800331e:	2b00      	cmp	r3, #0
 8003320:	bfbc      	itt	lt
 8003322:	580b      	ldrlt	r3, [r1, r0]
 8003324:	18c0      	addlt	r0, r0, r3
 8003326:	4770      	bx	lr

08003328 <_init>:
 8003328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800332a:	bf00      	nop
 800332c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800332e:	bc08      	pop	{r3}
 8003330:	469e      	mov	lr, r3
 8003332:	4770      	bx	lr

08003334 <_fini>:
 8003334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003336:	bf00      	nop
 8003338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800333a:	bc08      	pop	{r3}
 800333c:	469e      	mov	lr, r3
 800333e:	4770      	bx	lr
