

================================================================
== Vivado HLS Report for 'counter_stream_hls'
================================================================
* Date:           Fri May 27 18:14:28 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        counter_stream_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- counter_stream_hls_label0  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    107|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     212|    336|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     65|
|Register         |        -|      -|     230|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     442|    508|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance               |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |counter_stream_hls_AXILiteS_s_axi_U    |counter_stream_hls_AXILiteS_s_axi    |        0|      0|   68|  104|
    |counter_stream_hls_cpuControl_s_axi_U  |counter_stream_hls_cpuControl_s_axi  |        0|      0|  144|  232|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                     |        0|      0|  212|  336|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_113_p2       |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_119_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_124_p2     |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_157      |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_108_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 107|         128|          98|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   1|          4|    1|          4|
    |ap_sig_ioackin_counter_TREADY  |   1|          2|    1|          2|
    |i_reg_82                       |  31|          2|   31|         62|
    |phi_mul_reg_93                 |  32|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  65|         10|   65|        132|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_reg_ioackin_counter_TREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_index_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |i_cast_reg_144                  |  31|   0|   32|          1|
    |i_reg_82                        |  31|   0|   31|          0|
    |init_read_reg_139               |  32|   0|   32|          0|
    |numWord_read_reg_129            |  32|   0|   32|          0|
    |phi_mul_reg_93                  |  32|   0|   32|          0|
    |resolution_read_reg_134         |  32|   0|   32|          0|
    |tmp_2_reg_163                   |  32|   0|   32|          0|
    |tmp_reg_149                     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 230|   0|  231|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID    |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWREADY    | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWADDR     |  in |    5|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WVALID     |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WREADY     | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WDATA      |  in |   32|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WSTRB      |  in |    4|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARVALID    |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARREADY    | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARADDR     |  in |    5|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RVALID     | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RREADY     |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RDATA      | out |   32|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RRESP      | out |    2|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BVALID     | out |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BREADY     |  in |    1|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BRESP      | out |    2|    s_axi   |      AXILiteS      |    pointer   |
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |     cpuControl     |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |     cpuControl     |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_done                   | out |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | counter_stream_hls | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | counter_stream_hls | return value |
|counter_TDATA             | out |   32|    axis    |       counter      |    pointer   |
|counter_TVALID            | out |    1|    axis    |       counter      |    pointer   |
|counter_TREADY            |  in |    1|    axis    |       counter      |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

