static int wm8904_set_fll ( struct snd_soc_dai * dai , int fll_id , int source , unsigned int Fref , unsigned int Fout ) { struct snd_soc_component * component = dai -> component ; struct wm8904_priv * wm8904 = snd_soc_component_get_drvdata ( component ) ; struct _fll_div fll_div ; int ret , val ; int clock2 , fll1 ; if ( source == wm8904 -> fll_src && Fref == wm8904 -> fll_fref && Fout == wm8904 -> fll_fout ) { return 0 ; } clock2 = snd_soc_component_read ( component , WM8904_CLOCK_RATES_2 ) ; if ( Fout == 0 ) { dev_dbg ( component -> dev , "FLL disabled\n" ) ; wm8904 -> fll_fref = 0 ; wm8904 -> fll_fout = 0 ; snd_soc_component_update_bits ( component , WM8904_CLOCK_RATES_2 , WM8904_CLK_SYS_ENA , 0 ) ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_1 , WM8904_FLL_OSC_ENA | WM8904_FLL_ENA , 0 ) ; out } switch ( source ) { case WM8904_FLL_MCLK : case WM8904_FLL_LRCLK : case WM8904_FLL_BCLK : ret = fll_factors ( & fll_div , Fref , Fout ) ; if ( ret != 0 ) { return ret ; } break ; case WM8904_FLL_FREE_RUNNING : dev_dbg ( component -> dev , "Using free running FLL\n" ) ; Fout = 12000000 ; Fref = 12000000 ; fll_div . fll_outdiv = 3 ; break ; default : dev_err ( component -> dev , "Unknown FLL ID %d\n" , fll_id ) ; return - EINVAL ; } fll1 = snd_soc_component_read ( component , WM8904_FLL_CONTROL_1 ) ; snd_soc_component_update_bits ( component , WM8904_CLOCK_RATES_2 , WM8904_CLK_SYS_ENA , 0 ) ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_1 , WM8904_FLL_OSC_ENA | WM8904_FLL_ENA , 0 ) ; snd_soc_component_update_bits ( component , WM8904_CONTROL_INTERFACE_TEST_1 , WM8904_USER_KEY , WM8904_USER_KEY ) ; if ( fll_id == WM8904_FLL_FREE_RUNNING ) { val = WM8904_FLL_FRC_NCO ; } else { val = 0 ; } snd_soc_component_update_bits ( component , WM8904_FLL_NCO_TEST_1 , WM8904_FLL_FRC_NCO , val ) ; snd_soc_component_update_bits ( component , WM8904_CONTROL_INTERFACE_TEST_1 , WM8904_USER_KEY , 0 ) ; switch ( fll_id ) { case WM8904_FLL_MCLK : snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_5 , WM8904_FLL_CLK_REF_SRC_MASK , 0 ) ; break ; case WM8904_FLL_LRCLK : snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_5 , WM8904_FLL_CLK_REF_SRC_MASK , 1 ) ; break ; case WM8904_FLL_BCLK : snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_5 , WM8904_FLL_CLK_REF_SRC_MASK , 2 ) ; break ; } if ( fll_div . k ) { val = WM8904_FLL_FRACN_ENA ; } else { val = 0 ; } snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_1 , WM8904_FLL_FRACN_ENA , val ) ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_2 , WM8904_FLL_OUTDIV_MASK | WM8904_FLL_FRATIO_MASK , ( fll_div . fll_outdiv << WM8904_FLL_OUTDIV_SHIFT ) | ( fll_div . fll_fratio << WM8904_FLL_FRATIO_SHIFT ) ) ; snd_soc_component_write ( component , WM8904_FLL_CONTROL_3 , fll_div . k ) ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_4 , WM8904_FLL_N_MASK , fll_div . n << WM8904_FLL_N_SHIFT ) ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_5 , WM8904_FLL_CLK_REF_DIV_MASK , fll_div . fll_clk_ref_div << WM8904_FLL_CLK_REF_DIV_SHIFT ) ; dev_dbg ( component -> dev , "FLL configured for %dHz->%dHz\n" , Fref , Fout ) ; wm8904 -> fll_fref = Fref ; wm8904 -> fll_fout = Fout ; wm8904 -> fll_src = source ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_1 , WM8904_FLL_OSC_ENA , fll1 ) ; snd_soc_component_update_bits ( component , WM8904_FLL_CONTROL_1 , WM8904_FLL_ENA , fll1 ) ; out snd_soc_component_update_bits ( component , WM8904_CLOCK_RATES_2 , WM8904_CLK_SYS_ENA , clock2 ) ; return 0 ; } 