Instrument
cond 0
line 7
fsm 0
tgl 8
assign 0
obc 0
path 0
branch 0
Count 0
Glitch -1
cm_tglmda 0
cm_tglstructarr 0
cm_tglcount 0
cm_hier 1
HierFile coverage/rv64ui_p_ld_rom.v.vdb/db/verilog/cm.hier_info
IgnoreConsts 1
cm_noconst 1
cm_hier_file /projectnb/risc-v/zazad/push_fe_pc_gen_cleanup/test_bugs_master/pre-alpha-release/bp_top/syn/../../bp_top/syn/coverage.hier