ARM GAS  /tmp/ccGWCCDG.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f2xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB72:
  26              		.file 1 "Src/stm32f2xx_hal_msp.c"
   1:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f2xx_hal_msp.c **** /**
   3:Src/stm32f2xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f2xx_hal_msp.c ****   * @file         stm32f2xx_hal_msp.c
   5:Src/stm32f2xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Src/stm32f2xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Src/stm32f2xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f2xx_hal_msp.c ****   * @attention
   9:Src/stm32f2xx_hal_msp.c ****   *
  10:Src/stm32f2xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Src/stm32f2xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f2xx_hal_msp.c ****   *
  13:Src/stm32f2xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32f2xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32f2xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32f2xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32f2xx_hal_msp.c ****   *
  18:Src/stm32f2xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f2xx_hal_msp.c ****   */
  20:Src/stm32f2xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f2xx_hal_msp.c **** 
  22:Src/stm32f2xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f2xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f2xx_hal_msp.c **** 
  26:Src/stm32f2xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f2xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_dac1;
  28:Src/stm32f2xx_hal_msp.c **** 
  29:Src/stm32f2xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Src/stm32f2xx_hal_msp.c **** 
  32:Src/stm32f2xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccGWCCDG.s 			page 2


  33:Src/stm32f2xx_hal_msp.c **** 
  34:Src/stm32f2xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Src/stm32f2xx_hal_msp.c **** 
  37:Src/stm32f2xx_hal_msp.c **** /* USER CODE END Define */
  38:Src/stm32f2xx_hal_msp.c **** 
  39:Src/stm32f2xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Src/stm32f2xx_hal_msp.c **** 
  42:Src/stm32f2xx_hal_msp.c **** /* USER CODE END Macro */
  43:Src/stm32f2xx_hal_msp.c **** 
  44:Src/stm32f2xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Src/stm32f2xx_hal_msp.c **** 
  47:Src/stm32f2xx_hal_msp.c **** /* USER CODE END PV */
  48:Src/stm32f2xx_hal_msp.c **** 
  49:Src/stm32f2xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Src/stm32f2xx_hal_msp.c **** 
  52:Src/stm32f2xx_hal_msp.c **** /* USER CODE END PFP */
  53:Src/stm32f2xx_hal_msp.c **** 
  54:Src/stm32f2xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Src/stm32f2xx_hal_msp.c **** 
  57:Src/stm32f2xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Src/stm32f2xx_hal_msp.c **** 
  59:Src/stm32f2xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Src/stm32f2xx_hal_msp.c **** 
  61:Src/stm32f2xx_hal_msp.c **** /* USER CODE END 0 */
  62:Src/stm32f2xx_hal_msp.c **** 
  63:Src/stm32f2xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Src/stm32f2xx_hal_msp.c ****                                         /**
  65:Src/stm32f2xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Src/stm32f2xx_hal_msp.c ****   */
  67:Src/stm32f2xx_hal_msp.c **** void HAL_MspInit(void)
  68:Src/stm32f2xx_hal_msp.c **** {
  27              		.loc 1 68 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  69:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Src/stm32f2xx_hal_msp.c **** 
  71:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Src/stm32f2xx_hal_msp.c **** 
  73:Src/stm32f2xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 73 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 73 3 view .LVU2
  38 0002 0021     		movs	r1, #0
  39 0004 0091     		str	r1, [sp]
  40              		.loc 1 73 3 view .LVU3
  41 0006 0B4B     		ldr	r3, .L3
  42 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccGWCCDG.s 			page 3


  43 000a 42F48042 		orr	r2, r2, #16384
  44 000e 5A64     		str	r2, [r3, #68]
  45              		.loc 1 73 3 view .LVU4
  46 0010 5A6C     		ldr	r2, [r3, #68]
  47 0012 02F48042 		and	r2, r2, #16384
  48 0016 0092     		str	r2, [sp]
  49              		.loc 1 73 3 view .LVU5
  50 0018 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 73 3 view .LVU6
  74:Src/stm32f2xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 74 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 74 3 view .LVU8
  56 001a 0191     		str	r1, [sp, #4]
  57              		.loc 1 74 3 view .LVU9
  58 001c 1A6C     		ldr	r2, [r3, #64]
  59 001e 42F08052 		orr	r2, r2, #268435456
  60 0022 1A64     		str	r2, [r3, #64]
  61              		.loc 1 74 3 view .LVU10
  62 0024 1B6C     		ldr	r3, [r3, #64]
  63 0026 03F08053 		and	r3, r3, #268435456
  64 002a 0193     		str	r3, [sp, #4]
  65              		.loc 1 74 3 view .LVU11
  66 002c 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 74 3 view .LVU12
  75:Src/stm32f2xx_hal_msp.c **** 
  76:Src/stm32f2xx_hal_msp.c ****   /* System interrupt init*/
  77:Src/stm32f2xx_hal_msp.c **** 
  78:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Src/stm32f2xx_hal_msp.c **** 
  80:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Src/stm32f2xx_hal_msp.c **** }
  69              		.loc 1 81 1 is_stmt 0 view .LVU13
  70 002e 02B0     		add	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE72:
  82              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_DAC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	HAL_DAC_MspInit:
  91              	.LVL0:
  92              	.LFB73:
  82:Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/ccGWCCDG.s 			page 4


  83:Src/stm32f2xx_hal_msp.c **** /**
  84:Src/stm32f2xx_hal_msp.c **** * @brief DAC MSP Initialization
  85:Src/stm32f2xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Src/stm32f2xx_hal_msp.c **** * @param hdac: DAC handle pointer
  87:Src/stm32f2xx_hal_msp.c **** * @retval None
  88:Src/stm32f2xx_hal_msp.c **** */
  89:Src/stm32f2xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
  90:Src/stm32f2xx_hal_msp.c **** {
  93              		.loc 1 90 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 32
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		.loc 1 90 1 is_stmt 0 view .LVU15
  98 0000 30B5     		push	{r4, r5, lr}
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 12
 101              		.cfi_offset 4, -12
 102              		.cfi_offset 5, -8
 103              		.cfi_offset 14, -4
 104 0002 89B0     		sub	sp, sp, #36
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 48
  91:Src/stm32f2xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 91 3 is_stmt 1 view .LVU16
 108              		.loc 1 91 20 is_stmt 0 view .LVU17
 109 0004 0023     		movs	r3, #0
 110 0006 0393     		str	r3, [sp, #12]
 111 0008 0493     		str	r3, [sp, #16]
 112 000a 0593     		str	r3, [sp, #20]
 113 000c 0693     		str	r3, [sp, #24]
 114 000e 0793     		str	r3, [sp, #28]
  92:Src/stm32f2xx_hal_msp.c ****   if(hdac->Instance==DAC)
 115              		.loc 1 92 3 is_stmt 1 view .LVU18
 116              		.loc 1 92 10 is_stmt 0 view .LVU19
 117 0010 0268     		ldr	r2, [r0]
 118              		.loc 1 92 5 view .LVU20
 119 0012 2D4B     		ldr	r3, .L11
 120 0014 9A42     		cmp	r2, r3
 121 0016 01D0     		beq	.L9
 122              	.LVL1:
 123              	.L5:
  93:Src/stm32f2xx_hal_msp.c ****   {
  94:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 0 */
  95:Src/stm32f2xx_hal_msp.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  96:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
  97:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_ENABLE();
  99:Src/stm32f2xx_hal_msp.c **** 
 100:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 102:Src/stm32f2xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 103:Src/stm32f2xx_hal_msp.c ****     */
 104:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 105:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/ccGWCCDG.s 			page 5


 109:Src/stm32f2xx_hal_msp.c ****     /* DAC DMA Init */
 110:Src/stm32f2xx_hal_msp.c ****     /* DAC1 Init */
 111:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Instance = DMA1_Stream5;
 112:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 113:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 114:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 115:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 116:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 117:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 118:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Mode = DMA_CIRCULAR;
 119:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 120:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 121:Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 122:Src/stm32f2xx_hal_msp.c ****     {
 123:Src/stm32f2xx_hal_msp.c ****       Error_Handler();
 124:Src/stm32f2xx_hal_msp.c ****     }
 125:Src/stm32f2xx_hal_msp.c **** 
 126:Src/stm32f2xx_hal_msp.c ****     __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 127:Src/stm32f2xx_hal_msp.c **** 
 128:Src/stm32f2xx_hal_msp.c ****     /* DAC interrupt Init */
 129:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 130:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 131:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 132:Src/stm32f2xx_hal_msp.c **** 
 133:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 1 */
 134:Src/stm32f2xx_hal_msp.c ****   }
 135:Src/stm32f2xx_hal_msp.c **** 
 136:Src/stm32f2xx_hal_msp.c **** }
 124              		.loc 1 136 1 view .LVU21
 125 0018 09B0     		add	sp, sp, #36
 126              	.LCFI4:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 12
 129              		@ sp needed
 130 001a 30BD     		pop	{r4, r5, pc}
 131              	.LVL2:
 132              	.L9:
 133              	.LCFI5:
 134              		.cfi_restore_state
 135              		.loc 1 136 1 view .LVU22
 136 001c 0446     		mov	r4, r0
  95:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 137              		.loc 1 95 3 is_stmt 1 view .LVU23
 138              	.LBB4:
  95:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 139              		.loc 1 95 3 view .LVU24
 140 001e 0025     		movs	r5, #0
 141 0020 0095     		str	r5, [sp]
  95:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 142              		.loc 1 95 3 view .LVU25
 143 0022 03F5E233 		add	r3, r3, #115712
 144 0026 1A6B     		ldr	r2, [r3, #48]
 145 0028 42F40012 		orr	r2, r2, #2097152
 146 002c 1A63     		str	r2, [r3, #48]
  95:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 147              		.loc 1 95 3 view .LVU26
 148 002e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccGWCCDG.s 			page 6


 149 0030 02F40012 		and	r2, r2, #2097152
 150 0034 0092     		str	r2, [sp]
  95:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 151              		.loc 1 95 3 view .LVU27
 152 0036 009A     		ldr	r2, [sp]
 153              	.LBE4:
  95:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 154              		.loc 1 95 3 view .LVU28
  98:Src/stm32f2xx_hal_msp.c **** 
 155              		.loc 1 98 5 view .LVU29
 156              	.LBB5:
  98:Src/stm32f2xx_hal_msp.c **** 
 157              		.loc 1 98 5 view .LVU30
 158 0038 0195     		str	r5, [sp, #4]
  98:Src/stm32f2xx_hal_msp.c **** 
 159              		.loc 1 98 5 view .LVU31
 160 003a 1A6C     		ldr	r2, [r3, #64]
 161 003c 42F00052 		orr	r2, r2, #536870912
 162 0040 1A64     		str	r2, [r3, #64]
  98:Src/stm32f2xx_hal_msp.c **** 
 163              		.loc 1 98 5 view .LVU32
 164 0042 1A6C     		ldr	r2, [r3, #64]
 165 0044 02F00052 		and	r2, r2, #536870912
 166 0048 0192     		str	r2, [sp, #4]
  98:Src/stm32f2xx_hal_msp.c **** 
 167              		.loc 1 98 5 view .LVU33
 168 004a 019A     		ldr	r2, [sp, #4]
 169              	.LBE5:
  98:Src/stm32f2xx_hal_msp.c **** 
 170              		.loc 1 98 5 view .LVU34
 100:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 171              		.loc 1 100 5 view .LVU35
 172              	.LBB6:
 100:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 173              		.loc 1 100 5 view .LVU36
 174 004c 0295     		str	r5, [sp, #8]
 100:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 175              		.loc 1 100 5 view .LVU37
 176 004e 1A6B     		ldr	r2, [r3, #48]
 177 0050 42F00102 		orr	r2, r2, #1
 178 0054 1A63     		str	r2, [r3, #48]
 100:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 179              		.loc 1 100 5 view .LVU38
 180 0056 1B6B     		ldr	r3, [r3, #48]
 181 0058 03F00103 		and	r3, r3, #1
 182 005c 0293     		str	r3, [sp, #8]
 100:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 183              		.loc 1 100 5 view .LVU39
 184 005e 029B     		ldr	r3, [sp, #8]
 185              	.LBE6:
 100:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 186              		.loc 1 100 5 view .LVU40
 104:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 187              		.loc 1 104 5 view .LVU41
 104:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 188              		.loc 1 104 25 is_stmt 0 view .LVU42
 189 0060 1023     		movs	r3, #16
ARM GAS  /tmp/ccGWCCDG.s 			page 7


 190 0062 0393     		str	r3, [sp, #12]
 105:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 105 5 is_stmt 1 view .LVU43
 105:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 105 26 is_stmt 0 view .LVU44
 193 0064 0323     		movs	r3, #3
 194 0066 0493     		str	r3, [sp, #16]
 106:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 106 5 is_stmt 1 view .LVU45
 107:Src/stm32f2xx_hal_msp.c **** 
 196              		.loc 1 107 5 view .LVU46
 197 0068 03A9     		add	r1, sp, #12
 198 006a 1848     		ldr	r0, .L11+4
 199              	.LVL3:
 107:Src/stm32f2xx_hal_msp.c **** 
 200              		.loc 1 107 5 is_stmt 0 view .LVU47
 201 006c FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL4:
 111:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 203              		.loc 1 111 5 is_stmt 1 view .LVU48
 111:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 204              		.loc 1 111 24 is_stmt 0 view .LVU49
 205 0070 1748     		ldr	r0, .L11+8
 206 0072 184B     		ldr	r3, .L11+12
 207 0074 0360     		str	r3, [r0]
 112:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 208              		.loc 1 112 5 is_stmt 1 view .LVU50
 112:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 209              		.loc 1 112 28 is_stmt 0 view .LVU51
 210 0076 4FF06063 		mov	r3, #234881024
 211 007a 4360     		str	r3, [r0, #4]
 113:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 212              		.loc 1 113 5 is_stmt 1 view .LVU52
 113:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 213              		.loc 1 113 30 is_stmt 0 view .LVU53
 214 007c 4023     		movs	r3, #64
 215 007e 8360     		str	r3, [r0, #8]
 114:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 216              		.loc 1 114 5 is_stmt 1 view .LVU54
 114:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 217              		.loc 1 114 30 is_stmt 0 view .LVU55
 218 0080 C560     		str	r5, [r0, #12]
 115:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 219              		.loc 1 115 5 is_stmt 1 view .LVU56
 115:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 220              		.loc 1 115 27 is_stmt 0 view .LVU57
 221 0082 4FF48063 		mov	r3, #1024
 222 0086 0361     		str	r3, [r0, #16]
 116:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 223              		.loc 1 116 5 is_stmt 1 view .LVU58
 116:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 224              		.loc 1 116 40 is_stmt 0 view .LVU59
 225 0088 4FF40063 		mov	r3, #2048
 226 008c 4361     		str	r3, [r0, #20]
 117:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Mode = DMA_CIRCULAR;
 227              		.loc 1 117 5 is_stmt 1 view .LVU60
 117:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Mode = DMA_CIRCULAR;
ARM GAS  /tmp/ccGWCCDG.s 			page 8


 228              		.loc 1 117 37 is_stmt 0 view .LVU61
 229 008e 4FF40053 		mov	r3, #8192
 230 0092 8361     		str	r3, [r0, #24]
 118:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 231              		.loc 1 118 5 is_stmt 1 view .LVU62
 118:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 232              		.loc 1 118 25 is_stmt 0 view .LVU63
 233 0094 4FF48073 		mov	r3, #256
 234 0098 C361     		str	r3, [r0, #28]
 119:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 235              		.loc 1 119 5 is_stmt 1 view .LVU64
 119:Src/stm32f2xx_hal_msp.c ****     hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 236              		.loc 1 119 29 is_stmt 0 view .LVU65
 237 009a 4FF44033 		mov	r3, #196608
 238 009e 0362     		str	r3, [r0, #32]
 120:Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 239              		.loc 1 120 5 is_stmt 1 view .LVU66
 120:Src/stm32f2xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 240              		.loc 1 120 29 is_stmt 0 view .LVU67
 241 00a0 4562     		str	r5, [r0, #36]
 121:Src/stm32f2xx_hal_msp.c ****     {
 242              		.loc 1 121 5 is_stmt 1 view .LVU68
 121:Src/stm32f2xx_hal_msp.c ****     {
 243              		.loc 1 121 9 is_stmt 0 view .LVU69
 244 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 245              	.LVL5:
 121:Src/stm32f2xx_hal_msp.c ****     {
 246              		.loc 1 121 8 view .LVU70
 247 00a6 58B9     		cbnz	r0, .L10
 248              	.L7:
 126:Src/stm32f2xx_hal_msp.c **** 
 249              		.loc 1 126 5 is_stmt 1 view .LVU71
 126:Src/stm32f2xx_hal_msp.c **** 
 250              		.loc 1 126 5 view .LVU72
 251 00a8 094B     		ldr	r3, .L11+8
 252 00aa A360     		str	r3, [r4, #8]
 126:Src/stm32f2xx_hal_msp.c **** 
 253              		.loc 1 126 5 view .LVU73
 254 00ac 9C63     		str	r4, [r3, #56]
 126:Src/stm32f2xx_hal_msp.c **** 
 255              		.loc 1 126 5 view .LVU74
 129:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 256              		.loc 1 129 5 view .LVU75
 257 00ae 0022     		movs	r2, #0
 258 00b0 1146     		mov	r1, r2
 259 00b2 3620     		movs	r0, #54
 260 00b4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 261              	.LVL6:
 130:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 262              		.loc 1 130 5 view .LVU76
 263 00b8 3620     		movs	r0, #54
 264 00ba FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 265              	.LVL7:
 266              		.loc 1 136 1 is_stmt 0 view .LVU77
 267 00be ABE7     		b	.L5
 268              	.L10:
 123:Src/stm32f2xx_hal_msp.c ****     }
ARM GAS  /tmp/ccGWCCDG.s 			page 9


 269              		.loc 1 123 7 is_stmt 1 view .LVU78
 270 00c0 FFF7FEFF 		bl	Error_Handler
 271              	.LVL8:
 272 00c4 F0E7     		b	.L7
 273              	.L12:
 274 00c6 00BF     		.align	2
 275              	.L11:
 276 00c8 00740040 		.word	1073771520
 277 00cc 00000240 		.word	1073872896
 278 00d0 00000000 		.word	hdma_dac1
 279 00d4 88600240 		.word	1073897608
 280              		.cfi_endproc
 281              	.LFE73:
 283              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 284              		.align	1
 285              		.global	HAL_DAC_MspDeInit
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu softvfp
 291              	HAL_DAC_MspDeInit:
 292              	.LVL9:
 293              	.LFB74:
 137:Src/stm32f2xx_hal_msp.c **** 
 138:Src/stm32f2xx_hal_msp.c **** /**
 139:Src/stm32f2xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 140:Src/stm32f2xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 141:Src/stm32f2xx_hal_msp.c **** * @param hdac: DAC handle pointer
 142:Src/stm32f2xx_hal_msp.c **** * @retval None
 143:Src/stm32f2xx_hal_msp.c **** */
 144:Src/stm32f2xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 145:Src/stm32f2xx_hal_msp.c **** {
 294              		.loc 1 145 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Src/stm32f2xx_hal_msp.c ****   if(hdac->Instance==DAC)
 298              		.loc 1 146 3 view .LVU80
 299              		.loc 1 146 10 is_stmt 0 view .LVU81
 300 0000 0268     		ldr	r2, [r0]
 301              		.loc 1 146 5 view .LVU82
 302 0002 094B     		ldr	r3, .L20
 303 0004 9A42     		cmp	r2, r3
 304 0006 00D0     		beq	.L19
 305 0008 7047     		bx	lr
 306              	.L19:
 145:Src/stm32f2xx_hal_msp.c ****   if(hdac->Instance==DAC)
 307              		.loc 1 145 1 view .LVU83
 308 000a 10B5     		push	{r4, lr}
 309              	.LCFI6:
 310              		.cfi_def_cfa_offset 8
 311              		.cfi_offset 4, -8
 312              		.cfi_offset 14, -4
 313 000c 0446     		mov	r4, r0
 147:Src/stm32f2xx_hal_msp.c ****   {
 148:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 0 */
 149:Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/ccGWCCDG.s 			page 10


 150:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 0 */
 151:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 152:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_DISABLE();
 314              		.loc 1 152 5 is_stmt 1 view .LVU84
 315 000e 074A     		ldr	r2, .L20+4
 316 0010 136C     		ldr	r3, [r2, #64]
 317 0012 23F00053 		bic	r3, r3, #536870912
 318 0016 1364     		str	r3, [r2, #64]
 153:Src/stm32f2xx_hal_msp.c **** 
 154:Src/stm32f2xx_hal_msp.c ****     /**DAC GPIO Configuration
 155:Src/stm32f2xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 156:Src/stm32f2xx_hal_msp.c ****     */
 157:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 319              		.loc 1 157 5 view .LVU85
 320 0018 1021     		movs	r1, #16
 321 001a 0548     		ldr	r0, .L20+8
 322              	.LVL10:
 323              		.loc 1 157 5 is_stmt 0 view .LVU86
 324 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 325              	.LVL11:
 158:Src/stm32f2xx_hal_msp.c **** 
 159:Src/stm32f2xx_hal_msp.c ****     /* DAC DMA DeInit */
 160:Src/stm32f2xx_hal_msp.c ****     HAL_DMA_DeInit(hdac->DMA_Handle1);
 326              		.loc 1 160 5 is_stmt 1 view .LVU87
 327 0020 A068     		ldr	r0, [r4, #8]
 328 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 329              	.LVL12:
 161:Src/stm32f2xx_hal_msp.c **** 
 162:Src/stm32f2xx_hal_msp.c ****     /* DAC interrupt DeInit */
 163:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN DAC:TIM6_DAC_IRQn disable */
 164:Src/stm32f2xx_hal_msp.c ****     /**
 165:Src/stm32f2xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM6_DAC_IRQn" interrupt
 166:Src/stm32f2xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 167:Src/stm32f2xx_hal_msp.c ****     */
 168:Src/stm32f2xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn); */
 169:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC:TIM6_DAC_IRQn disable */
 170:Src/stm32f2xx_hal_msp.c **** 
 171:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 172:Src/stm32f2xx_hal_msp.c **** 
 173:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 1 */
 174:Src/stm32f2xx_hal_msp.c ****   }
 175:Src/stm32f2xx_hal_msp.c **** 
 176:Src/stm32f2xx_hal_msp.c **** }
 330              		.loc 1 176 1 is_stmt 0 view .LVU88
 331 0026 10BD     		pop	{r4, pc}
 332              	.LVL13:
 333              	.L21:
 334              		.loc 1 176 1 view .LVU89
 335              		.align	2
 336              	.L20:
 337 0028 00740040 		.word	1073771520
 338 002c 00380240 		.word	1073887232
 339 0030 00000240 		.word	1073872896
 340              		.cfi_endproc
 341              	.LFE74:
 343              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 344              		.align	1
ARM GAS  /tmp/ccGWCCDG.s 			page 11


 345              		.global	HAL_SD_MspInit
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 349              		.fpu softvfp
 351              	HAL_SD_MspInit:
 352              	.LVL14:
 353              	.LFB75:
 177:Src/stm32f2xx_hal_msp.c **** 
 178:Src/stm32f2xx_hal_msp.c **** /**
 179:Src/stm32f2xx_hal_msp.c **** * @brief SD MSP Initialization
 180:Src/stm32f2xx_hal_msp.c **** * This function configures the hardware resources used in this example
 181:Src/stm32f2xx_hal_msp.c **** * @param hsd: SD handle pointer
 182:Src/stm32f2xx_hal_msp.c **** * @retval None
 183:Src/stm32f2xx_hal_msp.c **** */
 184:Src/stm32f2xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 185:Src/stm32f2xx_hal_msp.c **** {
 354              		.loc 1 185 1 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 32
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		.loc 1 185 1 is_stmt 0 view .LVU91
 359 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 360              	.LCFI7:
 361              		.cfi_def_cfa_offset 20
 362              		.cfi_offset 4, -20
 363              		.cfi_offset 5, -16
 364              		.cfi_offset 6, -12
 365              		.cfi_offset 7, -8
 366              		.cfi_offset 14, -4
 367 0002 89B0     		sub	sp, sp, #36
 368              	.LCFI8:
 369              		.cfi_def_cfa_offset 56
 186:Src/stm32f2xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 370              		.loc 1 186 3 is_stmt 1 view .LVU92
 371              		.loc 1 186 20 is_stmt 0 view .LVU93
 372 0004 0023     		movs	r3, #0
 373 0006 0393     		str	r3, [sp, #12]
 374 0008 0493     		str	r3, [sp, #16]
 375 000a 0593     		str	r3, [sp, #20]
 376 000c 0693     		str	r3, [sp, #24]
 377 000e 0793     		str	r3, [sp, #28]
 187:Src/stm32f2xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 378              		.loc 1 187 3 is_stmt 1 view .LVU94
 379              		.loc 1 187 9 is_stmt 0 view .LVU95
 380 0010 0268     		ldr	r2, [r0]
 381              		.loc 1 187 5 view .LVU96
 382 0012 244B     		ldr	r3, .L26
 383 0014 9A42     		cmp	r2, r3
 384 0016 01D0     		beq	.L25
 385              	.LVL15:
 386              	.L22:
 188:Src/stm32f2xx_hal_msp.c ****   {
 189:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
 190:Src/stm32f2xx_hal_msp.c **** 
 191:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
 192:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccGWCCDG.s 			page 12


 193:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 194:Src/stm32f2xx_hal_msp.c **** 
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 196:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 197:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 198:Src/stm32f2xx_hal_msp.c ****     PC8     ------> SDIO_D0
 199:Src/stm32f2xx_hal_msp.c ****     PC9     ------> SDIO_D1
 200:Src/stm32f2xx_hal_msp.c ****     PC10     ------> SDIO_D2
 201:Src/stm32f2xx_hal_msp.c ****     PC11     ------> SDIO_D3
 202:Src/stm32f2xx_hal_msp.c ****     PC12     ------> SDIO_CK
 203:Src/stm32f2xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 204:Src/stm32f2xx_hal_msp.c ****     */
 205:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 206:Src/stm32f2xx_hal_msp.c ****                           |GPIO_PIN_12;
 207:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 210:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 211:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 212:Src/stm32f2xx_hal_msp.c **** 
 213:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 214:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 218:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 219:Src/stm32f2xx_hal_msp.c **** 
 220:Src/stm32f2xx_hal_msp.c ****     /* SDIO interrupt Init */
 221:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 222:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 223:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 224:Src/stm32f2xx_hal_msp.c **** 
 225:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 226:Src/stm32f2xx_hal_msp.c ****   }
 227:Src/stm32f2xx_hal_msp.c **** 
 228:Src/stm32f2xx_hal_msp.c **** }
 387              		.loc 1 228 1 view .LVU97
 388 0018 09B0     		add	sp, sp, #36
 389              	.LCFI9:
 390              		.cfi_remember_state
 391              		.cfi_def_cfa_offset 20
 392              		@ sp needed
 393 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 394              	.LVL16:
 395              	.L25:
 396              	.LCFI10:
 397              		.cfi_restore_state
 193:Src/stm32f2xx_hal_msp.c **** 
 398              		.loc 1 193 5 is_stmt 1 view .LVU98
 399              	.LBB7:
 193:Src/stm32f2xx_hal_msp.c **** 
 400              		.loc 1 193 5 view .LVU99
 401 001c 0024     		movs	r4, #0
 402 001e 0094     		str	r4, [sp]
 193:Src/stm32f2xx_hal_msp.c **** 
 403              		.loc 1 193 5 view .LVU100
 404 0020 03F58633 		add	r3, r3, #68608
ARM GAS  /tmp/ccGWCCDG.s 			page 13


 405 0024 5A6C     		ldr	r2, [r3, #68]
 406 0026 42F40062 		orr	r2, r2, #2048
 407 002a 5A64     		str	r2, [r3, #68]
 193:Src/stm32f2xx_hal_msp.c **** 
 408              		.loc 1 193 5 view .LVU101
 409 002c 5A6C     		ldr	r2, [r3, #68]
 410 002e 02F40062 		and	r2, r2, #2048
 411 0032 0092     		str	r2, [sp]
 193:Src/stm32f2xx_hal_msp.c **** 
 412              		.loc 1 193 5 view .LVU102
 413 0034 009A     		ldr	r2, [sp]
 414              	.LBE7:
 193:Src/stm32f2xx_hal_msp.c **** 
 415              		.loc 1 193 5 view .LVU103
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 416              		.loc 1 195 5 view .LVU104
 417              	.LBB8:
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 418              		.loc 1 195 5 view .LVU105
 419 0036 0194     		str	r4, [sp, #4]
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 420              		.loc 1 195 5 view .LVU106
 421 0038 1A6B     		ldr	r2, [r3, #48]
 422 003a 42F00402 		orr	r2, r2, #4
 423 003e 1A63     		str	r2, [r3, #48]
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 424              		.loc 1 195 5 view .LVU107
 425 0040 1A6B     		ldr	r2, [r3, #48]
 426 0042 02F00402 		and	r2, r2, #4
 427 0046 0192     		str	r2, [sp, #4]
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 428              		.loc 1 195 5 view .LVU108
 429 0048 019A     		ldr	r2, [sp, #4]
 430              	.LBE8:
 195:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 431              		.loc 1 195 5 view .LVU109
 196:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 432              		.loc 1 196 5 view .LVU110
 433              	.LBB9:
 196:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 434              		.loc 1 196 5 view .LVU111
 435 004a 0294     		str	r4, [sp, #8]
 196:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 436              		.loc 1 196 5 view .LVU112
 437 004c 1A6B     		ldr	r2, [r3, #48]
 438 004e 42F00802 		orr	r2, r2, #8
 439 0052 1A63     		str	r2, [r3, #48]
 196:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 440              		.loc 1 196 5 view .LVU113
 441 0054 1B6B     		ldr	r3, [r3, #48]
 442 0056 03F00803 		and	r3, r3, #8
 443 005a 0293     		str	r3, [sp, #8]
 196:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 444              		.loc 1 196 5 view .LVU114
 445 005c 029B     		ldr	r3, [sp, #8]
 446              	.LBE9:
 196:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
ARM GAS  /tmp/ccGWCCDG.s 			page 14


 447              		.loc 1 196 5 view .LVU115
 205:Src/stm32f2xx_hal_msp.c ****                           |GPIO_PIN_12;
 448              		.loc 1 205 5 view .LVU116
 205:Src/stm32f2xx_hal_msp.c ****                           |GPIO_PIN_12;
 449              		.loc 1 205 25 is_stmt 0 view .LVU117
 450 005e 4FF4F853 		mov	r3, #7936
 451 0062 0393     		str	r3, [sp, #12]
 207:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 452              		.loc 1 207 5 is_stmt 1 view .LVU118
 207:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 453              		.loc 1 207 26 is_stmt 0 view .LVU119
 454 0064 0227     		movs	r7, #2
 455 0066 0497     		str	r7, [sp, #16]
 208:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 456              		.loc 1 208 5 is_stmt 1 view .LVU120
 209:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 457              		.loc 1 209 5 view .LVU121
 209:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 458              		.loc 1 209 27 is_stmt 0 view .LVU122
 459 0068 0326     		movs	r6, #3
 460 006a 0696     		str	r6, [sp, #24]
 210:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 461              		.loc 1 210 5 is_stmt 1 view .LVU123
 210:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 462              		.loc 1 210 31 is_stmt 0 view .LVU124
 463 006c 0C25     		movs	r5, #12
 464 006e 0795     		str	r5, [sp, #28]
 211:Src/stm32f2xx_hal_msp.c **** 
 465              		.loc 1 211 5 is_stmt 1 view .LVU125
 466 0070 0DEB0501 		add	r1, sp, r5
 467 0074 0C48     		ldr	r0, .L26+4
 468              	.LVL17:
 211:Src/stm32f2xx_hal_msp.c **** 
 469              		.loc 1 211 5 is_stmt 0 view .LVU126
 470 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 471              	.LVL18:
 213:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 472              		.loc 1 213 5 is_stmt 1 view .LVU127
 213:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 473              		.loc 1 213 25 is_stmt 0 view .LVU128
 474 007a 0423     		movs	r3, #4
 475 007c 0393     		str	r3, [sp, #12]
 214:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 476              		.loc 1 214 5 is_stmt 1 view .LVU129
 214:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 477              		.loc 1 214 26 is_stmt 0 view .LVU130
 478 007e 0497     		str	r7, [sp, #16]
 215:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 479              		.loc 1 215 5 is_stmt 1 view .LVU131
 215:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 480              		.loc 1 215 26 is_stmt 0 view .LVU132
 481 0080 0594     		str	r4, [sp, #20]
 216:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 482              		.loc 1 216 5 is_stmt 1 view .LVU133
 216:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 483              		.loc 1 216 27 is_stmt 0 view .LVU134
 484 0082 0696     		str	r6, [sp, #24]
ARM GAS  /tmp/ccGWCCDG.s 			page 15


 217:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 485              		.loc 1 217 5 is_stmt 1 view .LVU135
 217:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 486              		.loc 1 217 31 is_stmt 0 view .LVU136
 487 0084 0795     		str	r5, [sp, #28]
 218:Src/stm32f2xx_hal_msp.c **** 
 488              		.loc 1 218 5 is_stmt 1 view .LVU137
 489 0086 0DEB0501 		add	r1, sp, r5
 490 008a 0848     		ldr	r0, .L26+8
 491 008c FFF7FEFF 		bl	HAL_GPIO_Init
 492              	.LVL19:
 221:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 493              		.loc 1 221 5 view .LVU138
 494 0090 2246     		mov	r2, r4
 495 0092 2146     		mov	r1, r4
 496 0094 3120     		movs	r0, #49
 497 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 498              	.LVL20:
 222:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 499              		.loc 1 222 5 view .LVU139
 500 009a 3120     		movs	r0, #49
 501 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 502              	.LVL21:
 503              		.loc 1 228 1 is_stmt 0 view .LVU140
 504 00a0 BAE7     		b	.L22
 505              	.L27:
 506 00a2 00BF     		.align	2
 507              	.L26:
 508 00a4 002C0140 		.word	1073818624
 509 00a8 00080240 		.word	1073874944
 510 00ac 000C0240 		.word	1073875968
 511              		.cfi_endproc
 512              	.LFE75:
 514              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 515              		.align	1
 516              		.global	HAL_SD_MspDeInit
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 520              		.fpu softvfp
 522              	HAL_SD_MspDeInit:
 523              	.LVL22:
 524              	.LFB76:
 229:Src/stm32f2xx_hal_msp.c **** 
 230:Src/stm32f2xx_hal_msp.c **** /**
 231:Src/stm32f2xx_hal_msp.c **** * @brief SD MSP De-Initialization
 232:Src/stm32f2xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 233:Src/stm32f2xx_hal_msp.c **** * @param hsd: SD handle pointer
 234:Src/stm32f2xx_hal_msp.c **** * @retval None
 235:Src/stm32f2xx_hal_msp.c **** */
 236:Src/stm32f2xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 237:Src/stm32f2xx_hal_msp.c **** {
 525              		.loc 1 237 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		.loc 1 237 1 is_stmt 0 view .LVU142
ARM GAS  /tmp/ccGWCCDG.s 			page 16


 530 0000 08B5     		push	{r3, lr}
 531              	.LCFI11:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 3, -8
 534              		.cfi_offset 14, -4
 238:Src/stm32f2xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 535              		.loc 1 238 3 is_stmt 1 view .LVU143
 536              		.loc 1 238 9 is_stmt 0 view .LVU144
 537 0002 0268     		ldr	r2, [r0]
 538              		.loc 1 238 5 view .LVU145
 539 0004 0A4B     		ldr	r3, .L32
 540 0006 9A42     		cmp	r2, r3
 541 0008 00D0     		beq	.L31
 542              	.LVL23:
 543              	.L28:
 239:Src/stm32f2xx_hal_msp.c ****   {
 240:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 241:Src/stm32f2xx_hal_msp.c **** 
 242:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 243:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 244:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 245:Src/stm32f2xx_hal_msp.c **** 
 246:Src/stm32f2xx_hal_msp.c ****     /**SDIO GPIO Configuration
 247:Src/stm32f2xx_hal_msp.c ****     PC8     ------> SDIO_D0
 248:Src/stm32f2xx_hal_msp.c ****     PC9     ------> SDIO_D1
 249:Src/stm32f2xx_hal_msp.c ****     PC10     ------> SDIO_D2
 250:Src/stm32f2xx_hal_msp.c ****     PC11     ------> SDIO_D3
 251:Src/stm32f2xx_hal_msp.c ****     PC12     ------> SDIO_CK
 252:Src/stm32f2xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 253:Src/stm32f2xx_hal_msp.c ****     */
 254:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 255:Src/stm32f2xx_hal_msp.c ****                           |GPIO_PIN_12);
 256:Src/stm32f2xx_hal_msp.c **** 
 257:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 258:Src/stm32f2xx_hal_msp.c **** 
 259:Src/stm32f2xx_hal_msp.c ****     /* SDIO interrupt DeInit */
 260:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDIO_IRQn);
 261:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 262:Src/stm32f2xx_hal_msp.c **** 
 263:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 264:Src/stm32f2xx_hal_msp.c ****   }
 265:Src/stm32f2xx_hal_msp.c **** 
 266:Src/stm32f2xx_hal_msp.c **** }
 544              		.loc 1 266 1 view .LVU146
 545 000a 08BD     		pop	{r3, pc}
 546              	.LVL24:
 547              	.L31:
 244:Src/stm32f2xx_hal_msp.c **** 
 548              		.loc 1 244 5 is_stmt 1 view .LVU147
 549 000c 094A     		ldr	r2, .L32+4
 550 000e 536C     		ldr	r3, [r2, #68]
 551 0010 23F40063 		bic	r3, r3, #2048
 552 0014 5364     		str	r3, [r2, #68]
 254:Src/stm32f2xx_hal_msp.c ****                           |GPIO_PIN_12);
 553              		.loc 1 254 5 view .LVU148
 554 0016 4FF4F851 		mov	r1, #7936
 555 001a 0748     		ldr	r0, .L32+8
ARM GAS  /tmp/ccGWCCDG.s 			page 17


 556              	.LVL25:
 254:Src/stm32f2xx_hal_msp.c ****                           |GPIO_PIN_12);
 557              		.loc 1 254 5 is_stmt 0 view .LVU149
 558 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 559              	.LVL26:
 257:Src/stm32f2xx_hal_msp.c **** 
 560              		.loc 1 257 5 is_stmt 1 view .LVU150
 561 0020 0421     		movs	r1, #4
 562 0022 0648     		ldr	r0, .L32+12
 563 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 564              	.LVL27:
 260:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 565              		.loc 1 260 5 view .LVU151
 566 0028 3120     		movs	r0, #49
 567 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 568              	.LVL28:
 569              		.loc 1 266 1 is_stmt 0 view .LVU152
 570 002e ECE7     		b	.L28
 571              	.L33:
 572              		.align	2
 573              	.L32:
 574 0030 002C0140 		.word	1073818624
 575 0034 00380240 		.word	1073887232
 576 0038 00080240 		.word	1073874944
 577 003c 000C0240 		.word	1073875968
 578              		.cfi_endproc
 579              	.LFE76:
 581              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 582              		.align	1
 583              		.global	HAL_TIM_Base_MspInit
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 587              		.fpu softvfp
 589              	HAL_TIM_Base_MspInit:
 590              	.LVL29:
 591              	.LFB77:
 267:Src/stm32f2xx_hal_msp.c **** 
 268:Src/stm32f2xx_hal_msp.c **** /**
 269:Src/stm32f2xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 270:Src/stm32f2xx_hal_msp.c **** * This function configures the hardware resources used in this example
 271:Src/stm32f2xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 272:Src/stm32f2xx_hal_msp.c **** * @retval None
 273:Src/stm32f2xx_hal_msp.c **** */
 274:Src/stm32f2xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 275:Src/stm32f2xx_hal_msp.c **** {
 592              		.loc 1 275 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 16
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		.loc 1 275 1 is_stmt 0 view .LVU154
 597 0000 00B5     		push	{lr}
 598              	.LCFI12:
 599              		.cfi_def_cfa_offset 4
 600              		.cfi_offset 14, -4
 601 0002 85B0     		sub	sp, sp, #20
 602              	.LCFI13:
ARM GAS  /tmp/ccGWCCDG.s 			page 18


 603              		.cfi_def_cfa_offset 24
 276:Src/stm32f2xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 604              		.loc 1 276 3 is_stmt 1 view .LVU155
 605              		.loc 1 276 15 is_stmt 0 view .LVU156
 606 0004 0368     		ldr	r3, [r0]
 607              		.loc 1 276 5 view .LVU157
 608 0006 204A     		ldr	r2, .L42
 609 0008 9342     		cmp	r3, r2
 610 000a 08D0     		beq	.L39
 277:Src/stm32f2xx_hal_msp.c ****   {
 278:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 279:Src/stm32f2xx_hal_msp.c **** 
 280:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 281:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
 282:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 283:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 284:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 285:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 286:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 287:Src/stm32f2xx_hal_msp.c **** 
 288:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 289:Src/stm32f2xx_hal_msp.c ****   }
 290:Src/stm32f2xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 611              		.loc 1 290 8 is_stmt 1 view .LVU158
 612              		.loc 1 290 10 is_stmt 0 view .LVU159
 613 000c 1F4A     		ldr	r2, .L42+4
 614 000e 9342     		cmp	r3, r2
 615 0010 19D0     		beq	.L40
 291:Src/stm32f2xx_hal_msp.c ****   {
 292:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 293:Src/stm32f2xx_hal_msp.c **** 
 294:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 295:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
 296:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 297:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 298:Src/stm32f2xx_hal_msp.c **** 
 299:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 300:Src/stm32f2xx_hal_msp.c ****   }
 301:Src/stm32f2xx_hal_msp.c ****   else if(htim_base->Instance==TIM6)
 616              		.loc 1 301 8 is_stmt 1 view .LVU160
 617              		.loc 1 301 10 is_stmt 0 view .LVU161
 618 0012 1F4A     		ldr	r2, .L42+8
 619 0014 9342     		cmp	r3, r2
 620 0016 23D0     		beq	.L41
 621              	.LVL30:
 622              	.L34:
 302:Src/stm32f2xx_hal_msp.c ****   {
 303:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 304:Src/stm32f2xx_hal_msp.c **** 
 305:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
 306:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock enable */
 307:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 308:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 309:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 310:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 311:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 312:Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/ccGWCCDG.s 			page 19


 313:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 314:Src/stm32f2xx_hal_msp.c ****   }
 315:Src/stm32f2xx_hal_msp.c **** 
 316:Src/stm32f2xx_hal_msp.c **** }
 623              		.loc 1 316 1 view .LVU162
 624 0018 05B0     		add	sp, sp, #20
 625              	.LCFI14:
 626              		.cfi_remember_state
 627              		.cfi_def_cfa_offset 4
 628              		@ sp needed
 629 001a 5DF804FB 		ldr	pc, [sp], #4
 630              	.LVL31:
 631              	.L39:
 632              	.LCFI15:
 633              		.cfi_restore_state
 282:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 634              		.loc 1 282 5 is_stmt 1 view .LVU163
 635              	.LBB10:
 282:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 636              		.loc 1 282 5 view .LVU164
 637 001e 0021     		movs	r1, #0
 638 0020 0191     		str	r1, [sp, #4]
 282:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 639              		.loc 1 282 5 view .LVU165
 640 0022 1C4B     		ldr	r3, .L42+12
 641 0024 5A6C     		ldr	r2, [r3, #68]
 642 0026 42F00102 		orr	r2, r2, #1
 643 002a 5A64     		str	r2, [r3, #68]
 282:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 644              		.loc 1 282 5 view .LVU166
 645 002c 5B6C     		ldr	r3, [r3, #68]
 646 002e 03F00103 		and	r3, r3, #1
 647 0032 0193     		str	r3, [sp, #4]
 282:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 648              		.loc 1 282 5 view .LVU167
 649 0034 019B     		ldr	r3, [sp, #4]
 650              	.LBE10:
 282:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt Init */
 651              		.loc 1 282 5 view .LVU168
 284:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 652              		.loc 1 284 5 view .LVU169
 653 0036 0A46     		mov	r2, r1
 654 0038 1920     		movs	r0, #25
 655              	.LVL32:
 284:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 656              		.loc 1 284 5 is_stmt 0 view .LVU170
 657 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 658              	.LVL33:
 285:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 659              		.loc 1 285 5 is_stmt 1 view .LVU171
 660 003e 1920     		movs	r0, #25
 661 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 662              	.LVL34:
 663 0044 E8E7     		b	.L34
 664              	.LVL35:
 665              	.L40:
 296:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  /tmp/ccGWCCDG.s 			page 20


 666              		.loc 1 296 5 view .LVU172
 667              	.LBB11:
 296:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 668              		.loc 1 296 5 view .LVU173
 669 0046 0023     		movs	r3, #0
 670 0048 0293     		str	r3, [sp, #8]
 296:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 671              		.loc 1 296 5 view .LVU174
 672 004a 124B     		ldr	r3, .L42+12
 673 004c 1A6C     		ldr	r2, [r3, #64]
 674 004e 42F00202 		orr	r2, r2, #2
 675 0052 1A64     		str	r2, [r3, #64]
 296:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 676              		.loc 1 296 5 view .LVU175
 677 0054 1B6C     		ldr	r3, [r3, #64]
 678 0056 03F00203 		and	r3, r3, #2
 679 005a 0293     		str	r3, [sp, #8]
 296:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 680              		.loc 1 296 5 view .LVU176
 681 005c 029B     		ldr	r3, [sp, #8]
 682              	.LBE11:
 296:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 683              		.loc 1 296 5 view .LVU177
 684 005e DBE7     		b	.L34
 685              	.L41:
 307:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 686              		.loc 1 307 5 view .LVU178
 687              	.LBB12:
 307:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 688              		.loc 1 307 5 view .LVU179
 689 0060 0021     		movs	r1, #0
 690 0062 0391     		str	r1, [sp, #12]
 307:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 691              		.loc 1 307 5 view .LVU180
 692 0064 0B4B     		ldr	r3, .L42+12
 693 0066 1A6C     		ldr	r2, [r3, #64]
 694 0068 42F01002 		orr	r2, r2, #16
 695 006c 1A64     		str	r2, [r3, #64]
 307:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 696              		.loc 1 307 5 view .LVU181
 697 006e 1B6C     		ldr	r3, [r3, #64]
 698 0070 03F01003 		and	r3, r3, #16
 699 0074 0393     		str	r3, [sp, #12]
 307:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 700              		.loc 1 307 5 view .LVU182
 701 0076 039B     		ldr	r3, [sp, #12]
 702              	.LBE12:
 307:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt Init */
 703              		.loc 1 307 5 view .LVU183
 309:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 704              		.loc 1 309 5 view .LVU184
 705 0078 0A46     		mov	r2, r1
 706 007a 3620     		movs	r0, #54
 707              	.LVL36:
 309:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 708              		.loc 1 309 5 is_stmt 0 view .LVU185
 709 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccGWCCDG.s 			page 21


 710              	.LVL37:
 310:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 711              		.loc 1 310 5 is_stmt 1 view .LVU186
 712 0080 3620     		movs	r0, #54
 713 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 714              	.LVL38:
 715              		.loc 1 316 1 is_stmt 0 view .LVU187
 716 0086 C7E7     		b	.L34
 717              	.L43:
 718              		.align	2
 719              	.L42:
 720 0088 00000140 		.word	1073807360
 721 008c 00040040 		.word	1073742848
 722 0090 00100040 		.word	1073745920
 723 0094 00380240 		.word	1073887232
 724              		.cfi_endproc
 725              	.LFE77:
 727              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 728              		.align	1
 729              		.global	HAL_TIM_MspPostInit
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu softvfp
 735              	HAL_TIM_MspPostInit:
 736              	.LVL39:
 737              	.LFB78:
 317:Src/stm32f2xx_hal_msp.c **** 
 318:Src/stm32f2xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 319:Src/stm32f2xx_hal_msp.c **** {
 738              		.loc 1 319 1 is_stmt 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 32
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              		.loc 1 319 1 is_stmt 0 view .LVU189
 743 0000 00B5     		push	{lr}
 744              	.LCFI16:
 745              		.cfi_def_cfa_offset 4
 746              		.cfi_offset 14, -4
 747 0002 89B0     		sub	sp, sp, #36
 748              	.LCFI17:
 749              		.cfi_def_cfa_offset 40
 320:Src/stm32f2xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 750              		.loc 1 320 3 is_stmt 1 view .LVU190
 751              		.loc 1 320 20 is_stmt 0 view .LVU191
 752 0004 0023     		movs	r3, #0
 753 0006 0393     		str	r3, [sp, #12]
 754 0008 0493     		str	r3, [sp, #16]
 755 000a 0593     		str	r3, [sp, #20]
 756 000c 0693     		str	r3, [sp, #24]
 757 000e 0793     		str	r3, [sp, #28]
 321:Src/stm32f2xx_hal_msp.c ****   if(htim->Instance==TIM1)
 758              		.loc 1 321 3 is_stmt 1 view .LVU192
 759              		.loc 1 321 10 is_stmt 0 view .LVU193
 760 0010 0368     		ldr	r3, [r0]
 761              		.loc 1 321 5 view .LVU194
 762 0012 1C4A     		ldr	r2, .L50
ARM GAS  /tmp/ccGWCCDG.s 			page 22


 763 0014 9342     		cmp	r3, r2
 764 0016 05D0     		beq	.L48
 322:Src/stm32f2xx_hal_msp.c ****   {
 323:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 324:Src/stm32f2xx_hal_msp.c **** 
 325:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 326:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 327:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 328:Src/stm32f2xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 329:Src/stm32f2xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 330:Src/stm32f2xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 331:Src/stm32f2xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 332:Src/stm32f2xx_hal_msp.c ****     */
 333:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = LAMP_A_CTRL_Pin|LAMP_B_CTRL_Pin|LAMP_C_CTRL_Pin|LAMP_D_CTRL_Pin;
 334:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 335:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 338:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 339:Src/stm32f2xx_hal_msp.c **** 
 340:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 341:Src/stm32f2xx_hal_msp.c **** 
 342:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 343:Src/stm32f2xx_hal_msp.c ****   }
 344:Src/stm32f2xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 765              		.loc 1 344 8 is_stmt 1 view .LVU195
 766              		.loc 1 344 10 is_stmt 0 view .LVU196
 767 0018 1B4A     		ldr	r2, .L50+4
 768 001a 9342     		cmp	r3, r2
 769 001c 1AD0     		beq	.L49
 770              	.LVL40:
 771              	.L44:
 345:Src/stm32f2xx_hal_msp.c ****   {
 346:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 347:Src/stm32f2xx_hal_msp.c **** 
 348:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 349:Src/stm32f2xx_hal_msp.c **** 
 350:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 351:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 352:Src/stm32f2xx_hal_msp.c ****     PC6     ------> TIM3_CH1
 353:Src/stm32f2xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 354:Src/stm32f2xx_hal_msp.c ****     */
 355:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pin = LAMP_E_CTRL_Pin|LAMP_F_CTRL_Pin;
 356:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 357:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 359:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 360:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 361:Src/stm32f2xx_hal_msp.c **** 
 362:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 363:Src/stm32f2xx_hal_msp.c **** 
 364:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 365:Src/stm32f2xx_hal_msp.c ****   }
 366:Src/stm32f2xx_hal_msp.c **** 
 367:Src/stm32f2xx_hal_msp.c **** }
 772              		.loc 1 367 1 view .LVU197
 773 001e 09B0     		add	sp, sp, #36
ARM GAS  /tmp/ccGWCCDG.s 			page 23


 774              	.LCFI18:
 775              		.cfi_remember_state
 776              		.cfi_def_cfa_offset 4
 777              		@ sp needed
 778 0020 5DF804FB 		ldr	pc, [sp], #4
 779              	.LVL41:
 780              	.L48:
 781              	.LCFI19:
 782              		.cfi_restore_state
 326:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 783              		.loc 1 326 5 is_stmt 1 view .LVU198
 784              	.LBB13:
 326:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 785              		.loc 1 326 5 view .LVU199
 786 0024 0023     		movs	r3, #0
 787 0026 0193     		str	r3, [sp, #4]
 326:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 788              		.loc 1 326 5 view .LVU200
 789 0028 184B     		ldr	r3, .L50+8
 790 002a 1A6B     		ldr	r2, [r3, #48]
 791 002c 42F00102 		orr	r2, r2, #1
 792 0030 1A63     		str	r2, [r3, #48]
 326:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 793              		.loc 1 326 5 view .LVU201
 794 0032 1B6B     		ldr	r3, [r3, #48]
 795 0034 03F00103 		and	r3, r3, #1
 796 0038 0193     		str	r3, [sp, #4]
 326:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 797              		.loc 1 326 5 view .LVU202
 798 003a 019B     		ldr	r3, [sp, #4]
 799              	.LBE13:
 326:Src/stm32f2xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 800              		.loc 1 326 5 view .LVU203
 333:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801              		.loc 1 333 5 view .LVU204
 333:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802              		.loc 1 333 25 is_stmt 0 view .LVU205
 803 003c 4FF47063 		mov	r3, #3840
 804 0040 0393     		str	r3, [sp, #12]
 334:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 805              		.loc 1 334 5 is_stmt 1 view .LVU206
 334:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 806              		.loc 1 334 26 is_stmt 0 view .LVU207
 807 0042 1223     		movs	r3, #18
 808 0044 0493     		str	r3, [sp, #16]
 335:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 809              		.loc 1 335 5 is_stmt 1 view .LVU208
 336:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 810              		.loc 1 336 5 view .LVU209
 337:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 811              		.loc 1 337 5 view .LVU210
 337:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 812              		.loc 1 337 31 is_stmt 0 view .LVU211
 813 0046 0123     		movs	r3, #1
 814 0048 0793     		str	r3, [sp, #28]
 338:Src/stm32f2xx_hal_msp.c **** 
 815              		.loc 1 338 5 is_stmt 1 view .LVU212
ARM GAS  /tmp/ccGWCCDG.s 			page 24


 816 004a 03A9     		add	r1, sp, #12
 817 004c 1048     		ldr	r0, .L50+12
 818              	.LVL42:
 338:Src/stm32f2xx_hal_msp.c **** 
 819              		.loc 1 338 5 is_stmt 0 view .LVU213
 820 004e FFF7FEFF 		bl	HAL_GPIO_Init
 821              	.LVL43:
 822 0052 E4E7     		b	.L44
 823              	.LVL44:
 824              	.L49:
 350:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 825              		.loc 1 350 5 is_stmt 1 view .LVU214
 826              	.LBB14:
 350:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 827              		.loc 1 350 5 view .LVU215
 828 0054 0023     		movs	r3, #0
 829 0056 0293     		str	r3, [sp, #8]
 350:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 830              		.loc 1 350 5 view .LVU216
 831 0058 0C4B     		ldr	r3, .L50+8
 832 005a 1A6B     		ldr	r2, [r3, #48]
 833 005c 42F00402 		orr	r2, r2, #4
 834 0060 1A63     		str	r2, [r3, #48]
 350:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 835              		.loc 1 350 5 view .LVU217
 836 0062 1B6B     		ldr	r3, [r3, #48]
 837 0064 03F00403 		and	r3, r3, #4
 838 0068 0293     		str	r3, [sp, #8]
 350:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 839              		.loc 1 350 5 view .LVU218
 840 006a 029B     		ldr	r3, [sp, #8]
 841              	.LBE14:
 350:Src/stm32f2xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 842              		.loc 1 350 5 view .LVU219
 355:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 843              		.loc 1 355 5 view .LVU220
 355:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 844              		.loc 1 355 25 is_stmt 0 view .LVU221
 845 006c C023     		movs	r3, #192
 846 006e 0393     		str	r3, [sp, #12]
 356:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 847              		.loc 1 356 5 is_stmt 1 view .LVU222
 356:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 848              		.loc 1 356 26 is_stmt 0 view .LVU223
 849 0070 1223     		movs	r3, #18
 850 0072 0493     		str	r3, [sp, #16]
 357:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 851              		.loc 1 357 5 is_stmt 1 view .LVU224
 358:Src/stm32f2xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 852              		.loc 1 358 5 view .LVU225
 359:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 853              		.loc 1 359 5 view .LVU226
 359:Src/stm32f2xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 854              		.loc 1 359 31 is_stmt 0 view .LVU227
 855 0074 0223     		movs	r3, #2
 856 0076 0793     		str	r3, [sp, #28]
 360:Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/ccGWCCDG.s 			page 25


 857              		.loc 1 360 5 is_stmt 1 view .LVU228
 858 0078 03A9     		add	r1, sp, #12
 859 007a 0648     		ldr	r0, .L50+16
 860              	.LVL45:
 360:Src/stm32f2xx_hal_msp.c **** 
 861              		.loc 1 360 5 is_stmt 0 view .LVU229
 862 007c FFF7FEFF 		bl	HAL_GPIO_Init
 863              	.LVL46:
 864              		.loc 1 367 1 view .LVU230
 865 0080 CDE7     		b	.L44
 866              	.L51:
 867 0082 00BF     		.align	2
 868              	.L50:
 869 0084 00000140 		.word	1073807360
 870 0088 00040040 		.word	1073742848
 871 008c 00380240 		.word	1073887232
 872 0090 00000240 		.word	1073872896
 873 0094 00080240 		.word	1073874944
 874              		.cfi_endproc
 875              	.LFE78:
 877              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 878              		.align	1
 879              		.global	HAL_TIM_Base_MspDeInit
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 883              		.fpu softvfp
 885              	HAL_TIM_Base_MspDeInit:
 886              	.LVL47:
 887              	.LFB79:
 368:Src/stm32f2xx_hal_msp.c **** /**
 369:Src/stm32f2xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 370:Src/stm32f2xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 371:Src/stm32f2xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 372:Src/stm32f2xx_hal_msp.c **** * @retval None
 373:Src/stm32f2xx_hal_msp.c **** */
 374:Src/stm32f2xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 375:Src/stm32f2xx_hal_msp.c **** {
 888              		.loc 1 375 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		.loc 1 375 1 is_stmt 0 view .LVU232
 893 0000 08B5     		push	{r3, lr}
 894              	.LCFI20:
 895              		.cfi_def_cfa_offset 8
 896              		.cfi_offset 3, -8
 897              		.cfi_offset 14, -4
 376:Src/stm32f2xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 898              		.loc 1 376 3 is_stmt 1 view .LVU233
 899              		.loc 1 376 15 is_stmt 0 view .LVU234
 900 0002 0368     		ldr	r3, [r0]
 901              		.loc 1 376 5 view .LVU235
 902 0004 104A     		ldr	r2, .L60
 903 0006 9342     		cmp	r3, r2
 904 0008 06D0     		beq	.L57
 377:Src/stm32f2xx_hal_msp.c ****   {
ARM GAS  /tmp/ccGWCCDG.s 			page 26


 378:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 379:Src/stm32f2xx_hal_msp.c **** 
 380:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 381:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 382:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 383:Src/stm32f2xx_hal_msp.c **** 
 384:Src/stm32f2xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 385:Src/stm32f2xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 386:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 387:Src/stm32f2xx_hal_msp.c **** 
 388:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 389:Src/stm32f2xx_hal_msp.c ****   }
 390:Src/stm32f2xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 905              		.loc 1 390 8 is_stmt 1 view .LVU236
 906              		.loc 1 390 10 is_stmt 0 view .LVU237
 907 000a 104A     		ldr	r2, .L60+4
 908 000c 9342     		cmp	r3, r2
 909 000e 0DD0     		beq	.L58
 391:Src/stm32f2xx_hal_msp.c ****   {
 392:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 393:Src/stm32f2xx_hal_msp.c **** 
 394:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 395:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 396:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 397:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 398:Src/stm32f2xx_hal_msp.c **** 
 399:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 400:Src/stm32f2xx_hal_msp.c ****   }
 401:Src/stm32f2xx_hal_msp.c ****   else if(htim_base->Instance==TIM6)
 910              		.loc 1 401 8 is_stmt 1 view .LVU238
 911              		.loc 1 401 10 is_stmt 0 view .LVU239
 912 0010 0F4A     		ldr	r2, .L60+8
 913 0012 9342     		cmp	r3, r2
 914 0014 11D0     		beq	.L59
 915              	.LVL48:
 916              	.L52:
 402:Src/stm32f2xx_hal_msp.c ****   {
 403:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 404:Src/stm32f2xx_hal_msp.c **** 
 405:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 406:Src/stm32f2xx_hal_msp.c ****     /* Peripheral clock disable */
 407:Src/stm32f2xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 408:Src/stm32f2xx_hal_msp.c **** 
 409:Src/stm32f2xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 410:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM6:TIM6_DAC_IRQn disable */
 411:Src/stm32f2xx_hal_msp.c ****     /**
 412:Src/stm32f2xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM6_DAC_IRQn" interrupt
 413:Src/stm32f2xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 414:Src/stm32f2xx_hal_msp.c ****     */
 415:Src/stm32f2xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn); */
 416:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM6:TIM6_DAC_IRQn disable */
 417:Src/stm32f2xx_hal_msp.c **** 
 418:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 419:Src/stm32f2xx_hal_msp.c **** 
 420:Src/stm32f2xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 421:Src/stm32f2xx_hal_msp.c ****   }
 422:Src/stm32f2xx_hal_msp.c **** 
ARM GAS  /tmp/ccGWCCDG.s 			page 27


 423:Src/stm32f2xx_hal_msp.c **** }
 917              		.loc 1 423 1 view .LVU240
 918 0016 08BD     		pop	{r3, pc}
 919              	.LVL49:
 920              	.L57:
 382:Src/stm32f2xx_hal_msp.c **** 
 921              		.loc 1 382 5 is_stmt 1 view .LVU241
 922 0018 02F59C32 		add	r2, r2, #79872
 923 001c 536C     		ldr	r3, [r2, #68]
 924 001e 23F00103 		bic	r3, r3, #1
 925 0022 5364     		str	r3, [r2, #68]
 385:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 926              		.loc 1 385 5 view .LVU242
 927 0024 1920     		movs	r0, #25
 928              	.LVL50:
 385:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 929              		.loc 1 385 5 is_stmt 0 view .LVU243
 930 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 931              	.LVL51:
 932 002a F4E7     		b	.L52
 933              	.LVL52:
 934              	.L58:
 396:Src/stm32f2xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 935              		.loc 1 396 5 is_stmt 1 view .LVU244
 936 002c 02F50D32 		add	r2, r2, #144384
 937 0030 136C     		ldr	r3, [r2, #64]
 938 0032 23F00203 		bic	r3, r3, #2
 939 0036 1364     		str	r3, [r2, #64]
 940 0038 EDE7     		b	.L52
 941              	.L59:
 407:Src/stm32f2xx_hal_msp.c **** 
 942              		.loc 1 407 5 view .LVU245
 943 003a 02F50A32 		add	r2, r2, #141312
 944 003e 136C     		ldr	r3, [r2, #64]
 945 0040 23F01003 		bic	r3, r3, #16
 946 0044 1364     		str	r3, [r2, #64]
 947              		.loc 1 423 1 is_stmt 0 view .LVU246
 948 0046 E6E7     		b	.L52
 949              	.L61:
 950              		.align	2
 951              	.L60:
 952 0048 00000140 		.word	1073807360
 953 004c 00040040 		.word	1073742848
 954 0050 00100040 		.word	1073745920
 955              		.cfi_endproc
 956              	.LFE79:
 958              		.text
 959              	.Letext0:
 960              		.file 2 "/home/onur/STM32Toolchain/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 961              		.file 3 "/home/onur/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 962              		.file 4 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f215xx.h"
 963              		.file 5 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_def.h"
 964              		.file 6 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_gpio.h"
 965              		.file 7 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_dma.h"
 966              		.file 8 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_dac.h"
 967              		.file 9 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_ll_sdmmc.h"
 968              		.file 10 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_sd.h"
ARM GAS  /tmp/ccGWCCDG.s 			page 28


 969              		.file 11 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_tim.h"
 970              		.file 12 "Drivers/STM32F2xx_HAL_Driver/Inc/stm32f2xx_hal_cortex.h"
 971              		.file 13 "Inc/main.h"
ARM GAS  /tmp/ccGWCCDG.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f2xx_hal_msp.c
     /tmp/ccGWCCDG.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccGWCCDG.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccGWCCDG.s:83     .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:90     .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/ccGWCCDG.s:276    .text.HAL_DAC_MspInit:00000000000000c8 $d
     /tmp/ccGWCCDG.s:284    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:291    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/ccGWCCDG.s:337    .text.HAL_DAC_MspDeInit:0000000000000028 $d
     /tmp/ccGWCCDG.s:344    .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:351    .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/ccGWCCDG.s:508    .text.HAL_SD_MspInit:00000000000000a4 $d
     /tmp/ccGWCCDG.s:515    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:522    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/ccGWCCDG.s:574    .text.HAL_SD_MspDeInit:0000000000000030 $d
     /tmp/ccGWCCDG.s:582    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:589    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccGWCCDG.s:720    .text.HAL_TIM_Base_MspInit:0000000000000088 $d
     /tmp/ccGWCCDG.s:728    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:735    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccGWCCDG.s:869    .text.HAL_TIM_MspPostInit:0000000000000084 $d
     /tmp/ccGWCCDG.s:878    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccGWCCDG.s:885    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccGWCCDG.s:952    .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_dac1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
