Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot a3_testbench_behav xil_defaultlib.a3_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3_top_module.v" Line 17. Module iir_a3_top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3.v" Line 17. Module iir_a3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" Line 17. Module iir_a1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" Line 17. Module iir_a1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" Line 17. Module iir_a1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3_top_module.v" Line 17. Module iir_a3_top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3.v" Line 17. Module iir_a3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" Line 17. Module iir_a1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" Line 17. Module iir_a1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" Line 17. Module iir_a1_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iir_a1_default
Compiling module xil_defaultlib.iir_a3
Compiling module xil_defaultlib.iir_a3_top_module
Compiling module xil_defaultlib.a3_testbench
WARNING: [XSIM 43-3373] "C:/Users/asus/Desktop/VLSI_lab1/lab1_a3/lab1_a3.srcs/sim_1/imports/iir_a3/a3_testbench.v" Line 48. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot a3_testbench_behav
