

================================================================
== Vitis HLS Report for 'train_step'
================================================================
* Date:           Wed May 14 09:49:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.70>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%sample_idx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %sample_idx" [../src/forward_fw.cpp:105]   --->   Operation 13 'read' 'sample_idx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%last_sample_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %last_sample" [../src/forward_fw.cpp:105]   --->   Operation 14 'read' 'last_sample_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%img_pos_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_0"   --->   Operation 15 'read' 'img_pos_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%img_pos_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_1"   --->   Operation 16 'read' 'img_pos_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%img_pos_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_2"   --->   Operation 17 'read' 'img_pos_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%img_pos_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_3"   --->   Operation 18 'read' 'img_pos_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%img_pos_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_4"   --->   Operation 19 'read' 'img_pos_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%img_pos_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_5"   --->   Operation 20 'read' 'img_pos_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%img_pos_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_6"   --->   Operation 21 'read' 'img_pos_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%img_pos_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_7"   --->   Operation 22 'read' 'img_pos_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [6/6] (1.45ns)   --->   "%call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:125]   --->   Operation 23 'call' 'call_ret4' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%img_neg_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_0"   --->   Operation 24 'read' 'img_neg_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%img_neg_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_1"   --->   Operation 25 'read' 'img_neg_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%img_neg_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_2"   --->   Operation 26 'read' 'img_neg_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%img_neg_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_3"   --->   Operation 27 'read' 'img_neg_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%img_neg_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_4"   --->   Operation 28 'read' 'img_neg_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%img_neg_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_5"   --->   Operation 29 'read' 'img_neg_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%img_neg_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_6"   --->   Operation 30 'read' 'img_neg_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%img_neg_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_7"   --->   Operation 31 'read' 'img_neg_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [6/6] (1.45ns)   --->   "%call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:129]   --->   Operation 32 'call' 'call_ret5' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sub_ln145)   --->   "%shl_ln145 = shl i32 %sample_idx_read, i32 4" [../src/forward_fw.cpp:145]   --->   Operation 33 'shl' 'shl_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.70ns) (out node of the LUT)   --->   "%sub_ln145 = sub i32 %shl_ln145, i32 %sample_idx_read" [../src/forward_fw.cpp:145]   --->   Operation 34 'sub' 'sub_ln145' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.70ns)   --->   "%icmp_ln146 = icmp_ne  i32 %last_sample_read, i32 0" [../src/forward_fw.cpp:146]   --->   Operation 35 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 36 [5/6] (6.47ns)   --->   "%call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:125]   --->   Operation 36 'call' 'call_ret4' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 37 [5/6] (6.47ns)   --->   "%call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:129]   --->   Operation 37 'call' 'call_ret5' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i32 %sub_ln145" [../src/forward_fw.cpp:145]   --->   Operation 38 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (6.86ns)   --->   "%mul_ln145 = mul i42 %zext_ln145, i42 5609753203" [../src/forward_fw.cpp:145]   --->   Operation 39 'mul' 'mul_ln145' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.86>
ST_3 : Operation 40 [4/6] (6.47ns)   --->   "%call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:125]   --->   Operation 40 'call' 'call_ret4' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 41 [4/6] (6.47ns)   --->   "%call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:129]   --->   Operation 41 'call' 'call_ret5' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 42 [1/2] (6.86ns)   --->   "%mul_ln145 = mul i42 %zext_ln145, i42 5609753203" [../src/forward_fw.cpp:145]   --->   Operation 42 'mul' 'mul_ln145' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i42.i32.i32, i42 %mul_ln145, i32 38, i32 41" [../src/forward_fw.cpp:146]   --->   Operation 43 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.47>
ST_4 : Operation 44 [3/6] (6.47ns)   --->   "%call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:125]   --->   Operation 44 'call' 'call_ret4' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 45 [3/6] (6.47ns)   --->   "%call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:129]   --->   Operation 45 'call' 'call_ret5' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln146)   --->   "%xor_ln146 = xor i4 %trunc_ln1, i4 15" [../src/forward_fw.cpp:146]   --->   Operation 46 'xor' 'xor_ln146' <Predicate = (icmp_ln146)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln146 = select i1 %icmp_ln146, i4 %xor_ln146, i4 %trunc_ln1" [../src/forward_fw.cpp:146]   --->   Operation 47 'select' 'select_ln146' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_vld.volatile.i4P0A, i4 %leds_port, i4 %select_ln146" [../src/forward_fw.cpp:146]   --->   Operation 48 'write' 'write_ln146' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.47>
ST_5 : Operation 49 [2/6] (6.47ns)   --->   "%call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:125]   --->   Operation 49 'call' 'call_ret4' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 50 [2/6] (6.47ns)   --->   "%call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:129]   --->   Operation 50 'call' 'call_ret5' <Predicate = true> <Delay = 6.47> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.85>
ST_6 : Operation 51 [1/6] (4.85ns)   --->   "%call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:125]   --->   Operation 51 'call' 'call_ret4' <Predicate = true> <Delay = 4.85> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_16 = extractvalue i32 %call_ret4" [../src/forward_fw.cpp:125]   --->   Operation 52 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_16, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3" [../src/forward_fw.cpp:125]   --->   Operation 53 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_17 = extractvalue i32 %call_ret4" [../src/forward_fw.cpp:125]   --->   Operation 54 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_17, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2" [../src/forward_fw.cpp:125]   --->   Operation 55 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_18 = extractvalue i32 %call_ret4" [../src/forward_fw.cpp:125]   --->   Operation 56 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_18, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1" [../src/forward_fw.cpp:125]   --->   Operation 57 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_19 = extractvalue i32 %call_ret4" [../src/forward_fw.cpp:125]   --->   Operation 58 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_19, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed" [../src/forward_fw.cpp:125]   --->   Operation 59 'store' 'store_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/6] (4.85ns)   --->   "%call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:129]   --->   Operation 60 'call' 'call_ret5' <Predicate = true> <Delay = 4.85> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_20 = extractvalue i32 %call_ret5" [../src/forward_fw.cpp:129]   --->   Operation 61 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_20, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7" [../src/forward_fw.cpp:129]   --->   Operation 62 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_21 = extractvalue i32 %call_ret5" [../src/forward_fw.cpp:129]   --->   Operation 63 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_21, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6" [../src/forward_fw.cpp:129]   --->   Operation 64 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_22 = extractvalue i32 %call_ret5" [../src/forward_fw.cpp:129]   --->   Operation 65 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_22, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5" [../src/forward_fw.cpp:129]   --->   Operation 66 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_23 = extractvalue i32 %call_ret5" [../src/forward_fw.cpp:129]   --->   Operation 67 'extractvalue' 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_23, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4" [../src/forward_fw.cpp:129]   --->   Operation 68 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 69 [4/4] (1.45ns)   --->   "%call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:133]   --->   Operation 69 'call' 'call_ln133' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 70 [3/4] (3.56ns)   --->   "%call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:133]   --->   Operation 70 'call' 'call_ln133' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.56>
ST_9 : Operation 71 [2/4] (3.56ns)   --->   "%call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:133]   --->   Operation 71 'call' 'call_ln133' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/4] (0.00ns)   --->   "%call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3" [../src/forward_fw.cpp:133]   --->   Operation 72 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.82>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%W1_0_0_load = load i2 %W1_0_0"   --->   Operation 73 'load' 'W1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%W1_0_1_load = load i2 %W1_0_1"   --->   Operation 74 'load' 'W1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%W1_0_2_load = load i2 %W1_0_2"   --->   Operation 75 'load' 'W1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%W1_0_3_load = load i2 %W1_0_3"   --->   Operation 76 'load' 'W1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%W1_1_0_load = load i2 %W1_1_0"   --->   Operation 77 'load' 'W1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%W1_1_1_load = load i2 %W1_1_1"   --->   Operation 78 'load' 'W1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%W1_1_2_load = load i2 %W1_1_2"   --->   Operation 79 'load' 'W1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%W1_1_3_load = load i2 %W1_1_3"   --->   Operation 80 'load' 'W1_1_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%W1_2_0_load = load i2 %W1_2_0"   --->   Operation 81 'load' 'W1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%W1_2_1_load = load i2 %W1_2_1"   --->   Operation 82 'load' 'W1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%W1_2_2_load = load i2 %W1_2_2"   --->   Operation 83 'load' 'W1_2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%W1_2_3_load = load i2 %W1_2_3"   --->   Operation 84 'load' 'W1_2_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%W1_3_0_load = load i2 %W1_3_0"   --->   Operation 85 'load' 'W1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%W1_3_1_load = load i2 %W1_3_1"   --->   Operation 86 'load' 'W1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%W1_3_2_load = load i2 %W1_3_2"   --->   Operation 87 'load' 'W1_3_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%W1_3_3_load = load i2 %W1_3_3"   --->   Operation 88 'load' 'W1_3_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%W1_4_0_load = load i2 %W1_4_0"   --->   Operation 89 'load' 'W1_4_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%W1_4_1_load = load i2 %W1_4_1"   --->   Operation 90 'load' 'W1_4_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%W1_4_2_load = load i2 %W1_4_2"   --->   Operation 91 'load' 'W1_4_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%W1_4_3_load = load i2 %W1_4_3"   --->   Operation 92 'load' 'W1_4_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%W1_5_0_load = load i2 %W1_5_0"   --->   Operation 93 'load' 'W1_5_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%W1_5_1_load = load i2 %W1_5_1"   --->   Operation 94 'load' 'W1_5_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%W1_5_2_load = load i2 %W1_5_2"   --->   Operation 95 'load' 'W1_5_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%W1_5_3_load = load i2 %W1_5_3"   --->   Operation 96 'load' 'W1_5_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%W1_6_0_load = load i2 %W1_6_0"   --->   Operation 97 'load' 'W1_6_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%W1_6_1_load = load i2 %W1_6_1"   --->   Operation 98 'load' 'W1_6_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%W1_6_2_load = load i2 %W1_6_2"   --->   Operation 99 'load' 'W1_6_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%W1_6_3_load = load i2 %W1_6_3"   --->   Operation 100 'load' 'W1_6_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%W1_7_0_load = load i2 %W1_7_0"   --->   Operation 101 'load' 'W1_7_0_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%W1_7_1_load = load i2 %W1_7_1"   --->   Operation 102 'load' 'W1_7_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%W1_7_2_load = load i2 %W1_7_2"   --->   Operation 103 'load' 'W1_7_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%W1_7_3_load = load i2 %W1_7_3"   --->   Operation 104 'load' 'W1_7_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [2/2] (3.82ns)   --->   "%call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_136_1, i8 %W1_out, i2 %W1_0_0_load, i2 %W1_0_1_load, i2 %W1_0_2_load, i2 %W1_0_3_load, i2 %W1_1_0_load, i2 %W1_1_1_load, i2 %W1_1_2_load, i2 %W1_1_3_load, i2 %W1_2_0_load, i2 %W1_2_1_load, i2 %W1_2_2_load, i2 %W1_2_3_load, i2 %W1_3_0_load, i2 %W1_3_1_load, i2 %W1_3_2_load, i2 %W1_3_3_load, i2 %W1_4_0_load, i2 %W1_4_1_load, i2 %W1_4_2_load, i2 %W1_4_3_load, i2 %W1_5_0_load, i2 %W1_5_1_load, i2 %W1_5_2_load, i2 %W1_5_3_load, i2 %W1_6_0_load, i2 %W1_6_1_load, i2 %W1_6_2_load, i2 %W1_6_3_load, i2 %W1_7_0_load, i2 %W1_7_1_load, i2 %W1_7_2_load, i2 %W1_7_3_load"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 3.82> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_141_4, i8 %W2_out"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.90>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln105 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [../src/forward_fw.cpp:105]   --->   Operation 107 'spectopmodule' 'spectopmodule_ln105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_0"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_0, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_0, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_1"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_1, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_26, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_1, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_2"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_2, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_11, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_2, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_3"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_3, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_0, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_3, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_4"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_4, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_4, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_5"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_5, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_5, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_6"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_6, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_6, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_7"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_7, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_7, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_0"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_0, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_5, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_0, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_1"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_1, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_1, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_2"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_2, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_2, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_3"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_3, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_18, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_3, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_4"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_4, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_4, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_5"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_5, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_12, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_5, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_6"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_6, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_25, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_6, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_7"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_7, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_13, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_7, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %last_sample"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %last_sample, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_14, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %last_sample, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sample_idx"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sample_idx, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sample_idx, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %leds_port"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %leds_port, void @empty_15, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W1_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %W1_out"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W2_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %W2_out"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_21, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/2] (4.90ns)   --->   "%call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_136_1, i8 %W1_out, i2 %W1_0_0_load, i2 %W1_0_1_load, i2 %W1_0_2_load, i2 %W1_0_3_load, i2 %W1_1_0_load, i2 %W1_1_1_load, i2 %W1_1_2_load, i2 %W1_1_3_load, i2 %W1_2_0_load, i2 %W1_2_1_load, i2 %W1_2_2_load, i2 %W1_2_3_load, i2 %W1_3_0_load, i2 %W1_3_1_load, i2 %W1_3_2_load, i2 %W1_3_3_load, i2 %W1_4_0_load, i2 %W1_4_1_load, i2 %W1_4_2_load, i2 %W1_4_3_load, i2 %W1_5_0_load, i2 %W1_5_1_load, i2 %W1_5_2_load, i2 %W1_5_3_load, i2 %W1_6_0_load, i2 %W1_6_1_load, i2 %W1_6_2_load, i2 %W1_6_3_load, i2 %W1_7_0_load, i2 %W1_7_1_load, i2 %W1_7_2_load, i2 %W1_7_3_load"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 170 [1/2] (4.90ns)   --->   "%call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_141_4, i8 %W2_out"   --->   Operation 170 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln147 = ret" [../src/forward_fw.cpp:147]   --->   Operation 171 'ret' 'ret_ln147' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.702ns
The critical path consists of the following:
	s_axi read operation ('sample_idx_read', ../src/forward_fw.cpp:105) on port 'sample_idx' (../src/forward_fw.cpp:105) [124]  (1.000 ns)
	'sub' operation 32 bit ('sub_ln145', ../src/forward_fw.cpp:145) [196]  (2.702 ns)

 <State 2>: 6.860ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln145', ../src/forward_fw.cpp:145) [198]  (6.860 ns)

 <State 3>: 6.860ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln145', ../src/forward_fw.cpp:145) [198]  (6.860 ns)

 <State 4>: 6.470ns
The critical path consists of the following:
	'call' operation 32 bit ('call_ret4', ../src/forward_fw.cpp:125) to 'forwardHidden' [134]  (6.470 ns)

 <State 5>: 6.470ns
The critical path consists of the following:
	'call' operation 32 bit ('call_ret4', ../src/forward_fw.cpp:125) to 'forwardHidden' [134]  (6.470 ns)

 <State 6>: 4.851ns
The critical path consists of the following:
	'call' operation 32 bit ('call_ret4', ../src/forward_fw.cpp:125) to 'forwardHidden' [134]  (4.851 ns)

 <State 7>: 1.450ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln133', ../src/forward_fw.cpp:133) to 'updateHidden' [160]  (1.450 ns)

 <State 8>: 3.565ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln133', ../src/forward_fw.cpp:133) to 'updateHidden' [160]  (3.565 ns)

 <State 9>: 3.565ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln133', ../src/forward_fw.cpp:133) to 'updateHidden' [160]  (3.565 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 3.827ns
The critical path consists of the following:
	'load' operation 2 bit ('W1_0_0_load') on static variable 'W1_0_0' [161]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'train_step_Pipeline_VITIS_LOOP_136_1' [193]  (3.827 ns)

 <State 12>: 4.901ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'train_step_Pipeline_VITIS_LOOP_136_1' [193]  (4.901 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
