$date
  Wed Apr 25 16:54:54 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 8 ! a[7:0] $end
$var reg 1 " alu $end
$var reg 1 # p $end
$var reg 1 $ d $end
$var reg 1 % r $end
$var reg 1 & add $end
$var reg 1 ' l $end
$scope module control $end
$var reg 8 ( i[7:0] $end
$var reg 1 ) aluskip $end
$var reg 1 * print $end
$var reg 1 + dispbeq $end
$var reg 1 , regwrite $end
$var reg 1 - addsub $end
$var reg 1 . load $end
$var reg 4 / s[3:0] $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
U"
U#
U$
U%
U&
U'
bUUUUUUUU (
U)
U*
U+
U,
U-
U.
bUUUU /
#10000000
b00110011 !
0"
0#
0$
1%
1&
1'
b00110011 (
0)
0*
0+
1,
1-
1.
b0000 /
#20000000
b01110011 !
0&
b01110011 (
0-
#30000000
b10110011 !
1"
0'
b10110011 (
1)
0.
b1000 /
#40000000
b11110011 !
0"
0%
b11110011 (
0)
0,
b0010 /
#50000000
b11000011 !
1"
1#
1$
b11000011 (
1)
1*
1+
b0111 /
#60000000
