Xilinx ASCII PSAXIMM Deviceimage
Created by PCW
Design name:  versal_cips_0; Version=Vivado_2019.2
Architecture: versalaicorees1
Part:         xcvc1902-vsva2197-1LP-e-S-es1
Date:         Tue Aug 20 20:30:34 2019
Bits:         2624
00000004
004F4443
00000200
0000004D
FFB0B96B
0001023D
1C000000
0004020D
18108002
00000001
00000064
00000000
0004020D
18224021
00000007
00000064
00000000
0004020D
18314007
00000003
00000064
00000000
0004020D
18314008
00000003
00000064
00000000
0004020D
18314009
00000003
00000064
00000000
0004020D
1831400A
00000003
00000064
00000000
0004020D
18320010
00000003
00000064
00000000
0004020D
1810C003
00000001
00000064
00000000
0004020D
1810C004
00000001
00000064
00000000
0004020D
1822402E
00000001
00000064
00000000
0004020D
1822402F
00000001
00000064
00000000
0004020D
18224019
00000007
00000064
00000000
0004020D
1822401A
00000007
00000064
00000000
0004020D
18224022
00000007
00000064
00000000
0004020D
18110005
00000001
00000064
00000000
