

================================================================
== Vivado HLS Report for 'ntt'
================================================================
* Date:           Fri Dec 11 13:10:39 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ntt_check
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    18.332|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  719|  719|  719|  719|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   38|   38|         8|          1|          1|    32|    yes   |
        |- Loop 2     |   38|   38|         8|          1|          1|    32|    yes   |
        |- Loop 3     |   38|   38|         8|          1|          1|    32|    yes   |
        |- Loop 4     |   55|   55|        11|          3|          1|    16|    yes   |
        |- Loop 5     |   94|   94|        47|          -|          -|     2|    no    |
        | + Loop 5.1  |   40|   40|         5|          5|          1|     8|    yes   |
        |- Loop 6     |  108|  108|        27|          -|          -|     4|    no    |
        | + Loop 6.1  |   20|   20|         5|          5|          1|     4|    yes   |
        |- Loop 7     |  136|  136|        17|          -|          -|     8|    no    |
        | + Loop 7.1  |   10|   10|         5|          5|          1|     2|    yes   |
        |- Loop 8     |  192|  192|        12|          -|          -|    16|    no    |
        | + Loop 8.1  |    5|    5|         5|          5|          1|     1|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 3, depth = 11
  * Pipeline-4: initiation interval (II) = 5, depth = 5
  * Pipeline-5: initiation interval (II) = 5, depth = 5
  * Pipeline-6: initiation interval (II) = 5, depth = 5
  * Pipeline-7: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 8
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 8, States = { 13 14 15 16 17 18 19 20 }
  Pipeline-2 : II = 1, D = 8, States = { 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 3, D = 11, States = { 37 38 39 40 41 42 43 44 45 46 47 }
  Pipeline-4 : II = 5, D = 5, States = { 54 55 56 57 58 }
  Pipeline-5 : II = 5, D = 5, States = { 65 66 67 68 69 }
  Pipeline-6 : II = 5, D = 5, States = { 76 77 78 79 80 }
  Pipeline-7 : II = 5, D = 5, States = { 87 88 89 90 91 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	11  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	21  / (exitcond2)
	14  / (!exitcond2)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	13  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	32  / (exitcond6)
	25  / (!exitcond6)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	24  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	48  / (exitcond7)
	38  / (!exitcond7)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	37  / true
48 --> 
	49  / true
49 --> 
	50  / (!exitcond3)
	60  / (exitcond3)
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	59  / (!tmp_129)
	55  / (tmp_129)
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	54  / true
59 --> 
	49  / true
60 --> 
	61  / (!exitcond4)
	71  / (exitcond4)
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	70  / (!tmp_197)
	66  / (tmp_197)
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	65  / true
70 --> 
	60  / true
71 --> 
	72  / (!exitcond5)
	82  / (exitcond5)
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	81  / (!tmp_266)
	77  / (tmp_266)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	76  / true
81 --> 
	71  / true
82 --> 
	83  / (!exitcond)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	92  / (!tmp_311)
	88  / (tmp_311)
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	87  / true
92 --> 
	82  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i32]* %zetas, i64 0, i64 1" [ntt.cpp:54]   --->   Operation 93 'getelementptr' 'zetas_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (2.77ns)   --->   "%zetas_load = load i32* %zetas_addr, align 4" [ntt.cpp:54]   --->   Operation 94 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q0) nounwind, !map !13"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q1) nounwind, !map !19"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q2) nounwind, !map !23"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q3) nounwind, !map !27"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q4) nounwind, !map !31"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q5) nounwind, !map !35"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q6) nounwind, !map !39"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %q7) nounwind, !map !43"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %zetas) nounwind, !map !47"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ntt_str) nounwind"   --->   Operation 104 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (2.77ns)   --->   "%zetas_load = load i32* %zetas_addr, align 4" [ntt.cpp:54]   --->   Operation 105 'load' 'zetas_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %zetas_load to i64" [ntt.cpp:59]   --->   Operation 106 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.35ns)   --->   "br label %1" [ntt.cpp:55]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%j1 = phi i6 [ 0, %0 ], [ %j_9, %2 ]" [ntt.cpp:55]   --->   Operation 108 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.22ns)   --->   "%exitcond1 = icmp eq i6 %j1, -32" [ntt.cpp:55]   --->   Operation 109 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.60ns)   --->   "%j_9 = add i6 %j1, 1" [ntt.cpp:55]   --->   Operation 110 'add' 'j_9' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader114.0, label %2" [ntt.cpp:55]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %j1 to i64" [ntt.cpp:59]   --->   Operation 112 'zext' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%q4_addr = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_11" [ntt.cpp:59]   --->   Operation 113 'getelementptr' 'q4_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (2.77ns)   --->   "%q4_load = load i32* %q4_addr, align 4" [ntt.cpp:59]   --->   Operation 114 'load' 'q4_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%q5_addr = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_11" [ntt.cpp:60]   --->   Operation 115 'getelementptr' 'q5_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (2.77ns)   --->   "%q5_load = load i32* %q5_addr, align 4" [ntt.cpp:60]   --->   Operation 116 'load' 'q5_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%q6_addr = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_11" [ntt.cpp:61]   --->   Operation 117 'getelementptr' 'q6_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (2.77ns)   --->   "%q6_load = load i32* %q6_addr, align 4" [ntt.cpp:61]   --->   Operation 118 'load' 'q6_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%q7_addr = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_11" [ntt.cpp:62]   --->   Operation 119 'getelementptr' 'q7_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (2.77ns)   --->   "%q7_load = load i32* %q7_addr, align 4" [ntt.cpp:62]   --->   Operation 120 'load' 'q7_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_11" [ntt.cpp:63]   --->   Operation 121 'getelementptr' 'q0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_11" [ntt.cpp:65]   --->   Operation 122 'getelementptr' 'q1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_11" [ntt.cpp:67]   --->   Operation 123 'getelementptr' 'q2_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%q3_addr = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_11" [ntt.cpp:69]   --->   Operation 124 'getelementptr' 'q3_addr' <Predicate = (!exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 125 [1/2] (2.77ns)   --->   "%q4_load = load i32* %q4_addr, align 4" [ntt.cpp:59]   --->   Operation 125 'load' 'q4_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 126 [1/2] (2.77ns)   --->   "%q5_load = load i32* %q5_addr, align 4" [ntt.cpp:60]   --->   Operation 126 'load' 'q5_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 127 [1/2] (2.77ns)   --->   "%q6_load = load i32* %q6_addr, align 4" [ntt.cpp:61]   --->   Operation 127 'load' 'q6_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 128 [1/2] (2.77ns)   --->   "%q7_load = load i32* %q7_addr, align 4" [ntt.cpp:62]   --->   Operation 128 'load' 'q7_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_12 = zext i32 %q4_load to i64" [ntt.cpp:59]   --->   Operation 129 'zext' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (6.88ns)   --->   "%tmp_13 = mul i64 %tmp_12, %tmp_3" [ntt.cpp:59]   --->   Operation 130 'mul' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %q5_load to i64" [ntt.cpp:60]   --->   Operation 131 'zext' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (6.88ns)   --->   "%tmp_15 = mul i64 %tmp_14, %tmp_3" [ntt.cpp:60]   --->   Operation 132 'mul' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_16 = zext i32 %q6_load to i64" [ntt.cpp:61]   --->   Operation 133 'zext' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (6.88ns)   --->   "%tmp_17 = mul i64 %tmp_16, %tmp_3" [ntt.cpp:61]   --->   Operation 134 'mul' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_18 = zext i32 %q7_load to i64" [ntt.cpp:62]   --->   Operation 135 'zext' 'tmp_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (6.88ns)   --->   "%tmp_19 = mul i64 %tmp_18, %tmp_3" [ntt.cpp:62]   --->   Operation 136 'mul' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 137 [4/4] (8.68ns)   --->   "%t0 = call fastcc i32 @montgomery_reduce(i64 %tmp_13)" [ntt.cpp:59]   --->   Operation 137 'call' 't0' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [4/4] (8.68ns)   --->   "%t1 = call fastcc i32 @montgomery_reduce(i64 %tmp_15)" [ntt.cpp:60]   --->   Operation 138 'call' 't1' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [4/4] (8.68ns)   --->   "%t2 = call fastcc i32 @montgomery_reduce(i64 %tmp_17)" [ntt.cpp:61]   --->   Operation 139 'call' 't2' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [4/4] (8.68ns)   --->   "%t3 = call fastcc i32 @montgomery_reduce(i64 %tmp_19)" [ntt.cpp:62]   --->   Operation 140 'call' 't3' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 141 [3/4] (8.68ns)   --->   "%t0 = call fastcc i32 @montgomery_reduce(i64 %tmp_13)" [ntt.cpp:59]   --->   Operation 141 'call' 't0' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 142 [3/4] (8.68ns)   --->   "%t1 = call fastcc i32 @montgomery_reduce(i64 %tmp_15)" [ntt.cpp:60]   --->   Operation 142 'call' 't1' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 143 [3/4] (8.68ns)   --->   "%t2 = call fastcc i32 @montgomery_reduce(i64 %tmp_17)" [ntt.cpp:61]   --->   Operation 143 'call' 't2' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 144 [3/4] (8.68ns)   --->   "%t3 = call fastcc i32 @montgomery_reduce(i64 %tmp_19)" [ntt.cpp:62]   --->   Operation 144 'call' 't3' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 145 [2/4] (8.68ns)   --->   "%t0 = call fastcc i32 @montgomery_reduce(i64 %tmp_13)" [ntt.cpp:59]   --->   Operation 145 'call' 't0' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 146 [2/4] (8.68ns)   --->   "%t1 = call fastcc i32 @montgomery_reduce(i64 %tmp_15)" [ntt.cpp:60]   --->   Operation 146 'call' 't1' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 147 [2/4] (8.68ns)   --->   "%t2 = call fastcc i32 @montgomery_reduce(i64 %tmp_17)" [ntt.cpp:61]   --->   Operation 147 'call' 't2' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 148 [2/4] (8.68ns)   --->   "%t3 = call fastcc i32 @montgomery_reduce(i64 %tmp_19)" [ntt.cpp:62]   --->   Operation 148 'call' 't3' <Predicate = (!exitcond1)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 149 [2/2] (2.77ns)   --->   "%q0_load = load i32* %q0_addr, align 4" [ntt.cpp:63]   --->   Operation 149 'load' 'q0_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 150 [2/2] (2.77ns)   --->   "%q1_load = load i32* %q1_addr, align 4" [ntt.cpp:65]   --->   Operation 150 'load' 'q1_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 151 [2/2] (2.77ns)   --->   "%q2_load = load i32* %q2_addr, align 4" [ntt.cpp:67]   --->   Operation 151 'load' 'q2_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 152 [2/2] (2.77ns)   --->   "%q3_load = load i32* %q3_addr, align 4" [ntt.cpp:69]   --->   Operation 152 'load' 'q3_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 7.95>
ST_9 : Operation 153 [1/4] (2.99ns)   --->   "%t0 = call fastcc i32 @montgomery_reduce(i64 %tmp_13)" [ntt.cpp:59]   --->   Operation 153 'call' 't0' <Predicate = (!exitcond1)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 154 [1/4] (2.99ns)   --->   "%t1 = call fastcc i32 @montgomery_reduce(i64 %tmp_15)" [ntt.cpp:60]   --->   Operation 154 'call' 't1' <Predicate = (!exitcond1)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 155 [1/4] (2.99ns)   --->   "%t2 = call fastcc i32 @montgomery_reduce(i64 %tmp_17)" [ntt.cpp:61]   --->   Operation 155 'call' 't2' <Predicate = (!exitcond1)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 156 [1/4] (2.99ns)   --->   "%t3 = call fastcc i32 @montgomery_reduce(i64 %tmp_19)" [ntt.cpp:62]   --->   Operation 156 'call' 't3' <Predicate = (!exitcond1)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 157 [1/2] (2.77ns)   --->   "%q0_load = load i32* %q0_addr, align 4" [ntt.cpp:63]   --->   Operation 157 'load' 'q0_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = sub i32 16760834, %t0" [ntt.cpp:63]   --->   Operation 158 'sub' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 159 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i32 %q0_load, %tmp_20" [ntt.cpp:63]   --->   Operation 159 'add' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 160 [1/1] (2.18ns)   --->   "%tmp_22 = add i32 %q0_load, %t0" [ntt.cpp:64]   --->   Operation 160 'add' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (2.77ns)   --->   "store i32 %tmp_22, i32* %q0_addr, align 4" [ntt.cpp:64]   --->   Operation 161 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 162 [1/2] (2.77ns)   --->   "%q1_load = load i32* %q1_addr, align 4" [ntt.cpp:65]   --->   Operation 162 'load' 'q1_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_23 = sub i32 16760834, %t1" [ntt.cpp:65]   --->   Operation 163 'sub' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 164 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i32 %q1_load, %tmp_23" [ntt.cpp:65]   --->   Operation 164 'add' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 165 [1/1] (2.18ns)   --->   "%tmp_25 = add i32 %q1_load, %t1" [ntt.cpp:66]   --->   Operation 165 'add' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (2.77ns)   --->   "store i32 %tmp_25, i32* %q1_addr, align 4" [ntt.cpp:66]   --->   Operation 166 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 167 [1/2] (2.77ns)   --->   "%q2_load = load i32* %q2_addr, align 4" [ntt.cpp:67]   --->   Operation 167 'load' 'q2_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_26 = sub i32 16760834, %t2" [ntt.cpp:67]   --->   Operation 168 'sub' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_27 = add i32 %q2_load, %tmp_26" [ntt.cpp:67]   --->   Operation 169 'add' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 170 [1/1] (2.18ns)   --->   "%tmp_28 = add i32 %q2_load, %t2" [ntt.cpp:68]   --->   Operation 170 'add' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (2.77ns)   --->   "store i32 %tmp_28, i32* %q2_addr, align 4" [ntt.cpp:68]   --->   Operation 171 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 172 [1/2] (2.77ns)   --->   "%q3_load = load i32* %q3_addr, align 4" [ntt.cpp:69]   --->   Operation 172 'load' 'q3_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_29 = sub i32 16760834, %t3" [ntt.cpp:69]   --->   Operation 173 'sub' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 174 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_30 = add i32 %q3_load, %tmp_29" [ntt.cpp:69]   --->   Operation 174 'add' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 175 [1/1] (2.18ns)   --->   "%tmp_31 = add i32 %q3_load, %t3" [ntt.cpp:70]   --->   Operation 175 'add' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (2.77ns)   --->   "store i32 %tmp_31, i32* %q3_addr, align 4" [ntt.cpp:70]   --->   Operation 176 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [ntt.cpp:55]   --->   Operation 177 'specregionbegin' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 32, i32 32, i32 32, [1 x i8]* @p_str1) nounwind" [ntt.cpp:56]   --->   Operation 178 'speclooptripcount' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:57]   --->   Operation 179 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (2.77ns)   --->   "store i32 %tmp_21, i32* %q4_addr, align 4" [ntt.cpp:63]   --->   Operation 180 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 181 [1/1] (2.77ns)   --->   "store i32 %tmp_24, i32* %q5_addr, align 4" [ntt.cpp:65]   --->   Operation 181 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 182 [1/1] (2.77ns)   --->   "store i32 %tmp_27, i32* %q6_addr, align 4" [ntt.cpp:67]   --->   Operation 182 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 183 [1/1] (2.77ns)   --->   "store i32 %tmp_30, i32* %q7_addr, align 4" [ntt.cpp:69]   --->   Operation 183 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [ntt.cpp:72]   --->   Operation 184 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "br label %1" [ntt.cpp:55]   --->   Operation 185 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.77>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%zetas_addr_1 = getelementptr [256 x i32]* %zetas, i64 0, i64 2" [ntt.cpp:82]   --->   Operation 186 'getelementptr' 'zetas_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [2/2] (2.77ns)   --->   "%zetas_load_1 = load i32* %zetas_addr_1, align 4" [ntt.cpp:82]   --->   Operation 187 'load' 'zetas_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zetas_addr_2 = getelementptr [256 x i32]* %zetas, i64 0, i64 3" [ntt.cpp:83]   --->   Operation 188 'getelementptr' 'zetas_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [2/2] (2.77ns)   --->   "%zetas_load_2 = load i32* %zetas_addr_2, align 4" [ntt.cpp:83]   --->   Operation 189 'load' 'zetas_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 4> <Delay = 2.77>
ST_12 : Operation 190 [1/2] (2.77ns)   --->   "%zetas_load_1 = load i32* %zetas_addr_1, align 4" [ntt.cpp:82]   --->   Operation 190 'load' 'zetas_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 191 [1/2] (2.77ns)   --->   "%zetas_load_2 = load i32* %zetas_addr_2, align 4" [ntt.cpp:83]   --->   Operation 191 'load' 'zetas_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %zetas_load_1 to i64" [ntt.cpp:88]   --->   Operation 192 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_10 = sext i32 %zetas_load_2 to i64" [ntt.cpp:90]   --->   Operation 193 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (1.35ns)   --->   "br label %3" [ntt.cpp:84]   --->   Operation 194 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 5> <Delay = 2.77>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%j_1 = phi i6 [ 0, %.preheader114.0 ], [ %j_s, %4 ]" [ntt.cpp:84]   --->   Operation 195 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (1.22ns)   --->   "%exitcond2 = icmp eq i6 %j_1, -32" [ntt.cpp:84]   --->   Operation 196 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (1.60ns)   --->   "%j_s = add i6 %j_1, 1" [ntt.cpp:84]   --->   Operation 197 'add' 'j_s' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader113.0, label %4" [ntt.cpp:84]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_34 = zext i6 %j_1 to i64" [ntt.cpp:88]   --->   Operation 199 'zext' 'tmp_34' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%q2_addr_1 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_34" [ntt.cpp:88]   --->   Operation 200 'getelementptr' 'q2_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 201 [2/2] (2.77ns)   --->   "%q2_load_1 = load i32* %q2_addr_1, align 4" [ntt.cpp:88]   --->   Operation 201 'load' 'q2_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%q3_addr_1 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_34" [ntt.cpp:89]   --->   Operation 202 'getelementptr' 'q3_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (2.77ns)   --->   "%q3_load_1 = load i32* %q3_addr_1, align 4" [ntt.cpp:89]   --->   Operation 203 'load' 'q3_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%q6_addr_1 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_34" [ntt.cpp:90]   --->   Operation 204 'getelementptr' 'q6_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 205 [2/2] (2.77ns)   --->   "%q6_load_1 = load i32* %q6_addr_1, align 4" [ntt.cpp:90]   --->   Operation 205 'load' 'q6_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%q7_addr_1 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_34" [ntt.cpp:91]   --->   Operation 206 'getelementptr' 'q7_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 207 [2/2] (2.77ns)   --->   "%q7_load_1 = load i32* %q7_addr_1, align 4" [ntt.cpp:91]   --->   Operation 207 'load' 'q7_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%q0_addr_1 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_34" [ntt.cpp:92]   --->   Operation 208 'getelementptr' 'q0_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%q1_addr_1 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_34" [ntt.cpp:94]   --->   Operation 209 'getelementptr' 'q1_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%q4_addr_1 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_34" [ntt.cpp:96]   --->   Operation 210 'getelementptr' 'q4_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%q5_addr_1 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_34" [ntt.cpp:98]   --->   Operation 211 'getelementptr' 'q5_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 2.77>
ST_14 : Operation 212 [1/2] (2.77ns)   --->   "%q2_load_1 = load i32* %q2_addr_1, align 4" [ntt.cpp:88]   --->   Operation 212 'load' 'q2_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 213 [1/2] (2.77ns)   --->   "%q3_load_1 = load i32* %q3_addr_1, align 4" [ntt.cpp:89]   --->   Operation 213 'load' 'q3_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 214 [1/2] (2.77ns)   --->   "%q6_load_1 = load i32* %q6_addr_1, align 4" [ntt.cpp:90]   --->   Operation 214 'load' 'q6_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 215 [1/2] (2.77ns)   --->   "%q7_load_1 = load i32* %q7_addr_1, align 4" [ntt.cpp:91]   --->   Operation 215 'load' 'q7_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 7> <Delay = 6.88>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_35 = zext i32 %q2_load_1 to i64" [ntt.cpp:88]   --->   Operation 216 'zext' 'tmp_35' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (6.88ns)   --->   "%tmp_36 = mul i64 %tmp_35, %tmp_6" [ntt.cpp:88]   --->   Operation 217 'mul' 'tmp_36' <Predicate = (!exitcond2)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_37 = zext i32 %q3_load_1 to i64" [ntt.cpp:89]   --->   Operation 218 'zext' 'tmp_37' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (6.88ns)   --->   "%tmp_38 = mul i64 %tmp_37, %tmp_6" [ntt.cpp:89]   --->   Operation 219 'mul' 'tmp_38' <Predicate = (!exitcond2)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_39 = zext i32 %q6_load_1 to i64" [ntt.cpp:90]   --->   Operation 220 'zext' 'tmp_39' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (6.88ns)   --->   "%tmp_40 = mul i64 %tmp_39, %tmp_10" [ntt.cpp:90]   --->   Operation 221 'mul' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_41 = zext i32 %q7_load_1 to i64" [ntt.cpp:91]   --->   Operation 222 'zext' 'tmp_41' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (6.88ns)   --->   "%tmp_42 = mul i64 %tmp_41, %tmp_10" [ntt.cpp:91]   --->   Operation 223 'mul' 'tmp_42' <Predicate = (!exitcond2)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 8.68>
ST_16 : Operation 224 [4/4] (8.68ns)   --->   "%t0_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_36)" [ntt.cpp:88]   --->   Operation 224 'call' 't0_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 225 [4/4] (8.68ns)   --->   "%t1_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_38)" [ntt.cpp:89]   --->   Operation 225 'call' 't1_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 226 [4/4] (8.68ns)   --->   "%t2_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_40)" [ntt.cpp:90]   --->   Operation 226 'call' 't2_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 227 [4/4] (8.68ns)   --->   "%t3_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_42)" [ntt.cpp:91]   --->   Operation 227 'call' 't3_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 9> <Delay = 8.68>
ST_17 : Operation 228 [3/4] (8.68ns)   --->   "%t0_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_36)" [ntt.cpp:88]   --->   Operation 228 'call' 't0_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 229 [3/4] (8.68ns)   --->   "%t1_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_38)" [ntt.cpp:89]   --->   Operation 229 'call' 't1_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 230 [3/4] (8.68ns)   --->   "%t2_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_40)" [ntt.cpp:90]   --->   Operation 230 'call' 't2_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 231 [3/4] (8.68ns)   --->   "%t3_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_42)" [ntt.cpp:91]   --->   Operation 231 'call' 't3_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 10> <Delay = 8.68>
ST_18 : Operation 232 [2/4] (8.68ns)   --->   "%t0_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_36)" [ntt.cpp:88]   --->   Operation 232 'call' 't0_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 233 [2/4] (8.68ns)   --->   "%t1_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_38)" [ntt.cpp:89]   --->   Operation 233 'call' 't1_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 234 [2/4] (8.68ns)   --->   "%t2_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_40)" [ntt.cpp:90]   --->   Operation 234 'call' 't2_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 235 [2/4] (8.68ns)   --->   "%t3_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_42)" [ntt.cpp:91]   --->   Operation 235 'call' 't3_1' <Predicate = (!exitcond2)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 236 [2/2] (2.77ns)   --->   "%q0_load_1 = load i32* %q0_addr_1, align 4" [ntt.cpp:92]   --->   Operation 236 'load' 'q0_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 237 [2/2] (2.77ns)   --->   "%q1_load_1 = load i32* %q1_addr_1, align 4" [ntt.cpp:94]   --->   Operation 237 'load' 'q1_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 238 [2/2] (2.77ns)   --->   "%q4_load_1 = load i32* %q4_addr_1, align 4" [ntt.cpp:96]   --->   Operation 238 'load' 'q4_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 239 [2/2] (2.77ns)   --->   "%q5_load_1 = load i32* %q5_addr_1, align 4" [ntt.cpp:98]   --->   Operation 239 'load' 'q5_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 19 <SV = 11> <Delay = 7.95>
ST_19 : Operation 240 [1/4] (2.99ns)   --->   "%t0_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_36)" [ntt.cpp:88]   --->   Operation 240 'call' 't0_1' <Predicate = (!exitcond2)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 241 [1/4] (2.99ns)   --->   "%t1_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_38)" [ntt.cpp:89]   --->   Operation 241 'call' 't1_1' <Predicate = (!exitcond2)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 242 [1/4] (2.99ns)   --->   "%t2_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_40)" [ntt.cpp:90]   --->   Operation 242 'call' 't2_1' <Predicate = (!exitcond2)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 243 [1/4] (2.99ns)   --->   "%t3_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_42)" [ntt.cpp:91]   --->   Operation 243 'call' 't3_1' <Predicate = (!exitcond2)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 244 [1/2] (2.77ns)   --->   "%q0_load_1 = load i32* %q0_addr_1, align 4" [ntt.cpp:92]   --->   Operation 244 'load' 'q0_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_43 = sub i32 16760834, %t0_1" [ntt.cpp:92]   --->   Operation 245 'sub' 'tmp_43' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 246 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_44 = add i32 %q0_load_1, %tmp_43" [ntt.cpp:92]   --->   Operation 246 'add' 'tmp_44' <Predicate = (!exitcond2)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 247 [1/1] (2.18ns)   --->   "%tmp_45 = add i32 %q0_load_1, %t0_1" [ntt.cpp:93]   --->   Operation 247 'add' 'tmp_45' <Predicate = (!exitcond2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (2.77ns)   --->   "store i32 %tmp_45, i32* %q0_addr_1, align 4" [ntt.cpp:93]   --->   Operation 248 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 249 [1/2] (2.77ns)   --->   "%q1_load_1 = load i32* %q1_addr_1, align 4" [ntt.cpp:94]   --->   Operation 249 'load' 'q1_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46 = sub i32 16760834, %t1_1" [ntt.cpp:94]   --->   Operation 250 'sub' 'tmp_46' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 251 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_47 = add i32 %q1_load_1, %tmp_46" [ntt.cpp:94]   --->   Operation 251 'add' 'tmp_47' <Predicate = (!exitcond2)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 252 [1/1] (2.18ns)   --->   "%tmp_48 = add i32 %q1_load_1, %t1_1" [ntt.cpp:95]   --->   Operation 252 'add' 'tmp_48' <Predicate = (!exitcond2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (2.77ns)   --->   "store i32 %tmp_48, i32* %q1_addr_1, align 4" [ntt.cpp:95]   --->   Operation 253 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 254 [1/2] (2.77ns)   --->   "%q4_load_1 = load i32* %q4_addr_1, align 4" [ntt.cpp:96]   --->   Operation 254 'load' 'q4_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_49 = sub i32 16760834, %t2_1" [ntt.cpp:96]   --->   Operation 255 'sub' 'tmp_49' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 256 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_50 = add i32 %q4_load_1, %tmp_49" [ntt.cpp:96]   --->   Operation 256 'add' 'tmp_50' <Predicate = (!exitcond2)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 257 [1/1] (2.18ns)   --->   "%tmp_51 = add i32 %q4_load_1, %t2_1" [ntt.cpp:97]   --->   Operation 257 'add' 'tmp_51' <Predicate = (!exitcond2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (2.77ns)   --->   "store i32 %tmp_51, i32* %q4_addr_1, align 4" [ntt.cpp:97]   --->   Operation 258 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 259 [1/2] (2.77ns)   --->   "%q5_load_1 = load i32* %q5_addr_1, align 4" [ntt.cpp:98]   --->   Operation 259 'load' 'q5_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_52 = sub i32 16760834, %t3_1" [ntt.cpp:98]   --->   Operation 260 'sub' 'tmp_52' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 261 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_53 = add i32 %q5_load_1, %tmp_52" [ntt.cpp:98]   --->   Operation 261 'add' 'tmp_53' <Predicate = (!exitcond2)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 262 [1/1] (2.18ns)   --->   "%tmp_54 = add i32 %q5_load_1, %t3_1" [ntt.cpp:99]   --->   Operation 262 'add' 'tmp_54' <Predicate = (!exitcond2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (2.77ns)   --->   "store i32 %tmp_54, i32* %q5_addr_1, align 4" [ntt.cpp:99]   --->   Operation 263 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 20 <SV = 12> <Delay = 2.77>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [ntt.cpp:84]   --->   Operation 264 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 32, i32 32, i32 32, [1 x i8]* @p_str1) nounwind" [ntt.cpp:85]   --->   Operation 265 'speclooptripcount' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:86]   --->   Operation 266 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (2.77ns)   --->   "store i32 %tmp_44, i32* %q2_addr_1, align 4" [ntt.cpp:92]   --->   Operation 267 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 268 [1/1] (2.77ns)   --->   "store i32 %tmp_47, i32* %q3_addr_1, align 4" [ntt.cpp:94]   --->   Operation 268 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 269 [1/1] (2.77ns)   --->   "store i32 %tmp_50, i32* %q6_addr_1, align 4" [ntt.cpp:96]   --->   Operation 269 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 270 [1/1] (2.77ns)   --->   "store i32 %tmp_53, i32* %q7_addr_1, align 4" [ntt.cpp:98]   --->   Operation 270 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1) nounwind" [ntt.cpp:100]   --->   Operation 271 'specregionend' 'empty_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "br label %3" [ntt.cpp:84]   --->   Operation 272 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 2.77>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%zetas_addr_3 = getelementptr [256 x i32]* %zetas, i64 0, i64 4" [ntt.cpp:103]   --->   Operation 273 'getelementptr' 'zetas_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [2/2] (2.77ns)   --->   "%zetas_load_3 = load i32* %zetas_addr_3, align 4" [ntt.cpp:103]   --->   Operation 274 'load' 'zetas_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%zetas_addr_4 = getelementptr [256 x i32]* %zetas, i64 0, i64 5" [ntt.cpp:104]   --->   Operation 275 'getelementptr' 'zetas_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [2/2] (2.77ns)   --->   "%zetas_load_4 = load i32* %zetas_addr_4, align 4" [ntt.cpp:104]   --->   Operation 276 'load' 'zetas_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 22 <SV = 7> <Delay = 2.77>
ST_22 : Operation 277 [1/2] (2.77ns)   --->   "%zetas_load_3 = load i32* %zetas_addr_3, align 4" [ntt.cpp:103]   --->   Operation 277 'load' 'zetas_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 278 [1/2] (2.77ns)   --->   "%zetas_load_4 = load i32* %zetas_addr_4, align 4" [ntt.cpp:104]   --->   Operation 278 'load' 'zetas_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%zetas_addr_5 = getelementptr [256 x i32]* %zetas, i64 0, i64 6" [ntt.cpp:105]   --->   Operation 279 'getelementptr' 'zetas_addr_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [2/2] (2.77ns)   --->   "%zetas_load_5 = load i32* %zetas_addr_5, align 4" [ntt.cpp:105]   --->   Operation 280 'load' 'zetas_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%zetas_addr_6 = getelementptr [256 x i32]* %zetas, i64 0, i64 7" [ntt.cpp:106]   --->   Operation 281 'getelementptr' 'zetas_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [2/2] (2.77ns)   --->   "%zetas_load_6 = load i32* %zetas_addr_6, align 4" [ntt.cpp:106]   --->   Operation 282 'load' 'zetas_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 23 <SV = 8> <Delay = 2.77>
ST_23 : Operation 283 [1/2] (2.77ns)   --->   "%zetas_load_5 = load i32* %zetas_addr_5, align 4" [ntt.cpp:105]   --->   Operation 283 'load' 'zetas_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 284 [1/2] (2.77ns)   --->   "%zetas_load_6 = load i32* %zetas_addr_6, align 4" [ntt.cpp:106]   --->   Operation 284 'load' 'zetas_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_60 = sext i32 %zetas_load_3 to i64" [ntt.cpp:111]   --->   Operation 285 'sext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_61 = sext i32 %zetas_load_4 to i64" [ntt.cpp:112]   --->   Operation 286 'sext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_62 = sext i32 %zetas_load_5 to i64" [ntt.cpp:113]   --->   Operation 287 'sext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_63 = sext i32 %zetas_load_6 to i64" [ntt.cpp:114]   --->   Operation 288 'sext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (1.35ns)   --->   "br label %5" [ntt.cpp:107]   --->   Operation 289 'br' <Predicate = true> <Delay = 1.35>

State 24 <SV = 9> <Delay = 2.77>
ST_24 : Operation 290 [1/1] (0.00ns)   --->   "%j_2 = phi i6 [ 0, %.preheader113.0 ], [ %j_10, %6 ]" [ntt.cpp:107]   --->   Operation 290 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 291 [1/1] (1.22ns)   --->   "%exitcond6 = icmp eq i6 %j_2, -32" [ntt.cpp:107]   --->   Operation 291 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 292 [1/1] (1.60ns)   --->   "%j_10 = add i6 %j_2, 1" [ntt.cpp:107]   --->   Operation 292 'add' 'j_10' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader112.0, label %6" [ntt.cpp:107]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_65 = zext i6 %j_2 to i64" [ntt.cpp:111]   --->   Operation 294 'zext' 'tmp_65' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%q1_addr_2 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_65" [ntt.cpp:111]   --->   Operation 295 'getelementptr' 'q1_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 296 [2/2] (2.77ns)   --->   "%q1_load_2 = load i32* %q1_addr_2, align 4" [ntt.cpp:111]   --->   Operation 296 'load' 'q1_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%q3_addr_2 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_65" [ntt.cpp:112]   --->   Operation 297 'getelementptr' 'q3_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 298 [2/2] (2.77ns)   --->   "%q3_load_2 = load i32* %q3_addr_2, align 4" [ntt.cpp:112]   --->   Operation 298 'load' 'q3_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%q5_addr_2 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_65" [ntt.cpp:113]   --->   Operation 299 'getelementptr' 'q5_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 300 [2/2] (2.77ns)   --->   "%q5_load_2 = load i32* %q5_addr_2, align 4" [ntt.cpp:113]   --->   Operation 300 'load' 'q5_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%q7_addr_2 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_65" [ntt.cpp:114]   --->   Operation 301 'getelementptr' 'q7_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 302 [2/2] (2.77ns)   --->   "%q7_load_2 = load i32* %q7_addr_2, align 4" [ntt.cpp:114]   --->   Operation 302 'load' 'q7_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%q0_addr_2 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_65" [ntt.cpp:115]   --->   Operation 303 'getelementptr' 'q0_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%q2_addr_2 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_65" [ntt.cpp:117]   --->   Operation 304 'getelementptr' 'q2_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%q4_addr_2 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_65" [ntt.cpp:119]   --->   Operation 305 'getelementptr' 'q4_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%q6_addr_2 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_65" [ntt.cpp:121]   --->   Operation 306 'getelementptr' 'q6_addr_2' <Predicate = (!exitcond6)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 2.77>
ST_25 : Operation 307 [1/2] (2.77ns)   --->   "%q1_load_2 = load i32* %q1_addr_2, align 4" [ntt.cpp:111]   --->   Operation 307 'load' 'q1_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 308 [1/2] (2.77ns)   --->   "%q3_load_2 = load i32* %q3_addr_2, align 4" [ntt.cpp:112]   --->   Operation 308 'load' 'q3_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 309 [1/2] (2.77ns)   --->   "%q5_load_2 = load i32* %q5_addr_2, align 4" [ntt.cpp:113]   --->   Operation 309 'load' 'q5_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 310 [1/2] (2.77ns)   --->   "%q7_load_2 = load i32* %q7_addr_2, align 4" [ntt.cpp:114]   --->   Operation 310 'load' 'q7_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 26 <SV = 11> <Delay = 6.88>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_66 = zext i32 %q1_load_2 to i64" [ntt.cpp:111]   --->   Operation 311 'zext' 'tmp_66' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (6.88ns)   --->   "%tmp_67 = mul i64 %tmp_66, %tmp_60" [ntt.cpp:111]   --->   Operation 312 'mul' 'tmp_67' <Predicate = (!exitcond6)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_68 = zext i32 %q3_load_2 to i64" [ntt.cpp:112]   --->   Operation 313 'zext' 'tmp_68' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (6.88ns)   --->   "%tmp_69 = mul i64 %tmp_68, %tmp_61" [ntt.cpp:112]   --->   Operation 314 'mul' 'tmp_69' <Predicate = (!exitcond6)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_70 = zext i32 %q5_load_2 to i64" [ntt.cpp:113]   --->   Operation 315 'zext' 'tmp_70' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (6.88ns)   --->   "%tmp_71 = mul i64 %tmp_70, %tmp_62" [ntt.cpp:113]   --->   Operation 316 'mul' 'tmp_71' <Predicate = (!exitcond6)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_72 = zext i32 %q7_load_2 to i64" [ntt.cpp:114]   --->   Operation 317 'zext' 'tmp_72' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (6.88ns)   --->   "%tmp_73 = mul i64 %tmp_72, %tmp_63" [ntt.cpp:114]   --->   Operation 318 'mul' 'tmp_73' <Predicate = (!exitcond6)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 8.68>
ST_27 : Operation 319 [4/4] (8.68ns)   --->   "%t0_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_67)" [ntt.cpp:111]   --->   Operation 319 'call' 't0_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 320 [4/4] (8.68ns)   --->   "%t1_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_69)" [ntt.cpp:112]   --->   Operation 320 'call' 't1_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 321 [4/4] (8.68ns)   --->   "%t2_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_71)" [ntt.cpp:113]   --->   Operation 321 'call' 't2_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 322 [4/4] (8.68ns)   --->   "%t3_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_73)" [ntt.cpp:114]   --->   Operation 322 'call' 't3_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 8.68>
ST_28 : Operation 323 [3/4] (8.68ns)   --->   "%t0_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_67)" [ntt.cpp:111]   --->   Operation 323 'call' 't0_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 324 [3/4] (8.68ns)   --->   "%t1_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_69)" [ntt.cpp:112]   --->   Operation 324 'call' 't1_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 325 [3/4] (8.68ns)   --->   "%t2_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_71)" [ntt.cpp:113]   --->   Operation 325 'call' 't2_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 326 [3/4] (8.68ns)   --->   "%t3_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_73)" [ntt.cpp:114]   --->   Operation 326 'call' 't3_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 14> <Delay = 8.68>
ST_29 : Operation 327 [2/4] (8.68ns)   --->   "%t0_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_67)" [ntt.cpp:111]   --->   Operation 327 'call' 't0_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 328 [2/4] (8.68ns)   --->   "%t1_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_69)" [ntt.cpp:112]   --->   Operation 328 'call' 't1_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 329 [2/4] (8.68ns)   --->   "%t2_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_71)" [ntt.cpp:113]   --->   Operation 329 'call' 't2_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 330 [2/4] (8.68ns)   --->   "%t3_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_73)" [ntt.cpp:114]   --->   Operation 330 'call' 't3_2' <Predicate = (!exitcond6)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 331 [2/2] (2.77ns)   --->   "%q0_load_2 = load i32* %q0_addr_2, align 4" [ntt.cpp:115]   --->   Operation 331 'load' 'q0_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 332 [2/2] (2.77ns)   --->   "%q2_load_2 = load i32* %q2_addr_2, align 4" [ntt.cpp:117]   --->   Operation 332 'load' 'q2_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 333 [2/2] (2.77ns)   --->   "%q4_load_2 = load i32* %q4_addr_2, align 4" [ntt.cpp:119]   --->   Operation 333 'load' 'q4_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 334 [2/2] (2.77ns)   --->   "%q6_load_2 = load i32* %q6_addr_2, align 4" [ntt.cpp:121]   --->   Operation 334 'load' 'q6_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 30 <SV = 15> <Delay = 7.95>
ST_30 : Operation 335 [1/4] (2.99ns)   --->   "%t0_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_67)" [ntt.cpp:111]   --->   Operation 335 'call' 't0_2' <Predicate = (!exitcond6)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 336 [1/4] (2.99ns)   --->   "%t1_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_69)" [ntt.cpp:112]   --->   Operation 336 'call' 't1_2' <Predicate = (!exitcond6)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 337 [1/4] (2.99ns)   --->   "%t2_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_71)" [ntt.cpp:113]   --->   Operation 337 'call' 't2_2' <Predicate = (!exitcond6)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 338 [1/4] (2.99ns)   --->   "%t3_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_73)" [ntt.cpp:114]   --->   Operation 338 'call' 't3_2' <Predicate = (!exitcond6)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 339 [1/2] (2.77ns)   --->   "%q0_load_2 = load i32* %q0_addr_2, align 4" [ntt.cpp:115]   --->   Operation 339 'load' 'q0_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_74 = sub i32 16760834, %t0_2" [ntt.cpp:115]   --->   Operation 340 'sub' 'tmp_74' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 341 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_75 = add i32 %q0_load_2, %tmp_74" [ntt.cpp:115]   --->   Operation 341 'add' 'tmp_75' <Predicate = (!exitcond6)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 342 [1/1] (2.18ns)   --->   "%tmp_76 = add i32 %q0_load_2, %t0_2" [ntt.cpp:116]   --->   Operation 342 'add' 'tmp_76' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 343 [1/1] (2.77ns)   --->   "store i32 %tmp_76, i32* %q0_addr_2, align 4" [ntt.cpp:116]   --->   Operation 343 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 344 [1/2] (2.77ns)   --->   "%q2_load_2 = load i32* %q2_addr_2, align 4" [ntt.cpp:117]   --->   Operation 344 'load' 'q2_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_77 = sub i32 16760834, %t1_2" [ntt.cpp:117]   --->   Operation 345 'sub' 'tmp_77' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 346 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_78 = add i32 %q2_load_2, %tmp_77" [ntt.cpp:117]   --->   Operation 346 'add' 'tmp_78' <Predicate = (!exitcond6)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 347 [1/1] (2.18ns)   --->   "%tmp_79 = add i32 %q2_load_2, %t1_2" [ntt.cpp:118]   --->   Operation 347 'add' 'tmp_79' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 348 [1/1] (2.77ns)   --->   "store i32 %tmp_79, i32* %q2_addr_2, align 4" [ntt.cpp:118]   --->   Operation 348 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 349 [1/2] (2.77ns)   --->   "%q4_load_2 = load i32* %q4_addr_2, align 4" [ntt.cpp:119]   --->   Operation 349 'load' 'q4_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_80 = sub i32 16760834, %t2_2" [ntt.cpp:119]   --->   Operation 350 'sub' 'tmp_80' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 351 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_81 = add i32 %q4_load_2, %tmp_80" [ntt.cpp:119]   --->   Operation 351 'add' 'tmp_81' <Predicate = (!exitcond6)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 352 [1/1] (2.18ns)   --->   "%tmp_82 = add i32 %q4_load_2, %t2_2" [ntt.cpp:120]   --->   Operation 352 'add' 'tmp_82' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 353 [1/1] (2.77ns)   --->   "store i32 %tmp_82, i32* %q4_addr_2, align 4" [ntt.cpp:120]   --->   Operation 353 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 354 [1/2] (2.77ns)   --->   "%q6_load_2 = load i32* %q6_addr_2, align 4" [ntt.cpp:121]   --->   Operation 354 'load' 'q6_load_2' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_83 = sub i32 16760834, %t3_2" [ntt.cpp:121]   --->   Operation 355 'sub' 'tmp_83' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 356 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_84 = add i32 %q6_load_2, %tmp_83" [ntt.cpp:121]   --->   Operation 356 'add' 'tmp_84' <Predicate = (!exitcond6)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 357 [1/1] (2.18ns)   --->   "%tmp_85 = add i32 %q6_load_2, %t3_2" [ntt.cpp:122]   --->   Operation 357 'add' 'tmp_85' <Predicate = (!exitcond6)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 358 [1/1] (2.77ns)   --->   "store i32 %tmp_85, i32* %q6_addr_2, align 4" [ntt.cpp:122]   --->   Operation 358 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 31 <SV = 16> <Delay = 2.77>
ST_31 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [ntt.cpp:107]   --->   Operation 359 'specregionbegin' 'tmp_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 32, i32 32, i32 32, [1 x i8]* @p_str1) nounwind" [ntt.cpp:108]   --->   Operation 360 'speclooptripcount' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:109]   --->   Operation 361 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (2.77ns)   --->   "store i32 %tmp_75, i32* %q1_addr_2, align 4" [ntt.cpp:115]   --->   Operation 362 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 363 [1/1] (2.77ns)   --->   "store i32 %tmp_78, i32* %q3_addr_2, align 4" [ntt.cpp:117]   --->   Operation 363 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 364 [1/1] (2.77ns)   --->   "store i32 %tmp_81, i32* %q5_addr_2, align 4" [ntt.cpp:119]   --->   Operation 364 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 365 [1/1] (2.77ns)   --->   "store i32 %tmp_84, i32* %q7_addr_2, align 4" [ntt.cpp:121]   --->   Operation 365 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_31 : Operation 366 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind" [ntt.cpp:123]   --->   Operation 366 'specregionend' 'empty_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "br label %5" [ntt.cpp:107]   --->   Operation 367 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 32 <SV = 10> <Delay = 2.77>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%zetas_addr_7 = getelementptr [256 x i32]* %zetas, i64 0, i64 8" [ntt.cpp:126]   --->   Operation 368 'getelementptr' 'zetas_addr_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 369 [2/2] (2.77ns)   --->   "%zetas_load_7 = load i32* %zetas_addr_7, align 4" [ntt.cpp:126]   --->   Operation 369 'load' 'zetas_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%zetas_addr_8 = getelementptr [256 x i32]* %zetas, i64 0, i64 9" [ntt.cpp:127]   --->   Operation 370 'getelementptr' 'zetas_addr_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [2/2] (2.77ns)   --->   "%zetas_load_8 = load i32* %zetas_addr_8, align 4" [ntt.cpp:127]   --->   Operation 371 'load' 'zetas_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 33 <SV = 11> <Delay = 2.77>
ST_33 : Operation 372 [1/2] (2.77ns)   --->   "%zetas_load_7 = load i32* %zetas_addr_7, align 4" [ntt.cpp:126]   --->   Operation 372 'load' 'zetas_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 373 [1/2] (2.77ns)   --->   "%zetas_load_8 = load i32* %zetas_addr_8, align 4" [ntt.cpp:127]   --->   Operation 373 'load' 'zetas_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%zetas_addr_9 = getelementptr [256 x i32]* %zetas, i64 0, i64 10" [ntt.cpp:128]   --->   Operation 374 'getelementptr' 'zetas_addr_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 375 [2/2] (2.77ns)   --->   "%zetas_load_9 = load i32* %zetas_addr_9, align 4" [ntt.cpp:128]   --->   Operation 375 'load' 'zetas_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%zetas_addr_10 = getelementptr [256 x i32]* %zetas, i64 0, i64 11" [ntt.cpp:129]   --->   Operation 376 'getelementptr' 'zetas_addr_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 377 [2/2] (2.77ns)   --->   "%zetas_load_10 = load i32* %zetas_addr_10, align 4" [ntt.cpp:129]   --->   Operation 377 'load' 'zetas_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 34 <SV = 12> <Delay = 2.77>
ST_34 : Operation 378 [1/2] (2.77ns)   --->   "%zetas_load_9 = load i32* %zetas_addr_9, align 4" [ntt.cpp:128]   --->   Operation 378 'load' 'zetas_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 379 [1/2] (2.77ns)   --->   "%zetas_load_10 = load i32* %zetas_addr_10, align 4" [ntt.cpp:129]   --->   Operation 379 'load' 'zetas_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%zetas_addr_11 = getelementptr [256 x i32]* %zetas, i64 0, i64 12" [ntt.cpp:130]   --->   Operation 380 'getelementptr' 'zetas_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 381 [2/2] (2.77ns)   --->   "%zetas_load_11 = load i32* %zetas_addr_11, align 4" [ntt.cpp:130]   --->   Operation 381 'load' 'zetas_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%zetas_addr_12 = getelementptr [256 x i32]* %zetas, i64 0, i64 13" [ntt.cpp:131]   --->   Operation 382 'getelementptr' 'zetas_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 383 [2/2] (2.77ns)   --->   "%zetas_load_12 = load i32* %zetas_addr_12, align 4" [ntt.cpp:131]   --->   Operation 383 'load' 'zetas_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 35 <SV = 13> <Delay = 2.77>
ST_35 : Operation 384 [1/2] (2.77ns)   --->   "%zetas_load_11 = load i32* %zetas_addr_11, align 4" [ntt.cpp:130]   --->   Operation 384 'load' 'zetas_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 385 [1/2] (2.77ns)   --->   "%zetas_load_12 = load i32* %zetas_addr_12, align 4" [ntt.cpp:131]   --->   Operation 385 'load' 'zetas_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%zetas_addr_13 = getelementptr [256 x i32]* %zetas, i64 0, i64 14" [ntt.cpp:132]   --->   Operation 386 'getelementptr' 'zetas_addr_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 387 [2/2] (2.77ns)   --->   "%zetas_load_13 = load i32* %zetas_addr_13, align 4" [ntt.cpp:132]   --->   Operation 387 'load' 'zetas_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 388 [1/1] (0.00ns)   --->   "%zetas_addr_14 = getelementptr [256 x i32]* %zetas, i64 0, i64 15" [ntt.cpp:133]   --->   Operation 388 'getelementptr' 'zetas_addr_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 389 [2/2] (2.77ns)   --->   "%zetas_load_14 = load i32* %zetas_addr_14, align 4" [ntt.cpp:133]   --->   Operation 389 'load' 'zetas_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 36 <SV = 14> <Delay = 2.77>
ST_36 : Operation 390 [1/2] (2.77ns)   --->   "%zetas_load_13 = load i32* %zetas_addr_13, align 4" [ntt.cpp:132]   --->   Operation 390 'load' 'zetas_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 391 [1/2] (2.77ns)   --->   "%zetas_load_14 = load i32* %zetas_addr_14, align 4" [ntt.cpp:133]   --->   Operation 391 'load' 'zetas_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_101 = sext i32 %zetas_load_7 to i64" [ntt.cpp:140]   --->   Operation 392 'sext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_102 = sext i32 %zetas_load_8 to i64" [ntt.cpp:141]   --->   Operation 393 'sext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_103 = sext i32 %zetas_load_9 to i64" [ntt.cpp:142]   --->   Operation 394 'sext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_104 = sext i32 %zetas_load_10 to i64" [ntt.cpp:143]   --->   Operation 395 'sext' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_105 = sext i32 %zetas_load_11 to i64" [ntt.cpp:144]   --->   Operation 396 'sext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_106 = sext i32 %zetas_load_12 to i64" [ntt.cpp:145]   --->   Operation 397 'sext' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_107 = sext i32 %zetas_load_13 to i64" [ntt.cpp:146]   --->   Operation 398 'sext' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_108 = sext i32 %zetas_load_14 to i64" [ntt.cpp:147]   --->   Operation 399 'sext' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 400 [1/1] (1.35ns)   --->   "br label %7" [ntt.cpp:136]   --->   Operation 400 'br' <Predicate = true> <Delay = 1.35>

State 37 <SV = 15> <Delay = 3.56>
ST_37 : Operation 401 [1/1] (0.00ns)   --->   "%j_3 = phi i5 [ 0, %.preheader112.0 ], [ %j_12, %8 ]" [ntt.cpp:136]   --->   Operation 401 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 402 [1/1] (1.21ns)   --->   "%exitcond7 = icmp eq i5 %j_3, -16" [ntt.cpp:136]   --->   Operation 402 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 403 [1/1] (1.54ns)   --->   "%j_12 = add i5 %j_3, 1" [ntt.cpp:136]   --->   Operation 403 'add' 'j_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader111.preheader, label %8" [ntt.cpp:136]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 405 [1/1] (0.79ns)   --->   "%tmp_134 = xor i5 %j_3, -16" [ntt.cpp:140]   --->   Operation 405 'xor' 'tmp_134' <Predicate = (!exitcond7)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_135 = zext i5 %tmp_134 to i64" [ntt.cpp:140]   --->   Operation 406 'zext' 'tmp_135' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 407 [1/1] (0.00ns)   --->   "%q0_addr_3 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_135" [ntt.cpp:140]   --->   Operation 407 'getelementptr' 'q0_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 408 [2/2] (2.77ns)   --->   "%q0_load_3 = load i32* %q0_addr_3, align 4" [ntt.cpp:140]   --->   Operation 408 'load' 'q0_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 409 [1/1] (0.00ns)   --->   "%q1_addr_3 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_135" [ntt.cpp:141]   --->   Operation 409 'getelementptr' 'q1_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 410 [2/2] (2.77ns)   --->   "%q1_load_3 = load i32* %q1_addr_3, align 4" [ntt.cpp:141]   --->   Operation 410 'load' 'q1_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 411 [1/1] (0.00ns)   --->   "%q2_addr_3 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_135" [ntt.cpp:142]   --->   Operation 411 'getelementptr' 'q2_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 412 [2/2] (2.77ns)   --->   "%q2_load_3 = load i32* %q2_addr_3, align 4" [ntt.cpp:142]   --->   Operation 412 'load' 'q2_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%q3_addr_3 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_135" [ntt.cpp:143]   --->   Operation 413 'getelementptr' 'q3_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 414 [2/2] (2.77ns)   --->   "%q3_load_3 = load i32* %q3_addr_3, align 4" [ntt.cpp:143]   --->   Operation 414 'load' 'q3_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 415 [1/1] (0.00ns)   --->   "%q4_addr_3 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_135" [ntt.cpp:144]   --->   Operation 415 'getelementptr' 'q4_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 416 [2/2] (2.77ns)   --->   "%q4_load_3 = load i32* %q4_addr_3, align 4" [ntt.cpp:144]   --->   Operation 416 'load' 'q4_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 417 [1/1] (0.00ns)   --->   "%q5_addr_3 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_135" [ntt.cpp:145]   --->   Operation 417 'getelementptr' 'q5_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 418 [2/2] (2.77ns)   --->   "%q5_load_3 = load i32* %q5_addr_3, align 4" [ntt.cpp:145]   --->   Operation 418 'load' 'q5_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 419 [1/1] (0.00ns)   --->   "%q6_addr_3 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_135" [ntt.cpp:146]   --->   Operation 419 'getelementptr' 'q6_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 420 [2/2] (2.77ns)   --->   "%q6_load_3 = load i32* %q6_addr_3, align 4" [ntt.cpp:146]   --->   Operation 420 'load' 'q6_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 421 [1/1] (0.00ns)   --->   "%q7_addr_3 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_135" [ntt.cpp:147]   --->   Operation 421 'getelementptr' 'q7_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_37 : Operation 422 [2/2] (2.77ns)   --->   "%q7_load_3 = load i32* %q7_addr_3, align 4" [ntt.cpp:147]   --->   Operation 422 'load' 'q7_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 38 <SV = 16> <Delay = 2.77>
ST_38 : Operation 423 [1/2] (2.77ns)   --->   "%q0_load_3 = load i32* %q0_addr_3, align 4" [ntt.cpp:140]   --->   Operation 423 'load' 'q0_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 424 [1/2] (2.77ns)   --->   "%q1_load_3 = load i32* %q1_addr_3, align 4" [ntt.cpp:141]   --->   Operation 424 'load' 'q1_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 425 [1/2] (2.77ns)   --->   "%q2_load_3 = load i32* %q2_addr_3, align 4" [ntt.cpp:142]   --->   Operation 425 'load' 'q2_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 426 [1/2] (2.77ns)   --->   "%q3_load_3 = load i32* %q3_addr_3, align 4" [ntt.cpp:143]   --->   Operation 426 'load' 'q3_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 427 [1/2] (2.77ns)   --->   "%q4_load_3 = load i32* %q4_addr_3, align 4" [ntt.cpp:144]   --->   Operation 427 'load' 'q4_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 428 [1/2] (2.77ns)   --->   "%q5_load_3 = load i32* %q5_addr_3, align 4" [ntt.cpp:145]   --->   Operation 428 'load' 'q5_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 429 [1/2] (2.77ns)   --->   "%q6_load_3 = load i32* %q6_addr_3, align 4" [ntt.cpp:146]   --->   Operation 429 'load' 'q6_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_38 : Operation 430 [1/2] (2.77ns)   --->   "%q7_load_3 = load i32* %q7_addr_3, align 4" [ntt.cpp:147]   --->   Operation 430 'load' 'q7_load_3' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 39 <SV = 17> <Delay = 6.88>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_136 = zext i32 %q0_load_3 to i64" [ntt.cpp:140]   --->   Operation 431 'zext' 'tmp_136' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_39 : Operation 432 [1/1] (6.88ns)   --->   "%tmp_137 = mul i64 %tmp_136, %tmp_101" [ntt.cpp:140]   --->   Operation 432 'mul' 'tmp_137' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_138 = zext i32 %q1_load_3 to i64" [ntt.cpp:141]   --->   Operation 433 'zext' 'tmp_138' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (6.88ns)   --->   "%tmp_139 = mul i64 %tmp_138, %tmp_102" [ntt.cpp:141]   --->   Operation 434 'mul' 'tmp_139' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_140 = zext i32 %q2_load_3 to i64" [ntt.cpp:142]   --->   Operation 435 'zext' 'tmp_140' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_39 : Operation 436 [1/1] (6.88ns)   --->   "%tmp_141 = mul i64 %tmp_140, %tmp_103" [ntt.cpp:142]   --->   Operation 436 'mul' 'tmp_141' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 8.68>
ST_40 : Operation 437 [4/4] (8.68ns)   --->   "%t0_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_137)" [ntt.cpp:140]   --->   Operation 437 'call' 't0_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 438 [4/4] (8.68ns)   --->   "%t1_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_139)" [ntt.cpp:141]   --->   Operation 438 'call' 't1_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 439 [4/4] (8.68ns)   --->   "%t2_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_141)" [ntt.cpp:142]   --->   Operation 439 'call' 't2_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_142 = zext i32 %q3_load_3 to i64" [ntt.cpp:143]   --->   Operation 440 'zext' 'tmp_142' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_40 : Operation 441 [1/1] (6.88ns)   --->   "%tmp_143 = mul i64 %tmp_142, %tmp_104" [ntt.cpp:143]   --->   Operation 441 'mul' 'tmp_143' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_144 = zext i32 %q4_load_3 to i64" [ntt.cpp:144]   --->   Operation 442 'zext' 'tmp_144' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_40 : Operation 443 [1/1] (6.88ns)   --->   "%tmp_145 = mul i64 %tmp_144, %tmp_105" [ntt.cpp:144]   --->   Operation 443 'mul' 'tmp_145' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_146 = zext i32 %q5_load_3 to i64" [ntt.cpp:145]   --->   Operation 444 'zext' 'tmp_146' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_40 : Operation 445 [1/1] (6.88ns)   --->   "%tmp_147 = mul i64 %tmp_146, %tmp_106" [ntt.cpp:145]   --->   Operation 445 'mul' 'tmp_147' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 19> <Delay = 8.68>
ST_41 : Operation 446 [3/4] (8.68ns)   --->   "%t0_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_137)" [ntt.cpp:140]   --->   Operation 446 'call' 't0_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 447 [3/4] (8.68ns)   --->   "%t1_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_139)" [ntt.cpp:141]   --->   Operation 447 'call' 't1_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 448 [3/4] (8.68ns)   --->   "%t2_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_141)" [ntt.cpp:142]   --->   Operation 448 'call' 't2_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 449 [4/4] (8.68ns)   --->   "%t3_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_143)" [ntt.cpp:143]   --->   Operation 449 'call' 't3_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 450 [4/4] (8.68ns)   --->   "%t4 = call fastcc i32 @montgomery_reduce(i64 %tmp_145)" [ntt.cpp:144]   --->   Operation 450 'call' 't4' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 451 [4/4] (8.68ns)   --->   "%t5 = call fastcc i32 @montgomery_reduce(i64 %tmp_147)" [ntt.cpp:145]   --->   Operation 451 'call' 't5' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_148 = zext i32 %q6_load_3 to i64" [ntt.cpp:146]   --->   Operation 452 'zext' 'tmp_148' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 453 [1/1] (6.88ns)   --->   "%tmp_149 = mul i64 %tmp_148, %tmp_107" [ntt.cpp:146]   --->   Operation 453 'mul' 'tmp_149' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_150 = zext i32 %q7_load_3 to i64" [ntt.cpp:147]   --->   Operation 454 'zext' 'tmp_150' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 455 [1/1] (6.88ns)   --->   "%tmp_151 = mul i64 %tmp_150, %tmp_108" [ntt.cpp:147]   --->   Operation 455 'mul' 'tmp_151' <Predicate = (!exitcond7)> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_152 = zext i5 %j_3 to i64" [ntt.cpp:148]   --->   Operation 456 'zext' 'tmp_152' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 457 [1/1] (0.00ns)   --->   "%q0_addr_4 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_152" [ntt.cpp:148]   --->   Operation 457 'getelementptr' 'q0_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 458 [2/2] (2.77ns)   --->   "%q0_load_5 = load i32* %q0_addr_4, align 4" [ntt.cpp:149]   --->   Operation 458 'load' 'q0_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 459 [1/1] (0.00ns)   --->   "%q1_addr_4 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_152" [ntt.cpp:150]   --->   Operation 459 'getelementptr' 'q1_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 460 [2/2] (2.77ns)   --->   "%q1_load_5 = load i32* %q1_addr_4, align 4" [ntt.cpp:151]   --->   Operation 460 'load' 'q1_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 461 [1/1] (0.00ns)   --->   "%q2_addr_4 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_152" [ntt.cpp:152]   --->   Operation 461 'getelementptr' 'q2_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 462 [2/2] (2.77ns)   --->   "%q2_load_5 = load i32* %q2_addr_4, align 4" [ntt.cpp:153]   --->   Operation 462 'load' 'q2_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 463 [1/1] (0.00ns)   --->   "%q3_addr_4 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_152" [ntt.cpp:154]   --->   Operation 463 'getelementptr' 'q3_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 464 [2/2] (2.77ns)   --->   "%q3_load_5 = load i32* %q3_addr_4, align 4" [ntt.cpp:155]   --->   Operation 464 'load' 'q3_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 465 [1/1] (0.00ns)   --->   "%q4_addr_4 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_152" [ntt.cpp:156]   --->   Operation 465 'getelementptr' 'q4_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 466 [2/2] (2.77ns)   --->   "%q4_load_5 = load i32* %q4_addr_4, align 4" [ntt.cpp:157]   --->   Operation 466 'load' 'q4_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 467 [1/1] (0.00ns)   --->   "%q5_addr_4 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_152" [ntt.cpp:158]   --->   Operation 467 'getelementptr' 'q5_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 468 [2/2] (2.77ns)   --->   "%q5_load_5 = load i32* %q5_addr_4, align 4" [ntt.cpp:159]   --->   Operation 468 'load' 'q5_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%q6_addr_4 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_152" [ntt.cpp:160]   --->   Operation 469 'getelementptr' 'q6_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_41 : Operation 470 [1/1] (0.00ns)   --->   "%q7_addr_4 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_152" [ntt.cpp:162]   --->   Operation 470 'getelementptr' 'q7_addr_4' <Predicate = (!exitcond7)> <Delay = 0.00>

State 42 <SV = 20> <Delay = 8.68>
ST_42 : Operation 471 [2/4] (8.68ns)   --->   "%t0_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_137)" [ntt.cpp:140]   --->   Operation 471 'call' 't0_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 472 [2/4] (8.68ns)   --->   "%t1_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_139)" [ntt.cpp:141]   --->   Operation 472 'call' 't1_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 473 [2/4] (8.68ns)   --->   "%t2_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_141)" [ntt.cpp:142]   --->   Operation 473 'call' 't2_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 474 [3/4] (8.68ns)   --->   "%t3_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_143)" [ntt.cpp:143]   --->   Operation 474 'call' 't3_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 475 [3/4] (8.68ns)   --->   "%t4 = call fastcc i32 @montgomery_reduce(i64 %tmp_145)" [ntt.cpp:144]   --->   Operation 475 'call' 't4' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 476 [3/4] (8.68ns)   --->   "%t5 = call fastcc i32 @montgomery_reduce(i64 %tmp_147)" [ntt.cpp:145]   --->   Operation 476 'call' 't5' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 477 [4/4] (8.68ns)   --->   "%t6 = call fastcc i32 @montgomery_reduce(i64 %tmp_149)" [ntt.cpp:146]   --->   Operation 477 'call' 't6' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 478 [4/4] (8.68ns)   --->   "%t7 = call fastcc i32 @montgomery_reduce(i64 %tmp_151)" [ntt.cpp:147]   --->   Operation 478 'call' 't7' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 479 [1/2] (2.77ns)   --->   "%q0_load_5 = load i32* %q0_addr_4, align 4" [ntt.cpp:149]   --->   Operation 479 'load' 'q0_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 480 [1/2] (2.77ns)   --->   "%q1_load_5 = load i32* %q1_addr_4, align 4" [ntt.cpp:151]   --->   Operation 480 'load' 'q1_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 481 [1/2] (2.77ns)   --->   "%q2_load_5 = load i32* %q2_addr_4, align 4" [ntt.cpp:153]   --->   Operation 481 'load' 'q2_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 482 [1/2] (2.77ns)   --->   "%q3_load_5 = load i32* %q3_addr_4, align 4" [ntt.cpp:155]   --->   Operation 482 'load' 'q3_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 483 [1/2] (2.77ns)   --->   "%q4_load_5 = load i32* %q4_addr_4, align 4" [ntt.cpp:157]   --->   Operation 483 'load' 'q4_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 484 [1/2] (2.77ns)   --->   "%q5_load_5 = load i32* %q5_addr_4, align 4" [ntt.cpp:159]   --->   Operation 484 'load' 'q5_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 43 <SV = 21> <Delay = 8.68>
ST_43 : Operation 485 [1/4] (2.99ns)   --->   "%t0_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_137)" [ntt.cpp:140]   --->   Operation 485 'call' 't0_3' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 486 [1/4] (2.99ns)   --->   "%t1_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_139)" [ntt.cpp:141]   --->   Operation 486 'call' 't1_3' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 487 [1/4] (2.99ns)   --->   "%t2_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_141)" [ntt.cpp:142]   --->   Operation 487 'call' 't2_3' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 488 [2/4] (8.68ns)   --->   "%t3_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_143)" [ntt.cpp:143]   --->   Operation 488 'call' 't3_3' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 489 [2/4] (8.68ns)   --->   "%t4 = call fastcc i32 @montgomery_reduce(i64 %tmp_145)" [ntt.cpp:144]   --->   Operation 489 'call' 't4' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 490 [2/4] (8.68ns)   --->   "%t5 = call fastcc i32 @montgomery_reduce(i64 %tmp_147)" [ntt.cpp:145]   --->   Operation 490 'call' 't5' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 491 [3/4] (8.68ns)   --->   "%t6 = call fastcc i32 @montgomery_reduce(i64 %tmp_149)" [ntt.cpp:146]   --->   Operation 491 'call' 't6' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 492 [3/4] (8.68ns)   --->   "%t7 = call fastcc i32 @montgomery_reduce(i64 %tmp_151)" [ntt.cpp:147]   --->   Operation 492 'call' 't7' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 493 [2/2] (2.77ns)   --->   "%q0_load_4 = load i32* %q0_addr_4, align 4" [ntt.cpp:148]   --->   Operation 493 'load' 'q0_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 494 [2/2] (2.77ns)   --->   "%q1_load_4 = load i32* %q1_addr_4, align 4" [ntt.cpp:150]   --->   Operation 494 'load' 'q1_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 495 [2/2] (2.77ns)   --->   "%q2_load_4 = load i32* %q2_addr_4, align 4" [ntt.cpp:152]   --->   Operation 495 'load' 'q2_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 496 [2/2] (2.77ns)   --->   "%q3_load_4 = load i32* %q3_addr_4, align 4" [ntt.cpp:154]   --->   Operation 496 'load' 'q3_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 497 [2/2] (2.77ns)   --->   "%q4_load_4 = load i32* %q4_addr_4, align 4" [ntt.cpp:156]   --->   Operation 497 'load' 'q4_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 498 [2/2] (2.77ns)   --->   "%q5_load_4 = load i32* %q5_addr_4, align 4" [ntt.cpp:158]   --->   Operation 498 'load' 'q5_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 499 [2/2] (2.77ns)   --->   "%q6_load_4 = load i32* %q6_addr_4, align 4" [ntt.cpp:160]   --->   Operation 499 'load' 'q6_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_43 : Operation 500 [2/2] (2.77ns)   --->   "%q7_load_4 = load i32* %q7_addr_4, align 4" [ntt.cpp:162]   --->   Operation 500 'load' 'q7_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 44 <SV = 22> <Delay = 8.68>
ST_44 : Operation 501 [1/4] (2.99ns)   --->   "%t3_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_143)" [ntt.cpp:143]   --->   Operation 501 'call' 't3_3' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 502 [1/4] (2.99ns)   --->   "%t4 = call fastcc i32 @montgomery_reduce(i64 %tmp_145)" [ntt.cpp:144]   --->   Operation 502 'call' 't4' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 503 [1/4] (2.99ns)   --->   "%t5 = call fastcc i32 @montgomery_reduce(i64 %tmp_147)" [ntt.cpp:145]   --->   Operation 503 'call' 't5' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 504 [2/4] (8.68ns)   --->   "%t6 = call fastcc i32 @montgomery_reduce(i64 %tmp_149)" [ntt.cpp:146]   --->   Operation 504 'call' 't6' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 505 [2/4] (8.68ns)   --->   "%t7 = call fastcc i32 @montgomery_reduce(i64 %tmp_151)" [ntt.cpp:147]   --->   Operation 505 'call' 't7' <Predicate = (!exitcond7)> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 506 [1/2] (2.77ns)   --->   "%q0_load_4 = load i32* %q0_addr_4, align 4" [ntt.cpp:148]   --->   Operation 506 'load' 'q0_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_153 = sub i32 16760834, %t0_3" [ntt.cpp:148]   --->   Operation 507 'sub' 'tmp_153' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 508 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_154 = add i32 %q0_load_4, %tmp_153" [ntt.cpp:148]   --->   Operation 508 'add' 'tmp_154' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 509 [1/1] (2.18ns)   --->   "%tmp_155 = add i32 %q0_load_5, %t0_3" [ntt.cpp:149]   --->   Operation 509 'add' 'tmp_155' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 510 [1/1] (2.77ns)   --->   "store i32 %tmp_155, i32* %q0_addr_4, align 4" [ntt.cpp:149]   --->   Operation 510 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 511 [1/2] (2.77ns)   --->   "%q1_load_4 = load i32* %q1_addr_4, align 4" [ntt.cpp:150]   --->   Operation 511 'load' 'q1_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_156 = sub i32 16760834, %t1_3" [ntt.cpp:150]   --->   Operation 512 'sub' 'tmp_156' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 513 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_157 = add i32 %q1_load_4, %tmp_156" [ntt.cpp:150]   --->   Operation 513 'add' 'tmp_157' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 514 [1/1] (2.18ns)   --->   "%tmp_158 = add i32 %q1_load_5, %t1_3" [ntt.cpp:151]   --->   Operation 514 'add' 'tmp_158' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 515 [1/1] (2.77ns)   --->   "store i32 %tmp_158, i32* %q1_addr_4, align 4" [ntt.cpp:151]   --->   Operation 515 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 516 [1/2] (2.77ns)   --->   "%q2_load_4 = load i32* %q2_addr_4, align 4" [ntt.cpp:152]   --->   Operation 516 'load' 'q2_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_159 = sub i32 16760834, %t2_3" [ntt.cpp:152]   --->   Operation 517 'sub' 'tmp_159' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 518 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_160 = add i32 %q2_load_4, %tmp_159" [ntt.cpp:152]   --->   Operation 518 'add' 'tmp_160' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 519 [1/1] (2.18ns)   --->   "%tmp_161 = add i32 %q2_load_5, %t2_3" [ntt.cpp:153]   --->   Operation 519 'add' 'tmp_161' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 520 [1/1] (2.77ns)   --->   "store i32 %tmp_161, i32* %q2_addr_4, align 4" [ntt.cpp:153]   --->   Operation 520 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 521 [1/2] (2.77ns)   --->   "%q3_load_4 = load i32* %q3_addr_4, align 4" [ntt.cpp:154]   --->   Operation 521 'load' 'q3_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_162 = sub i32 16760834, %t3_3" [ntt.cpp:154]   --->   Operation 522 'sub' 'tmp_162' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 523 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_163 = add i32 %q3_load_4, %tmp_162" [ntt.cpp:154]   --->   Operation 523 'add' 'tmp_163' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 524 [1/1] (2.18ns)   --->   "%tmp_164 = add i32 %q3_load_5, %t3_3" [ntt.cpp:155]   --->   Operation 524 'add' 'tmp_164' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 525 [1/1] (2.77ns)   --->   "store i32 %tmp_164, i32* %q3_addr_4, align 4" [ntt.cpp:155]   --->   Operation 525 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 526 [1/2] (2.77ns)   --->   "%q4_load_4 = load i32* %q4_addr_4, align 4" [ntt.cpp:156]   --->   Operation 526 'load' 'q4_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_165 = sub i32 16760834, %t4" [ntt.cpp:156]   --->   Operation 527 'sub' 'tmp_165' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 528 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_166 = add i32 %q4_load_4, %tmp_165" [ntt.cpp:156]   --->   Operation 528 'add' 'tmp_166' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 529 [1/1] (2.18ns)   --->   "%tmp_167 = add i32 %q4_load_5, %t4" [ntt.cpp:157]   --->   Operation 529 'add' 'tmp_167' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 530 [1/1] (2.77ns)   --->   "store i32 %tmp_167, i32* %q4_addr_4, align 4" [ntt.cpp:157]   --->   Operation 530 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 531 [1/2] (2.77ns)   --->   "%q5_load_4 = load i32* %q5_addr_4, align 4" [ntt.cpp:158]   --->   Operation 531 'load' 'q5_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_168 = sub i32 16760834, %t5" [ntt.cpp:158]   --->   Operation 532 'sub' 'tmp_168' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 533 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_169 = add i32 %q5_load_4, %tmp_168" [ntt.cpp:158]   --->   Operation 533 'add' 'tmp_169' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 534 [1/1] (2.18ns)   --->   "%tmp_170 = add i32 %q5_load_5, %t5" [ntt.cpp:159]   --->   Operation 534 'add' 'tmp_170' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 535 [1/1] (2.77ns)   --->   "store i32 %tmp_170, i32* %q5_addr_4, align 4" [ntt.cpp:159]   --->   Operation 535 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 536 [1/2] (2.77ns)   --->   "%q6_load_4 = load i32* %q6_addr_4, align 4" [ntt.cpp:160]   --->   Operation 536 'load' 'q6_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 537 [2/2] (2.77ns)   --->   "%q6_load_5 = load i32* %q6_addr_4, align 4" [ntt.cpp:161]   --->   Operation 537 'load' 'q6_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 538 [1/2] (2.77ns)   --->   "%q7_load_4 = load i32* %q7_addr_4, align 4" [ntt.cpp:162]   --->   Operation 538 'load' 'q7_load_4' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_44 : Operation 539 [2/2] (2.77ns)   --->   "%q7_load_5 = load i32* %q7_addr_4, align 4" [ntt.cpp:163]   --->   Operation 539 'load' 'q7_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 45 <SV = 23> <Delay = 7.95>
ST_45 : Operation 540 [1/4] (2.99ns)   --->   "%t6 = call fastcc i32 @montgomery_reduce(i64 %tmp_149)" [ntt.cpp:146]   --->   Operation 540 'call' 't6' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 541 [1/4] (2.99ns)   --->   "%t7 = call fastcc i32 @montgomery_reduce(i64 %tmp_151)" [ntt.cpp:147]   --->   Operation 541 'call' 't7' <Predicate = (!exitcond7)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 542 [1/1] (2.77ns)   --->   "store i32 %tmp_154, i32* %q0_addr_3, align 4" [ntt.cpp:148]   --->   Operation 542 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 543 [1/1] (2.77ns)   --->   "store i32 %tmp_157, i32* %q1_addr_3, align 4" [ntt.cpp:150]   --->   Operation 543 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 544 [1/1] (2.77ns)   --->   "store i32 %tmp_160, i32* %q2_addr_3, align 4" [ntt.cpp:152]   --->   Operation 544 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 545 [1/1] (2.77ns)   --->   "store i32 %tmp_163, i32* %q3_addr_3, align 4" [ntt.cpp:154]   --->   Operation 545 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 546 [1/1] (2.77ns)   --->   "store i32 %tmp_166, i32* %q4_addr_3, align 4" [ntt.cpp:156]   --->   Operation 546 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 547 [1/1] (2.77ns)   --->   "store i32 %tmp_169, i32* %q5_addr_3, align 4" [ntt.cpp:158]   --->   Operation 547 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_171 = sub i32 16760834, %t6" [ntt.cpp:160]   --->   Operation 548 'sub' 'tmp_171' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 549 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_172 = add i32 %q6_load_4, %tmp_171" [ntt.cpp:160]   --->   Operation 549 'add' 'tmp_172' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 550 [1/2] (2.77ns)   --->   "%q6_load_5 = load i32* %q6_addr_4, align 4" [ntt.cpp:161]   --->   Operation 550 'load' 'q6_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 551 [1/1] (2.18ns)   --->   "%tmp_173 = add i32 %q6_load_5, %t6" [ntt.cpp:161]   --->   Operation 551 'add' 'tmp_173' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 552 [1/1] (2.77ns)   --->   "store i32 %tmp_173, i32* %q6_addr_4, align 4" [ntt.cpp:161]   --->   Operation 552 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_174 = sub i32 16760834, %t7" [ntt.cpp:162]   --->   Operation 553 'sub' 'tmp_174' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 554 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_175 = add i32 %q7_load_4, %tmp_174" [ntt.cpp:162]   --->   Operation 554 'add' 'tmp_175' <Predicate = (!exitcond7)> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 555 [1/2] (2.77ns)   --->   "%q7_load_5 = load i32* %q7_addr_4, align 4" [ntt.cpp:163]   --->   Operation 555 'load' 'q7_load_5' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 556 [1/1] (2.18ns)   --->   "%tmp_176 = add i32 %q7_load_5, %t7" [ntt.cpp:163]   --->   Operation 556 'add' 'tmp_176' <Predicate = (!exitcond7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 557 [1/1] (2.77ns)   --->   "store i32 %tmp_176, i32* %q7_addr_4, align 4" [ntt.cpp:163]   --->   Operation 557 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 46 <SV = 24> <Delay = 0.00>

State 47 <SV = 25> <Delay = 2.77>
ST_47 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [ntt.cpp:136]   --->   Operation 558 'specregionbegin' 'tmp_4' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_47 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind" [ntt.cpp:137]   --->   Operation 559 'speclooptripcount' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_47 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:138]   --->   Operation 560 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_47 : Operation 561 [1/1] (2.77ns)   --->   "store i32 %tmp_172, i32* %q6_addr_3, align 4" [ntt.cpp:160]   --->   Operation 561 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_47 : Operation 562 [1/1] (2.77ns)   --->   "store i32 %tmp_175, i32* %q7_addr_3, align 4" [ntt.cpp:162]   --->   Operation 562 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_47 : Operation 563 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4) nounwind" [ntt.cpp:164]   --->   Operation 563 'specregionend' 'empty_6' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_47 : Operation 564 [1/1] (0.00ns)   --->   "br label %7" [ntt.cpp:136]   --->   Operation 564 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 48 <SV = 16> <Delay = 1.35>
ST_48 : Operation 565 [1/1] (1.35ns)   --->   "br label %.preheader111" [ntt.cpp:167]   --->   Operation 565 'br' <Predicate = true> <Delay = 1.35>

State 49 <SV = 17> <Delay = 4.32>
ST_49 : Operation 566 [1/1] (0.00ns)   --->   "%j = phi i6 [ %start, %12 ], [ 0, %.preheader111.preheader ]"   --->   Operation 566 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 567 [1/1] (0.00ns)   --->   "%k_4 = phi i5 [ %k, %12 ], [ -16, %.preheader111.preheader ]"   --->   Operation 567 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 568 [1/1] (1.21ns)   --->   "%exitcond3 = icmp eq i5 %k_4, -14" [ntt.cpp:167]   --->   Operation 568 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 569 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 570 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader110.preheader, label %9" [ntt.cpp:167]   --->   Operation 570 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %k_4 to i64" [ntt.cpp:168]   --->   Operation 571 'zext' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 572 [1/1] (0.00ns)   --->   "%zetas_addr_15 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_s" [ntt.cpp:168]   --->   Operation 572 'getelementptr' 'zetas_addr_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 573 [2/2] (2.77ns)   --->   "%zeta1 = load i32* %zetas_addr_15, align 4" [ntt.cpp:168]   --->   Operation 573 'load' 'zeta1' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 574 [1/1] (1.54ns)   --->   "%tmp_5 = add i5 2, %k_4" [ntt.cpp:169]   --->   Operation 574 'add' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_7 = zext i5 %tmp_5 to i64" [ntt.cpp:169]   --->   Operation 575 'zext' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 576 [1/1] (0.00ns)   --->   "%zetas_addr_16 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_7" [ntt.cpp:169]   --->   Operation 576 'getelementptr' 'zetas_addr_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 577 [2/2] (2.77ns)   --->   "%zeta2 = load i32* %zetas_addr_16, align 4" [ntt.cpp:169]   --->   Operation 577 'load' 'zeta2' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_49 : Operation 578 [1/1] (1.35ns)   --->   "br label %.preheader110" [ntt.cpp:208]   --->   Operation 578 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 50 <SV = 18> <Delay = 4.32>
ST_50 : Operation 579 [1/2] (2.77ns)   --->   "%zeta1 = load i32* %zetas_addr_15, align 4" [ntt.cpp:168]   --->   Operation 579 'load' 'zeta1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_50 : Operation 580 [1/2] (2.77ns)   --->   "%zeta2 = load i32* %zetas_addr_16, align 4" [ntt.cpp:169]   --->   Operation 580 'load' 'zeta2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_50 : Operation 581 [1/1] (1.54ns)   --->   "%tmp_8 = add i5 4, %k_4" [ntt.cpp:170]   --->   Operation 581 'add' 'tmp_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_9 = zext i5 %tmp_8 to i64" [ntt.cpp:170]   --->   Operation 582 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 583 [1/1] (0.00ns)   --->   "%zetas_addr_17 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_9" [ntt.cpp:170]   --->   Operation 583 'getelementptr' 'zetas_addr_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 584 [2/2] (2.77ns)   --->   "%zeta3 = load i32* %zetas_addr_17, align 4" [ntt.cpp:170]   --->   Operation 584 'load' 'zeta3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_50 : Operation 585 [1/1] (1.54ns)   --->   "%tmp_32 = add i5 6, %k_4" [ntt.cpp:171]   --->   Operation 585 'add' 'tmp_32' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_33 = zext i5 %tmp_32 to i64" [ntt.cpp:171]   --->   Operation 586 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 587 [1/1] (0.00ns)   --->   "%zetas_addr_18 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_33" [ntt.cpp:171]   --->   Operation 587 'getelementptr' 'zetas_addr_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 588 [2/2] (2.77ns)   --->   "%zeta4 = load i32* %zetas_addr_18, align 4" [ntt.cpp:171]   --->   Operation 588 'load' 'zeta4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 51 <SV = 19> <Delay = 4.32>
ST_51 : Operation 589 [1/2] (2.77ns)   --->   "%zeta3 = load i32* %zetas_addr_17, align 4" [ntt.cpp:170]   --->   Operation 589 'load' 'zeta3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_51 : Operation 590 [1/2] (2.77ns)   --->   "%zeta4 = load i32* %zetas_addr_18, align 4" [ntt.cpp:171]   --->   Operation 590 'load' 'zeta4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_51 : Operation 591 [1/1] (1.54ns)   --->   "%tmp_55 = add i5 8, %k_4" [ntt.cpp:172]   --->   Operation 591 'add' 'tmp_55' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_56 = zext i5 %tmp_55 to i64" [ntt.cpp:172]   --->   Operation 592 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 593 [1/1] (0.00ns)   --->   "%zetas_addr_19 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_56" [ntt.cpp:172]   --->   Operation 593 'getelementptr' 'zetas_addr_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 594 [2/2] (2.77ns)   --->   "%zeta5 = load i32* %zetas_addr_19, align 4" [ntt.cpp:172]   --->   Operation 594 'load' 'zeta5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_51 : Operation 595 [1/1] (1.54ns)   --->   "%tmp_57 = add i5 10, %k_4" [ntt.cpp:173]   --->   Operation 595 'add' 'tmp_57' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_58 = zext i5 %tmp_57 to i64" [ntt.cpp:173]   --->   Operation 596 'zext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 597 [1/1] (0.00ns)   --->   "%zetas_addr_20 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_58" [ntt.cpp:173]   --->   Operation 597 'getelementptr' 'zetas_addr_20' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 598 [2/2] (2.77ns)   --->   "%zeta6 = load i32* %zetas_addr_20, align 4" [ntt.cpp:173]   --->   Operation 598 'load' 'zeta6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 52 <SV = 20> <Delay = 4.32>
ST_52 : Operation 599 [1/2] (2.77ns)   --->   "%zeta5 = load i32* %zetas_addr_19, align 4" [ntt.cpp:172]   --->   Operation 599 'load' 'zeta5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 600 [1/2] (2.77ns)   --->   "%zeta6 = load i32* %zetas_addr_20, align 4" [ntt.cpp:173]   --->   Operation 600 'load' 'zeta6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 601 [1/1] (1.54ns)   --->   "%tmp_59 = add i5 12, %k_4" [ntt.cpp:174]   --->   Operation 601 'add' 'tmp_59' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_64 = zext i5 %tmp_59 to i64" [ntt.cpp:174]   --->   Operation 602 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 603 [1/1] (0.00ns)   --->   "%zetas_addr_21 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_64" [ntt.cpp:174]   --->   Operation 603 'getelementptr' 'zetas_addr_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 604 [2/2] (2.77ns)   --->   "%zeta7 = load i32* %zetas_addr_21, align 4" [ntt.cpp:174]   --->   Operation 604 'load' 'zeta7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 605 [1/1] (1.54ns)   --->   "%tmp_86 = add i5 14, %k_4" [ntt.cpp:175]   --->   Operation 605 'add' 'tmp_86' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_87 = zext i5 %tmp_86 to i64" [ntt.cpp:175]   --->   Operation 606 'zext' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 607 [1/1] (0.00ns)   --->   "%zetas_addr_22 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_87" [ntt.cpp:175]   --->   Operation 607 'getelementptr' 'zetas_addr_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 608 [2/2] (2.77ns)   --->   "%zeta8 = load i32* %zetas_addr_22, align 4" [ntt.cpp:175]   --->   Operation 608 'load' 'zeta8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 609 [1/1] (1.54ns)   --->   "%k = add i5 1, %k_4" [ntt.cpp:176]   --->   Operation 609 'add' 'k' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 2.77>
ST_53 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_399 = trunc i6 %j to i5" [ntt.cpp:167]   --->   Operation 610 'trunc' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 611 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j to i32" [ntt.cpp:167]   --->   Operation 611 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 612 [1/2] (2.77ns)   --->   "%zeta7 = load i32* %zetas_addr_21, align 4" [ntt.cpp:174]   --->   Operation 612 'load' 'zeta7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_53 : Operation 613 [1/2] (2.77ns)   --->   "%zeta8 = load i32* %zetas_addr_22, align 4" [ntt.cpp:175]   --->   Operation 613 'load' 'zeta8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_53 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_88 = or i5 %tmp_399, 8" [ntt.cpp:177]   --->   Operation 614 'or' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i5 %tmp_88 to i32" [ntt.cpp:177]   --->   Operation 615 'zext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_89 = sext i32 %zeta1 to i64" [ntt.cpp:181]   --->   Operation 616 'sext' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_90 = sext i32 %zeta2 to i64" [ntt.cpp:182]   --->   Operation 617 'sext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_91 = sext i32 %zeta3 to i64" [ntt.cpp:183]   --->   Operation 618 'sext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_92 = sext i32 %zeta4 to i64" [ntt.cpp:184]   --->   Operation 619 'sext' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_93 = sext i32 %zeta5 to i64" [ntt.cpp:185]   --->   Operation 620 'sext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_94 = sext i32 %zeta6 to i64" [ntt.cpp:186]   --->   Operation 621 'sext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_95 = sext i32 %zeta7 to i64" [ntt.cpp:187]   --->   Operation 622 'sext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_96 = sext i32 %zeta8 to i64" [ntt.cpp:188]   --->   Operation 623 'sext' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 624 [1/1] (1.35ns)   --->   "br label %10" [ntt.cpp:177]   --->   Operation 624 'br' <Predicate = true> <Delay = 1.35>

State 54 <SV = 22> <Delay = 4.95>
ST_54 : Operation 625 [1/1] (0.00ns)   --->   "%j_4 = phi i32 [ %j_cast, %9 ], [ %j_14, %11 ]"   --->   Operation 625 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 626 [1/1] (2.11ns)   --->   "%tmp_129 = icmp ult i32 %j_4, %tmp_88_cast" [ntt.cpp:177]   --->   Operation 626 'icmp' 'tmp_129' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 627 [1/1] (0.00ns)   --->   "br i1 %tmp_129, label %11, label %12" [ntt.cpp:177]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 628 [1/1] (2.18ns)   --->   "%tmp_199 = add i32 %j_4, 8" [ntt.cpp:181]   --->   Operation 628 'add' 'tmp_199' <Predicate = (tmp_129)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_200 = zext i32 %tmp_199 to i64" [ntt.cpp:181]   --->   Operation 629 'zext' 'tmp_200' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 630 [1/1] (0.00ns)   --->   "%q0_addr_5 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_200" [ntt.cpp:181]   --->   Operation 630 'getelementptr' 'q0_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 631 [2/2] (2.77ns)   --->   "%q0_load_6 = load i32* %q0_addr_5, align 4" [ntt.cpp:181]   --->   Operation 631 'load' 'q0_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 632 [1/1] (0.00ns)   --->   "%q1_addr_5 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_200" [ntt.cpp:182]   --->   Operation 632 'getelementptr' 'q1_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 633 [2/2] (2.77ns)   --->   "%q1_load_6 = load i32* %q1_addr_5, align 4" [ntt.cpp:182]   --->   Operation 633 'load' 'q1_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 634 [1/1] (0.00ns)   --->   "%q2_addr_5 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_200" [ntt.cpp:183]   --->   Operation 634 'getelementptr' 'q2_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 635 [2/2] (2.77ns)   --->   "%q2_load_6 = load i32* %q2_addr_5, align 4" [ntt.cpp:183]   --->   Operation 635 'load' 'q2_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 636 [1/1] (0.00ns)   --->   "%q3_addr_5 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_200" [ntt.cpp:184]   --->   Operation 636 'getelementptr' 'q3_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 637 [2/2] (2.77ns)   --->   "%q3_load_6 = load i32* %q3_addr_5, align 4" [ntt.cpp:184]   --->   Operation 637 'load' 'q3_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 638 [1/1] (0.00ns)   --->   "%q4_addr_5 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_200" [ntt.cpp:185]   --->   Operation 638 'getelementptr' 'q4_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 639 [2/2] (2.77ns)   --->   "%q4_load_6 = load i32* %q4_addr_5, align 4" [ntt.cpp:185]   --->   Operation 639 'load' 'q4_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 640 [1/1] (0.00ns)   --->   "%q5_addr_5 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_200" [ntt.cpp:186]   --->   Operation 640 'getelementptr' 'q5_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 641 [2/2] (2.77ns)   --->   "%q5_load_6 = load i32* %q5_addr_5, align 4" [ntt.cpp:186]   --->   Operation 641 'load' 'q5_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 642 [1/1] (0.00ns)   --->   "%q6_addr_5 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_200" [ntt.cpp:187]   --->   Operation 642 'getelementptr' 'q6_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 643 [2/2] (2.77ns)   --->   "%q6_load_6 = load i32* %q6_addr_5, align 4" [ntt.cpp:187]   --->   Operation 643 'load' 'q6_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 644 [1/1] (0.00ns)   --->   "%q7_addr_5 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_200" [ntt.cpp:188]   --->   Operation 644 'getelementptr' 'q7_addr_5' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 645 [2/2] (2.77ns)   --->   "%q7_load_6 = load i32* %q7_addr_5, align 4" [ntt.cpp:188]   --->   Operation 645 'load' 'q7_load_6' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_217 = zext i32 %j_4 to i64" [ntt.cpp:189]   --->   Operation 646 'zext' 'tmp_217' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 647 [1/1] (0.00ns)   --->   "%q0_addr_6 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_217" [ntt.cpp:189]   --->   Operation 647 'getelementptr' 'q0_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 648 [2/2] (2.77ns)   --->   "%q0_load_7 = load i32* %q0_addr_6, align 4" [ntt.cpp:189]   --->   Operation 648 'load' 'q0_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 649 [1/1] (0.00ns)   --->   "%q1_addr_6 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_217" [ntt.cpp:191]   --->   Operation 649 'getelementptr' 'q1_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 650 [2/2] (2.77ns)   --->   "%q1_load_7 = load i32* %q1_addr_6, align 4" [ntt.cpp:191]   --->   Operation 650 'load' 'q1_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 651 [1/1] (0.00ns)   --->   "%q2_addr_6 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_217" [ntt.cpp:193]   --->   Operation 651 'getelementptr' 'q2_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 652 [2/2] (2.77ns)   --->   "%q2_load_7 = load i32* %q2_addr_6, align 4" [ntt.cpp:193]   --->   Operation 652 'load' 'q2_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 653 [1/1] (0.00ns)   --->   "%q3_addr_6 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_217" [ntt.cpp:195]   --->   Operation 653 'getelementptr' 'q3_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 654 [2/2] (2.77ns)   --->   "%q3_load_7 = load i32* %q3_addr_6, align 4" [ntt.cpp:195]   --->   Operation 654 'load' 'q3_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 655 [1/1] (0.00ns)   --->   "%q4_addr_6 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_217" [ntt.cpp:197]   --->   Operation 655 'getelementptr' 'q4_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 656 [2/2] (2.77ns)   --->   "%q4_load_7 = load i32* %q4_addr_6, align 4" [ntt.cpp:197]   --->   Operation 656 'load' 'q4_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 657 [1/1] (0.00ns)   --->   "%q5_addr_6 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_217" [ntt.cpp:199]   --->   Operation 657 'getelementptr' 'q5_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 658 [2/2] (2.77ns)   --->   "%q5_load_7 = load i32* %q5_addr_6, align 4" [ntt.cpp:199]   --->   Operation 658 'load' 'q5_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 659 [1/1] (0.00ns)   --->   "%q6_addr_6 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_217" [ntt.cpp:201]   --->   Operation 659 'getelementptr' 'q6_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 660 [2/2] (2.77ns)   --->   "%q6_load_7 = load i32* %q6_addr_6, align 4" [ntt.cpp:201]   --->   Operation 660 'load' 'q6_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 661 [1/1] (0.00ns)   --->   "%q7_addr_6 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_217" [ntt.cpp:203]   --->   Operation 661 'getelementptr' 'q7_addr_6' <Predicate = (tmp_129)> <Delay = 0.00>
ST_54 : Operation 662 [2/2] (2.77ns)   --->   "%q7_load_7 = load i32* %q7_addr_6, align 4" [ntt.cpp:203]   --->   Operation 662 'load' 'q7_load_7' <Predicate = (tmp_129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 55 <SV = 23> <Delay = 18.3>
ST_55 : Operation 663 [1/2] (2.77ns)   --->   "%q0_load_6 = load i32* %q0_addr_5, align 4" [ntt.cpp:181]   --->   Operation 663 'load' 'q0_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_201 = zext i32 %q0_load_6 to i64" [ntt.cpp:181]   --->   Operation 664 'zext' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 665 [1/1] (6.88ns)   --->   "%tmp_202 = mul i64 %tmp_201, %tmp_89" [ntt.cpp:181]   --->   Operation 665 'mul' 'tmp_202' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 666 [4/4] (8.68ns)   --->   "%t0_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_202)" [ntt.cpp:181]   --->   Operation 666 'call' 't0_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 667 [1/2] (2.77ns)   --->   "%q1_load_6 = load i32* %q1_addr_5, align 4" [ntt.cpp:182]   --->   Operation 667 'load' 'q1_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_203 = zext i32 %q1_load_6 to i64" [ntt.cpp:182]   --->   Operation 668 'zext' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 669 [1/1] (6.88ns)   --->   "%tmp_204 = mul i64 %tmp_203, %tmp_90" [ntt.cpp:182]   --->   Operation 669 'mul' 'tmp_204' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 670 [4/4] (8.68ns)   --->   "%t1_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_204)" [ntt.cpp:182]   --->   Operation 670 'call' 't1_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 671 [1/2] (2.77ns)   --->   "%q2_load_6 = load i32* %q2_addr_5, align 4" [ntt.cpp:183]   --->   Operation 671 'load' 'q2_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_205 = zext i32 %q2_load_6 to i64" [ntt.cpp:183]   --->   Operation 672 'zext' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 673 [1/1] (6.88ns)   --->   "%tmp_206 = mul i64 %tmp_205, %tmp_91" [ntt.cpp:183]   --->   Operation 673 'mul' 'tmp_206' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 674 [4/4] (8.68ns)   --->   "%t2_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_206)" [ntt.cpp:183]   --->   Operation 674 'call' 't2_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 675 [1/2] (2.77ns)   --->   "%q3_load_6 = load i32* %q3_addr_5, align 4" [ntt.cpp:184]   --->   Operation 675 'load' 'q3_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_207 = zext i32 %q3_load_6 to i64" [ntt.cpp:184]   --->   Operation 676 'zext' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 677 [1/1] (6.88ns)   --->   "%tmp_208 = mul i64 %tmp_207, %tmp_92" [ntt.cpp:184]   --->   Operation 677 'mul' 'tmp_208' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 678 [4/4] (8.68ns)   --->   "%t3_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_208)" [ntt.cpp:184]   --->   Operation 678 'call' 't3_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 679 [1/2] (2.77ns)   --->   "%q4_load_6 = load i32* %q4_addr_5, align 4" [ntt.cpp:185]   --->   Operation 679 'load' 'q4_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_209 = zext i32 %q4_load_6 to i64" [ntt.cpp:185]   --->   Operation 680 'zext' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 681 [1/1] (6.88ns)   --->   "%tmp_210 = mul i64 %tmp_209, %tmp_93" [ntt.cpp:185]   --->   Operation 681 'mul' 'tmp_210' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 682 [4/4] (8.68ns)   --->   "%t4_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_210)" [ntt.cpp:185]   --->   Operation 682 'call' 't4_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 683 [1/2] (2.77ns)   --->   "%q5_load_6 = load i32* %q5_addr_5, align 4" [ntt.cpp:186]   --->   Operation 683 'load' 'q5_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_211 = zext i32 %q5_load_6 to i64" [ntt.cpp:186]   --->   Operation 684 'zext' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 685 [1/1] (6.88ns)   --->   "%tmp_212 = mul i64 %tmp_211, %tmp_94" [ntt.cpp:186]   --->   Operation 685 'mul' 'tmp_212' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 686 [4/4] (8.68ns)   --->   "%t5_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_212)" [ntt.cpp:186]   --->   Operation 686 'call' 't5_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 687 [1/2] (2.77ns)   --->   "%q6_load_6 = load i32* %q6_addr_5, align 4" [ntt.cpp:187]   --->   Operation 687 'load' 'q6_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_213 = zext i32 %q6_load_6 to i64" [ntt.cpp:187]   --->   Operation 688 'zext' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 689 [1/1] (6.88ns)   --->   "%tmp_214 = mul i64 %tmp_213, %tmp_95" [ntt.cpp:187]   --->   Operation 689 'mul' 'tmp_214' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 690 [4/4] (8.68ns)   --->   "%t6_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_214)" [ntt.cpp:187]   --->   Operation 690 'call' 't6_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 691 [1/2] (2.77ns)   --->   "%q7_load_6 = load i32* %q7_addr_5, align 4" [ntt.cpp:188]   --->   Operation 691 'load' 'q7_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_215 = zext i32 %q7_load_6 to i64" [ntt.cpp:188]   --->   Operation 692 'zext' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 693 [1/1] (6.88ns)   --->   "%tmp_216 = mul i64 %tmp_215, %tmp_96" [ntt.cpp:188]   --->   Operation 693 'mul' 'tmp_216' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 694 [4/4] (8.68ns)   --->   "%t7_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_216)" [ntt.cpp:188]   --->   Operation 694 'call' 't7_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 695 [1/2] (2.77ns)   --->   "%q0_load_7 = load i32* %q0_addr_6, align 4" [ntt.cpp:189]   --->   Operation 695 'load' 'q0_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 696 [2/2] (2.77ns)   --->   "%q0_load_8 = load i32* %q0_addr_6, align 4" [ntt.cpp:190]   --->   Operation 696 'load' 'q0_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 697 [1/2] (2.77ns)   --->   "%q1_load_7 = load i32* %q1_addr_6, align 4" [ntt.cpp:191]   --->   Operation 697 'load' 'q1_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 698 [2/2] (2.77ns)   --->   "%q1_load_8 = load i32* %q1_addr_6, align 4" [ntt.cpp:192]   --->   Operation 698 'load' 'q1_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 699 [1/2] (2.77ns)   --->   "%q2_load_7 = load i32* %q2_addr_6, align 4" [ntt.cpp:193]   --->   Operation 699 'load' 'q2_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 700 [2/2] (2.77ns)   --->   "%q2_load_8 = load i32* %q2_addr_6, align 4" [ntt.cpp:194]   --->   Operation 700 'load' 'q2_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 701 [1/2] (2.77ns)   --->   "%q3_load_7 = load i32* %q3_addr_6, align 4" [ntt.cpp:195]   --->   Operation 701 'load' 'q3_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 702 [2/2] (2.77ns)   --->   "%q3_load_8 = load i32* %q3_addr_6, align 4" [ntt.cpp:196]   --->   Operation 702 'load' 'q3_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 703 [1/2] (2.77ns)   --->   "%q4_load_7 = load i32* %q4_addr_6, align 4" [ntt.cpp:197]   --->   Operation 703 'load' 'q4_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 704 [2/2] (2.77ns)   --->   "%q4_load_8 = load i32* %q4_addr_6, align 4" [ntt.cpp:198]   --->   Operation 704 'load' 'q4_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 705 [1/2] (2.77ns)   --->   "%q5_load_7 = load i32* %q5_addr_6, align 4" [ntt.cpp:199]   --->   Operation 705 'load' 'q5_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 706 [2/2] (2.77ns)   --->   "%q5_load_8 = load i32* %q5_addr_6, align 4" [ntt.cpp:200]   --->   Operation 706 'load' 'q5_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 707 [1/2] (2.77ns)   --->   "%q6_load_7 = load i32* %q6_addr_6, align 4" [ntt.cpp:201]   --->   Operation 707 'load' 'q6_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 708 [2/2] (2.77ns)   --->   "%q6_load_8 = load i32* %q6_addr_6, align 4" [ntt.cpp:202]   --->   Operation 708 'load' 'q6_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 709 [1/2] (2.77ns)   --->   "%q7_load_7 = load i32* %q7_addr_6, align 4" [ntt.cpp:203]   --->   Operation 709 'load' 'q7_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 710 [2/2] (2.77ns)   --->   "%q7_load_8 = load i32* %q7_addr_6, align 4" [ntt.cpp:204]   --->   Operation 710 'load' 'q7_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 56 <SV = 24> <Delay = 8.68>
ST_56 : Operation 711 [3/4] (8.68ns)   --->   "%t0_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_202)" [ntt.cpp:181]   --->   Operation 711 'call' 't0_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 712 [3/4] (8.68ns)   --->   "%t1_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_204)" [ntt.cpp:182]   --->   Operation 712 'call' 't1_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 713 [3/4] (8.68ns)   --->   "%t2_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_206)" [ntt.cpp:183]   --->   Operation 713 'call' 't2_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 714 [3/4] (8.68ns)   --->   "%t3_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_208)" [ntt.cpp:184]   --->   Operation 714 'call' 't3_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 715 [3/4] (8.68ns)   --->   "%t4_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_210)" [ntt.cpp:185]   --->   Operation 715 'call' 't4_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 716 [3/4] (8.68ns)   --->   "%t5_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_212)" [ntt.cpp:186]   --->   Operation 716 'call' 't5_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 717 [3/4] (8.68ns)   --->   "%t6_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_214)" [ntt.cpp:187]   --->   Operation 717 'call' 't6_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 718 [3/4] (8.68ns)   --->   "%t7_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_216)" [ntt.cpp:188]   --->   Operation 718 'call' 't7_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 719 [1/2] (2.77ns)   --->   "%q0_load_8 = load i32* %q0_addr_6, align 4" [ntt.cpp:190]   --->   Operation 719 'load' 'q0_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 720 [1/2] (2.77ns)   --->   "%q1_load_8 = load i32* %q1_addr_6, align 4" [ntt.cpp:192]   --->   Operation 720 'load' 'q1_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 721 [1/2] (2.77ns)   --->   "%q2_load_8 = load i32* %q2_addr_6, align 4" [ntt.cpp:194]   --->   Operation 721 'load' 'q2_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 722 [1/2] (2.77ns)   --->   "%q3_load_8 = load i32* %q3_addr_6, align 4" [ntt.cpp:196]   --->   Operation 722 'load' 'q3_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 723 [1/2] (2.77ns)   --->   "%q4_load_8 = load i32* %q4_addr_6, align 4" [ntt.cpp:198]   --->   Operation 723 'load' 'q4_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 724 [1/2] (2.77ns)   --->   "%q5_load_8 = load i32* %q5_addr_6, align 4" [ntt.cpp:200]   --->   Operation 724 'load' 'q5_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 725 [1/2] (2.77ns)   --->   "%q6_load_8 = load i32* %q6_addr_6, align 4" [ntt.cpp:202]   --->   Operation 725 'load' 'q6_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 726 [1/2] (2.77ns)   --->   "%q7_load_8 = load i32* %q7_addr_6, align 4" [ntt.cpp:204]   --->   Operation 726 'load' 'q7_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 57 <SV = 25> <Delay = 8.68>
ST_57 : Operation 727 [2/4] (8.68ns)   --->   "%t0_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_202)" [ntt.cpp:181]   --->   Operation 727 'call' 't0_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 728 [2/4] (8.68ns)   --->   "%t1_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_204)" [ntt.cpp:182]   --->   Operation 728 'call' 't1_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 729 [2/4] (8.68ns)   --->   "%t2_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_206)" [ntt.cpp:183]   --->   Operation 729 'call' 't2_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 730 [2/4] (8.68ns)   --->   "%t3_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_208)" [ntt.cpp:184]   --->   Operation 730 'call' 't3_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 731 [2/4] (8.68ns)   --->   "%t4_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_210)" [ntt.cpp:185]   --->   Operation 731 'call' 't4_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 732 [2/4] (8.68ns)   --->   "%t5_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_212)" [ntt.cpp:186]   --->   Operation 732 'call' 't5_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 733 [2/4] (8.68ns)   --->   "%t6_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_214)" [ntt.cpp:187]   --->   Operation 733 'call' 't6_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 734 [2/4] (8.68ns)   --->   "%t7_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_216)" [ntt.cpp:188]   --->   Operation 734 'call' 't7_1' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 26> <Delay = 9.48>
ST_58 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [ntt.cpp:177]   --->   Operation 735 'specregionbegin' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 736 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 8, i32 8, i32 8, [1 x i8]* @p_str1) nounwind" [ntt.cpp:178]   --->   Operation 736 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:179]   --->   Operation 737 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 738 [1/4] (2.99ns)   --->   "%t0_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_202)" [ntt.cpp:181]   --->   Operation 738 'call' 't0_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 739 [1/4] (2.99ns)   --->   "%t1_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_204)" [ntt.cpp:182]   --->   Operation 739 'call' 't1_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 740 [1/4] (2.99ns)   --->   "%t2_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_206)" [ntt.cpp:183]   --->   Operation 740 'call' 't2_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 741 [1/4] (2.99ns)   --->   "%t3_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_208)" [ntt.cpp:184]   --->   Operation 741 'call' 't3_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 742 [1/4] (2.99ns)   --->   "%t4_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_210)" [ntt.cpp:185]   --->   Operation 742 'call' 't4_1' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 743 [1/4] (2.99ns)   --->   "%t5_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_212)" [ntt.cpp:186]   --->   Operation 743 'call' 't5_1' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 744 [1/4] (2.99ns)   --->   "%t6_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_214)" [ntt.cpp:187]   --->   Operation 744 'call' 't6_1' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 745 [1/4] (2.99ns)   --->   "%t7_1 = call fastcc i32 @montgomery_reduce(i64 %tmp_216)" [ntt.cpp:188]   --->   Operation 745 'call' 't7_1' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_218 = sub i32 16760834, %t0_4" [ntt.cpp:189]   --->   Operation 746 'sub' 'tmp_218' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 747 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_219 = add i32 %q0_load_7, %tmp_218" [ntt.cpp:189]   --->   Operation 747 'add' 'tmp_219' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 748 [1/1] (2.77ns)   --->   "store i32 %tmp_219, i32* %q0_addr_5, align 4" [ntt.cpp:189]   --->   Operation 748 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 749 [1/1] (2.18ns)   --->   "%tmp_220 = add i32 %q0_load_8, %t0_4" [ntt.cpp:190]   --->   Operation 749 'add' 'tmp_220' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 750 [1/1] (2.77ns)   --->   "store i32 %tmp_220, i32* %q0_addr_6, align 4" [ntt.cpp:190]   --->   Operation 750 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_221 = sub i32 16760834, %t1_4" [ntt.cpp:191]   --->   Operation 751 'sub' 'tmp_221' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 752 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_222 = add i32 %q1_load_7, %tmp_221" [ntt.cpp:191]   --->   Operation 752 'add' 'tmp_222' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 753 [1/1] (2.77ns)   --->   "store i32 %tmp_222, i32* %q1_addr_5, align 4" [ntt.cpp:191]   --->   Operation 753 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 754 [1/1] (2.18ns)   --->   "%tmp_223 = add i32 %q1_load_8, %t1_4" [ntt.cpp:192]   --->   Operation 754 'add' 'tmp_223' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 755 [1/1] (2.77ns)   --->   "store i32 %tmp_223, i32* %q1_addr_6, align 4" [ntt.cpp:192]   --->   Operation 755 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_224 = sub i32 16760834, %t2_4" [ntt.cpp:193]   --->   Operation 756 'sub' 'tmp_224' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 757 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_225 = add i32 %q2_load_7, %tmp_224" [ntt.cpp:193]   --->   Operation 757 'add' 'tmp_225' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 758 [1/1] (2.77ns)   --->   "store i32 %tmp_225, i32* %q2_addr_5, align 4" [ntt.cpp:193]   --->   Operation 758 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 759 [1/1] (2.18ns)   --->   "%tmp_226 = add i32 %q2_load_8, %t2_4" [ntt.cpp:194]   --->   Operation 759 'add' 'tmp_226' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 760 [1/1] (2.77ns)   --->   "store i32 %tmp_226, i32* %q2_addr_6, align 4" [ntt.cpp:194]   --->   Operation 760 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_227 = sub i32 16760834, %t3_4" [ntt.cpp:195]   --->   Operation 761 'sub' 'tmp_227' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 762 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_228 = add i32 %q3_load_7, %tmp_227" [ntt.cpp:195]   --->   Operation 762 'add' 'tmp_228' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 763 [1/1] (2.77ns)   --->   "store i32 %tmp_228, i32* %q3_addr_5, align 4" [ntt.cpp:195]   --->   Operation 763 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 764 [1/1] (2.18ns)   --->   "%tmp_229 = add i32 %q3_load_8, %t3_4" [ntt.cpp:196]   --->   Operation 764 'add' 'tmp_229' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 765 [1/1] (2.77ns)   --->   "store i32 %tmp_229, i32* %q3_addr_6, align 4" [ntt.cpp:196]   --->   Operation 765 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_230 = sub i32 16760834, %t4_1" [ntt.cpp:197]   --->   Operation 766 'sub' 'tmp_230' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 767 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_231 = add i32 %q4_load_7, %tmp_230" [ntt.cpp:197]   --->   Operation 767 'add' 'tmp_231' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 768 [1/1] (2.77ns)   --->   "store i32 %tmp_231, i32* %q4_addr_5, align 4" [ntt.cpp:197]   --->   Operation 768 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 769 [1/1] (2.18ns)   --->   "%tmp_232 = add i32 %q4_load_8, %t4_1" [ntt.cpp:198]   --->   Operation 769 'add' 'tmp_232' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 770 [1/1] (2.77ns)   --->   "store i32 %tmp_232, i32* %q4_addr_6, align 4" [ntt.cpp:198]   --->   Operation 770 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_233 = sub i32 16760834, %t5_1" [ntt.cpp:199]   --->   Operation 771 'sub' 'tmp_233' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 772 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_234 = add i32 %q5_load_7, %tmp_233" [ntt.cpp:199]   --->   Operation 772 'add' 'tmp_234' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 773 [1/1] (2.77ns)   --->   "store i32 %tmp_234, i32* %q5_addr_5, align 4" [ntt.cpp:199]   --->   Operation 773 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 774 [1/1] (2.18ns)   --->   "%tmp_235 = add i32 %q5_load_8, %t5_1" [ntt.cpp:200]   --->   Operation 774 'add' 'tmp_235' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 775 [1/1] (2.77ns)   --->   "store i32 %tmp_235, i32* %q5_addr_6, align 4" [ntt.cpp:200]   --->   Operation 775 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_236 = sub i32 16760834, %t6_1" [ntt.cpp:201]   --->   Operation 776 'sub' 'tmp_236' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 777 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_237 = add i32 %q6_load_7, %tmp_236" [ntt.cpp:201]   --->   Operation 777 'add' 'tmp_237' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 778 [1/1] (2.77ns)   --->   "store i32 %tmp_237, i32* %q6_addr_5, align 4" [ntt.cpp:201]   --->   Operation 778 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 779 [1/1] (2.18ns)   --->   "%tmp_238 = add i32 %q6_load_8, %t6_1" [ntt.cpp:202]   --->   Operation 779 'add' 'tmp_238' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 780 [1/1] (2.77ns)   --->   "store i32 %tmp_238, i32* %q6_addr_6, align 4" [ntt.cpp:202]   --->   Operation 780 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_239 = sub i32 16760834, %t7_1" [ntt.cpp:203]   --->   Operation 781 'sub' 'tmp_239' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 782 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_240 = add i32 %q7_load_7, %tmp_239" [ntt.cpp:203]   --->   Operation 782 'add' 'tmp_240' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 783 [1/1] (2.77ns)   --->   "store i32 %tmp_240, i32* %q7_addr_5, align 4" [ntt.cpp:203]   --->   Operation 783 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 784 [1/1] (2.18ns)   --->   "%tmp_241 = add i32 %q7_load_8, %t7_1" [ntt.cpp:204]   --->   Operation 784 'add' 'tmp_241' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 785 [1/1] (2.77ns)   --->   "store i32 %tmp_241, i32* %q7_addr_6, align 4" [ntt.cpp:204]   --->   Operation 785 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 786 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_198) nounwind" [ntt.cpp:205]   --->   Operation 786 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 787 [1/1] (2.18ns)   --->   "%j_14 = add i32 %j_4, 1" [ntt.cpp:177]   --->   Operation 787 'add' 'j_14' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 788 [1/1] (0.00ns)   --->   "br label %10" [ntt.cpp:177]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 23> <Delay = 1.60>
ST_59 : Operation 789 [1/1] (1.60ns)   --->   "%start = add i6 %j, 16" [ntt.cpp:167]   --->   Operation 789 'add' 'start' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 790 [1/1] (0.00ns)   --->   "br label %.preheader111" [ntt.cpp:167]   --->   Operation 790 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 18> <Delay = 4.37>
ST_60 : Operation 791 [1/1] (0.00ns)   --->   "%j_8 = phi i6 [ %start_1, %16 ], [ 0, %.preheader110.preheader ]"   --->   Operation 791 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 792 [1/1] (0.00ns)   --->   "%k_5 = phi i6 [ %k_1, %16 ], [ -32, %.preheader110.preheader ]"   --->   Operation 792 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 793 [1/1] (1.22ns)   --->   "%exitcond4 = icmp eq i6 %k_5, -28" [ntt.cpp:208]   --->   Operation 793 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 794 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 795 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader109.preheader, label %13" [ntt.cpp:208]   --->   Operation 795 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_97 = zext i6 %k_5 to i64" [ntt.cpp:209]   --->   Operation 796 'zext' 'tmp_97' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_60 : Operation 797 [1/1] (0.00ns)   --->   "%zetas_addr_23 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_97" [ntt.cpp:209]   --->   Operation 797 'getelementptr' 'zetas_addr_23' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_60 : Operation 798 [2/2] (2.77ns)   --->   "%zeta1_1 = load i32* %zetas_addr_23, align 4" [ntt.cpp:209]   --->   Operation 798 'load' 'zeta1_1' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_60 : Operation 799 [1/1] (1.60ns)   --->   "%tmp_98 = add i6 4, %k_5" [ntt.cpp:210]   --->   Operation 799 'add' 'tmp_98' <Predicate = (!exitcond4)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_99 = zext i6 %tmp_98 to i64" [ntt.cpp:210]   --->   Operation 800 'zext' 'tmp_99' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_60 : Operation 801 [1/1] (0.00ns)   --->   "%zetas_addr_24 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_99" [ntt.cpp:210]   --->   Operation 801 'getelementptr' 'zetas_addr_24' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_60 : Operation 802 [2/2] (2.77ns)   --->   "%zeta2_1 = load i32* %zetas_addr_24, align 4" [ntt.cpp:210]   --->   Operation 802 'load' 'zeta2_1' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_60 : Operation 803 [1/1] (1.35ns)   --->   "br label %.preheader109" [ntt.cpp:249]   --->   Operation 803 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 61 <SV = 19> <Delay = 4.37>
ST_61 : Operation 804 [1/2] (2.77ns)   --->   "%zeta1_1 = load i32* %zetas_addr_23, align 4" [ntt.cpp:209]   --->   Operation 804 'load' 'zeta1_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_61 : Operation 805 [1/2] (2.77ns)   --->   "%zeta2_1 = load i32* %zetas_addr_24, align 4" [ntt.cpp:210]   --->   Operation 805 'load' 'zeta2_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_61 : Operation 806 [1/1] (1.60ns)   --->   "%tmp_100 = add i6 8, %k_5" [ntt.cpp:211]   --->   Operation 806 'add' 'tmp_100' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_109 = zext i6 %tmp_100 to i64" [ntt.cpp:211]   --->   Operation 807 'zext' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 808 [1/1] (0.00ns)   --->   "%zetas_addr_25 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_109" [ntt.cpp:211]   --->   Operation 808 'getelementptr' 'zetas_addr_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 809 [2/2] (2.77ns)   --->   "%zeta3_1 = load i32* %zetas_addr_25, align 4" [ntt.cpp:211]   --->   Operation 809 'load' 'zeta3_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_61 : Operation 810 [1/1] (1.60ns)   --->   "%tmp_110 = add i6 12, %k_5" [ntt.cpp:212]   --->   Operation 810 'add' 'tmp_110' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_111 = zext i6 %tmp_110 to i64" [ntt.cpp:212]   --->   Operation 811 'zext' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 812 [1/1] (0.00ns)   --->   "%zetas_addr_26 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_111" [ntt.cpp:212]   --->   Operation 812 'getelementptr' 'zetas_addr_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 813 [2/2] (2.77ns)   --->   "%zeta4_1 = load i32* %zetas_addr_26, align 4" [ntt.cpp:212]   --->   Operation 813 'load' 'zeta4_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 62 <SV = 20> <Delay = 4.37>
ST_62 : Operation 814 [1/2] (2.77ns)   --->   "%zeta3_1 = load i32* %zetas_addr_25, align 4" [ntt.cpp:211]   --->   Operation 814 'load' 'zeta3_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 815 [1/2] (2.77ns)   --->   "%zeta4_1 = load i32* %zetas_addr_26, align 4" [ntt.cpp:212]   --->   Operation 815 'load' 'zeta4_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 816 [1/1] (1.60ns)   --->   "%tmp_112 = add i6 16, %k_5" [ntt.cpp:213]   --->   Operation 816 'add' 'tmp_112' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_113 = zext i6 %tmp_112 to i64" [ntt.cpp:213]   --->   Operation 817 'zext' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 818 [1/1] (0.00ns)   --->   "%zetas_addr_27 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_113" [ntt.cpp:213]   --->   Operation 818 'getelementptr' 'zetas_addr_27' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 819 [2/2] (2.77ns)   --->   "%zeta5_1 = load i32* %zetas_addr_27, align 4" [ntt.cpp:213]   --->   Operation 819 'load' 'zeta5_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 820 [1/1] (1.60ns)   --->   "%tmp_114 = add i6 20, %k_5" [ntt.cpp:214]   --->   Operation 820 'add' 'tmp_114' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_115 = zext i6 %tmp_114 to i64" [ntt.cpp:214]   --->   Operation 821 'zext' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 822 [1/1] (0.00ns)   --->   "%zetas_addr_28 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_115" [ntt.cpp:214]   --->   Operation 822 'getelementptr' 'zetas_addr_28' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 823 [2/2] (2.77ns)   --->   "%zeta6_1 = load i32* %zetas_addr_28, align 4" [ntt.cpp:214]   --->   Operation 823 'load' 'zeta6_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 63 <SV = 21> <Delay = 4.37>
ST_63 : Operation 824 [1/2] (2.77ns)   --->   "%zeta5_1 = load i32* %zetas_addr_27, align 4" [ntt.cpp:213]   --->   Operation 824 'load' 'zeta5_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 825 [1/2] (2.77ns)   --->   "%zeta6_1 = load i32* %zetas_addr_28, align 4" [ntt.cpp:214]   --->   Operation 825 'load' 'zeta6_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 826 [1/1] (1.60ns)   --->   "%tmp_116 = add i6 24, %k_5" [ntt.cpp:215]   --->   Operation 826 'add' 'tmp_116' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_117 = zext i6 %tmp_116 to i64" [ntt.cpp:215]   --->   Operation 827 'zext' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 828 [1/1] (0.00ns)   --->   "%zetas_addr_29 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_117" [ntt.cpp:215]   --->   Operation 828 'getelementptr' 'zetas_addr_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 829 [2/2] (2.77ns)   --->   "%zeta7_1 = load i32* %zetas_addr_29, align 4" [ntt.cpp:215]   --->   Operation 829 'load' 'zeta7_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 830 [1/1] (1.60ns)   --->   "%tmp_118 = add i6 28, %k_5" [ntt.cpp:216]   --->   Operation 830 'add' 'tmp_118' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_119 = zext i6 %tmp_118 to i64" [ntt.cpp:216]   --->   Operation 831 'zext' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 832 [1/1] (0.00ns)   --->   "%zetas_addr_30 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_119" [ntt.cpp:216]   --->   Operation 832 'getelementptr' 'zetas_addr_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 833 [2/2] (2.77ns)   --->   "%zeta8_1 = load i32* %zetas_addr_30, align 4" [ntt.cpp:216]   --->   Operation 833 'load' 'zeta8_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 834 [1/1] (1.60ns)   --->   "%k_1 = add i6 1, %k_5" [ntt.cpp:217]   --->   Operation 834 'add' 'k_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 22> <Delay = 2.77>
ST_64 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_400 = trunc i6 %j_8 to i5" [ntt.cpp:208]   --->   Operation 835 'trunc' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 836 [1/1] (0.00ns)   --->   "%j_8_cast = zext i6 %j_8 to i32" [ntt.cpp:208]   --->   Operation 836 'zext' 'j_8_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 837 [1/2] (2.77ns)   --->   "%zeta7_1 = load i32* %zetas_addr_29, align 4" [ntt.cpp:215]   --->   Operation 837 'load' 'zeta7_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 838 [1/2] (2.77ns)   --->   "%zeta8_1 = load i32* %zetas_addr_30, align 4" [ntt.cpp:216]   --->   Operation 838 'load' 'zeta8_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_64 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_120 = or i5 %tmp_400, 4" [ntt.cpp:218]   --->   Operation 839 'or' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i5 %tmp_120 to i32" [ntt.cpp:218]   --->   Operation 840 'zext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_121 = sext i32 %zeta1_1 to i64" [ntt.cpp:222]   --->   Operation 841 'sext' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_122 = sext i32 %zeta2_1 to i64" [ntt.cpp:223]   --->   Operation 842 'sext' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_123 = sext i32 %zeta3_1 to i64" [ntt.cpp:224]   --->   Operation 843 'sext' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_124 = sext i32 %zeta4_1 to i64" [ntt.cpp:225]   --->   Operation 844 'sext' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_125 = sext i32 %zeta5_1 to i64" [ntt.cpp:226]   --->   Operation 845 'sext' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_126 = sext i32 %zeta6_1 to i64" [ntt.cpp:227]   --->   Operation 846 'sext' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_127 = sext i32 %zeta7_1 to i64" [ntt.cpp:228]   --->   Operation 847 'sext' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_128 = sext i32 %zeta8_1 to i64" [ntt.cpp:229]   --->   Operation 848 'sext' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 849 [1/1] (1.35ns)   --->   "br label %14" [ntt.cpp:218]   --->   Operation 849 'br' <Predicate = true> <Delay = 1.35>

State 65 <SV = 23> <Delay = 4.95>
ST_65 : Operation 850 [1/1] (0.00ns)   --->   "%j_5 = phi i32 [ %j_8_cast, %13 ], [ %j_15, %15 ]"   --->   Operation 850 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 851 [1/1] (2.11ns)   --->   "%tmp_197 = icmp ult i32 %j_5, %tmp_120_cast" [ntt.cpp:218]   --->   Operation 851 'icmp' 'tmp_197' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 852 [1/1] (0.00ns)   --->   "br i1 %tmp_197, label %15, label %16" [ntt.cpp:218]   --->   Operation 852 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 853 [1/1] (2.18ns)   --->   "%tmp_268 = add i32 %j_5, 4" [ntt.cpp:222]   --->   Operation 853 'add' 'tmp_268' <Predicate = (tmp_197)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_269 = zext i32 %tmp_268 to i64" [ntt.cpp:222]   --->   Operation 854 'zext' 'tmp_269' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 855 [1/1] (0.00ns)   --->   "%q0_addr_7 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_269" [ntt.cpp:222]   --->   Operation 855 'getelementptr' 'q0_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 856 [2/2] (2.77ns)   --->   "%q0_load_9 = load i32* %q0_addr_7, align 4" [ntt.cpp:222]   --->   Operation 856 'load' 'q0_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 857 [1/1] (0.00ns)   --->   "%q1_addr_7 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_269" [ntt.cpp:223]   --->   Operation 857 'getelementptr' 'q1_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 858 [2/2] (2.77ns)   --->   "%q1_load_9 = load i32* %q1_addr_7, align 4" [ntt.cpp:223]   --->   Operation 858 'load' 'q1_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 859 [1/1] (0.00ns)   --->   "%q2_addr_7 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_269" [ntt.cpp:224]   --->   Operation 859 'getelementptr' 'q2_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 860 [2/2] (2.77ns)   --->   "%q2_load_9 = load i32* %q2_addr_7, align 4" [ntt.cpp:224]   --->   Operation 860 'load' 'q2_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 861 [1/1] (0.00ns)   --->   "%q3_addr_7 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_269" [ntt.cpp:225]   --->   Operation 861 'getelementptr' 'q3_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 862 [2/2] (2.77ns)   --->   "%q3_load_9 = load i32* %q3_addr_7, align 4" [ntt.cpp:225]   --->   Operation 862 'load' 'q3_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 863 [1/1] (0.00ns)   --->   "%q4_addr_7 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_269" [ntt.cpp:226]   --->   Operation 863 'getelementptr' 'q4_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 864 [2/2] (2.77ns)   --->   "%q4_load_9 = load i32* %q4_addr_7, align 4" [ntt.cpp:226]   --->   Operation 864 'load' 'q4_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 865 [1/1] (0.00ns)   --->   "%q5_addr_7 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_269" [ntt.cpp:227]   --->   Operation 865 'getelementptr' 'q5_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 866 [2/2] (2.77ns)   --->   "%q5_load_9 = load i32* %q5_addr_7, align 4" [ntt.cpp:227]   --->   Operation 866 'load' 'q5_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 867 [1/1] (0.00ns)   --->   "%q6_addr_7 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_269" [ntt.cpp:228]   --->   Operation 867 'getelementptr' 'q6_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 868 [2/2] (2.77ns)   --->   "%q6_load_9 = load i32* %q6_addr_7, align 4" [ntt.cpp:228]   --->   Operation 868 'load' 'q6_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 869 [1/1] (0.00ns)   --->   "%q7_addr_7 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_269" [ntt.cpp:229]   --->   Operation 869 'getelementptr' 'q7_addr_7' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 870 [2/2] (2.77ns)   --->   "%q7_load_9 = load i32* %q7_addr_7, align 4" [ntt.cpp:229]   --->   Operation 870 'load' 'q7_load_9' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_286 = zext i32 %j_5 to i64" [ntt.cpp:230]   --->   Operation 871 'zext' 'tmp_286' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 872 [1/1] (0.00ns)   --->   "%q0_addr_8 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_286" [ntt.cpp:230]   --->   Operation 872 'getelementptr' 'q0_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 873 [2/2] (2.77ns)   --->   "%q0_load_10 = load i32* %q0_addr_8, align 4" [ntt.cpp:230]   --->   Operation 873 'load' 'q0_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 874 [1/1] (0.00ns)   --->   "%q1_addr_8 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_286" [ntt.cpp:232]   --->   Operation 874 'getelementptr' 'q1_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 875 [2/2] (2.77ns)   --->   "%q1_load_10 = load i32* %q1_addr_8, align 4" [ntt.cpp:232]   --->   Operation 875 'load' 'q1_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 876 [1/1] (0.00ns)   --->   "%q2_addr_8 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_286" [ntt.cpp:234]   --->   Operation 876 'getelementptr' 'q2_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 877 [2/2] (2.77ns)   --->   "%q2_load_10 = load i32* %q2_addr_8, align 4" [ntt.cpp:234]   --->   Operation 877 'load' 'q2_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 878 [1/1] (0.00ns)   --->   "%q3_addr_8 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_286" [ntt.cpp:236]   --->   Operation 878 'getelementptr' 'q3_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 879 [2/2] (2.77ns)   --->   "%q3_load_10 = load i32* %q3_addr_8, align 4" [ntt.cpp:236]   --->   Operation 879 'load' 'q3_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 880 [1/1] (0.00ns)   --->   "%q4_addr_8 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_286" [ntt.cpp:238]   --->   Operation 880 'getelementptr' 'q4_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 881 [2/2] (2.77ns)   --->   "%q4_load_10 = load i32* %q4_addr_8, align 4" [ntt.cpp:238]   --->   Operation 881 'load' 'q4_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 882 [1/1] (0.00ns)   --->   "%q5_addr_8 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_286" [ntt.cpp:240]   --->   Operation 882 'getelementptr' 'q5_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 883 [2/2] (2.77ns)   --->   "%q5_load_10 = load i32* %q5_addr_8, align 4" [ntt.cpp:240]   --->   Operation 883 'load' 'q5_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 884 [1/1] (0.00ns)   --->   "%q6_addr_8 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_286" [ntt.cpp:242]   --->   Operation 884 'getelementptr' 'q6_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 885 [2/2] (2.77ns)   --->   "%q6_load_10 = load i32* %q6_addr_8, align 4" [ntt.cpp:242]   --->   Operation 885 'load' 'q6_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 886 [1/1] (0.00ns)   --->   "%q7_addr_8 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_286" [ntt.cpp:244]   --->   Operation 886 'getelementptr' 'q7_addr_8' <Predicate = (tmp_197)> <Delay = 0.00>
ST_65 : Operation 887 [2/2] (2.77ns)   --->   "%q7_load_10 = load i32* %q7_addr_8, align 4" [ntt.cpp:244]   --->   Operation 887 'load' 'q7_load_10' <Predicate = (tmp_197)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 66 <SV = 24> <Delay = 18.3>
ST_66 : Operation 888 [1/2] (2.77ns)   --->   "%q0_load_9 = load i32* %q0_addr_7, align 4" [ntt.cpp:222]   --->   Operation 888 'load' 'q0_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_270 = zext i32 %q0_load_9 to i64" [ntt.cpp:222]   --->   Operation 889 'zext' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 890 [1/1] (6.88ns)   --->   "%tmp_271 = mul i64 %tmp_270, %tmp_121" [ntt.cpp:222]   --->   Operation 890 'mul' 'tmp_271' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 891 [4/4] (8.68ns)   --->   "%t0_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_271)" [ntt.cpp:222]   --->   Operation 891 'call' 't0_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 892 [1/2] (2.77ns)   --->   "%q1_load_9 = load i32* %q1_addr_7, align 4" [ntt.cpp:223]   --->   Operation 892 'load' 'q1_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_272 = zext i32 %q1_load_9 to i64" [ntt.cpp:223]   --->   Operation 893 'zext' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 894 [1/1] (6.88ns)   --->   "%tmp_273 = mul i64 %tmp_272, %tmp_122" [ntt.cpp:223]   --->   Operation 894 'mul' 'tmp_273' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 895 [4/4] (8.68ns)   --->   "%t1_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_273)" [ntt.cpp:223]   --->   Operation 895 'call' 't1_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 896 [1/2] (2.77ns)   --->   "%q2_load_9 = load i32* %q2_addr_7, align 4" [ntt.cpp:224]   --->   Operation 896 'load' 'q2_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_274 = zext i32 %q2_load_9 to i64" [ntt.cpp:224]   --->   Operation 897 'zext' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 898 [1/1] (6.88ns)   --->   "%tmp_275 = mul i64 %tmp_274, %tmp_123" [ntt.cpp:224]   --->   Operation 898 'mul' 'tmp_275' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 899 [4/4] (8.68ns)   --->   "%t2_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_275)" [ntt.cpp:224]   --->   Operation 899 'call' 't2_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 900 [1/2] (2.77ns)   --->   "%q3_load_9 = load i32* %q3_addr_7, align 4" [ntt.cpp:225]   --->   Operation 900 'load' 'q3_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_276 = zext i32 %q3_load_9 to i64" [ntt.cpp:225]   --->   Operation 901 'zext' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 902 [1/1] (6.88ns)   --->   "%tmp_277 = mul i64 %tmp_276, %tmp_124" [ntt.cpp:225]   --->   Operation 902 'mul' 'tmp_277' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 903 [4/4] (8.68ns)   --->   "%t3_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_277)" [ntt.cpp:225]   --->   Operation 903 'call' 't3_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 904 [1/2] (2.77ns)   --->   "%q4_load_9 = load i32* %q4_addr_7, align 4" [ntt.cpp:226]   --->   Operation 904 'load' 'q4_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_278 = zext i32 %q4_load_9 to i64" [ntt.cpp:226]   --->   Operation 905 'zext' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 906 [1/1] (6.88ns)   --->   "%tmp_279 = mul i64 %tmp_278, %tmp_125" [ntt.cpp:226]   --->   Operation 906 'mul' 'tmp_279' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 907 [4/4] (8.68ns)   --->   "%t4_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_279)" [ntt.cpp:226]   --->   Operation 907 'call' 't4_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 908 [1/2] (2.77ns)   --->   "%q5_load_9 = load i32* %q5_addr_7, align 4" [ntt.cpp:227]   --->   Operation 908 'load' 'q5_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_280 = zext i32 %q5_load_9 to i64" [ntt.cpp:227]   --->   Operation 909 'zext' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 910 [1/1] (6.88ns)   --->   "%tmp_281 = mul i64 %tmp_280, %tmp_126" [ntt.cpp:227]   --->   Operation 910 'mul' 'tmp_281' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 911 [4/4] (8.68ns)   --->   "%t5_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_281)" [ntt.cpp:227]   --->   Operation 911 'call' 't5_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 912 [1/2] (2.77ns)   --->   "%q6_load_9 = load i32* %q6_addr_7, align 4" [ntt.cpp:228]   --->   Operation 912 'load' 'q6_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_282 = zext i32 %q6_load_9 to i64" [ntt.cpp:228]   --->   Operation 913 'zext' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 914 [1/1] (6.88ns)   --->   "%tmp_283 = mul i64 %tmp_282, %tmp_127" [ntt.cpp:228]   --->   Operation 914 'mul' 'tmp_283' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 915 [4/4] (8.68ns)   --->   "%t6_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_283)" [ntt.cpp:228]   --->   Operation 915 'call' 't6_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 916 [1/2] (2.77ns)   --->   "%q7_load_9 = load i32* %q7_addr_7, align 4" [ntt.cpp:229]   --->   Operation 916 'load' 'q7_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_284 = zext i32 %q7_load_9 to i64" [ntt.cpp:229]   --->   Operation 917 'zext' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 918 [1/1] (6.88ns)   --->   "%tmp_285 = mul i64 %tmp_284, %tmp_128" [ntt.cpp:229]   --->   Operation 918 'mul' 'tmp_285' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 919 [4/4] (8.68ns)   --->   "%t7_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_285)" [ntt.cpp:229]   --->   Operation 919 'call' 't7_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 920 [1/2] (2.77ns)   --->   "%q0_load_10 = load i32* %q0_addr_8, align 4" [ntt.cpp:230]   --->   Operation 920 'load' 'q0_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 921 [2/2] (2.77ns)   --->   "%q0_load_11 = load i32* %q0_addr_8, align 4" [ntt.cpp:231]   --->   Operation 921 'load' 'q0_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 922 [1/2] (2.77ns)   --->   "%q1_load_10 = load i32* %q1_addr_8, align 4" [ntt.cpp:232]   --->   Operation 922 'load' 'q1_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 923 [2/2] (2.77ns)   --->   "%q1_load_11 = load i32* %q1_addr_8, align 4" [ntt.cpp:233]   --->   Operation 923 'load' 'q1_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 924 [1/2] (2.77ns)   --->   "%q2_load_10 = load i32* %q2_addr_8, align 4" [ntt.cpp:234]   --->   Operation 924 'load' 'q2_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 925 [2/2] (2.77ns)   --->   "%q2_load_11 = load i32* %q2_addr_8, align 4" [ntt.cpp:235]   --->   Operation 925 'load' 'q2_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 926 [1/2] (2.77ns)   --->   "%q3_load_10 = load i32* %q3_addr_8, align 4" [ntt.cpp:236]   --->   Operation 926 'load' 'q3_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 927 [2/2] (2.77ns)   --->   "%q3_load_11 = load i32* %q3_addr_8, align 4" [ntt.cpp:237]   --->   Operation 927 'load' 'q3_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 928 [1/2] (2.77ns)   --->   "%q4_load_10 = load i32* %q4_addr_8, align 4" [ntt.cpp:238]   --->   Operation 928 'load' 'q4_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 929 [2/2] (2.77ns)   --->   "%q4_load_11 = load i32* %q4_addr_8, align 4" [ntt.cpp:239]   --->   Operation 929 'load' 'q4_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 930 [1/2] (2.77ns)   --->   "%q5_load_10 = load i32* %q5_addr_8, align 4" [ntt.cpp:240]   --->   Operation 930 'load' 'q5_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 931 [2/2] (2.77ns)   --->   "%q5_load_11 = load i32* %q5_addr_8, align 4" [ntt.cpp:241]   --->   Operation 931 'load' 'q5_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 932 [1/2] (2.77ns)   --->   "%q6_load_10 = load i32* %q6_addr_8, align 4" [ntt.cpp:242]   --->   Operation 932 'load' 'q6_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 933 [2/2] (2.77ns)   --->   "%q6_load_11 = load i32* %q6_addr_8, align 4" [ntt.cpp:243]   --->   Operation 933 'load' 'q6_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 934 [1/2] (2.77ns)   --->   "%q7_load_10 = load i32* %q7_addr_8, align 4" [ntt.cpp:244]   --->   Operation 934 'load' 'q7_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_66 : Operation 935 [2/2] (2.77ns)   --->   "%q7_load_11 = load i32* %q7_addr_8, align 4" [ntt.cpp:245]   --->   Operation 935 'load' 'q7_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 67 <SV = 25> <Delay = 8.68>
ST_67 : Operation 936 [3/4] (8.68ns)   --->   "%t0_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_271)" [ntt.cpp:222]   --->   Operation 936 'call' 't0_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 937 [3/4] (8.68ns)   --->   "%t1_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_273)" [ntt.cpp:223]   --->   Operation 937 'call' 't1_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 938 [3/4] (8.68ns)   --->   "%t2_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_275)" [ntt.cpp:224]   --->   Operation 938 'call' 't2_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 939 [3/4] (8.68ns)   --->   "%t3_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_277)" [ntt.cpp:225]   --->   Operation 939 'call' 't3_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 940 [3/4] (8.68ns)   --->   "%t4_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_279)" [ntt.cpp:226]   --->   Operation 940 'call' 't4_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 941 [3/4] (8.68ns)   --->   "%t5_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_281)" [ntt.cpp:227]   --->   Operation 941 'call' 't5_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 942 [3/4] (8.68ns)   --->   "%t6_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_283)" [ntt.cpp:228]   --->   Operation 942 'call' 't6_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 943 [3/4] (8.68ns)   --->   "%t7_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_285)" [ntt.cpp:229]   --->   Operation 943 'call' 't7_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 944 [1/2] (2.77ns)   --->   "%q0_load_11 = load i32* %q0_addr_8, align 4" [ntt.cpp:231]   --->   Operation 944 'load' 'q0_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 945 [1/2] (2.77ns)   --->   "%q1_load_11 = load i32* %q1_addr_8, align 4" [ntt.cpp:233]   --->   Operation 945 'load' 'q1_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 946 [1/2] (2.77ns)   --->   "%q2_load_11 = load i32* %q2_addr_8, align 4" [ntt.cpp:235]   --->   Operation 946 'load' 'q2_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 947 [1/2] (2.77ns)   --->   "%q3_load_11 = load i32* %q3_addr_8, align 4" [ntt.cpp:237]   --->   Operation 947 'load' 'q3_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 948 [1/2] (2.77ns)   --->   "%q4_load_11 = load i32* %q4_addr_8, align 4" [ntt.cpp:239]   --->   Operation 948 'load' 'q4_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 949 [1/2] (2.77ns)   --->   "%q5_load_11 = load i32* %q5_addr_8, align 4" [ntt.cpp:241]   --->   Operation 949 'load' 'q5_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 950 [1/2] (2.77ns)   --->   "%q6_load_11 = load i32* %q6_addr_8, align 4" [ntt.cpp:243]   --->   Operation 950 'load' 'q6_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_67 : Operation 951 [1/2] (2.77ns)   --->   "%q7_load_11 = load i32* %q7_addr_8, align 4" [ntt.cpp:245]   --->   Operation 951 'load' 'q7_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 68 <SV = 26> <Delay = 8.68>
ST_68 : Operation 952 [2/4] (8.68ns)   --->   "%t0_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_271)" [ntt.cpp:222]   --->   Operation 952 'call' 't0_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 953 [2/4] (8.68ns)   --->   "%t1_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_273)" [ntt.cpp:223]   --->   Operation 953 'call' 't1_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 954 [2/4] (8.68ns)   --->   "%t2_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_275)" [ntt.cpp:224]   --->   Operation 954 'call' 't2_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 955 [2/4] (8.68ns)   --->   "%t3_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_277)" [ntt.cpp:225]   --->   Operation 955 'call' 't3_5' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 956 [2/4] (8.68ns)   --->   "%t4_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_279)" [ntt.cpp:226]   --->   Operation 956 'call' 't4_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 957 [2/4] (8.68ns)   --->   "%t5_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_281)" [ntt.cpp:227]   --->   Operation 957 'call' 't5_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 958 [2/4] (8.68ns)   --->   "%t6_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_283)" [ntt.cpp:228]   --->   Operation 958 'call' 't6_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 959 [2/4] (8.68ns)   --->   "%t7_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_285)" [ntt.cpp:229]   --->   Operation 959 'call' 't7_2' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 27> <Delay = 9.48>
ST_69 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_267 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [ntt.cpp:218]   --->   Operation 960 'specregionbegin' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 961 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str1) nounwind" [ntt.cpp:219]   --->   Operation 961 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 962 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:220]   --->   Operation 962 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 963 [1/4] (2.99ns)   --->   "%t0_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_271)" [ntt.cpp:222]   --->   Operation 963 'call' 't0_5' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 964 [1/4] (2.99ns)   --->   "%t1_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_273)" [ntt.cpp:223]   --->   Operation 964 'call' 't1_5' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 965 [1/4] (2.99ns)   --->   "%t2_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_275)" [ntt.cpp:224]   --->   Operation 965 'call' 't2_5' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 966 [1/4] (2.99ns)   --->   "%t3_5 = call fastcc i32 @montgomery_reduce(i64 %tmp_277)" [ntt.cpp:225]   --->   Operation 966 'call' 't3_5' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 967 [1/4] (2.99ns)   --->   "%t4_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_279)" [ntt.cpp:226]   --->   Operation 967 'call' 't4_2' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 968 [1/4] (2.99ns)   --->   "%t5_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_281)" [ntt.cpp:227]   --->   Operation 968 'call' 't5_2' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 969 [1/4] (2.99ns)   --->   "%t6_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_283)" [ntt.cpp:228]   --->   Operation 969 'call' 't6_2' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 970 [1/4] (2.99ns)   --->   "%t7_2 = call fastcc i32 @montgomery_reduce(i64 %tmp_285)" [ntt.cpp:229]   --->   Operation 970 'call' 't7_2' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_287 = sub i32 16760834, %t0_5" [ntt.cpp:230]   --->   Operation 971 'sub' 'tmp_287' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 972 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_288 = add i32 %q0_load_10, %tmp_287" [ntt.cpp:230]   --->   Operation 972 'add' 'tmp_288' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 973 [1/1] (2.77ns)   --->   "store i32 %tmp_288, i32* %q0_addr_7, align 4" [ntt.cpp:230]   --->   Operation 973 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 974 [1/1] (2.18ns)   --->   "%tmp_289 = add i32 %q0_load_11, %t0_5" [ntt.cpp:231]   --->   Operation 974 'add' 'tmp_289' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 975 [1/1] (2.77ns)   --->   "store i32 %tmp_289, i32* %q0_addr_8, align 4" [ntt.cpp:231]   --->   Operation 975 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_290 = sub i32 16760834, %t1_5" [ntt.cpp:232]   --->   Operation 976 'sub' 'tmp_290' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 977 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_291 = add i32 %q1_load_10, %tmp_290" [ntt.cpp:232]   --->   Operation 977 'add' 'tmp_291' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 978 [1/1] (2.77ns)   --->   "store i32 %tmp_291, i32* %q1_addr_7, align 4" [ntt.cpp:232]   --->   Operation 978 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 979 [1/1] (2.18ns)   --->   "%tmp_292 = add i32 %q1_load_11, %t1_5" [ntt.cpp:233]   --->   Operation 979 'add' 'tmp_292' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 980 [1/1] (2.77ns)   --->   "store i32 %tmp_292, i32* %q1_addr_8, align 4" [ntt.cpp:233]   --->   Operation 980 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_293 = sub i32 16760834, %t2_5" [ntt.cpp:234]   --->   Operation 981 'sub' 'tmp_293' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 982 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_294 = add i32 %q2_load_10, %tmp_293" [ntt.cpp:234]   --->   Operation 982 'add' 'tmp_294' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 983 [1/1] (2.77ns)   --->   "store i32 %tmp_294, i32* %q2_addr_7, align 4" [ntt.cpp:234]   --->   Operation 983 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 984 [1/1] (2.18ns)   --->   "%tmp_295 = add i32 %q2_load_11, %t2_5" [ntt.cpp:235]   --->   Operation 984 'add' 'tmp_295' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 985 [1/1] (2.77ns)   --->   "store i32 %tmp_295, i32* %q2_addr_8, align 4" [ntt.cpp:235]   --->   Operation 985 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_296 = sub i32 16760834, %t3_5" [ntt.cpp:236]   --->   Operation 986 'sub' 'tmp_296' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 987 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_297 = add i32 %q3_load_10, %tmp_296" [ntt.cpp:236]   --->   Operation 987 'add' 'tmp_297' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 988 [1/1] (2.77ns)   --->   "store i32 %tmp_297, i32* %q3_addr_7, align 4" [ntt.cpp:236]   --->   Operation 988 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 989 [1/1] (2.18ns)   --->   "%tmp_298 = add i32 %q3_load_11, %t3_5" [ntt.cpp:237]   --->   Operation 989 'add' 'tmp_298' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 990 [1/1] (2.77ns)   --->   "store i32 %tmp_298, i32* %q3_addr_8, align 4" [ntt.cpp:237]   --->   Operation 990 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_299 = sub i32 16760834, %t4_2" [ntt.cpp:238]   --->   Operation 991 'sub' 'tmp_299' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 992 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_300 = add i32 %q4_load_10, %tmp_299" [ntt.cpp:238]   --->   Operation 992 'add' 'tmp_300' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 993 [1/1] (2.77ns)   --->   "store i32 %tmp_300, i32* %q4_addr_7, align 4" [ntt.cpp:238]   --->   Operation 993 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 994 [1/1] (2.18ns)   --->   "%tmp_301 = add i32 %q4_load_11, %t4_2" [ntt.cpp:239]   --->   Operation 994 'add' 'tmp_301' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 995 [1/1] (2.77ns)   --->   "store i32 %tmp_301, i32* %q4_addr_8, align 4" [ntt.cpp:239]   --->   Operation 995 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_302 = sub i32 16760834, %t5_2" [ntt.cpp:240]   --->   Operation 996 'sub' 'tmp_302' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 997 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_303 = add i32 %q5_load_10, %tmp_302" [ntt.cpp:240]   --->   Operation 997 'add' 'tmp_303' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 998 [1/1] (2.77ns)   --->   "store i32 %tmp_303, i32* %q5_addr_7, align 4" [ntt.cpp:240]   --->   Operation 998 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 999 [1/1] (2.18ns)   --->   "%tmp_304 = add i32 %q5_load_11, %t5_2" [ntt.cpp:241]   --->   Operation 999 'add' 'tmp_304' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1000 [1/1] (2.77ns)   --->   "store i32 %tmp_304, i32* %q5_addr_8, align 4" [ntt.cpp:241]   --->   Operation 1000 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 1001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_305 = sub i32 16760834, %t6_2" [ntt.cpp:242]   --->   Operation 1001 'sub' 'tmp_305' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1002 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_306 = add i32 %q6_load_10, %tmp_305" [ntt.cpp:242]   --->   Operation 1002 'add' 'tmp_306' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1003 [1/1] (2.77ns)   --->   "store i32 %tmp_306, i32* %q6_addr_7, align 4" [ntt.cpp:242]   --->   Operation 1003 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 1004 [1/1] (2.18ns)   --->   "%tmp_307 = add i32 %q6_load_11, %t6_2" [ntt.cpp:243]   --->   Operation 1004 'add' 'tmp_307' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1005 [1/1] (2.77ns)   --->   "store i32 %tmp_307, i32* %q6_addr_8, align 4" [ntt.cpp:243]   --->   Operation 1005 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 1006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_308 = sub i32 16760834, %t7_2" [ntt.cpp:244]   --->   Operation 1006 'sub' 'tmp_308' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1007 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_309 = add i32 %q7_load_10, %tmp_308" [ntt.cpp:244]   --->   Operation 1007 'add' 'tmp_309' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1008 [1/1] (2.77ns)   --->   "store i32 %tmp_309, i32* %q7_addr_7, align 4" [ntt.cpp:244]   --->   Operation 1008 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 1009 [1/1] (2.18ns)   --->   "%tmp_310 = add i32 %q7_load_11, %t7_2" [ntt.cpp:245]   --->   Operation 1009 'add' 'tmp_310' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1010 [1/1] (2.77ns)   --->   "store i32 %tmp_310, i32* %q7_addr_8, align 4" [ntt.cpp:245]   --->   Operation 1010 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 1011 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_267) nounwind" [ntt.cpp:246]   --->   Operation 1011 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1012 [1/1] (2.18ns)   --->   "%j_15 = add i32 %j_5, 1" [ntt.cpp:218]   --->   Operation 1012 'add' 'j_15' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1013 [1/1] (0.00ns)   --->   "br label %14" [ntt.cpp:218]   --->   Operation 1013 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 24> <Delay = 1.60>
ST_70 : Operation 1014 [1/1] (1.60ns)   --->   "%start_1 = add i6 %j_8, 8" [ntt.cpp:208]   --->   Operation 1014 'add' 'start_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1015 [1/1] (0.00ns)   --->   "br label %.preheader110" [ntt.cpp:208]   --->   Operation 1015 'br' <Predicate = true> <Delay = 0.00>

State 71 <SV = 19> <Delay = 4.43>
ST_71 : Operation 1016 [1/1] (0.00ns)   --->   "%j_13 = phi i6 [ %start_2, %20 ], [ 0, %.preheader109.preheader ]"   --->   Operation 1016 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1017 [1/1] (0.00ns)   --->   "%k_6 = phi i7 [ %k_2, %20 ], [ -64, %.preheader109.preheader ]"   --->   Operation 1017 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1018 [1/1] (1.23ns)   --->   "%exitcond5 = icmp eq i7 %k_6, -56" [ntt.cpp:249]   --->   Operation 1018 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1019 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 1019 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1020 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader.preheader, label %17" [ntt.cpp:249]   --->   Operation 1020 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_130 = zext i7 %k_6 to i64" [ntt.cpp:250]   --->   Operation 1021 'zext' 'tmp_130' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_71 : Operation 1022 [1/1] (0.00ns)   --->   "%zetas_addr_31 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_130" [ntt.cpp:250]   --->   Operation 1022 'getelementptr' 'zetas_addr_31' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_71 : Operation 1023 [2/2] (2.77ns)   --->   "%zeta1_2 = load i32* %zetas_addr_31, align 4" [ntt.cpp:250]   --->   Operation 1023 'load' 'zeta1_2' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_71 : Operation 1024 [1/1] (1.66ns)   --->   "%tmp_131 = add i7 8, %k_6" [ntt.cpp:251]   --->   Operation 1024 'add' 'tmp_131' <Predicate = (!exitcond5)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_132 = zext i7 %tmp_131 to i64" [ntt.cpp:251]   --->   Operation 1025 'zext' 'tmp_132' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_71 : Operation 1026 [1/1] (0.00ns)   --->   "%zetas_addr_32 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_132" [ntt.cpp:251]   --->   Operation 1026 'getelementptr' 'zetas_addr_32' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_71 : Operation 1027 [2/2] (2.77ns)   --->   "%zeta2_2 = load i32* %zetas_addr_32, align 4" [ntt.cpp:251]   --->   Operation 1027 'load' 'zeta2_2' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_71 : Operation 1028 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.cpp:290]   --->   Operation 1028 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 72 <SV = 20> <Delay = 4.43>
ST_72 : Operation 1029 [1/2] (2.77ns)   --->   "%zeta1_2 = load i32* %zetas_addr_31, align 4" [ntt.cpp:250]   --->   Operation 1029 'load' 'zeta1_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 1030 [1/2] (2.77ns)   --->   "%zeta2_2 = load i32* %zetas_addr_32, align 4" [ntt.cpp:251]   --->   Operation 1030 'load' 'zeta2_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 1031 [1/1] (1.66ns)   --->   "%tmp_133 = add i7 16, %k_6" [ntt.cpp:252]   --->   Operation 1031 'add' 'tmp_133' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_177 = zext i7 %tmp_133 to i64" [ntt.cpp:252]   --->   Operation 1032 'zext' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1033 [1/1] (0.00ns)   --->   "%zetas_addr_33 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_177" [ntt.cpp:252]   --->   Operation 1033 'getelementptr' 'zetas_addr_33' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1034 [2/2] (2.77ns)   --->   "%zeta3_2 = load i32* %zetas_addr_33, align 4" [ntt.cpp:252]   --->   Operation 1034 'load' 'zeta3_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 1035 [1/1] (1.66ns)   --->   "%tmp_178 = add i7 24, %k_6" [ntt.cpp:253]   --->   Operation 1035 'add' 'tmp_178' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_179 = zext i7 %tmp_178 to i64" [ntt.cpp:253]   --->   Operation 1036 'zext' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1037 [1/1] (0.00ns)   --->   "%zetas_addr_34 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_179" [ntt.cpp:253]   --->   Operation 1037 'getelementptr' 'zetas_addr_34' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1038 [2/2] (2.77ns)   --->   "%zeta4_2 = load i32* %zetas_addr_34, align 4" [ntt.cpp:253]   --->   Operation 1038 'load' 'zeta4_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 73 <SV = 21> <Delay = 4.43>
ST_73 : Operation 1039 [1/2] (2.77ns)   --->   "%zeta3_2 = load i32* %zetas_addr_33, align 4" [ntt.cpp:252]   --->   Operation 1039 'load' 'zeta3_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 1040 [1/2] (2.77ns)   --->   "%zeta4_2 = load i32* %zetas_addr_34, align 4" [ntt.cpp:253]   --->   Operation 1040 'load' 'zeta4_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 1041 [1/1] (1.66ns)   --->   "%tmp_180 = add i7 32, %k_6" [ntt.cpp:254]   --->   Operation 1041 'add' 'tmp_180' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_181 = zext i7 %tmp_180 to i64" [ntt.cpp:254]   --->   Operation 1042 'zext' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1043 [1/1] (0.00ns)   --->   "%zetas_addr_35 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_181" [ntt.cpp:254]   --->   Operation 1043 'getelementptr' 'zetas_addr_35' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1044 [2/2] (2.77ns)   --->   "%zeta5_2 = load i32* %zetas_addr_35, align 4" [ntt.cpp:254]   --->   Operation 1044 'load' 'zeta5_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 1045 [1/1] (1.66ns)   --->   "%tmp_182 = add i7 40, %k_6" [ntt.cpp:255]   --->   Operation 1045 'add' 'tmp_182' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_183 = zext i7 %tmp_182 to i64" [ntt.cpp:255]   --->   Operation 1046 'zext' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1047 [1/1] (0.00ns)   --->   "%zetas_addr_36 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_183" [ntt.cpp:255]   --->   Operation 1047 'getelementptr' 'zetas_addr_36' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1048 [2/2] (2.77ns)   --->   "%zeta6_2 = load i32* %zetas_addr_36, align 4" [ntt.cpp:255]   --->   Operation 1048 'load' 'zeta6_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 74 <SV = 22> <Delay = 4.43>
ST_74 : Operation 1049 [1/2] (2.77ns)   --->   "%zeta5_2 = load i32* %zetas_addr_35, align 4" [ntt.cpp:254]   --->   Operation 1049 'load' 'zeta5_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_74 : Operation 1050 [1/2] (2.77ns)   --->   "%zeta6_2 = load i32* %zetas_addr_36, align 4" [ntt.cpp:255]   --->   Operation 1050 'load' 'zeta6_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_74 : Operation 1051 [1/1] (1.66ns)   --->   "%tmp_184 = add i7 48, %k_6" [ntt.cpp:256]   --->   Operation 1051 'add' 'tmp_184' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_185 = zext i7 %tmp_184 to i64" [ntt.cpp:256]   --->   Operation 1052 'zext' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1053 [1/1] (0.00ns)   --->   "%zetas_addr_37 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_185" [ntt.cpp:256]   --->   Operation 1053 'getelementptr' 'zetas_addr_37' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1054 [2/2] (2.77ns)   --->   "%zeta7_2 = load i32* %zetas_addr_37, align 4" [ntt.cpp:256]   --->   Operation 1054 'load' 'zeta7_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_74 : Operation 1055 [1/1] (1.66ns)   --->   "%tmp_186 = add i7 56, %k_6" [ntt.cpp:257]   --->   Operation 1055 'add' 'tmp_186' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_187 = zext i7 %tmp_186 to i64" [ntt.cpp:257]   --->   Operation 1056 'zext' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1057 [1/1] (0.00ns)   --->   "%zetas_addr_38 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_187" [ntt.cpp:257]   --->   Operation 1057 'getelementptr' 'zetas_addr_38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1058 [2/2] (2.77ns)   --->   "%zeta8_2 = load i32* %zetas_addr_38, align 4" [ntt.cpp:257]   --->   Operation 1058 'load' 'zeta8_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_74 : Operation 1059 [1/1] (1.66ns)   --->   "%k_2 = add i7 1, %k_6" [ntt.cpp:258]   --->   Operation 1059 'add' 'k_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 23> <Delay = 2.77>
ST_75 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_401 = trunc i6 %j_13 to i5" [ntt.cpp:249]   --->   Operation 1060 'trunc' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1061 [1/1] (0.00ns)   --->   "%j_13_cast = zext i6 %j_13 to i32" [ntt.cpp:249]   --->   Operation 1061 'zext' 'j_13_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1062 [1/2] (2.77ns)   --->   "%zeta7_2 = load i32* %zetas_addr_37, align 4" [ntt.cpp:256]   --->   Operation 1062 'load' 'zeta7_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 1063 [1/2] (2.77ns)   --->   "%zeta8_2 = load i32* %zetas_addr_38, align 4" [ntt.cpp:257]   --->   Operation 1063 'load' 'zeta8_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_188 = or i5 %tmp_401, 2" [ntt.cpp:259]   --->   Operation 1064 'or' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_188_cast = zext i5 %tmp_188 to i32" [ntt.cpp:259]   --->   Operation 1065 'zext' 'tmp_188_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_189 = sext i32 %zeta1_2 to i64" [ntt.cpp:263]   --->   Operation 1066 'sext' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_190 = sext i32 %zeta2_2 to i64" [ntt.cpp:264]   --->   Operation 1067 'sext' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_191 = sext i32 %zeta3_2 to i64" [ntt.cpp:265]   --->   Operation 1068 'sext' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_192 = sext i32 %zeta4_2 to i64" [ntt.cpp:266]   --->   Operation 1069 'sext' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_193 = sext i32 %zeta5_2 to i64" [ntt.cpp:267]   --->   Operation 1070 'sext' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_194 = sext i32 %zeta6_2 to i64" [ntt.cpp:268]   --->   Operation 1071 'sext' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_195 = sext i32 %zeta7_2 to i64" [ntt.cpp:269]   --->   Operation 1072 'sext' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_196 = sext i32 %zeta8_2 to i64" [ntt.cpp:270]   --->   Operation 1073 'sext' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1074 [1/1] (1.35ns)   --->   "br label %18" [ntt.cpp:259]   --->   Operation 1074 'br' <Predicate = true> <Delay = 1.35>

State 76 <SV = 24> <Delay = 4.95>
ST_76 : Operation 1075 [1/1] (0.00ns)   --->   "%j_6 = phi i32 [ %j_13_cast, %17 ], [ %j_16, %19 ]"   --->   Operation 1075 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1076 [1/1] (2.11ns)   --->   "%tmp_266 = icmp ult i32 %j_6, %tmp_188_cast" [ntt.cpp:259]   --->   Operation 1076 'icmp' 'tmp_266' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1077 [1/1] (0.00ns)   --->   "br i1 %tmp_266, label %19, label %20" [ntt.cpp:259]   --->   Operation 1077 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1078 [1/1] (2.18ns)   --->   "%tmp_313 = add i32 %j_6, 2" [ntt.cpp:263]   --->   Operation 1078 'add' 'tmp_313' <Predicate = (tmp_266)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_314 = zext i32 %tmp_313 to i64" [ntt.cpp:263]   --->   Operation 1079 'zext' 'tmp_314' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1080 [1/1] (0.00ns)   --->   "%q0_addr_9 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_314" [ntt.cpp:263]   --->   Operation 1080 'getelementptr' 'q0_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1081 [2/2] (2.77ns)   --->   "%q0_load_12 = load i32* %q0_addr_9, align 4" [ntt.cpp:263]   --->   Operation 1081 'load' 'q0_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1082 [1/1] (0.00ns)   --->   "%q1_addr_9 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_314" [ntt.cpp:264]   --->   Operation 1082 'getelementptr' 'q1_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1083 [2/2] (2.77ns)   --->   "%q1_load_12 = load i32* %q1_addr_9, align 4" [ntt.cpp:264]   --->   Operation 1083 'load' 'q1_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1084 [1/1] (0.00ns)   --->   "%q2_addr_9 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_314" [ntt.cpp:265]   --->   Operation 1084 'getelementptr' 'q2_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1085 [2/2] (2.77ns)   --->   "%q2_load_12 = load i32* %q2_addr_9, align 4" [ntt.cpp:265]   --->   Operation 1085 'load' 'q2_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1086 [1/1] (0.00ns)   --->   "%q3_addr_9 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_314" [ntt.cpp:266]   --->   Operation 1086 'getelementptr' 'q3_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1087 [2/2] (2.77ns)   --->   "%q3_load_12 = load i32* %q3_addr_9, align 4" [ntt.cpp:266]   --->   Operation 1087 'load' 'q3_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1088 [1/1] (0.00ns)   --->   "%q4_addr_9 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_314" [ntt.cpp:267]   --->   Operation 1088 'getelementptr' 'q4_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1089 [2/2] (2.77ns)   --->   "%q4_load_12 = load i32* %q4_addr_9, align 4" [ntt.cpp:267]   --->   Operation 1089 'load' 'q4_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1090 [1/1] (0.00ns)   --->   "%q5_addr_9 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_314" [ntt.cpp:268]   --->   Operation 1090 'getelementptr' 'q5_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1091 [2/2] (2.77ns)   --->   "%q5_load_12 = load i32* %q5_addr_9, align 4" [ntt.cpp:268]   --->   Operation 1091 'load' 'q5_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1092 [1/1] (0.00ns)   --->   "%q6_addr_9 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_314" [ntt.cpp:269]   --->   Operation 1092 'getelementptr' 'q6_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1093 [2/2] (2.77ns)   --->   "%q6_load_12 = load i32* %q6_addr_9, align 4" [ntt.cpp:269]   --->   Operation 1093 'load' 'q6_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1094 [1/1] (0.00ns)   --->   "%q7_addr_9 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_314" [ntt.cpp:270]   --->   Operation 1094 'getelementptr' 'q7_addr_9' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1095 [2/2] (2.77ns)   --->   "%q7_load_12 = load i32* %q7_addr_9, align 4" [ntt.cpp:270]   --->   Operation 1095 'load' 'q7_load_12' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_331 = zext i32 %j_6 to i64" [ntt.cpp:271]   --->   Operation 1096 'zext' 'tmp_331' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1097 [1/1] (0.00ns)   --->   "%q0_addr_10 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_331" [ntt.cpp:271]   --->   Operation 1097 'getelementptr' 'q0_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1098 [2/2] (2.77ns)   --->   "%q0_load_13 = load i32* %q0_addr_10, align 4" [ntt.cpp:271]   --->   Operation 1098 'load' 'q0_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1099 [1/1] (0.00ns)   --->   "%q1_addr_10 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_331" [ntt.cpp:273]   --->   Operation 1099 'getelementptr' 'q1_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1100 [2/2] (2.77ns)   --->   "%q1_load_13 = load i32* %q1_addr_10, align 4" [ntt.cpp:273]   --->   Operation 1100 'load' 'q1_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1101 [1/1] (0.00ns)   --->   "%q2_addr_10 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_331" [ntt.cpp:275]   --->   Operation 1101 'getelementptr' 'q2_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1102 [2/2] (2.77ns)   --->   "%q2_load_13 = load i32* %q2_addr_10, align 4" [ntt.cpp:275]   --->   Operation 1102 'load' 'q2_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1103 [1/1] (0.00ns)   --->   "%q3_addr_10 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_331" [ntt.cpp:277]   --->   Operation 1103 'getelementptr' 'q3_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1104 [2/2] (2.77ns)   --->   "%q3_load_13 = load i32* %q3_addr_10, align 4" [ntt.cpp:277]   --->   Operation 1104 'load' 'q3_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1105 [1/1] (0.00ns)   --->   "%q4_addr_10 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_331" [ntt.cpp:279]   --->   Operation 1105 'getelementptr' 'q4_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1106 [2/2] (2.77ns)   --->   "%q4_load_13 = load i32* %q4_addr_10, align 4" [ntt.cpp:279]   --->   Operation 1106 'load' 'q4_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1107 [1/1] (0.00ns)   --->   "%q5_addr_10 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_331" [ntt.cpp:281]   --->   Operation 1107 'getelementptr' 'q5_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1108 [2/2] (2.77ns)   --->   "%q5_load_13 = load i32* %q5_addr_10, align 4" [ntt.cpp:281]   --->   Operation 1108 'load' 'q5_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1109 [1/1] (0.00ns)   --->   "%q6_addr_10 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_331" [ntt.cpp:283]   --->   Operation 1109 'getelementptr' 'q6_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1110 [2/2] (2.77ns)   --->   "%q6_load_13 = load i32* %q6_addr_10, align 4" [ntt.cpp:283]   --->   Operation 1110 'load' 'q6_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 1111 [1/1] (0.00ns)   --->   "%q7_addr_10 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_331" [ntt.cpp:285]   --->   Operation 1111 'getelementptr' 'q7_addr_10' <Predicate = (tmp_266)> <Delay = 0.00>
ST_76 : Operation 1112 [2/2] (2.77ns)   --->   "%q7_load_13 = load i32* %q7_addr_10, align 4" [ntt.cpp:285]   --->   Operation 1112 'load' 'q7_load_13' <Predicate = (tmp_266)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 77 <SV = 25> <Delay = 18.3>
ST_77 : Operation 1113 [1/2] (2.77ns)   --->   "%q0_load_12 = load i32* %q0_addr_9, align 4" [ntt.cpp:263]   --->   Operation 1113 'load' 'q0_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_315 = zext i32 %q0_load_12 to i64" [ntt.cpp:263]   --->   Operation 1114 'zext' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1115 [1/1] (6.88ns)   --->   "%tmp_316 = mul i64 %tmp_315, %tmp_189" [ntt.cpp:263]   --->   Operation 1115 'mul' 'tmp_316' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1116 [4/4] (8.68ns)   --->   "%t0_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_316)" [ntt.cpp:263]   --->   Operation 1116 'call' 't0_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1117 [1/2] (2.77ns)   --->   "%q1_load_12 = load i32* %q1_addr_9, align 4" [ntt.cpp:264]   --->   Operation 1117 'load' 'q1_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_317 = zext i32 %q1_load_12 to i64" [ntt.cpp:264]   --->   Operation 1118 'zext' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1119 [1/1] (6.88ns)   --->   "%tmp_318 = mul i64 %tmp_317, %tmp_190" [ntt.cpp:264]   --->   Operation 1119 'mul' 'tmp_318' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1120 [4/4] (8.68ns)   --->   "%t1_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_318)" [ntt.cpp:264]   --->   Operation 1120 'call' 't1_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1121 [1/2] (2.77ns)   --->   "%q2_load_12 = load i32* %q2_addr_9, align 4" [ntt.cpp:265]   --->   Operation 1121 'load' 'q2_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_319 = zext i32 %q2_load_12 to i64" [ntt.cpp:265]   --->   Operation 1122 'zext' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1123 [1/1] (6.88ns)   --->   "%tmp_320 = mul i64 %tmp_319, %tmp_191" [ntt.cpp:265]   --->   Operation 1123 'mul' 'tmp_320' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1124 [4/4] (8.68ns)   --->   "%t2_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_320)" [ntt.cpp:265]   --->   Operation 1124 'call' 't2_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1125 [1/2] (2.77ns)   --->   "%q3_load_12 = load i32* %q3_addr_9, align 4" [ntt.cpp:266]   --->   Operation 1125 'load' 'q3_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_321 = zext i32 %q3_load_12 to i64" [ntt.cpp:266]   --->   Operation 1126 'zext' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1127 [1/1] (6.88ns)   --->   "%tmp_322 = mul i64 %tmp_321, %tmp_192" [ntt.cpp:266]   --->   Operation 1127 'mul' 'tmp_322' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1128 [4/4] (8.68ns)   --->   "%t3_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_322)" [ntt.cpp:266]   --->   Operation 1128 'call' 't3_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1129 [1/2] (2.77ns)   --->   "%q4_load_12 = load i32* %q4_addr_9, align 4" [ntt.cpp:267]   --->   Operation 1129 'load' 'q4_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_323 = zext i32 %q4_load_12 to i64" [ntt.cpp:267]   --->   Operation 1130 'zext' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1131 [1/1] (6.88ns)   --->   "%tmp_324 = mul i64 %tmp_323, %tmp_193" [ntt.cpp:267]   --->   Operation 1131 'mul' 'tmp_324' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1132 [4/4] (8.68ns)   --->   "%t4_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_324)" [ntt.cpp:267]   --->   Operation 1132 'call' 't4_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1133 [1/2] (2.77ns)   --->   "%q5_load_12 = load i32* %q5_addr_9, align 4" [ntt.cpp:268]   --->   Operation 1133 'load' 'q5_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_325 = zext i32 %q5_load_12 to i64" [ntt.cpp:268]   --->   Operation 1134 'zext' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1135 [1/1] (6.88ns)   --->   "%tmp_326 = mul i64 %tmp_325, %tmp_194" [ntt.cpp:268]   --->   Operation 1135 'mul' 'tmp_326' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1136 [4/4] (8.68ns)   --->   "%t5_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_326)" [ntt.cpp:268]   --->   Operation 1136 'call' 't5_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1137 [1/2] (2.77ns)   --->   "%q6_load_12 = load i32* %q6_addr_9, align 4" [ntt.cpp:269]   --->   Operation 1137 'load' 'q6_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_327 = zext i32 %q6_load_12 to i64" [ntt.cpp:269]   --->   Operation 1138 'zext' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1139 [1/1] (6.88ns)   --->   "%tmp_328 = mul i64 %tmp_327, %tmp_195" [ntt.cpp:269]   --->   Operation 1139 'mul' 'tmp_328' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1140 [4/4] (8.68ns)   --->   "%t6_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_328)" [ntt.cpp:269]   --->   Operation 1140 'call' 't6_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1141 [1/2] (2.77ns)   --->   "%q7_load_12 = load i32* %q7_addr_9, align 4" [ntt.cpp:270]   --->   Operation 1141 'load' 'q7_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_329 = zext i32 %q7_load_12 to i64" [ntt.cpp:270]   --->   Operation 1142 'zext' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1143 [1/1] (6.88ns)   --->   "%tmp_330 = mul i64 %tmp_329, %tmp_196" [ntt.cpp:270]   --->   Operation 1143 'mul' 'tmp_330' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1144 [4/4] (8.68ns)   --->   "%t7_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_330)" [ntt.cpp:270]   --->   Operation 1144 'call' 't7_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1145 [1/2] (2.77ns)   --->   "%q0_load_13 = load i32* %q0_addr_10, align 4" [ntt.cpp:271]   --->   Operation 1145 'load' 'q0_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1146 [2/2] (2.77ns)   --->   "%q0_load_14 = load i32* %q0_addr_10, align 4" [ntt.cpp:272]   --->   Operation 1146 'load' 'q0_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1147 [1/2] (2.77ns)   --->   "%q1_load_13 = load i32* %q1_addr_10, align 4" [ntt.cpp:273]   --->   Operation 1147 'load' 'q1_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1148 [2/2] (2.77ns)   --->   "%q1_load_14 = load i32* %q1_addr_10, align 4" [ntt.cpp:274]   --->   Operation 1148 'load' 'q1_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1149 [1/2] (2.77ns)   --->   "%q2_load_13 = load i32* %q2_addr_10, align 4" [ntt.cpp:275]   --->   Operation 1149 'load' 'q2_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1150 [2/2] (2.77ns)   --->   "%q2_load_14 = load i32* %q2_addr_10, align 4" [ntt.cpp:276]   --->   Operation 1150 'load' 'q2_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1151 [1/2] (2.77ns)   --->   "%q3_load_13 = load i32* %q3_addr_10, align 4" [ntt.cpp:277]   --->   Operation 1151 'load' 'q3_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1152 [2/2] (2.77ns)   --->   "%q3_load_14 = load i32* %q3_addr_10, align 4" [ntt.cpp:278]   --->   Operation 1152 'load' 'q3_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1153 [1/2] (2.77ns)   --->   "%q4_load_13 = load i32* %q4_addr_10, align 4" [ntt.cpp:279]   --->   Operation 1153 'load' 'q4_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1154 [2/2] (2.77ns)   --->   "%q4_load_14 = load i32* %q4_addr_10, align 4" [ntt.cpp:280]   --->   Operation 1154 'load' 'q4_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1155 [1/2] (2.77ns)   --->   "%q5_load_13 = load i32* %q5_addr_10, align 4" [ntt.cpp:281]   --->   Operation 1155 'load' 'q5_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1156 [2/2] (2.77ns)   --->   "%q5_load_14 = load i32* %q5_addr_10, align 4" [ntt.cpp:282]   --->   Operation 1156 'load' 'q5_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1157 [1/2] (2.77ns)   --->   "%q6_load_13 = load i32* %q6_addr_10, align 4" [ntt.cpp:283]   --->   Operation 1157 'load' 'q6_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1158 [2/2] (2.77ns)   --->   "%q6_load_14 = load i32* %q6_addr_10, align 4" [ntt.cpp:284]   --->   Operation 1158 'load' 'q6_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1159 [1/2] (2.77ns)   --->   "%q7_load_13 = load i32* %q7_addr_10, align 4" [ntt.cpp:285]   --->   Operation 1159 'load' 'q7_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_77 : Operation 1160 [2/2] (2.77ns)   --->   "%q7_load_14 = load i32* %q7_addr_10, align 4" [ntt.cpp:286]   --->   Operation 1160 'load' 'q7_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 78 <SV = 26> <Delay = 8.68>
ST_78 : Operation 1161 [3/4] (8.68ns)   --->   "%t0_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_316)" [ntt.cpp:263]   --->   Operation 1161 'call' 't0_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1162 [3/4] (8.68ns)   --->   "%t1_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_318)" [ntt.cpp:264]   --->   Operation 1162 'call' 't1_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1163 [3/4] (8.68ns)   --->   "%t2_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_320)" [ntt.cpp:265]   --->   Operation 1163 'call' 't2_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1164 [3/4] (8.68ns)   --->   "%t3_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_322)" [ntt.cpp:266]   --->   Operation 1164 'call' 't3_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1165 [3/4] (8.68ns)   --->   "%t4_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_324)" [ntt.cpp:267]   --->   Operation 1165 'call' 't4_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1166 [3/4] (8.68ns)   --->   "%t5_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_326)" [ntt.cpp:268]   --->   Operation 1166 'call' 't5_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1167 [3/4] (8.68ns)   --->   "%t6_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_328)" [ntt.cpp:269]   --->   Operation 1167 'call' 't6_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1168 [3/4] (8.68ns)   --->   "%t7_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_330)" [ntt.cpp:270]   --->   Operation 1168 'call' 't7_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1169 [1/2] (2.77ns)   --->   "%q0_load_14 = load i32* %q0_addr_10, align 4" [ntt.cpp:272]   --->   Operation 1169 'load' 'q0_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1170 [1/2] (2.77ns)   --->   "%q1_load_14 = load i32* %q1_addr_10, align 4" [ntt.cpp:274]   --->   Operation 1170 'load' 'q1_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1171 [1/2] (2.77ns)   --->   "%q2_load_14 = load i32* %q2_addr_10, align 4" [ntt.cpp:276]   --->   Operation 1171 'load' 'q2_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1172 [1/2] (2.77ns)   --->   "%q3_load_14 = load i32* %q3_addr_10, align 4" [ntt.cpp:278]   --->   Operation 1172 'load' 'q3_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1173 [1/2] (2.77ns)   --->   "%q4_load_14 = load i32* %q4_addr_10, align 4" [ntt.cpp:280]   --->   Operation 1173 'load' 'q4_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1174 [1/2] (2.77ns)   --->   "%q5_load_14 = load i32* %q5_addr_10, align 4" [ntt.cpp:282]   --->   Operation 1174 'load' 'q5_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1175 [1/2] (2.77ns)   --->   "%q6_load_14 = load i32* %q6_addr_10, align 4" [ntt.cpp:284]   --->   Operation 1175 'load' 'q6_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_78 : Operation 1176 [1/2] (2.77ns)   --->   "%q7_load_14 = load i32* %q7_addr_10, align 4" [ntt.cpp:286]   --->   Operation 1176 'load' 'q7_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 79 <SV = 27> <Delay = 8.68>
ST_79 : Operation 1177 [2/4] (8.68ns)   --->   "%t0_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_316)" [ntt.cpp:263]   --->   Operation 1177 'call' 't0_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1178 [2/4] (8.68ns)   --->   "%t1_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_318)" [ntt.cpp:264]   --->   Operation 1178 'call' 't1_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1179 [2/4] (8.68ns)   --->   "%t2_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_320)" [ntt.cpp:265]   --->   Operation 1179 'call' 't2_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1180 [2/4] (8.68ns)   --->   "%t3_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_322)" [ntt.cpp:266]   --->   Operation 1180 'call' 't3_6' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1181 [2/4] (8.68ns)   --->   "%t4_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_324)" [ntt.cpp:267]   --->   Operation 1181 'call' 't4_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1182 [2/4] (8.68ns)   --->   "%t5_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_326)" [ntt.cpp:268]   --->   Operation 1182 'call' 't5_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1183 [2/4] (8.68ns)   --->   "%t6_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_328)" [ntt.cpp:269]   --->   Operation 1183 'call' 't6_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1184 [2/4] (8.68ns)   --->   "%t7_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_330)" [ntt.cpp:270]   --->   Operation 1184 'call' 't7_3' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 28> <Delay = 9.48>
ST_80 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_312 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [ntt.cpp:259]   --->   Operation 1185 'specregionbegin' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str1) nounwind" [ntt.cpp:260]   --->   Operation 1186 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:261]   --->   Operation 1187 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1188 [1/4] (2.99ns)   --->   "%t0_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_316)" [ntt.cpp:263]   --->   Operation 1188 'call' 't0_6' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1189 [1/4] (2.99ns)   --->   "%t1_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_318)" [ntt.cpp:264]   --->   Operation 1189 'call' 't1_6' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1190 [1/4] (2.99ns)   --->   "%t2_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_320)" [ntt.cpp:265]   --->   Operation 1190 'call' 't2_6' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1191 [1/4] (2.99ns)   --->   "%t3_6 = call fastcc i32 @montgomery_reduce(i64 %tmp_322)" [ntt.cpp:266]   --->   Operation 1191 'call' 't3_6' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1192 [1/4] (2.99ns)   --->   "%t4_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_324)" [ntt.cpp:267]   --->   Operation 1192 'call' 't4_3' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1193 [1/4] (2.99ns)   --->   "%t5_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_326)" [ntt.cpp:268]   --->   Operation 1193 'call' 't5_3' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1194 [1/4] (2.99ns)   --->   "%t6_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_328)" [ntt.cpp:269]   --->   Operation 1194 'call' 't6_3' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1195 [1/4] (2.99ns)   --->   "%t7_3 = call fastcc i32 @montgomery_reduce(i64 %tmp_330)" [ntt.cpp:270]   --->   Operation 1195 'call' 't7_3' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_332 = sub i32 16760834, %t0_6" [ntt.cpp:271]   --->   Operation 1196 'sub' 'tmp_332' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1197 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_333 = add i32 %q0_load_13, %tmp_332" [ntt.cpp:271]   --->   Operation 1197 'add' 'tmp_333' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1198 [1/1] (2.77ns)   --->   "store i32 %tmp_333, i32* %q0_addr_9, align 4" [ntt.cpp:271]   --->   Operation 1198 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1199 [1/1] (2.18ns)   --->   "%tmp_334 = add i32 %q0_load_14, %t0_6" [ntt.cpp:272]   --->   Operation 1199 'add' 'tmp_334' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1200 [1/1] (2.77ns)   --->   "store i32 %tmp_334, i32* %q0_addr_10, align 4" [ntt.cpp:272]   --->   Operation 1200 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_335 = sub i32 16760834, %t1_6" [ntt.cpp:273]   --->   Operation 1201 'sub' 'tmp_335' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1202 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_336 = add i32 %q1_load_13, %tmp_335" [ntt.cpp:273]   --->   Operation 1202 'add' 'tmp_336' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1203 [1/1] (2.77ns)   --->   "store i32 %tmp_336, i32* %q1_addr_9, align 4" [ntt.cpp:273]   --->   Operation 1203 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1204 [1/1] (2.18ns)   --->   "%tmp_337 = add i32 %q1_load_14, %t1_6" [ntt.cpp:274]   --->   Operation 1204 'add' 'tmp_337' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1205 [1/1] (2.77ns)   --->   "store i32 %tmp_337, i32* %q1_addr_10, align 4" [ntt.cpp:274]   --->   Operation 1205 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_338 = sub i32 16760834, %t2_6" [ntt.cpp:275]   --->   Operation 1206 'sub' 'tmp_338' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1207 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_339 = add i32 %q2_load_13, %tmp_338" [ntt.cpp:275]   --->   Operation 1207 'add' 'tmp_339' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1208 [1/1] (2.77ns)   --->   "store i32 %tmp_339, i32* %q2_addr_9, align 4" [ntt.cpp:275]   --->   Operation 1208 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1209 [1/1] (2.18ns)   --->   "%tmp_340 = add i32 %q2_load_14, %t2_6" [ntt.cpp:276]   --->   Operation 1209 'add' 'tmp_340' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1210 [1/1] (2.77ns)   --->   "store i32 %tmp_340, i32* %q2_addr_10, align 4" [ntt.cpp:276]   --->   Operation 1210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_341 = sub i32 16760834, %t3_6" [ntt.cpp:277]   --->   Operation 1211 'sub' 'tmp_341' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1212 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_342 = add i32 %q3_load_13, %tmp_341" [ntt.cpp:277]   --->   Operation 1212 'add' 'tmp_342' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1213 [1/1] (2.77ns)   --->   "store i32 %tmp_342, i32* %q3_addr_9, align 4" [ntt.cpp:277]   --->   Operation 1213 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1214 [1/1] (2.18ns)   --->   "%tmp_343 = add i32 %q3_load_14, %t3_6" [ntt.cpp:278]   --->   Operation 1214 'add' 'tmp_343' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1215 [1/1] (2.77ns)   --->   "store i32 %tmp_343, i32* %q3_addr_10, align 4" [ntt.cpp:278]   --->   Operation 1215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_344 = sub i32 16760834, %t4_3" [ntt.cpp:279]   --->   Operation 1216 'sub' 'tmp_344' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1217 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_345 = add i32 %q4_load_13, %tmp_344" [ntt.cpp:279]   --->   Operation 1217 'add' 'tmp_345' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1218 [1/1] (2.77ns)   --->   "store i32 %tmp_345, i32* %q4_addr_9, align 4" [ntt.cpp:279]   --->   Operation 1218 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1219 [1/1] (2.18ns)   --->   "%tmp_346 = add i32 %q4_load_14, %t4_3" [ntt.cpp:280]   --->   Operation 1219 'add' 'tmp_346' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1220 [1/1] (2.77ns)   --->   "store i32 %tmp_346, i32* %q4_addr_10, align 4" [ntt.cpp:280]   --->   Operation 1220 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_347 = sub i32 16760834, %t5_3" [ntt.cpp:281]   --->   Operation 1221 'sub' 'tmp_347' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1222 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_348 = add i32 %q5_load_13, %tmp_347" [ntt.cpp:281]   --->   Operation 1222 'add' 'tmp_348' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1223 [1/1] (2.77ns)   --->   "store i32 %tmp_348, i32* %q5_addr_9, align 4" [ntt.cpp:281]   --->   Operation 1223 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1224 [1/1] (2.18ns)   --->   "%tmp_349 = add i32 %q5_load_14, %t5_3" [ntt.cpp:282]   --->   Operation 1224 'add' 'tmp_349' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1225 [1/1] (2.77ns)   --->   "store i32 %tmp_349, i32* %q5_addr_10, align 4" [ntt.cpp:282]   --->   Operation 1225 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_350 = sub i32 16760834, %t6_3" [ntt.cpp:283]   --->   Operation 1226 'sub' 'tmp_350' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1227 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_351 = add i32 %q6_load_13, %tmp_350" [ntt.cpp:283]   --->   Operation 1227 'add' 'tmp_351' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1228 [1/1] (2.77ns)   --->   "store i32 %tmp_351, i32* %q6_addr_9, align 4" [ntt.cpp:283]   --->   Operation 1228 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1229 [1/1] (2.18ns)   --->   "%tmp_352 = add i32 %q6_load_14, %t6_3" [ntt.cpp:284]   --->   Operation 1229 'add' 'tmp_352' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1230 [1/1] (2.77ns)   --->   "store i32 %tmp_352, i32* %q6_addr_10, align 4" [ntt.cpp:284]   --->   Operation 1230 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_353 = sub i32 16760834, %t7_3" [ntt.cpp:285]   --->   Operation 1231 'sub' 'tmp_353' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1232 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_354 = add i32 %q7_load_13, %tmp_353" [ntt.cpp:285]   --->   Operation 1232 'add' 'tmp_354' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1233 [1/1] (2.77ns)   --->   "store i32 %tmp_354, i32* %q7_addr_9, align 4" [ntt.cpp:285]   --->   Operation 1233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1234 [1/1] (2.18ns)   --->   "%tmp_355 = add i32 %q7_load_14, %t7_3" [ntt.cpp:286]   --->   Operation 1234 'add' 'tmp_355' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1235 [1/1] (2.77ns)   --->   "store i32 %tmp_355, i32* %q7_addr_10, align 4" [ntt.cpp:286]   --->   Operation 1235 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_80 : Operation 1236 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_312) nounwind" [ntt.cpp:287]   --->   Operation 1236 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1237 [1/1] (2.18ns)   --->   "%j_16 = add i32 %j_6, 1" [ntt.cpp:259]   --->   Operation 1237 'add' 'j_16' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1238 [1/1] (0.00ns)   --->   "br label %18" [ntt.cpp:259]   --->   Operation 1238 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 25> <Delay = 1.60>
ST_81 : Operation 1239 [1/1] (1.60ns)   --->   "%start_2 = add i6 %j_13, 4" [ntt.cpp:249]   --->   Operation 1239 'add' 'start_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1240 [1/1] (0.00ns)   --->   "br label %.preheader109" [ntt.cpp:249]   --->   Operation 1240 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 20> <Delay = 4.49>
ST_82 : Operation 1241 [1/1] (0.00ns)   --->   "%j_11 = phi i6 [ %start_3, %24 ], [ 0, %.preheader.preheader ]"   --->   Operation 1241 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1242 [1/1] (0.00ns)   --->   "%k_7 = phi i8 [ %k_3, %24 ], [ -128, %.preheader.preheader ]"   --->   Operation 1242 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1243 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %k_7, -112" [ntt.cpp:290]   --->   Operation 1243 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1244 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1245 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %25, label %21" [ntt.cpp:290]   --->   Operation 1245 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_242 = zext i8 %k_7 to i64" [ntt.cpp:291]   --->   Operation 1246 'zext' 'tmp_242' <Predicate = (!exitcond)> <Delay = 0.00>
ST_82 : Operation 1247 [1/1] (0.00ns)   --->   "%zetas_addr_39 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_242" [ntt.cpp:291]   --->   Operation 1247 'getelementptr' 'zetas_addr_39' <Predicate = (!exitcond)> <Delay = 0.00>
ST_82 : Operation 1248 [2/2] (2.77ns)   --->   "%zeta1_3 = load i32* %zetas_addr_39, align 4" [ntt.cpp:291]   --->   Operation 1248 'load' 'zeta1_3' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_82 : Operation 1249 [1/1] (1.71ns)   --->   "%tmp_243 = add i8 16, %k_7" [ntt.cpp:292]   --->   Operation 1249 'add' 'tmp_243' <Predicate = (!exitcond)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_244 = zext i8 %tmp_243 to i64" [ntt.cpp:292]   --->   Operation 1250 'zext' 'tmp_244' <Predicate = (!exitcond)> <Delay = 0.00>
ST_82 : Operation 1251 [1/1] (0.00ns)   --->   "%zetas_addr_40 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_244" [ntt.cpp:292]   --->   Operation 1251 'getelementptr' 'zetas_addr_40' <Predicate = (!exitcond)> <Delay = 0.00>
ST_82 : Operation 1252 [2/2] (2.77ns)   --->   "%zeta2_3 = load i32* %zetas_addr_40, align 4" [ntt.cpp:292]   --->   Operation 1252 'load' 'zeta2_3' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_82 : Operation 1253 [1/1] (0.00ns)   --->   "ret void" [ntt.cpp:332]   --->   Operation 1253 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 83 <SV = 21> <Delay = 4.49>
ST_83 : Operation 1254 [1/2] (2.77ns)   --->   "%zeta1_3 = load i32* %zetas_addr_39, align 4" [ntt.cpp:291]   --->   Operation 1254 'load' 'zeta1_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_83 : Operation 1255 [1/2] (2.77ns)   --->   "%zeta2_3 = load i32* %zetas_addr_40, align 4" [ntt.cpp:292]   --->   Operation 1255 'load' 'zeta2_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_83 : Operation 1256 [1/1] (1.71ns)   --->   "%tmp_245 = add i8 32, %k_7" [ntt.cpp:293]   --->   Operation 1256 'add' 'tmp_245' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_246 = zext i8 %tmp_245 to i64" [ntt.cpp:293]   --->   Operation 1257 'zext' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1258 [1/1] (0.00ns)   --->   "%zetas_addr_41 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_246" [ntt.cpp:293]   --->   Operation 1258 'getelementptr' 'zetas_addr_41' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1259 [2/2] (2.77ns)   --->   "%zeta3_3 = load i32* %zetas_addr_41, align 4" [ntt.cpp:293]   --->   Operation 1259 'load' 'zeta3_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_83 : Operation 1260 [1/1] (1.71ns)   --->   "%tmp_247 = add i8 48, %k_7" [ntt.cpp:294]   --->   Operation 1260 'add' 'tmp_247' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_248 = zext i8 %tmp_247 to i64" [ntt.cpp:294]   --->   Operation 1261 'zext' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1262 [1/1] (0.00ns)   --->   "%zetas_addr_42 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_248" [ntt.cpp:294]   --->   Operation 1262 'getelementptr' 'zetas_addr_42' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1263 [2/2] (2.77ns)   --->   "%zeta4_3 = load i32* %zetas_addr_42, align 4" [ntt.cpp:294]   --->   Operation 1263 'load' 'zeta4_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 84 <SV = 22> <Delay = 4.49>
ST_84 : Operation 1264 [1/2] (2.77ns)   --->   "%zeta3_3 = load i32* %zetas_addr_41, align 4" [ntt.cpp:293]   --->   Operation 1264 'load' 'zeta3_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_84 : Operation 1265 [1/2] (2.77ns)   --->   "%zeta4_3 = load i32* %zetas_addr_42, align 4" [ntt.cpp:294]   --->   Operation 1265 'load' 'zeta4_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_84 : Operation 1266 [1/1] (1.71ns)   --->   "%tmp_249 = add i8 64, %k_7" [ntt.cpp:295]   --->   Operation 1266 'add' 'tmp_249' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_250 = zext i8 %tmp_249 to i64" [ntt.cpp:295]   --->   Operation 1267 'zext' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1268 [1/1] (0.00ns)   --->   "%zetas_addr_43 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_250" [ntt.cpp:295]   --->   Operation 1268 'getelementptr' 'zetas_addr_43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1269 [2/2] (2.77ns)   --->   "%zeta5_3 = load i32* %zetas_addr_43, align 4" [ntt.cpp:295]   --->   Operation 1269 'load' 'zeta5_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_84 : Operation 1270 [1/1] (1.71ns)   --->   "%tmp_251 = add i8 80, %k_7" [ntt.cpp:296]   --->   Operation 1270 'add' 'tmp_251' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_252 = zext i8 %tmp_251 to i64" [ntt.cpp:296]   --->   Operation 1271 'zext' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1272 [1/1] (0.00ns)   --->   "%zetas_addr_44 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_252" [ntt.cpp:296]   --->   Operation 1272 'getelementptr' 'zetas_addr_44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1273 [2/2] (2.77ns)   --->   "%zeta6_3 = load i32* %zetas_addr_44, align 4" [ntt.cpp:296]   --->   Operation 1273 'load' 'zeta6_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 85 <SV = 23> <Delay = 4.49>
ST_85 : Operation 1274 [1/2] (2.77ns)   --->   "%zeta5_3 = load i32* %zetas_addr_43, align 4" [ntt.cpp:295]   --->   Operation 1274 'load' 'zeta5_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_85 : Operation 1275 [1/2] (2.77ns)   --->   "%zeta6_3 = load i32* %zetas_addr_44, align 4" [ntt.cpp:296]   --->   Operation 1275 'load' 'zeta6_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_85 : Operation 1276 [1/1] (1.71ns)   --->   "%tmp_253 = add i8 96, %k_7" [ntt.cpp:297]   --->   Operation 1276 'add' 'tmp_253' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_254 = zext i8 %tmp_253 to i64" [ntt.cpp:297]   --->   Operation 1277 'zext' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1278 [1/1] (0.00ns)   --->   "%zetas_addr_45 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_254" [ntt.cpp:297]   --->   Operation 1278 'getelementptr' 'zetas_addr_45' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1279 [2/2] (2.77ns)   --->   "%zeta7_3 = load i32* %zetas_addr_45, align 4" [ntt.cpp:297]   --->   Operation 1279 'load' 'zeta7_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_85 : Operation 1280 [1/1] (1.71ns)   --->   "%tmp_255 = add i8 112, %k_7" [ntt.cpp:298]   --->   Operation 1280 'add' 'tmp_255' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_256 = zext i8 %tmp_255 to i64" [ntt.cpp:298]   --->   Operation 1281 'zext' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1282 [1/1] (0.00ns)   --->   "%zetas_addr_46 = getelementptr [256 x i32]* %zetas, i64 0, i64 %tmp_256" [ntt.cpp:298]   --->   Operation 1282 'getelementptr' 'zetas_addr_46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1283 [2/2] (2.77ns)   --->   "%zeta8_3 = load i32* %zetas_addr_46, align 4" [ntt.cpp:298]   --->   Operation 1283 'load' 'zeta8_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_85 : Operation 1284 [1/1] (1.71ns)   --->   "%k_3 = add i8 1, %k_7" [ntt.cpp:299]   --->   Operation 1284 'add' 'k_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 24> <Delay = 2.77>
ST_86 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_402 = trunc i6 %j_11 to i5" [ntt.cpp:290]   --->   Operation 1285 'trunc' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1286 [1/1] (0.00ns)   --->   "%j_11_cast = zext i6 %j_11 to i32" [ntt.cpp:290]   --->   Operation 1286 'zext' 'j_11_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1287 [1/2] (2.77ns)   --->   "%zeta7_3 = load i32* %zetas_addr_45, align 4" [ntt.cpp:297]   --->   Operation 1287 'load' 'zeta7_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_86 : Operation 1288 [1/2] (2.77ns)   --->   "%zeta8_3 = load i32* %zetas_addr_46, align 4" [ntt.cpp:298]   --->   Operation 1288 'load' 'zeta8_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_86 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_257 = or i5 %tmp_402, 1" [ntt.cpp:300]   --->   Operation 1289 'or' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_257_cast = zext i5 %tmp_257 to i32" [ntt.cpp:300]   --->   Operation 1290 'zext' 'tmp_257_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_258 = sext i32 %zeta1_3 to i64" [ntt.cpp:304]   --->   Operation 1291 'sext' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_259 = sext i32 %zeta2_3 to i64" [ntt.cpp:305]   --->   Operation 1292 'sext' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_260 = sext i32 %zeta3_3 to i64" [ntt.cpp:306]   --->   Operation 1293 'sext' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_261 = sext i32 %zeta4_3 to i64" [ntt.cpp:307]   --->   Operation 1294 'sext' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_262 = sext i32 %zeta5_3 to i64" [ntt.cpp:308]   --->   Operation 1295 'sext' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_263 = sext i32 %zeta6_3 to i64" [ntt.cpp:309]   --->   Operation 1296 'sext' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_264 = sext i32 %zeta7_3 to i64" [ntt.cpp:310]   --->   Operation 1297 'sext' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_265 = sext i32 %zeta8_3 to i64" [ntt.cpp:311]   --->   Operation 1298 'sext' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1299 [1/1] (1.35ns)   --->   "br label %22" [ntt.cpp:300]   --->   Operation 1299 'br' <Predicate = true> <Delay = 1.35>

State 87 <SV = 25> <Delay = 4.95>
ST_87 : Operation 1300 [1/1] (0.00ns)   --->   "%j_7 = phi i32 [ %j_11_cast, %21 ], [ %j_17, %23 ]"   --->   Operation 1300 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1301 [1/1] (2.11ns)   --->   "%tmp_311 = icmp ult i32 %j_7, %tmp_257_cast" [ntt.cpp:300]   --->   Operation 1301 'icmp' 'tmp_311' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1302 [1/1] (0.00ns)   --->   "br i1 %tmp_311, label %23, label %24" [ntt.cpp:300]   --->   Operation 1302 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1303 [1/1] (2.18ns)   --->   "%j_17 = add i32 %j_7, 1" [ntt.cpp:304]   --->   Operation 1303 'add' 'j_17' <Predicate = (tmp_311)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_357 = zext i32 %j_17 to i64" [ntt.cpp:304]   --->   Operation 1304 'zext' 'tmp_357' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1305 [1/1] (0.00ns)   --->   "%q0_addr_11 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_357" [ntt.cpp:304]   --->   Operation 1305 'getelementptr' 'q0_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1306 [2/2] (2.77ns)   --->   "%q0_load_15 = load i32* %q0_addr_11, align 4" [ntt.cpp:304]   --->   Operation 1306 'load' 'q0_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1307 [1/1] (0.00ns)   --->   "%q1_addr_11 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_357" [ntt.cpp:305]   --->   Operation 1307 'getelementptr' 'q1_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1308 [2/2] (2.77ns)   --->   "%q1_load_15 = load i32* %q1_addr_11, align 4" [ntt.cpp:305]   --->   Operation 1308 'load' 'q1_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1309 [1/1] (0.00ns)   --->   "%q2_addr_11 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_357" [ntt.cpp:306]   --->   Operation 1309 'getelementptr' 'q2_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1310 [2/2] (2.77ns)   --->   "%q2_load_15 = load i32* %q2_addr_11, align 4" [ntt.cpp:306]   --->   Operation 1310 'load' 'q2_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1311 [1/1] (0.00ns)   --->   "%q3_addr_11 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_357" [ntt.cpp:307]   --->   Operation 1311 'getelementptr' 'q3_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1312 [2/2] (2.77ns)   --->   "%q3_load_15 = load i32* %q3_addr_11, align 4" [ntt.cpp:307]   --->   Operation 1312 'load' 'q3_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1313 [1/1] (0.00ns)   --->   "%q4_addr_11 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_357" [ntt.cpp:308]   --->   Operation 1313 'getelementptr' 'q4_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1314 [2/2] (2.77ns)   --->   "%q4_load_15 = load i32* %q4_addr_11, align 4" [ntt.cpp:308]   --->   Operation 1314 'load' 'q4_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1315 [1/1] (0.00ns)   --->   "%q5_addr_11 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_357" [ntt.cpp:309]   --->   Operation 1315 'getelementptr' 'q5_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1316 [2/2] (2.77ns)   --->   "%q5_load_15 = load i32* %q5_addr_11, align 4" [ntt.cpp:309]   --->   Operation 1316 'load' 'q5_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1317 [1/1] (0.00ns)   --->   "%q6_addr_11 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_357" [ntt.cpp:310]   --->   Operation 1317 'getelementptr' 'q6_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1318 [2/2] (2.77ns)   --->   "%q6_load_15 = load i32* %q6_addr_11, align 4" [ntt.cpp:310]   --->   Operation 1318 'load' 'q6_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1319 [1/1] (0.00ns)   --->   "%q7_addr_11 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_357" [ntt.cpp:311]   --->   Operation 1319 'getelementptr' 'q7_addr_11' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1320 [2/2] (2.77ns)   --->   "%q7_load_15 = load i32* %q7_addr_11, align 4" [ntt.cpp:311]   --->   Operation 1320 'load' 'q7_load_15' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_374 = zext i32 %j_7 to i64" [ntt.cpp:312]   --->   Operation 1321 'zext' 'tmp_374' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1322 [1/1] (0.00ns)   --->   "%q0_addr_12 = getelementptr [32 x i32]* %q0, i64 0, i64 %tmp_374" [ntt.cpp:312]   --->   Operation 1322 'getelementptr' 'q0_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1323 [2/2] (2.77ns)   --->   "%q0_load_16 = load i32* %q0_addr_12, align 4" [ntt.cpp:312]   --->   Operation 1323 'load' 'q0_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1324 [1/1] (0.00ns)   --->   "%q1_addr_12 = getelementptr [32 x i32]* %q1, i64 0, i64 %tmp_374" [ntt.cpp:314]   --->   Operation 1324 'getelementptr' 'q1_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1325 [2/2] (2.77ns)   --->   "%q1_load_16 = load i32* %q1_addr_12, align 4" [ntt.cpp:314]   --->   Operation 1325 'load' 'q1_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1326 [1/1] (0.00ns)   --->   "%q2_addr_12 = getelementptr [32 x i32]* %q2, i64 0, i64 %tmp_374" [ntt.cpp:316]   --->   Operation 1326 'getelementptr' 'q2_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1327 [2/2] (2.77ns)   --->   "%q2_load_16 = load i32* %q2_addr_12, align 4" [ntt.cpp:316]   --->   Operation 1327 'load' 'q2_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1328 [1/1] (0.00ns)   --->   "%q3_addr_12 = getelementptr [32 x i32]* %q3, i64 0, i64 %tmp_374" [ntt.cpp:318]   --->   Operation 1328 'getelementptr' 'q3_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1329 [2/2] (2.77ns)   --->   "%q3_load_16 = load i32* %q3_addr_12, align 4" [ntt.cpp:318]   --->   Operation 1329 'load' 'q3_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1330 [1/1] (0.00ns)   --->   "%q4_addr_12 = getelementptr [32 x i32]* %q4, i64 0, i64 %tmp_374" [ntt.cpp:320]   --->   Operation 1330 'getelementptr' 'q4_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1331 [2/2] (2.77ns)   --->   "%q4_load_16 = load i32* %q4_addr_12, align 4" [ntt.cpp:320]   --->   Operation 1331 'load' 'q4_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1332 [1/1] (0.00ns)   --->   "%q5_addr_12 = getelementptr [32 x i32]* %q5, i64 0, i64 %tmp_374" [ntt.cpp:322]   --->   Operation 1332 'getelementptr' 'q5_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1333 [2/2] (2.77ns)   --->   "%q5_load_16 = load i32* %q5_addr_12, align 4" [ntt.cpp:322]   --->   Operation 1333 'load' 'q5_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1334 [1/1] (0.00ns)   --->   "%q6_addr_12 = getelementptr [32 x i32]* %q6, i64 0, i64 %tmp_374" [ntt.cpp:324]   --->   Operation 1334 'getelementptr' 'q6_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1335 [2/2] (2.77ns)   --->   "%q6_load_16 = load i32* %q6_addr_12, align 4" [ntt.cpp:324]   --->   Operation 1335 'load' 'q6_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_87 : Operation 1336 [1/1] (0.00ns)   --->   "%q7_addr_12 = getelementptr [32 x i32]* %q7, i64 0, i64 %tmp_374" [ntt.cpp:326]   --->   Operation 1336 'getelementptr' 'q7_addr_12' <Predicate = (tmp_311)> <Delay = 0.00>
ST_87 : Operation 1337 [2/2] (2.77ns)   --->   "%q7_load_16 = load i32* %q7_addr_12, align 4" [ntt.cpp:326]   --->   Operation 1337 'load' 'q7_load_16' <Predicate = (tmp_311)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 88 <SV = 26> <Delay = 18.3>
ST_88 : Operation 1338 [1/2] (2.77ns)   --->   "%q0_load_15 = load i32* %q0_addr_11, align 4" [ntt.cpp:304]   --->   Operation 1338 'load' 'q0_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_358 = zext i32 %q0_load_15 to i64" [ntt.cpp:304]   --->   Operation 1339 'zext' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1340 [1/1] (6.88ns)   --->   "%tmp_359 = mul i64 %tmp_358, %tmp_258" [ntt.cpp:304]   --->   Operation 1340 'mul' 'tmp_359' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1341 [4/4] (8.68ns)   --->   "%t0_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_359)" [ntt.cpp:304]   --->   Operation 1341 'call' 't0_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1342 [1/2] (2.77ns)   --->   "%q1_load_15 = load i32* %q1_addr_11, align 4" [ntt.cpp:305]   --->   Operation 1342 'load' 'q1_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_360 = zext i32 %q1_load_15 to i64" [ntt.cpp:305]   --->   Operation 1343 'zext' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1344 [1/1] (6.88ns)   --->   "%tmp_361 = mul i64 %tmp_360, %tmp_259" [ntt.cpp:305]   --->   Operation 1344 'mul' 'tmp_361' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1345 [4/4] (8.68ns)   --->   "%t1_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_361)" [ntt.cpp:305]   --->   Operation 1345 'call' 't1_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1346 [1/2] (2.77ns)   --->   "%q2_load_15 = load i32* %q2_addr_11, align 4" [ntt.cpp:306]   --->   Operation 1346 'load' 'q2_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_362 = zext i32 %q2_load_15 to i64" [ntt.cpp:306]   --->   Operation 1347 'zext' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1348 [1/1] (6.88ns)   --->   "%tmp_363 = mul i64 %tmp_362, %tmp_260" [ntt.cpp:306]   --->   Operation 1348 'mul' 'tmp_363' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1349 [4/4] (8.68ns)   --->   "%t2_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_363)" [ntt.cpp:306]   --->   Operation 1349 'call' 't2_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1350 [1/2] (2.77ns)   --->   "%q3_load_15 = load i32* %q3_addr_11, align 4" [ntt.cpp:307]   --->   Operation 1350 'load' 'q3_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_364 = zext i32 %q3_load_15 to i64" [ntt.cpp:307]   --->   Operation 1351 'zext' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1352 [1/1] (6.88ns)   --->   "%tmp_365 = mul i64 %tmp_364, %tmp_261" [ntt.cpp:307]   --->   Operation 1352 'mul' 'tmp_365' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1353 [4/4] (8.68ns)   --->   "%t3_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_365)" [ntt.cpp:307]   --->   Operation 1353 'call' 't3_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1354 [1/2] (2.77ns)   --->   "%q4_load_15 = load i32* %q4_addr_11, align 4" [ntt.cpp:308]   --->   Operation 1354 'load' 'q4_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_366 = zext i32 %q4_load_15 to i64" [ntt.cpp:308]   --->   Operation 1355 'zext' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1356 [1/1] (6.88ns)   --->   "%tmp_367 = mul i64 %tmp_366, %tmp_262" [ntt.cpp:308]   --->   Operation 1356 'mul' 'tmp_367' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1357 [4/4] (8.68ns)   --->   "%t4_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_367)" [ntt.cpp:308]   --->   Operation 1357 'call' 't4_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1358 [1/2] (2.77ns)   --->   "%q5_load_15 = load i32* %q5_addr_11, align 4" [ntt.cpp:309]   --->   Operation 1358 'load' 'q5_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_368 = zext i32 %q5_load_15 to i64" [ntt.cpp:309]   --->   Operation 1359 'zext' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1360 [1/1] (6.88ns)   --->   "%tmp_369 = mul i64 %tmp_368, %tmp_263" [ntt.cpp:309]   --->   Operation 1360 'mul' 'tmp_369' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1361 [4/4] (8.68ns)   --->   "%t5_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_369)" [ntt.cpp:309]   --->   Operation 1361 'call' 't5_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1362 [1/2] (2.77ns)   --->   "%q6_load_15 = load i32* %q6_addr_11, align 4" [ntt.cpp:310]   --->   Operation 1362 'load' 'q6_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_370 = zext i32 %q6_load_15 to i64" [ntt.cpp:310]   --->   Operation 1363 'zext' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1364 [1/1] (6.88ns)   --->   "%tmp_371 = mul i64 %tmp_370, %tmp_264" [ntt.cpp:310]   --->   Operation 1364 'mul' 'tmp_371' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1365 [4/4] (8.68ns)   --->   "%t6_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_371)" [ntt.cpp:310]   --->   Operation 1365 'call' 't6_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1366 [1/2] (2.77ns)   --->   "%q7_load_15 = load i32* %q7_addr_11, align 4" [ntt.cpp:311]   --->   Operation 1366 'load' 'q7_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_372 = zext i32 %q7_load_15 to i64" [ntt.cpp:311]   --->   Operation 1367 'zext' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1368 [1/1] (6.88ns)   --->   "%tmp_373 = mul i64 %tmp_372, %tmp_265" [ntt.cpp:311]   --->   Operation 1368 'mul' 'tmp_373' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1369 [4/4] (8.68ns)   --->   "%t7_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_373)" [ntt.cpp:311]   --->   Operation 1369 'call' 't7_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1370 [1/2] (2.77ns)   --->   "%q0_load_16 = load i32* %q0_addr_12, align 4" [ntt.cpp:312]   --->   Operation 1370 'load' 'q0_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1371 [2/2] (2.77ns)   --->   "%q0_load_17 = load i32* %q0_addr_12, align 4" [ntt.cpp:313]   --->   Operation 1371 'load' 'q0_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1372 [1/2] (2.77ns)   --->   "%q1_load_16 = load i32* %q1_addr_12, align 4" [ntt.cpp:314]   --->   Operation 1372 'load' 'q1_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1373 [2/2] (2.77ns)   --->   "%q1_load_17 = load i32* %q1_addr_12, align 4" [ntt.cpp:315]   --->   Operation 1373 'load' 'q1_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1374 [1/2] (2.77ns)   --->   "%q2_load_16 = load i32* %q2_addr_12, align 4" [ntt.cpp:316]   --->   Operation 1374 'load' 'q2_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1375 [2/2] (2.77ns)   --->   "%q2_load_17 = load i32* %q2_addr_12, align 4" [ntt.cpp:317]   --->   Operation 1375 'load' 'q2_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1376 [1/2] (2.77ns)   --->   "%q3_load_16 = load i32* %q3_addr_12, align 4" [ntt.cpp:318]   --->   Operation 1376 'load' 'q3_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1377 [2/2] (2.77ns)   --->   "%q3_load_17 = load i32* %q3_addr_12, align 4" [ntt.cpp:319]   --->   Operation 1377 'load' 'q3_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1378 [1/2] (2.77ns)   --->   "%q4_load_16 = load i32* %q4_addr_12, align 4" [ntt.cpp:320]   --->   Operation 1378 'load' 'q4_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1379 [2/2] (2.77ns)   --->   "%q4_load_17 = load i32* %q4_addr_12, align 4" [ntt.cpp:321]   --->   Operation 1379 'load' 'q4_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1380 [1/2] (2.77ns)   --->   "%q5_load_16 = load i32* %q5_addr_12, align 4" [ntt.cpp:322]   --->   Operation 1380 'load' 'q5_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1381 [2/2] (2.77ns)   --->   "%q5_load_17 = load i32* %q5_addr_12, align 4" [ntt.cpp:323]   --->   Operation 1381 'load' 'q5_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1382 [1/2] (2.77ns)   --->   "%q6_load_16 = load i32* %q6_addr_12, align 4" [ntt.cpp:324]   --->   Operation 1382 'load' 'q6_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1383 [2/2] (2.77ns)   --->   "%q6_load_17 = load i32* %q6_addr_12, align 4" [ntt.cpp:325]   --->   Operation 1383 'load' 'q6_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1384 [1/2] (2.77ns)   --->   "%q7_load_16 = load i32* %q7_addr_12, align 4" [ntt.cpp:326]   --->   Operation 1384 'load' 'q7_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_88 : Operation 1385 [2/2] (2.77ns)   --->   "%q7_load_17 = load i32* %q7_addr_12, align 4" [ntt.cpp:327]   --->   Operation 1385 'load' 'q7_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 89 <SV = 27> <Delay = 8.68>
ST_89 : Operation 1386 [3/4] (8.68ns)   --->   "%t0_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_359)" [ntt.cpp:304]   --->   Operation 1386 'call' 't0_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1387 [3/4] (8.68ns)   --->   "%t1_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_361)" [ntt.cpp:305]   --->   Operation 1387 'call' 't1_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1388 [3/4] (8.68ns)   --->   "%t2_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_363)" [ntt.cpp:306]   --->   Operation 1388 'call' 't2_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1389 [3/4] (8.68ns)   --->   "%t3_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_365)" [ntt.cpp:307]   --->   Operation 1389 'call' 't3_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1390 [3/4] (8.68ns)   --->   "%t4_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_367)" [ntt.cpp:308]   --->   Operation 1390 'call' 't4_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1391 [3/4] (8.68ns)   --->   "%t5_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_369)" [ntt.cpp:309]   --->   Operation 1391 'call' 't5_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1392 [3/4] (8.68ns)   --->   "%t6_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_371)" [ntt.cpp:310]   --->   Operation 1392 'call' 't6_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1393 [3/4] (8.68ns)   --->   "%t7_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_373)" [ntt.cpp:311]   --->   Operation 1393 'call' 't7_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1394 [1/2] (2.77ns)   --->   "%q0_load_17 = load i32* %q0_addr_12, align 4" [ntt.cpp:313]   --->   Operation 1394 'load' 'q0_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1395 [1/2] (2.77ns)   --->   "%q1_load_17 = load i32* %q1_addr_12, align 4" [ntt.cpp:315]   --->   Operation 1395 'load' 'q1_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1396 [1/2] (2.77ns)   --->   "%q2_load_17 = load i32* %q2_addr_12, align 4" [ntt.cpp:317]   --->   Operation 1396 'load' 'q2_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1397 [1/2] (2.77ns)   --->   "%q3_load_17 = load i32* %q3_addr_12, align 4" [ntt.cpp:319]   --->   Operation 1397 'load' 'q3_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1398 [1/2] (2.77ns)   --->   "%q4_load_17 = load i32* %q4_addr_12, align 4" [ntt.cpp:321]   --->   Operation 1398 'load' 'q4_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1399 [1/2] (2.77ns)   --->   "%q5_load_17 = load i32* %q5_addr_12, align 4" [ntt.cpp:323]   --->   Operation 1399 'load' 'q5_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1400 [1/2] (2.77ns)   --->   "%q6_load_17 = load i32* %q6_addr_12, align 4" [ntt.cpp:325]   --->   Operation 1400 'load' 'q6_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_89 : Operation 1401 [1/2] (2.77ns)   --->   "%q7_load_17 = load i32* %q7_addr_12, align 4" [ntt.cpp:327]   --->   Operation 1401 'load' 'q7_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 90 <SV = 28> <Delay = 8.68>
ST_90 : Operation 1402 [2/4] (8.68ns)   --->   "%t0_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_359)" [ntt.cpp:304]   --->   Operation 1402 'call' 't0_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1403 [2/4] (8.68ns)   --->   "%t1_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_361)" [ntt.cpp:305]   --->   Operation 1403 'call' 't1_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1404 [2/4] (8.68ns)   --->   "%t2_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_363)" [ntt.cpp:306]   --->   Operation 1404 'call' 't2_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1405 [2/4] (8.68ns)   --->   "%t3_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_365)" [ntt.cpp:307]   --->   Operation 1405 'call' 't3_7' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1406 [2/4] (8.68ns)   --->   "%t4_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_367)" [ntt.cpp:308]   --->   Operation 1406 'call' 't4_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1407 [2/4] (8.68ns)   --->   "%t5_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_369)" [ntt.cpp:309]   --->   Operation 1407 'call' 't5_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1408 [2/4] (8.68ns)   --->   "%t6_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_371)" [ntt.cpp:310]   --->   Operation 1408 'call' 't6_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1409 [2/4] (8.68ns)   --->   "%t7_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_373)" [ntt.cpp:311]   --->   Operation 1409 'call' 't7_4' <Predicate = true> <Delay = 8.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 29> <Delay = 9.48>
ST_91 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_356 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [ntt.cpp:300]   --->   Operation 1410 'specregionbegin' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind" [ntt.cpp:301]   --->   Operation 1411 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ntt.cpp:302]   --->   Operation 1412 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1413 [1/4] (2.99ns)   --->   "%t0_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_359)" [ntt.cpp:304]   --->   Operation 1413 'call' 't0_7' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1414 [1/4] (2.99ns)   --->   "%t1_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_361)" [ntt.cpp:305]   --->   Operation 1414 'call' 't1_7' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1415 [1/4] (2.99ns)   --->   "%t2_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_363)" [ntt.cpp:306]   --->   Operation 1415 'call' 't2_7' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1416 [1/4] (2.99ns)   --->   "%t3_7 = call fastcc i32 @montgomery_reduce(i64 %tmp_365)" [ntt.cpp:307]   --->   Operation 1416 'call' 't3_7' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1417 [1/4] (2.99ns)   --->   "%t4_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_367)" [ntt.cpp:308]   --->   Operation 1417 'call' 't4_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1418 [1/4] (2.99ns)   --->   "%t5_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_369)" [ntt.cpp:309]   --->   Operation 1418 'call' 't5_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1419 [1/4] (2.99ns)   --->   "%t6_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_371)" [ntt.cpp:310]   --->   Operation 1419 'call' 't6_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1420 [1/4] (2.99ns)   --->   "%t7_4 = call fastcc i32 @montgomery_reduce(i64 %tmp_373)" [ntt.cpp:311]   --->   Operation 1420 'call' 't7_4' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_375 = sub i32 16760834, %t0_7" [ntt.cpp:312]   --->   Operation 1421 'sub' 'tmp_375' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1422 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_376 = add i32 %q0_load_16, %tmp_375" [ntt.cpp:312]   --->   Operation 1422 'add' 'tmp_376' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1423 [1/1] (2.77ns)   --->   "store i32 %tmp_376, i32* %q0_addr_11, align 4" [ntt.cpp:312]   --->   Operation 1423 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1424 [1/1] (2.18ns)   --->   "%tmp_377 = add i32 %q0_load_17, %t0_7" [ntt.cpp:313]   --->   Operation 1424 'add' 'tmp_377' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1425 [1/1] (2.77ns)   --->   "store i32 %tmp_377, i32* %q0_addr_12, align 4" [ntt.cpp:313]   --->   Operation 1425 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_378 = sub i32 16760834, %t1_7" [ntt.cpp:314]   --->   Operation 1426 'sub' 'tmp_378' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1427 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_379 = add i32 %q1_load_16, %tmp_378" [ntt.cpp:314]   --->   Operation 1427 'add' 'tmp_379' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1428 [1/1] (2.77ns)   --->   "store i32 %tmp_379, i32* %q1_addr_11, align 4" [ntt.cpp:314]   --->   Operation 1428 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1429 [1/1] (2.18ns)   --->   "%tmp_380 = add i32 %q1_load_17, %t1_7" [ntt.cpp:315]   --->   Operation 1429 'add' 'tmp_380' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1430 [1/1] (2.77ns)   --->   "store i32 %tmp_380, i32* %q1_addr_12, align 4" [ntt.cpp:315]   --->   Operation 1430 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_381 = sub i32 16760834, %t2_7" [ntt.cpp:316]   --->   Operation 1431 'sub' 'tmp_381' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1432 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_382 = add i32 %q2_load_16, %tmp_381" [ntt.cpp:316]   --->   Operation 1432 'add' 'tmp_382' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1433 [1/1] (2.77ns)   --->   "store i32 %tmp_382, i32* %q2_addr_11, align 4" [ntt.cpp:316]   --->   Operation 1433 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1434 [1/1] (2.18ns)   --->   "%tmp_383 = add i32 %q2_load_17, %t2_7" [ntt.cpp:317]   --->   Operation 1434 'add' 'tmp_383' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1435 [1/1] (2.77ns)   --->   "store i32 %tmp_383, i32* %q2_addr_12, align 4" [ntt.cpp:317]   --->   Operation 1435 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_384 = sub i32 16760834, %t3_7" [ntt.cpp:318]   --->   Operation 1436 'sub' 'tmp_384' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1437 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_385 = add i32 %q3_load_16, %tmp_384" [ntt.cpp:318]   --->   Operation 1437 'add' 'tmp_385' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1438 [1/1] (2.77ns)   --->   "store i32 %tmp_385, i32* %q3_addr_11, align 4" [ntt.cpp:318]   --->   Operation 1438 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1439 [1/1] (2.18ns)   --->   "%tmp_386 = add i32 %q3_load_17, %t3_7" [ntt.cpp:319]   --->   Operation 1439 'add' 'tmp_386' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1440 [1/1] (2.77ns)   --->   "store i32 %tmp_386, i32* %q3_addr_12, align 4" [ntt.cpp:319]   --->   Operation 1440 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_387 = sub i32 16760834, %t4_4" [ntt.cpp:320]   --->   Operation 1441 'sub' 'tmp_387' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1442 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_388 = add i32 %q4_load_16, %tmp_387" [ntt.cpp:320]   --->   Operation 1442 'add' 'tmp_388' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1443 [1/1] (2.77ns)   --->   "store i32 %tmp_388, i32* %q4_addr_11, align 4" [ntt.cpp:320]   --->   Operation 1443 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1444 [1/1] (2.18ns)   --->   "%tmp_389 = add i32 %q4_load_17, %t4_4" [ntt.cpp:321]   --->   Operation 1444 'add' 'tmp_389' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1445 [1/1] (2.77ns)   --->   "store i32 %tmp_389, i32* %q4_addr_12, align 4" [ntt.cpp:321]   --->   Operation 1445 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_390 = sub i32 16760834, %t5_4" [ntt.cpp:322]   --->   Operation 1446 'sub' 'tmp_390' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1447 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_391 = add i32 %q5_load_16, %tmp_390" [ntt.cpp:322]   --->   Operation 1447 'add' 'tmp_391' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1448 [1/1] (2.77ns)   --->   "store i32 %tmp_391, i32* %q5_addr_11, align 4" [ntt.cpp:322]   --->   Operation 1448 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1449 [1/1] (2.18ns)   --->   "%tmp_392 = add i32 %q5_load_17, %t5_4" [ntt.cpp:323]   --->   Operation 1449 'add' 'tmp_392' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1450 [1/1] (2.77ns)   --->   "store i32 %tmp_392, i32* %q5_addr_12, align 4" [ntt.cpp:323]   --->   Operation 1450 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_393 = sub i32 16760834, %t6_4" [ntt.cpp:324]   --->   Operation 1451 'sub' 'tmp_393' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1452 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_394 = add i32 %q6_load_16, %tmp_393" [ntt.cpp:324]   --->   Operation 1452 'add' 'tmp_394' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1453 [1/1] (2.77ns)   --->   "store i32 %tmp_394, i32* %q6_addr_11, align 4" [ntt.cpp:324]   --->   Operation 1453 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1454 [1/1] (2.18ns)   --->   "%tmp_395 = add i32 %q6_load_17, %t6_4" [ntt.cpp:325]   --->   Operation 1454 'add' 'tmp_395' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1455 [1/1] (2.77ns)   --->   "store i32 %tmp_395, i32* %q6_addr_12, align 4" [ntt.cpp:325]   --->   Operation 1455 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_396 = sub i32 16760834, %t7_4" [ntt.cpp:326]   --->   Operation 1456 'sub' 'tmp_396' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1457 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_397 = add i32 %q7_load_16, %tmp_396" [ntt.cpp:326]   --->   Operation 1457 'add' 'tmp_397' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1458 [1/1] (2.77ns)   --->   "store i32 %tmp_397, i32* %q7_addr_11, align 4" [ntt.cpp:326]   --->   Operation 1458 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1459 [1/1] (2.18ns)   --->   "%tmp_398 = add i32 %q7_load_17, %t7_4" [ntt.cpp:327]   --->   Operation 1459 'add' 'tmp_398' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1460 [1/1] (2.77ns)   --->   "store i32 %tmp_398, i32* %q7_addr_12, align 4" [ntt.cpp:327]   --->   Operation 1460 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_91 : Operation 1461 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_356) nounwind" [ntt.cpp:328]   --->   Operation 1461 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1462 [1/1] (0.00ns)   --->   "br label %22" [ntt.cpp:300]   --->   Operation 1462 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 26> <Delay = 1.60>
ST_92 : Operation 1463 [1/1] (1.60ns)   --->   "%start_3 = add i6 %j_11, 2" [ntt.cpp:290]   --->   Operation 1463 'add' 'start_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1464 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.cpp:290]   --->   Operation 1464 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('zetas_addr', ntt.cpp:54) [20]  (0 ns)
	'load' operation ('zetas_load', ntt.cpp:54) on array 'zetas' [21]  (2.77 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load', ntt.cpp:54) on array 'zetas' [21]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j1', ntt.cpp:55) with incoming values : ('j_9', ntt.cpp:55) [25]  (0 ns)
	'getelementptr' operation ('q6_addr', ntt.cpp:61) [44]  (0 ns)
	'load' operation ('q6_load', ntt.cpp:61) on array 'q6' [45]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('q4_load', ntt.cpp:59) on array 'q4' [35]  (2.77 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'mul' operation ('tmp_13', ntt.cpp:59) [37]  (6.88 ns)

 <State 6>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:59) to 'montgomery_reduce' [38]  (8.68 ns)

 <State 7>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:59) to 'montgomery_reduce' [38]  (8.68 ns)

 <State 8>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:59) to 'montgomery_reduce' [38]  (8.68 ns)

 <State 9>: 7.95ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:59) to 'montgomery_reduce' [38]  (3 ns)
	'add' operation ('tmp_22', ntt.cpp:64) [59]  (2.18 ns)
	'store' operation (ntt.cpp:64) of variable 'tmp_22', ntt.cpp:64 on array 'q0' [60]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'store' operation (ntt.cpp:63) of variable 'tmp_21', ntt.cpp:63 on array 'q4' [58]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('zetas_addr_1', ntt.cpp:82) [85]  (0 ns)
	'load' operation ('zetas_load_1', ntt.cpp:82) on array 'zetas' [86]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_1', ntt.cpp:82) on array 'zetas' [86]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_1', ntt.cpp:84) with incoming values : ('j_s', ntt.cpp:84) [93]  (0 ns)
	'getelementptr' operation ('q7_addr_1', ntt.cpp:91) [117]  (0 ns)
	'load' operation ('q7_load_1', ntt.cpp:91) on array 'q7' [118]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'load' operation ('q2_load_1', ntt.cpp:88) on array 'q2' [103]  (2.77 ns)

 <State 15>: 6.88ns
The critical path consists of the following:
	'mul' operation ('tmp_36', ntt.cpp:88) [105]  (6.88 ns)

 <State 16>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_1', ntt.cpp:88) to 'montgomery_reduce' [106]  (8.68 ns)

 <State 17>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_1', ntt.cpp:88) to 'montgomery_reduce' [106]  (8.68 ns)

 <State 18>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_1', ntt.cpp:88) to 'montgomery_reduce' [106]  (8.68 ns)

 <State 19>: 7.95ns
The critical path consists of the following:
	'call' operation ('t0_1', ntt.cpp:88) to 'montgomery_reduce' [106]  (3 ns)
	'add' operation ('tmp_45', ntt.cpp:93) [127]  (2.18 ns)
	'store' operation (ntt.cpp:93) of variable 'tmp_45', ntt.cpp:93 on array 'q0' [128]  (2.77 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'store' operation (ntt.cpp:92) of variable 'tmp_44', ntt.cpp:92 on array 'q2' [126]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('zetas_addr_3', ntt.cpp:103) [153]  (0 ns)
	'load' operation ('zetas_load_3', ntt.cpp:103) on array 'zetas' [154]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_3', ntt.cpp:103) on array 'zetas' [154]  (2.77 ns)

 <State 23>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_5', ntt.cpp:105) on array 'zetas' [158]  (2.77 ns)

 <State 24>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_2', ntt.cpp:107) with incoming values : ('j_10', ntt.cpp:107) [167]  (0 ns)
	'getelementptr' operation ('q1_addr_2', ntt.cpp:111) [176]  (0 ns)
	'load' operation ('q1_load_2', ntt.cpp:111) on array 'q1' [177]  (2.77 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'load' operation ('q1_load_2', ntt.cpp:111) on array 'q1' [177]  (2.77 ns)

 <State 26>: 6.88ns
The critical path consists of the following:
	'mul' operation ('tmp_67', ntt.cpp:111) [179]  (6.88 ns)

 <State 27>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_2', ntt.cpp:111) to 'montgomery_reduce' [180]  (8.68 ns)

 <State 28>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_2', ntt.cpp:111) to 'montgomery_reduce' [180]  (8.68 ns)

 <State 29>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_2', ntt.cpp:111) to 'montgomery_reduce' [180]  (8.68 ns)

 <State 30>: 7.95ns
The critical path consists of the following:
	'call' operation ('t0_2', ntt.cpp:111) to 'montgomery_reduce' [180]  (3 ns)
	'add' operation ('tmp_76', ntt.cpp:116) [201]  (2.18 ns)
	'store' operation (ntt.cpp:116) of variable 'tmp_76', ntt.cpp:116 on array 'q0' [202]  (2.77 ns)

 <State 31>: 2.77ns
The critical path consists of the following:
	'store' operation (ntt.cpp:115) of variable 'tmp_75', ntt.cpp:115 on array 'q1' [200]  (2.77 ns)

 <State 32>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('zetas_addr_7', ntt.cpp:126) [227]  (0 ns)
	'load' operation ('zetas_load_7', ntt.cpp:126) on array 'zetas' [228]  (2.77 ns)

 <State 33>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_7', ntt.cpp:126) on array 'zetas' [228]  (2.77 ns)

 <State 34>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_9', ntt.cpp:128) on array 'zetas' [232]  (2.77 ns)

 <State 35>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_11', ntt.cpp:130) on array 'zetas' [236]  (2.77 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'load' operation ('zetas_load_13', ntt.cpp:132) on array 'zetas' [240]  (2.77 ns)

 <State 37>: 3.57ns
The critical path consists of the following:
	'phi' operation ('j_3', ntt.cpp:136) with incoming values : ('j_12', ntt.cpp:136) [253]  (0 ns)
	'xor' operation ('tmp_134', ntt.cpp:140) [261]  (0.795 ns)
	'getelementptr' operation ('q4_addr_3', ntt.cpp:144) [283]  (0 ns)
	'load' operation ('q4_load_3', ntt.cpp:144) on array 'q4' [284]  (2.77 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'load' operation ('q0_load_3', ntt.cpp:140) on array 'q0' [264]  (2.77 ns)

 <State 39>: 6.88ns
The critical path consists of the following:
	'mul' operation ('tmp_137', ntt.cpp:140) [266]  (6.88 ns)

 <State 40>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_3', ntt.cpp:140) to 'montgomery_reduce' [267]  (8.68 ns)

 <State 41>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_3', ntt.cpp:140) to 'montgomery_reduce' [267]  (8.68 ns)

 <State 42>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0_3', ntt.cpp:140) to 'montgomery_reduce' [267]  (8.68 ns)

 <State 43>: 8.68ns
The critical path consists of the following:
	'call' operation ('t3_3', ntt.cpp:143) to 'montgomery_reduce' [282]  (8.68 ns)

 <State 44>: 8.68ns
The critical path consists of the following:
	'call' operation ('t6', ntt.cpp:146) to 'montgomery_reduce' [297]  (8.68 ns)

 <State 45>: 7.95ns
The critical path consists of the following:
	'call' operation ('t6', ntt.cpp:146) to 'montgomery_reduce' [297]  (3 ns)
	'add' operation ('tmp_173', ntt.cpp:161) [358]  (2.18 ns)
	'store' operation (ntt.cpp:161) of variable 'tmp_173', ntt.cpp:161 on array 'q6' [359]  (2.77 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 2.77ns
The critical path consists of the following:
	'store' operation (ntt.cpp:160) of variable 'tmp_172', ntt.cpp:160 on array 'q6' [356]  (2.77 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('start') with incoming values : ('start', ntt.cpp:167) [373]  (1.35 ns)

 <State 49>: 4.32ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ntt.cpp:176) [374]  (0 ns)
	'add' operation ('tmp_5', ntt.cpp:169) [384]  (1.55 ns)
	'getelementptr' operation ('zetas_addr_16', ntt.cpp:169) [386]  (0 ns)
	'load' operation ('zeta2', ntt.cpp:169) on array 'zetas' [387]  (2.77 ns)

 <State 50>: 4.32ns
The critical path consists of the following:
	'add' operation ('tmp_8', ntt.cpp:170) [388]  (1.55 ns)
	'getelementptr' operation ('zetas_addr_17', ntt.cpp:170) [390]  (0 ns)
	'load' operation ('zeta3', ntt.cpp:170) on array 'zetas' [391]  (2.77 ns)

 <State 51>: 4.32ns
The critical path consists of the following:
	'add' operation ('tmp_55', ntt.cpp:172) [396]  (1.55 ns)
	'getelementptr' operation ('zetas_addr_19', ntt.cpp:172) [398]  (0 ns)
	'load' operation ('zeta5', ntt.cpp:172) on array 'zetas' [399]  (2.77 ns)

 <State 52>: 4.32ns
The critical path consists of the following:
	'add' operation ('tmp_59', ntt.cpp:174) [404]  (1.55 ns)
	'getelementptr' operation ('zetas_addr_21', ntt.cpp:174) [406]  (0 ns)
	'load' operation ('zeta7', ntt.cpp:174) on array 'zetas' [407]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'load' operation ('zeta7', ntt.cpp:174) on array 'zetas' [407]  (2.77 ns)

 <State 54>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_cast', ntt.cpp:167) ('j', ntt.cpp:177) [425]  (0 ns)
	'add' operation ('tmp_199', ntt.cpp:181) [432]  (2.18 ns)
	'getelementptr' operation ('q6_addr_5', ntt.cpp:187) [464]  (0 ns)
	'load' operation ('q6_load_6', ntt.cpp:187) on array 'q6' [465]  (2.77 ns)

 <State 55>: 18.3ns
The critical path consists of the following:
	'load' operation ('q0_load_6', ntt.cpp:181) on array 'q0' [435]  (2.77 ns)
	'mul' operation ('tmp_202', ntt.cpp:181) [437]  (6.88 ns)
	'call' operation ('t0', ntt.cpp:181) to 'montgomery_reduce' [438]  (8.68 ns)

 <State 56>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:181) to 'montgomery_reduce' [438]  (8.68 ns)

 <State 57>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:181) to 'montgomery_reduce' [438]  (8.68 ns)

 <State 58>: 9.49ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:181) to 'montgomery_reduce' [438]  (3 ns)
	'sub' operation ('tmp_218', ntt.cpp:189) [477]  (0 ns)
	'add' operation ('tmp_219', ntt.cpp:189) [478]  (3.72 ns)
	'store' operation (ntt.cpp:189) of variable 'tmp_219', ntt.cpp:189 on array 'q0' [479]  (2.77 ns)

 <State 59>: 1.6ns
The critical path consists of the following:
	'add' operation ('start', ntt.cpp:167) [543]  (1.6 ns)

 <State 60>: 4.38ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ntt.cpp:217) [549]  (0 ns)
	'add' operation ('tmp_98', ntt.cpp:210) [559]  (1.6 ns)
	'getelementptr' operation ('zetas_addr_24', ntt.cpp:210) [561]  (0 ns)
	'load' operation ('zeta2', ntt.cpp:210) on array 'zetas' [562]  (2.77 ns)

 <State 61>: 4.38ns
The critical path consists of the following:
	'add' operation ('tmp_100', ntt.cpp:211) [563]  (1.6 ns)
	'getelementptr' operation ('zetas_addr_25', ntt.cpp:211) [565]  (0 ns)
	'load' operation ('zeta3', ntt.cpp:211) on array 'zetas' [566]  (2.77 ns)

 <State 62>: 4.38ns
The critical path consists of the following:
	'add' operation ('tmp_112', ntt.cpp:213) [571]  (1.6 ns)
	'getelementptr' operation ('zetas_addr_27', ntt.cpp:213) [573]  (0 ns)
	'load' operation ('zeta5', ntt.cpp:213) on array 'zetas' [574]  (2.77 ns)

 <State 63>: 4.38ns
The critical path consists of the following:
	'add' operation ('tmp_116', ntt.cpp:215) [579]  (1.6 ns)
	'getelementptr' operation ('zetas_addr_29', ntt.cpp:215) [581]  (0 ns)
	'load' operation ('zeta7', ntt.cpp:215) on array 'zetas' [582]  (2.77 ns)

 <State 64>: 2.77ns
The critical path consists of the following:
	'load' operation ('zeta7', ntt.cpp:215) on array 'zetas' [582]  (2.77 ns)

 <State 65>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_8_cast', ntt.cpp:208) ('j', ntt.cpp:218) [600]  (0 ns)
	'add' operation ('tmp_268', ntt.cpp:222) [607]  (2.18 ns)
	'getelementptr' operation ('q0_addr_7', ntt.cpp:222) [609]  (0 ns)
	'load' operation ('q0_load_9', ntt.cpp:222) on array 'q0' [610]  (2.77 ns)

 <State 66>: 18.3ns
The critical path consists of the following:
	'load' operation ('q0_load_9', ntt.cpp:222) on array 'q0' [610]  (2.77 ns)
	'mul' operation ('tmp_271', ntt.cpp:222) [612]  (6.88 ns)
	'call' operation ('t0', ntt.cpp:222) to 'montgomery_reduce' [613]  (8.68 ns)

 <State 67>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:222) to 'montgomery_reduce' [613]  (8.68 ns)

 <State 68>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:222) to 'montgomery_reduce' [613]  (8.68 ns)

 <State 69>: 9.49ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:222) to 'montgomery_reduce' [613]  (3 ns)
	'sub' operation ('tmp_287', ntt.cpp:230) [652]  (0 ns)
	'add' operation ('tmp_288', ntt.cpp:230) [653]  (3.72 ns)
	'store' operation (ntt.cpp:230) of variable 'tmp_288', ntt.cpp:230 on array 'q0' [654]  (2.77 ns)

 <State 70>: 1.6ns
The critical path consists of the following:
	'add' operation ('start', ntt.cpp:208) [718]  (1.6 ns)

 <State 71>: 4.43ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ntt.cpp:258) [724]  (0 ns)
	'add' operation ('tmp_131', ntt.cpp:251) [734]  (1.66 ns)
	'getelementptr' operation ('zetas_addr_32', ntt.cpp:251) [736]  (0 ns)
	'load' operation ('zeta2', ntt.cpp:251) on array 'zetas' [737]  (2.77 ns)

 <State 72>: 4.43ns
The critical path consists of the following:
	'add' operation ('tmp_133', ntt.cpp:252) [738]  (1.66 ns)
	'getelementptr' operation ('zetas_addr_33', ntt.cpp:252) [740]  (0 ns)
	'load' operation ('zeta3', ntt.cpp:252) on array 'zetas' [741]  (2.77 ns)

 <State 73>: 4.43ns
The critical path consists of the following:
	'add' operation ('tmp_180', ntt.cpp:254) [746]  (1.66 ns)
	'getelementptr' operation ('zetas_addr_35', ntt.cpp:254) [748]  (0 ns)
	'load' operation ('zeta5', ntt.cpp:254) on array 'zetas' [749]  (2.77 ns)

 <State 74>: 4.43ns
The critical path consists of the following:
	'add' operation ('tmp_184', ntt.cpp:256) [754]  (1.66 ns)
	'getelementptr' operation ('zetas_addr_37', ntt.cpp:256) [756]  (0 ns)
	'load' operation ('zeta7', ntt.cpp:256) on array 'zetas' [757]  (2.77 ns)

 <State 75>: 2.77ns
The critical path consists of the following:
	'load' operation ('zeta7', ntt.cpp:256) on array 'zetas' [757]  (2.77 ns)

 <State 76>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_13_cast', ntt.cpp:249) ('j', ntt.cpp:259) [775]  (0 ns)
	'add' operation ('tmp_313', ntt.cpp:263) [782]  (2.18 ns)
	'getelementptr' operation ('q0_addr_9', ntt.cpp:263) [784]  (0 ns)
	'load' operation ('q0_load_12', ntt.cpp:263) on array 'q0' [785]  (2.77 ns)

 <State 77>: 18.3ns
The critical path consists of the following:
	'load' operation ('q0_load_12', ntt.cpp:263) on array 'q0' [785]  (2.77 ns)
	'mul' operation ('tmp_316', ntt.cpp:263) [787]  (6.88 ns)
	'call' operation ('t0', ntt.cpp:263) to 'montgomery_reduce' [788]  (8.68 ns)

 <State 78>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:263) to 'montgomery_reduce' [788]  (8.68 ns)

 <State 79>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:263) to 'montgomery_reduce' [788]  (8.68 ns)

 <State 80>: 9.49ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:263) to 'montgomery_reduce' [788]  (3 ns)
	'sub' operation ('tmp_332', ntt.cpp:271) [827]  (0 ns)
	'add' operation ('tmp_333', ntt.cpp:271) [828]  (3.72 ns)
	'store' operation (ntt.cpp:271) of variable 'tmp_333', ntt.cpp:271 on array 'q0' [829]  (2.77 ns)

 <State 81>: 1.6ns
The critical path consists of the following:
	'add' operation ('start', ntt.cpp:249) [893]  (1.6 ns)

 <State 82>: 4.49ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ntt.cpp:299) [899]  (0 ns)
	'add' operation ('tmp_243', ntt.cpp:292) [909]  (1.72 ns)
	'getelementptr' operation ('zetas_addr_40', ntt.cpp:292) [911]  (0 ns)
	'load' operation ('zeta2', ntt.cpp:292) on array 'zetas' [912]  (2.77 ns)

 <State 83>: 4.49ns
The critical path consists of the following:
	'add' operation ('tmp_245', ntt.cpp:293) [913]  (1.72 ns)
	'getelementptr' operation ('zetas_addr_41', ntt.cpp:293) [915]  (0 ns)
	'load' operation ('zeta3', ntt.cpp:293) on array 'zetas' [916]  (2.77 ns)

 <State 84>: 4.49ns
The critical path consists of the following:
	'add' operation ('tmp_249', ntt.cpp:295) [921]  (1.72 ns)
	'getelementptr' operation ('zetas_addr_43', ntt.cpp:295) [923]  (0 ns)
	'load' operation ('zeta5', ntt.cpp:295) on array 'zetas' [924]  (2.77 ns)

 <State 85>: 4.49ns
The critical path consists of the following:
	'add' operation ('tmp_253', ntt.cpp:297) [929]  (1.72 ns)
	'getelementptr' operation ('zetas_addr_45', ntt.cpp:297) [931]  (0 ns)
	'load' operation ('zeta7', ntt.cpp:297) on array 'zetas' [932]  (2.77 ns)

 <State 86>: 2.77ns
The critical path consists of the following:
	'load' operation ('zeta7', ntt.cpp:297) on array 'zetas' [932]  (2.77 ns)

 <State 87>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j_11_cast', ntt.cpp:290) ('j', ntt.cpp:304) [950]  (0 ns)
	'add' operation ('j', ntt.cpp:304) [957]  (2.18 ns)
	'getelementptr' operation ('q0_addr_11', ntt.cpp:304) [959]  (0 ns)
	'load' operation ('q0_load_15', ntt.cpp:304) on array 'q0' [960]  (2.77 ns)

 <State 88>: 18.3ns
The critical path consists of the following:
	'load' operation ('q0_load_15', ntt.cpp:304) on array 'q0' [960]  (2.77 ns)
	'mul' operation ('tmp_359', ntt.cpp:304) [962]  (6.88 ns)
	'call' operation ('t0', ntt.cpp:304) to 'montgomery_reduce' [963]  (8.68 ns)

 <State 89>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:304) to 'montgomery_reduce' [963]  (8.68 ns)

 <State 90>: 8.68ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:304) to 'montgomery_reduce' [963]  (8.68 ns)

 <State 91>: 9.49ns
The critical path consists of the following:
	'call' operation ('t0', ntt.cpp:304) to 'montgomery_reduce' [963]  (3 ns)
	'sub' operation ('tmp_375', ntt.cpp:312) [1002]  (0 ns)
	'add' operation ('tmp_376', ntt.cpp:312) [1003]  (3.72 ns)
	'store' operation (ntt.cpp:312) of variable 'tmp_376', ntt.cpp:312 on array 'q0' [1004]  (2.77 ns)

 <State 92>: 1.6ns
The critical path consists of the following:
	'add' operation ('start', ntt.cpp:290) [1067]  (1.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
