---
layout: post
title: "Neuromorphic Architecture for the Hierarchical Temporal Memory"
date: 2018-08-17 12:37:58
categories: arXiv_AI
tags: arXiv_AI Classification Prediction Detection
author: Abdullah M. Zyarah, Dhireesha Kudithipudi
mathjax: true
---

* content
{:toc}

##### Abstract
A biomimetic machine intelligence algorithm, that holds promise in creating invariant representations of spatiotemporal input streams is the hierarchical temporal memory (HTM). This unsupervised online algorithm has been demonstrated on several machine-learning tasks, including anomaly detection. Significant effort has been made in formalizing and applying the HTM algorithm to different classes of problems. There are few early explorations of the HTM hardware architecture, especially for the earlier version of the spatial pooler of HTM algorithm. In this article, we present a full-scale HTM architecture for both spatial pooler and temporal memory. Synthetic synapse design is proposed to address the potential and dynamic interconnections occurring during learning. The architecture is interweaved with parallel cells and columns that enable high processing speed for the HTM. The proposed architecture is verified for two different datasets: MNIST and the European number plate font (EUNF), with and without the presence of noise. The spatial pooler architecture is synthesized on Xilinx ZYNQ-7, with 91.16% classification accuracy for MNIST and 90\% accuracy for EUNF, with noise. For the temporal memory sequence prediction, first and second order predictions are observed for a 5-number long sequence generated from EUNF dataset and 95% accuracy is obtained. Moreover, the proposed hardware architecture offers 1364X speedup over the software realization. These results indicate that the proposed architecture can serve as a digital core to build the HTM in hardware and eventually as a standalone self-learning system.

##### Abstract (translated by Google)
仿生机器智能算法，其在创建时空输入流的不变表示方面具有前景，是分层时间存储器（HTM）。这种无监督的在线算法已经在几个机器学习任务中得到证明，包括异常检测。在将HTM算法形式化并应用于不同类别的问题方面已经做出了重大努力。 HTM硬件架构的早期探索很少，特别是对于早期版本的HTM算法的空间池。在本文中，我们提出了一个用于空间池和时间内存的全尺寸HTM架构。提出合成突触设计以解决在学习期间发生的潜在和动态互连。该体系结构与并行单元和列交织，可实现HTM的高处理速度。针对两个不同的数据集验证了所提出的架构：MNIST和欧洲车牌字体（EUNF），存在和不存在噪声。空间集中器架构在Xilinx ZYNQ-7上合成，MNIST的分类精度为91.16％，EUNF的精度为90％，具有噪声。对于时间记忆序列预测，对于从EUNF数据集生成的5个数字长序列观察一阶和二阶预测，并且获得95％的准确度。此外，所提出的硬件架构提供了比软件实现快1364倍的速度。这些结果表明，所提出的架构可以作为数字核心，在硬件中构建HTM，最终作为独立的自学系统。

##### URL
[http://arxiv.org/abs/1808.05839](http://arxiv.org/abs/1808.05839)

##### PDF
[http://arxiv.org/pdf/1808.05839](http://arxiv.org/pdf/1808.05839)

