VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-09-17T14:53:14
Compiler: GNU 12.2.0 on Linux-6.2.1-PRoot-Distro aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /root/vaman/fpga/lcd/build/top_dummy.sdc --route


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: top

# Loading Architecture Description
# Loading Architecture Description took 0.56 seconds (max_rss 27.3 MiB, delta_rss +23.6 MiB)
# Building complex block graph
# Building complex block graph took 0.17 seconds (max_rss 34.1 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.06 seconds (max_rss 40.4 MiB, delta_rss +6.2 MiB)
# Clean circuit
Absorbed 2859 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   35 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 141
# Clean circuit took 0.07 seconds (max_rss 51.2 MiB, delta_rss +10.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 51.5 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 51.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 370
    .output   :       6
    ASSP      :       1
    BIDIR_CELL:       6
    C_FRAG    :      16
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      64
    T_FRAG    :     274
    VCC       :       1
  Nets  : 364
    Avg Fanout:     7.6
    Max Fanout:  1055.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3126
  Timing Graph Edges: 5223
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 51.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 64 pins (2.0%), 64 blocks (17.3%)
# Load Timing Constraints

SDC file '/root/vaman/fpga/lcd/build/top_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 51.5 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: top.net
Circuit placement file: top.place
Circuit routing file: top.route
Circuit SDC file: /root/vaman/fpga/lcd/build/top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.067918 seconds).
# Load Packing took 0.07 seconds (max_rss 53.8 MiB, delta_rss +2.4 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #160 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #161 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 295
Netlist num_blocks: 162
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 153.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 6.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 18


Pb types usage...
  PB-LOGIC          : 153
   LOGIC            : 153
    FRAGS           : 153
     c_frag_modes   : 153
      SINGLE        : 16
       c_frag       : 16
      SPLIT         : 137
       b_frag       : 137
       t_frag       : 137
     f_frag         : 1
     q_frag_modes   : 64
      INT           : 63
       q_frag       : 63
      EXT           : 1
       q_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 6
   BIDIR            : 6
    OUTPUT          : 6
     bidir          : 6
     outpad         : 6
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		153	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		6	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.12 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.17 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.19 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 54.0 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.56 seconds (max_rss 353.5 MiB, delta_rss +299.5 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.10 seconds (max_rss 395.5 MiB, delta_rss +341.5 MiB)

# Load Placement
Reading top.place.

Successfully read top.place.

# Load Placement took 0.00 seconds (max_rss 395.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 35.41 seconds (max_rss 395.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 395.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 35.41 seconds (max_rss 395.5 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1500 ( 58.7%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)   54 (  2.1%) |**
[      0.3:      0.4)   68 (  2.7%) |**
[      0.4:      0.5)   95 (  3.7%) |***
[      0.5:      0.6)   83 (  3.2%) |***
[      0.6:      0.7)   73 (  2.9%) |**
[      0.7:      0.8)  166 (  6.5%) |*****
[      0.8:      0.9)  298 ( 11.7%) |*********
[      0.9:        1)  219 (  8.6%) |*******
## Initializing router criticalities took 0.01 seconds (max_rss 454.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   28.9     0.0    0 7.4e+07     295    2556    4178 ( 0.299%)   62226 ( 4.4%)   54.823     -3427.    -54.823      0.000      0.000      N/A
   2   24.3     4.0    0 6.0e+07     227    1798    1716 ( 0.123%)   64000 ( 4.5%)   54.907     -3441.    -54.907      0.000      0.000      N/A
   3   21.1     5.2    0 4.9e+07     173    1250    1034 ( 0.074%)   64365 ( 4.6%)   54.962     -3445.    -54.962      0.000      0.000      N/A
   4   13.2     6.8    0 3.1e+07     118     887     539 ( 0.039%)   64525 ( 4.6%)   54.958     -3447.    -54.958      0.000      0.000      N/A
   5    8.6     8.8    0 2.0e+07      81     569     323 ( 0.023%)   64877 ( 4.6%)   54.997     -3450.    -54.997      0.000      0.000      N/A
   6    7.1    11.4    0 1.6e+07      56     381     232 ( 0.017%)   65328 ( 4.6%)   55.031     -3460.    -55.031      0.000      0.000      N/A
   7    6.1    14.9    0 1.4e+07      40     295     132 ( 0.009%)   65594 ( 4.6%)   54.991     -3460.    -54.991      0.000      0.000      N/A
   8    5.2    19.3    0 1.2e+07      29     172     117 ( 0.008%)   65873 ( 4.7%)   54.991     -3460.    -54.991      0.000      0.000      N/A
   9    4.6    25.1    0 1.1e+07      17     102      69 ( 0.005%)   66030 ( 4.7%)   54.991     -3461.    -54.991      0.000      0.000      N/A
  10    3.3    32.6    0 5698900      15      75      33 ( 0.002%)   66125 ( 4.7%)   54.991     -3462.    -54.991      0.000      0.000       20
  11    1.2    42.4    0 2327648      10      38       6 ( 0.000%)   66320 ( 4.7%)   54.991     -3469.    -54.991      0.000      0.000       18
  12    0.1    55.1    0  173555       3       6       3 ( 0.000%)   66321 ( 4.7%)   54.991     -3469.    -54.991      0.000      0.000       15
  13    0.4    71.7    0  386793       2       4       3 ( 0.000%)   66318 ( 4.7%)   54.991     -3469.    -54.991      0.000      0.000       14
  14    0.3    93.2    0  492045       2       2       3 ( 0.000%)   66317 ( 4.7%)   54.991     -3469.    -54.991      0.000      0.000       14
  15    0.1   121.1    0  123690       2       3       0 ( 0.000%)   66359 ( 4.7%)   54.991     -3471.    -54.991      0.000      0.000       15
Restoring best routing
Critical path: 54.9913 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1500 ( 58.7%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)  110 (  4.3%) |***
[      0.4:      0.5)  100 (  3.9%) |***
[      0.5:      0.6)   64 (  2.5%) |**
[      0.6:      0.7)  104 (  4.1%) |***
[      0.7:      0.8)  219 (  8.6%) |*******
[      0.8:      0.9)  298 ( 11.7%) |*********
[      0.9:        1)  161 (  6.3%) |*****
Router Stats: total_nets_routed: 1070 total_connections_routed: 8138 total_heap_pushes: 296849430 total_heap_pops: 242701558
# Routing took 125.89 seconds (max_rss 454.8 MiB, delta_rss +59.3 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -925205181
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 16 in 0.000588463 sec
Full Max Req/Worst Slack updates 3 in 2.3615e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000103154 sec
Incr Criticality updates 8 in 0.000286309 sec
Full Criticality updates 8 in 0.000417693 sec

Average number of bends per net: 196.539  Maximum # of bends: 12744

Number of global nets: 0
Number of routed nets (nonglobal): 295
Wire length results (in units of 1 clb segments)...
	Total wirelength: 63297, average net length: 214.566
	Maximum net length: 14889

Wire length results in terms of physical segments...
	Total wiring segments used: 59113, average wire segments per net: 200.383
	Maximum segments used by a net: 13172
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   66 (  2.6%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)   16 (  0.6%) |
[      0.2:      0.3)  234 (  9.1%) |*****
[      0.1:      0.2)   84 (  3.3%) |**
[        0:      0.1) 2178 ( 84.3%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.538        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  20.410      635
                         4      66   2.103      623
                         5      70   2.154      658
                         6      77   2.256      623
                         7      74   3.718      623
                         8      28   1.846      623
                         9      11   0.872      623
                        10      11   1.179      665
                        11     191  21.513      623
                        12     226  60.179      647
                        13     206  51.026      623
                        14     203  63.256      623
                        15     228  82.667      623
                        16     253 103.667      623
                        17     252  99.154      623
                        18     225  77.308      725
                        19     194  70.231      623
                        20     197  69.103      623
                        21     224  51.846      623
                        22     174  16.179      623
                        23      10   0.487      623
                        24       0   0.000      623
                        25       0   0.000      657
                        26       0   0.000      634
                        27       0   0.000      623
                        28       0   0.000      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32       0   0.000      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     177  55.343      848
                         4      36   2.457      874
                         5      46   2.629      819
                         6      24   5.543      760
                         7      46   4.971      761
                         8       6   1.457      761
                         9      46   6.571      761
                        10     128  12.200      757
                        11     196  34.914      775
                        12     199  48.543      757
                        13     210  52.886      761
                        14     214  48.086      761
                        15     227  51.143      761
                        16     234  43.886      761
                        17     240  49.429      761
                        18     215  50.657      761
                        19     247  47.514      816
                        20     197  46.257      761
                        21     242  55.543      883
                        22     220  59.029      761
                        23     245  53.771      761
                        24     191  33.457      761
                        25     189  32.657      761
                        26     235  36.886      757
                        27     217  35.371      775
                        28     199  22.486      757
                        29      19   2.000      761
                        30      30   1.314      761
                        31       0   0.000      761
                        32      30   1.800      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 2.34e+06

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0385
                                   vcc    3       0.198
                                   gnd    4       0.198
                                  hop1    5      0.0515
                                  hop2    6      0.0639
                                  hop3    7      0.0128
                                  hop4    8      0.0386
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0393
                              2      0.0639
                              3      0.0128
                              4      0.0386


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.2e-09:  7.3e-09) 26 ( 34.2%) |******************************************
[  7.3e-09:    1e-08) 30 ( 39.5%) |************************************************
[    1e-08:  1.3e-08)  5 (  6.6%) |********
[  1.3e-08:  1.7e-08)  8 ( 10.5%) |*************
[  1.7e-08:    2e-08)  1 (  1.3%) |**
[    2e-08:  2.3e-08)  0 (  0.0%) |
[  2.3e-08:  2.6e-08)  0 (  0.0%) |
[  2.6e-08:  2.9e-08)  0 (  0.0%) |
[  2.9e-08:  3.2e-08)  1 (  1.3%) |**
[  3.2e-08:  3.5e-08)  5 (  6.6%) |********

Final critical path delay (least slack): 54.9518 ns, Fmax: 18.1978 MHz
Final setup Worst Negative Slack (sWNS): -54.9518 ns
Final setup Total Negative Slack (sTNS): -3470.36 ns

Final setup slack histogram:
[ -5.5e-08: -5.2e-08)  8 ( 10.5%) |***************************
[ -5.2e-08:   -5e-08) 13 ( 17.1%) |*********************************************
[   -5e-08: -4.7e-08) 12 ( 15.8%) |*****************************************
[ -4.7e-08: -4.5e-08) 14 ( 18.4%) |************************************************
[ -4.5e-08: -4.2e-08) 13 ( 17.1%) |*********************************************
[ -4.2e-08:   -4e-08)  6 (  7.9%) |*********************
[   -4e-08: -3.7e-08)  1 (  1.3%) |***
[ -3.7e-08: -3.4e-08)  5 (  6.6%) |*****************
[ -3.4e-08: -3.2e-08)  1 (  1.3%) |***
[ -3.2e-08: -2.9e-08)  3 (  3.9%) |**********

Final geomean non-virtual intra-domain period: 54.9518 ns (18.1978 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 54.9518 ns (18.1978 MHz)

Incr Slack updates 1 in 6.0923e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0693e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.1154e-05 sec
Flow timing analysis took 0.15273 seconds (0.149677 STA, 0.00305346 slack) (17 full updates: 0 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 164.69 seconds (max_rss 454.8 MiB)
