
/* 
	Module : deviceconfig.c 
	Auto Generated 
*/
#include <defs_uw.h>
#include <deviceconfig.h>

//const char* gBcmUwDcVarsNames[] = {
char* gBcmUwDcVarsNames[BCM_UW_DC_VARS_COUNT]; // = {
/*
 "dc_ver_major", "dc_ver_minor", "dc_ver_build", "pll_ref", "pll_system",
 "other_synce_1", "other_synce_2", "other_rtc_refclk", "other_serdes_sc0", "other_serdes_sc1",
 "sgmii_ref_clk", "adc01_distance", "adc01_coupling", "adc0_mode", "adc0_flip_iq",
 "adc0_flip_i_pn", "adc0_flip_q_pn", "adc0_termination", "adc0_aux_dac_0", "adc0_aux_dac_1",
 "adc0_aux_dac_2", "adc0_aux_dac_3", "adc0_aux_dac_4", "adc0_aux_dac_5", "adc0_aux_dac_6",
 "adc0_aux_dac_7", "adc1_mode", "adc1_flip_iq", "adc1_flip_i_pn", "adc1_flip_q_pn",
 "adc1_termination", "adc1_aux_dac_0", "adc1_aux_dac_1", "adc1_aux_dac_2", "adc1_aux_dac_3",
 "adc1_aux_dac_4", "adc1_aux_dac_5", "adc1_aux_dac_6", "adc1_aux_dac_7", "adc23_distance",
 "adc23_coupling", "adc2_mode", "adc2_flip_iq", "adc2_flip_i_pn", "adc2_flip_q_pn",
 "adc2_termination", "adc2_aux_dac_0", "adc2_aux_dac_1", "adc2_aux_dac_2", "adc2_aux_dac_3",
 "adc2_aux_dac_4", "adc2_aux_dac_5", "adc2_aux_dac_6", "adc2_aux_dac_7", "adc3_mode",
 "adc3_flip_iq", "adc3_flip_i_pn", "adc3_flip_q_pn", "adc3_termination", "adc3_aux_dac_0",
 "adc3_aux_dac_1", "adc3_aux_dac_2", "adc3_aux_dac_3", "adc3_aux_dac_4", "adc3_aux_dac_5",
 "adc3_aux_dac_6", "adc3_aux_dac_7", "adc45_distance", "adc45_coupling", "adc4_mode",
 "adc4_flip_iq", "adc4_flip_i_pn", "adc4_flip_q_pn", "adc4_termination", "adc4_aux_dac_0",
 "adc4_aux_dac_1", "adc4_aux_dac_2", "adc4_aux_dac_3", "adc4_aux_dac_4", "adc4_aux_dac_5",
 "adc4_aux_dac_6", "adc4_aux_dac_7", "adc5_mode", "adc5_flip_iq", "adc5_flip_i_pn",
 "adc5_flip_q_pn", "adc5_termination", "adc5_aux_dac_0", "adc5_aux_dac_1", "adc5_aux_dac_2",
 "adc5_aux_dac_3", "adc5_aux_dac_4", "adc5_aux_dac_5", "adc5_aux_dac_6", "adc5_aux_dac_7",
 "wb_rx_0_adc", "wb_rx_0_adc_signal", "wb_rx_0_dem_chain_1", "wb_rx_0_dem_chain_2", "wb_rx_0_nco",
 "wb_rx_1_adc", "wb_rx_1_adc_signal", "wb_rx_1_dem_chain_1", "wb_rx_1_dem_chain_2", "wb_rx_1_nco",
 "wb_rx_2_adc", "wb_rx_2_adc_signal", "wb_rx_2_dem_chain_1", "wb_rx_2_dem_chain_2", "wb_rx_2_nco",
 "wb_rx_3_adc", "wb_rx_3_adc_signal", "wb_rx_3_dem_chain_1", "wb_rx_3_dem_chain_2", "wb_rx_3_nco",
 "wb_rx_adpd_0_adc", "wb_rx_adpd_0_adc_signal", "wb_rx_adpd_0_nco", "wb_rx_adpd_1_adc", "wb_rx_adpd_1_adc_signal",
 "wb_rx_adpd_1_nco", "wb_rx_env_0_adc", "wb_rx_env_0_adc_signal", "wb_rx_env_1_adc", "wb_rx_env_1_adc_signal",
 "dac0_mode", "dac0_trans_mode", "dac0_flip_iq", "dac0_flip_i_pn", "dac0_flip_q_pn",
 "dac0_aux_adc_0", "dac0_aux_dac_0", "dac0_aux_dac_1", "dac0_aux_dac_2", "dac0_aux_dac_3",
 "dac0_aux_adc_1", "dac0_aux_dac_4", "dac0_aux_dac_5", "dac0_aux_dac_6", "dac0_aux_dac_7",
 "dac1_mode", "dac1_trans_mode", "dac1_flip_iq", "dac1_flip_i_pn", "dac1_flip_q_pn",
 "dac1_aux_adc_0", "dac1_aux_dac_0", "dac1_aux_dac_1", "dac1_aux_dac_2", "dac1_aux_dac_3",
 "dac2_mode", "tx_0_nco", "tx0_txTxEnable", "tx0_txTxDigitalAcCoupling", "tx_0_gain",
 "tx_0_acq_mu_gain", "tx_0_acq_mu_agc", "tx_0_acq_mu_dc", "tx_0_acq_mu_iq", "tx_0_track_mu_gain",
 "tx_0_track_mu_agc", "tx_0_track_mu_dc", "tx_0_track_mu_iq", "tx_1_nco", "tx1_txTxEnable",
 "tx1_txTxDigitalAcCoupling", "tx_1_gain", "tx_1_acq_mu_gain", "tx_1_acq_mu_agc", "tx_1_acq_mu_dc",
 "tx_1_acq_mu_iq", "tx_1_track_mu_gain", "tx_1_track_mu_agc", "tx_1_track_mu_dc", "tx_1_track_mu_iq",
 "tx_xc_0_nco", "tx_xc_0_gain", "tx_xc_1_nco", "tx_xc_1_gain", "tx_lowrate_0_nco",
 "tx_lowrate_0_gain", "tx_lowrate_1_nco", "tx_lowrate_1_gain", "io_group_1", "io_group_2",
 "io_group_3", "io_group_4", "io_group_5", "io_group_6", "io_group_7",
 "io_group_8", "io_group_9", "io_group_10", "io_group_11", "io_group_12",
 "io_group_13", "io_group_14", "io_group_31", "io_group_15", "io_group_16",
 "io_group_17", "io_group_18", "io_group_19", "io_group_20", "io_group_21",
 "io_group_22", "io_group_23", "io_group_24", "io_group_25", "io_group_32",
 "io_group_26", "io_group_27", "io_group_28", "io_group_29", "io_group_30",
 "host_bus", "interfaces_uarta", "interfaces_uartb", "interfaces_uartc", "interfaces_uartd",
 "interfaces_cs_1_pin", "interfaces_cs_1_bus", "interfaces_cs_2_pin", "interfaces_cs_2_bus", "interfaces_cs_3_pin",
 "interfaces_cs_3_bus", "interfaces_cs_4_pin", "interfaces_cs_4_bus", "interfaces_cs_5_pin", "interfaces_cs_5_bus",
 "interfaces_cs_6_pin", "interfaces_cs_6_bus", "interfaces_cs_7_pin", "interfaces_cs_7_bus", "interfaces_cs_8_pin",
 "interfaces_cs_8_bus", "interfaces_cs_9_pin", "interfaces_cs_9_bus", "interfaces_cs_10_pin", "interfaces_cs_10_bus",
 "interfaces_cs_11_pin", "interfaces_cs_11_bus", "interfaces_cs_12_pin", "interfaces_cs_12_bus", "interfaces_cs_13_pin",
 "interfaces_cs_13_bus", "interfaces_cs_14_pin", "interfaces_cs_14_bus", "interfaces_cs_15_pin", "interfaces_cs_15_bus",
 "gpio_2_pin", "gpio_2_dir", "gpio_3_pin", "gpio_3_dir", "gpio_4_pin",
 "gpio_4_dir", "gpio_5_pin", "gpio_5_dir", "gpio_6_pin", "gpio_6_dir",
 "gpio_7_pin", "gpio_7_dir", "gpio_8_pin", "gpio_8_dir", "gpio_9_pin",
 "gpio_9_dir", "gpio_10_pin", "gpio_10_dir", "gpio_11_pin", "gpio_11_dir",
 "gpio_12_pin", "gpio_12_dir", "gpio_13_pin", "gpio_13_dir", "gpio_14_pin",
 "gpio_14_dir", "gpio_15_pin", "gpio_15_dir", "gpio_16_pin", "gpio_16_dir",
 "gpio_17_pin", "gpio_17_dir", "gpio_18_pin", "gpio_18_dir", "gpio_19_pin",
 "gpio_19_dir", "gpio_20_pin", "gpio_20_dir", "gpio_21_pin", "gpio_21_dir",
 "gpio_22_pin", "gpio_22_dir", "gpio_23_pin", "gpio_23_dir", "gpio_24_pin",
 "gpio_24_dir", "gpio_25_pin", "gpio_25_dir", "gpio_26_pin", "gpio_26_dir",
 "gpio_27_pin", "gpio_27_dir", "gpio_28_pin", "gpio_28_dir", "gpio_29_pin",
 "gpio_29_dir", "gpio_30_pin", "gpio_30_dir", "gpio_31_pin", "gpio_31_dir",
 "gpio_32_pin", "gpio_32_dir", "gpio_33_pin", "gpio_33_dir", "gpio_34_pin",
 "gpio_34_dir", "gpio_35_pin", "gpio_35_dir", "gpio_36_pin", "gpio_36_dir",
 "gpio_37_pin", "gpio_37_dir", "gpio_38_pin", "gpio_38_dir", "gpio_39_pin",
 "gpio_39_dir", "sgmii_clock_mode", "sgmii_flip_tx0", "sgmii_flip_rx0", "sgmii_flip_tx1",
 "sgmii_flip_rx1", "sgmii_flip_tx2", "sgmii_flip_rx2", "sgmii_flip_tx3", "sgmii_flip_rx3",
 "sgmii_flip_tx4", "sgmii_flip_rx4", "sgmii_flip_tx5", "sgmii_flip_rx5", "sgmii_flip_tx6",
 "sgmii_flip_rx6", "sgmii_flip_tx7", "sgmii_flip_rx7", "variant_820", "mct_filename",
 "lofreq_820", "hifreq_820", "spi_speed_820", "spi_speed_flash", "rx820_0_inuse",
 "rx820_0_spi", "rx820_0_spi_reset", "rx820_0_temp_sensor_adc", "rx820_0_rssi_sensor_adc", "rx820_0_mix_I_dac",
 "rx820_0_mix_Q_dac", "rx820_0_synt_spi", "rx820_0_synt_spi_reset", "rx820_0_synt_temp_sensor_adc", "rx820_0_synt_lock_ind",
 "rx820_0_wb_adc", "rx820_0_flash", "rx820_0_filename", "rx820_0_synt_mode", "synt820_freq_rx0",
 "rx820_1_inuse", "rx820_1_spi", "rx820_1_spi_reset", "rx820_1_temp_sensor_adc", "rx820_1_rssi_sensor_adc",
 "rx820_1_mix_I_dac", "rx820_1_mix_Q_dac", "rx820_1_synt_spi", "rx820_1_synt_spi_reset", "rx820_1_synt_temp_sensor_adc",
 "rx820_1_synt_lock_ind", "rx820_1_wb_adc", "rx820_1_flash", "rx820_1_filename", "rx820_1_synt_mode",
 "synt820_freq_rx1", "rx820_2_inuse", "rx820_2_spi", "rx820_2_spi_reset", "rx820_2_temp_sensor_adc",
 "rx820_2_rssi_sensor_adc", "rx820_2_mix_I_dac", "rx820_2_mix_Q_dac", "rx820_2_synt_spi", "rx820_2_synt_spi_reset",
 "rx820_2_synt_temp_sensor_adc", "rx820_2_synt_lock_ind", "rx820_2_wb_adc", "rx820_2_flash", "rx820_2_filename",
 "rx820_2_synt_mode", "synt820_freq_rx2", "rx820_3_inuse", "rx820_3_spi", "rx820_3_spi_reset",
 "rx820_3_temp_sensor_adc", "rx820_3_rssi_sensor_adc", "rx820_3_mix_I_dac", "rx820_3_mix_Q_dac", "rx820_3_synt_spi",
 "rx820_3_synt_spi_reset", "rx820_3_synt_temp_sensor_adc", "rx820_3_synt_lock_ind", "rx820_3_wb_adc", "rx820_3_flash",
 "rx820_3_filename", "rx820_3_synt_mode", "synt820_freq_rx3", "tx820_0_inuse", "tx820_0_spi",
 "tx820_0_spi_reset", "tx820_0_temp_sensor_adc", "tx820_0_temp_sensor_ref_adc", "tx820_0_adpd_enable_gpio", "tx820_0_env_enable_gpio",
 "tx820_0_synt_spi", "tx820_0_synt_spi_reset", "tx820_0_synt_temp_sensor_adc", "tx820_0_synt_lock_ind", "tx820_0_flash",
 "tx820_0_filename", "tx820_0_synt_mode", "synt820_freq_tx0", "tx820_0_adpd_pwrm", "tx820_0_adpd_pwrm_gpio",
 "tx820_0_adpd_pwrm_adc", "tx820_0_env_pwrm", "tx820_0_env_pwrm_gpio", "tx820_0_env_pwrm_adc", "tx820_1_inuse",
 "tx820_1_spi", "tx820_1_spi_reset", "tx820_1_temp_sensor_adc", "tx820_1_temp_sensor_ref_adc", "tx820_1_adpd_enable_gpio",
 "tx820_1_env_enable_gpio", "tx820_1_synt_spi", "tx820_1_synt_spi_reset", "tx820_1_synt_temp_sensor_adc", "tx820_1_synt_lock_ind",
 "tx820_1_flash", "tx820_1_filename", "tx820_1_synt_mode", "synt820_freq_tx1", "tx820_1_adpd_pwrm",
 "tx820_1_adpd_pwrm_gpio", "tx820_1_adpd_pwrm_adc", "tx820_1_env_pwrm", "tx820_1_env_pwrm_gpio", "tx820_1_env_pwrm_adc",
 "synt820_freq", "vcxo_gpio", "vcxo_dac0", "vcxo_dac1", "flash_vol_0",
 "flash_vol_1", "flash_vol_2", "flash_vol_3", "flash_vol_4", "main_flash_volume",
 "avs_psu_step", "avs_psu_ripple", "avs_is_sgmii", "wait_to_start_api", "wdog_enable",
};
 */
//const unsigned char gBcmUwDcVarsTypes[] = {
unsigned char gBcmUwDcVarsTypes[BCM_UW_DC_VARS_COUNT];// = {
/*
VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, 
VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, 
VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, 
VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, 
};
*/
//const unsigned char gBcmUwDcVarsDefaultValues[] = {
unsigned char gBcmUwDcVarsDefaultValues[BCM_UW_DC_VARS_COUNT];// = {
/*
 7, 0, 0, 0, 8, 0, 0, 0, 9, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 30, 30,
 30, 30, 30, 30, 30, 30, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 0,
 0, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 0, 0, 0, 0, 0, 30,
 30, 30, 30, 30, 30, 30, 30, 0, 0, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30,
 30, 30, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 6, 0, 8, 8, 0, 0, 0, 0,
 6, 0, 8, 8, 0, 0, 0, 0, 6, 0, 8, 8, 0, 0, 0, 0, 6, 0, 8, 8, 0, 0, 0, 0, 6, 0, 0, 0, 0, 0, 6, 0,
 0, 0, 0, 0, 6, 0, 6, 0, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30,
 99, 0, 0, 0, 0, 30, 30, 30, 30, 30, 99, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 11, 8, 15, 12, 11,
 8, 15, 15, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 11, 8, 15, 12, 11, 8, 15, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 7, 7, 7,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 0, 0, 0, 2, ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 224, 6, 90, 0, 224, 193, 151, 2, 5, 5, 0, 0, 99, 30, 30, 30, 30, 99, 99, 30, 99,
 0, 0, '8', '2', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 99, 30, 30, 30, 30, 99, 99, 30, 99, 0, 0, '8', '2', ' ', ' ', '1', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0,
 0, 0, 0, 0, 0, 0, 99, 30, 30, 30, 30, 99, 99, 30, 99, 0, 0, '8', '2', ' ', ' ', '2', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 99,
 30, 30, 30, 30, 99, 99, 30, 99, 0, 0, '8', '2', ' ', ' ', '3', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 2, 30, 30, 99, 99,
 99, 99, 30, 99, 0, '8', '2', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 99, 30, 30, 99,
 99, 99, 99, 30, 99, 0, '8', '2', ' ', ' ', '1', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 32, 78, 0, 0, 99, 30, 30, 0,
 99, 99, 99, 99, 4, 4, 0, 0, 0, 30, 0, 0, 0, 0, 0, 0,
};
*/
//const unsigned short gBcmUwDcVarsPositions[] = {
unsigned short gBcmUwDcVarsPositions[BCM_UW_DC_VARS_COUNT];// = {
 /*
 0, 4, 8, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28,
 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48,
 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68,
 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88,
 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108,
 112, 113, 114, 115, 116, 120, 121, 122, 123, 124, 128, 129, 130, 131, 132, 136, 137, 138, 142, 143,
 144, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166,
 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 182, 183, 184, 188, 189, 190, 191, 192,
 193, 194, 195, 196, 200, 201, 202, 206, 207, 208, 209, 210, 211, 212, 213, 214, 218, 222, 226, 230,
 234, 238, 242, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262,
 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282,
 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302,
 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322,
 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342,
 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362,
 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382,
 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402,
 403, 404, 405, 406, 407, 423, 427, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443,
 444, 445, 446, 462, 463, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 496,
 497, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 530, 531, 535, 536, 537,
 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 564, 565, 569, 570, 571, 572, 573, 574, 575,
 576, 577, 578, 579, 580, 581, 597, 598, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613,
 614, 615, 616, 617, 618, 619, 620, 636, 637, 641, 642, 643, 644, 645, 646, 647, 651, 652, 653, 654,
 655, 656, 657, 658, 659, 660, 664, 668, 669, 670,
};
*/
void InitgBcmUwDcVarsNames(void) { 
int i;
const char* gBcmUwDcVarsNames1[] = {
 "dc_ver_major", "dc_ver_minor", "dc_ver_build", "pll_ref", "pll_system",
 "other_synce_1", "other_synce_2", "other_rtc_refclk", "other_serdes_sc0", "other_serdes_sc1",
 "sgmii_ref_clk", "adc01_distance", "adc01_coupling", "adc0_mode", "adc0_flip_iq",
 "adc0_flip_i_pn", "adc0_flip_q_pn", "adc0_termination", "adc0_aux_dac_0", "adc0_aux_dac_1",
 "adc0_aux_dac_2", "adc0_aux_dac_3", "adc0_aux_dac_4", "adc0_aux_dac_5", "adc0_aux_dac_6",
 "adc0_aux_dac_7", "adc1_mode", "adc1_flip_iq", "adc1_flip_i_pn", "adc1_flip_q_pn",
 "adc1_termination", "adc1_aux_dac_0", "adc1_aux_dac_1", "adc1_aux_dac_2", "adc1_aux_dac_3",
 "adc1_aux_dac_4", "adc1_aux_dac_5", "adc1_aux_dac_6", "adc1_aux_dac_7", "adc23_distance",
 "adc23_coupling", "adc2_mode", "adc2_flip_iq", "adc2_flip_i_pn", "adc2_flip_q_pn",
 "adc2_termination", "adc2_aux_dac_0", "adc2_aux_dac_1", "adc2_aux_dac_2", "adc2_aux_dac_3",
 "adc2_aux_dac_4", "adc2_aux_dac_5", "adc2_aux_dac_6", "adc2_aux_dac_7", "adc3_mode",
 "adc3_flip_iq", "adc3_flip_i_pn", "adc3_flip_q_pn", "adc3_termination", "adc3_aux_dac_0",
 "adc3_aux_dac_1", "adc3_aux_dac_2", "adc3_aux_dac_3", "adc3_aux_dac_4", "adc3_aux_dac_5",
 "adc3_aux_dac_6", "adc3_aux_dac_7", "adc45_distance", "adc45_coupling", "adc4_mode",
 "adc4_flip_iq", "adc4_flip_i_pn", "adc4_flip_q_pn", "adc4_termination", "adc4_aux_dac_0",
 "adc4_aux_dac_1", "adc4_aux_dac_2", "adc4_aux_dac_3", "adc4_aux_dac_4", "adc4_aux_dac_5",
 "adc4_aux_dac_6", "adc4_aux_dac_7", "adc5_mode", "adc5_flip_iq", "adc5_flip_i_pn",
 "adc5_flip_q_pn", "adc5_termination", "adc5_aux_dac_0", "adc5_aux_dac_1", "adc5_aux_dac_2",
 "adc5_aux_dac_3", "adc5_aux_dac_4", "adc5_aux_dac_5", "adc5_aux_dac_6", "adc5_aux_dac_7",
 "wb_rx_0_adc", "wb_rx_0_adc_signal", "wb_rx_0_dem_chain_1", "wb_rx_0_dem_chain_2", "wb_rx_0_nco",
 "wb_rx_1_adc", "wb_rx_1_adc_signal", "wb_rx_1_dem_chain_1", "wb_rx_1_dem_chain_2", "wb_rx_1_nco",
 "wb_rx_2_adc", "wb_rx_2_adc_signal", "wb_rx_2_dem_chain_1", "wb_rx_2_dem_chain_2", "wb_rx_2_nco",
 "wb_rx_3_adc", "wb_rx_3_adc_signal", "wb_rx_3_dem_chain_1", "wb_rx_3_dem_chain_2", "wb_rx_3_nco",
 "wb_rx_adpd_0_adc", "wb_rx_adpd_0_adc_signal", "wb_rx_adpd_0_nco", "wb_rx_adpd_1_adc", "wb_rx_adpd_1_adc_signal",
 "wb_rx_adpd_1_nco", "wb_rx_env_0_adc", "wb_rx_env_0_adc_signal", "wb_rx_env_1_adc", "wb_rx_env_1_adc_signal",
 "dac0_mode", "dac0_trans_mode", "dac0_flip_iq", "dac0_flip_i_pn", "dac0_flip_q_pn",
 "dac0_aux_adc_0", "dac0_aux_dac_0", "dac0_aux_dac_1", "dac0_aux_dac_2", "dac0_aux_dac_3",
 "dac0_aux_adc_1", "dac0_aux_dac_4", "dac0_aux_dac_5", "dac0_aux_dac_6", "dac0_aux_dac_7",
 "dac1_mode", "dac1_trans_mode", "dac1_flip_iq", "dac1_flip_i_pn", "dac1_flip_q_pn",
 "dac1_aux_adc_0", "dac1_aux_dac_0", "dac1_aux_dac_1", "dac1_aux_dac_2", "dac1_aux_dac_3",
 "dac2_mode", "tx_0_nco", "tx0_txTxEnable", "tx0_txTxDigitalAcCoupling", "tx_0_gain",
 "tx_0_acq_mu_gain", "tx_0_acq_mu_agc", "tx_0_acq_mu_dc", "tx_0_acq_mu_iq", "tx_0_track_mu_gain",
 "tx_0_track_mu_agc", "tx_0_track_mu_dc", "tx_0_track_mu_iq", "tx_1_nco", "tx1_txTxEnable",
 "tx1_txTxDigitalAcCoupling", "tx_1_gain", "tx_1_acq_mu_gain", "tx_1_acq_mu_agc", "tx_1_acq_mu_dc",
 "tx_1_acq_mu_iq", "tx_1_track_mu_gain", "tx_1_track_mu_agc", "tx_1_track_mu_dc", "tx_1_track_mu_iq",
 "tx_xc_0_nco", "tx_xc_0_gain", "tx_xc_1_nco", "tx_xc_1_gain", "tx_lowrate_0_nco",
 "tx_lowrate_0_gain", "tx_lowrate_1_nco", "tx_lowrate_1_gain", "io_group_1", "io_group_2",
 "io_group_3", "io_group_4", "io_group_5", "io_group_6", "io_group_7",
 "io_group_8", "io_group_9", "io_group_10", "io_group_11", "io_group_12",
 "io_group_13", "io_group_14", "io_group_31", "io_group_15", "io_group_16",
 "io_group_17", "io_group_18", "io_group_19", "io_group_20", "io_group_21",
 "io_group_22", "io_group_23", "io_group_24", "io_group_25", "io_group_32",
 "io_group_26", "io_group_27", "io_group_28", "io_group_29", "io_group_30",
 "host_bus", "interfaces_uarta", "interfaces_uartb", "interfaces_uartc", "interfaces_uartd",
 "interfaces_cs_1_pin", "interfaces_cs_1_bus", "interfaces_cs_2_pin", "interfaces_cs_2_bus", "interfaces_cs_3_pin",
 "interfaces_cs_3_bus", "interfaces_cs_4_pin", "interfaces_cs_4_bus", "interfaces_cs_5_pin", "interfaces_cs_5_bus",
 "interfaces_cs_6_pin", "interfaces_cs_6_bus", "interfaces_cs_7_pin", "interfaces_cs_7_bus", "interfaces_cs_8_pin",
 "interfaces_cs_8_bus", "interfaces_cs_9_pin", "interfaces_cs_9_bus", "interfaces_cs_10_pin", "interfaces_cs_10_bus",
 "interfaces_cs_11_pin", "interfaces_cs_11_bus", "interfaces_cs_12_pin", "interfaces_cs_12_bus", "interfaces_cs_13_pin",
 "interfaces_cs_13_bus", "interfaces_cs_14_pin", "interfaces_cs_14_bus", "interfaces_cs_15_pin", "interfaces_cs_15_bus",
 "gpio_2_pin", "gpio_2_dir", "gpio_3_pin", "gpio_3_dir", "gpio_4_pin",
 "gpio_4_dir", "gpio_5_pin", "gpio_5_dir", "gpio_6_pin", "gpio_6_dir",
 "gpio_7_pin", "gpio_7_dir", "gpio_8_pin", "gpio_8_dir", "gpio_9_pin",
 "gpio_9_dir", "gpio_10_pin", "gpio_10_dir", "gpio_11_pin", "gpio_11_dir",
 "gpio_12_pin", "gpio_12_dir", "gpio_13_pin", "gpio_13_dir", "gpio_14_pin",
 "gpio_14_dir", "gpio_15_pin", "gpio_15_dir", "gpio_16_pin", "gpio_16_dir",
 "gpio_17_pin", "gpio_17_dir", "gpio_18_pin", "gpio_18_dir", "gpio_19_pin",
 "gpio_19_dir", "gpio_20_pin", "gpio_20_dir", "gpio_21_pin", "gpio_21_dir",
 "gpio_22_pin", "gpio_22_dir", "gpio_23_pin", "gpio_23_dir", "gpio_24_pin",
 "gpio_24_dir", "gpio_25_pin", "gpio_25_dir", "gpio_26_pin", "gpio_26_dir",
 "gpio_27_pin", "gpio_27_dir", "gpio_28_pin", "gpio_28_dir", "gpio_29_pin",
 "gpio_29_dir", "gpio_30_pin", "gpio_30_dir", "gpio_31_pin", "gpio_31_dir",
 "gpio_32_pin", "gpio_32_dir", "gpio_33_pin", "gpio_33_dir", "gpio_34_pin",
 "gpio_34_dir", "gpio_35_pin", "gpio_35_dir", "gpio_36_pin", "gpio_36_dir",
 "gpio_37_pin", "gpio_37_dir", "gpio_38_pin", "gpio_38_dir", "gpio_39_pin",
 "gpio_39_dir", "sgmii_clock_mode", "sgmii_flip_tx0", "sgmii_flip_rx0", "sgmii_flip_tx1",
 "sgmii_flip_rx1", "sgmii_flip_tx2", "sgmii_flip_rx2", "sgmii_flip_tx3", "sgmii_flip_rx3",
 "sgmii_flip_tx4", "sgmii_flip_rx4", "sgmii_flip_tx5", "sgmii_flip_rx5", "sgmii_flip_tx6",
 "sgmii_flip_rx6", "sgmii_flip_tx7", "sgmii_flip_rx7", "variant_820", "mct_filename",
 "lofreq_820", "hifreq_820", "spi_speed_820", "spi_speed_flash", "rx820_0_inuse",
 "rx820_0_spi", "rx820_0_spi_reset", "rx820_0_temp_sensor_adc", "rx820_0_rssi_sensor_adc", "rx820_0_mix_I_dac",
 "rx820_0_mix_Q_dac", "rx820_0_synt_spi", "rx820_0_synt_spi_reset", "rx820_0_synt_temp_sensor_adc", "rx820_0_synt_lock_ind",
 "rx820_0_wb_adc", "rx820_0_flash", "rx820_0_filename", "rx820_0_synt_mode", "synt820_freq_rx0",
 "rx820_1_inuse", "rx820_1_spi", "rx820_1_spi_reset", "rx820_1_temp_sensor_adc", "rx820_1_rssi_sensor_adc",
 "rx820_1_mix_I_dac", "rx820_1_mix_Q_dac", "rx820_1_synt_spi", "rx820_1_synt_spi_reset", "rx820_1_synt_temp_sensor_adc",
 "rx820_1_synt_lock_ind", "rx820_1_wb_adc", "rx820_1_flash", "rx820_1_filename", "rx820_1_synt_mode",
 "synt820_freq_rx1", "rx820_2_inuse", "rx820_2_spi", "rx820_2_spi_reset", "rx820_2_temp_sensor_adc",
 "rx820_2_rssi_sensor_adc", "rx820_2_mix_I_dac", "rx820_2_mix_Q_dac", "rx820_2_synt_spi", "rx820_2_synt_spi_reset",
 "rx820_2_synt_temp_sensor_adc", "rx820_2_synt_lock_ind", "rx820_2_wb_adc", "rx820_2_flash", "rx820_2_filename",
 "rx820_2_synt_mode", "synt820_freq_rx2", "rx820_3_inuse", "rx820_3_spi", "rx820_3_spi_reset",
 "rx820_3_temp_sensor_adc", "rx820_3_rssi_sensor_adc", "rx820_3_mix_I_dac", "rx820_3_mix_Q_dac", "rx820_3_synt_spi",
 "rx820_3_synt_spi_reset", "rx820_3_synt_temp_sensor_adc", "rx820_3_synt_lock_ind", "rx820_3_wb_adc", "rx820_3_flash",
 "rx820_3_filename", "rx820_3_synt_mode", "synt820_freq_rx3", "tx820_0_inuse", "tx820_0_spi",
 "tx820_0_spi_reset", "tx820_0_temp_sensor_adc", "tx820_0_temp_sensor_ref_adc", "tx820_0_adpd_enable_gpio", "tx820_0_env_enable_gpio",
 "tx820_0_synt_spi", "tx820_0_synt_spi_reset", "tx820_0_synt_temp_sensor_adc", "tx820_0_synt_lock_ind", "tx820_0_flash",
 "tx820_0_filename", "tx820_0_synt_mode", "synt820_freq_tx0", "tx820_0_adpd_pwrm", "tx820_0_adpd_pwrm_gpio",
 "tx820_0_adpd_pwrm_adc", "tx820_0_env_pwrm", "tx820_0_env_pwrm_gpio", "tx820_0_env_pwrm_adc", "tx820_1_inuse",
 "tx820_1_spi", "tx820_1_spi_reset", "tx820_1_temp_sensor_adc", "tx820_1_temp_sensor_ref_adc", "tx820_1_adpd_enable_gpio",
 "tx820_1_env_enable_gpio", "tx820_1_synt_spi", "tx820_1_synt_spi_reset", "tx820_1_synt_temp_sensor_adc", "tx820_1_synt_lock_ind",
 "tx820_1_flash", "tx820_1_filename", "tx820_1_synt_mode", "synt820_freq_tx1", "tx820_1_adpd_pwrm",
 "tx820_1_adpd_pwrm_gpio", "tx820_1_adpd_pwrm_adc", "tx820_1_env_pwrm", "tx820_1_env_pwrm_gpio", "tx820_1_env_pwrm_adc",
 "synt820_freq", "vcxo_gpio", "vcxo_dac0", "vcxo_dac1", "flash_vol_0",
 "flash_vol_1", "flash_vol_2", "flash_vol_3", "flash_vol_4", "main_flash_volume",
 "avs_psu_step", "avs_psu_ripple", "avs_is_sgmii", "wait_to_start_api", "wdog_enable",
};
for(i = 0; i < BCM_UW_DC_VARS_COUNT; i++) { 
  gBcmUwDcVarsNames[i] = (char *)gBcmUwDcVarsNames1[i];
if(i > BCM_UW_DC_VARS_COUNT - 10) { 
  printfpd1("\n\ri:%d ", i);
  printfpd1(" %s",gBcmUwDcVarsNames1[i]);
  OperateBuffers_usart1t();
  }
} 
} 

void InitgBcmUwDcVarsTypes(void) { 
int i;
const unsigned char gBcmUwDcVarsTypes1[] = {
VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, 
VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, 
VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, 
VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_TEXT, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_NTEXT, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, 
VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_COMBO, VAR_TYPE_NTEXT, VAR_TYPE_NTEXT, VAR_TYPE_CHECK, VAR_TYPE_CHECK, VAR_TYPE_CHECK, 
};
for(i = 0; i < BCM_UW_DC_VARS_COUNT; i++) { 
  gBcmUwDcVarsTypes[i] = gBcmUwDcVarsTypes1[i];
} 
} 

void InitgBcmUwDcVarsDefaultValues(void) {
int i;
const unsigned char gBcmUwDcVarsDefaultValues1[] = {
 7, 0, 0, 0, 8, 0, 0, 0, 9, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 30, 30,
 //5, 7, 20, 0, 8, 0, 0, 0, 9, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 30, 30,
 30, 30, 30, 30, 30, 30, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 0,
 0, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 0, 0, 0, 0, 0, 30,
 30, 30, 30, 30, 30, 30, 30, 0, 0, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30,
 30, 30, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 6, 0, 8, 8, 0, 0, 0, 0,
 6, 0, 8, 8, 0, 0, 0, 0, 6, 0, 8, 8, 0, 0, 0, 0, 6, 0, 8, 8, 0, 0, 0, 0, 6, 0, 0, 0, 0, 0, 6, 0,
 0, 0, 0, 0, 6, 0, 6, 0, 0, 0, 0, 0, 0, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30,
 99, 0, 0, 0, 0, 30, 30, 30, 30, 30, 99, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 11, 8, 15, 12, 11,
 8, 15, 15, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 11, 8, 15, 12, 11, 8, 15, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 7, 7, 7,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0, 99, 0,
 99, 0, 99, 0, 99, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
 0, 0, 0, 2, ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 224, 6, 90, 0, 224, 193, 151, 2, 5, 5, 0, 0, 99, 30, 30, 30, 30, 99, 99, 30, 99,
 0, 0, '8', '2', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 99, 30, 30, 30, 30, 99, 99, 30, 99, 0, 0, '8', '2', ' ', ' ', '1', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0,
 0, 0, 0, 0, 0, 0, 99, 30, 30, 30, 30, 99, 99, 30, 99, 0, 0, '8', '2', ' ', ' ', '2', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 99,
 30, 30, 30, 30, 99, 99, 30, 99, 0, 0, '8', '2', ' ', ' ', '3', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 2, 30, 30, 99, 99,
 99, 99, 30, 99, 0, '8', '2', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 99, 30, 30, 99,
 99, 99, 99, 30, 99, 0, '8', '2', ' ', ' ', '1', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ', 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 32, 78, 0, 0, 99, 30, 30, 0,
 99, 99, 99, 99, 4, 4, 0, 0, 0, 30, 0, 0, 0, 0, 0, 0,
};
for(i = 0; i < BCM_UW_DC_VARS_COUNT; i++) { 
  gBcmUwDcVarsDefaultValues[i] = gBcmUwDcVarsDefaultValues1[i];
} 
} 

void InitgBcmUwDcVarsPositions(void) { 
int i;
const unsigned short gBcmUwDcVarsPositions1[] = {
 0, 4, 8, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28,
 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48,
 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68,
 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88,
 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108,
 112, 113, 114, 115, 116, 120, 121, 122, 123, 124, 128, 129, 130, 131, 132, 136, 137, 138, 142, 143,
 144, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166,
 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 182, 183, 184, 188, 189, 190, 191, 192,
 193, 194, 195, 196, 200, 201, 202, 206, 207, 208, 209, 210, 211, 212, 213, 214, 218, 222, 226, 230,
 234, 238, 242, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262,
 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282,
 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302,
 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322,
 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342,
 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362,
 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382,
 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402,
 403, 404, 405, 406, 407, 423, 427, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443,
 444, 445, 446, 462, 463, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 496,
 497, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 530, 531, 535, 536, 537,
 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 564, 565, 569, 570, 571, 572, 573, 574, 575,
 576, 577, 578, 579, 580, 581, 597, 598, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613,
 614, 615, 616, 617, 618, 619, 620, 636, 637, 641, 642, 643, 644, 645, 646, 647, 651, 652, 653, 654,
 655, 656, 657, 658, 659, 660, 664, 668, 669, 670,
};
for(i = 0; i < BCM_UW_DC_VARS_COUNT; i++) { 
  gBcmUwDcVarsPositions[i] =gBcmUwDcVarsPositions1[i];
} 
} 




