
                         Lattice Mapping Report File

Design:  HW
Family:  LFD2NX
Device:  LFD2NX-40
Package: CABGA256
Performance Grade:  8_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2024.1.1.259.1
Mapped on: Sat Nov  2 13:40:20 2024

Design Information
------------------

Command line:   map -pdc C:/lattice-fpga/HW/HW.pdc -i HW_impl_1_syn.udb -o
     HW_impl_1_map.udb -mp HW_impl_1.mrp -hierrpt -gui -msgset
     C:/lattice-fpga/HW/promote.xml

Design Summary
--------------

   Number of registers:        2303 out of 32811 (7%)
      Number of SLICE         registers: 2294 out of 32256 (7%)
      Number of PIO Input     registers:    9 out of   185 (5%)
      Number of PIO Output    registers:    0 out of   185 (0%)
      Number of PIO Tri-State registers:    0 out of   185 (0%)
   Number of LUT4s:            3993 out of 32256 (12%)
      Number used as logic LUT4s:                       3351
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                       642 (2 per CCU2)
   Number of PIOs used/reserved:   18 out of   185 (10%)
      Number of PIOs reserved:      7 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         11
        Number of PIOs used for single ended IO:        11
        Number of PIO pairs used for differential IO:    0
        Number allocated to regular speed PIOs:    11 out of  111 (10%)
        Number allocated to high speed PIOs:        0 out of   74 (0%)
   Number of Dedicated IO used for ADC/PCIE:    0 out of   12 (0%)
   Number of IDDR/ODDR/TDDR functions used:      0 out of   444 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Number of Block RAMs:          18 out of 84 (21%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 6 out of 56 (11%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      2 (1 18x18 = 1 18x18)
         Number of 18x36:      2 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    2 out of 112 (2%)
   Number of Physical DSP Components:
      Number of PREADD9:             12 out of 112 (11%)
         Used PREADD9:               0
         Bypassed PREADD9:           12
      Number of MULT9:               12 out of 112 (11%)
         Used MULT9:                 12
         Bypassed MULT9:             0
      Number of MULT18:              6 out of 56 (11%)
         Used MULT18:                6
         Disabled MULT18:            0

                                    Page 1





Design Summary (cont)
---------------------
      Number of MULT18X36:           2 out of 28 (7%)
         Used MULT18X36:             2
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               10 out of 112 (9%)
         Used REG18:                 2
         Bypassed REG18:             8
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                1 out of 62 (2%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of Oscillator:          1 out of 1 (100%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                1 out of 1 (100%)
   Number of Config LMMI:         0 out of 1 (0%)
   Number of Config MULTIBOOT:    0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  5
      Net pll0_inst_clkop_o_net: 1901 loads, 1901 rising, 0 falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net pll0_inst_clkos_o_net: 299 loads, 299 rising, 0 falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
      Net secured_signal_1191: 63 loads, 5 rising, 58 falling (Driver: Pin
     secured_comp_1057/JTCK)
      Net secured_signal_1222: 83 loads, 82 rising, 1 falling (Driver: Pin
     secured_comp_1016/CLKO)
      Net osc0_inst_hf_clk_out_o_net: 1 loads, 1 rising, 0 falling (Driver: Pin
     osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT)
   Number of Clock Enables:  116
      Net VCC: 2 loads, 0 SLICEs
      Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_
     lscc_ahbl_multiplexor.ahbl_hsel_dec_r_0_sqmuxa: 3 loads, 3 SLICEs
      Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_
     lscc_ahbl_multiplexor.hready_internal: 1 loads, 1 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.un1_ns_apb_sm_0_sqmuxa: 1 loads, 1
     SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.un2_ns_ahbl_sm_1: 27 loads, 27
     SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.un1_N_5_mux: 27 loads, 27 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o_0_sqmuxa_i: 8 loads, 8
     SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.ns_apb_sm_0_sqmuxa: 8 loads, 8
     SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.p_pslverr_r_5_0: 8 loads, 8 SLICEs
      Net ahbl2apb0_inst.lscc_ahbl2apb_inst.ns_apb_sm_0_sqmuxa_1: 35 loads, 35
     SLICEs
      Net ahbl2apb0_inst_APB_M0_interconnect_PSELx: 2 loads, 2 SLICEs
      Net secured_signal_581: 34 loads, 34 SLICEs
      Net secured_signal_584: 3 loads, 3 SLICEs
      Net secured_signal_795: 2 loads, 2 SLICEs
      Net secured_signal_799: 2 loads, 2 SLICEs
      Net secured_signal_800: 2 loads, 2 SLICEs
      Net secured_signal_831: 1 loads, 1 SLICEs
      Net secured_signal_1067: 64 loads, 64 SLICEs
      Net secured_signal_1068: 8 loads, 8 SLICEs
      Net secured_signal_1069: 8 loads, 8 SLICEs
      Net secured_signal_1070: 8 loads, 8 SLICEs
      Net secured_signal_1071: 8 loads, 8 SLICEs
      Net secured_signal_1072: 8 loads, 8 SLICEs
      Net secured_signal_1073: 8 loads, 8 SLICEs
      Net secured_signal_1074: 8 loads, 8 SLICEs
      Net secured_signal_1075: 8 loads, 8 SLICEs
      Net secured_signal_1188: 1 loads, 1 SLICEs
      Net secured_signal_1197: 1 loads, 1 SLICEs
      Net secured_signal_1203: 1 loads, 1 SLICEs
      Net secured_signal_1205: 2 loads, 2 SLICEs
      Net secured_signal_1254: 23 loads, 23 SLICEs
      Net secured_signal_1315: 17 loads, 17 SLICEs
      Net secured_signal_1344: 4 loads, 4 SLICEs
      Net secured_signal_1364: 4 loads, 4 SLICEs
      Net secured_signal_1367: 32 loads, 32 SLICEs
      Net secured_signal_1368: 1 loads, 1 SLICEs
      Net secured_signal_1372: 2 loads, 2 SLICEs
      Net secured_signal_1380: 34 loads, 34 SLICEs
      Net secured_signal_1499: 2 loads, 2 SLICEs
      Net secured_signal_1511: 32 loads, 32 SLICEs
      Net secured_signal_1582: 1 loads, 1 SLICEs
      Net secured_signal_1584: 8 loads, 8 SLICEs
      Net secured_signal_1585: 1 loads, 1 SLICEs
      Net secured_signal_1592: 65 loads, 65 SLICEs
      Net secured_signal_1682: 32 loads, 32 SLICEs
      Net secured_signal_1684: 32 loads, 32 SLICEs
      Net secured_signal_1703: 2 loads, 0 SLICEs
      Net secured_signal_1829: 50 loads, 50 SLICEs
      Net secured_signal_1890: 1 loads, 1 SLICEs
      Net secured_signal_1914: 1 loads, 1 SLICEs
      Net secured_signal_1921: 5 loads, 5 SLICEs
      Net secured_signal_1938: 1 loads, 1 SLICEs
      Net secured_signal_1942: 1 loads, 1 SLICEs
      Net secured_signal_1944: 1 loads, 1 SLICEs
      Net cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT: 1 loads, 1 SLICEs
      Net secured_signal_2118: 1 loads, 1 SLICEs
      Net secured_signal_2120: 1 loads, 1 SLICEs
      Net secured_signal_2122: 1 loads, 1 SLICEs
      Net secured_signal_2132: 14 loads, 14 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net secured_signal_2137: 1 loads, 1 SLICEs
      Net secured_signal_2172: 1 loads, 1 SLICEs
      Net secured_signal_2211: 1 loads, 1 SLICEs
      Net secured_signal_2263: 16 loads, 16 SLICEs
      Net secured_signal_2276: 1 loads, 1 SLICEs
      Net secured_signal_2361: 35 loads, 35 SLICEs
      Net secured_signal_2436: 1 loads, 1 SLICEs
      Net secured_signal_2451: 1 loads, 1 SLICEs
      Net secured_signal_2632: 1 loads, 1 SLICEs
      Net secured_signal_2643: 1 loads, 1 SLICEs
      Net secured_signal_3196: 5 loads, 5 SLICEs
      Net secured_signal_4471: 32 loads, 32 SLICEs
      Net secured_signal_4564: 32 loads, 32 SLICEs
      Net secured_signal_4566: 1 loads, 1 SLICEs
      Net secured_signal_4567: 32 loads, 32 SLICEs
      Net secured_signal_4594: 32 loads, 32 SLICEs
      Net secured_signal_4596: 182 loads, 182 SLICEs
      Net secured_signal_4600: 254 loads, 250 SLICEs
      Net secured_signal_4601: 38 loads, 38 SLICEs
      Net secured_signal_4629: 32 loads, 32 SLICEs
      Net secured_signal_4671: 4 loads, 4 SLICEs
      Net secured_signal_4959: 3 loads, 3 SLICEs
      Net secured_signal_4960: 32 loads, 32 SLICEs
      Net secured_signal_4961: 32 loads, 32 SLICEs
      Net secured_signal_5041: 32 loads, 32 SLICEs
      Net secured_signal_5076: 32 loads, 32 SLICEs
      Net secured_signal_5224: 1 loads, 1 SLICEs
      Net secured_signal_5420: 13 loads, 13 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.un1_gpio_out_r22_i:
     8 loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_type_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_enable_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_method_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.direction_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.bus_sm_cs[1]: 2
     loads, 2 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.apb_pslverr_nxt_1_sq
     muxa_1_i: 1 loads, 1 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.apb_pslverr_nxt_0_sq
     muxa: 8 loads, 8 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.lmmi_offset_nxt_0_sq
     muxa: 12 loads, 12 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.N_109: 16 loads, 0 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.N_84_i_0: 16 loads, 0 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.data_8bit26: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.ier_1_sqmuxa: 3 loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.lcr_1_sqmuxa: 7 loads, 7 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.divisorce[8]: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.divisorce[0]: 8 loads, 8 SLICEs

                                    Page 4





Design Summary (cont)
---------------------
      Net uart0_inst.lscc_uart_inst.u_intface.thr_nonfifo_0_sqmuxa: 8 loads, 8
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_rbr_rd_1: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.hunt_one_RNO_0: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_511_i: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_cs_state_3_i: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_32: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.rbr24: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.N_510_i: 12 loads, 12 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_lsr_rd: 4 loads, 4 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.tx_state[0]: 17 loads, 17 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un2_counter_eq_1_1: 9 loads, 9
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_thr_wr_1: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_tsr_empty8: 1 loads, 1 SLICEs
   Number of LSRs:  15
      Net VCC: 18 loads, 0 SLICEs
      Net equation_module0_inst_O_net: 1 loads, 1 SLICEs
      Net cpu0_inst_system_resetn_o_net: 601 loads, 560 SLICEs
      Net secured_signal_1206: 63 loads, 62 SLICEs
      Net secured_signal_1348: 36 loads, 36 SLICEs
      Net secured_signal_1351: 1 loads, 1 SLICEs
      Net secured_signal_1501: 14 loads, 14 SLICEs
      Net secured_signal_1667: 2 loads, 2 SLICEs
      Net secured_signal_1668: 243 loads, 243 SLICEs
      Net secured_signal_1710: 1 loads, 1 SLICEs
      Net secured_signal_1949: 1 loads, 1 SLICEs
      Net secured_signal_1952: 1 loads, 1 SLICEs
      Net secured_signal_3212: 1 loads, 1 SLICEs
      Net secured_signal_3729: 1 loads, 1 SLICEs
      Net pll0_inst.lscc_pll_inst.rstn_i_c_i: 1 loads, 0 SLICEs
   Top 10 highest fanout non-clock nets:
      Net cpu0_inst_system_resetn_o_net: 614 loads
      Net VCC: 273 loads
      Net secured_signal_4600: 254 loads
      Net secured_signal_1668: 243 loads
      Net secured_signal_4596: 182 loads
      Net secured_signal_1920: 106 loads
      Net secured_signal_2654: 95 loads
      Net secured_signal_821: 76 loads
      Net secured_signal_1812: 75 loads
      Net secured_signal_1682: 74 loads





   Number of warnings:  16
   Number of criticals: 2
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.

                                    Page 5





Design Errors/Criticals/Warnings (cont)
---------------------------------------
CRITICAL <52281053> - map:  There is no set_clock_uncertainty constraint on the
     PLL clock output 'CLKOP' of instance
     'pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst'. Please see
     FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
CRITICAL <52281053> - map:  There is no set_clock_uncertainty constraint on the
     PLL clock output 'CLKOS' of instance
     'pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst'. Please see
     FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _40_4/secured_instance_37_2/secured_instance_32_17/secured_instance_80_103
     is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _40_4/secured_instance_37_2/secured_instance_32_17/secured_instance_80_104
     is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _40_4/secured_instance_37_2/secured_instance_32_17/secured_instance_80_105
     is not connected to any port, it is ignored.
WARNING <51011063> - map: IO instance cpu0_inst/riscvsmall_inst/secured_instance
     _40_4/secured_instance_37_2/secured_instance_32_17/secured_instance_80_106
     is not connected to any port, it is ignored.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.
WARNING <71003020> - map: Top module port 'TCK' does not connect to anything.
WARNING <71003020> - map: Top module port 'TMS' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDI' does not connect to anything.
WARNING <71003020> - map: Top module port 'TDO' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[0]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[3]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[2]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[1]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[4]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[7]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[6]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_o[5]            | BIDIR     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| txd_o               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rxd_i               | INPUT     | LVCMOS33  | I     |       |           |

                                    Page 6





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| rstn_i              | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block VCC_cZ was optimized away.
Block uart0_inst/lscc_uart_inst/u_txmitt/nfifo_fsm.tx_state_RNI7V2Q6[0] was
     optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/genblk1.bus_sm_cs_RNI99B
     P4[1] was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[3].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[2].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block cpu0_inst/riscvsmall_inst_SYSTEM_RESETN_RNIK68A2 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll0_inst/lscc_pll_inst/gen_no_r
       efclk_mon.u_PLL.PLL_inst
  Input Reference Clock:               NODE     osc0_inst_hf_clk_out_o_net
  Output Clock(P):                     NODE     pll0_inst_clkop_o_net
  Output Clock(S):                     NODE     pll0_inst_clkos_o_net
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll0_inst_clkop_o_net
  Reset Signal:                        NODE
       pll0_inst.lscc_pll_inst.rstn_i_c_i
  Standby Signal:                      NODE     GND
  PLL LOCK signal:                     NODE     pll0_inst_lock_o_net
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    13
  B Divider:                                    83
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         13

                                    Page 7





PLL/DLL Summary (cont)
----------------------
  B Post Divider Shift:                         83
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:
       osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst
  Enable High Frequency SDSC:          NODE     VCC
  High Frequency Output:               NODE     osc0_inst_hf_clk_out_o_net
  Low Frequency Output:                         NONE
  SDC Output:                                   NONE
  High Frequency DIV:                           24

ASIC Components
---------------

Instance Name: secured_comp_1016
         Type: DCC
Instance Name: secured_comp_1057
         Type: CONFIG_JTAG_CORE
Instance Name: secured_comp_5537
         Type: PREADD9_CORE
Instance Name: secured_comp_5538
         Type: PREADD9_CORE
Instance Name: secured_comp_5539
         Type: MULT9_CORE
Instance Name: secured_comp_5540
         Type: MULT9_CORE
Instance Name: secured_comp_5541
         Type: MULT18_CORE
Instance Name: secured_comp_5542
         Type: REG18_CORE
Instance Name: secured_comp_5543
         Type: REG18_CORE
Instance Name: secured_comp_5544
         Type: PREADD9_CORE
Instance Name: secured_comp_5545
         Type: PREADD9_CORE
Instance Name: secured_comp_5546
         Type: PREADD9_CORE

                                    Page 8





ASIC Components (cont)
----------------------
Instance Name: secured_comp_5547
         Type: PREADD9_CORE
Instance Name: secured_comp_5548
         Type: MULT9_CORE
Instance Name: secured_comp_5549
         Type: MULT9_CORE
Instance Name: secured_comp_5550
         Type: MULT9_CORE
Instance Name: secured_comp_5551
         Type: MULT9_CORE
Instance Name: secured_comp_5552
         Type: MULT18_CORE
Instance Name: secured_comp_5553
         Type: MULT18_CORE
Instance Name: secured_comp_5554
         Type: MULT18X36_CORE
Instance Name: secured_comp_5555
         Type: REG18_CORE
Instance Name: secured_comp_5556
         Type: REG18_CORE
Instance Name: secured_comp_5557
         Type: REG18_CORE
Instance Name: secured_comp_5558
         Type: PREADD9_CORE
Instance Name: secured_comp_5559
         Type: PREADD9_CORE
Instance Name: secured_comp_5560
         Type: PREADD9_CORE
Instance Name: secured_comp_5561
         Type: PREADD9_CORE
Instance Name: secured_comp_5562
         Type: MULT9_CORE
Instance Name: secured_comp_5563
         Type: MULT9_CORE
Instance Name: secured_comp_5564
         Type: MULT9_CORE
Instance Name: secured_comp_5565
         Type: MULT9_CORE
Instance Name: secured_comp_5566
         Type: MULT18_CORE
Instance Name: secured_comp_5567
         Type: MULT18_CORE
Instance Name: secured_comp_5568
         Type: MULT18X36_CORE
Instance Name: secured_comp_5569
         Type: REG18_CORE
Instance Name: secured_comp_5570
         Type: REG18_CORE
Instance Name: secured_comp_5571
         Type: REG18_CORE
Instance Name: secured_comp_5572
         Type: PREADD9_CORE
Instance Name: secured_comp_5573
         Type: PREADD9_CORE
Instance Name: secured_comp_5574
         Type: MULT9_CORE
Instance Name: secured_comp_5575

                                    Page 9





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: secured_comp_5576
         Type: MULT18_CORE
Instance Name: secured_comp_5577
         Type: REG18_CORE
Instance Name: secured_comp_5578
         Type: REG18_CORE
Instance Name: secured_comp_5579
         Type: EBR_CORE
Instance Name: secured_comp_5580
         Type: EBR_CORE
Instance Name: osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst
         Type: OSC_CORE
Instance Name: pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[1].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[9].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[11].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[4].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[10].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[8].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[

                                   Page 10





ASIC Components (cont)
----------------------
     0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[14].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[
     0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst
         Type: EBR_CORE

Constraint Summary
------------------

   Total number of constraints: 26
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 4 secs
   Peak Memory Usage: 474 MB
Checksum -- map: 5d284872da221512ef07d2f099663eace4b45157






















                                   Page 11


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
