Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sha256_top glbl -prj sha256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s sha256 -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/AESL_automem_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_hash
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha256_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_k_rom
INFO: [VRFC 10-311] analyzing module sha256_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sha256_mux_646_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_mux_646_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sha256_k_rom
Compiling module xil_defaultlib.sha256_k(DataWidth=32,AddressRan...
Compiling module xil_defaultlib.sha256_mux_646_32_1_1(ID=1,din64...
Compiling module xil_defaultlib.sha256
Compiling module xil_defaultlib.AESL_automem_hash
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sha256_top
Compiling module work.glbl
Built simulation snapshot sha256
