

================================================================
== Vitis HLS Report for 'demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1'
================================================================
* Date:           Wed Sep  4 19:39:20 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.558 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3842|     3842|  12.679 us|  12.679 us|  3842|  3842|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LineBuffer_VITIS_LOOP_269_1  |     3840|     3840|         2|          1|          1|  3840|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      85|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      40|     166|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln265_1_fu_204_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln265_fu_178_p2        |         +|   0|  0|  19|          12|           1|
    |add_ln269_fu_222_p2        |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln265_fu_172_p2       |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln269_fu_190_p2       |      icmp|   0|  0|  11|          11|          11|
    |select_ln265_1_fu_210_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln265_fu_196_p3     |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  85|          52|          32|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|   11|         22|
    |gain_out_data240_blk_n                |   9|          2|    1|          2|
    |i_fu_72                               |   9|          2|    2|          4|
    |indvar_flatten_fu_76                  |   9|          2|   12|         24|
    |j_fu_68                               |   9|          2|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   53|        106|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_72                  |   2|   0|    2|          0|
    |indvar_flatten_fu_76     |  12|   0|   12|          0|
    |j_fu_68                  |  11|   0|   11|          0|
    |select_ln265_reg_274     |  11|   0|   11|          0|
    |trunc_ln265_reg_279      |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1|  return value|
|gain_out_data240_dout            |   in|   10|     ap_fifo|                                  gain_out_data240|       pointer|
|gain_out_data240_num_data_valid  |   in|    2|     ap_fifo|                                  gain_out_data240|       pointer|
|gain_out_data240_fifo_cap        |   in|    2|     ap_fifo|                                  gain_out_data240|       pointer|
|gain_out_data240_empty_n         |   in|    1|     ap_fifo|                                  gain_out_data240|       pointer|
|gain_out_data240_read            |  out|    1|     ap_fifo|                                  gain_out_data240|       pointer|
|bound                            |   in|   12|     ap_none|                                             bound|        scalar|
|p_read1                          |   in|   11|     ap_none|                                           p_read1|        scalar|
|linebuffer_V_3_address0          |  out|   11|   ap_memory|                                    linebuffer_V_3|         array|
|linebuffer_V_3_ce0               |  out|    1|   ap_memory|                                    linebuffer_V_3|         array|
|linebuffer_V_3_we0               |  out|    1|   ap_memory|                                    linebuffer_V_3|         array|
|linebuffer_V_3_d0                |  out|   10|   ap_memory|                                    linebuffer_V_3|         array|
|linebuffer_V_2_address0          |  out|   11|   ap_memory|                                    linebuffer_V_2|         array|
|linebuffer_V_2_ce0               |  out|    1|   ap_memory|                                    linebuffer_V_2|         array|
|linebuffer_V_2_we0               |  out|    1|   ap_memory|                                    linebuffer_V_2|         array|
|linebuffer_V_2_d0                |  out|   10|   ap_memory|                                    linebuffer_V_2|         array|
|linebuffer_V_1_address0          |  out|   11|   ap_memory|                                    linebuffer_V_1|         array|
|linebuffer_V_1_ce0               |  out|    1|   ap_memory|                                    linebuffer_V_1|         array|
|linebuffer_V_1_we0               |  out|    1|   ap_memory|                                    linebuffer_V_1|         array|
|linebuffer_V_1_d0                |  out|   10|   ap_memory|                                    linebuffer_V_1|         array|
|linebuffer_V_address0            |  out|   11|   ap_memory|                                      linebuffer_V|         array|
|linebuffer_V_ce0                 |  out|    1|   ap_memory|                                      linebuffer_V|         array|
|linebuffer_V_we0                 |  out|    1|   ap_memory|                                      linebuffer_V|         array|
|linebuffer_V_d0                  |  out|   10|   ap_memory|                                      linebuffer_V|         array|
+---------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

