{
  "module_name": "r7s72100-clock.h",
  "hash_id": "35c0eef14ef730ed162bda6d0db139c17c232f542d39d444bbfd4962b7c3f7dd",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r7s72100-clock.h",
  "human_readable_source": " \n\n#ifndef __DT_BINDINGS_CLOCK_R7S72100_H__\n#define __DT_BINDINGS_CLOCK_R7S72100_H__\n\n#define R7S72100_CLK_PLL\t0\n#define R7S72100_CLK_I\t\t1\n#define R7S72100_CLK_G\t\t2\n\n \n#define R7S72100_CLK_CORESIGHT\t0\n\n \n#define R7S72100_CLK_IEBUS\t7\n#define R7S72100_CLK_IRDA\t6\n#define R7S72100_CLK_LIN0\t5\n#define R7S72100_CLK_LIN1\t4\n#define R7S72100_CLK_MTU2\t3\n#define R7S72100_CLK_CAN\t2\n#define R7S72100_CLK_ADCPWR\t1\n#define R7S72100_CLK_PWM\t0\n\n \n#define R7S72100_CLK_SCIF0\t7\n#define R7S72100_CLK_SCIF1\t6\n#define R7S72100_CLK_SCIF2\t5\n#define R7S72100_CLK_SCIF3\t4\n#define R7S72100_CLK_SCIF4\t3\n#define R7S72100_CLK_SCIF5\t2\n#define R7S72100_CLK_SCIF6\t1\n#define R7S72100_CLK_SCIF7\t0\n\n \n#define R7S72100_CLK_SCI0\t7\n#define R7S72100_CLK_SCI1\t6\n#define R7S72100_CLK_SG0\t5\n#define R7S72100_CLK_SG1\t4\n#define R7S72100_CLK_SG2\t3\n#define R7S72100_CLK_SG3\t2\n#define R7S72100_CLK_OSTM0\t1\n#define R7S72100_CLK_OSTM1\t0\n\n \n#define R7S72100_CLK_ADC\t7\n#define R7S72100_CLK_CEU\t6\n#define R7S72100_CLK_DOC0\t5\n#define R7S72100_CLK_DOC1\t4\n#define R7S72100_CLK_DRC0\t3\n#define R7S72100_CLK_DRC1\t2\n#define R7S72100_CLK_JCU\t1\n#define R7S72100_CLK_RTC\t0\n\n \n#define R7S72100_CLK_VDEC0\t7\n#define R7S72100_CLK_VDEC1\t6\n#define R7S72100_CLK_ETHER\t4\n#define R7S72100_CLK_NAND\t3\n#define R7S72100_CLK_USB0\t1\n#define R7S72100_CLK_USB1\t0\n\n \n#define R7S72100_CLK_IMR0\t7\n#define R7S72100_CLK_IMR1\t6\n#define R7S72100_CLK_IMRDISP\t5\n#define R7S72100_CLK_MMCIF\t4\n#define R7S72100_CLK_MLB\t3\n#define R7S72100_CLK_ETHAVB\t2\n#define R7S72100_CLK_SCUX\t1\n\n \n#define R7S72100_CLK_I2C0\t7\n#define R7S72100_CLK_I2C1\t6\n#define R7S72100_CLK_I2C2\t5\n#define R7S72100_CLK_I2C3\t4\n#define R7S72100_CLK_SPIBSC0\t3\n#define R7S72100_CLK_SPIBSC1\t2\n#define R7S72100_CLK_VDC50\t1\t \n#define R7S72100_CLK_VDC51\t0\n\n \n#define R7S72100_CLK_SPI0\t7\n#define R7S72100_CLK_SPI1\t6\n#define R7S72100_CLK_SPI2\t5\n#define R7S72100_CLK_SPI3\t4\n#define R7S72100_CLK_SPI4\t3\n#define R7S72100_CLK_CDROM\t2\n#define R7S72100_CLK_SPDIF\t1\n#define R7S72100_CLK_RGPVG2\t0\n\n \n#define R7S72100_CLK_SSI0\t5\n#define R7S72100_CLK_SSI1\t4\n#define R7S72100_CLK_SSI2\t3\n#define R7S72100_CLK_SSI3\t2\n#define R7S72100_CLK_SSI4\t1\n#define R7S72100_CLK_SSI5\t0\n\n \n#define R7S72100_CLK_SDHI00\t3\n#define R7S72100_CLK_SDHI01\t2\n#define R7S72100_CLK_SDHI10\t1\n#define R7S72100_CLK_SDHI11\t0\n\n \n#define R7S72100_CLK_PIX1\t2\n#define R7S72100_CLK_PIX0\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}