//Verilog generated by VPR  from post-place-and-route implementation
module fabric_GJC8 (
    input \$iopadmap$a[0] ,
    input \$iopadmap$a[1] ,
    input \$iopadmap$a[2] ,
    input \$iopadmap$a[3] ,
    input \$iopadmap$a[4] ,
    input \$iopadmap$a[5] ,
    input \$iopadmap$a[6] ,
    input \$iopadmap$a[7] ,
    input \$iopadmap$a[8] ,
    input \$iopadmap$a[9] ,
    input \$iopadmap$a[10] ,
    input \$iopadmap$a[11] ,
    input \$iopadmap$a[12] ,
    input \$iopadmap$a[13] ,
    input \$iopadmap$a[14] ,
    input \$iopadmap$a[15] ,
    input \$iopadmap$a[16] ,
    input \$iopadmap$a[17] ,
    input \$iopadmap$a[18] ,
    input \$iopadmap$a[19] ,
    input \$iopadmap$b[0] ,
    input \$iopadmap$b[1] ,
    input \$iopadmap$b[2] ,
    input \$iopadmap$b[3] ,
    input \$iopadmap$b[4] ,
    input \$iopadmap$b[5] ,
    input \$iopadmap$b[6] ,
    input \$iopadmap$b[7] ,
    input \$iopadmap$b[8] ,
    input \$iopadmap$b[9] ,
    input \$iopadmap$b[10] ,
    input \$iopadmap$b[11] ,
    input \$iopadmap$b[12] ,
    input \$iopadmap$b[13] ,
    input \$iopadmap$b[14] ,
    input \$iopadmap$b[15] ,
    input \$iopadmap$b[16] ,
    input \$iopadmap$b[17] ,
    input \$iopadmap$feedback[0] ,
    input \$iopadmap$feedback[1] ,
    input \$iopadmap$feedback[2] ,
    input \$iopadmap$unsigned_a ,
    input \$iopadmap$unsigned_b ,
    output \$iopadmap$z[0] ,
    output \$iopadmap$z[1] ,
    output \$iopadmap$z[2] ,
    output \$iopadmap$z[3] ,
    output \$iopadmap$z[4] ,
    output \$iopadmap$z[5] ,
    output \$iopadmap$z[6] ,
    output \$iopadmap$z[7] ,
    output \$iopadmap$z[8] ,
    output \$iopadmap$z[9] ,
    output \$iopadmap$z[10] ,
    output \$iopadmap$z[11] ,
    output \$iopadmap$z[12] ,
    output \$iopadmap$z[13] ,
    output \$iopadmap$z[14] ,
    output \$iopadmap$z[15] ,
    output \$iopadmap$z[16] ,
    output \$iopadmap$z[17] ,
    output \$iopadmap$z[18] ,
    output \$iopadmap$z[19] ,
    output \$iopadmap$z[20] ,
    output \$iopadmap$z[21] ,
    output \$iopadmap$z[22] ,
    output \$iopadmap$z[23] ,
    output \$iopadmap$z[24] ,
    output \$iopadmap$z[25] ,
    output \$iopadmap$z[26] ,
    output \$iopadmap$z[27] ,
    output \$iopadmap$z[28] ,
    output \$iopadmap$z[29] ,
    output \$iopadmap$z[30] ,
    output \$iopadmap$z[31] ,
    output \$iopadmap$z[32] ,
    output \$iopadmap$z[33] ,
    output \$iopadmap$z[34] ,
    output \$iopadmap$z[35] ,
    output \$iopadmap$z[36] ,
    output \$iopadmap$z[37] ,
    output \$auto$rs_design_edit.cc:841:execute$477 ,
    output \$auto$rs_design_edit.cc:841:execute$478 ,
    output \$auto$rs_design_edit.cc:841:execute$479 ,
    output \$auto$rs_design_edit.cc:841:execute$480 ,
    output \$auto$rs_design_edit.cc:841:execute$481 ,
    output \$auto$rs_design_edit.cc:841:execute$482 ,
    output \$auto$rs_design_edit.cc:841:execute$483 ,
    output \$auto$rs_design_edit.cc:841:execute$484 ,
    output \$auto$rs_design_edit.cc:841:execute$485 ,
    output \$auto$rs_design_edit.cc:841:execute$486 ,
    output \$auto$rs_design_edit.cc:841:execute$487 ,
    output \$auto$rs_design_edit.cc:841:execute$488 ,
    output \$auto$rs_design_edit.cc:841:execute$489 ,
    output \$auto$rs_design_edit.cc:841:execute$490 ,
    output \$auto$rs_design_edit.cc:841:execute$491 ,
    output \$auto$rs_design_edit.cc:841:execute$492 ,
    output \$auto$rs_design_edit.cc:841:execute$493 ,
    output \$auto$rs_design_edit.cc:841:execute$494 ,
    output \$auto$rs_design_edit.cc:841:execute$495 ,
    output \$auto$rs_design_edit.cc:841:execute$496 ,
    output \$auto$rs_design_edit.cc:841:execute$497 ,
    output \$auto$rs_design_edit.cc:841:execute$498 ,
    output \$auto$rs_design_edit.cc:841:execute$499 ,
    output \$auto$rs_design_edit.cc:841:execute$500 ,
    output \$auto$rs_design_edit.cc:841:execute$501 ,
    output \$auto$rs_design_edit.cc:841:execute$502 ,
    output \$auto$rs_design_edit.cc:841:execute$503 ,
    output \$auto$rs_design_edit.cc:841:execute$504 ,
    output \$auto$rs_design_edit.cc:841:execute$505 ,
    output \$auto$rs_design_edit.cc:841:execute$506 ,
    output \$auto$rs_design_edit.cc:841:execute$507 ,
    output \$auto$rs_design_edit.cc:841:execute$508 ,
    output \$auto$rs_design_edit.cc:841:execute$509 ,
    output \$auto$rs_design_edit.cc:841:execute$510 ,
    output \$auto$rs_design_edit.cc:841:execute$511 ,
    output \$auto$rs_design_edit.cc:841:execute$512 ,
    output \$auto$rs_design_edit.cc:841:execute$513 ,
    output \$auto$rs_design_edit.cc:841:execute$514 ,
    output \$auto$rs_design_edit.cc:841:execute$515 ,
    output \$auto$rs_design_edit.cc:841:execute$516 ,
    output \$auto$rs_design_edit.cc:841:execute$517 ,
    output \$auto$rs_design_edit.cc:841:execute$518 ,
    output \$auto$rs_design_edit.cc:841:execute$519 
);

    //Wires
    wire \$iopadmap$a[0]_output_0_0 ;
    wire \$iopadmap$a[1]_output_0_0 ;
    wire \$iopadmap$a[2]_output_0_0 ;
    wire \$iopadmap$a[3]_output_0_0 ;
    wire \$iopadmap$a[4]_output_0_0 ;
    wire \$iopadmap$a[5]_output_0_0 ;
    wire \$iopadmap$a[6]_output_0_0 ;
    wire \$iopadmap$a[7]_output_0_0 ;
    wire \$iopadmap$a[8]_output_0_0 ;
    wire \$iopadmap$a[9]_output_0_0 ;
    wire \$iopadmap$a[10]_output_0_0 ;
    wire \$iopadmap$a[11]_output_0_0 ;
    wire \$iopadmap$a[12]_output_0_0 ;
    wire \$iopadmap$a[13]_output_0_0 ;
    wire \$iopadmap$a[14]_output_0_0 ;
    wire \$iopadmap$a[15]_output_0_0 ;
    wire \$iopadmap$a[16]_output_0_0 ;
    wire \$iopadmap$a[17]_output_0_0 ;
    wire \$iopadmap$a[18]_output_0_0 ;
    wire \$iopadmap$a[19]_output_0_0 ;
    wire \$iopadmap$b[0]_output_0_0 ;
    wire \$iopadmap$b[1]_output_0_0 ;
    wire \$iopadmap$b[2]_output_0_0 ;
    wire \$iopadmap$b[3]_output_0_0 ;
    wire \$iopadmap$b[4]_output_0_0 ;
    wire \$iopadmap$b[5]_output_0_0 ;
    wire \$iopadmap$b[6]_output_0_0 ;
    wire \$iopadmap$b[7]_output_0_0 ;
    wire \$iopadmap$b[8]_output_0_0 ;
    wire \$iopadmap$b[9]_output_0_0 ;
    wire \$iopadmap$b[10]_output_0_0 ;
    wire \$iopadmap$b[11]_output_0_0 ;
    wire \$iopadmap$b[12]_output_0_0 ;
    wire \$iopadmap$b[13]_output_0_0 ;
    wire \$iopadmap$b[14]_output_0_0 ;
    wire \$iopadmap$b[15]_output_0_0 ;
    wire \$iopadmap$b[16]_output_0_0 ;
    wire \$iopadmap$b[17]_output_0_0 ;
    wire \$iopadmap$feedback[0]_output_0_0 ;
    wire \$iopadmap$feedback[1]_output_0_0 ;
    wire \$iopadmap$feedback[2]_output_0_0 ;
    wire \$iopadmap$unsigned_a_output_0_0 ;
    wire \$iopadmap$unsigned_b_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$477_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$478_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$479_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$480_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$481_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$482_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$483_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$484_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$485_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$486_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$487_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$488_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$489_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$490_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$491_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$492_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$493_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$494_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$495_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$496_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$497_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$498_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$499_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$500_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$501_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$502_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$503_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$504_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$505_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$506_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$507_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$508_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$509_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$510_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$511_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$512_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$513_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$514_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$515_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$516_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$517_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$518_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$519_output_0_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_1 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_2 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_3 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_4 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_5 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_6 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_7 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_8 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_9 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_10 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_11 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_12 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_13 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_14 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_15 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_16 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_17 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_18 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_19 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_20 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_21 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_22 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_23 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_24 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_25 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_26 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_27 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_28 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_29 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_30 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_31 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_32 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_33 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_34 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_35 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_36 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_output_0_37 ;
    wire \lut_$true_output_0_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_1 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_2 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_3 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_4 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_5 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_6 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_7 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_8 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_9 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_10 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_11 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_12 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_13 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_14 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_15 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_16 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_17 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_18 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_0_19 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_1 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_2 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_3 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_4 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_5 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_6 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_7 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_8 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_9 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_10 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_11 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_12 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_13 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_14 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_15 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_16 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_1_17 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_4_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_4_1 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_4_2 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_2_0 ;
    wire \RS_DSP_MULT_$iopadmap$z[37]_input_3_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$477_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$478_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$479_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$480_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$481_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$482_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$483_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$484_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$485_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$486_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$487_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$488_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$489_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$490_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$491_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$492_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$493_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$494_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$495_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$496_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$497_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$498_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$499_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$500_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$501_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$502_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$503_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$504_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$505_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$506_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$507_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$508_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$509_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$510_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$511_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$512_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$513_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$514_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$515_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$516_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$517_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$518_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$519_input_0_0 ;
    wire \$iopadmap$z[0]_input_0_0 ;
    wire \$iopadmap$z[1]_input_0_0 ;
    wire \$iopadmap$z[2]_input_0_0 ;
    wire \$iopadmap$z[3]_input_0_0 ;
    wire \$iopadmap$z[4]_input_0_0 ;
    wire \$iopadmap$z[5]_input_0_0 ;
    wire \$iopadmap$z[6]_input_0_0 ;
    wire \$iopadmap$z[7]_input_0_0 ;
    wire \$iopadmap$z[8]_input_0_0 ;
    wire \$iopadmap$z[9]_input_0_0 ;
    wire \$iopadmap$z[10]_input_0_0 ;
    wire \$iopadmap$z[11]_input_0_0 ;
    wire \$iopadmap$z[12]_input_0_0 ;
    wire \$iopadmap$z[13]_input_0_0 ;
    wire \$iopadmap$z[14]_input_0_0 ;
    wire \$iopadmap$z[15]_input_0_0 ;
    wire \$iopadmap$z[16]_input_0_0 ;
    wire \$iopadmap$z[17]_input_0_0 ;
    wire \$iopadmap$z[18]_input_0_0 ;
    wire \$iopadmap$z[19]_input_0_0 ;
    wire \$iopadmap$z[20]_input_0_0 ;
    wire \$iopadmap$z[21]_input_0_0 ;
    wire \$iopadmap$z[22]_input_0_0 ;
    wire \$iopadmap$z[23]_input_0_0 ;
    wire \$iopadmap$z[24]_input_0_0 ;
    wire \$iopadmap$z[25]_input_0_0 ;
    wire \$iopadmap$z[26]_input_0_0 ;
    wire \$iopadmap$z[27]_input_0_0 ;
    wire \$iopadmap$z[28]_input_0_0 ;
    wire \$iopadmap$z[29]_input_0_0 ;
    wire \$iopadmap$z[30]_input_0_0 ;
    wire \$iopadmap$z[31]_input_0_0 ;
    wire \$iopadmap$z[32]_input_0_0 ;
    wire \$iopadmap$z[33]_input_0_0 ;
    wire \$iopadmap$z[34]_input_0_0 ;
    wire \$iopadmap$z[35]_input_0_0 ;
    wire \$iopadmap$z[36]_input_0_0 ;
    wire \$iopadmap$z[37]_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$488_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$489_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$490_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$491_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$492_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$493_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$494_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$495_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$496_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$497_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$498_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$499_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$487_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$486_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$477_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$505_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$504_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$503_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$502_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$501_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$478_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$507_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$506_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$512_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$513_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$514_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$515_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$511_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$510_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$509_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$508_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$500_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$516_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$479_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$517_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$518_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$519_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$485_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$484_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$481_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$480_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$483_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$482_input_0_3 ;

    //IO assignments
    assign \$iopadmap$z[0]  = \$iopadmap$z[0]_input_0_0 ;
    assign \$iopadmap$z[1]  = \$iopadmap$z[1]_input_0_0 ;
    assign \$iopadmap$z[2]  = \$iopadmap$z[2]_input_0_0 ;
    assign \$iopadmap$z[3]  = \$iopadmap$z[3]_input_0_0 ;
    assign \$iopadmap$z[4]  = \$iopadmap$z[4]_input_0_0 ;
    assign \$iopadmap$z[5]  = \$iopadmap$z[5]_input_0_0 ;
    assign \$iopadmap$z[6]  = \$iopadmap$z[6]_input_0_0 ;
    assign \$iopadmap$z[7]  = \$iopadmap$z[7]_input_0_0 ;
    assign \$iopadmap$z[8]  = \$iopadmap$z[8]_input_0_0 ;
    assign \$iopadmap$z[9]  = \$iopadmap$z[9]_input_0_0 ;
    assign \$iopadmap$z[10]  = \$iopadmap$z[10]_input_0_0 ;
    assign \$iopadmap$z[11]  = \$iopadmap$z[11]_input_0_0 ;
    assign \$iopadmap$z[12]  = \$iopadmap$z[12]_input_0_0 ;
    assign \$iopadmap$z[13]  = \$iopadmap$z[13]_input_0_0 ;
    assign \$iopadmap$z[14]  = \$iopadmap$z[14]_input_0_0 ;
    assign \$iopadmap$z[15]  = \$iopadmap$z[15]_input_0_0 ;
    assign \$iopadmap$z[16]  = \$iopadmap$z[16]_input_0_0 ;
    assign \$iopadmap$z[17]  = \$iopadmap$z[17]_input_0_0 ;
    assign \$iopadmap$z[18]  = \$iopadmap$z[18]_input_0_0 ;
    assign \$iopadmap$z[19]  = \$iopadmap$z[19]_input_0_0 ;
    assign \$iopadmap$z[20]  = \$iopadmap$z[20]_input_0_0 ;
    assign \$iopadmap$z[21]  = \$iopadmap$z[21]_input_0_0 ;
    assign \$iopadmap$z[22]  = \$iopadmap$z[22]_input_0_0 ;
    assign \$iopadmap$z[23]  = \$iopadmap$z[23]_input_0_0 ;
    assign \$iopadmap$z[24]  = \$iopadmap$z[24]_input_0_0 ;
    assign \$iopadmap$z[25]  = \$iopadmap$z[25]_input_0_0 ;
    assign \$iopadmap$z[26]  = \$iopadmap$z[26]_input_0_0 ;
    assign \$iopadmap$z[27]  = \$iopadmap$z[27]_input_0_0 ;
    assign \$iopadmap$z[28]  = \$iopadmap$z[28]_input_0_0 ;
    assign \$iopadmap$z[29]  = \$iopadmap$z[29]_input_0_0 ;
    assign \$iopadmap$z[30]  = \$iopadmap$z[30]_input_0_0 ;
    assign \$iopadmap$z[31]  = \$iopadmap$z[31]_input_0_0 ;
    assign \$iopadmap$z[32]  = \$iopadmap$z[32]_input_0_0 ;
    assign \$iopadmap$z[33]  = \$iopadmap$z[33]_input_0_0 ;
    assign \$iopadmap$z[34]  = \$iopadmap$z[34]_input_0_0 ;
    assign \$iopadmap$z[35]  = \$iopadmap$z[35]_input_0_0 ;
    assign \$iopadmap$z[36]  = \$iopadmap$z[36]_input_0_0 ;
    assign \$iopadmap$z[37]  = \$iopadmap$z[37]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$477  = \$auto$rs_design_edit.cc:841:execute$477_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$478  = \$auto$rs_design_edit.cc:841:execute$478_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$479  = \$auto$rs_design_edit.cc:841:execute$479_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$480  = \$auto$rs_design_edit.cc:841:execute$480_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$481  = \$auto$rs_design_edit.cc:841:execute$481_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$482  = \$auto$rs_design_edit.cc:841:execute$482_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$483  = \$auto$rs_design_edit.cc:841:execute$483_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$484  = \$auto$rs_design_edit.cc:841:execute$484_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$485  = \$auto$rs_design_edit.cc:841:execute$485_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$486  = \$auto$rs_design_edit.cc:841:execute$486_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$487  = \$auto$rs_design_edit.cc:841:execute$487_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$488  = \$auto$rs_design_edit.cc:841:execute$488_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$489  = \$auto$rs_design_edit.cc:841:execute$489_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$490  = \$auto$rs_design_edit.cc:841:execute$490_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$491  = \$auto$rs_design_edit.cc:841:execute$491_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$492  = \$auto$rs_design_edit.cc:841:execute$492_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$493  = \$auto$rs_design_edit.cc:841:execute$493_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$494  = \$auto$rs_design_edit.cc:841:execute$494_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$495  = \$auto$rs_design_edit.cc:841:execute$495_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$496  = \$auto$rs_design_edit.cc:841:execute$496_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$497  = \$auto$rs_design_edit.cc:841:execute$497_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$498  = \$auto$rs_design_edit.cc:841:execute$498_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$499  = \$auto$rs_design_edit.cc:841:execute$499_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$500  = \$auto$rs_design_edit.cc:841:execute$500_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$501  = \$auto$rs_design_edit.cc:841:execute$501_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$502  = \$auto$rs_design_edit.cc:841:execute$502_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$503  = \$auto$rs_design_edit.cc:841:execute$503_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$504  = \$auto$rs_design_edit.cc:841:execute$504_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$505  = \$auto$rs_design_edit.cc:841:execute$505_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$506  = \$auto$rs_design_edit.cc:841:execute$506_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$507  = \$auto$rs_design_edit.cc:841:execute$507_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$508  = \$auto$rs_design_edit.cc:841:execute$508_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$509  = \$auto$rs_design_edit.cc:841:execute$509_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$510  = \$auto$rs_design_edit.cc:841:execute$510_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$511  = \$auto$rs_design_edit.cc:841:execute$511_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$512  = \$auto$rs_design_edit.cc:841:execute$512_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$513  = \$auto$rs_design_edit.cc:841:execute$513_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$514  = \$auto$rs_design_edit.cc:841:execute$514_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$515  = \$auto$rs_design_edit.cc:841:execute$515_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$516  = \$auto$rs_design_edit.cc:841:execute$516_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$517  = \$auto$rs_design_edit.cc:841:execute$517_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$518  = \$auto$rs_design_edit.cc:841:execute$518_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$519  = \$auto$rs_design_edit.cc:841:execute$519_input_0_0 ;
    assign \$iopadmap$a[0]_output_0_0  = \$iopadmap$a[0] ;
    assign \$iopadmap$a[1]_output_0_0  = \$iopadmap$a[1] ;
    assign \$iopadmap$a[2]_output_0_0  = \$iopadmap$a[2] ;
    assign \$iopadmap$a[3]_output_0_0  = \$iopadmap$a[3] ;
    assign \$iopadmap$a[4]_output_0_0  = \$iopadmap$a[4] ;
    assign \$iopadmap$a[5]_output_0_0  = \$iopadmap$a[5] ;
    assign \$iopadmap$a[6]_output_0_0  = \$iopadmap$a[6] ;
    assign \$iopadmap$a[7]_output_0_0  = \$iopadmap$a[7] ;
    assign \$iopadmap$a[8]_output_0_0  = \$iopadmap$a[8] ;
    assign \$iopadmap$a[9]_output_0_0  = \$iopadmap$a[9] ;
    assign \$iopadmap$a[10]_output_0_0  = \$iopadmap$a[10] ;
    assign \$iopadmap$a[11]_output_0_0  = \$iopadmap$a[11] ;
    assign \$iopadmap$a[12]_output_0_0  = \$iopadmap$a[12] ;
    assign \$iopadmap$a[13]_output_0_0  = \$iopadmap$a[13] ;
    assign \$iopadmap$a[14]_output_0_0  = \$iopadmap$a[14] ;
    assign \$iopadmap$a[15]_output_0_0  = \$iopadmap$a[15] ;
    assign \$iopadmap$a[16]_output_0_0  = \$iopadmap$a[16] ;
    assign \$iopadmap$a[17]_output_0_0  = \$iopadmap$a[17] ;
    assign \$iopadmap$a[18]_output_0_0  = \$iopadmap$a[18] ;
    assign \$iopadmap$a[19]_output_0_0  = \$iopadmap$a[19] ;
    assign \$iopadmap$b[0]_output_0_0  = \$iopadmap$b[0] ;
    assign \$iopadmap$b[1]_output_0_0  = \$iopadmap$b[1] ;
    assign \$iopadmap$b[2]_output_0_0  = \$iopadmap$b[2] ;
    assign \$iopadmap$b[3]_output_0_0  = \$iopadmap$b[3] ;
    assign \$iopadmap$b[4]_output_0_0  = \$iopadmap$b[4] ;
    assign \$iopadmap$b[5]_output_0_0  = \$iopadmap$b[5] ;
    assign \$iopadmap$b[6]_output_0_0  = \$iopadmap$b[6] ;
    assign \$iopadmap$b[7]_output_0_0  = \$iopadmap$b[7] ;
    assign \$iopadmap$b[8]_output_0_0  = \$iopadmap$b[8] ;
    assign \$iopadmap$b[9]_output_0_0  = \$iopadmap$b[9] ;
    assign \$iopadmap$b[10]_output_0_0  = \$iopadmap$b[10] ;
    assign \$iopadmap$b[11]_output_0_0  = \$iopadmap$b[11] ;
    assign \$iopadmap$b[12]_output_0_0  = \$iopadmap$b[12] ;
    assign \$iopadmap$b[13]_output_0_0  = \$iopadmap$b[13] ;
    assign \$iopadmap$b[14]_output_0_0  = \$iopadmap$b[14] ;
    assign \$iopadmap$b[15]_output_0_0  = \$iopadmap$b[15] ;
    assign \$iopadmap$b[16]_output_0_0  = \$iopadmap$b[16] ;
    assign \$iopadmap$b[17]_output_0_0  = \$iopadmap$b[17] ;
    assign \$iopadmap$feedback[0]_output_0_0  = \$iopadmap$feedback[0] ;
    assign \$iopadmap$feedback[1]_output_0_0  = \$iopadmap$feedback[1] ;
    assign \$iopadmap$feedback[2]_output_0_0  = \$iopadmap$feedback[2] ;
    assign \$iopadmap$unsigned_a_output_0_0  = \$iopadmap$unsigned_a ;
    assign \$iopadmap$unsigned_b_output_0_0  = \$iopadmap$unsigned_b ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_0  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_1  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_2  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_3  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_4  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_5  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_6  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_7  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_8  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_9  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_10  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_11  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[12]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_12  (
        .datain(\$iopadmap$a[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_13  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_14  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[15]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_15  (
        .datain(\$iopadmap$a[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_15 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[16]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_16  (
        .datain(\$iopadmap$a[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_16 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[17]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_17  (
        .datain(\$iopadmap$a[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_17 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[18]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_18  (
        .datain(\$iopadmap$a[18]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_18 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[19]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_0_19  (
        .datain(\$iopadmap$a[19]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_0_19 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_0  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_1  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_2  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[3]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_3  (
        .datain(\$iopadmap$b[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_4  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_5  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[6]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_6  (
        .datain(\$iopadmap$b[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_7  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_8  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[9]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_9  (
        .datain(\$iopadmap$b[9]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_10  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_11  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[12]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_12  (
        .datain(\$iopadmap$b[12]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_13  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_14  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[15]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_15  (
        .datain(\$iopadmap$b[15]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_15 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[16]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_16  (
        .datain(\$iopadmap$b[16]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_16 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[17]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_1_17  (
        .datain(\$iopadmap$b[17]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_1_17 )
    );

    fpga_interconnect \routing_segment_$iopadmap$feedback[0]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_4_0  (
        .datain(\$iopadmap$feedback[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_4_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$feedback[1]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_4_1  (
        .datain(\$iopadmap$feedback[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_4_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$feedback[2]_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_4_2  (
        .datain(\$iopadmap$feedback[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_4_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$unsigned_a_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_2_0  (
        .datain(\$iopadmap$unsigned_a_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$unsigned_b_output_0_0_to_RS_DSP_MULT_$iopadmap$z[37]_input_3_0  (
        .datain(\$iopadmap$unsigned_b_output_0_0 ),
        .dataout(\RS_DSP_MULT_$iopadmap$z[37]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$477_output_0_0_to_$auto$rs_design_edit.cc:841:execute$477_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$477_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$477_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$478_output_0_0_to_$auto$rs_design_edit.cc:841:execute$478_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$478_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$478_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$479_output_0_0_to_$auto$rs_design_edit.cc:841:execute$479_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$479_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$479_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$480_output_0_0_to_$auto$rs_design_edit.cc:841:execute$480_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$480_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$480_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$481_output_0_0_to_$auto$rs_design_edit.cc:841:execute$481_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$481_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$481_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$482_output_0_0_to_$auto$rs_design_edit.cc:841:execute$482_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$482_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$482_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$483_output_0_0_to_$auto$rs_design_edit.cc:841:execute$483_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$483_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$483_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$484_output_0_0_to_$auto$rs_design_edit.cc:841:execute$484_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$484_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$484_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$485_output_0_0_to_$auto$rs_design_edit.cc:841:execute$485_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$485_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$485_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$486_output_0_0_to_$auto$rs_design_edit.cc:841:execute$486_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$486_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$486_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$487_output_0_0_to_$auto$rs_design_edit.cc:841:execute$487_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$487_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$487_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$488_output_0_0_to_$auto$rs_design_edit.cc:841:execute$488_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$488_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$488_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$489_output_0_0_to_$auto$rs_design_edit.cc:841:execute$489_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$489_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$489_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$490_output_0_0_to_$auto$rs_design_edit.cc:841:execute$490_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$490_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$490_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$491_output_0_0_to_$auto$rs_design_edit.cc:841:execute$491_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$491_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$491_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$492_output_0_0_to_$auto$rs_design_edit.cc:841:execute$492_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$492_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$492_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$493_output_0_0_to_$auto$rs_design_edit.cc:841:execute$493_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$493_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$493_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$494_output_0_0_to_$auto$rs_design_edit.cc:841:execute$494_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$494_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$494_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$495_output_0_0_to_$auto$rs_design_edit.cc:841:execute$495_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$495_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$495_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$496_output_0_0_to_$auto$rs_design_edit.cc:841:execute$496_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$496_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$496_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$497_output_0_0_to_$auto$rs_design_edit.cc:841:execute$497_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$497_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$497_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$498_output_0_0_to_$auto$rs_design_edit.cc:841:execute$498_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$498_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$498_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$499_output_0_0_to_$auto$rs_design_edit.cc:841:execute$499_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$499_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$499_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$500_output_0_0_to_$auto$rs_design_edit.cc:841:execute$500_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$500_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$500_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$501_output_0_0_to_$auto$rs_design_edit.cc:841:execute$501_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$501_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$501_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$502_output_0_0_to_$auto$rs_design_edit.cc:841:execute$502_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$502_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$502_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$503_output_0_0_to_$auto$rs_design_edit.cc:841:execute$503_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$503_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$503_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$504_output_0_0_to_$auto$rs_design_edit.cc:841:execute$504_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$504_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$504_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$505_output_0_0_to_$auto$rs_design_edit.cc:841:execute$505_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$505_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$505_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$506_output_0_0_to_$auto$rs_design_edit.cc:841:execute$506_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$506_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$506_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$507_output_0_0_to_$auto$rs_design_edit.cc:841:execute$507_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$507_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$507_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$508_output_0_0_to_$auto$rs_design_edit.cc:841:execute$508_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$508_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$508_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$509_output_0_0_to_$auto$rs_design_edit.cc:841:execute$509_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$509_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$509_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$510_output_0_0_to_$auto$rs_design_edit.cc:841:execute$510_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$510_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$510_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$511_output_0_0_to_$auto$rs_design_edit.cc:841:execute$511_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$511_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$511_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$512_output_0_0_to_$auto$rs_design_edit.cc:841:execute$512_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$512_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$512_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$513_output_0_0_to_$auto$rs_design_edit.cc:841:execute$513_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$513_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$513_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$514_output_0_0_to_$auto$rs_design_edit.cc:841:execute$514_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$514_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$514_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$515_output_0_0_to_$auto$rs_design_edit.cc:841:execute$515_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$515_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$515_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$516_output_0_0_to_$auto$rs_design_edit.cc:841:execute$516_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$516_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$516_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$517_output_0_0_to_$auto$rs_design_edit.cc:841:execute$517_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$517_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$517_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$518_output_0_0_to_$auto$rs_design_edit.cc:841:execute$518_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$518_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$518_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$519_output_0_0_to_$auto$rs_design_edit.cc:841:execute$519_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$519_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$519_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_0_to_$iopadmap$z[0]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_0 ),
        .dataout(\$iopadmap$z[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_1_to_$iopadmap$z[1]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_1 ),
        .dataout(\$iopadmap$z[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_2_to_$iopadmap$z[2]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_2 ),
        .dataout(\$iopadmap$z[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_3_to_$iopadmap$z[3]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_3 ),
        .dataout(\$iopadmap$z[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_4_to_$iopadmap$z[4]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_4 ),
        .dataout(\$iopadmap$z[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_5_to_$iopadmap$z[5]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_5 ),
        .dataout(\$iopadmap$z[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_6_to_$iopadmap$z[6]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_6 ),
        .dataout(\$iopadmap$z[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_7_to_$iopadmap$z[7]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_7 ),
        .dataout(\$iopadmap$z[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_8_to_$iopadmap$z[8]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_8 ),
        .dataout(\$iopadmap$z[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_9_to_$iopadmap$z[9]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_9 ),
        .dataout(\$iopadmap$z[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_10_to_$iopadmap$z[10]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_10 ),
        .dataout(\$iopadmap$z[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_11_to_$iopadmap$z[11]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_11 ),
        .dataout(\$iopadmap$z[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_12_to_$iopadmap$z[12]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_12 ),
        .dataout(\$iopadmap$z[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_13_to_$iopadmap$z[13]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_13 ),
        .dataout(\$iopadmap$z[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_14_to_$iopadmap$z[14]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_14 ),
        .dataout(\$iopadmap$z[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_15_to_$iopadmap$z[15]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_15 ),
        .dataout(\$iopadmap$z[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_16_to_$iopadmap$z[16]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_16 ),
        .dataout(\$iopadmap$z[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_17_to_$iopadmap$z[17]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_17 ),
        .dataout(\$iopadmap$z[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_18_to_$iopadmap$z[18]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_18 ),
        .dataout(\$iopadmap$z[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_19_to_$iopadmap$z[19]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_19 ),
        .dataout(\$iopadmap$z[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_20_to_$iopadmap$z[20]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_20 ),
        .dataout(\$iopadmap$z[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_21_to_$iopadmap$z[21]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_21 ),
        .dataout(\$iopadmap$z[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_22_to_$iopadmap$z[22]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_22 ),
        .dataout(\$iopadmap$z[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_23_to_$iopadmap$z[23]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_23 ),
        .dataout(\$iopadmap$z[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_24_to_$iopadmap$z[24]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_24 ),
        .dataout(\$iopadmap$z[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_25_to_$iopadmap$z[25]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_25 ),
        .dataout(\$iopadmap$z[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_26_to_$iopadmap$z[26]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_26 ),
        .dataout(\$iopadmap$z[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_27_to_$iopadmap$z[27]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_27 ),
        .dataout(\$iopadmap$z[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_28_to_$iopadmap$z[28]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_28 ),
        .dataout(\$iopadmap$z[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_29_to_$iopadmap$z[29]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_29 ),
        .dataout(\$iopadmap$z[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_30_to_$iopadmap$z[30]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_30 ),
        .dataout(\$iopadmap$z[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_31_to_$iopadmap$z[31]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_31 ),
        .dataout(\$iopadmap$z[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_32_to_$iopadmap$z[32]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_32 ),
        .dataout(\$iopadmap$z[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_33_to_$iopadmap$z[33]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_33 ),
        .dataout(\$iopadmap$z[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_34_to_$iopadmap$z[34]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_34 ),
        .dataout(\$iopadmap$z[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_35_to_$iopadmap$z[35]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_35 ),
        .dataout(\$iopadmap$z[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_36_to_$iopadmap$z[36]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_36 ),
        .dataout(\$iopadmap$z[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT_$iopadmap$z[37]_output_0_37_to_$iopadmap$z[37]_input_0_0  (
        .datain(\RS_DSP_MULT_$iopadmap$z[37]_output_0_37 ),
        .dataout(\$iopadmap$z[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$488_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$488_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$489_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$489_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$490_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$490_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$491_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$491_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$492_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$492_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$493_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$493_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$494_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$494_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$495_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$495_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$496_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$496_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$497_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$497_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$498_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$498_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$499_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$499_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$487_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$487_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$486_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$486_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$477_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$477_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$505_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$505_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$504_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$504_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$503_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$503_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$502_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$502_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$501_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$501_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$478_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$478_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$507_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$507_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$506_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$506_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$512_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$512_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$513_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$513_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$514_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$514_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$515_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$515_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$511_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$511_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$510_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$510_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$509_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$509_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$508_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$508_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$500_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$500_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$516_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$516_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$479_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$479_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$517_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$517_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$518_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$518_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$519_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$519_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$485_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$485_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$484_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$484_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$481_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$481_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$480_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$480_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$483_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$483_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$482_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$482_input_0_3 )
    );


    //Cell instances
    RS_DSP_MULT #(
        .MODE_BITS(85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT_$iopadmap$z[37]  (
        .a({
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_19 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_18 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_17 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_16 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_15 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_14 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_13 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_12 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_11 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_10 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_9 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_8 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_7 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_6 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_5 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_4 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_3 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_2 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_1 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_17 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_16 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_15 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_14 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_13 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_12 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_11 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_10 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_9 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_8 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_7 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_6 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_5 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_4 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_3 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_2 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_1 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_1_0 
         }),
        .feedback({
            \RS_DSP_MULT_$iopadmap$z[37]_input_4_2 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_4_1 ,
            \RS_DSP_MULT_$iopadmap$z[37]_input_4_0 
         }),
        .unsigned_a(\RS_DSP_MULT_$iopadmap$z[37]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT_$iopadmap$z[37]_input_3_0 ),
        .z({
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_37 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_36 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_35 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_34 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_33 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_32 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_31 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_30 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_29 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_28 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_27 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_26 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_25 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_24 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_23 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_22 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_21 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_20 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_19 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_18 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_17 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_16 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_15 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_14 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_13 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_12 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_11 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_10 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_9 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_8 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_7 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_6 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_5 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_4 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_3 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_2 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_1 ,
            \RS_DSP_MULT_$iopadmap$z[37]_output_0_0 
         })
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$488  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$488_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$488_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$489  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$489_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$489_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$490  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$490_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$490_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$491  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$491_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$491_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$492  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$492_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$492_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$493  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$493_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$493_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$494  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$494_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$494_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$495  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$495_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$495_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$496  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$496_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$496_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$497  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$497_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$497_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$498  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$498_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$498_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$499  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$499_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$499_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$487  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$487_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$487_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$486  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$486_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$486_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$477  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$477_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$477_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$505  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$505_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$505_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$504  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$504_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$504_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$503  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$503_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$503_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$502  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$502_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$502_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$501  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$501_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$501_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$478  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$478_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$478_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$507  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$507_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$507_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$506  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$506_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$506_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$512  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$512_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$512_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$513  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$513_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$513_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$514  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$514_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$514_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$515  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$515_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$515_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$511  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$511_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$511_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$510  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$510_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$510_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$509  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$509_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$509_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$508  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$508_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$508_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$500  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$500_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$500_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$516  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$516_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$516_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$479  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$479_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$479_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$517  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$517_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$517_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$518  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$518_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$518_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$519  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$519_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$519_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$485  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$485_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$485_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$484  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$484_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$484_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$481  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$481_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$481_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$480  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$480_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$480_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$483  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$483_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$483_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$482  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$482_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$482_output_0_0 )
    );


endmodule
