
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080002b9

Program Header:
0x70000001 off    0x00012c70 vaddr 0x08002c70 paddr 0x08002c70 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00002c78 memsz 0x00002c78 flags r-x
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x08002c78 align 2**16
         filesz 0x00000078 memsz 0x000048f8 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00018000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  2 .vectors      000001e0  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000028a4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000001ec  08002a84  08002a84  00012a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.exidx    00000008  08002c70  08002c70  00012c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  20000800  08002c78  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004880  20000878  08002cf0  00020878  2**3
                  ALLOC
  8 .ram0_init    00000000  200050f8  200050f8  00020878  2**2
                  CONTENTS
  9 .ram0         00000000  200050f8  200050f8  00020878  2**2
                  CONTENTS
 10 .ram1_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 11 .ram1         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 12 .ram2_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 13 .ram2         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 14 .ram3_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 15 .ram3         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 16 .ram4_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 17 .ram4         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 18 .ram5_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 19 .ram5         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 20 .ram6_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 21 .ram6         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 22 .ram7_init    00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 23 .ram7         00000000  00000000  00000000  00020878  2**2
                  CONTENTS
 24 .heap         00012f08  200050f8  200050f8  00030000  2**0
                  ALLOC
 25 .ARM.attributes 0000002f  00000000  00000000  00020878  2**0
                  CONTENTS, READONLY
 26 .comment      0000007e  00000000  00000000  000208a7  2**0
                  CONTENTS, READONLY
 27 .debug_line   00002320  00000000  00000000  00020925  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_info   00009145  00000000  00000000  00022c45  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_abbrev 000007d1  00000000  00000000  0002bd8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_aranges 000002e0  00000000  00000000  0002c560  2**3
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_str    000023a3  00000000  00000000  0002c840  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_loc    00003ca9  00000000  00000000  0002ebe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_ranges 00001900  00000000  00000000  0003288c  2**0
                  CONTENTS, READONLY, DEBUGGING
 34 .debug_frame  00000938  00000000  00000000  0003418c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
080001e0 l    d  .text	00000000 .text
08002a84 l    d  .rodata	00000000 .rodata
08002c70 l    d  .ARM.exidx	00000000 .ARM.exidx
20000800 l    d  .data	00000000 .data
20000878 l    d  .bss	00000000 .bss
200050f8 l    d  .ram0_init	00000000 .ram0_init
200050f8 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
200050f8 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 build/obj/vectors.o
080002be l       .text	00000000 .stay
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
08000214 l       .text	00000000 msloop
08000222 l       .text	00000000 psloop
08000232 l       .text	00000000 dloop
08000246 l       .text	00000000 bloop
0800025c l       .text	00000000 initloop
08000268 l       .text	00000000 endinitloop
08000270 l       .text	00000000 finiloop
0800027c l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 
08000720 l     F .text	00000090 adc_lld_start_conversion.constprop.25
080007b0 l     F .text	0000000c chTMStartMeasurementX.constprop.11
080007c0 l     F .text	00000044 chCoreAllocAlignedWithOffset
08000810 l     F .text	00000010 notify2
08000820 l     F .text	00000054 _port_irq_epilogue
08000880 l     F .text	00000034 chCoreAllocAlignedI
080008c0 l     F .text	00000044 chTMStopMeasurementX
08000910 l     F .text	00000070 wakeup
08000980 l     F .text	00000028 chSchReadyI
080009b0 l     F .text	00000060 chEvtBroadcastFlagsI.constprop.20
08000a10 l     F .text	00000002 _idle_thread
08000a20 l     F .text	0000005c pwm_lld_serve_interrupt
08000a80 l     F .text	00000140 pwm_lld_start
08000bc0 l     F .text	000000b0 _pal_lld_setgroupmode
08000c70 l     F .text	00000034 adc_lld_stop_conversion
08000cb0 l     F .text	000000e2 adc_lld_serve_rx_interrupt
08000da0 l     F .text	00000004 _ctl
08000db0 l     F .text	00000026 pwmEnableChannel
08000de0 l     F .text	0000005c chSchWakeupS.constprop.16
08000e40 l     F .text	00000088 chThdCreateStatic.constprop.10
08000ed0 l     F .text	00000028 chSchGoSleepS
08000f00 l     F .text	00000048 chSemWait.constprop.6
08000f50 l     F .text	000000e0 chMtxLockS.constprop.4
08001030 l     F .text	00000118 chSchGoSleepTimeoutS
08001150 l     F .text	00000028 chThdEnqueueTimeoutS
08001180 l     F .text	00000050 oqPutTimeout
080011d0 l     F .text	00000006 _putt
080011e0 l     F .text	0000000a _put
080011f0 l     F .text	00000052 iqGetTimeout
08001250 l     F .text	00000006 _gett
08001260 l     F .text	0000000a _get
08001270 l     F .text	00000018 chThdSleep
08001290 l     F .text	00000030 Thread1
080012c0 l     F .text	0000004c Thread2
08001310 l     F .text	000000bc oqWriteTimeout
080013d0 l     F .text	0000002c sendSyncSignal
08001400 l     F .text	00000006 _writet
08001410 l     F .text	0000000a _write
08001420 l     F .text	000000bc iqReadTimeout
080014e0 l     F .text	00000006 _readt
080014f0 l     F .text	0000000a _read
08001570 l     F .text	00000040 chSchDoRescheduleAhead
080015b0 l     F .text	00000018 chSchRescheduleS
080015d0 l     F .text	00000068 chMtxUnlock.constprop.2
08001640 l     F .text	000001cc Thread3
20000bb4 l     O .bss	00002000 v_a.8546
20002bb4 l     O .bss	00002000 v_b.8547
08001810 l     F .text	00000038 readVoltageStats
08001850 l     F .text	00000082 waitForStableVoltage
080018e0 l     F .text	0000005c sendSerialData
08001940 l     F .text	000000fc Thread4
20000878 l     O .bss	00000034 ADCD1
200008ac l     O .bss	0000001c PWMD3
200008c8 l     O .bss	0000001c PWMD5
200008e4 l     O .bss	0000007c SD2
20000960 l     O .bss	00000078 ch
200009d8 l     O .bss	00000044 ch_factory
20000a20 l     O .bss	000000d8 ch_idle_thread_wa
20000af8 l     O .bss	00000008 ch_memcore
20000b00 l     O .bss	0000001c default_heap
20000b1c l     O .bss	00000080 dma_isr_redir
20000b9c l     O .bss	00000004 dma_streams_mask
20000ba0 l     O .bss	0000000c experiment_sem
20000bac l     O .bss	00000004 now
20000bb0 l     O .bss	00000004 samples1
20004bb4 l     O .bss	00000010 vstat_mtx
20004bc4 l     O .bss	00000010 vstat_obj
20004bd4 l     O .bss	00000001 vstat_update_count
20004bd8 l     O .bss	00000148 waThread1
20004d20 l     O .bss	00000148 waThread2
20004e68 l     O .bss	00000148 waThread3
20004fb0 l     O .bss	00000148 waThread4
20000800 l     O .data	00000001 last_update_count.8567
20000804 l     O .data	00000034 pwmcfg
20000838 l     O .data	00000034 pwmslowcfg
2000086c l     O .data	0000000c sd2cfg
08002ab8 l     O .rodata	000000c0 _stm32_dma_streams
08002b78 l     O .rodata	00000028 adcgrpcfg1
08002ba8 l     O .rodata	00000016 ch_debug
08002bc8 l     O .rodata	00000080 ram_areas
08002c48 l     O .rodata	00000028 vmt
080002ba  w      .text	00000000 Vector58
080002ba  w      .text	00000000 VectorE8
080002ba  w      .text	00000000 Vector9C
080002ba  w      .text	00000000 VectorAC
08001520 g     F .text	00000050 chThdExit
080002ba  w      .text	00000000 DebugMon_Handler
080002ba  w      .text	00000000 Vector1A0
00000000 g       .ARM.exidx	00000000 __ram4_start__
080002ba  w      .text	00000000 Vector5C
080002ba  w      .text	00000000 Vector11C
00000000 g       .ram5	00000000 __ram5_clear__
080002ba  w      .text	00000000 HardFault_Handler
080002ba  w      .text	00000000 Vector1B8
080002ba  w      .text	00000000 Vector19C
200050f8 g       .ram0_init	00000000 __ram0_init__
080002ba  w      .text	00000000 Vector8C
080002ba  w      .text	00000000 SysTick_Handler
00000000 g       .ram1	00000000 __ram1_free__
080002ba  w      .text	00000000 VectorDC
00000000 g       .ARM.exidx	00000000 __ram6_start__
080002ba  w      .text	00000000 PendSV_Handler
080002ba  w      .text	00000000 Vector168
080002ba  w    F .text	00000000 NMI_Handler
08000000 g       .vectors	00000000 _vectors
08002c78 g       .ARM.exidx	00000000 __exidx_end
080002ba  w      .text	00000000 Vector110
200050f8 g       .ram0	00000000 __ram0_free__
200050f8 g       .heap	00000000 __heap_base__
080027c0 g     F .text	00000028 Vector120
080002ba  w      .text	00000000 Vector1D8
080002ba  w      .text	00000000 VectorC8
08002cf0 g       *ABS*	00000000 __ram3_init_text__
080002ba  w      .text	00000000 Vector94
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
080002ba  w      .text	00000000 VectorA8
080005e8 g     F .text	00000134 memcpy
080025b0 g     F .text	00000014 VectorB4
080002e8 g     F .text	00000000 .hidden __aeabi_uldivmod
080001e0 g       .text	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
08002c70 g       .rodata	00000000 __rodata_end__
080001e0 g     F .text	00000000 _crt0_entry
080028e0 g     F .text	0000002c Vector74
080002ba  w      .text	00000000 Vector160
080002ba  w      .text	00000000 Vector1B0
080002ba  w      .text	00000000 UsageFault_Handler
080002ba  w      .text	00000000 VectorEC
20000878 g       .bss	00000000 _bss_start
20018000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
08000318 g     F .text	000002cc .hidden __udivmoddi4
080002ba  w      .text	00000000 Vector40
080002ba  w      .text	00000000 VectorF8
08002590 g     F .text	00000014 Vector108
080002ba  w      .text	00000000 VectorBC
080002ba  w      .text	00000000 Vector190
080026d0 g     F .text	0000002c Vector150
00000000 g       .ram1	00000000 __ram1_clear__
08002790 g     F .text	0000002c Vector124
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
080002ba  w      .text	00000000 Vector1C4
080002ba  w      .text	00000000 Vector1CC
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
08002c70 g       .ARM.exidx	00000000 __exidx_start
08002cf0 g       *ABS*	00000000 __ram0_init_text__
08002cf0 g       *ABS*	00000000 __ram1_init_text__
080002ba  w      .text	00000000 Vector148
080002ba  w      .text	00000000 Vector188
00018000 g       *ABS*	00000000 __ram0_size__
08002cf0 g       *ABS*	00000000 __ram5_init_text__
080002ba  w      .text	00000000 Vector198
080002ba  w      .text	00000000 Vector118
080002ba  w      .text	00000000 Vector64
200050f8 g       .bss	00000000 _bss_end
080002b8  w    F .text	00000000 Reset_Handler
080002ba  w      .text	00000000 VectorCC
080002ba  w      .text	00000000 Vector54
080002ba  w      .text	00000000 Vector98
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
080023d0 g     F .text	000001b8 VectorD8
08002cf0 g       *ABS*	00000000 __ram6_init_text__
080002ba  w      .text	00000000 Vector138
080002ba  w      .text	00000000 Vector24
00000000 g       .ram3	00000000 __ram3_clear__
08002a60 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
080002ba  w      .text	00000000 Vector1AC
08001570 g     F .text	00000040 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
080002ba  w      .text	00000000 Vector178
00000000 g       .ram6	00000000 __ram6_free__
08002820 g     F .text	0000002c Vector84
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
080002ba  w      .text	00000000 Vector1A4
00000000 g       .ram7	00000000 __ram7_clear__
080002ba  w      .text	00000000 VectorD0
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
080002ba  w      .text	00000000 Vector1B4
080002ba  w      .text	00000000 Vector140
080002ba  w      .text	00000000 VectorE4
080002ba  w      .text	00000000 VectorC0
08002670 g     F .text	0000002c Vector158
08002700 g     F .text	00000028 Vector130
080002c0 g     F .text	00000000 _port_switch
08002a80 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
080002ba  w      .text	00000000 Vector1C0
08002a70 g     F .text	00000002 __late_init
080002ba  w      .text	00000000 Vector134
00000000 g       .ARM.exidx	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
080002ba  w      .text	00000000 Vector1D0
080002ba  w      .text	00000000 VectorF0
08002730 g     F .text	0000002c Vector12C
20000878 g       .data	00000000 _data_end
080002ba  w      .text	00000000 Vector13C
080005e4  w    F .text	00000002 .hidden __aeabi_ldiv0
00000000 g       *ABS*	00000000 __ram3_size__
080002ba  w      .text	00000000 Vector100
080002ba  w      .text	00000000 VectorE0
080002ba  w      .text	00000000 VectorF4
080001e0 g       .text	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       .ARM.exidx	00000000 __ram1_start__
08002a84 g       .rodata	00000000 __rodata_base__
080002ba  w      .text	00000000 MemManage_Handler
08001a40 g     F .text	000007d0 main
08002940 g     F .text	00000028 Vector6C
00000000 g       *ABS*	00000000 __ram6_size__
080002ba  w      .text	00000000 VectorA0
08002cf0 g       *ABS*	00000000 __ram2_init_text__
08001500 g     F .text	00000012 SVC_Handler
00000000 g       .ram3	00000000 __ram3_free__
080001e0 g       .text	00000000 __init_array_end
080002ba  w      .text	00000000 VectorC4
08002880 g     F .text	00000028 Vector7C
08002cf0 g       *ABS*	00000000 __ram4_init_text__
080002ba  w      .text	00000000 Vector180
00000000 g       .ram1	00000000 __ram1_noinit__
080025d0 g     F .text	0000009c VectorB0
080002ba  w      .text	00000000 Vector90
080002ba  w      .text	00000000 Vector114
080002d0 g     F .text	00000000 _port_thread_start
080002ba  w      .text	00000000 Vector164
080002ba  w      .text	00000000 Vector60
080002ba  w      .text	00000000 Vector1C
080002ba  w      .text	00000000 Vector1BC
080002ba  w      .text	00000000 Vector1D4
080002ba  w      .text	00000000 Vector17C
00000000 g       .ram2_init	00000000 __ram2_init__
080002ba  w      .text	00000000 Vector48
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
080002ba  w      .text	00000000 Vector1A8
080002ba  w      .text	00000000 Vector16C
200050f8 g       .ram0	00000000 __ram0_clear__
08002910 g     F .text	0000002c Vector70
080002ba  w      .text	00000000 VectorD4
00000000 g       .ram3	00000000 __ram3_noinit__
200050f8 g       .ram0	00000000 __ram0_noinit__
080029f0 g     F .text	00000068 __init_ram_areas
080002ba  w      .text	00000000 Vector4C
00000000 g       .ARM.exidx	00000000 __ram2_start__
080002ba  w      .text	00000000 Vector144
08002850 g     F .text	0000002c Vector80
080002e0 g     F .text	00000000 _port_switch_from_isr
080002ba  w      .text	00000000 Vector15C
00000000 g       *ABS*	00000000 __ram7_end__
080002ba  w      .text	00000000 Vector68
20000400 g       .mstack	00000000 __main_stack_end__
080028b0 g     F .text	0000002c Vector78
00000000 g       .ram5_init	00000000 __ram5_init__
080002be  w    F .text	00000000 _unhandled_exception
080002ba  w      .text	00000000 Vector170
08002970 g     F .text	0000007c Vector88
20000400 g       .pstack	00000000 __main_thread_stack_base__
08002cf0 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
080002ba  w      .text	00000000 Vector104
080002ba  w      .text	00000000 Vector184
080002ba  w      .text	00000000 Vector10C
20000000 g       .ARM.exidx	00000000 __ram0_start__
080002e4 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
080005e4  w    F .text	00000002 .hidden __aeabi_idiv0
080001e0 g       .text	00000000 __init_array_start
08002c78 g       *ABS*	00000000 _textdata_start
080002ba  w      .text	00000000 Vector14C
00000000 g       .ARM.exidx	00000000 __ram5_start__
080002ba  w      .text	00000000 BusFault_Handler
080002ba  w      .text	00000000 Vector50
080002ba  w      .text	00000000 Vector1C8
00000000 g       .ram2	00000000 __ram2_free__
080002ba  w      .text	00000000 Vector194
080002ba  w      .text	00000000 Vector1DC
080026a0 g     F .text	0000002c Vector154
00000000 g       .ram4	00000000 __ram4_free__
20018000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
080002ba  w      .text	00000000 Vector44
080002ba  w      .text	00000000 Vector28
080002ba  w      .text	00000000 VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
080027f0 g     F .text	0000002c VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
080002ba  w      .text	00000000 Vector34
08002210 g     F .text	000001c0 __early_init
08002760 g     F .text	0000002c Vector128
00000000 g       .ARM.exidx	00000000 __ram3_start__
080002ba  w      .text	00000000 VectorA4
00000400 g       *ABS*	00000000 __process_stack_size__
080002ba  w      .text	00000000 Vector20
080002ba  w      .text	00000000 Vector18C
080002ba  w      .text	00000000 Vector174


