#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f26a2bd8b0 .scope module, "testbench_ripple" "testbench_ripple" 2 1;
 .timescale 0 0;
v000001f26a45ed80_0 .var "clk", 0 0;
v000001f26a45e9c0_0 .net "out", 1 0, L_000001f26a45f140;  1 drivers
v000001f26a45f500_0 .var "rstn", 0 0;
E_000001f26a418280 .event posedge, v000001f26a2bdbd0_0;
S_000001f26a2bda40 .scope module, "r0" "ripple" 2 5, 3 14 0, S_000001f26a2bd8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 2 "out";
v000001f26a45eb00_0 .net "clk", 0 0, v000001f26a45ed80_0;  1 drivers
v000001f26a45ee20_0 .net "out", 1 0, L_000001f26a45f140;  alias, 1 drivers
v000001f26a45eec0_0 .net "q0", 0 0, v000001f26a2bbcc0_0;  1 drivers
v000001f26a45f460_0 .net "q1", 0 0, v000001f26a45e8d0_0;  1 drivers
v000001f26a45f000_0 .net "qn0", 0 0, L_000001f26a406220;  1 drivers
v000001f26a45ec40_0 .net "qn1", 0 0, L_000001f26a4064c0;  1 drivers
v000001f26a45ece0_0 .net "rstn", 0 0, v000001f26a45f500_0;  1 drivers
L_000001f26a45f140 .concat [ 1 1 0 0], L_000001f26a406220, L_000001f26a4064c0;
S_000001f26a415640 .scope module, "dff0" "dff" 3 22, 3 1 0, S_000001f26a2bda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qn";
L_000001f26a406220 .functor NOT 1, v000001f26a2bbcc0_0, C4<0>, C4<0>, C4<0>;
v000001f26a2bdbd0_0 .net "clk", 0 0, v000001f26a45ed80_0;  alias, 1 drivers
v000001f26a2b6c80_0 .net "d", 0 0, L_000001f26a406220;  alias, 1 drivers
v000001f26a2bbcc0_0 .var "q", 0 0;
v000001f26a2b67b0_0 .net "qn", 0 0, L_000001f26a406220;  alias, 1 drivers
v000001f26a4157d0_0 .net "rstn", 0 0, v000001f26a45f500_0;  alias, 1 drivers
E_000001f26a417ec0/0 .event negedge, v000001f26a4157d0_0;
E_000001f26a417ec0/1 .event posedge, v000001f26a2bdbd0_0;
E_000001f26a417ec0 .event/or E_000001f26a417ec0/0, E_000001f26a417ec0/1;
S_000001f26a415870 .scope module, "dff1" "dff" 3 28, 3 1 0, S_000001f26a2bda40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qn";
L_000001f26a4064c0 .functor NOT 1, v000001f26a45e8d0_0, C4<0>, C4<0>, C4<0>;
v000001f26a415a00_0 .net "clk", 0 0, v000001f26a2bbcc0_0;  alias, 1 drivers
v000001f26a45e830_0 .net "d", 0 0, L_000001f26a4064c0;  alias, 1 drivers
v000001f26a45e8d0_0 .var "q", 0 0;
v000001f26a45eba0_0 .net "qn", 0 0, L_000001f26a4064c0;  alias, 1 drivers
v000001f26a45ea60_0 .net "rstn", 0 0, v000001f26a45f500_0;  alias, 1 drivers
E_000001f26a418680/0 .event negedge, v000001f26a4157d0_0;
E_000001f26a418680/1 .event posedge, v000001f26a2bbcc0_0;
E_000001f26a418680 .event/or E_000001f26a418680/0, E_000001f26a418680/1;
    .scope S_000001f26a415640;
T_0 ;
    %wait E_000001f26a417ec0;
    %load/vec4 v000001f26a4157d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f26a2bbcc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f26a2b6c80_0;
    %assign/vec4 v000001f26a2bbcc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f26a415870;
T_1 ;
    %wait E_000001f26a418680;
    %load/vec4 v000001f26a45ea60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f26a45e8d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f26a45e830_0;
    %assign/vec4 v000001f26a45e8d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f26a2bd8b0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001f26a45ed80_0;
    %inv;
    %store/vec4 v000001f26a45ed80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f26a2bd8b0;
T_3 ;
    %vpi_call 2 8 "$dumpfile", "ripple.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f26a2bd8b0 {0 0 0};
    %vpi_call 2 10 "$monitor", $time, " %b", v000001f26a45e9c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f26a45f500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f26a45ed80_0, 0;
    %wait E_000001f26a418280;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f26a45f500_0, 0;
    %pushi/vec4 17, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f26a418280;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ripple-test.v";
    "ripple.v";
