# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 430 0.000128 1024 100 1810 81920 19.717 6.85264 180.037 209.177 415.975 416.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 6.4e-05 4096 480 1780 247296 93.2239 55.6254 2173.83 1680.22 4003.03 4003.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 6.4e-05 4096 230 5590 254976 91.5867 55.593 6659.35 1678.32 8485.01 8485.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.000512 2048 190 3790 30208 2.88707 3.46742 216.868 138.209 361.51 361.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 3.2e-05 4096 190 2810 566784 199.953 123.661 7844.08 3667.35 11835.3 11835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1740 3.2e-05 4096 120 2340 604032 96.6617 116.484 5934.22 3467.42 9614.95 9615.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 3.2e-05 2048 210 2520 274432 197.025 56.0645 1817.01 1671.29 3741.62 3741.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 0.000512 512 170 640 34304 1.26531 0.934304 12.541 51.2554 66.0961 66.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 6.4e-05 4096 460 2920 271616 72.4843 55.5864 3786.67 1676.92 5591.77 5591.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 6.4e-05 512 245 920 204800 19.4748 6.70515 119.648 209.189 355.234 355.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 430 0.000128 1024 100 1810 80640 19.6562 6.8423 208.561 207.469 442.722 442.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 6.4e-05 4096 480 1780 247104 93.4617 55.7323 2469.4 1676.28 4295.02 4295.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 6.4e-05 4096 230 5590 254592 91.8605 55.7013 7752.34 1676.28 9576.33 9576.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.000512 2048 190 3790 30096 2.89798 3.46691 258.344 138.324 403.111 403.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 3.2e-05 4096 190 2810 566784 200.386 123.802 8948.26 3666.64 12939.4 12939.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1740 3.2e-05 4096 120 2340 603936 96.9371 116.718 6725.56 3467.16 10406.5 10406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 3.2e-05 2048 210 2520 271872 197.682 56.0238 2106.37 1669.93 4030.24 4030.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 0.000512 512 170 640 34272 1.2687 0.935936 14.5943 51.2372 68.1372 68.2299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 6.4e-05 4096 460 2920 271584 72.6601 55.6974 4330.76 1676.27 6135.5 6135.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 6.4e-05 512 245 920 202752 19.4004 6.66198 140.262 207.397 373.946 374.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 430 0.000128 1024 100 1810 81920 19.7562 6.85478 220.447 209.694 456.949 457.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 6.4e-05 4096 480 1780 247040 93.2858 55.6933 2580.09 1675.46 4404.67 4404.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 6.4e-05 4096 230 5590 254720 91.5505 55.6702 8055.71 1675.46 9878.54 9878.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.000512 2048 190 3790 30080 2.88362 3.46682 268.437 138.121 412.983 413.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 3.2e-05 4096 190 2810 567040 199.652 123.713 9369.5 3659.91 13353.1 13353.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1740 3.2e-05 4096 120 2340 604000 96.5688 116.559 7033.6 3463.4 10710.3 10710.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 3.2e-05 2048 210 2520 276480 196.869 56.119 2234.06 1675.27 4162.55 4162.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 0.000512 512 170 640 33920 1.26362 0.93392 15.0237 50.0561 67.3768 67.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 6.4e-05 4096 460 2920 271680 72.4426 55.6728 4523.13 1675.44 6326.79 6326.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 6.4e-05 512 245 920 204800 19.5826 6.71722 148.296 209.682 384.489 384.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 430 0.000128 1024 100 1810 79872 19.5157 6.8137 200.571 206.296 433.392 433.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 6.4e-05 4096 480 1780 246528 93.1348 55.6216 2402.74 1672.95 4224.58 4224.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 6.4e-05 4096 230 5590 254208 91.3715 55.5846 7508.62 1673.77 9329.49 9329.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.000512 2048 190 3790 29952 2.87744 3.4553 249.371 138.787 394.566 394.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 3.2e-05 4096 190 2810 566784 199.348 123.553 8721.74 3659.06 12704 12704.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1740 3.2e-05 4096 120 2340 603840 96.4564 116.483 6545.22 3464.56 10222.9 10223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 3.2e-05 2048 210 2520 270336 196.85 55.69 2032.66 1664.63 3950.06 3950.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 0.000512 512 170 640 34176 1.26307 0.931872 14.1066 51.1612 67.5665 67.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 6.4e-05 4096 460 2920 271488 72.3476 55.5902 4208.46 1674.98 6011.48 6011.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 6.4e-05 512 245 920 196608 19.57 6.61299 132.511 206.207 365.115 365.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 430 0.000128 1024 100 1810 80000 19.5774 6.8265 203.79 206.308 436.696 436.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 6.4e-05 4096 480 1780 247200 93.5876 55.7773 2439.72 1674.03 4263.25 4263.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 6.4e-05 4096 230 5590 254400 91.9052 55.7507 7598.43 1674.03 9420.27 9420.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.000512 2048 190 3790 30000 2.89347 3.46666 253.141 137.878 405.157 405.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 3.2e-05 4096 190 2810 567200 200.682 123.97 8828.54 3675.54 12829 12829.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1740 3.2e-05 4096 120 2340 604000 97.1184 116.824 6622.55 3468.23 10304.9 10305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 3.2e-05 2048 210 2520 268800 197.497 55.849 2047.7 1675.42 3976.69 3976.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 0.000512 512 170 640 34000 1.27622 0.941216 14.0016 51.1768 67.4936 67.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 6.4e-05 4096 460 2920 271600 72.9754 55.744 4263.79 1676.15 6068.77 6068.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 6.4e-05 512 245 920 198400 19.5523 6.63523 134.942 214.799 376.145 376.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 430 0.000128 1024 100 1810 78848 19.7489 6.82803 206.6 207 440.37 440.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 6.4e-05 4096 480 1780 246400 93.282 55.6747 2484.37 1673.02 4306.49 4306.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 6.4e-05 4096 230 5590 254464 91.4767 55.6588 7748.2 1673.03 9568.52 9568.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.000512 2048 190 3790 30016 2.87914 3.45574 259.165 137.507 403.085 403.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 3.2e-05 4096 190 2810 566272 200.109 123.855 8988.04 3668.01 12980.3 12980.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1740 3.2e-05 4096 120 2340 603904 96.6612 116.586 6754.1 3463.86 10431.4 10431.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 3.2e-05 2048 210 2520 272384 197.419 56.0393 2123.39 1672.75 4049.82 4050.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 0.000512 512 170 640 33600 1.26416 0.927328 14.5692 49.9491 66.8087 66.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 6.4e-05 4096 460 2920 271488 72.5028 55.6428 4342.89 1675.54 6146.69 6146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 6.4e-05 512 245 920 200704 19.4179 6.64426 140.232 206.906 373.418 373.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 430 0.000128 1024 100 1810 80640 19.507 6.82106 211.593 206.333 444.446 444.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 6.4e-05 4096 480 1780 246720 93.4845 55.7281 2505.96 1674.11 4329.42 4329.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 6.4e-05 4096 230 5590 254400 91.7944 55.7015 7815.69 1674.31 9637.63 9637.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.000512 2048 190 3790 30000 2.90195 3.46819 260.775 138.241 405.459 405.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 3.2e-05 4096 190 2810 566400 200.128 123.724 9078.21 3661.28 13063.6 13063.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1740 3.2e-05 4096 120 2340 603840 96.8116 116.663 6815.08 3464.14 10492.9 10493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 3.2e-05 2048 210 2520 268800 198.014 55.9881 2110.95 1668.8 4033.96 4034.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 0.000512 512 170 640 34080 1.2673 0.935808 14.8685 51.247 68.4192 68.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 6.4e-05 4096 460 2920 271200 72.6635 55.724 4382.33 1674.09 6184.92 6185.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 6.4e-05 512 245 920 199680 19.4347 6.62794 140.576 206.307 373.158 373.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 430 0.000128 1024 100 1810 81920 19.6951 6.84806 208.028 209.272 444.038 444.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 6.4e-05 4096 480 1780 246784 93.3938 55.5955 2427.37 1677.41 4253.92 4254.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 6.4e-05 4096 230 5590 254976 91.4466 55.5705 7567.73 1677.31 9392.2 9392.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.000512 2048 190 3790 30208 2.89587 3.48061 253.584 138.342 398.375 398.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 3.2e-05 4096 190 2810 566272 200.182 123.744 8766.55 3672.01 12762.8 12763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1740 3.2e-05 4096 120 2340 603648 96.7188 116.499 6590.22 3467.47 10271.1 10271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 3.2e-05 2048 210 2520 270336 197.592 55.937 2053.98 1671.49 3979.22 3979.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 0.000512 512 170 640 34304 1.26701 0.937856 14.4867 51.294 68.0903 68.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 6.4e-05 4096 460 2920 271360 72.4853 55.5805 4241.06 1677.29 6046.52 6046.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 6.4e-05 512 245 920 204800 19.4419 6.70912 139.517 209.151 375.03 375.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 430 0.000128 1024 100 1810 79872 19.5366 6.81677 204.46 206.599 437.602 437.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 6.4e-05 4096 480 1780 245760 93.507 55.6195 2435.7 1674.89 4259.85 4259.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 6.4e-05 4096 230 5590 253440 91.6763 55.6175 7611.78 1674.89 9434.1 9434.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.000512 2048 190 3790 29952 2.88461 3.46368 253.799 139.182 399.401 399.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 3.2e-05 4096 190 2810 565248 200.091 123.688 8841.08 3667.91 12833 12833.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1740 3.2e-05 4096 120 2340 603648 96.7557 116.581 6652.46 3469.68 10335.6 10335.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 3.2e-05 2048 210 2520 258048 197.391 55.1342 1975.59 1649.67 3878 3878.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 0.000512 512 170 640 33792 1.25565 0.927296 14.4549 49.9411 66.6825 66.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 6.4e-05 4096 460 2920 271104 72.4311 55.5889 4276.48 1674.87 6079.48 6079.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 6.4e-05 512 245 920 196608 19.6067 6.6129 135.259 206.521 368.216 368.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 430 0.000128 1024 100 1810 76800 19.8987 6.82182 212.231 206.634 445.778 445.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 6.4e-05 4096 480 1780 246400 93.7279 55.7096 2600.73 1676.14 4426.44 4426.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 6.4e-05 4096 230 5590 254400 91.768 55.695 8175.96 1676.14 9999.7 9999.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.000512 2048 190 3790 30000 2.8968 3.46931 273.416 139.205 419.064 419.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 3.2e-05 4096 190 2810 566400 200.315 123.817 9366.63 3661.62 13352.7 13352.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1740 3.2e-05 4096 120 2340 604000 96.8458 116.721 7057.34 3468.37 10739.4 10739.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 3.2e-05 2048 210 2520 256000 198.448 55.1243 2099.69 1649.93 4003.41 4003.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 0.000512 512 170 640 33600 1.26186 0.928352 15.5906 49.9511 67.8291 67.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 6.4e-05 4096 460 2920 271200 72.6554 55.6976 4534.15 1676.12 6338.73 6338.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 6.4e-05 512 245 920 192000 20.0025 6.6241 141.658 206.474 374.969 375.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 430 0.000128 1024 100 1810 81920 19.697 6.84256 262.377 209.407 498.515 498.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 6.4e-05 4096 480 1780 245760 93.1243 55.5688 3040.36 1672.31 4861.49 4861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 6.4e-05 4096 230 5590 253952 91.3156 55.5514 9453.06 1673.08 11273.2 11273.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.000512 2048 190 3790 29696 2.85565 3.4248 313.244 135.432 455.029 455.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 3.2e-05 4096 190 2810 565248 200.54 123.924 10974.9 3680.95 14980.6 14980.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1740 3.2e-05 4096 120 2340 603648 96.4035 116.513 8252.92 3468.33 11934.3 11934.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 3.2e-05 2048 210 2520 262144 199.854 55.894 2493.4 1671.65 4421.02 4421.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 0.000512 512 170 640 32768 1.25747 0.912384 17.9518 49.6447 69.8694 69.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 6.4e-05 4096 460 2920 270336 72.2979 55.5529 5284.15 1672.29 7084.4 7084.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 6.4e-05 512 245 920 196608 20.0931 6.70768 168.421 209.216 404.65 404.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 430 0.000128 1024 100 1815 81920 19.6973 6.84038 181.273 208.989 416.996 417.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 6.4e-05 4096 480 1785 246784 93.5539 55.6129 4078.67 1675.61 5903.59 5903.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 6.4e-05 4096 230 5595 254720 91.5027 55.5848 6636.06 1675.71 8459.01 8459.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.000512 2048 190 3795 30272 2.88755 3.47584 221.68 141.121 369.239 369.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 3.2e-05 4096 190 2805 567040 199.641 123.61 7696.86 3665.58 11686 11686.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1740 3.2e-05 4096 120 2340 604096 96.8979 116.444 10504.7 3464.93 14183.2 14183.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 3.2e-05 2048 210 2520 274432 197.843 56.1377 1815.78 1675.56 3745.55 3745.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 0.000512 512 170 645 34304 1.26333 0.935264 12.2376 51.2108 65.7501 65.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1760 6.4e-05 4096 460 2925 271744 72.4677 55.5888 3724.6 1676.29 5529.05 5529.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 6.4e-05 512 245 930 204800 19.431 6.70688 121.245 208.947 356.541 356.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 430 0.000128 1024 100 1815 83200 19.7284 6.85917 187.206 209.832 423.814 423.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 6.4e-05 4096 480 1785 246720 93.9709 55.7286 4209.31 1676.84 6035.99 6036.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 6.4e-05 4096 230 5595 254720 91.9524 55.7076 6687.85 1676.95 8512.6 8512.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.000512 2048 190 3795 30240 2.9063 3.47424 224.594 137.902 368.95 369.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 3.2e-05 4096 190 2805 567040 200.794 123.962 7762.63 3668.86 11756.5 11756.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1740 3.2e-05 4096 120 2340 604080 96.9648 116.714 5828.36 3467.69 9509.88 9510.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 3.2e-05 2048 210 2520 273920 198.144 56.1356 1832.51 1676.77 3763.78 3763.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 0.000512 512 170 645 34240 1.26304 0.933696 12.5526 51.2113 66.0631 66.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1760 6.4e-05 4096 460 2925 271680 72.7642 55.7124 3749.86 1676.83 5555.27 5555.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 6.4e-05 512 245 930 204800 19.6255 6.72771 122.531 209.785 358.881 359.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 430 0.000128 1024 100 1815 81408 19.6874 6.84032 181.209 208.447 416.372 416.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 6.4e-05 4096 480 1785 246528 93.6007 55.679 4014.31 1675.96 5839.69 5839.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 6.4e-05 4096 230 5595 254592 91.655 55.6589 6666.5 1676.07 8490.02 8490.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.000512 2048 190 3795 30240 2.89978 3.46726 222.908 140.978 370.327 370.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 3.2e-05 4096 190 2805 566784 200.162 123.773 7737.55 3667.8 11729.6 11729.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1740 3.2e-05 4096 120 2340 604032 96.6324 116.551 5816.56 3466.38 9496.28 9496.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 3.2e-05 2048 210 2520 273408 197.808 55.9807 1817.4 1673.87 3745.28 3745.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 0.000512 512 170 645 34368 1.26528 0.93696 12.5461 51.2801 66.1305 66.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1760 6.4e-05 4096 460 2925 271680 72.5178 55.6626 3744.63 1676.97 5549.89 5549.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 6.4e-05 512 245 930 202752 19.4848 6.68765 120.674 208.388 355.447 355.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 430 0.000128 1024 100 1815 82432 19.7384 6.8567 188.079 209.484 424.35 424.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 6.4e-05 4096 480 1785 246400 93.8001 55.7195 2197.48 1676.55 4023.69 4023.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 6.4e-05 4096 230 5595 254464 91.9544 55.6951 6785.18 1676.33 8609.3 8609.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.000512 2048 190 3795 30240 2.90602 3.47549 229.267 138.606 374.332 374.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 3.2e-05 4096 190 2805 566720 200.708 123.888 7877.86 3672.1 11874.8 11875.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1740 3.2e-05 4096 120 2340 604016 96.867 116.67 5940.26 3470.61 9624.56 9624.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 3.2e-05 2048 210 2520 272384 198.153 56.066 1856.3 1673.8 3784.55 3784.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 0.000512 512 170 645 34272 1.26941 0.938688 12.894 51.2852 66.4886 66.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 6.4e-05 4096 460 2925 271488 72.7558 55.715 3811.41 1676.31 5616.31 5616.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 6.4e-05 512 245 930 204288 19.6318 6.72723 124.96 216.756 368.288 368.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 430 0.000128 1024 100 1815 81920 19.6965 6.83968 186.805 209.177 422.718 422.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 6.4e-05 4096 480 1785 246784 93.3714 55.6118 2247.3 1677.04 4073.46 4073.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 6.4e-05 4096 230 5595 254464 91.5806 55.6317 6847.3 1676.94 8671.59 8671.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.000512 2048 190 3795 30208 2.88406 3.47136 225.121 137.618 369.172 369.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 3.2e-05 4096 190 2805 566784 199.9 123.641 8068.08 3666.91 12058.8 12059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1740 3.2e-05 4096 120 2340 604032 96.6813 116.483 6096.36 3467.29 9776.97 9777.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 3.2e-05 2048 210 2520 270336 197.929 55.9204 1848.83 1671.29 3774.19 3774.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 0.000512 512 170 645 34304 1.26611 0.937984 12.9698 51.2494 66.5224 66.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 6.4e-05 4096 460 2925 271616 72.447 55.588 3893.27 1677.01 5698.42 5698.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 6.4e-05 512 245 930 204800 19.4621 6.70461 123.511 209.111 359.002 359.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 430 0.000128 1024 100 1815 80640 19.6375 6.84058 213.517 207.293 447.477 447.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 6.4e-05 4096 480 1785 246528 93.7036 55.7097 2517.18 1674.87 4341.6 4341.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 6.4e-05 4096 230 5595 254592 91.7717 55.7043 7829.24 1675.31 9652.18 9652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.000512 2048 190 3795 30096 2.89587 3.46902 263.285 140.467 410.195 410.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 3.2e-05 4096 190 2805 566208 200.497 123.869 9061.19 3664.29 13050.1 13050.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1740 3.2e-05 4096 120 2340 603936 96.7741 116.689 6812.63 3464.33 10490.6 10490.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 3.2e-05 2048 210 2520 271872 197.453 55.9285 2142.01 1668.52 4064.14 4064.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 0.000512 512 170 645 34272 1.26394 0.940032 15.0164 51.216 68.5373 68.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 6.4e-05 4096 460 2925 271584 72.6366 55.7019 4388.41 1674.85 6191.71 6191.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 6.4e-05 512 245 930 198144 19.6951 6.66214 140.946 207.294 374.814 374.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 430 0.000128 1024 100 1815 81920 19.7618 6.85731 211.804 209.912 448.527 448.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 6.4e-05 4096 480 1785 246400 93.506 55.6756 2449.94 1677.21 4276.47 4276.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 6.4e-05 4096 230 5595 254720 91.5532 55.6641 7636.83 1677.21 9461.4 9461.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.000512 2048 190 3795 30080 2.89267 3.46698 256.4 139.511 402.345 402.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 3.2e-05 4096 190 2805 566400 200.02 123.858 8838.8 3679.26 12842.2 12842.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1740 3.2e-05 4096 120 2340 603840 96.5922 116.603 6652.04 3482.82 10348.2 10348.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 3.2e-05 2048 210 2520 271360 197.773 56.0497 2086.2 1677.03 4017.28 4017.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 0.000512 512 170 645 33920 1.2665 0.93296 14.4429 50.081 66.8262 66.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 6.4e-05 4096 460 2925 271680 72.4296 55.6686 4281.66 1677.2 6087.07 6087.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 6.4e-05 512 245 930 204800 19.5882 6.72602 142.158 218.99 387.674 387.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 430 0.000128 1024 100 1815 79872 19.505 6.81587 220.67 206.442 453.625 453.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 6.4e-05 4096 480 1785 245760 93.3224 55.6029 2607.13 1674.2 4430.39 4430.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 6.4e-05 4096 230 5595 254208 91.3337 55.6046 8114.66 1674.16 9935.91 9936.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.000512 2048 190 3795 29952 2.87549 3.45552 272.019 136.532 414.954 415.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 3.2e-05 4096 190 2805 566016 199.648 123.685 9403.27 3672.65 13399.5 13399.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1740 3.2e-05 4096 120 2340 603840 96.3833 116.477 7075.55 3466.9 10755.5 10755.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 3.2e-05 2048 210 2520 270336 196.353 55.6713 2210.79 1665.66 4128.7 4128.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 0.000512 512 170 645 34176 1.26122 0.93184 15.7676 51.1821 69.2466 69.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 6.4e-05 4096 460 2925 271488 72.2707 55.593 4554.24 1676.24 6358.46 6358.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 6.4e-05 512 245 930 196608 19.5428 6.61091 145.963 206.35 378.68 378.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 430 0.000128 1024 100 1815 80000 19.5831 6.82394 218.907 206.306 451.816 451.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 6.4e-05 4096 480 1785 246400 93.5821 55.7629 2596.58 1674.05 4420.11 4420.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 6.4e-05 4096 230 5595 254400 91.8567 55.7446 8050.14 1674.04 9871.94 9872.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.000512 2048 190 3795 30000 2.89526 3.46432 269.832 137.803 414.07 414.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 3.2e-05 4096 190 2805 566400 201.056 124.086 9357.08 3677.84 13360.4 13360.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1740 3.2e-05 4096 120 2340 603800 97.0815 116.863 7024.9 3474.36 10713.4 10713.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 3.2e-05 2048 210 2520 268800 197.111 55.8015 2186.51 1669.67 4109.32 4109.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 0.000512 512 170 645 34000 1.27286 0.93984 15.6011 51.1777 69.0933 69.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 6.4e-05 4096 460 2925 271600 72.8852 55.7348 4529.13 1676.21 6334.07 6334.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 6.4e-05 512 245 930 198400 19.5386 6.6296 146.122 206.296 378.805 378.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 430 0.000128 1024 100 1815 78848 19.753 6.8311 217.175 207.178 451.127 451.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 6.4e-05 4096 480 1785 245504 93.5503 55.677 2611.11 1674.45 4434.92 4435.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 6.4e-05 4096 230 5595 253568 91.5912 55.6699 8105.69 1674.46 9927.55 9927.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.000512 2048 190 3795 30016 2.87875 3.45907 272.653 137.804 416.863 416.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 3.2e-05 4096 190 2805 566272 200.125 123.831 9432.48 3668.82 13425.6 13425.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1740 3.2e-05 4096 120 2340 603904 96.6147 116.615 7100.15 3466.92 10780.5 10780.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 3.2e-05 2048 210 2520 272384 197.341 56.0028 2232.17 1674.34 4160.07 4160.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 0.000512 512 170 645 33600 1.2591 0.925696 15.3141 49.9721 67.5716 67.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 6.4e-05 4096 460 2925 271488 72.4669 55.6503 4567.66 1676.89 6372.78 6372.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 6.4e-05 512 245 930 200704 19.4126 6.64531 148.829 207.079 382.176 382.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 430 0.000128 1024 100 1815 80640 19.4782 6.8207 218.577 206.311 451.385 451.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 6.4e-05 4096 480 1785 245760 93.7934 55.7229 2578.91 1673.95 4402.52 4402.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 6.4e-05 4096 230 5595 254400 91.7555 55.707 8036.87 1673.94 9858.42 9858.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.000512 2048 190 3795 30000 2.89776 3.47136 268.099 136.01 410.551 410.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 3.2e-05 4096 190 2805 565440 200.657 123.911 9305.13 3673.89 13303.9 13304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1740 3.2e-05 4096 120 2340 603840 96.7619 116.69 7011.51 3472.88 10698 10698.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 3.2e-05 2048 210 2520 268800 197.872 55.999 2167.41 1681.92 4103.42 4103.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 0.000512 512 170 645 34080 1.26797 0.937376 15.3095 51.2451 68.8625 68.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 6.4e-05 4096 460 2925 271200 72.6355 55.7019 4509.69 1673.92 6312.05 6312.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 6.4e-05 512 245 930 199680 19.4268 6.63293 145.158 206.202 377.632 377.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 430 0.000128 1024 100 1815 81920 19.6933 6.84336 212.74 209.122 448.595 448.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 6.4e-05 4096 480 1785 246784 93.357 55.5986 2481.75 1676.11 4306.95 4307.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 6.4e-05 4096 230 5595 253952 91.6889 55.5816 7683.38 1676.89 9507.68 9507.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.000512 2048 190 3795 30208 2.8904 3.47946 258.681 138.433 403.559 403.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 3.2e-05 4096 190 2805 566272 200.084 123.739 8928.57 3679.36 12932.1 12932.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1740 3.2e-05 4096 120 2340 603648 96.6322 116.478 6715.31 3464.99 10393.6 10393.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 3.2e-05 2048 210 2520 270336 197.483 55.9564 2091.41 1670.29 4015.37 4015.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 0.000512 512 170 645 34304 1.26803 0.937984 14.7071 51.2737 68.2875 68.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 6.4e-05 4096 460 2925 271360 72.5032 55.5868 4324.49 1676.09 6128.77 6128.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 6.4e-05 512 245 930 204800 19.4301 6.71165 142.797 209.01 378.165 378.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 430 0.000128 1024 100 1815 79872 19.5391 6.81574 242.661 206.601 475.812 475.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 6.4e-05 4096 480 1785 245760 93.4177 55.6145 2861.49 1674.89 4685.56 4685.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 6.4e-05 4096 230 5595 253440 91.583 55.6012 8841.11 1674.89 10663.3 10663.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.000512 2048 190 3795 29952 2.884 3.46762 297.451 135.629 439.507 439.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 3.2e-05 4096 190 2805 565248 199.829 123.632 10288.4 3663.25 14275.4 14275.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1740 3.2e-05 4096 120 2340 603648 96.6589 116.624 7753.07 3481.75 11448.3 11448.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 3.2e-05 2048 210 2520 258048 197.233 55.0269 2314.51 1649.67 4216.66 4216.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 0.000512 512 170 645 33792 1.25952 0.926016 17.3775 49.9371 69.6014 69.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 6.4e-05 4096 460 2925 271104 72.3725 55.5935 4985.11 1674.87 6788.06 6788.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 6.4e-05 512 245 930 196608 19.6032 9.08269 160.024 206.445 395.367 395.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 430 0.000128 1024 100 1815 76800 19.9044 6.83002 234.646 206.611 468.183 468.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 6.4e-05 4096 480 1785 246400 93.6171 55.7238 2888.63 1676.15 4714.26 4714.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 6.4e-05 4096 230 5595 254400 91.7269 55.701 9019.75 1675.96 10843.3 10843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.000512 2048 190 3795 30000 2.88973 3.46931 300.042 140.016 446.491 446.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 3.2e-05 4096 190 2805 564800 201.31 124.101 10321.8 3670.03 14317.6 14317.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1740 3.2e-05 4096 120 2340 603600 96.8181 116.809 7807.73 3470.17 11491.7 11491.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 3.2e-05 2048 210 2520 256000 198.361 55.1977 2314.56 1649.75 4218.09 4218.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 0.000512 512 170 645 33600 1.26451 0.925856 17.8544 49.9448 70.091 70.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 6.4e-05 4096 460 2925 271200 72.6162 55.6966 5019.77 1675.94 6824.12 6824.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 6.4e-05 512 245 930 192000 19.9981 6.6263 158.732 206.459 392.026 392.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 430 0.000128 1024 100 1815 81920 19.7068 6.84646 226.55 209.408 462.708 462.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 6.4e-05 4096 480 1785 245760 93.1219 55.5631 2636.68 1672.25 4457.76 4457.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 6.4e-05 4096 230 5595 251904 91.6686 55.5522 8094.98 1673.12 9915.47 9915.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.000512 2048 190 3795 29696 2.85741 3.43053 272.998 135.19 414.547 414.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 3.2e-05 4096 190 2805 565248 200.629 123.958 9485.13 3674.45 13484.5 13484.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1740 3.2e-05 4096 120 2340 603648 96.4357 116.524 7164.74 3468.24 10846.1 10846.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 3.2e-05 2048 210 2520 262144 200.028 55.8961 2163.06 1671.71 4090.91 4091.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 0.000512 512 170 645 32768 1.25766 0.916608 15.311 49.6437 67.224 67.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 6.4e-05 4096 460 2925 270336 72.3095 55.5569 4590.84 1672.24 6391.05 6391.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 6.4e-05 512 245 930 196608 20.1143 6.7072 146.754 209.21 383.003 383.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 430 0.000128 1024 100 1820 81920 19.6873 6.83622 171.891 209.136 407.741 407.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 6.4e-05 4096 480 1780 247040 93.353 55.6043 3999.82 1676.76 5825.67 5825.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 6.4e-05 4096 230 5600 254720 91.4814 55.5848 6250.79 1677.1 8075.09 8075.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.000512 2048 190 3800 30208 2.89123 3.4721 209.881 140.054 356.372 356.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 3.2e-05 4096 190 2820 567040 199.549 123.615 7273.93 3665.6 11263 11263.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1740 3.2e-05 4096 120 2340 604160 96.4488 116.41 5478.45 3467.7 9159.16 9159.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 3.2e-05 2048 210 2520 274432 197.69 55.9881 1718.51 1676.81 3649.22 3649.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 0.000512 512 170 640 34176 1.26182 0.933632 11.6509 51.2297 65.1761 65.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1760 6.4e-05 4096 460 2920 271616 72.4692 55.5868 3498.83 1677.43 5304.42 5304.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 6.4e-05 512 245 920 202752 19.6177 6.7039 112.861 209.089 348.486 348.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 430 0.000128 1024 100 1820 81920 19.786 6.86394 193.477 209.658 429.98 430.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 6.4e-05 4096 480 1780 247040 93.6659 55.7363 4310.2 1675.39 6135.13 6135.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 6.4e-05 4096 230 5600 254720 91.8804 55.7135 7029.97 1675.4 8853.11 8853.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.000512 2048 190 3800 30160 2.90109 3.47395 236.243 142.735 385.431 385.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 3.2e-05 4096 190 2820 567040 200.751 123.945 8182.51 3665.62 12173.1 12173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1740 3.2e-05 4096 120 2340 604160 96.8566 116.675 6115.33 3464.07 9793.1 9793.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 3.2e-05 2048 210 2520 273920 197.889 56.1576 1931.94 1675.3 3861.51 3861.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 0.000512 512 170 640 34080 1.26378 0.932768 13.272 51.1916 66.7621 66.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1760 6.4e-05 4096 460 2920 271520 72.6917 55.7024 3931.38 1675.37 5735.25 5735.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 6.4e-05 512 245 920 204800 19.6158 6.72608 129.314 209.601 365.471 365.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 430 0.000128 1024 100 1820 81408 19.6698 6.84582 179.463 208.297 414.468 414.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 6.4e-05 4096 480 1780 246912 93.2274 55.6796 2108.04 1674.79 3931.88 3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 6.4e-05 4096 230 5600 254592 91.5788 55.6626 6523.4 1674.79 8345.57 8345.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.000512 2048 190 3800 30240 2.8937 3.47405 220.051 139.688 366.182 366.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 3.2e-05 4096 190 2820 566784 200.005 123.816 7593.12 3662.76 11580 11580.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1740 3.2e-05 4096 120 2340 604032 96.4671 116.524 5671.97 3464.15 9349.27 9349.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 3.2e-05 2048 210 2520 273408 197.71 55.9913 1792.85 1672.62 3719.4 3719.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 0.000512 512 170 640 34176 1.26774 0.940032 12.1636 51.2627 65.7368 65.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 6.4e-05 4096 460 2920 271488 72.588 55.6564 3651.3 1675.79 5455.44 5455.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 6.4e-05 512 245 920 202752 19.4847 6.68835 118.018 208.356 352.76 352.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 430 0.000128 1024 100 1820 80640 19.9324 6.85645 181.051 209.336 417.368 417.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 6.4e-05 4096 480 1780 246848 93.594 55.7038 2151.47 1675.17 3976.08 3976.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 6.4e-05 4096 230 5600 254464 91.9226 55.7157 6615.89 1675.18 8438.84 8438.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.000512 2048 190 3800 30240 2.90627 3.47341 223.223 138.7 368.376 368.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 3.2e-05 4096 190 2820 566720 200.577 123.874 7719.53 3662.82 11707.1 11707.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1740 3.2e-05 4096 120 2340 604016 96.729 116.669 5794.7 3463.99 9472.24 9472.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 3.2e-05 2048 210 2520 272384 198.126 56.0309 1807.8 1672.71 3734.89 3735.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 0.000512 512 170 640 34272 1.27008 0.939392 12.7597 51.2655 66.336 66.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 6.4e-05 4096 460 2920 271488 72.7643 55.7098 3710.79 1675.18 5514.55 5514.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 6.4e-05 512 245 920 204288 19.6002 6.72973 121.901 209.354 357.797 357.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 430 0.000128 1024 100 1820 81920 19.7033 6.84851 181.532 209.176 417.454 417.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 6.4e-05 4096 480 1780 246784 93.2946 55.6072 2171.6 1676.94 3997.58 3997.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 6.4e-05 4096 230 5600 254464 91.5657 55.5909 6638.13 1676.94 8462.36 8462.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.000512 2048 190 3800 30080 2.88819 3.46355 216.595 140.683 363.7 363.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 3.2e-05 4096 190 2820 566784 199.819 123.606 7831.66 3666.32 11821.7 11821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1740 3.2e-05 4096 120 2340 604032 96.5329 116.465 5885.85 3470.77 9569.77 9569.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 3.2e-05 2048 210 2520 270336 197.801 55.8433 1785.8 1671.3 3710.96 3711.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 0.000512 512 170 640 34048 1.26758 0.933248 12.4355 51.2542 65.9891 66.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 6.4e-05 4096 460 2920 271360 72.5362 55.5889 3758.1 1677.1 5563.42 5563.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 6.4e-05 512 245 920 200704 19.7395 6.71206 116.025 209.11 351.799 351.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 430 0.000128 1024 100 1820 80640 19.6319 6.83731 225.409 207.491 459.561 459.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 6.4e-05 4096 480 1780 246528 93.6402 55.7347 2632.15 1676.53 4458.19 4458.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 6.4e-05 4096 230 5600 254592 91.7 55.7094 8180.55 1676.83 10004.9 10005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.000512 2048 190 3800 30096 2.89914 3.46349 275.669 140.115 422.218 422.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 3.2e-05 4096 190 2820 566208 200.417 123.892 9513.48 3667.76 13505.8 13506.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1740 3.2e-05 4096 120 2340 603936 96.7697 116.7 7123.33 3467.5 10804.5 10804.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 3.2e-05 2048 210 2520 271872 197.268 55.9596 2246.08 1670.12 4169.64 4169.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 0.000512 512 170 640 33984 1.27357 0.935936 15.699 51.2405 69.2504 69.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 6.4e-05 4096 460 2920 271296 72.6389 55.688 4580.71 1676.46 6385.6 6385.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 6.4e-05 512 245 920 198144 19.6851 6.66218 147.388 207.497 381.452 381.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 430 0.000128 1024 100 1820 78336 19.4635 6.79984 152.97 204.495 383.919 384.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 6.4e-05 4096 480 1780 246528 93.4006 55.6773 1828.58 1676.86 3654.66 3654.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 6.4e-05 4096 230 5600 254592 91.4366 55.6708 5675.41 1677.06 7499.72 7499.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.000512 2048 190 3800 29952 2.88829 3.47174 191.087 137.162 334.68 334.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 3.2e-05 4096 190 2820 565632 200.29 123.928 6574.13 3675.7 10574.3 10574.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1740 3.2e-05 4096 120 2340 603648 96.5548 116.643 4934.98 3468.35 8616.68 8616.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 3.2e-05 2048 210 2520 267264 196.248 55.4183 1533.44 1657.95 3443.27 3443.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 0.000512 512 170 640 33408 1.26362 0.932224 11.0233 50.0433 63.3643 63.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 6.4e-05 4096 460 2920 271296 72.4443 55.6519 3176.13 1676.86 4981.19 4981.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 6.4e-05 512 245 920 193536 19.5245 6.57232 100.469 204.376 331.152 331.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 430 0.000128 1024 100 1820 81920 19.7623 6.85549 218.404 209.744 454.957 455.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 6.4e-05 4096 480 1780 247040 93.1805 55.6891 2546.53 1675.85 4371.38 4371.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 6.4e-05 4096 230 5600 254720 91.4895 55.6706 7939.69 1675.86 9762.85 9762.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.000512 2048 190 3800 30080 2.88362 3.46838 265.934 140.346 412.703 412.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 3.2e-05 4096 190 2820 566400 199.827 123.812 9224.79 3664.21 13212.9 13213.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1740 3.2e-05 4096 120 2340 604000 96.5317 116.581 6918.29 3464.18 10595.7 10595.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 3.2e-05 2048 210 2520 271360 197.557 56.1106 2169.3 1675.67 4098.86 4099.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 0.000512 512 170 640 33920 1.26365 0.932832 15.1773 50.0643 67.5417 67.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 6.4e-05 4096 460 2920 271360 72.5097 55.6749 4446.46 1675.84 6250.59 6250.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 6.4e-05 512 245 920 204800 19.5674 6.72365 145.709 209.658 381.876 382.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 430 0.000128 1024 100 1820 76800 19.8332 6.81446 144.544 206.555 377.944 378.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 6.4e-05 4096 480 1780 247040 93.0802 55.6017 1776.84 1677.44 3603.1 3603.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 6.4e-05 4096 230 5600 254720 91.314 55.5868 5531.37 1677.45 7355.85 7355.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.000512 2048 190 3800 29760 2.87744 3.4553 184.545 138.911 329.867 329.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 3.2e-05 4096 190 2820 565760 200.123 123.81 6409.54 3680.6 10414.3 10414.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1740 3.2e-05 4096 120 2340 603840 96.1835 116.412 4816.7 3466.78 8496.26 8496.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 3.2e-05 2048 210 2520 266240 199.145 56.0311 1478.08 1677.05 3410.52 3410.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 0.000512 512 170 640 33280 1.26227 0.925504 10.4395 49.9182 62.6471 62.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 6.4e-05 4096 460 2920 271360 72.3922 55.5889 3097.3 1677.61 4903 4903.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 6.4e-05 512 245 920 194560 19.7338 6.61635 98.2149 206.419 331.199 331.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 430 0.000128 1024 100 1820 79872 19.4984 6.81258 201.24 206.29 434.031 434.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 6.4e-05 4096 480 1780 246528 93.0651 55.6134 2392.86 1672.87 4214.55 4214.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 6.4e-05 4096 230 5600 254208 91.3172 55.6378 7455.85 1673.79 9276.73 9276.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.000512 2048 190 3800 29952 2.87744 3.45651 248.447 135.666 390.517 390.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 3.2e-05 4096 190 2820 566016 199.698 123.701 8667.55 3670.64 12661.9 12662.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1740 3.2e-05 4096 120 2340 603840 96.3484 116.492 6505.17 3464.31 10182.5 10182.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 3.2e-05 2048 210 2520 270336 196.521 55.978 2026.49 1664.41 3943.62 3943.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 0.000512 512 170 640 33792 1.27091 0.934112 14.0488 51.1619 67.5196 67.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 6.4e-05 4096 460 2920 271104 72.3985 55.596 4171.05 1674.91 5974.06 5974.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 6.4e-05 512 245 920 196608 19.5732 6.61984 131.617 206.199 364.22 364.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 430 0.000128 1024 100 1820 79872 19.5143 6.81648 144.395 206.458 377.382 377.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 6.4e-05 4096 480 1780 245760 93.4032 55.6157 1696.07 1673.81 3519.04 3519.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 6.4e-05 4096 230 5600 253440 91.5751 55.595 5291.02 1673.72 7112.05 7112.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.000512 2048 190 3800 29952 2.88877 3.46998 177.592 134.625 318.648 318.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 3.2e-05 4096 190 2820 565248 199.792 123.614 6112.85 3660.67 10097.2 10097.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1740 3.2e-05 4096 120 2340 603648 96.5002 116.552 4591.54 3471.68 8276.43 8276.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 3.2e-05 2048 210 2520 258048 197.173 55.2858 1376.96 1648.64 3278.28 3278.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 0.000512 512 170 640 33024 1.26698 0.924352 9.92672 49.9211 62.1431 62.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 6.4e-05 4096 460 2920 270336 72.5135 55.5929 2944.7 1673.71 4746.62 4746.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 6.4e-05 512 245 920 196608 19.59 6.61658 94.8136 206.303 327.533 327.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 430 0.000128 1024 100 1820 80000 19.5948 6.83165 220.203 206.342 453.161 453.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 6.4e-05 4096 480 1780 246400 93.5283 55.7629 2486.31 1674.25 4309.98 4310.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 6.4e-05 4096 230 5600 254400 91.9062 55.767 7732.44 1674.35 9554.61 9554.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.000512 2048 190 3800 30000 2.89558 3.46294 259.704 141.347 407.48 407.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 3.2e-05 4096 190 2820 566400 201.046 124.11 9007.98 3670.34 13003.8 13004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1740 3.2e-05 4096 120 2340 604000 97.0352 116.792 6744.19 3464.47 10422.6 10422.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 3.2e-05 2048 210 2520 268800 197.171 55.8225 2100.06 1665.43 4018.7 4018.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 0.000512 512 170 640 34000 1.27398 0.933888 14.6241 51.1856 68.1173 68.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 6.4e-05 4096 460 2920 271600 72.9047 55.7355 4342.33 1676.37 6147.45 6147.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 6.4e-05 512 245 920 198400 19.5388 6.6343 138.562 206.238 371.189 371.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 430 0.000128 1024 100 1820 76800 19.897 6.82448 142.726 206.636 376.276 376.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 6.4e-05 4096 480 1780 246400 93.6328 55.7179 1748.74 1676.19 3574.42 3574.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 6.4e-05 4096 230 5600 254400 91.7212 55.6929 5420.19 1676.19 7243.93 7244.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.000512 2048 190 3800 30000 2.89302 3.47242 182.549 135.942 324.929 325.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 3.2e-05 4096 190 2820 564800 201.248 124.121 6285.77 3672.4 10283.8 10284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1740 3.2e-05 4096 120 2340 604000 96.7575 116.742 4716.07 3468.4 8398.12 8398.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 3.2e-05 2048 210 2520 256000 198.227 55.1624 1400.95 1649.97 3304.53 3304.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 0.000512 512 170 640 33600 1.26362 0.928032 10.4473 49.9474 62.6878 62.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 6.4e-05 4096 460 2920 271200 72.6731 55.6995 3032.24 1676.18 4836.89 4836.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 6.4e-05 512 245 920 192000 20.021 6.62979 94.824 206.478 328.17 328.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 430 0.000128 1024 100 1820 78848 19.7465 6.82614 265.002 207.196 498.96 499.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 6.4e-05 4096 480 1780 246400 93.2004 55.6819 3158.95 1674.74 4982.71 4982.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 6.4e-05 4096 230 5600 253568 91.5583 55.6507 9760.43 1675.57 11583.3 11583.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.000512 2048 190 3800 30016 2.88189 3.45504 329.221 139.623 475.255 475.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 3.2e-05 4096 190 2820 566272 199.93 123.828 11384.4 3676.08 15384.5 15384.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1740 3.2e-05 4096 120 2340 603904 96.593 116.621 8515.9 3467.18 12196.5 12196.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 3.2e-05 2048 210 2520 272384 197.145 56.107 2684.31 1674.38 4612.16 4612.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 0.000512 512 170 640 33600 1.2616 0.927744 19.1534 49.9777 71.4216 71.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 6.4e-05 4096 460 2920 271488 72.406 55.6607 5476.5 1677.06 7281.74 7281.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 6.4e-05 512 245 920 200704 19.4094 6.64576 177.83 207.099 411.195 411.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 430 0.000128 1024 100 1820 71680 19.8475 6.76669 156.697 202.347 385.85 386.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1440 6.4e-05 4096 480 1780 245504 93.3404 55.6287 2072.47 1673.64 3895.22 3895.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1050 6.4e-05 4096 230 5600 252672 91.4907 55.6073 6440.37 1673.85 8261.47 8261.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.000512 2048 190 3800 29568 2.87098 3.44125 214.472 139.267 360.125 360.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 3.2e-05 4096 190 2820 564480 200.07 123.74 7513.56 3671.45 11509.1 11509.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1740 3.2e-05 4096 120 2340 603456 96.3527 116.555 5638.87 3465.1 9317.04 9317.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 3.2e-05 2048 210 2520 258048 197.824 55.3108 1676.15 1653.95 3583.46 3583.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 0.000512 512 170 640 33152 1.27123 0.93184 12.5043 50.0306 64.8367 64.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 6.4e-05 4096 460 2920 270592 72.3849 55.5991 3627.54 1673.75 5429.38 5429.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 6.4e-05 512 245 920 186368 19.6836 9.44621 110.214 202.177 341.737 341.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 430 0.000128 1024 100 1820 76800 19.91 6.82445 246.804 206.506 480.245 480.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 6.4e-05 4096 480 1780 246720 93.3977 55.7292 3043.76 1675.53 4868.55 4868.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 6.4e-05 4096 230 5600 254400 91.7241 55.7078 9433.32 1675.53 11256.4 11256.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.000512 2048 190 3800 30000 2.8905 3.47267 316.037 139.041 461.513 461.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 3.2e-05 4096 190 2820 565440 200.543 123.875 10961.3 3665.51 14951.5 14951.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1740 3.2e-05 4096 120 2340 603840 96.6612 116.677 8212.03 3467.06 11892.6 11892.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 3.2e-05 2048 210 2520 268800 197.645 56.0428 2544.45 1670.08 4468.45 4468.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 0.000512 512 170 640 34080 1.27386 0.939712 18.882 51.2698 72.4694 72.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 6.4e-05 4096 460 2920 271200 72.5854 55.6892 5276.44 1675.51 7080.33 7080.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 6.4e-05 512 245 920 199680 19.4108 6.62986 170.411 206.396 403.064 403.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 430 0.000128 1024 100 1820 76800 19.8658 6.82394 167.402 206.493 400.779 400.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 6.4e-05 4096 480 1780 245760 93.1241 55.6175 2053.66 1669.72 3872.25 3872.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 6.4e-05 4096 230 5600 253440 91.3988 55.617 6358.8 1670.46 8176.44 8176.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.000512 2048 190 3800 29280 2.86061 3.42352 209.434 136.44 352.232 352.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 3.2e-05 4096 190 2820 564480 201.29 124.177 7400.69 3668.78 11395.2 11395.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1740 3.2e-05 4096 120 2340 603360 96.5829 116.693 5548.55 3469.55 9231.54 9231.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 3.2e-05 2048 210 2520 261120 196.224 55.1017 1675.72 1648.37 3575.65 3575.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 0.000512 512 170 640 33600 1.26294 0.927808 12.2648 49.949 64.5072 64.6007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 6.4e-05 4096 460 2920 270720 72.5253 55.6665 3562.11 1674.71 5365.12 5365.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 6.4e-05 512 245 920 199680 19.3713 6.62938 115.144 206.305 347.669 347.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 430 0.000128 1024 100 1820 81920 19.6863 6.84266 254.484 209.089 490.291 490.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 6.4e-05 4096 480 1780 246784 93.2954 55.609 2963.92 1675.88 4788.84 4788.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 6.4e-05 4096 230 5600 253952 91.5911 55.5952 9179.47 1676.87 11003.7 11003.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.000512 2048 190 3800 29952 2.89338 3.48384 306.586 139.252 452.289 452.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 3.2e-05 4096 190 2820 566272 199.923 123.743 10693.6 3671.39 14688.9 14689.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1740 3.2e-05 4096 120 2340 603648 96.5364 116.49 8026.01 3464.62 11703.8 11704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 3.2e-05 2048 210 2520 270336 197.232 55.9247 2497.36 1670.08 4420.81 4420.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 0.000512 512 170 640 33792 1.27526 0.93936 18.2129 51.272 71.7988 71.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 6.4e-05 4096 460 2920 271360 72.4626 55.593 5162.42 1675.87 6966.45 6966.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 6.4e-05 512 245 920 196608 20.078 6.70925 163.758 208.974 399.735 399.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 430 0.000128 1024 100 1820 81920 19.7172 6.84656 172.166 209.433 408.36 408.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 6.4e-05 4096 480 1780 245760 93.1346 55.5764 1987.75 1672.47 3809.07 3809.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1050 6.4e-05 4096 230 5600 251904 91.6884 55.5561 6112.76 1673.36 7933.52 7933.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.000512 2048 190 3800 29184 2.85696 3.42509 201.113 137.779 345.248 345.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 3.2e-05 4096 190 2820 565248 200.519 123.949 7169.3 3676.84 11170.9 11171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1740 3.2e-05 4096 120 2340 603648 96.3801 116.542 5367.09 3472.93 9053.1 9053.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 3.2e-05 2048 210 2520 262144 199.866 55.9495 1620.6 1671.82 3548.46 3548.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 0.000512 512 170 640 32768 1.25542 0.915456 11.5694 49.6454 63.4875 63.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 6.4e-05 4096 460 2920 270336 72.2766 55.5654 3440.45 1672.45 5240.85 5240.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 6.4e-05 512 245 920 196608 20.0979 6.70931 109.454 209.236 345.709 345.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 430 0.000128 1024 100 1820 79872 19.5336 6.98026 216.324 206.462 449.494 449.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 6.4e-05 4096 480 1780 245760 93.4251 55.6261 2588.9 1673.72 4411.81 4411.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 6.4e-05 4096 230 5600 253440 91.6006 55.5989 8030.09 1673.73 9851.16 9851.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.000512 2048 190 3800 29952 2.88224 3.47027 269.366 139.162 414.956 415.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 3.2e-05 4096 190 2820 565248 199.928 123.612 9392.09 3660.7 13376.6 13376.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1740 3.2e-05 4096 120 2340 603648 96.5845 116.558 7030.86 3466.95 10711.1 10711.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 3.2e-05 2048 210 2520 258048 197.166 55.1485 2090.26 1648.72 3991.52 3991.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 0.000512 512 170 640 33024 1.27325 0.926112 15.2412 49.9217 67.4679 67.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 6.4e-05 4096 460 2920 270336 72.5428 55.5916 4512.54 1673.81 6314.59 6314.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 6.4e-05 512 245 920 196608 19.5963 6.61427 142.463 206.306 375.199 375.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 430 0.000128 1024 100 1820 73728 19.1582 6.73843 143.806 198.475 368.375 368.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 6.4e-05 4096 480 1780 242688 93.4735 55.4344 1778.58 1666.51 3594.15 3594.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 6.4e-05 4096 230 5600 251904 91.4751 55.4435 5552.98 1666.52 7366.56 7366.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.000512 2048 190 3800 29184 2.87021 3.44358 183.131 136.529 326.049 326.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 3.2e-05 4096 190 2820 565248 200.013 123.659 6501.21 3671.25 10496.4 10496.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1740 3.2e-05 4096 120 2340 602880 96.7844 116.661 4864.08 3469.02 8546.7 8546.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 3.2e-05 2048 210 2520 245760 201.481 55.2076 1388.73 1649.15 3294.8 3294.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 0.000512 512 170 640 32256 1.27798 0.93184 10.4008 50.0473 62.7568 62.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 6.4e-05 4096 460 2920 270336 72.5078 55.5868 3121.56 1674.86 4924.62 4924.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 6.4e-05 512 245 920 172032 20.1554 6.53898 87.7452 198.193 312.851 313.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 430 0.000128 1024 100 1820 76800 19.9038 6.83942 218.164 206.44 451.535 451.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 6.4e-05 4096 480 1780 246400 93.6527 55.7138 2657.41 1674.54 4481.46 4481.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 6.4e-05 4096 230 5600 254400 91.7243 55.6995 8244.23 1674.73 10066.5 10066.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.000512 2048 190 3800 30000 2.88979 3.47014 278.383 140.043 424.863 424.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 3.2e-05 4096 190 2820 564800 201.302 124.127 9539.62 3667.42 13532.7 13533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1740 3.2e-05 4096 120 2340 604000 96.7189 116.739 7165.37 3464.99 10844 10844.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 3.2e-05 2048 210 2520 256000 198.241 55.2991 2131.55 1648.28 4033.59 4033.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 0.000512 512 170 640 33600 1.26499 0.92864 15.9449 49.9225 68.1602 68.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 6.4e-05 4096 460 2920 271200 72.6083 55.7128 4612.21 1674.53 6415.17 6415.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 6.4e-05 512 245 920 192000 20.0154 6.63152 144.703 206.382 377.946 378.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 430 0.000128 1024 100 1820 76800 19.8857 6.82237 157.69 206.657 391.256 391.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 6.4e-05 4096 480 1780 243200 93.5485 55.5157 1874.86 1666.73 3690.79 3690.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 6.4e-05 4096 230 5600 252800 91.3435 55.5116 5964.69 1666.63 7778.32 7778.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.000512 2048 190 3800 29600 2.86925 3.45088 198.857 134.503 339.754 339.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 3.2e-05 4096 190 2820 563200 201.771 124.41 6768.31 3682.97 10777.7 10778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1740 3.2e-05 4096 120 2340 603200 96.5 116.557 5104.76 3462.19 8780.17 8780.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 3.2e-05 2048 210 2520 256000 198.165 55.0748 1540.95 1648.56 3442.98 3443.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 0.000512 512 170 640 33600 1.26723 0.93248 11.6619 50.049 64.0124 64.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 6.4e-05 4096 460 2920 270400 72.5892 55.6789 3297.59 1675.19 5101.17 5101.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 6.4e-05 512 245 920 179200 20.9996 6.62502 98.6022 206.361 332.804 332.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 430 0.000128 1024 100 1824 80896 19.7853 6.84237 168.887 209.152 404.859 405.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 6.4e-05 4096 480 1800 246272 93.7179 55.6073 3883.31 1676.94 5709.73 5709.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 6.4e-05 4096 230 5592 254720 91.4664 55.5788 6180.28 1676.95 8004.42 8004.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.000512 2048 190 3792 30208 2.89382 3.47229 206.614 138.675 351.729 351.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 3.2e-05 4096 190 2808 566528 199.976 123.73 7184.96 3671.04 11180 11180.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1740 3.2e-05 4096 120 2352 603968 96.4216 116.513 5460.33 3468.39 9141.81 9141.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 3.2e-05 2048 210 2520 276480 197.066 55.9923 1707.19 1676.89 3637.36 3637.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 0.000512 512 170 648 34176 1.26086 0.937984 11.6138 51.23 65.1421 65.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1760 6.4e-05 4096 460 2928 271488 72.4687 55.5807 3475.5 1677.62 5281.27 5281.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 6.4e-05 512 245 936 202752 19.6121 6.70557 112.042 209.109 347.683 347.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 430 0.000128 1024 100 1824 81920 19.8236 6.86304 181.265 209.855 417.995 418.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 6.4e-05 4096 480 1800 246080 94.0133 55.7199 3826.49 1677.01 5653.36 5653.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 6.4e-05 4096 230 5592 254720 91.9298 55.7149 6508.1 1677.02 8332.91 8333.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.000512 2048 190 3792 30240 2.89818 3.47363 219.29 137.63 363.367 363.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 3.2e-05 4096 190 2808 566720 200.849 124.064 7569.92 3678.76 11573.9 11574.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1740 3.2e-05 4096 120 2352 604000 96.9748 116.731 5693.07 3468.26 9375.19 9375.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 3.2e-05 2048 210 2520 276480 197.302 56.2689 1806.62 1677.03 3737.44 3737.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 0.000512 512 170 648 34240 1.26406 0.936288 12.2596 51.2158 65.7721 65.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1760 6.4e-05 4096 460 2928 271360 72.7821 55.7233 3652.24 1677.26 5458.12 5458.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 6.4e-05 512 245 936 204800 19.6272 6.73414 120.963 209.803 357.343 357.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 430 0.000128 1024 100 1824 79872 19.8376 6.8407 174.691 208.292 409.853 409.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 6.4e-05 4096 480 1800 246144 93.5524 55.679 2084.87 1674.75 3908.99 3909.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 6.4e-05 4096 230 5592 254592 91.59 55.6797 6404.64 1675.29 8227.33 8227.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.000512 2048 190 3792 30240 2.89587 3.47136 215.892 139.502 361.834 361.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 3.2e-05 4096 190 2808 566400 200.237 123.879 7449.69 3666.42 11440.5 11440.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1740 3.2e-05 4096 120 2352 603840 96.5532 116.573 5607.61 3468.33 9289.23 9289.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 3.2e-05 2048 210 2520 273408 197.725 56.065 1758.29 1672.7 3684.99 3685.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 0.000512 512 170 648 34176 1.27059 0.935936 12.4405 51.2585 66.0055 66.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 6.4e-05 4096 460 2928 271488 72.556 55.6802 3600.37 1675.76 5404.47 5404.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 6.4e-05 512 245 936 202752 19.4931 6.68618 118.586 208.239 353.217 353.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 430 0.000128 1024 100 1824 76800 19.8141 6.81181 108.09 206.302 341.212 341.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 6.4e-05 4096 480 1800 245760 93.5312 55.6011 3885.57 1672.95 5707.78 5707.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 6.4e-05 4096 230 5592 254208 91.3449 55.5868 4139.56 1673.08 5959.71 5959.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.000512 2048 190 3792 29952 2.87539 3.4569 138.124 141.05 285.579 285.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 3.2e-05 4096 190 2808 566016 199.694 123.683 4813.78 3665.09 8802.52 8802.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1740 3.2e-05 4096 120 2352 603648 96.3973 116.531 3625.63 3465.44 7304.15 7304.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 3.2e-05 2048 210 2520 270336 196.527 55.8637 1122.98 1664.61 3040.2 3040.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 0.000512 512 170 648 33792 1.27136 0.932 8.09568 51.1589 61.5611 61.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1760 6.4e-05 4096 460 2928 271104 72.3606 55.5925 2321.39 1675 4124.45 4124.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 6.4e-05 512 245 936 196608 19.5712 6.6208 75.0383 206.209 307.653 307.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 430 0.000128 1024 100 1824 80640 19.9089 6.85712 202.602 209.329 438.887 439.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 6.4e-05 4096 480 1800 245952 93.7507 55.722 2418.5 1675.33 4243.44 4243.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 6.4e-05 4096 230 5592 254464 91.8027 55.7117 7412.71 1675.14 9235.51 9235.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.000512 2048 190 3792 30240 2.89997 3.47546 248.799 139.444 394.692 394.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 3.2e-05 4096 190 2808 566272 200.624 123.959 8638.19 3664.96 12628 12628.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1740 3.2e-05 4096 120 2352 603904 96.7037 116.707 6515.69 3464.62 10193.9 10194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 3.2e-05 2048 210 2520 275968 196.789 56.0141 2046.43 1672.62 3972.07 3972.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 0.000512 512 170 648 34272 1.2719 0.938336 14.6912 51.2656 68.2708 68.3625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 6.4e-05 4096 460 2928 271264 72.694 55.702 4171.77 1675.12 5975.39 5975.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 6.4e-05 512 245 936 204288 19.5943 6.7336 138.252 209.276 374.066 374.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 430 0.000128 1024 100 1824 78848 19.759 6.82598 125.861 208.996 361.632 361.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 6.4e-05 4096 480 1800 245504 93.523 55.6858 1535.24 1689.13 3373.72 3373.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 6.4e-05 4096 230 5592 253568 91.5665 55.6595 4652.9 1689.3 6489.56 6489.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.000512 2048 190 3792 30016 2.87581 3.45837 156.563 138.394 301.365 301.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 3.2e-05 4096 190 2808 566272 200.123 123.829 5452.96 3698.66 9475.86 9476.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1740 3.2e-05 4096 120 2352 603680 96.6957 116.661 4138.88 3502.92 7855.32 7855.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 3.2e-05 2048 210 2520 272384 197.264 56.0552 1280.43 1688.9 3222.87 3223.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 0.000512 512 170 648 33600 1.26234 0.927744 9.16902 51.2429 62.7043 62.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1760 6.4e-05 4096 460 2928 271040 72.5422 55.6791 2630.41 1691.56 4450.3 4450.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 6.4e-05 512 245 936 200704 19.4131 6.64086 87.0613 208.936 322.269 322.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 430 0.000128 1024 100 1824 79872 19.8953 6.84086 189.696 209.161 425.785 425.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 6.4e-05 4096 480 1800 246272 93.4118 55.6097 2343.09 1676.79 4169.04 4169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 6.4e-05 4096 230 5592 254464 91.482 55.6006 7077.89 1677.47 8902.58 8902.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.000512 2048 190 3792 30080 2.88448 3.46522 231.87 141.304 379.595 379.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 3.2e-05 4096 190 2808 566272 200.057 123.757 8377.42 3667.11 12368.6 12368.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1740 3.2e-05 4096 120 2352 603904 96.5099 116.504 6363.31 3467.8 10044.3 10044.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 3.2e-05 2048 210 2520 274432 196.505 55.8586 1943.69 1671.14 3867.42 3867.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 0.000512 512 170 648 34048 1.26752 0.939904 13.879 51.251 67.4398 67.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 6.4e-05 4096 460 2928 271360 72.4716 55.5909 4041.96 1676.78 5846.92 5847.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 6.4e-05 512 245 936 200704 19.7681 6.70854 128.711 209.096 364.496 364.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 430 0.000128 1024 100 1824 77824 20.1257 6.87718 122.037 209.121 358.357 358.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1440 6.4e-05 4096 480 1800 245760 93.4617 55.6114 1559.18 1676.13 3384.52 3384.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 6.4e-05 4096 230 5592 253952 91.6297 55.5848 4628.68 1676.12 6452.16 6452.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.000512 2048 190 3792 29952 2.89328 3.4775 149.944 136.223 292.613 292.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 3.2e-05 4096 190 2808 566272 199.996 123.743 5537.23 3665.47 9526.72 9526.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1740 3.2e-05 4096 120 2352 603648 96.5793 116.501 4227 3469.61 7909.85 7910.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 3.2e-05 2048 210 2520 270336 197.32 55.8839 1253.53 1670.42 3177.37 3177.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 0.000512 512 170 648 33792 1.27386 0.937984 9.05325 51.2772 62.6426 62.7371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 6.4e-05 4096 460 2928 271360 72.489 55.5766 2666.17 1676.11 4470.46 4470.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 6.4e-05 512 245 936 196608 20.0858 6.70387 82.3508 209.012 318.371 318.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 430 0.000128 1024 100 1824 78336 19.8602 6.84102 209.023 207.452 443.372 443.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 6.4e-05 4096 480 1800 245952 93.7011 55.7097 2546.93 1676.12 4372.61 4372.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 6.4e-05 4096 230 5592 254592 91.7275 55.6943 7864.91 1676.83 9689.31 9689.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.000512 2048 190 3792 30096 2.88794 3.46678 264.382 136.978 407.792 407.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 3.2e-05 4096 190 2808 565632 201.001 123.986 9140.32 3670.1 13135.7 13136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1740 3.2e-05 4096 120 2352 603792 96.8534 116.766 6886.18 3467.66 10567.6 10567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 3.2e-05 2048 210 2520 271872 197.334 56.0256 2154.25 1669.8 4077.63 4077.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 0.000512 512 170 648 33984 1.26765 0.937056 15.1075 51.2349 68.6505 68.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 6.4e-05 4096 460 2928 271296 72.6656 55.6913 4421.95 1676.1 6226.52 6226.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 6.4e-05 512 245 936 198144 19.6856 6.6568 142.889 207.376 376.815 376.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 430 0.000128 1024 100 1824 73728 19.9336 6.80211 138.852 204.295 370.072 370.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1440 6.4e-05 4096 480 1800 245376 93.5455 55.6565 1778.99 1675.17 3603.51 3603.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 6.4e-05 4096 230 5592 254592 91.4413 55.6494 5502.44 1675.17 7324.84 7324.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.000512 2048 190 3792 29952 2.89488 3.47498 184.95 138.97 330.362 330.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 3.2e-05 4096 190 2808 565632 200.232 123.914 6365.98 3676.42 10366.8 10367.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1740 3.2e-05 4096 120 2352 603648 96.5509 116.638 4801.4 3464.74 8479.5 8479.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 3.2e-05 2048 210 2520 267264 196.19 55.3875 1482.94 1656.39 3391.13 3391.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 0.000512 512 170 648 33408 1.27158 0.929728 10.4548 50.0089 62.7673 62.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 6.4e-05 4096 460 2928 271296 72.4473 55.6502 3096.08 1675.29 4899.58 4899.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 6.4e-05 512 245 936 193536 19.5259 6.57408 98.9364 204.229 329.479 329.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 430 0.000128 1024 100 1824 81920 19.7475 6.8551 208.533 209.709 445.036 445.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 6.4e-05 4096 480 1800 245760 93.5371 55.6851 2419.75 1675.6 4244.7 4244.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 6.4e-05 4096 230 5592 254720 91.4871 55.6761 7506.81 1675.6 9329.71 9329.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.000512 2048 190 3792 30080 2.8841 3.46342 252.391 140.257 399.071 399.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 3.2e-05 4096 190 2808 566400 199.938 123.828 8715.39 3665.7 12705.1 12705.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1740 3.2e-05 4096 120 2352 603840 96.5242 116.609 6570.04 3464.52 10247.9 10248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 3.2e-05 2048 210 2520 276480 196.774 56.1014 2084.39 1675.41 4012.89 4013.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 0.000512 512 170 648 33920 1.26579 0.932992 14.2299 50.0578 66.5846 66.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 6.4e-05 4096 460 2928 271360 72.5084 55.6613 4214.64 1675.59 6018.5 6018.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 6.4e-05 512 245 936 204800 19.5649 6.71949 140.18 209.626 376.298 376.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 430 0.000128 1024 100 1824 76800 19.8067 6.83107 140.656 206.576 374.062 374.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 6.4e-05 4096 480 1800 245760 93.348 55.6128 1725.48 1677.64 3552.22 3552.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 6.4e-05 4096 230 5592 254720 91.3103 55.5848 5340.43 1677.65 7165.11 7165.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.000512 2048 190 3792 29760 2.87312 3.45962 178.528 140.247 325.18 325.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 3.2e-05 4096 190 2808 565760 200.045 123.828 6179.79 3677.9 10181.8 10182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1740 3.2e-05 4096 120 2352 603520 96.2838 116.504 4660.92 3472.35 8346.22 8346.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 3.2e-05 2048 210 2520 276480 196.285 55.9859 1483.66 1677.25 3413.39 3413.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 0.000512 512 170 648 33280 1.26253 0.927232 10.1394 49.924 62.3537 62.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 6.4e-05 4096 460 2928 271360 72.3832 55.5848 2985.85 1677.64 4791.56 4791.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 6.4e-05 512 245 936 194560 19.7616 6.61488 95.4167 206.446 328.451 328.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 430 0.000128 1024 100 1824 76800 19.8215 6.89267 252.089 206.25 485.241 485.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 6.4e-05 4096 480 1800 245760 93.285 55.6114 3078.86 1672.56 4900.46 4900.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 6.4e-05 4096 230 5592 254208 91.2943 55.6023 9466.33 1673.57 11286.9 11287.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.000512 2048 190 3792 29952 2.87302 3.45738 318.037 138.306 462.747 462.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 3.2e-05 4096 190 2808 566016 199.506 123.686 11007.8 3669.49 15000.7 15000.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1740 3.2e-05 4096 120 2352 603648 96.3513 116.507 8296.9 3464.59 11974.5 11974.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 3.2e-05 2048 210 2520 270336 196.17 55.7031 2581.39 1664.11 4497.59 4497.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 0.000512 512 170 648 33792 1.27341 0.935488 18.7169 51.1562 72.183 72.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 6.4e-05 4096 460 2928 271104 72.3351 55.5971 5310.37 1674.61 7113.01 7113.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 6.4e-05 512 245 936 196608 19.555 6.6153 171.025 206.165 403.573 403.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 430 0.000128 1024 100 1824 73728 20.2167 6.9031 154.021 206.432 387.771 387.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1440 6.4e-05 4096 480 1800 245760 93.4227 55.6107 1991.81 1673.48 3814.46 3814.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 6.4e-05 4096 230 5592 253440 91.5534 55.5815 6159.57 1673.8 7980.65 7980.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.000512 2048 190 3792 29952 2.88253 3.46726 204.695 135.466 346.587 346.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 3.2e-05 4096 190 2808 565248 199.859 123.601 7155.01 3660.11 11138.9 11139.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1740 3.2e-05 4096 120 2352 603648 96.5509 116.587 5408.6 3470.56 9092.45 9092.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 3.2e-05 2048 210 2520 258048 197.129 55.0747 1590.69 1648.27 3491.39 3491.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 0.000512 512 170 648 33024 1.26966 0.925856 11.9423 49.9176 64.1563 64.2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 6.4e-05 4096 460 2928 270336 72.5122 55.5826 3449.58 1673.46 5251.25 5251.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 6.4e-05 512 245 936 196608 19.5826 6.6151 112.258 206.273 344.946 345.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 430 0.000128 1024 100 1824 76800 19.8874 6.83622 246.633 206.493 480.037 480.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 6.4e-05 4096 480 1800 245600 93.8973 55.754 3036.29 1675.6 4861.68 4861.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 6.4e-05 4096 230 5592 254400 91.8272 55.749 9362.14 1676.48 11186.3 11186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.000512 2048 190 3792 30000 2.89142 3.46109 313.851 139.639 459.915 459.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 3.2e-05 4096 190 2808 566400 200.892 124.116 10892.5 3669.94 14887.7 14888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1740 3.2e-05 4096 120 2352 603800 97.053 116.842 8225.7 3468.3 11908.1 11908.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 3.2e-05 2048 210 2520 268800 197.042 55.8117 2533.11 1666.83 4453.02 4453.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 0.000512 512 170 648 34000 1.27078 0.937696 18.9077 51.1972 72.413 72.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 6.4e-05 4096 460 2928 271200 72.9312 55.735 5271.02 1677.74 7077.53 7077.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 6.4e-05 512 245 936 198400 19.5384 6.63552 171.246 206.406 404.041 404.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 430 0.000128 1024 100 1824 76800 19.8956 6.83213 167.403 206.389 400.712 400.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 6.4e-05 4096 480 1800 244800 93.9681 55.735 2056.12 1674.14 3880.1 3880.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 6.4e-05 4096 230 5592 254400 91.7444 55.6991 6355.5 1675.04 8178.12 8178.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.000512 2048 190 3792 30000 2.89664 3.47136 213.516 135.62 355.581 355.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 3.2e-05 4096 190 2808 564800 201.171 124.102 7374.08 3667.8 11367.4 11367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1740 3.2e-05 4096 120 2352 603600 96.786 116.8 5563.82 3470.44 9248 9248.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 3.2e-05 2048 210 2520 256000 198.277 55.1564 1634.92 1648.04 3536.61 3536.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 0.000512 512 170 648 33600 1.25952 0.926464 12.1424 49.921 64.352 64.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 6.4e-05 4096 460 2928 270400 72.7558 55.7037 3555.34 1674.13 5358.04 5358.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 6.4e-05 512 245 936 192000 20.01 6.62557 111.801 206.228 344.878 345.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 430 0.000128 1024 100 1824 78848 19.7525 6.8265 247.447 207.005 481.221 481.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 6.4e-05 4096 480 1800 245504 93.4874 55.6923 2984.17 1673.03 4806.51 4806.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 6.4e-05 4096 230 5592 253568 91.5338 55.6564 9171.43 1673.76 10992.5 10992.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.000512 2048 190 3792 30016 2.8696 3.45942 308.368 138.281 453.052 453.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 3.2e-05 4096 190 2808 566272 199.907 123.824 10703.4 3669.87 14697.3 14697.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1740 3.2e-05 4096 120 2352 603680 96.637 116.66 8060.16 3465.04 11738.7 11738.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 3.2e-05 2048 210 2520 272384 197.158 56.056 2519.65 1672.76 4445.84 4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 0.000512 512 170 648 33600 1.2624 0.929792 18.0769 49.9472 70.3193 70.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 6.4e-05 4096 460 2928 271040 72.5168 55.6646 5164.95 1675.42 6968.66 6968.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 6.4e-05 512 245 936 200704 19.4015 6.64378 169.347 207.038 402.638 402.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 430 0.000128 1024 100 1824 71680 19.8417 6.77072 149.701 202.315 378.821 378.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1440 6.4e-05 4096 480 1800 245504 93.3268 55.6524 1966.44 1673.34 3788.91 3789.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 6.4e-05 4096 230 5592 252672 91.5262 55.5974 6022.08 1673.8 7843.15 7843.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.000512 2048 190 3792 29568 2.86698 3.44502 201.11 138.045 345.541 345.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 3.2e-05 4096 190 2808 564480 200.1 123.746 7029.48 3665.91 11019.5 11019.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1740 3.2e-05 4096 120 2352 603456 96.3427 116.51 5306.38 3468.59 8987.99 8988.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 3.2e-05 2048 210 2520 258048 197.943 55.2843 1578.32 1653.67 3485.44 3485.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 0.000512 512 170 648 33152 1.27062 0.932064 11.4893 50.0181 63.8102 63.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 6.4e-05 4096 460 2928 270592 72.3944 55.5991 3399.86 1673.43 5201.39 5201.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 6.4e-05 512 245 936 186368 19.6841 6.56538 104.273 202.134 332.869 333.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 430 0.000128 1024 100 1824 76800 19.884 6.82394 235.695 206.533 469.129 469.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 6.4e-05 4096 480 1800 245760 93.7392 55.7296 2882.36 1675.71 4707.68 4707.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 6.4e-05 4096 230 5592 254400 91.7156 55.7138 8870.95 1676.85 10695.4 10695.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.000512 2048 190 3792 30000 2.89478 3.4775 297.799 135.745 439.991 440.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 3.2e-05 4096 190 2808 565440 200.562 123.901 10305 3668.65 14298.4 14298.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1740 3.2e-05 4096 120 2352 603600 96.7265 116.768 7770.73 3468.77 11453.2 11453.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 3.2e-05 2048 210 2520 268800 197.624 55.9431 2404.73 1670.32 4328.84 4329.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 0.000512 512 170 648 34080 1.27526 0.93984 17.3702 51.267 70.9511 71.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 6.4e-05 4096 460 2928 270720 72.6737 55.7195 4980.78 1675.69 6784.97 6785.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 6.4e-05 512 245 936 199680 19.4266 6.62861 164.833 206.479 397.581 397.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 430 0.000128 1024 100 1824 76800 19.8516 6.82042 152.908 206.641 386.409 386.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 6.4e-05 4096 480 1800 243840 93.5159 55.6157 1843.16 1670.85 3663.28 3663.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 6.4e-05 4096 230 5592 253440 91.3569 55.6012 5699.57 1671.82 7518.49 7518.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.000512 2048 190 3792 29280 2.86224 3.41786 187.797 136.358 330.506 330.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 3.2e-05 4096 190 2808 564480 201.259 124.164 6631.18 3673.28 10630.2 10630.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1740 3.2e-05 4096 120 2352 603360 96.5651 116.687 5004.55 3472.06 8690.03 8690.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 3.2e-05 2048 210 2520 261120 196.228 55.0815 1505.73 1649.61 3406.87 3407.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 0.000512 512 170 648 33600 1.25888 0.927232 11.388 49.9704 63.6436 63.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 6.4e-05 4096 460 2928 270720 72.5123 55.6585 3199.71 1675.97 5003.96 5004.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 6.4e-05 512 245 936 199680 19.3892 6.62675 106.226 206.459 338.913 339.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 430 0.000128 1024 100 1824 77824 20.1133 6.8864 228.076 209.12 464.394 464.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1440 6.4e-05 4096 480 1800 245760 93.5071 55.6289 2758.4 1676.12 4583.79 4583.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 6.4e-05 4096 230 5592 253952 91.6241 55.5858 8469.79 1676.88 10294 10294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.000512 2048 190 3792 29952 2.88973 3.47974 285.204 138.4 430.047 430.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 3.2e-05 4096 190 2808 566272 199.962 123.752 9869.05 3665.44 13858.5 13858.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1740 3.2e-05 4096 120 2352 603648 96.565 116.481 7440.03 3464.9 11118.1 11118.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 3.2e-05 2048 210 2520 270336 197.344 56.1009 2317.89 1670.3 4241.87 4242.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 0.000512 512 170 648 33792 1.27382 0.936704 16.5324 51.2828 70.1247 70.2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 6.4e-05 4096 460 2928 271360 72.491 55.591 4778.04 1676.19 6582.42 6582.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 6.4e-05 512 245 936 196608 20.0919 6.70643 153.444 209.011 389.471 389.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 430 0.000128 1024 100 1824 73728 20.6425 6.85056 144.982 209.261 381.93 382.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1440 6.4e-05 4096 480 1800 243712 93.613 55.5766 1858.28 1671.05 3678.66 3678.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 6.4e-05 4096 230 5592 251904 91.6321 55.5484 5725.05 1671.05 7543.42 7543.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.000512 2048 190 3792 29184 2.86262 3.42819 187.926 137.496 331.785 331.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 3.2e-05 4096 190 2808 565248 200.529 123.94 6711.52 3674.88 10711.2 10711.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1740 3.2e-05 4096 120 2352 603648 96.383 116.501 5064.4 3465.7 8743.14 8743.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 3.2e-05 2048 210 2520 262144 199.848 55.8525 1519.47 1670.54 3445.93 3446.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 0.000512 512 170 648 32768 1.25098 0.914592 11.1527 49.6212 63.0388 63.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 6.4e-05 4096 460 2928 270336 72.2584 55.5522 3235.33 1671.02 5034.27 5034.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 6.4e-05 512 245 936 196608 20.0875 6.71069 104.826 209.06 340.893 341.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 430 0.000128 1024 100 1825 81920 19.6772 6.84003 192.878 208.957 428.54 428.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 6.4e-05 4096 480 1800 246016 93.5168 55.623 4399.05 1675.38 6223.73 6223.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 6.4e-05 4096 230 5600 254464 91.4296 55.5868 6979.93 1675.49 8802.59 8802.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.000512 2048 190 3800 30208 2.88454 3.47136 235.01 139.57 381.009 381.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 3.2e-05 4096 190 2825 566784 199.573 123.681 8144.44 3670.48 12138.4 12138.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1740 3.2e-05 4096 120 2350 604032 96.3545 116.452 6145.31 3464.76 9823.03 9823.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 3.2e-05 2048 210 2525 274432 197.411 56.0026 1924.91 1675.32 3853.86 3854.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 0.000512 512 170 650 34304 1.26749 0.936608 13.2259 51.2066 66.7375 66.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1760 6.4e-05 4096 460 2925 271744 72.362 55.5889 3917.82 1676.2 5722.08 5722.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 6.4e-05 512 245 925 204800 19.4258 6.70736 129.043 208.916 364.306 364.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 430 0.000128 1024 100 1825 81920 19.815 6.86122 173.686 209.812 410.375 410.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 6.4e-05 4096 480 1800 245760 94.1583 55.7281 3637.54 1676.64 5464.2 5464.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 6.4e-05 4096 230 5600 254400 91.8998 55.7179 6266 1676.65 8090.41 8090.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.000512 2048 190 3800 30160 2.90538 3.47136 210.827 139.86 357.138 357.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 3.2e-05 4096 190 2825 567040 200.662 123.98 7309.27 3668.42 11302.6 11302.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1740 3.2e-05 4096 120 2350 604000 96.9789 116.749 5470.39 3467.73 9152.01 9152.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 3.2e-05 2048 210 2525 273920 197.966 56.105 1725.41 1676.58 3656.28 3656.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 0.000512 512 170 650 34240 1.26592 0.935648 11.7613 51.2143 65.279 65.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1760 6.4e-05 4096 460 2925 271520 72.7474 55.7117 3508.94 1676.64 5314.14 5314.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 6.4e-05 512 245 925 204800 19.6191 6.73082 116.14 209.761 352.462 352.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 430 0.000128 1024 100 1825 81920 19.7611 6.86077 112.389 209.703 348.906 349.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 6.4e-05 4096 480 1800 245760 93.9789 55.6983 3768.66 1675.57 5594.05 5594.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 6.4e-05 4096 230 5600 254080 91.6586 55.6712 4035.16 1675.76 5858.39 5858.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.000512 2048 190 3800 30080 2.88394 3.46051 135.696 138.47 280.589 280.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 3.2e-05 4096 190 2825 566400 199.99 123.828 4701.86 3663.64 8689.6 8689.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1740 3.2e-05 4096 120 2350 603840 96.6285 116.608 3520.52 3471.92 7205.84 7205.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 3.2e-05 2048 210 2525 271360 197.823 56.0472 1100.78 1675.38 3030.39 3030.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 0.000512 512 170 650 33920 1.2639 0.933536 7.72282 50.0556 60.0759 60.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1760 6.4e-05 4096 460 2925 271360 72.5914 55.6605 2255.89 1675.57 4059.82 4059.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 6.4e-05 512 245 925 204800 19.5842 6.72358 75.055 209.626 311.302 311.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 430 0.000128 1024 100 1825 81408 19.6704 6.84179 184.001 208.49 419.201 419.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 6.4e-05 4096 480 1800 245760 93.5795 55.6902 2155.39 1676.35 3981.15 3981.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 6.4e-05 4096 230 5600 254208 91.5837 55.6556 6658.25 1676.35 8481.98 8482.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.000512 2048 190 3800 30240 2.89142 3.47158 224.418 139.644 370.498 370.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 3.2e-05 4096 190 2825 566784 199.941 123.797 7782.39 3668.62 11775 11775.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1740 3.2e-05 4096 120 2350 603936 96.6842 116.561 5830.69 3467.76 9511.86 9512.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 3.2e-05 2048 210 2525 273408 197.676 56.0087 1831.21 1674.19 3759.32 3759.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 0.000512 512 170 650 34368 1.26269 0.939808 12.8288 51.2819 66.4166 66.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 6.4e-05 4096 460 2925 271680 72.5164 55.6502 3744.1 1677.37 5549.75 5549.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 6.4e-05 512 245 925 202752 19.4979 6.69405 122.451 208.438 357.301 357.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 430 0.000128 1024 100 1825 79872 19.4884 7.15162 115.964 206.281 349.079 349.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 6.4e-05 4096 480 1800 244992 93.6631 55.5947 3831.48 1672.81 5653.68 5653.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 6.4e-05 4096 230 5600 253440 91.4688 55.59 4309.19 1672.8 6129.18 6129.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.000512 2048 190 3800 29952 2.87162 3.46182 143.931 137.853 288.192 288.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 3.2e-05 4096 190 2825 566016 199.724 123.709 5036.57 3679.74 9040.03 9040.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1740 3.2e-05 4096 120 2350 603840 96.4225 116.514 3772.07 3479.14 7464.31 7464.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 3.2e-05 2048 210 2525 270336 196.535 55.6119 1171.77 1664.33 3088.47 3088.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 0.000512 512 170 650 34176 1.26486 0.933888 8.3641 51.1593 61.8244 61.9233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1760 6.4e-05 4096 460 2925 271488 72.3239 55.5888 2422.18 1674.82 4225.02 4225.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 6.4e-05 512 245 925 196608 19.5674 6.61475 77.6711 206.189 310.252 310.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 430 0.000128 1024 100 1825 80640 19.9079 6.8545 194.138 209.487 430.574 430.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 6.4e-05 4096 480 1800 245952 93.7736 55.7156 2317.67 1676.37 4143.66 4143.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 6.4e-05 4096 230 5600 254464 91.7718 55.6992 7134.24 1676.36 8958.22 8958.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.000512 2048 190 3800 30240 2.90202 3.4816 239.278 140.538 386.272 386.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 3.2e-05 4096 190 2825 566272 200.628 123.964 8329.5 3667.65 12322 12322.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1740 3.2e-05 4096 120 2350 603904 96.7594 116.695 6252.86 3467.17 9933.64 9933.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 3.2e-05 2048 210 2525 272384 197.702 56.0295 1959.77 1673.85 3887.57 3887.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 0.000512 512 170 650 34272 1.26954 0.936768 14.0444 51.2872 67.6391 67.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 6.4e-05 4096 460 2925 271488 72.6389 55.7076 4005.21 1676.35 5810.01 5810.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 6.4e-05 512 245 925 204288 19.5856 6.72576 132.223 209.423 368.171 368.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 430 0.000128 1024 100 1825 78848 19.7533 6.82858 120.689 207.178 354.646 354.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 6.4e-05 4096 480 1800 245504 93.5134 55.6788 1477.38 1674.45 3301.15 3301.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 6.4e-05 4096 230 5600 253568 91.5548 55.6605 4483.18 1674.44 6304.97 6305.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.000512 2048 190 3800 30016 2.87562 3.45498 150.66 137.807 294.871 294.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 3.2e-05 4096 190 2825 566272 199.952 123.885 5266.09 3670.07 9260.27 9260.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1740 3.2e-05 4096 120 2350 603680 96.7234 116.717 3986.28 3468.07 7667.95 7668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 3.2e-05 2048 210 2525 272384 197.249 56.019 1232.34 1674.23 3160.06 3160.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 0.000512 512 170 650 33600 1.25901 0.927008 8.78906 49.9763 61.05 61.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 6.4e-05 4096 460 2925 271488 72.45 55.6753 2526.82 1676.83 4331.89 4331.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 6.4e-05 512 245 925 200704 19.3921 6.64374 82.9375 207.086 316.27 316.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 430 0.000128 1024 100 1825 81920 19.6703 6.83955 203.025 209.034 438.761 438.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 6.4e-05 4096 480 1800 245760 93.5024 55.6283 2391.48 1675.76 4216.5 4216.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 6.4e-05 4096 230 5600 254464 91.498 55.5895 7337.48 1675.87 9160.58 9160.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.000512 2048 190 3800 30080 2.88973 3.4711 243.845 138.336 388.612 388.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 3.2e-05 4096 190 2825 566272 199.979 123.747 8617.64 3666.84 12608.5 12608.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1740 3.2e-05 4096 120 2350 603904 96.561 116.522 6483.04 3465.79 10162.1 10162.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 3.2e-05 2048 210 2525 270336 197.484 55.8428 1998.61 1670.13 3922.28 3922.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 0.000512 512 170 650 34304 1.26624 0.935936 14.1606 51.2289 67.6922 67.7843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 6.4e-05 4096 460 2925 271616 72.3911 55.5893 4142.85 1675.76 5946.69 5946.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 6.4e-05 512 245 925 204800 19.4271 6.70547 135.405 208.962 370.711 370.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 430 0.000128 1024 100 1825 81920 19.6918 6.84816 132.407 209.289 368.428 368.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1440 6.4e-05 4096 480 1800 245760 93.522 55.6134 1600.3 1677.47 3427.04 3427.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 6.4e-05 4096 230 5600 253952 91.6315 55.6063 4814.91 1677.46 6639.75 6639.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.000512 2048 190 3800 29952 2.89248 3.47827 156.268 140.405 303.117 303.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 3.2e-05 4096 190 2825 566272 199.975 123.748 5745.62 3668.43 9738.05 9738.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1740 3.2e-05 4096 120 2350 603648 96.6097 116.49 4354.72 3472.36 8040.34 8040.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 3.2e-05 2048 210 2525 270336 197.296 56.0529 1304.53 1671.66 3229.75 3229.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 0.000512 512 170 650 34304 1.26666 0.936288 9.51114 51.2927 63.1094 63.1979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 6.4e-05 4096 460 2925 271360 72.455 55.5969 2746.57 1677.45 4552.17 4552.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 6.4e-05 512 245 925 204800 19.4425 6.70406 89.0128 209.234 324.606 324.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 430 0.000128 1024 100 1825 80640 19.6279 6.83837 214.63 207.29 448.579 448.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 6.4e-05 4096 480 1800 245376 93.7739 55.7258 2535.8 1674.85 4360.29 4360.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 6.4e-05 4096 230 5600 254016 91.8146 55.7049 7885.98 1674.87 9708.51 9708.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.000512 2048 190 3800 30096 2.89027 3.4615 264.496 138.132 409.056 409.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 3.2e-05 4096 190 2825 566208 200.409 123.881 9177.58 3664.2 13166.4 13166.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1740 3.2e-05 4096 120 2350 603792 96.7358 116.748 6887 3464.87 10565.5 10565.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 3.2e-05 2048 210 2525 271872 197.252 55.9189 2159.03 1668.63 4081.04 4081.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 0.000512 512 170 650 34272 1.26854 0.93728 15.1955 51.2142 68.7164 68.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 6.4e-05 4096 460 2925 271296 72.6407 55.6954 4414.22 1674.97 6217.64 6217.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 6.4e-05 512 245 925 202752 19.3793 6.66179 145.978 207.272 379.504 379.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 430 0.000128 1024 100 1825 78336 19.4617 6.80346 150.995 204.48 381.927 382.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1440 6.4e-05 4096 480 1800 245376 93.5658 55.661 1814.41 1675.53 3639.3 3639.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 6.4e-05 4096 230 5600 253440 91.6573 55.6442 5623.5 1675.55 7446.48 7446.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.000512 2048 190 3800 29952 2.88912 3.47258 189.339 137.077 332.846 332.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 3.2e-05 4096 190 2825 565632 200.265 123.909 6523.05 3672.82 10520.3 10520.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1740 3.2e-05 4096 120 2350 603648 96.5495 116.603 4896.86 3465.46 8575.63 8575.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 3.2e-05 2048 210 2525 267264 196.142 55.4086 1516.84 1656.64 3425.25 3425.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 0.000512 512 170 650 33984 1.25651 0.93024 10.8954 50.0167 63.2023 63.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 6.4e-05 4096 460 2925 271296 72.4338 55.6442 3139.15 1675.64 4942.97 4943.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 6.4e-05 512 245 925 193536 19.5264 6.572 99.8956 204.215 330.425 330.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 430 0.000128 1024 100 1825 81920 19.7479 6.85962 212.541 209.747 449.091 449.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 6.4e-05 4096 480 1800 245760 93.5729 55.6974 2459.72 1675.89 4285.01 4285.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 6.4e-05 4096 230 5600 254080 91.5925 55.6699 7641.57 1675.88 9464.86 9464.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.000512 2048 190 3800 30080 2.88563 3.46691 256.929 137.97 401.325 401.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 3.2e-05 4096 190 2825 566400 199.875 123.828 8916.95 3666.39 12907.3 12907.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1740 3.2e-05 4096 120 2350 603840 96.5018 116.632 6684.15 3465.14 10362.6 10362.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 3.2e-05 2048 210 2525 271360 197.566 56.0353 2091.24 1675.87 4020.94 4021.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 0.000512 512 170 650 33920 1.26803 0.931456 14.4506 50.0607 66.8134 66.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 6.4e-05 4096 460 2925 271360 72.5111 55.6832 4280.4 1675.99 6084.69 6084.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 6.4e-05 512 245 925 204800 19.565 6.72234 143.145 209.746 379.394 379.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 430 0.000128 1024 100 1825 76800 19.83 6.81763 140.9 206.382 374.12 374.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 6.4e-05 4096 480 1800 245760 93.3495 55.6083 1726.46 1676.04 3551.59 3551.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 6.4e-05 4096 230 5600 253440 91.5159 55.6089 5334.47 1676.05 7157.79 7157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.000512 2048 190 3800 29760 2.87229 3.4607 179.145 136.123 321.673 321.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 3.2e-05 4096 190 2825 565760 200.035 123.807 6223.7 3674.55 10222.4 10222.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1740 3.2e-05 4096 120 2350 603520 96.2762 116.506 4668.43 3465.41 8346.78 8346.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 3.2e-05 2048 210 2525 266240 199.225 56.1254 1438.98 1675.79 3370.34 3370.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 0.000512 512 170 650 33280 1.25997 0.926016 10.2227 49.8957 62.406 62.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 6.4e-05 4096 460 2925 271360 72.3624 55.5807 2999.77 1676.03 4803.85 4803.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 6.4e-05 512 245 925 194560 19.7375 6.61709 95.5791 206.248 328.396 328.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 430 0.000128 1024 100 1825 79872 19.4898 6.80912 253.223 206.266 485.984 486.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 6.4e-05 4096 480 1800 244992 93.4327 55.6031 2985 1672.7 4806.87 4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 6.4e-05 4096 230 5600 253440 91.3757 55.5827 9236.78 1673.94 11057.8 11057.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.000512 2048 190 3800 29952 2.8713 3.45731 309.7 141.604 457.708 457.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 3.2e-05 4096 190 2825 566016 199.548 123.691 10801.7 3669.14 14794.3 14794.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1740 3.2e-05 4096 120 2350 603840 96.3635 116.474 8122.93 3463.94 11799.9 11800
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 3.2e-05 2048 210 2525 270336 196.31 55.7346 2523.01 1664.24 4439.51 4439.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 0.000512 512 170 650 34176 1.26125 0.933888 18.7939 51.1633 72.255 72.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 6.4e-05 4096 460 2925 271488 72.2356 55.6131 5210.2 1674.75 7012.91 7013.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 6.4e-05 512 245 925 196608 19.5587 6.61843 167.746 206.213 400.353 400.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 430 0.000128 1024 100 1825 79872 19.5407 6.82131 169.472 206.572 402.605 402.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1440 6.4e-05 4096 480 1800 244224 93.6665 55.6299 2001.82 1674.66 3825.91 3826.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 6.4e-05 4096 230 5600 253440 91.5648 55.6237 6237.32 1675.55 8060.2 8060.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.000512 2048 190 3800 29952 2.88563 3.46726 209.074 136.777 352.278 352.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 3.2e-05 4096 190 2825 565248 199.816 123.596 7271.77 3662.78 11258.2 11258.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1740 3.2e-05 4096 120 2350 603648 96.5678 116.579 5455.94 3468.86 9138.11 9138.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 3.2e-05 2048 210 2525 258048 197.09 55.0482 1617.27 1649.48 3519.11 3519.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 0.000512 512 170 650 33792 1.25763 0.927392 11.9713 49.9355 64.1938 64.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 6.4e-05 4096 460 2925 271104 72.3649 55.5912 3493.02 1674.7 5295.78 5295.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 6.4e-05 512 245 925 196608 19.6049 6.61251 112.542 206.475 345.449 345.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 430 0.000128 1024 100 1825 76800 19.8988 6.83011 242.451 206.48 475.853 476.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 6.4e-05 4096 480 1800 245600 93.8969 55.7611 3008.01 1675.41 4833.22 4833.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 6.4e-05 4096 230 5600 253600 92.0012 55.7543 9294.68 1675.41 11118 11118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.000512 2048 190 3800 30000 2.88896 3.46038 310.657 136.672 453.751 453.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 3.2e-05 4096 190 2825 566400 200.924 124.079 10870.7 3668.72 14864.8 14865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1740 3.2e-05 4096 120 2350 603800 97.0358 116.845 8142.42 3467.87 11824.3 11824.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 3.2e-05 2048 210 2525 268800 196.975 55.8683 2506.02 1666.58 4425.68 4425.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 0.000512 512 170 650 34000 1.2759 0.938944 18.6565 51.1962 72.1661 72.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 6.4e-05 4096 460 2925 271600 72.8751 55.7322 5219.4 1677.55 7025.66 7025.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 6.4e-05 512 245 925 198400 19.5437 6.63539 168.532 206.39 401.319 401.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 430 0.000128 1024 100 1825 76800 19.8957 6.82848 163.446 206.61 396.975 397.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 6.4e-05 4096 480 1800 244800 93.9671 55.7281 2011.96 1676.06 3837.85 3837.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 6.4e-05 4096 230 5600 252800 91.952 55.7094 6206.04 1675.98 8029.83 8029.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.000512 2048 190 3800 30000 2.89658 3.46598 208.845 133.814 349.097 349.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 3.2e-05 4096 190 2825 564800 201.254 124.131 7260.46 3671.86 11258 11258.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1740 3.2e-05 4096 120 2350 603600 96.7683 116.794 5451.03 3474.12 9138.88 9139.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 3.2e-05 2048 210 2525 256000 198.259 55.2079 1597.93 1649.74 3501.37 3501.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 0.000512 512 170 650 33600 1.26464 0.929792 11.9926 49.9444 64.2323 64.3295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 6.4e-05 4096 460 2925 271200 72.6071 55.7139 3494.47 1675.99 5298.9 5299.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 6.4e-05 512 245 925 192000 20.0133 6.63098 109.485 206.532 342.877 343.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 430 0.000128 1024 100 1825 78848 19.7373 6.82909 242.007 207.155 475.922 476.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 6.4e-05 4096 480 1800 245504 93.4683 55.6995 2900.97 1674.28 4724.55 4724.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 6.4e-05 4096 230 5600 253568 91.5429 55.6647 8955.75 1675.16 10778.3 10778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.000512 2048 190 3800 30016 2.87555 3.4551 301.487 136.446 444.339 444.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 3.2e-05 4096 190 2825 566272 199.891 123.845 10470.8 3668.39 14463.2 14463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1740 3.2e-05 4096 120 2350 603680 96.6519 116.694 7840.93 3467.63 11522.1 11522.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 3.2e-05 2048 210 2525 272384 197.118 55.999 2466.89 1674.02 4394.25 4394.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 0.000512 512 170 650 33600 1.25987 0.927744 17.3956 49.9682 69.6517 69.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 6.4e-05 4096 460 2925 271488 72.435 55.6514 5026.76 1676.68 6831.64 6831.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 6.4e-05 512 245 925 200704 19.4016 6.64179 165.758 207.055 399.078 399.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 430 0.000128 1024 100 1825 71680 19.8687 6.76586 145.424 202.349 374.612 374.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1440 6.4e-05 4096 480 1800 245504 93.3396 55.6193 1899.34 1673.62 3722.06 3722.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 6.4e-05 4096 230 5600 252672 91.5366 55.5991 5834.77 1673.62 7655.68 7655.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.000512 2048 190 3800 29568 2.86886 3.44182 195.188 137.165 338.739 338.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 3.2e-05 4096 190 2825 564480 200.044 123.737 6822.34 3665.76 10812.2 10812.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1740 3.2e-05 4096 120 2350 603456 96.327 116.497 5123.08 3467.76 8803.83 8803.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 3.2e-05 2048 210 2525 258048 197.855 55.2095 1529.25 1653.83 3436.37 3436.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 0.000512 512 170 650 33152 1.27328 0.933024 11.0875 50.0218 63.4144 63.5086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 6.4e-05 4096 460 2925 270592 72.3568 55.5864 3274.47 1673.61 5076.13 5076.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 6.4e-05 512 245 925 186368 19.7031 6.5608 100.444 202.172 329.092 329.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 430 0.000128 1024 100 1825 76800 19.8842 6.82678 229.086 206.666 462.658 462.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 6.4e-05 4096 480 1800 244800 93.9372 55.7339 2797.23 1675.31 4622.34 4622.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 6.4e-05 4096 230 5600 253440 91.9087 55.7127 8650.31 1676.17 10474.2 10474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.000512 2048 190 3800 30000 2.89587 3.47562 292.952 119.448 418.847 418.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 3.2e-05 4096 190 2825 565440 200.58 123.885 10102.9 3665.08 14092.7 14093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1740 3.2e-05 4096 120 2350 603600 96.77 116.745 7578.24 3467.86 11259.8 11259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 3.2e-05 2048 210 2525 268800 197.617 55.968 2352.7 1670.02 4276.53 4276.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 0.000512 512 170 650 34080 1.27373 0.938112 16.894 51.2662 70.4736 70.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 6.4e-05 4096 460 2925 271200 72.5867 55.6975 4856.75 1675.28 6660.42 6660.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 6.4e-05 512 245 925 199680 19.4223 6.63514 158.581 206.42 391.269 391.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 430 0.000128 1024 100 1825 76800 19.8727 6.82394 151.702 206.486 385.082 385.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 6.4e-05 4096 480 1800 243840 93.554 55.6158 1861.31 1669.57 3680.19 3680.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 6.4e-05 4096 230 5600 251520 91.6597 55.5913 5744.59 1669.57 7561.55 7561.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.000512 2048 190 3800 29280 2.86477 3.42058 189.813 137.535 333.706 333.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 3.2e-05 4096 190 2825 564480 201.296 124.153 6740.72 3671.87 10738.3 10738.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1740 3.2e-05 4096 120 2350 603360 96.583 116.698 5066.22 3465.35 8745.01 8745.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 3.2e-05 2048 210 2525 261120 196.225 55.0871 1525.76 1648.36 3425.66 3425.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 0.000512 512 170 650 33600 1.26355 0.931616 11.43 49.9457 63.6703 63.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 6.4e-05 4096 460 2925 270720 72.5097 55.6765 3240.14 1674.71 5043.15 5043.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 6.4e-05 512 245 925 199680 19.3985 6.6264 106.798 206.301 339.341 339.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 430 0.000128 1024 100 1825 81920 19.6676 6.84518 248.363 209.263 484.337 484.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1440 6.4e-05 4096 480 1800 245760 93.5054 55.5984 2693.4 1677.33 4519.98 4520.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 6.4e-05 4096 230 5600 253952 91.62 55.5914 8313.44 1678.08 10138.9 10139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.000512 2048 190 3800 29952 2.89286 3.47936 278.142 135.21 419.799 419.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 3.2e-05 4096 190 2825 566272 200.014 123.75 9714.15 3668.07 13706.3 13706.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1740 3.2e-05 4096 120 2350 603648 96.5398 116.499 7260.11 3467.41 10940.7 10940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 3.2e-05 2048 210 2525 270336 197.165 55.9636 2256.65 1671.5 4181.5 4181.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 0.000512 512 170 650 34304 1.26976 0.937984 16.6407 51.292 70.2426 70.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 6.4e-05 4096 460 2925 271360 72.493 55.593 4656.67 1677.31 6462.17 6462.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 6.4e-05 512 245 925 204800 19.4342 6.70406 156.256 209.237 391.845 392.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 430 0.000128 1024 100 1825 81920 19.6956 6.84637 163.669 209.291 399.692 399.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1440 6.4e-05 4096 480 1800 243712 93.5814 55.5829 1905.12 1689.92 3744.34 3744.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 6.4e-05 4096 230 5600 251904 91.6468 55.5374 5902.32 1672.14 7721.77 7721.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.000512 2048 190 3800 29184 2.86102 3.4304 193.038 138.761 338.164 338.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 3.2e-05 4096 190 2825 565248 200.522 123.929 6939.28 3672.32 10936.3 10936.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1740 3.2e-05 4096 120 2350 603648 96.3925 116.507 5201.54 3466.41 8881.01 8881.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 3.2e-05 2048 210 2525 262144 199.879 55.9398 1559.89 1670.65 3486.58 3486.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 0.000512 512 170 650 32768 1.25338 0.915552 11.2524 49.6278 63.1519 63.2443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 6.4e-05 4096 460 2925 270336 72.2757 55.5459 3320.7 1671.29 5119.92 5120.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 6.4e-05 512 245 925 196608 20.0983 6.70925 106.767 209.091 342.879 343.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 430 0.000128 1024 100 1824 79872 19.8976 6.84032 169.914 209.166 406.031 406.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 6.4e-05 4096 480 1792 246016 93.6662 55.605 3553.24 1676.95 5379.61 5379.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 6.4e-05 4096 230 5600 254464 91.4515 55.5971 6087.86 1677.06 7912.1 7912.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.000512 2048 190 3808 30144 2.89757 3.47581 204.645 141.177 352.27 352.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 3.2e-05 4096 190 2816 566272 200.218 123.772 7090.06 3672.4 11086.7 11087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1740 3.2e-05 4096 120 2368 604032 96.4346 116.465 5402.83 3468.01 9083.9 9084.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 3.2e-05 2048 210 2528 274432 197.495 56.029 1682.78 1677.15 3613.68 3613.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1140 0.000512 512 170 640 33920 1.26349 0.935936 11.3089 51.2328 64.8396 64.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1760 6.4e-05 4096 460 2944 271488 72.4625 55.583 3435.8 1677.62 5241.58 5241.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 6.4e-05 512 245 928 202752 19.6136 6.70742 112.688 209.168 348.395 348.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 430 0.000128 1024 100 1824 79872 19.8744 6.83818 106.148 209.177 342.236 342.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 6.4e-05 4096 480 1792 245760 93.8273 55.6177 3673.82 1676.94 5500.34 5500.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 6.4e-05 4096 230 5600 254464 91.5631 55.584 3925.76 1676.93 5749.98 5750.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.000512 2048 190 3808 30080 2.88973 3.47171 132.095 137.45 275.984 276.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 3.2e-05 4096 190 2816 565760 200.66 123.797 4562.76 3682.06 8569.56 8569.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1740 3.2e-05 4096 120 2368 603904 97.1259 116.519 9339.84 3467.98 13021.6 13021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 590 3.2e-05 2048 210 2528 270336 197.599 55.8408 1067.8 1671.29 2992.75 2992.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1140 0.000512 512 170 640 33792 1.27181 0.934816 7.42173 51.2517 60.9799 61.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1760 6.4e-05 4096 460 2944 271360 72.4782 55.6089 2211.16 1677.05 4016.4 4016.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 6.4e-05 512 245 928 200704 19.7576 6.70592 72.0701 209.108 307.858 308.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 430 0.000128 1024 100 1824 80640 19.9664 6.85814 170.798 211.673 409.491 409.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 6.4e-05 4096 480 1792 246080 94.0211 55.7537 3686.18 1691.5 5527.59 5527.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 6.4e-05 4096 230 5600 254400 91.882 55.7108 6244.39 1692.31 8084.44 8084.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.000512 2048 190 3808 30160 2.90128 3.47318 210.553 137.59 354.59 354.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 3.2e-05 4096 190 2816 566400 201.221 124.107 7279 3701.9 11306.5 11306.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1740 3.2e-05 4096 120 2368 604080 96.8899 116.704 5491.81 3498.02 9203.58 9203.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 3.2e-05 2048 210 2528 273920 197.854 56.2192 1719.94 1691.48 3665.71 3665.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 0.000512 512 170 640 33920 1.26813 0.935936 11.7853 51.436 65.5255 65.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1760 6.4e-05 4096 460 2944 271360 72.7575 55.7081 3521.79 1691.56 5341.93 5342.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 6.4e-05 512 245 928 204800 19.6132 6.72992 117.149 211.618 355.325 355.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 430 0.000128 1024 100 1824 79360 20.0095 6.85805 107.803 209.884 344.745 344.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 6.4e-05 4096 480 1792 245760 93.8373 55.698 3605.19 1677.04 5431.9 5432.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 6.4e-05 4096 230 5600 254080 91.6397 55.6769 4026.78 1677.04 5851.28 5851.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.000512 2048 190 3808 30080 2.88637 3.47072 135.741 139.423 281.59 281.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 3.2e-05 4096 190 2816 565760 200.616 123.929 4682.29 3670.39 8677.5 8677.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1740 3.2e-05 4096 120 2368 603840 96.6026 116.591 3530.39 3467.64 7211.38 7211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 3.2e-05 2048 210 2528 271360 197.805 56.0637 1096.88 1676.85 3027.81 3027.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 0.000512 512 170 640 33600 1.27066 0.932864 7.61357 50.0823 60.0006 60.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1760 6.4e-05 4096 460 2944 271360 72.5171 55.681 2264.93 1677.2 4070.43 4070.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 6.4e-05 512 245 928 204800 19.5886 6.71936 75.6726 209.804 312.005 312.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 430 0.000128 1024 100 1824 79872 19.8265 6.84493 182.568 208.298 417.735 417.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 6.4e-05 4096 480 1792 245760 93.5246 55.6828 2181.98 1674.78 4006.11 4006.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 6.4e-05 4096 230 5600 254208 91.5451 55.6728 6738.51 1674.97 8560.85 8560.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.000512 2048 190 3808 30144 2.8887 3.47158 226.937 139.393 372.768 372.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 3.2e-05 4096 190 2816 566016 200.578 123.972 7856.93 3669.21 11851 11851.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1740 3.2e-05 4096 120 2368 603936 96.5719 116.583 5927.32 3464.49 9605.13 9605.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 3.2e-05 2048 210 2528 273408 197.4 56.022 1858.58 1672.63 3784.86 3785.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 0.000512 512 170 640 33984 1.26944 0.939168 13.1965 51.2611 66.7675 66.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 6.4e-05 4096 460 2944 271488 72.5406 55.6677 3810.05 1675.8 5614.17 5614.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 6.4e-05 512 245 928 202752 19.4826 6.68506 125.311 208.234 359.935 360.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 430 0.000128 1024 100 1824 76800 19.8146 6.81261 113.225 206.296 346.349 346.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 6.4e-05 4096 480 1792 244992 93.4814 55.6052 4107.17 1672.96 5929.35 5929.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 6.4e-05 4096 230 5600 253440 91.4493 55.595 4282.51 1673.13 6102.82 6102.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.000512 2048 190 3808 29952 2.87402 3.45331 144.839 138.805 290.047 290.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 3.2e-05 4096 190 2816 565248 199.973 123.812 4998.57 3667.41 8990.04 8990.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1740 3.2e-05 4096 120 2368 603840 96.3348 116.475 3772.52 3468.56 7454.04 7454.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 3.2e-05 2048 210 2528 270336 196.409 55.6327 1172.95 1664.49 3089.71 3089.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 0.000512 512 170 640 33792 1.26675 0.933888 8.43334 51.1641 61.8992 61.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1760 6.4e-05 4096 460 2944 271104 72.3577 55.5829 2415.68 1675.02 4218.75 4218.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 6.4e-05 512 245 928 196608 19.5783 6.61914 78.8739 206.218 311.501 311.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 430 0.000128 1024 100 1824 80640 19.918 6.86448 182.497 209.528 419.003 419.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 6.4e-05 4096 480 1792 245952 93.7754 55.7137 2144.37 1676.72 3970.71 3970.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 6.4e-05 4096 230 5600 254016 91.8805 55.7036 6589.35 1676.73 8413.8 8413.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.000512 2048 190 3808 30128 2.90518 3.47786 223.277 136.37 366.105 366.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 3.2e-05 4096 190 2816 565824 201.184 124.008 7685.01 3670.91 11681.4 11681.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1740 3.2e-05 4096 120 2368 603904 96.7126 116.695 5815.23 3467.77 9496.57 9496.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 3.2e-05 2048 210 2528 272384 197.714 56.0783 1815.82 1674.3 3744.14 3744.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 0.000512 512 170 640 34048 1.27213 0.938816 12.5917 51.2907 66.1968 66.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 6.4e-05 4096 460 2944 271264 72.7702 55.7019 3718.57 1676.95 5524.1 5524.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 6.4e-05 512 245 928 204288 19.5991 6.72326 123.67 209.469 359.676 359.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 430 0.000128 1024 100 1824 78848 19.7465 6.82816 114.021 206.987 347.776 347.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 6.4e-05 4096 480 1792 245504 93.5279 55.6729 1390.9 1672.88 3213.12 3213.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 6.4e-05 4096 230 5600 253568 91.5847 55.6684 4236.19 1673.05 6056.63 6056.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.000512 2048 190 3808 29792 2.8752 3.45702 142.24 136.732 285.379 285.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 3.2e-05 4096 190 2816 565376 200.695 124.033 4955.12 3667.78 8947.92 8948.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1740 3.2e-05 4096 120 2368 603680 96.699 116.645 3775.43 3475.71 7464.64 7464.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 3.2e-05 2048 210 2528 272384 197.357 56.0005 1164.8 1672.63 3091.01 3091.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 0.000512 512 170 640 33600 1.26448 0.929216 8.13456 49.9522 60.3827 60.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 6.4e-05 4096 460 2944 271040 72.5735 55.6566 2395.15 1675.26 4198.75 4198.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 6.4e-05 512 245 928 200704 19.4245 6.64368 78.5676 206.887 311.735 311.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 430 0.000128 1024 100 1824 80640 19.9044 6.8567 95.6307 209.682 332.269 332.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 6.4e-05 4096 480 1792 244608 94.2801 55.7445 3666.42 1674.92 5491.51 5491.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 6.4e-05 4096 230 5600 252672 92.0057 55.7199 3471.29 1675.03 5294.19 5294.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.000512 2048 190 3808 29568 2.88349 3.45498 115.559 138.683 260.659 260.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 3.2e-05 4096 190 2816 564480 201.126 123.958 4070.18 3667.54 8063.09 8063.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1740 3.2e-05 4096 120 2368 603456 96.9385 116.8 3108.32 3469.09 6791.3 6791.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 3.2e-05 2048 210 2528 268800 198.302 56.0141 944.229 1674.55 2873.32 2873.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 0.000512 512 170 640 32928 1.26976 0.926272 6.67366 49.8656 58.835 58.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1760 6.4e-05 4096 460 2944 270816 72.7115 55.7217 1972.2 1674.92 3775.66 3775.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 6.4e-05 512 245 928 204288 19.5884 6.72608 66.2404 209.545 302.319 302.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 430 0.000128 1024 100 1824 79872 19.9037 6.84634 179.177 209.128 415.246 415.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 6.4e-05 4096 480 1792 245760 93.5307 55.609 2188.52 1676.56 4014.36 4014.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 6.4e-05 4096 230 5600 254464 91.5419 55.6122 6652.26 1676.9 8476.45 8476.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.000512 2048 190 3808 30080 2.8809 3.46886 219.75 140.778 366.95 367.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 3.2e-05 4096 190 2816 565760 200.536 123.83 7853.19 3675.94 11853.8 11854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1740 3.2e-05 4096 120 2368 603904 96.5349 116.519 5994.94 3467.38 9675.53 9675.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 3.2e-05 2048 210 2528 270336 197.558 55.8735 1806.25 1670.91 3730.81 3730.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 0.000512 512 170 640 33792 1.27181 0.933888 12.8389 51.251 66.3994 66.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 6.4e-05 4096 460 2944 271360 72.5264 55.5843 3792.43 1676.54 5597.19 5597.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 6.4e-05 512 245 928 200704 19.7504 6.7031 121.122 209.063 356.852 357.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 430 0.000128 1024 100 1824 77824 20.094 6.89965 115.041 209.123 351.349 351.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1440 6.4e-05 4096 480 1792 245760 93.4856 55.6116 1484.42 1676.12 3309.77 3309.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 6.4e-05 4096 230 5600 253952 91.6024 55.5889 4456.95 1676.12 6280.39 6280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.000512 2048 190 3808 29952 2.89171 3.4775 143.441 141.704 291.585 291.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 3.2e-05 4096 190 2816 565248 200.617 123.917 5309.84 3671.06 9305.71 9305.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1740 3.2e-05 4096 120 2368 603648 96.6119 116.485 4062.86 3469.59 7745.71 7745.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 3.2e-05 2048 210 2528 270336 197.309 55.8409 1192.12 1670.52 3116.01 3116.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 0.000512 512 170 640 33792 1.27539 0.937664 8.5583 51.2761 62.1467 62.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 6.4e-05 4096 460 2944 271360 72.4972 55.585 2559.76 1676.23 4364.17 4364.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 6.4e-05 512 245 928 196608 20.0745 6.70749 78.0672 209.068 314.127 314.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 430 0.000128 1024 100 1824 73728 20.1907 6.81645 91.5716 206.627 325.395 325.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1440 6.4e-05 4096 480 1792 244224 93.6868 55.6173 1217.61 1675.08 3042.12 3042.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 6.4e-05 4096 230 5600 253440 91.5748 55.594 3664.43 1675.77 5487.52 5487.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.000512 2048 190 3808 29952 2.88246 3.46989 119.734 136.018 262.177 262.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 3.2e-05 4096 190 2816 563712 201.02 123.918 4357.6 3676.09 8358.9 8359.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1740 3.2e-05 4096 120 2368 603648 96.5562 116.581 3354.84 3480.77 7048.91 7049.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 3.2e-05 2048 210 2528 258048 197.18 55.0807 947.59 1649.88 2849.94 2850.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 0.000512 512 170 640 33024 1.2656 0.925888 7.05331 49.9491 59.2896 59.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 6.4e-05 4096 460 2944 270336 72.5202 55.6039 2102 1675.05 3905.28 3905.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 6.4e-05 512 245 928 196608 19.6058 6.61094 65.38 206.466 298.274 298.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 430 0.000128 1024 100 1824 78336 19.8589 6.84099 256.69 207.49 491.073 491.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 6.4e-05 4096 480 1792 245952 93.667 55.7318 3072.82 1676.46 4898.81 4898.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 6.4e-05 4096 230 5600 254016 91.7816 55.709 9483.12 1676.51 11307.3 11307.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.000512 2048 190 3808 30096 2.89216 3.46522 321.913 137.948 466.293 466.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 3.2e-05 4096 190 2816 565632 200.824 124.006 11028.3 3668.45 15021.8 15022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1740 3.2e-05 4096 120 2368 603936 96.6904 116.695 8324.23 3467.35 12005.1 12005.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 3.2e-05 2048 210 2528 271872 197.187 55.9206 2605.2 1670.11 4528.64 4528.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 0.000512 512 170 640 33696 1.27363 0.938624 18.5587 51.2377 72.113 72.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 6.4e-05 4096 460 2944 271296 72.5989 55.7098 5336.8 1676.45 7141.66 7141.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 6.4e-05 512 245 928 198144 19.6923 6.65994 172.731 207.529 406.827 406.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 430 0.000128 1024 100 1824 73728 19.9412 6.8055 152.531 204.458 383.934 384.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1440 6.4e-05 4096 480 1792 245376 93.5349 55.6712 1962.05 1676.52 3787.92 3788.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 6.4e-05 4096 230 5600 253440 91.6437 55.6626 6140 1676.53 7963.99 7964.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.000512 2048 190 3808 29952 2.89178 3.47216 204.718 136.089 347.247 347.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 3.2e-05 4096 190 2816 565632 200.287 123.914 7125.09 3670.4 11120 11120.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1740 3.2e-05 4096 120 2368 603648 96.5849 116.645 5388.07 3471.55 9073.02 9073.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 3.2e-05 2048 210 2528 267264 196.162 55.3615 1640.75 1657.62 3550.12 3550.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 0.000512 512 170 640 33408 1.26701 0.929792 12.0356 50.0352 64.369 64.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 6.4e-05 4096 460 2944 271296 72.4395 55.6667 3450.81 1676.51 5255.54 5255.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 6.4e-05 512 245 928 193536 19.5246 6.58022 110.594 204.334 341.243 341.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 430 0.000128 1024 100 1824 76032 19.7875 6.80077 130.234 204.595 361.607 361.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 6.4e-05 4096 480 1792 243648 93.7965 55.6557 1595.46 1671.06 3416.1 3416.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 6.4e-05 4096 230 5600 252288 91.8409 55.638 5012.34 1671.75 6831.71 6831.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.000512 2048 190 3808 29376 2.86762 3.42195 166.361 137.654 310.377 310.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 3.2e-05 4096 190 2816 565056 200.771 123.96 5830.09 3668.75 9823.85 9824.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1740 3.2e-05 4096 120 2368 603504 96.7515 116.79 4404.4 3469.73 8087.85 8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 3.2e-05 2048 210 2528 262656 199.661 56.1275 1333.78 1670.51 3260.31 3260.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 0.000512 512 170 640 32832 1.25782 0.918912 9.88499 49.7089 61.875 61.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 6.4e-05 4096 460 2944 270432 72.7524 55.7112 2817.09 1675.78 4621.44 4621.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 6.4e-05 512 245 928 193536 19.5542 6.57475 91.764 204.422 322.535 322.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 430 0.000128 1024 100 1824 79360 20.015 6.8511 241.397 209.667 478.122 478.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 6.4e-05 4096 480 1792 245760 93.5222 55.6998 2880.12 1675.23 4704.71 4704.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 6.4e-05 4096 230 5600 254080 91.57 55.6861 8930.44 1675.23 10753.1 10753.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.000512 2048 190 3808 30080 2.88154 3.46515 300.482 140.022 446.922 446.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 3.2e-05 4096 190 2816 565760 200.376 123.946 10387.5 3666.3 14378.4 14378.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1740 3.2e-05 4096 120 2368 603840 96.4607 116.605 7841.95 3463.75 11518.9 11519.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 3.2e-05 2048 210 2528 271360 197.395 56.0338 2430.19 1675.04 4358.88 4359.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 0.000512 512 170 640 33600 1.26867 0.933568 17.8447 50.0538 70.1999 70.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 6.4e-05 4096 460 2944 271360 72.4826 55.6652 5021.83 1675.22 6825.3 6825.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 6.4e-05 512 245 928 204800 19.5551 6.72358 168.443 209.587 404.521 404.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 430 0.000128 1024 100 1824 76800 19.8161 6.81587 157.65 206.377 390.85 390.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 6.4e-05 4096 480 1792 245760 93.3227 55.6164 1944.92 1675.95 3769.94 3770.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 6.4e-05 4096 230 5600 253440 91.5172 55.5892 5994.57 1676 7817.82 7817.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.000512 2048 190 3808 29760 2.8696 3.45731 199.739 137.757 343.897 343.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 3.2e-05 4096 190 2816 565760 200.027 123.808 6991.77 3669.71 10985.6 10985.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1740 3.2e-05 4096 120 2368 603520 96.3014 116.482 5269.62 3469.51 8952.07 8952.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 3.2e-05 2048 210 2528 266240 199.207 56.0443 1597.07 1675.57 3528.11 3528.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 0.000512 512 170 640 33280 1.25866 0.925696 11.4952 49.8995 63.6812 63.7769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 6.4e-05 4096 460 2944 271360 72.374 55.5883 3383.49 1675.94 5187.49 5187.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 6.4e-05 512 245 928 194560 19.7517 6.61517 106.7 206.236 339.525 339.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 430 0.000128 1024 100 1824 76800 19.858 6.82438 131.953 206.616 365.442 365.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 6.4e-05 4096 480 1792 243840 93.5492 55.619 1616.41 1670.65 3436.37 3436.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 6.4e-05 4096 230 5600 251520 91.6626 55.6114 5029.83 1670.64 6847.89 6848.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.000512 2048 190 3808 29280 2.85462 3.41718 165.331 136.926 308.602 308.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 3.2e-05 4096 190 2816 564480 201.257 124.178 5881.74 3675.56 9883.02 9883.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1740 3.2e-05 4096 120 2368 603360 96.5462 116.677 4448.19 3467.55 8129.13 8129.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 3.2e-05 2048 210 2528 261120 196.252 55.1092 1319.47 1649.42 3220.48 3220.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 0.000512 512 170 640 32640 1.27034 0.925696 9.52115 49.9726 61.7901 61.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 6.4e-05 4096 460 2944 270720 72.5115 55.666 2845.81 1675.99 4650.08 4650.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 6.4e-05 512 245 928 199680 19.3855 6.62528 92.5051 206.437 325.166 325.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 430 0.000128 1024 100 1824 76800 19.8232 6.8137 234.088 206.301 467.225 467.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 6.4e-05 4096 480 1792 244992 93.4088 55.623 2713.87 1672.93 4535.97 4536.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 6.4e-05 4096 230 5600 253440 91.4451 55.5889 8395.2 1673.12 10215.5 10215.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.000512 2048 190 3808 29952 2.87539 3.4608 284.882 138.857 430.15 430.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 3.2e-05 4096 190 2816 565248 200.016 123.82 9776.95 3667.38 13768.5 13768.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1740 3.2e-05 4096 120 2368 603840 96.2745 116.483 7387.41 3464.35 11064.7 11064.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 3.2e-05 2048 210 2528 270336 196.277 55.6585 2294.89 1664.46 4211.52 4211.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 0.000512 512 170 640 33792 1.27347 0.935936 16.0821 51.1627 69.5604 69.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 6.4e-05 4096 460 2944 271104 72.3531 55.5762 4726.56 1674.98 6529.58 6529.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 512 245 928 196608 19.5692 6.61709 152.798 206.207 385.416 385.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 430 0.000128 1024 100 1824 73728 20.198 6.80842 139.305 206.428 372.932 373.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1440 6.4e-05 4096 480 1792 244224 93.6578 55.6149 1760.54 1673.5 3583.45 3583.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 6.4e-05 4096 230 5600 253440 91.5393 55.6093 5492.21 1673.69 7313.19 7313.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.000512 2048 190 3808 29952 2.88566 3.4688 185.941 133.549 325.919 325.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 3.2e-05 4096 190 2816 563712 201.018 123.931 6360.7 3674.76 10360.7 10360.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1740 3.2e-05 4096 120 2368 603648 96.5668 116.573 4825.89 3466.51 8505.7 8505.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 3.2e-05 2048 210 2528 258048 197.096 55.0688 1431.29 1648.4 3332.08 3332.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 0.000512 512 170 640 33024 1.26688 0.927744 10.6058 49.9185 62.8199 62.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 6.4e-05 4096 460 2944 270336 72.5234 55.5933 3078.42 1673.6 4880.25 4880.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 6.4e-05 512 245 928 196608 19.5923 6.61299 101.016 206.273 333.708 333.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 430 0.000128 1024 100 1824 64512 20.0914 6.73411 106.853 198.482 332.353 332.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1440 6.4e-05 4096 480 1792 244224 93.4237 55.5537 1527.27 1671.26 3347.65 3347.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 6.4e-05 4096 230 5600 251136 91.5855 55.5457 4686.92 1671.24 6505.44 6505.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.000512 2048 190 3808 29376 2.87539 3.45907 157.289 136.241 299.939 300.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 3.2e-05 4096 190 2816 564480 201.008 124.102 5506.19 3676.55 9508.13 9508.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1740 3.2e-05 4096 120 2368 603072 96.4787 116.587 4155.53 3474.04 7842.79 7842.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 3.2e-05 2048 210 2528 258048 194.921 54.6857 1237.06 1633.41 3120.3 3120.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 0.000512 512 170 640 32256 1.26061 0.9216 8.80054 49.7533 60.8394 60.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 6.4e-05 4096 460 2944 270720 72.4179 55.5791 2662.04 1677.59 4467.74 4467.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 6.4e-05 512 245 928 184320 19.1572 6.53312 81.2917 198.261 305.455 305.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 430 0.000128 1024 100 1824 76800 19.8981 6.84147 219.399 206.464 452.798 452.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 6.4e-05 4096 480 1792 245600 93.9109 55.7653 2683.82 1675.28 4508.92 4509.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 6.4e-05 4096 230 5600 253600 91.9929 55.7428 8277.07 1675.28 10100.2 10100.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.000512 2048 190 3808 30000 2.89075 3.468 279.511 136.655 422.599 422.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 3.2e-05 4096 190 2816 566400 200.935 124.127 9664.43 3678.52 13668.3 13668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1740 3.2e-05 4096 120 2368 603800 97.0499 116.853 7293.42 3473.24 10980.7 10980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 3.2e-05 2048 210 2528 268800 196.994 55.8087 2244.99 1666.51 4164.53 4164.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 0.000512 512 170 640 33600 1.27795 0.935712 16.3112 51.1994 69.824 69.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 6.4e-05 4096 460 2944 271200 72.9204 55.7624 4676.03 1677.51 6482.34 6482.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 6.4e-05 512 245 928 198400 19.5261 6.63085 152.135 206.369 384.87 385.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 430 0.000128 1024 100 1824 76800 19.9028 6.82835 151.645 206.445 385.015 385.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 6.4e-05 4096 480 1792 244800 93.951 55.7404 1882.4 1674.54 3706.76 3706.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 6.4e-05 4096 230 5600 252800 91.9388 55.7076 5839.2 1675.48 7662.47 7662.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.000512 2048 190 3808 30000 2.89491 3.47322 196.425 136.88 339.748 339.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 3.2e-05 4096 190 2816 564800 201.271 124.121 6821.2 3668.74 10815.6 10815.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1740 3.2e-05 4096 120 2368 603600 96.773 116.836 5144.42 3471.24 8829.43 8829.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 3.2e-05 2048 210 2528 256000 198.228 55.1908 1501.78 1648.3 3403.72 3403.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 0.000512 512 170 640 32800 1.27555 0.92912 11.0337 49.9277 63.2675 63.3591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 6.4e-05 4096 460 2944 270400 72.7437 55.7056 3292.3 1674.53 5095.39 5095.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 6.4e-05 512 245 928 192000 20.0223 6.63174 103.539 206.28 336.69 336.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 430 0.000128 1024 100 1824 76800 19.9225 6.83238 126.466 206.574 359.985 360.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 6.4e-05 4096 480 1792 244800 94.0919 55.7711 1550.33 1675.08 3375.41 3375.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 6.4e-05 4096 230 5600 252000 92.2399 55.7449 4800.78 1675.08 6623.98 6624.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.000512 2048 190 3808 29400 2.87757 3.44166 160.579 135.168 302.138 302.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 3.2e-05 4096 190 2816 564000 202.002 124.44 5610.48 3676.74 9613.94 9614.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1740 3.2e-05 4096 120 2368 603600 97.0733 116.932 4246.14 3466.09 7926.39 7926.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 3.2e-05 2048 210 2528 249600 200.416 55.3288 1214.24 1648.57 3118.77 3118.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 0.000512 512 170 640 32400 1.27139 0.933888 9.13859 49.988 61.431 61.5267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 6.4e-05 4096 460 2944 270000 72.9047 55.7425 2708.75 1675.07 4512.58 4512.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 6.4e-05 512 245 928 192000 20.0298 6.64138 86.1999 206.342 319.428 319.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 430 0.000128 1024 100 1824 78848 19.76 6.8384 216.571 207.154 450.515 450.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 6.4e-05 4096 480 1792 245504 93.5004 55.6939 2621.03 1674.22 4444.59 4444.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 6.4e-05 4096 230 5600 253568 91.5662 55.6576 8107.06 1674.24 9928.66 9928.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.000512 2048 190 3808 29792 2.87149 3.45738 271.35 137.488 415.24 415.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 3.2e-05 4096 190 2816 565376 200.702 123.994 9465.61 3675.43 13466 13466.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1740 3.2e-05 4096 120 2368 603680 96.6734 116.665 7136.09 3467.54 10817.1 10817.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 3.2e-05 2048 210 2528 272384 197.121 56.0287 2228.97 1673.96 4156.29 4156.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 0.000512 512 170 640 33600 1.26282 0.927744 15.6845 49.9717 67.9477 68.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 6.4e-05 4096 460 2944 271040 72.5311 55.6564 4576.6 1676.78 6381.67 6381.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 6.4e-05 512 245 928 200704 19.4184 6.63898 150.367 207.051 383.685 383.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 430 0.000128 1024 100 1824 71680 19.8475 6.76864 137.486 202.518 366.815 366.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1440 6.4e-05 4096 480 1792 245504 93.338 55.6224 1829.34 1675.04 3653.47 3653.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 6.4e-05 4096 230 5600 252672 91.5013 55.5921 5667.42 1675.04 7489.7 7489.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.000512 2048 190 3808 29568 2.87008 3.4473 188.347 139.358 334.094 334.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 3.2e-05 4096 190 2816 564480 200.094 123.73 6600.43 3667.62 10592.2 10592.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1740 3.2e-05 4096 120 2368 603456 96.2818 116.528 4991.33 3472.54 8676.84 8676.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 3.2e-05 2048 210 2528 258048 197.814 55.248 1477.92 1655.23 3386.43 3386.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 0.000512 512 170 640 33152 1.27155 0.930176 10.7205 50.0521 63.0765 63.1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 6.4e-05 4096 460 2944 270592 72.3844 55.5912 3208.74 1675.15 5011.97 5012.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 6.4e-05 512 245 928 186368 19.6932 6.56787 98.2225 202.345 327.044 327.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 430 0.000128 1024 100 1824 75264 19.5184 7.00211 120.895 202.454 350.062 350.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 6.4e-05 4096 480 1792 244608 93.6458 55.6704 1495.01 1673.86 3318.31 3318.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 6.4e-05 4096 230 5600 252672 91.6414 55.6566 4645.53 1674.87 6467.84 6467.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.000512 2048 190 3808 28896 2.86106 3.41446 152.817 138.093 297.259 297.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 3.2e-05 4096 190 2816 564480 200.992 124.032 5406.79 3668.84 9400.94 9401.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1740 3.2e-05 4096 120 2368 602784 96.6883 116.765 4086.76 3466.69 7767.07 7767.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 3.2e-05 2048 210 2528 258048 201.998 55.9931 1213.13 1673.2 3144.55 3144.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 0.000512 512 170 640 32256 1.24864 0.910016 8.85046 49.5032 60.6143 60.7102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 6.4e-05 4096 460 2944 270144 72.5259 55.6497 2612.43 1673.83 4414.55 4414.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 6.4e-05 512 245 928 193536 19.1844 6.56998 84.0671 202.203 312.237 312.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 430 0.000128 1024 100 1824 76800 19.8934 6.82099 206.409 206.329 439.641 439.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 6.4e-05 4096 480 1792 245760 93.697 55.7431 2594.46 1674.11 4418.16 4418.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 6.4e-05 4096 230 5600 253440 91.9116 55.7091 8002.84 1675.08 9825.69 9825.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.000512 2048 190 3808 30000 2.89382 3.4743 270.012 139.285 415.739 415.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 3.2e-05 4096 190 2816 565440 200.607 123.913 9366.49 3662.48 13353.8 13354.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1740 3.2e-05 4096 120 2368 603840 96.7188 116.731 7093.93 3464.24 10771.8 10771.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 3.2e-05 2048 210 2528 268800 197.736 56.0169 2169.75 1668.67 4092.39 4092.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 0.000512 512 170 640 33600 1.27475 0.937984 15.6986 51.2473 69.2571 69.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 6.4e-05 4096 460 2944 270720 72.697 55.7093 4539.35 1674.1 6341.96 6342.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 6.4e-05 512 245 928 199680 19.4187 6.63117 147.597 206.224 380.087 380.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 430 0.000128 1024 100 1824 76800 19.8691 6.81814 149.177 206.664 382.721 382.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 6.4e-05 4096 480 1792 243840 93.5261 55.6164 1816.67 1671.01 3636.96 3637.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 6.4e-05 4096 230 5600 251520 91.6239 55.5868 5599.88 1671.01 7418.23 7418.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.000512 2048 190 3808 29280 2.85354 3.41974 187.121 136.525 329.992 330.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 3.2e-05 4096 190 2816 564480 201.238 124.148 6569.06 3674.23 10569 10569.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1740 3.2e-05 4096 120 2368 603360 96.5668 116.691 4963.45 3468.35 8645.21 8645.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 3.2e-05 2048 210 2528 261120 196.185 55.1079 1492.6 1649.78 3393.89 3394.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 0.000512 512 170 640 32640 1.27091 0.927392 10.4213 49.9704 62.6905 62.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 6.4e-05 4096 460 2944 270720 72.5105 55.6483 3178.25 1676.15 4982.67 4982.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 6.4e-05 512 245 928 199680 19.3866 6.62112 104.611 206.473 337.3 337.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 430 0.000128 1024 100 1824 69120 20.0365 6.83798 111.58 201.532 340.181 340.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1440 6.4e-05 4096 480 1792 244800 93.7178 55.681 1518.88 1670.5 3338.91 3339.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 6.4e-05 4096 230 5600 250560 92.1319 55.6569 4716.9 1670.49 6535.33 6535.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.000512 2048 190 3808 28800 2.85629 3.40787 153.296 137.309 296.944 297.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 3.2e-05 4096 190 2816 561600 201.604 124.012 5496.86 3668.61 9491.36 9491.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1740 3.2e-05 4096 120 2368 603360 96.6875 116.693 4182.76 3466.73 7863.02 7863.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 3.2e-05 2048 210 2528 253440 203.246 56.0232 1207.5 1669.56 3136.54 3136.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 0.000512 512 170 640 31680 1.25194 0.906624 8.72621 49.3993 60.3849 60.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 6.4e-05 4096 460 2944 269280 72.6743 55.6599 2663.24 1670.47 4462.14 4462.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 6.4e-05 512 245 928 184320 19.7595 6.56998 81.1236 201.264 308.932 309.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 430 0.000128 1024 100 1824 77824 20.1277 6.84442 212.435 209.118 448.718 448.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1440 6.4e-05 4096 480 1792 245760 93.464 55.6133 2576.73 1676.1 4402.05 4402.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 6.4e-05 4096 230 5600 253952 91.6707 55.5868 7950.84 1676.1 9774.34 9774.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.000512 2048 190 3808 29952 2.88701 3.48467 269.492 137.502 413.437 413.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 3.2e-05 4096 190 2816 565248 200.684 123.929 9264.94 3671.01 13260.8 13261.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1740 3.2e-05 4096 120 2368 603648 96.5712 116.492 6999.64 3464.94 10677.8 10678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 3.2e-05 2048 210 2528 270336 197.278 56.1218 2176.36 1670.35 4100.33 4100.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 0.000512 512 170 640 33792 1.27296 0.9376 15.0632 51.2752 68.6508 68.7455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 6.4e-05 4096 460 2944 271360 72.5022 55.5873 4490.92 1676.08 6295.2 6295.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 6.4e-05 512 245 928 196608 20.0776 6.70029 144.306 209.095 380.399 380.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 430 0.000128 1024 100 1824 73728 20.6323 6.84429 137.315 209.452 374.438 374.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1440 6.4e-05 4096 480 1792 243712 93.5936 55.5827 1732.33 1672.64 3554.27 3554.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 6.4e-05 4096 230 5600 251904 91.6697 55.5617 5354.93 1673.51 7175.82 7175.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.000512 2048 190 3808 29184 2.8535 3.42845 178.43 136.728 321.512 321.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 3.2e-05 4096 190 2816 565248 200.532 123.939 6281.04 3678.29 10284.1 10284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1740 3.2e-05 4096 120 2368 603648 96.4097 116.507 4743.53 3469.03 8425.64 8425.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 3.2e-05 2048 210 2528 262144 199.873 55.874 1431.73 1671.99 3359.68 3359.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 0.000512 512 170 640 32768 1.25418 0.913408 10.2083 49.6476 62.1265 62.2178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 6.4e-05 4096 460 2944 270336 72.2801 55.5519 3040.24 1672.62 4840.8 4840.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 6.4e-05 512 245 928 196608 20.103 6.70563 98.9712 209.262 335.256 335.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 430 0.000128 1024 100 1824 61440 20.4553 6.74093 101.816 198.447 327.648 327.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1440 6.4e-05 4096 480 1792 242688 93.4679 55.4463 1578.41 1666.26 3393.73 3393.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 6.4e-05 4096 230 5600 251904 91.44 55.4356 4920.37 1666.35 6733.73 6733.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.000512 2048 190 3808 29184 2.87334 3.44842 162.492 134.41 303.299 303.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 3.2e-05 4096 190 2816 562176 201.887 124.347 5741.46 3682.66 9750.64 9750.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1740 3.2e-05 4096 120 2368 602880 96.7268 116.685 4352.43 3470.51 8036.51 8036.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 3.2e-05 2048 210 2528 245760 201.502 55.0257 1221.38 1648.78 3126.91 3127.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 0.000512 512 170 640 32256 1.28029 0.932512 8.92592 50.0476 61.2869 61.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 6.4e-05 4096 460 2944 270336 72.4878 55.5912 2785.6 1674.48 4588.27 4588.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 6.4e-05 512 245 928 172032 20.1446 7.10656 78.1976 198.167 303.827 303.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 430 0.000128 1024 100 1840 79872 19.8618 6.84851 170.248 209.299 406.457 406.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 6.4e-05 4096 480 1800 246272 93.5247 55.6134 3707.31 1676.58 5533.17 5533.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 6.4e-05 4096 230 5600 254720 91.4077 55.5991 6199.32 1677.63 8024.11 8024.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.000512 2048 190 3800 30144 2.89174 3.47299 208.358 139.74 354.54 354.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 3.2e-05 4096 190 2840 566272 200.205 123.772 7275.15 3669.94 11269.4 11269.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1740 3.2e-05 4096 120 2360 604032 96.4017 116.467 5487.32 3467.45 9167.79 9167.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 3.2e-05 2048 210 2520 268288 198.972 55.9967 1674.14 1676.53 3605.87 3606.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1140 0.000512 512 170 640 34048 1.2673 0.935008 11.9162 51.2288 65.4486 65.5439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1760 6.4e-05 4096 460 2920 271616 72.4448 55.6026 3474.4 1677.25 5279.82 5279.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 6.4e-05 512 245 920 202752 19.6029 6.70643 113.764 209.124 349.419 349.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 430 0.000128 1024 100 1840 79872 19.8694 7.25078 108.77 208.962 345.05 345.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 6.4e-05 4096 480 1800 246272 93.7299 55.6223 3828.75 1675.16 5653.4 5653.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 6.4e-05 4096 230 5600 254464 91.514 55.596 3996.17 1675.23 5818.66 5818.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.000512 2048 190 3800 30080 2.88816 3.46726 134.707 137.505 278.643 278.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 3.2e-05 4096 190 2840 565760 200.551 123.846 4681.86 3668.27 8674.8 8675.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1740 3.2e-05 4096 120 2360 603904 96.5925 116.529 3561.94 3464.71 7239.94 7240.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 3.2e-05 2048 210 2520 266240 198.758 55.9593 1067.82 1669.55 2992.32 2992.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1140 0.000512 512 170 640 34048 1.26694 0.933888 7.76576 51.223 61.2953 61.3884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1760 6.4e-05 4096 460 2920 271360 72.478 55.5971 2234.97 1675.15 4038.31 4038.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 6.4e-05 512 245 920 200704 19.7641 6.70515 72.9102 208.886 308.484 308.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 430 0.000128 1024 100 1840 79360 20.0547 6.8609 190.245 209.856 427.214 427.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 6.4e-05 4096 480 1800 246400 93.877 55.7486 4247.43 1676.99 6074.19 6074.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 6.4e-05 4096 230 5600 254720 91.7691 55.7031 7106.31 1678.99 8932.92 8933.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.000512 2048 190 3800 30160 2.89706 3.47341 239.1 139.526 385.068 385.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 3.2e-05 4096 190 2840 566080 201.209 124.121 8320.61 3676.56 12322.8 12323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1740 3.2e-05 4096 120 2360 604000 96.8352 116.724 6220.97 3468.36 9903.05 9903.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 3.2e-05 2048 210 2520 268800 198.875 56.102 1916.38 1677.02 3848.6 3848.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 0.000512 512 170 640 33920 1.26822 0.938112 13.609 51.2209 67.1396 67.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1760 6.4e-05 4096 460 2920 271520 72.6594 55.708 3976.48 1676.98 5781.94 5782.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 6.4e-05 512 245 920 202240 19.7945 6.72973 129.174 209.809 365.725 365.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 430 0.000128 1024 100 1840 79360 20.0304 6.8649 122.422 209.711 359.219 359.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 6.4e-05 4096 480 1800 246400 93.6127 55.7015 4133.25 1675.64 5958.35 5958.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 6.4e-05 4096 230 5600 254720 91.4714 55.6872 4482.18 1675.83 6305.31 6305.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.000512 2048 190 3800 30080 2.89149 3.46579 150.56 139.004 295.996 296.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 3.2e-05 4096 190 2840 565760 200.412 123.969 5240.45 3667.18 9232.29 9232.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1740 3.2e-05 4096 120 2360 603840 96.5444 116.599 3916.6 3468.76 7598.66 7598.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 3.2e-05 2048 210 2520 266240 199.404 56.2853 1200.9 1675.46 3132.28 3132.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 0.000512 512 170 640 33600 1.26874 0.933888 8.67062 50.0578 61.0273 61.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1760 6.4e-05 4096 460 2920 271360 72.4753 55.6605 2500.69 1675.63 4304.56 4304.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 6.4e-05 512 245 920 199680 19.9992 6.72218 81.4874 209.632 318.055 318.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 430 0.000128 1024 100 1840 76800 19.8899 6.82768 97.5686 206.367 330.845 330.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 6.4e-05 4096 480 1800 245760 93.8966 55.7502 4135.06 1674.37 5959.22 5959.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 6.4e-05 4096 230 5600 254400 91.7428 55.7323 3648.72 1674.76 5471.1 5471.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.000512 2048 190 3800 30000 2.89382 3.47341 123.086 134.753 264.281 264.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 3.2e-05 4096 190 2840 564480 201.223 124.092 4273.91 3670.79 8270.29 8270.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1740 3.2e-05 4096 120 2360 603600 96.8231 116.752 3204.57 3466.08 6884.38 6884.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 3.2e-05 2048 210 2520 261120 200.181 56.0966 963.909 1668.93 2889.34 2889.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 0.000512 512 170 640 33600 1.27757 0.93984 7.33642 51.249 60.9052 61.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1760 6.4e-05 4096 460 2920 271200 72.6289 55.7084 2043.78 1680.73 3852.96 3853.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 6.4e-05 512 245 920 192000 20.0041 6.63478 64.8804 206.261 304.219 304.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 430 0.000128 1024 100 1840 78336 19.944 6.84032 174.226 208.237 409.443 409.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 6.4e-05 4096 480 1800 246144 93.4721 55.6787 2115.38 1674.3 3938.97 3939.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 6.4e-05 4096 230 5600 254592 91.5165 55.6545 6489.99 1674.3 8311.6 8311.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.000512 2048 190 3800 30144 2.89178 3.47251 218.428 139.656 364.523 364.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 3.2e-05 4096 190 2840 566016 200.579 123.953 7600.85 3665.91 11591.6 11591.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1740 3.2e-05 4096 120 2360 603936 96.4691 116.558 5686.67 3463.64 9363.5 9363.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 3.2e-05 2048 210 2520 267264 198.929 56.0462 1749.01 1672.14 3676.36 3676.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 0.000512 512 170 640 33984 1.27181 0.935904 12.4378 51.2601 66.0068 66.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 6.4e-05 4096 460 2920 271488 72.5226 55.643 3635.04 1675.52 5438.83 5438.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 6.4e-05 512 245 920 199680 19.7281 6.68262 117.398 208.178 352.202 352.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 430 0.000128 1024 100 1840 76800 19.8101 6.80902 111.988 206.33 345.131 345.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 6.4e-05 4096 480 1800 245760 93.3045 55.5932 1378.73 1673.2 3200.96 3201.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 6.4e-05 4096 230 5600 254208 91.3148 55.5898 4224.97 1673.2 6045.22 6045.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.000512 2048 190 3800 29952 2.88083 3.45498 142.045 137.98 286.432 286.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 3.2e-05 4096 190 2840 565248 200.012 123.821 4949.32 3667.89 8941.33 8941.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1740 3.2e-05 4096 120 2360 603840 96.3323 116.48 3703.7 3465.04 7381.71 7381.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 3.2e-05 2048 210 2520 264192 197.89 55.7265 1127.48 1664.79 3046.1 3046.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 0.000512 512 170 640 33792 1.26858 0.933504 8.24755 51.175 61.7246 61.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 6.4e-05 4096 460 2920 271104 72.3568 55.5791 2362.21 1675.25 4165.49 4165.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 6.4e-05 512 245 920 196608 19.5727 6.61357 75.6518 206.301 308.35 308.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 430 0.000128 1024 100 1840 73728 19.9257 6.79888 88.6828 204.468 320.063 320.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1440 6.4e-05 4096 480 1800 245376 93.8251 55.6667 3539.8 1676.66 5366.09 5366.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 6.4e-05 4096 230 5600 254592 91.4814 55.6401 3484.18 1676.77 5308.2 5308.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.000512 2048 190 3800 29952 2.88803 3.47181 117.431 139.257 263.118 263.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 3.2e-05 4096 190 2840 565632 200.274 123.915 4082.16 3668.91 8075.53 8075.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1740 3.2e-05 4096 120 2360 603648 96.5057 116.65 3057.49 3472.53 6743.33 6743.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 3.2e-05 2048 210 2520 258048 198.506 55.3651 908.064 1657.75 2819.9 2820.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 0.000512 512 170 640 33408 1.26957 0.932768 6.71178 50.0367 59.052 59.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1760 6.4e-05 4096 460 2920 271296 72.4497 55.6442 1951.75 1676.65 3756.59 3756.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 6.4e-05 512 245 920 193536 19.5167 6.57642 62.3385 204.405 293.046 293.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 430 0.000128 1024 100 1840 78848 20.0493 6.85462 254.308 209.371 490.777 490.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 6.4e-05 4096 480 1800 246400 93.6712 55.7159 3018.67 1675.38 4843.58 4843.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 6.4e-05 4096 230 5600 254464 91.7923 55.7085 9194.48 1676.41 11018.5 11018.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.000512 2048 190 3800 30128 2.89827 3.47856 314.342 140.558 461.354 461.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 3.2e-05 4096 190 2840 565824 201.074 124.025 10864.6 3672.24 14862.3 14862.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1740 3.2e-05 4096 120 2360 603904 96.6712 116.677 8152.59 3465.09 11831.2 11831.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 3.2e-05 2048 210 2520 265216 199.603 56.0865 2487.4 1672.86 4416.16 4416.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 0.000512 512 170 640 34048 1.27971 0.940032 18.9003 51.2694 72.4913 72.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 6.4e-05 4096 460 2920 271488 72.6228 55.6933 5184.85 1675.37 6988.64 6988.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 6.4e-05 512 245 920 200704 19.8526 6.72563 167.055 209.335 403.182 403.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 430 0.000128 1024 100 1840 75264 20.1569 6.8335 152.361 207.003 386.544 386.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1440 6.4e-05 4096 480 1800 245504 93.436 55.6748 1890.64 1673.01 3712.9 3713.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 6.4e-05 4096 230 5600 253568 91.5216 55.6688 5783.45 1674 7604.78 7604.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.000512 2048 190 3800 29792 2.87235 3.46317 194.916 139.519 340.842 340.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 3.2e-05 4096 190 2840 565376 200.637 124.024 6798.37 3670 10793.3 10793.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1740 3.2e-05 4096 120 2360 603680 96.6234 116.653 5089.81 3469.15 8772.39 8772.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 3.2e-05 2048 210 2520 265216 199.268 56.0525 1557.62 1672.73 3485.89 3486.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 0.000512 512 170 640 33600 1.26128 0.925696 11.4751 49.9545 63.7154 63.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 6.4e-05 4096 460 2920 271488 72.4162 55.6559 3246.17 1675.4 5049.74 5049.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 6.4e-05 512 245 920 193536 19.949 6.64342 103.159 206.905 336.862 337.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 430 0.000128 1024 100 1840 75264 20.5251 6.85517 123.594 209.685 360.853 361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1440 6.4e-05 4096 480 1800 245952 93.7387 55.7453 1546.19 1674.93 3370.74 3370.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 6.4e-05 4096 230 5600 254016 91.8054 55.7246 4724.19 1674.93 6546.8 6546.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.000512 2048 190 3800 29568 2.88131 3.45293 157.991 136.367 300.766 300.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 3.2e-05 4096 190 2840 564480 201.048 123.954 5547.32 3667.43 9540.04 9540.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1740 3.2e-05 4096 120 2360 603456 96.9406 116.816 4162.21 3470.83 7846.96 7847.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 3.2e-05 2048 210 2520 258048 201.996 56.0579 1235.81 1674.59 3168.67 3168.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 0.000512 512 170 640 32928 1.26704 0.9272 9.3432 49.9482 61.5882 61.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 6.4e-05 4096 460 2920 270816 72.7094 55.7244 2644.34 1674.93 4447.8 4447.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 6.4e-05 512 245 920 193536 20.442 6.72973 84.769 209.548 321.705 321.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 430 0.000128 1024 100 1840 79872 19.8784 6.84605 237.927 209.203 474.057 474.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 6.4e-05 4096 480 1800 246272 93.3694 55.6245 2793.42 1677.12 4619.68 4619.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 6.4e-05 4096 230 5600 254464 91.4435 55.5979 8547.9 1677.12 10372.2 10372.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.000512 2048 190 3800 30080 2.8857 3.46902 287.393 138.093 431.915 431.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 3.2e-05 4096 190 2840 565760 200.376 123.83 10037.5 3670.44 14032.4 14032.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1740 3.2e-05 4096 120 2360 603904 96.4507 116.529 7517.46 3468.35 11199 11199.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 3.2e-05 2048 210 2520 266240 198.433 55.8788 2299.95 1671.49 4225.98 4226.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 0.000512 512 170 640 34048 1.268 0.937984 17.4946 51.256 71.0589 71.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 6.4e-05 4096 460 2920 271360 72.4389 55.5934 4784.41 1677.25 6589.81 6589.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 6.4e-05 512 245 920 200704 19.7592 6.70522 155.506 209.137 391.327 391.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 430 0.000128 1024 100 1840 77824 20.1132 6.83962 145.858 209.066 382.067 382.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1440 6.4e-05 4096 480 1800 245760 93.5019 55.6053 1793.79 1675.68 3618.7 3618.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 6.4e-05 4096 230 5600 253952 91.5889 55.5914 5400.52 1675.67 7223.5 7223.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.000512 2048 190 3800 29952 2.89376 3.48186 177.965 137.13 321.543 321.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 3.2e-05 4096 190 2840 565248 200.613 123.89 6441.96 3672.07 10438.8 10439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1740 3.2e-05 4096 120 2360 603648 96.5519 116.473 4860.1 3464 8537.28 8537.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 3.2e-05 2048 210 2520 262144 199.844 55.8899 1421.84 1669.87 3347.66 3347.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 0.000512 512 170 640 33792 1.27603 0.938656 10.9632 51.2676 64.5463 64.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 6.4e-05 4096 460 2920 271360 72.4563 55.5889 3065.66 1675.66 4869.47 4869.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 6.4e-05 512 245 920 196608 20.0834 6.70294 97.8777 208.955 333.831 333.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 430 0.000128 1024 100 1840 73728 20.1926 6.81574 112.51 206.617 346.329 346.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1440 6.4e-05 4096 480 1800 245760 93.4114 55.6117 1449.35 1675.04 3273.55 3273.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 6.4e-05 4096 230 5600 253440 91.5577 55.594 4406.89 1675.04 6229.22 6229.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.000512 2048 190 3800 29952 2.8839 3.46576 145.776 138.906 291.103 291.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 3.2e-05 4096 190 2840 563712 201.085 123.943 5202.06 3672.03 9199.41 9199.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1740 3.2e-05 4096 120 2360 603648 96.5739 116.57 3932.46 3473.7 7619.45 7619.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 3.2e-05 2048 210 2520 258048 197.07 55.0345 1145.35 1649.83 3047.51 3047.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 0.000512 512 170 640 33024 1.26819 0.92528 8.69869 49.9432 60.9358 61.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 6.4e-05 4096 460 2920 270336 72.5221 55.5889 2475.48 1675.15 4278.85 4278.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 6.4e-05 512 245 920 196608 19.5928 6.61322 78.4888 206.468 311.372 311.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 430 0.000128 1024 100 1840 78336 19.8732 6.84032 240.341 207.499 474.745 474.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 6.4e-05 4096 480 1800 245952 93.7114 55.7425 2860.21 1676.7 4686.5 4686.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 6.4e-05 4096 230 5600 254592 91.7408 55.7007 8809.08 1676.62 10633.3 10633.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.000512 2048 190 3800 29952 2.8921 3.46141 295.763 136.894 439.083 439.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 3.2e-05 4096 190 2840 565632 200.811 124.016 10289.3 3668.53 14283 14283.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1740 3.2e-05 4096 120 2360 603792 96.7397 116.733 7698.95 3468.23 11380.8 11381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 3.2e-05 2048 210 2520 262656 199.53 56.0825 2337.5 1670.15 4263.49 4263.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 0.000512 512 170 640 33984 1.27302 0.937792 17.4097 51.2396 70.9604 71.0495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 6.4e-05 4096 460 2920 271296 72.6227 55.7077 4914.71 1676.5 6719.65 6719.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 6.4e-05 512 245 920 198144 19.6956 6.66278 160.835 207.428 394.832 394.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 430 0.000128 1024 100 1840 73728 19.9446 6.80202 147.386 204.477 378.804 378.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1440 6.4e-05 4096 480 1800 245376 93.5668 55.6727 1854.24 1676.88 3680.5 3680.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 6.4e-05 4096 230 5600 254592 91.4529 55.6544 5707.22 1676.7 7531.16 7531.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.000512 2048 190 3800 29952 2.8951 3.47542 192.294 137.145 335.883 335.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 3.2e-05 4096 190 2840 565632 200.293 123.924 6672.43 3675.28 10672.2 10672.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1740 3.2e-05 4096 120 2360 603648 96.5571 116.645 4989.33 3467.86 8670.54 8670.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 3.2e-05 2048 210 2520 258048 198.544 55.3479 1488 1657.79 3399.9 3400.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 0.000512 512 170 640 33408 1.26774 0.93264 10.9188 50.0367 63.2576 63.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 6.4e-05 4096 460 2920 271296 72.4468 55.6564 3183.82 1676.68 4988.71 4988.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 6.4e-05 512 245 920 193536 19.5302 6.57898 101.12 204.357 331.804 331.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 430 0.000128 1024 100 1840 76032 19.7873 6.80211 134.078 204.354 365.212 365.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 6.4e-05 4096 480 1800 243648 93.8178 55.6676 1627.47 1669.09 3446.19 3446.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 6.4e-05 4096 230 5600 252288 91.7942 55.6515 5009.03 1669.85 6826.47 6826.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.000512 2048 190 3800 29376 2.87798 3.4288 167.009 134.384 307.775 307.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 3.2e-05 4096 190 2840 565056 200.779 123.969 5904.55 3664.53 9894.11 9894.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1740 3.2e-05 4096 120 2360 603504 96.7555 116.793 4415.93 3470.44 8100.08 8100.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 3.2e-05 2048 210 2520 262656 199.63 56.0408 1340.48 1668.55 3264.93 3265.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 0.000512 512 170 640 32832 1.26112 0.918432 9.49392 49.6762 61.4496 61.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 6.4e-05 4096 460 2920 270432 72.7375 55.7097 2811.25 1673.74 4613.55 4613.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 6.4e-05 512 245 920 193536 19.559 6.58637 89.3134 204.182 319.851 320.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 430 0.000128 1024 100 1840 64512 20.1048 6.73184 101.582 198.268 326.876 327.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1440 6.4e-05 4096 480 1800 244224 93.3332 55.5483 1451.9 1669.47 3270.38 3270.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 6.4e-05 4096 230 5600 253440 91.293 55.5277 4517.25 1669.46 6333.66 6333.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.000512 2048 190 3800 29376 2.87706 3.45498 149.474 138.186 294.062 294.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 3.2e-05 4096 190 2840 564480 200.932 124.078 5272.41 3672.55 9270.25 9270.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1740 3.2e-05 4096 120 2360 603072 96.4815 116.565 3949.68 3470.24 7633.13 7633.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 3.2e-05 2048 210 2520 239616 200.482 54.6343 1094.69 1631.66 2981.69 2981.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 0.000512 512 170 640 32256 1.26397 0.920224 8.53773 49.7256 60.55 60.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 6.4e-05 4096 460 2920 270720 72.4324 55.593 2514.89 1675.62 4318.64 4318.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 6.4e-05 512 245 920 184320 19.1398 6.53926 76.7806 198.052 300.725 300.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 430 0.000128 1024 100 1840 79360 20.0081 6.85558 227.738 209.708 464.502 464.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 6.4e-05 4096 480 1800 246400 93.4379 55.6864 2691.09 1675.6 4515.95 4516.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 6.4e-05 4096 230 5600 254720 91.4761 55.6762 8268.08 1675.61 10091 10091.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.000512 2048 190 3800 30080 2.88358 3.46342 278.56 139.002 423.986 424.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 3.2e-05 4096 190 2840 565760 200.456 123.956 9659.52 3674.17 13658.4 13658.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1740 3.2e-05 4096 120 2360 603840 96.5425 116.627 7228.48 3464.59 10906.4 10906.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 3.2e-05 2048 210 2520 266240 199.564 56.1404 2216.53 1675.47 4147.94 4148.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 0.000512 512 170 640 33600 1.26835 0.934272 16.3973 50.0595 68.7603 68.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 6.4e-05 4096 460 2920 271360 72.4762 55.6636 4612.25 1675.59 6416.09 6416.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 6.4e-05 512 245 920 199680 20.0028 6.72154 150.556 209.635 387.131 387.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 430 0.000128 1024 100 1840 76800 19.8367 6.8177 150.154 206.537 383.556 383.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 6.4e-05 4096 480 1800 245760 93.3296 55.6104 1830.17 1677.28 3656.53 3656.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 6.4e-05 4096 230 5600 254720 91.3327 55.594 5691.16 1677.39 7515.61 7515.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.000512 2048 190 3800 29760 2.87696 3.45258 188.296 136.798 331.494 331.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 3.2e-05 4096 190 2840 565760 199.991 123.807 6641.19 3684.79 10650 10650.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1740 3.2e-05 4096 120 2360 603520 96.2585 116.489 4965.77 3468.1 8646.77 8646.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 3.2e-05 2048 210 2520 266240 199.18 55.9964 1516.56 1676.98 3448.94 3449.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 0.000512 512 170 640 33280 1.26304 0.92416 11.0352 49.9186 63.2391 63.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 6.4e-05 4096 460 2920 271360 72.3626 55.5941 3180.93 1677.36 4986.36 4986.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 6.4e-05 512 245 920 194560 19.7676 6.61856 101.776 206.398 334.779 334.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 430 0.000128 1024 100 1840 76800 19.8741 6.82394 125.801 206.638 359.331 359.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 6.4e-05 4096 480 1800 243840 93.5566 55.6278 1517.65 1670.8 3337.78 3337.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 6.4e-05 4096 230 5600 253440 91.416 55.5892 4743.57 1670.79 6561.5 6561.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.000512 2048 190 3800 29280 2.85488 3.42294 156.552 135.462 298.366 298.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 3.2e-05 4096 190 2840 564480 201.34 124.165 5544.44 3674.16 9544.4 9544.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1740 3.2e-05 4096 120 2360 603360 96.5639 116.693 4152.67 3475.57 7841.66 7841.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 3.2e-05 2048 210 2520 245760 201.418 55.2141 1175.66 1649.58 3082.09 3082.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 0.000512 512 170 640 32640 1.27322 0.929952 8.88653 49.9718 61.16 61.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 6.4e-05 4096 460 2920 270720 72.5105 55.6585 2644.04 1675.94 4448.26 4448.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 6.4e-05 512 245 920 184320 20.6043 6.62323 80.8006 206.454 314.694 314.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 430 0.000128 1024 100 1840 71680 20.4868 6.81683 115.002 206.769 349.268 349.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1440 6.4e-05 4096 480 1800 243200 93.0149 55.3244 1516.29 1664.57 3329.34 3329.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 6.4e-05 4096 230 5600 250880 91.3347 55.3059 4724.41 1664.58 6535.77 6535.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.000512 2048 190 3800 29440 2.86906 3.43792 156.334 134.012 296.728 296.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 3.2e-05 4096 190 2840 565760 200.414 123.902 5601.34 3672.75 9598.7 9598.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1740 3.2e-05 4096 120 2360 603520 96.6035 116.587 4192.87 3474.74 7880.96 7881.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 3.2e-05 2048 210 2520 245760 201.496 55.1567 1166.34 1650.01 3073.22 3073.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 0.000512 512 170 640 33280 1.2729 0.93264 9.06854 50.0237 61.3996 61.4992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 6.4e-05 4096 460 2920 270080 72.2503 55.53 2665.94 1671.44 4465.27 4465.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 6.4e-05 512 245 920 184320 20.6163 6.62323 78.5451 206.535 312.534 312.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 430 0.000128 1024 100 1840 76800 19.8245 6.80794 206.448 206.472 439.744 439.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 6.4e-05 4096 480 1800 245760 93.3115 55.6278 2561.03 1674.38 4384.48 4384.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 6.4e-05 4096 230 5600 254208 91.3285 55.5766 7889.7 1674.37 9711.12 9711.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.000512 2048 190 3800 29952 2.87517 3.45347 262.359 137.914 406.674 406.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 3.2e-05 4096 190 2840 565248 199.972 123.802 9224.73 3686.15 13234.9 13235.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1740 3.2e-05 4096 120 2360 603840 96.3141 116.465 6927.33 3496.91 10637.2 10637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 3.2e-05 2048 210 2520 264192 197.898 55.7404 2085.92 1665.9 4005.68 4005.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 0.000512 512 170 640 33792 1.27165 0.933824 15.7378 51.1869 69.2324 69.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 6.4e-05 4096 460 2920 271104 72.3588 55.5812 4422.76 1676.41 6227.23 6227.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 6.4e-05 512 245 920 196608 19.5733 6.61453 139.412 206.386 372.197 372.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 430 0.000128 1024 100 1840 73728 20.2039 7.02326 141.742 206.433 375.595 375.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1440 6.4e-05 4096 480 1800 245760 93.4084 55.6114 1809.14 1673.67 3631.97 3632.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 6.4e-05 4096 230 5600 253440 91.6016 55.5925 5551.21 1673.49 7372.03 7372.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.000512 2048 190 3800 29952 2.88154 3.46611 186.727 136.714 329.862 329.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 3.2e-05 4096 190 2840 563712 200.998 123.902 6491.61 3668.46 10485.3 10485.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1740 3.2e-05 4096 120 2360 603648 96.5527 116.594 4868.97 3471.23 8553.49 8553.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 3.2e-05 2048 210 2520 258048 197.118 55.0318 1449.59 1648.4 3350.35 3350.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 0.000512 512 170 640 33024 1.27526 0.929728 10.5801 49.9228 62.8036 62.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 6.4e-05 4096 460 2920 270336 72.5146 55.5968 3096.17 1673.59 4897.97 4898.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 6.4e-05 512 245 920 196608 19.5904 6.6176 99.4385 206.274 332.129 332.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 430 0.000128 1024 100 1840 64512 20.0859 6.93331 103.438 198.321 328.966 329.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1440 6.4e-05 4096 480 1800 244224 93.3588 55.5366 1476.81 1669.87 3295.71 3295.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 6.4e-05 4096 230 5600 253440 91.264 55.5295 4576.64 1669.96 6393.54 6393.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.000512 2048 190 3800 29376 2.87552 3.45955 151.587 136.098 294.096 294.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 3.2e-05 4096 190 2840 564480 200.94 124.093 5351.37 3682.87 9359.56 9359.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1740 3.2e-05 4096 120 2360 603072 96.5004 116.561 4014.73 3478.49 7706.44 7706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 3.2e-05 2048 210 2520 239616 200.49 54.7779 1110.35 1632.25 2998.09 2998.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 0.000512 512 170 640 32256 1.26566 0.9216 8.60054 49.7299 60.622 60.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 6.4e-05 4096 460 2920 270720 72.4288 55.5807 2555.8 1676.02 4359.93 4360.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 6.4e-05 512 245 920 184320 19.1478 6.53722 77.7606 198.095 301.758 301.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 430 0.000128 1024 100 1840 61440 20.4538 6.77274 93.2887 198.447 319.156 319.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1440 6.4e-05 4096 480 1800 242688 93.4496 55.4455 1378.77 1666.47 3194.27 3194.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 6.4e-05 4096 230 5600 251904 91.4415 55.4129 4239.43 1666.26 6052.69 6052.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.000512 2048 190 3800 29184 2.87731 3.45133 142.426 136.507 285.338 285.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 3.2e-05 4096 190 2840 562176 201.819 124.342 4982.47 3678.67 8987.61 8987.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1740 3.2e-05 4096 120 2360 602880 96.7226 116.633 3739.58 3479.33 7432.43 7432.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 3.2e-05 2048 210 2520 245760 201.475 55.0978 1065.74 1648.85 2971.39 2971.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 0.000512 512 170 640 32256 1.27642 0.934208 8.15914 50.0489 60.5216 60.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 6.4e-05 4096 460 2920 270336 72.4964 55.5737 2380.98 1674.5 4183.66 4183.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 6.4e-05 512 245 920 172032 20.159 6.54186 68.1046 198.167 293.188 293.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 430 0.000128 1024 100 1840 76800 19.8895 6.82854 215.036 206.513 448.46 448.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 6.4e-05 4096 480 1800 245600 93.9254 55.7679 2625.13 1675.66 4450.62 4450.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 6.4e-05 4096 230 5600 254400 91.8879 55.7429 8097.33 1676.34 9926.28 9926.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.000512 2048 190 3800 30000 2.89613 3.47037 274.288 140 420.729 420.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 3.2e-05 4096 190 2840 565600 201.609 124.271 9502.59 3691.06 13519.8 13520.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1740 3.2e-05 4096 120 2360 603800 97.058 116.879 7115.62 3486.07 10815.8 10815.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 3.2e-05 2048 210 2520 262400 199.199 55.8596 2152.12 1666.85 4074.25 4074.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 0.000512 512 170 640 33600 1.27434 0.935936 15.6224 51.1978 69.131 69.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 6.4e-05 4096 460 2920 271600 72.8816 55.723 4546.38 1677.81 6352.9 6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 6.4e-05 512 245 920 198400 19.5491 6.63142 147.492 206.422 380.316 380.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 430 0.000128 1024 100 1840 76800 19.9081 6.82707 147.348 206.612 380.887 381.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 6.4e-05 4096 480 1800 244800 93.9705 55.7199 1780.83 1675.93 3606.58 3606.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 6.4e-05 4096 230 5600 254400 91.7711 55.7036 5501.9 1675.94 7325.45 7325.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.000512 2048 190 3800 30000 2.89936 3.4713 185.749 134.872 327.064 327.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 3.2e-05 4096 190 2840 564800 201.286 124.135 6442.5 3688.89 10471.7 10471.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1740 3.2e-05 4096 120 2360 603600 96.7886 116.798 4837.62 3489.8 8541.17 8541.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 3.2e-05 2048 210 2520 256000 198.397 55.1854 1428.13 1649.68 3331.61 3331.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 0.000512 512 170 640 32800 1.27309 0.927744 10.6348 49.9506 62.8844 62.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 6.4e-05 4096 460 2920 271200 72.6224 55.6987 3089.94 1675.92 4894.29 4894.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 6.4e-05 512 245 920 192000 20.022 6.63523 97.6926 206.446 331.012 331.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 430 0.000128 1024 100 1840 76800 19.9252 6.83485 126.905 206.599 360.452 360.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 6.4e-05 4096 480 1800 244800 94.0612 55.7609 1586.19 1675.33 3411.48 3411.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 6.4e-05 4096 230 5600 254400 91.8911 55.7486 4949.48 1675.32 6772.58 6772.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.000512 2048 190 3800 29400 2.87542 3.4345 159.092 139.302 304.776 304.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 3.2e-05 4096 190 2840 564000 201.968 124.443 5770.96 3679.12 9776.77 9777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1740 3.2e-05 4096 120 2360 603600 97.0523 116.918 4324.95 3469.23 8008.31 8008.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 3.2e-05 2048 210 2520 249600 200.375 55.1832 1214.51 1648.81 3119.09 3119.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 0.000512 512 170 640 32400 1.27469 0.933696 9.17491 49.9925 61.476 61.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 6.4e-05 4096 460 2920 271200 72.8329 55.7456 2756.65 1675.3 4560.64 4560.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 6.4e-05 512 245 920 192000 20.0482 6.63958 84.5434 206.374 317.816 317.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 430 0.000128 1024 100 1840 76800 19.8706 6.84272 118.146 206.733 351.783 351.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 6.4e-05 4096 480 1800 243200 93.5057 55.5217 1408.16 1667.29 3224.62 3224.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 6.4e-05 4096 230 5600 252800 91.3361 55.509 4361.72 1667.28 6175.97 6176.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.000512 2048 190 3800 29600 2.87328 3.4472 147.91 136.649 290.952 291.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 3.2e-05 4096 190 2840 563200 201.775 124.428 5119.11 3678.03 9123.62 9123.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1740 3.2e-05 4096 120 2360 602400 96.657 116.724 3834.2 3469.59 7517.31 7517.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 3.2e-05 2048 210 2520 256000 198.083 55.137 1138.72 1649.08 3041.24 3041.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 0.000512 512 170 640 32000 1.27642 0.933888 8.40218 50.0617 60.7785 60.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 6.4e-05 4096 460 2920 270400 72.5616 55.6706 2444.27 1675.86 4248.47 4248.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 6.4e-05 512 245 920 179200 21.003 6.62858 72.8564 206.449 307.146 307.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 430 0.000128 1024 100 1824 79872 19.8463 6.8439 181.125 208.96 416.969 417.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 6.4e-05 4096 480 1824 245504 93.4781 55.6216 4280.14 1675.39 6104.76 6104.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 6.4e-05 4096 230 5616 253696 91.5653 55.5868 6692.95 1675.68 8515.92 8516.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.000512 2048 190 3792 30144 2.88163 3.47584 224.903 135.757 367.095 367.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 3.2e-05 4096 190 2832 565248 200.453 123.99 7833.95 3674.5 11833.2 11833.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1740 3.2e-05 4096 120 2352 603968 96.2681 116.498 5894.85 3465.12 9572.88 9573.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 3.2e-05 2048 210 2544 272384 197.292 56.0005 1848.02 1675.32 3776.86 3777.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 0.000512 512 170 672 33664 1.26813 0.933888 13.6553 51.2013 67.16 67.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1760 6.4e-05 4096 460 2928 271360 72.4194 55.5843 3772.65 1676.05 5576.81 5576.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 6.4e-05 512 245 960 198656 19.9039 6.70096 125.059 208.995 360.873 361.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 430 0.000128 1024 100 1824 79872 19.8726 6.84202 117.494 209.327 353.729 353.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 6.4e-05 4096 480 1824 245248 93.779 55.6174 4425.14 1676.74 6251.41 6251.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 6.4e-05 4096 230 5616 253440 91.6119 55.6116 4268.03 1678.73 6094.12 6094.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.000512 2048 190 3792 30080 2.88714 3.46774 144.729 137.415 288.57 288.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 3.2e-05 4096 190 2832 564736 201.118 124.037 4983.51 3683.56 8992.5 8992.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1740 3.2e-05 4096 120 2352 603904 96.4929 116.506 3771.84 3472.42 7457.4 7457.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 3.2e-05 2048 210 2544 270336 197.316 55.9458 1173.37 1671.1 3097.94 3098.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 0.000512 512 170 672 33536 1.27181 0.937664 8.75286 51.2436 62.3044 62.3951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1760 6.4e-05 4096 460 2928 271104 72.4887 55.6052 2396.12 1676.74 4201.07 4201.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 6.4e-05 512 245 960 196608 20.081 6.70758 79.5929 209.082 315.671 315.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 430 0.000128 1024 100 1824 76800 19.8079 6.81197 93.8145 206.3 326.928 327.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 6.4e-05 4096 480 1824 244992 93.5635 55.6072 4417.93 1672.96 6240.21 6240.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 6.4e-05 4096 230 5616 252672 91.5485 55.5887 3520.5 1687.51 5355.29 5355.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.000512 2048 190 3792 29952 2.87971 3.45462 119.073 135.76 261.241 261.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 3.2e-05 4096 190 2832 564480 200.684 123.987 4123.32 3671.49 8119.77 8120.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1740 3.2e-05 4096 120 2352 603648 96.6715 116.577 10940.8 3470.2 14624.4 14624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 590 3.2e-05 2048 210 2544 264192 197.777 55.6532 948.762 1664.54 2866.96 2867.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 0.000512 512 170 672 33408 1.26992 0.935712 7.15853 51.1567 60.6204 60.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1760 6.4e-05 4096 460 2928 271104 72.3449 55.5862 1986.21 1675 3789.25 3789.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 6.4e-05 512 245 960 190464 20.0663 6.61642 63.7531 206.323 296.976 297.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 430 0.000128 1024 100 1824 79360 20.0532 6.8568 174.111 209.658 410.868 411.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 6.4e-05 4096 480 1824 245440 94.1315 55.7254 3710.45 1675.41 5535.86 5535.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 6.4e-05 4096 230 5616 253440 92.0204 55.7051 6477.94 1676.49 8302.29 8302.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.000512 2048 190 3792 30160 2.90077 3.4704 218.255 139.071 363.77 363.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 3.2e-05 4096 190 2832 565440 201.611 124.278 7576.11 3673.81 11576.1 11576.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1740 3.2e-05 4096 120 2352 604000 96.8335 116.739 5665.85 3465.01 9344.58 9344.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 3.2e-05 2048 210 2544 273920 197.638 56.1111 1799.53 1675.4 3728.9 3729.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 0.000512 512 170 672 33600 1.2665 0.935936 12.877 51.1834 66.3664 66.4617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1760 6.4e-05 4096 460 2928 271200 72.7913 55.7122 3645.73 1675.4 5449.74 5449.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 6.4e-05 512 245 960 199680 20.0272 6.72973 121.55 209.67 358.19 358.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 430 0.000128 1024 100 1824 79360 20.0191 6.8553 115.189 209.912 352.169 352.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 6.4e-05 4096 480 1824 245120 93.9456 55.6995 3612.5 1677.22 5439.5 5439.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 6.4e-05 4096 230 5616 253440 91.6627 55.6697 4221.8 1677.36 6046.64 6046.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.000512 2048 190 3792 30080 2.8857 3.46554 142.343 138.645 287.414 287.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 3.2e-05 4096 190 2832 565120 200.713 124.03 4934.63 3674.11 8933.75 8933.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1740 3.2e-05 4096 120 2352 603840 96.5309 116.623 3692.25 3472.1 7377.65 7377.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 3.2e-05 2048 210 2544 271360 197.542 56.1124 1162.94 1677.28 3094.09 3094.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 0.000512 512 170 672 33280 1.27082 0.933888 8.49155 50.0732 60.874 60.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1760 6.4e-05 4096 460 2928 271040 72.5532 55.677 2371.78 1677.21 4177.33 4177.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 6.4e-05 512 245 960 199680 20.0001 6.72502 79.6082 209.838 316.387 316.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 430 0.000128 1024 100 1824 76800 19.8989 6.82189 91.1444 206.482 324.543 324.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 6.4e-05 4096 480 1824 244800 94.2274 55.7324 3614.15 1675.53 5439.79 5439.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 6.4e-05 4096 230 5616 252480 91.9636 55.7281 3440.78 1675.45 5264.06 5264.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.000512 2048 190 3792 30000 2.89587 3.47341 117.676 138.392 262.513 262.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 3.2e-05 4096 190 2832 564480 201.168 124.103 4031.88 3674.45 8031.87 8032.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1740 3.2e-05 4096 120 2352 603600 96.7537 116.77 3020.95 3468.13 6702.76 6702.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 3.2e-05 2048 210 2544 268800 197.686 55.935 946.984 1669.9 2870.72 2870.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 0.000512 512 170 672 33600 1.27632 0.935936 7.21168 51.2553 60.7822 60.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1760 6.4e-05 4096 460 2928 270720 72.7129 55.704 1946.43 1675.34 3750.29 3750.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 6.4e-05 512 245 960 192000 19.9934 6.6337 63.8859 206.377 297.101 297.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 430 0.000128 1024 100 1824 78336 19.9465 6.84435 243.836 208.3 479.11 479.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 6.4e-05 4096 480 1824 245376 93.5363 55.6731 2942.72 1674.75 4766.81 4766.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 6.4e-05 4096 230 5616 253440 91.6325 55.6605 8938.64 1674.87 10760.9 10761.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.000512 2048 190 3792 30144 2.89267 3.4736 303.002 138.394 447.837 447.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 3.2e-05 4096 190 2832 565248 200.75 124.083 10488.7 3670.97 14484.8 14485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1740 3.2e-05 4096 120 2352 603840 96.4461 116.584 7859.08 3465 11537.3 11537.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 3.2e-05 2048 210 2544 270336 197.441 56.027 2478.2 1672.58 4404.48 4404.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 0.000512 512 170 672 33600 1.27446 0.939104 18.9862 51.254 72.5547 72.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 6.4e-05 4096 460 2928 271296 72.5274 55.6582 5052.54 1675.76 6856.59 6856.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 6.4e-05 512 245 960 196608 19.9689 6.68678 164.606 208.233 399.705 399.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 430 0.000128 1024 100 1824 76800 19.8356 6.81702 150.45 206.302 383.598 383.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 6.4e-05 4096 480 1824 244992 93.4455 55.597 1845.93 1672.97 3668.07 3668.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 6.4e-05 4096 230 5616 252672 91.5476 55.5786 5624.2 1672.96 7444.43 7444.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.000512 2048 190 3792 29952 2.87334 3.45427 190.452 136.808 333.66 333.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 3.2e-05 4096 190 2832 564480 200.614 124.001 6586.56 3677.34 10588.8 10589.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1740 3.2e-05 4096 120 2352 603648 96.3248 116.534 4929.64 3465.44 8608.11 8608.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 3.2e-05 2048 210 2544 264192 197.732 55.6799 1516.3 1664.74 3434.68 3434.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 0.000512 512 170 672 33408 1.27357 0.935328 11.5669 51.153 65.0318 65.1275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 6.4e-05 4096 460 2928 271104 72.343 55.586 3167.58 1675.01 4970.63 4970.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 6.4e-05 512 245 960 190464 20.0516 6.62323 102.509 206.213 335.609 335.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 430 0.000128 1024 100 1824 73728 19.935 6.80653 116.868 204.472 348.275 348.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1440 6.4e-05 4096 480 1824 245376 93.5671 55.6667 5305.86 1676.87 7132.1 7132.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 6.4e-05 4096 230 5616 253440 91.6461 55.6577 4570.33 1676.83 6394.61 6394.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.000512 2048 190 3792 29952 2.8936 3.47258 154.795 135.411 296.643 296.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 3.2e-05 4096 190 2832 564480 201.069 124.17 5339.58 3675.03 9340.13 9340.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1740 3.2e-05 4096 120 2352 603648 96.5326 116.627 3996.74 3471.82 7681.88 7682.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 3.2e-05 2048 210 2544 258048 198.475 55.4394 1202.06 1657.76 3113.95 3114.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 0.000512 512 170 672 32832 1.2712 0.931744 9.34576 50.032 61.6808 61.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1760 6.4e-05 4096 460 2928 270720 72.4927 55.6423 2564.16 1676.66 4369.07 4369.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 6.4e-05 512 245 960 184320 20.2541 6.572 81.464 204.356 312.859 313.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 430 0.000128 1024 100 1824 73728 20.2028 6.81571 98.4768 206.423 332.112 332.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1440 6.4e-05 4096 480 1824 244224 93.6777 55.6268 5290.26 1673.46 7113.17 7113.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 6.4e-05 4096 230 5616 251904 91.794 55.6032 3833.91 1674.9 5656.35 5656.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.000512 2048 190 3792 29952 2.88563 3.46896 130.268 138.156 274.85 274.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 3.2e-05 4096 190 2832 563712 201.03 123.918 4499.39 3676.85 8501.46 8501.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1740 3.2e-05 4096 120 2352 603648 96.5315 116.6 3366.34 3466.53 7046.15 7046.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 3.2e-05 2048 210 2544 258048 197.152 55.1545 1012.16 1648.26 2912.95 2913.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 0.000512 512 170 672 33024 1.26832 0.92784 8.17485 49.9096 60.3839 60.4797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1760 6.4e-05 4096 460 2928 270336 72.5181 55.5846 2158.65 1673.44 3960.29 3960.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 6.4e-05 512 245 960 184320 20.5846 6.61504 68.881 206.275 302.564 302.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 430 0.000128 1024 100 1824 78848 20.0565 6.86074 227.541 209.53 464.179 464.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 6.4e-05 4096 480 1824 245504 93.8059 55.7344 2721.56 1676.74 4547.97 4548.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 6.4e-05 4096 230 5616 253568 91.9407 55.7044 8256.16 1676.73 10080.7 10080.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.000512 2048 190 3792 30128 2.89846 3.47715 280.361 141.005 427.816 427.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 3.2e-05 4096 190 2832 564928 201.405 124.203 9651.24 3680.53 13657.7 13657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1740 3.2e-05 4096 120 2352 603904 96.6216 116.705 7252.04 3467.74 10933.3 10933.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 3.2e-05 2048 210 2544 272384 197.438 56.0496 2297.73 1674.22 4225.66 4225.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 0.000512 512 170 672 33600 1.27814 0.938432 17.8353 51.2749 71.428 71.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 6.4e-05 4096 460 2928 271040 72.7051 55.7041 4634.4 1676.73 6439.65 6439.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 6.4e-05 512 245 960 197120 20.1642 6.72973 153.15 209.47 389.726 389.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 430 0.000128 1024 100 1824 75264 20.1499 6.86467 137.101 207.158 371.469 371.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 6.4e-05 4096 480 1824 244608 93.6956 55.6954 1733.7 1674.47 3557.69 3557.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 6.4e-05 4096 230 5616 252672 91.6723 55.6608 5224.21 1674.26 7045.94 7046.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.000512 2048 190 3792 29792 2.87811 3.45859 175.77 138.945 321.125 321.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 3.2e-05 4096 190 2832 564480 201.237 124.192 6134.32 3675.74 10135.8 10136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1740 3.2e-05 4096 120 2352 603680 96.625 116.652 4611.97 3472.23 8297.64 8297.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 3.2e-05 2048 210 2544 272384 197.135 56.0577 1456.37 1673.97 3383.75 3383.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 0.000512 512 170 672 33152 1.26538 0.928448 11.1375 49.9631 63.3956 63.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 6.4e-05 4096 460 2928 271040 72.5146 55.6553 2947.63 1676.65 4752.55 4752.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 6.4e-05 512 245 960 193536 19.9366 6.64198 99.1272 207.06 332.982 333.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 430 0.000128 1024 100 1824 75264 20.5033 6.85274 112.756 209.661 349.964 350.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 6.4e-05 4096 480 1824 244608 93.984 55.7548 1424.06 1674.74 3248.67 3248.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 6.4e-05 4096 230 5616 252672 91.9574 55.7257 4300.6 1674.96 6123.37 6123.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.000512 2048 190 3792 29568 2.88176 3.4551 144.647 138.807 289.865 289.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 3.2e-05 4096 190 2832 563136 201.942 124.234 5034.59 3674.42 9035.47 9035.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1740 3.2e-05 4096 120 2352 603456 96.9501 116.816 3796.13 3473.26 7483.31 7483.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 3.2e-05 2048 210 2544 268800 198.209 56.1252 1182.78 1674.48 3111.8 3111.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 0.000512 512 170 672 32928 1.26906 0.927744 9.02704 49.854 61.176 61.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 6.4e-05 4096 460 2928 270144 72.8214 55.7128 2420.06 1674.74 4223.44 4223.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 6.4e-05 512 245 960 193536 20.4493 6.73178 80.9412 209.523 317.861 318.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 430 0.000128 1024 100 1824 71680 19.8438 6.76243 96.4538 202.377 325.629 325.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1440 6.4e-05 4096 480 1824 243712 93.7072 55.6175 1871.38 1673.89 3694.73 3694.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 6.4e-05 4096 230 5616 252672 91.5131 55.5932 3882.23 1674.63 5704.11 5704.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.000512 2048 190 3792 29568 2.87181 3.44307 129.783 136.188 272.361 272.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 3.2e-05 4096 190 2832 562688 201.193 124.107 4557.81 3678.95 8562.34 8562.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1740 3.2e-05 4096 120 2352 603456 96.3304 116.501 3437.87 3476.46 7127.31 7127.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 3.2e-05 2048 210 2544 258048 197.867 55.1994 1024.2 1654.09 2931.57 2931.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 0.000512 512 170 672 33152 1.27728 0.93184 8.24877 50.0166 60.5764 60.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1760 6.4e-05 4096 460 2928 270592 72.4056 55.582 2193.73 1673.88 3995.7 3995.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 6.4e-05 512 245 960 186368 19.6967 6.56858 70.3105 202.206 298.998 299.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 430 0.000128 1024 100 1824 79872 19.8513 6.84605 220.205 209.179 456.271 456.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 6.4e-05 4096 480 1824 245248 93.5825 55.6483 2640.89 1676.96 4467.21 4467.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 6.4e-05 4096 230 5616 253440 91.5823 55.599 7970.48 1677.77 9795.57 9795.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.000512 2048 190 3792 30080 2.88067 3.47318 266.946 137.767 411.136 411.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 3.2e-05 4096 190 2832 564736 201.052 124.055 9389.58 3677.93 13392.9 13393.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1740 3.2e-05 4096 120 2352 603904 96.4696 116.529 7065.86 3468.03 10747 10747.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 3.2e-05 2048 210 2544 270336 197.277 55.8917 2192.41 1671.32 4117.12 4117.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 0.000512 512 170 672 33536 1.27546 0.936128 16.6222 51.2431 70.1777 70.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 6.4e-05 4096 460 2928 271104 72.4896 55.5848 4508.27 1676.95 6313.4 6313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 6.4e-05 512 245 960 196608 20.0692 6.70678 149.476 209.214 385.674 385.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 430 0.000128 1024 100 1824 77824 20.1121 6.84774 138.184 209.287 374.632 374.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1440 6.4e-05 4096 480 1824 244736 93.6529 55.6053 1714.24 1677.46 3541.1 3541.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 6.4e-05 4096 230 5616 252928 91.687 55.6004 5122.07 1677.46 6946.95 6947.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.000512 2048 190 3792 29952 2.89363 3.48422 169.997 136.551 313.003 313.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 3.2e-05 4096 190 2832 564224 201.415 124.161 6086.51 3688.52 10100.9 10101.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1740 3.2e-05 4096 120 2352 603648 96.5316 116.488 4586.65 3479.92 8279.75 8279.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 3.2e-05 2048 210 2544 270336 197.158 55.9248 1411.96 1685.53 3350.79 3350.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 0.000512 512 170 672 33280 1.2745 0.937984 10.5694 51.2848 64.1689 64.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 6.4e-05 4096 460 2928 270848 72.5347 55.6052 2921.57 1677.47 4727.29 4727.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 6.4e-05 512 245 960 196608 20.0678 6.70518 97.0236 209.177 333.187 333.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 430 0.000128 1024 100 1824 73728 20.1831 6.81565 107.869 206.389 341.446 341.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1440 6.4e-05 4096 480 1824 244224 93.6243 55.6385 1436.53 1673.03 3258.95 3259.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 6.4e-05 4096 230 5616 251904 91.7921 55.593 4265.46 1673.01 6085.99 6086.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.000512 2048 190 3792 29952 2.8879 3.46413 140.672 137.075 284.171 284.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 3.2e-05 4096 190 2832 563712 201.022 123.93 5110.13 3667.39 9102.75 9102.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1740 3.2e-05 4096 120 2352 603648 96.5534 116.584 3861.22 3468.11 7542.61 7542.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 3.2e-05 2048 210 2544 258048 197.145 55.0738 1121.49 1647.83 3021.76 3021.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 0.000512 512 170 672 33024 1.26845 0.927744 8.94032 49.913 61.1496 61.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 6.4e-05 4096 460 2928 270336 72.5096 55.5992 2444.61 1673 4245.82 4245.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 6.4e-05 512 245 960 184320 20.5926 6.62003 74.4852 206.215 308.125 308.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 430 0.000128 1024 100 1824 73728 20.6339 6.84493 95.5601 209.46 332.692 332.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1440 6.4e-05 4096 480 1824 243712 93.5516 55.5786 1263.13 1672.66 3085.06 3085.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 6.4e-05 4096 230 5616 251904 91.6479 55.554 3763.19 1672.65 5583.18 5583.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.000512 2048 190 3792 29184 2.85645 3.42848 121.282 138.192 265.83 265.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 3.2e-05 4096 190 2832 563200 201.891 124.439 4496.4 3690.59 8513.59 8513.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1740 3.2e-05 4096 120 2352 603648 96.4226 116.538 3404.34 3469.09 7086.56 7086.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 3.2e-05 2048 210 2544 262144 199.869 55.8746 1002.57 1672.01 2930.54 2930.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 0.000512 512 170 672 31744 1.26416 0.91264 7.4721 49.642 59.3927 59.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 6.4e-05 4096 460 2928 269312 72.5123 55.5487 2145.82 1672.66 3946.64 3946.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 6.4e-05 512 245 960 196608 20.1084 6.7095 69.9054 209.259 306.195 306.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 430 0.000128 1024 100 1824 78336 19.8631 6.83827 211.192 207.494 445.578 445.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 6.4e-05 4096 480 1824 245376 93.7809 55.7258 2608.25 1676.48 4434.36 4434.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 6.4e-05 4096 230 5616 253440 91.9213 55.6892 7962.37 1676.49 9786.6 9786.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.000512 2048 190 3792 29952 2.88794 3.46902 265.548 138.306 410.283 410.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 3.2e-05 4096 190 2832 564480 201.694 124.245 9327.71 3674.7 13328.6 13329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1740 3.2e-05 4096 120 2352 603792 96.757 116.724 6969.54 3468.42 10651.6 10651.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 3.2e-05 2048 210 2544 267264 198.009 55.9677 2151.13 1670.2 4075.52 4075.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 0.000512 512 170 672 33408 1.27616 0.938272 16.7145 51.2294 70.2587 70.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 6.4e-05 4096 460 2928 271008 72.7052 55.7028 4490.73 1676.52 6295.77 6295.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 6.4e-05 512 245 960 193536 20.0389 6.66022 146.082 207.419 380.418 380.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 430 0.000128 1024 100 1824 73728 19.9388 7.39267 140.174 204.337 372.039 372.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1440 6.4e-05 4096 480 1824 245376 93.5943 55.672 1797.35 1675.51 3622.26 3622.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 6.4e-05 4096 230 5616 253440 91.6311 55.6533 5499.09 1675.59 7322.11 7322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.000512 2048 190 3792 29952 2.8935 3.47424 184.242 139.541 330.225 330.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 3.2e-05 4096 190 2832 564480 201.116 124.184 6401.14 3675.58 10402.3 10402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1740 3.2e-05 4096 120 2352 603648 96.5464 116.636 4790 3465.68 8469.02 8469.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 3.2e-05 2048 210 2544 258048 198.501 55.339 1436.51 1656.61 3347.18 3347.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 0.000512 512 170 672 32832 1.26691 0.932416 11.049 50.0041 63.3543 63.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 6.4e-05 4096 460 2928 270720 72.5133 55.6557 3071.06 1675.52 4874.86 4874.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 6.4e-05 512 245 960 184320 20.2603 6.57846 96.3999 204.214 327.67 327.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 430 0.000128 1024 100 1824 76032 19.7963 6.80131 122.309 204.398 353.5 353.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 6.4e-05 4096 480 1824 243648 93.8542 55.6508 1513.64 1669.46 3332.75 3332.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 6.4e-05 4096 230 5616 252288 91.8405 55.6339 4653.94 1669.46 6471.01 6471.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.000512 2048 190 3792 29376 2.87504 3.4272 154.629 133.831 294.834 294.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 3.2e-05 4096 190 2832 563328 201.932 124.284 5417.58 3672.7 9416.78 9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1740 3.2e-05 4096 120 2352 603504 96.7898 116.77 4067.42 3473.47 7754.62 7754.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 3.2e-05 2048 210 2544 262656 199.618 55.9846 1244.58 1668.92 3169.33 3169.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 0.000512 512 170 672 31968 1.26598 0.918976 9.26285 49.6757 61.224 61.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 6.4e-05 4096 460 2928 270432 72.7818 55.7098 2607.74 1674.09 4410.43 4410.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 6.4e-05 512 245 960 179712 20.6867 6.58432 80.0218 204.227 311.728 311.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 430 0.000128 1024 100 1824 64512 20.0794 6.74298 104.606 198.486 330.115 330.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1440 6.4e-05 4096 480 1824 244224 93.3186 55.5663 1520.74 1671.29 3341.05 3341.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 6.4e-05 4096 230 5616 251136 91.5884 55.5315 4635.39 1671.37 6454.03 6454.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.000512 2048 190 3792 29376 2.87866 3.45907 155.459 137.594 299.463 299.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 3.2e-05 4096 190 2832 564480 200.921 124.11 5443.92 3676.63 9445.87 9446.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1740 3.2e-05 4096 120 2352 603072 96.4625 116.589 4068.83 3474 7756.04 7756.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 3.2e-05 2048 210 2544 239616 200.432 54.6916 1140.51 1633.5 3029.36 3029.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 0.000512 512 170 672 32256 1.26461 0.919808 9.03642 49.7407 61.0686 61.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 6.4e-05 4096 460 2928 270720 72.411 55.5869 2618.7 1677.46 4424.27 4424.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 6.4e-05 512 245 960 165888 20.6011 6.54131 73.944 198.27 299.574 299.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 430 0.000128 1024 100 1824 79360 20.0215 6.8592 211.945 209.711 448.729 448.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 6.4e-05 4096 480 1824 245120 93.7063 55.6992 2583.56 1675.61 4408.71 4408.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 6.4e-05 4096 230 5616 253440 91.677 55.6777 7883.85 1676.2 9707.55 9707.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.000512 2048 190 3792 30080 2.88752 3.46438 265.805 142.736 414.967 415.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 3.2e-05 4096 190 2832 565120 200.763 124.032 9248.09 3696.46 13269.6 13269.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1740 3.2e-05 4096 120 2352 603840 96.5548 116.615 6928.74 3487.4 10629.5 10629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 3.2e-05 2048 210 2544 271360 197.575 56.1361 2158.93 1675.44 4088.3 4088.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 0.000512 512 170 672 33280 1.27174 0.932928 16.3465 50.0474 68.7003 68.7959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 6.4e-05 4096 460 2928 271040 72.5413 55.6687 4452.6 1675.61 6256.52 6256.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 6.4e-05 512 245 960 199680 19.9786 6.7232 147.398 209.632 383.946 384.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 430 0.000128 1024 100 1824 76800 19.812 6.81578 147.094 206.419 380.335 380.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 6.4e-05 4096 480 1824 244480 93.6374 55.6115 1829.71 1676.29 3655.39 3655.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 6.4e-05 4096 230 5616 253440 91.5036 55.5922 5612.14 1676.29 7435.67 7435.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.000512 2048 190 3792 29760 2.87418 3.46147 187.775 138.188 332.376 332.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 3.2e-05 4096 190 2832 564480 201.07 124.112 6545.39 3681.79 10552.7 10552.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1740 3.2e-05 4096 120 2352 603520 96.3048 116.485 4898.13 3465.93 8577.01 8577.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 3.2e-05 2048 210 2544 266240 199.11 55.9722 1514.91 1675.89 3446.11 3446.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 0.000512 512 170 672 32640 1.26941 0.925696 10.898 49.8936 63.0866 63.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 6.4e-05 4096 460 2928 270720 72.4333 55.5889 3145.8 1676.27 4950.2 4950.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 6.4e-05 512 245 960 194560 19.76 6.61747 103.164 206.275 336.033 336.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 430 0.000128 1024 100 1824 76800 19.8701 6.81632 122.722 206.637 356.246 356.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 6.4e-05 4096 480 1824 243840 93.5667 55.6292 1500.02 1670.8 3320.15 3320.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 6.4e-05 4096 230 5616 251520 91.6745 55.5848 4614.08 1671.15 6432.63 6432.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.000512 2048 190 3792 29280 2.86515 3.41437 153.026 138.005 297.384 297.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 3.2e-05 4096 190 2832 564480 201.276 124.166 5401.87 3676.43 9404.04 9404.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1740 3.2e-05 4096 120 2352 603360 96.6231 116.677 4049.74 3467.9 7731.11 7731.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 3.2e-05 2048 210 2544 261120 196.268 55.1889 1227.73 1649.73 3129.14 3129.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 0.000512 512 170 672 32640 1.27072 0.928416 9.07216 49.9617 61.3372 61.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 6.4e-05 4096 460 2928 270720 72.5295 55.6585 2596.35 1675.93 4400.58 4400.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 6.4e-05 512 245 960 184320 20.6125 6.62374 81.6121 206.473 315.533 315.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 430 0.000128 1024 100 1824 71680 20.4973 6.81504 108.317 206.782 342.607 342.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1440 6.4e-05 4096 480 1824 240640 93.5761 55.3182 1384.97 1664.93 3198.95 3199.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 6.4e-05 4096 230 5616 250880 91.324 55.3061 4244.31 1664.74 6055.81 6055.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.000512 2048 190 3792 29440 2.86678 3.43635 142.907 137.535 286.822 286.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 3.2e-05 4096 190 2832 563200 201.986 124.545 4991.82 3686.84 9005.48 9005.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1740 3.2e-05 4096 120 2352 603520 96.6069 116.593 3744.79 3470.46 7428.62 7428.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 3.2e-05 2048 210 2544 245760 201.505 55.0687 1075.2 1650.17 2982.17 2982.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 0.000512 512 170 672 32000 1.27181 0.933888 8.49101 50.0219 60.8199 60.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 6.4e-05 4096 460 2928 268800 72.4685 55.5371 2387.28 1671.61 4187 4187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 6.4e-05 512 245 960 184320 20.5981 6.62323 76.1309 206.556 310.125 310.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 430 0.000128 1024 100 1850 79872 19.8625 6.8383 190.122 208.959 425.974 426.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1440 6.4e-05 4096 480 1800 244736 93.6817 55.6049 4208.55 1675.34 6033.32 6033.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 6.4e-05 4096 230 5600 253696 91.5571 55.5867 6992.11 1675.52 8814.91 8815.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.000512 2048 190 3800 30208 2.88454 3.47715 237.284 140.323 384.046 384.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 3.2e-05 4096 190 2850 566272 199.939 123.774 8256.09 3668.96 12249 12249.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1740 3.2e-05 4096 120 2350 603776 96.3014 116.534 6203.77 3466.11 9882.87 9883.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 3.2e-05 2048 210 2550 266240 199.226 56.0991 1911.34 1675.46 3842.36 3842.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1140 0.000512 512 170 650 33920 1.26771 0.937344 13.5362 51.2084 67.0524 67.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1760 6.4e-05 4096 460 2950 271360 72.409 55.581 3978.74 1676.02 5782.86 5782.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 6.4e-05 512 245 950 200704 19.73 6.71091 131.575 208.911 367.143 367.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 430 0.000128 1024 100 1850 79872 19.8731 6.84646 122.836 209.04 358.784 358.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1440 6.4e-05 4096 480 1800 244736 93.8158 55.6175 4352.09 1675.77 6177.43 6177.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 6.4e-05 4096 230 5600 253440 91.62 55.6095 4429.94 1675.88 6253.19 6253.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.000512 2048 190 3800 30080 2.8879 3.47062 149.207 137.298 292.934 293.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 3.2e-05 4096 190 2850 565760 200.383 123.873 5221.54 3667.51 9213.6 9213.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1740 3.2e-05 4096 120 2350 603648 96.4881 116.572 3946.19 3471.06 7630.47 7630.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 3.2e-05 2048 210 2550 262144 199.939 55.8899 1189.77 1670.24 3116.05 3116.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1140 0.000512 512 170 650 33792 1.27082 0.937664 8.64198 51.2303 62.1784 62.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1760 6.4e-05 4096 460 2950 271104 72.4847 55.5863 2516.33 1675.76 4320.27 4320.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 6.4e-05 512 245 950 200704 19.757 6.70976 85.4512 208.967 321.097 321.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 430 0.000128 1024 100 1850 76800 19.8164 6.81373 97.2036 206.295 330.321 330.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1440 6.4e-05 4096 480 1800 244224 93.7844 55.6229 4326.01 1673.13 6148.68 6148.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 6.4e-05 4096 230 5600 252672 91.5573 55.6116 3611.35 1674.42 5433.08 5433.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.000512 2048 190 3800 29952 2.87427 3.45878 122.571 137.458 266.437 266.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 3.2e-05 4096 190 2850 565248 199.998 123.823 4269.61 3667.25 8260.96 8261.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1740 3.2e-05 4096 120 2350 603456 96.6111 116.567 10805.4 3471.31 14490 14490.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 590 3.2e-05 2048 210 2550 258048 199.734 55.7399 958.567 1664.46 2878.72 2878.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1140 0.000512 512 170 650 33792 1.27152 0.933824 7.25846 51.158 60.7264 60.8249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1760 6.4e-05 4096 460 2950 271104 72.343 55.5965 2060.08 1674.97 3863.1 3863.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 6.4e-05 512 245 950 196608 19.5645 6.62026 68.8729 206.322 301.598 301.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 430 0.000128 1024 100 1850 80640 19.9428 7.27338 180.179 209.653 417.239 417.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1440 6.4e-05 4096 480 1800 244800 94.214 55.7377 3648.71 1675.4 5474.2 5474.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 6.4e-05 4096 230 5600 253760 92.0132 55.7103 6485.83 1675.39 8309.08 8309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.000512 2048 190 3800 30160 2.89587 3.47594 219.009 139.753 365.207 365.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 3.2e-05 4096 190 2850 566400 201.109 124.07 7654.99 3666.78 11647.2 11647.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1740 3.2e-05 4096 120 2350 603760 96.8423 116.788 5712.99 3466.37 9393.15 9393.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 3.2e-05 2048 210 2550 266240 199.793 56.1389 1767.45 1675.3 3698.9 3699.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 0.000512 512 170 650 33760 1.27082 0.937952 12.5599 51.1893 66.0544 66.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1760 6.4e-05 4096 460 2950 271200 72.7529 55.7245 3678.79 1675.37 5482.75 5482.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 6.4e-05 512 245 950 202240 19.7958 6.7305 124.431 209.607 360.777 360.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 430 0.000128 1024 100 1850 79360 19.9982 6.86048 114.439 209.91 351.397 351.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1440 6.4e-05 4096 480 1800 244480 94.0761 55.6983 3560.05 1677.21 5387.17 5387.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 6.4e-05 4096 230 5600 253440 91.6925 55.6613 4159.17 1677.26 5983.92 5984.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.000512 2048 190 3800 30080 2.88496 3.46931 140.722 136.351 283.501 283.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 3.2e-05 4096 190 2850 565760 200.446 123.943 4896.5 3670.64 8891.79 8892.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1740 3.2e-05 4096 120 2350 603520 96.5892 116.674 3656.91 3474.19 7344.51 7344.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 3.2e-05 2048 210 2550 266240 199.62 56.1386 1134.32 1677.18 3067.48 3067.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 0.000512 512 170 650 33600 1.26742 0.934176 8.15693 50.0817 60.5413 60.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1760 6.4e-05 4096 460 2950 271040 72.5603 55.6708 2357.65 1677.18 4163.16 4163.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 6.4e-05 512 245 950 199680 20.0039 6.72154 79.2404 209.831 316.009 316.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 430 0.000128 1024 100 1850 76800 19.8723 6.82038 92.5406 206.329 325.755 325.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1440 6.4e-05 4096 480 1800 243840 94.3978 55.7347 3542.51 1674.12 5366.9 5367.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 6.4e-05 4096 230 5600 253440 91.8911 55.7124 3462.3 1674.27 5284.31 5284.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.000512 2048 190 3800 30000 2.89395 3.47405 117.299 137.898 261.64 261.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 3.2e-05 4096 190 2850 565440 200.567 123.893 4083.64 3662.52 8070.88 8071.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1740 3.2e-05 4096 120 2350 603360 96.7673 116.792 3057.57 3471.42 6742.69 6742.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 3.2e-05 2048 210 2550 261120 200.278 56.0251 930.848 1668.75 2856.11 2856.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 0.000512 512 170 650 33600 1.27987 0.937984 6.93155 51.2428 60.4938 60.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1760 6.4e-05 4096 460 2950 270720 72.6962 55.7177 1967.56 1674.1 3770.18 3770.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 6.4e-05 512 245 950 192000 20.0035 6.63347 64.2868 206.229 297.367 297.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 430 0.000128 1024 100 1850 76800 19.8995 6.81165 87.355 206.753 321.015 321.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1440 6.4e-05 4096 480 1800 244480 93.9837 55.6175 3722.1 1677.43 5549.26 5549.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 6.4e-05 4096 230 5600 253440 91.528 55.5823 2998.81 1677.45 4823.51 4823.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.000512 2048 190 3800 29760 2.87542 3.45453 100.043 139.03 245.476 245.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 3.2e-05 4096 190 2850 565760 200.05 123.803 3530.64 3683.59 7538.35 7538.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1740 3.2e-05 4096 120 2350 603200 96.3156 116.541 2633.79 3470.12 6316.91 6317.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 3.2e-05 2048 210 2550 266240 199.185 55.9798 813.022 1677.04 2745.45 2745.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1140 0.000512 512 170 650 33280 1.26323 0.927104 5.86083 49.9214 58.0732 58.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1760 6.4e-05 4096 460 2950 270720 72.422 55.5848 1691.92 1677.42 3497.45 3497.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 6.4e-05 512 245 950 194560 19.7658 6.61914 56.0184 206.421 289.037 289.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 430 0.000128 1024 100 1850 79872 19.7929 6.84237 247.05 208.497 482.371 482.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1440 6.4e-05 4096 480 1800 244608 93.6561 55.6746 2859.76 1676.38 4685.61 4685.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 6.4e-05 4096 230 5600 253440 91.6103 55.654 8772.89 1676.47 10596.8 10596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.000512 2048 190 3800 30240 2.88941 3.46829 299.296 138.13 443.858 443.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 3.2e-05 4096 190 2850 566016 200.393 123.961 10359.3 3675.41 14359.4 14359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1740 3.2e-05 4096 120 2350 603648 96.4062 116.614 7735.32 3469.24 11417.7 11417.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 3.2e-05 2048 210 2550 264192 199.508 55.9951 2386.77 1674.22 4316.7 4316.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 0.000512 512 170 650 33984 1.27203 0.938304 17.8211 51.2844 71.4172 71.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 6.4e-05 4096 460 2950 271296 72.4888 55.6483 4973.04 1677.38 6778.67 6778.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 6.4e-05 512 245 950 199680 19.7037 6.69018 163.986 208.435 399.03 399.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 430 0.000128 1024 100 1850 76800 19.8097 6.81293 147.439 206.328 380.578 380.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1440 6.4e-05 4096 480 1800 244224 93.5441 55.6163 1773.58 1673.2 3596.07 3596.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 6.4e-05 4096 230 5600 252672 91.531 55.5868 5437.6 1674.21 7259.07 7259.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.000512 2048 190 3800 29952 2.87539 3.4567 184.259 136.428 327.094 327.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 3.2e-05 4096 190 2850 565248 199.942 123.806 6422.06 3669.75 10415.8 10416.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1740 3.2e-05 4096 120 2350 603456 96.3744 116.55 4798.14 3471.07 8482.28 8482.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 3.2e-05 2048 210 2550 258048 199.735 55.638 1444.99 1664.72 3365.3 3365.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 0.000512 512 170 650 33792 1.27328 0.937152 10.8967 51.1648 64.3701 64.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 6.4e-05 4096 460 2950 271104 72.3373 55.5754 3089.86 1675.24 4893.12 4893.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 6.4e-05 512 245 950 196608 19.564 6.61926 103.325 206.241 335.959 336.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 430 0.000128 1024 100 1850 73728 19.9305 6.80211 115.776 204.457 347.161 347.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1440 6.4e-05 4096 480 1800 244224 93.7764 55.6805 5062.72 1676.52 6888.84 6888.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 6.4e-05 4096 230 5600 253440 91.6307 55.6421 4472.56 1676.52 6296.5 6296.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.000512 2048 190 3800 29952 2.88592 3.4775 151.3 138.195 295.932 296.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 3.2e-05 4096 190 2850 565632 200.28 123.931 5270.52 3671.29 9266.31 9266.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1740 3.2e-05 4096 120 2350 603360 96.5683 116.702 3933.73 3468.94 7616.1 7616.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 3.2e-05 2048 210 2550 258048 198.548 55.4516 1184.21 1657.67 3096.1 3096.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 0.000512 512 170 650 33408 1.27046 0.93376 8.78474 50.034 61.1228 61.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1760 6.4e-05 4096 460 2950 270720 72.4931 55.6591 2530.88 1676.5 4335.64 4335.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 6.4e-05 512 245 950 193536 19.5248 6.57821 83.5202 204.335 314.17 314.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 430 0.000128 1024 100 1850 73728 20.2061 6.81587 98.1284 206.602 331.943 332.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1440 6.4e-05 4096 480 1800 244224 93.7127 55.6174 5034.32 1674.86 6858.66 6858.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 6.4e-05 4096 230 5600 251904 91.8038 55.5911 3790.22 1676.18 5613.94 5614.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.000512 2048 190 3800 29952 2.88541 3.46746 129.69 138.216 274.336 274.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 3.2e-05 4096 190 2850 563712 201.06 123.932 4478.14 3680.03 8483.43 8483.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1740 3.2e-05 4096 120 2350 603264 96.6591 116.649 3353.56 3473.83 7040.86 7041.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 3.2e-05 2048 210 2550 245760 201.314 55.1344 962.989 1649.65 2869.31 2869.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 0.000512 512 170 650 33024 1.26794 0.926784 7.6521 49.9424 59.8916 59.9865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1760 6.4e-05 4096 460 2950 270336 72.4779 55.6033 2154.5 1674.93 3957.63 3957.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 6.4e-05 512 245 950 196608 19.598 6.61658 72.6625 206.442 305.534 305.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 430 0.000128 1024 100 1850 80640 19.8858 6.85056 229.451 209.53 465.913 466.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1440 6.4e-05 4096 480 1800 244608 93.9739 55.7105 2633.68 1676.73 4460.23 4460.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 6.4e-05 4096 230 5600 253568 91.9517 55.7035 8068.31 1676.74 9892.84 9892.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.000512 2048 190 3800 30240 2.89786 3.47341 276.382 139.553 422.379 422.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 3.2e-05 4096 190 2850 565824 201.068 124.032 9574 3668.8 13568.2 13568.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1740 3.2e-05 4096 120 2350 603680 96.7409 116.75 7184.19 3469.1 10866.9 10867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 3.2e-05 2048 210 2550 265216 199.612 56.0541 2212.81 1674.42 4143.11 4143.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 0.000512 512 170 650 33824 1.2759 0.942016 16.8249 51.2871 70.4292 70.5215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 6.4e-05 4096 460 2950 271040 72.7196 55.7042 4595.54 1676.72 6400.79 6400.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 6.4e-05 512 245 950 200704 19.8774 6.72768 153.528 209.471 389.815 389.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 430 0.000128 1024 100 1850 78848 19.7432 6.82976 142.339 207.181 376.282 376.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1440 6.4e-05 4096 480 1800 243712 93.881 55.6913 1669.58 1674.43 3493.72 3493.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 6.4e-05 4096 230 5600 252672 91.717 55.6579 5112.24 1674.43 6934.18 6934.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.000512 2048 190 3800 30016 2.88176 3.46291 173.482 138.562 318.458 318.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 3.2e-05 4096 190 2850 565376 200.59 124.029 6056.69 3673.12 10054.7 10055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1740 3.2e-05 4096 120 2350 603456 96.6104 116.71 4541.83 3469.22 8224.53 8224.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 3.2e-05 2048 210 2550 265216 199.25 56.0152 1399.29 1674.26 3329.03 3329.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 0.000512 512 170 650 33152 1.26835 0.929344 10.3463 49.9715 62.6184 62.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 6.4e-05 4096 460 2950 271040 72.5241 55.6544 2907.72 1676.93 4712.93 4713.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 6.4e-05 512 245 950 193536 19.9511 6.64506 97.5959 207.077 331.482 331.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 430 0.000128 1024 100 1850 80640 19.9002 6.85808 118.89 209.513 355.357 355.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1440 6.4e-05 4096 480 1800 243264 94.2745 55.7514 1373.05 1673.62 3196.83 3196.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 6.4e-05 4096 230 5600 252672 91.9949 55.7318 4197 1673.61 6018.47 6018.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.000512 2048 190 3800 29904 2.87942 3.45286 142.537 137.329 286.272 286.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 3.2e-05 4096 190 2850 564480 201.043 123.957 4964.84 3664.57 8954.7 8954.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1740 3.2e-05 4096 120 2350 603456 96.9734 116.819 3732.61 3470.16 7416.71 7416.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 3.2e-05 2048 210 2550 258048 201.948 56.0591 1117.21 1673.43 3048.88 3049.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 0.000512 512 170 650 32928 1.26941 0.927744 8.4839 49.8445 60.6196 60.7128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 6.4e-05 4096 460 2950 270144 72.8128 55.7279 2382 1673.61 4184.25 4184.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 6.4e-05 512 245 950 193536 20.4363 6.72918 79.4624 209.376 316.218 316.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 430 0.000128 1024 100 1850 71680 19.8374 6.77517 95.5986 202.54 324.944 325.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1440 6.4e-05 4096 480 1800 243712 93.6569 55.6134 1236.86 1675.22 3061.5 3061.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 6.4e-05 4096 230 5600 252672 91.4916 55.6034 3785.13 1675.41 5607.78 5607.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.000512 2048 190 3800 29568 2.86339 3.44531 126.752 135.158 268.293 268.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 3.2e-05 4096 190 2850 564480 200.057 123.721 4476.28 3672.32 8472.65 8472.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1740 3.2e-05 4096 120 2350 603008 96.3973 116.589 3357.16 3481.62 7051.92 7052.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 3.2e-05 2048 210 2550 258048 197.844 55.3073 1008.74 1655.42 2917.53 2917.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 0.000512 512 170 650 33152 1.2713 0.931936 7.67885 50.0412 60.0256 60.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1760 6.4e-05 4096 460 2950 270592 72.3673 55.5793 2153.76 1675.21 3957.02 3957.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 6.4e-05 512 245 950 186368 19.7026 6.57184 68.7731 202.373 297.634 297.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 430 0.000128 1024 100 1850 79872 19.8774 6.84899 222.382 209.158 458.453 458.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1440 6.4e-05 4096 480 1800 244736 93.6267 55.6259 2605.7 1676.77 4431.86 4431.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 6.4e-05 4096 230 5600 253440 91.6166 55.6237 7929.74 1677.45 9754.57 9754.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.000512 2048 190 3800 30080 2.88902 3.47082 267.966 137.353 411.751 411.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 3.2e-05 4096 190 2850 565760 200.508 123.823 9437.7 3669.74 13432.1 13432.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1740 3.2e-05 4096 120 2350 603648 96.4909 116.555 7081.84 3469.09 10764.1 10764.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 3.2e-05 2048 210 2550 262144 199.876 55.966 2142.87 1671.14 4070.07 4070.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 0.000512 512 170 650 33792 1.27194 0.937184 15.7683 51.2523 69.3333 69.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 6.4e-05 4096 460 2950 271104 72.4831 55.5931 4538.82 1676.76 6343.76 6343.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 6.4e-05 512 245 950 200704 19.7431 6.70486 153.67 209.089 389.42 389.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 430 0.000128 1024 100 1850 77824 20.111 7.40592 139.921 209.082 376.71 376.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1440 6.4e-05 4096 480 1800 244736 93.6676 55.6031 1693 1675.86 3518.27 3518.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 6.4e-05 4096 230 5600 252928 91.6803 55.5958 5153.45 1675.86 6976.72 6976.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.000512 2048 190 3800 29952 2.89446 3.48634 172.59 139.25 318.296 318.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 3.2e-05 4096 190 2850 565248 200.614 123.89 6105.07 3670.36 10100.2 10100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1740 3.2e-05 4096 120 2350 603392 96.5386 116.555 4594.88 3470.4 8278.54 8278.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 3.2e-05 2048 210 2550 262144 199.807 55.9042 1378.21 1670.06 3304.2 3304.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 0.000512 512 170 650 33792 1.27613 0.93968 10.1946 51.2688 63.7774 63.8733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 6.4e-05 4096 460 2950 270848 72.553 55.5804 2931.29 1675.84 4735.38 4735.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 6.4e-05 512 245 950 196608 20.0796 6.71082 96.6113 208.978 332.589 332.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 430 0.000128 1024 100 1850 73728 20.1949 6.81574 111.339 206.376 344.918 345.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1440 6.4e-05 4096 480 1800 244224 93.6338 55.6232 1437.05 1673.05 3259.49 3259.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 6.4e-05 4096 230 5600 251904 91.791 55.595 4298.67 1673.03 6119.22 6119.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.000512 2048 190 3800 29952 2.88458 3.46445 144.109 134.583 285.117 285.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 3.2e-05 4096 190 2850 563712 200.982 123.943 5185.13 3667.39 9177.73 9177.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1740 3.2e-05 4096 120 2350 603264 96.6772 116.666 3898.49 3478.08 7590.08 7590.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 3.2e-05 2048 210 2550 245760 201.353 55.0262 1093.08 1647.87 2997.56 2997.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 0.000512 512 170 650 33024 1.26765 0.927328 8.61302 49.912 60.8236 60.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 6.4e-05 4096 460 2950 270336 72.518 55.5867 2488.22 1673.03 4289.46 4289.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 6.4e-05 512 245 950 196608 19.63 6.61648 82.0345 206.219 314.717 314.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 430 0.000128 1024 100 1850 73728 20.6269 6.84442 98.1295 209.436 335.226 335.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1440 6.4e-05 4096 480 1800 243712 93.614 55.5755 1273.39 1672.47 3095.18 3095.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 6.4e-05 4096 230 5600 251904 91.6548 55.5444 3845.44 1672.84 5665.62 5665.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.000512 2048 190 3800 29184 2.86019 3.42451 123.276 137.856 267.487 267.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 3.2e-05 4096 190 2850 565248 200.473 123.93 4631.18 3679.14 8634.99 8635.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1740 3.2e-05 4096 120 2350 603136 96.5266 116.617 3497.54 3482.28 7193.11 7193.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 3.2e-05 2048 210 2550 262144 199.823 55.8674 1027.58 1671.81 2955.29 2955.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 0.000512 512 170 650 32768 1.25331 0.913216 7.48682 49.6405 59.3917 59.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 6.4e-05 4096 460 2950 269312 72.4853 55.5602 2206.41 1672.46 4007.02 4007.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 6.4e-05 512 245 950 196608 20.096 6.70605 71.8368 209.232 308.083 308.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 430 0.000128 1024 100 1850 78336 19.8644 6.85875 223.53 207.448 457.886 458.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1440 6.4e-05 4096 480 1800 244224 94.0825 55.7384 2672.48 1676.07 4498.51 4498.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 6.4e-05 4096 230 5600 253440 91.8985 55.7118 8239.35 1676.88 10064 10064.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.000512 2048 190 3800 30096 2.88362 3.4663 277.197 138.979 422.598 422.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 3.2e-05 4096 190 2850 565632 200.903 124.006 9726.76 3667.61 13719.6 13719.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1740 3.2e-05 4096 120 2350 603648 96.8194 116.756 7274.5 3468.22 10956.5 10956.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 3.2e-05 2048 210 2550 262656 199.7 55.9314 2205.03 1669.74 4130.62 4130.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 0.000512 512 170 650 33696 1.27232 0.935936 16.499 51.2314 70.0411 70.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 6.4e-05 4096 460 2950 271008 72.7152 55.6995 4690.64 1676.06 6495.21 6495.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 6.4e-05 512 245 950 198144 19.6963 6.66195 154.59 207.372 388.533 388.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 430 0.000128 1024 100 1850 73728 19.9398 6.8055 150.271 204.499 381.706 381.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1440 6.4e-05 4096 480 1800 244224 93.8255 55.6667 1899.32 1676.87 3725.82 3725.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 6.4e-05 4096 230 5600 253440 91.626 55.6562 5867 1676.98 7691.39 7691.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.000512 2048 190 3800 29952 2.88586 3.47677 197.296 138.215 341.949 342.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 3.2e-05 4096 190 2850 565632 200.283 123.921 6897.11 3680.54 10902.1 10902.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1740 3.2e-05 4096 120 2350 603360 96.5711 116.71 5152.5 3469.99 8835.93 8836.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 3.2e-05 2048 210 2550 258048 198.536 55.3631 1543.21 1657.97 3455.29 3455.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 0.000512 512 170 650 33408 1.26742 0.932704 11.2668 50.037 63.6053 63.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 6.4e-05 4096 460 2950 270720 72.5365 55.6422 3313.63 1676.86 5118.77 5118.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 6.4e-05 512 245 950 193536 19.52 6.57821 108.676 204.378 339.374 339.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 430 0.000128 1024 100 1850 76032 19.7938 6.80045 128.281 204.349 359.419 359.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1440 6.4e-05 4096 480 1800 241920 94.1873 55.6651 1548.95 1669.08 3368.02 3368.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 6.4e-05 4096 230 5600 252288 91.822 55.6467 4818.94 1670.42 6636.97 6637.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.000512 2048 190 3800 29376 2.86931 3.42835 159.805 133.326 299.497 299.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 3.2e-05 4096 190 2850 565056 200.829 123.963 5684.31 3662.56 9671.95 9672.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1740 3.2e-05 4096 120 2350 603504 96.7506 116.787 4248.19 3473.04 7934.93 7935.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 3.2e-05 2048 210 2550 262656 199.643 55.9922 1301.11 1668.51 3225.47 3225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 0.000512 512 170 650 32832 1.25488 0.919264 9.44486 49.6728 61.3918 61.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 6.4e-05 4096 460 2950 270432 72.7492 55.7115 2727.62 1673.86 4530.04 4530.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 6.4e-05 512 245 950 193536 19.5531 6.59037 89.6983 204.18 320.234 320.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 430 0.000128 1024 100 1850 64512 20.0998 6.73395 104.212 198.452 329.69 329.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1440 6.4e-05 4096 480 1800 241920 93.8269 55.5514 1467.54 1670.97 3288.03 3288.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 6.4e-05 4096 230 5600 251136 91.5754 55.5326 4501.17 1670.96 6319.37 6319.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.000512 2048 190 3800 29376 2.87744 3.45213 150.796 136.257 293.456 293.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 3.2e-05 4096 190 2850 564480 200.939 124.07 5344.42 3675.87 9345.6 9345.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1740 3.2e-05 4096 120 2350 603072 96.5232 116.572 3992.96 3469.56 7675.77 7675.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 3.2e-05 2048 210 2550 239616 200.492 54.6491 1117.7 1633.13 3006.19 3006.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 0.000512 512 170 650 32256 1.26714 0.9216 8.66048 49.7441 60.695 60.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 6.4e-05 4096 460 2950 270720 72.425 55.5925 2568.24 1677.16 4373.53 4373.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 6.4e-05 512 245 950 184320 19.151 6.53546 80.5337 198.232 304.666 304.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 430 0.000128 1024 100 1850 69120 20.0378 7.20077 101.81 201.499 330.744 330.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1440 6.4e-05 4096 480 1800 241920 94.3076 55.6973 1342.77 1670.24 3163.16 3163.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 6.4e-05 4096 230 5600 250560 92.148 55.6685 4129.42 1670.25 5947.62 5947.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.000512 2048 190 3800 28800 2.86086 3.40534 136.808 134.135 277.285 277.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 3.2e-05 4096 190 2850 561600 201.612 124.018 4875.99 3669.8 8871.69 8871.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1740 3.2e-05 4096 120 2350 602640 96.8817 116.849 3661.58 3472.5 7347.98 7348.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 3.2e-05 2048 210 2550 253440 203.35 56.1213 1088.41 1669.33 3017.43 3017.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 0.000512 512 170 650 31680 1.25706 0.90544 7.99258 49.3914 59.6506 59.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 6.4e-05 4096 460 2950 269280 72.7152 55.6701 2346.02 1670.23 4144.75 4144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 6.4e-05 512 245 950 184320 19.7494 6.5705 74.5397 201.236 302.313 302.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 430 0.000128 1024 100 1850 79360 20.0203 6.85824 219.956 209.662 456.689 456.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1440 6.4e-05 4096 480 1800 244480 93.804 55.6948 2586.12 1675.22 4410.97 4411.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 6.4e-05 4096 230 5600 253440 91.6698 55.6715 7974.35 1675.22 9797.07 9797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.000512 2048 190 3800 30080 2.87894 3.46925 271.237 138.263 415.922 415.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 3.2e-05 4096 190 2850 565760 200.417 123.968 9385.63 3671.05 13381.3 13381.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1740 3.2e-05 4096 120 2350 603520 96.5339 116.691 7008.98 3465.44 10687.8 10687.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 3.2e-05 2048 210 2550 266240 199.401 56.0551 2170.87 1675.02 4101.56 4101.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 0.000512 512 170 650 33600 1.26845 0.933888 15.5565 50.0485 67.9118 68.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 6.4e-05 4096 460 2950 271040 72.5531 55.6765 4526.75 1675.31 6330.39 6330.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 6.4e-05 512 245 950 199680 19.9959 6.72147 153.584 209.58 390.096 390.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 430 0.000128 1024 100 1850 76800 19.8305 6.81773 147.542 206.582 380.965 381.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1440 6.4e-05 4096 480 1800 244480 93.6499 55.6416 1776.76 1677.65 3603.83 3603.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 6.4e-05 4096 230 5600 253440 91.4745 55.5863 5452.23 1678.58 7278.02 7278.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.000512 2048 190 3800 29760 2.87507 3.45498 183.044 137.871 327.315 327.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 3.2e-05 4096 190 2850 565760 199.997 123.839 6422.39 3675.19 10421.7 10421.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1740 3.2e-05 4096 120 2350 603200 96.2721 116.572 4791.86 3470.43 8475.29 8475.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 3.2e-05 2048 210 2550 266240 199.176 56.0681 1489.29 1677.56 3422.31 3422.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 0.000512 512 170 650 33280 1.25981 0.924416 10.4722 49.9159 62.6729 62.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 6.4e-05 4096 460 2950 270720 72.4084 55.5867 3084.25 1677.63 4889.98 4890.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 6.4e-05 512 245 950 194560 19.7578 6.61386 101.573 206.447 334.6 334.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 430 0.000128 1024 100 1850 76800 19.8487 6.8256 124.664 206.645 358.179 358.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1440 6.4e-05 4096 480 1800 241920 93.9445 55.6034 1501.64 1671 3322.32 3322.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 6.4e-05 4096 230 5600 251520 91.6667 55.581 4722.8 1670.81 6540.98 6541.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.000512 2048 190 3800 29280 2.85955 3.41888 153.626 135.466 295.442 295.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 3.2e-05 4096 190 2850 564480 201.281 124.142 5539.92 3671.5 9537.12 9537.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1740 3.2e-05 4096 120 2350 602880 96.7198 116.763 4159.04 3471.08 7843.76 7843.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 3.2e-05 2048 210 2550 245760 201.411 55.0998 1175.5 1649.59 3081.81 3081.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 0.000512 512 170 650 32640 1.26963 0.925696 8.744 49.9629 61.0012 61.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 6.4e-05 4096 460 2950 270720 72.5272 55.6464 2670.62 1675.95 4474.85 4474.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 6.4e-05 512 245 950 184320 20.5978 6.62349 82.692 206.454 316.576 316.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 430 0.000128 1024 100 1850 71680 20.487 6.8137 108.456 206.6 342.547 342.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1440 6.4e-05 4096 480 1800 240640 93.598 55.3111 1369.1 1663.16 3181.3 3181.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 6.4e-05 4096 230 5600 250880 91.33 55.3021 4262.02 1663.15 6071.94 6072.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.000512 2048 190 3800 29440 2.86163 3.43661 142.953 133.927 283.251 283.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 3.2e-05 4096 190 2850 565760 200.419 123.895 5063.68 3674.28 9062.54 9062.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1740 3.2e-05 4096 120 2350 602880 96.8295 116.77 3779.6 3470.54 7463.91 7464.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 3.2e-05 2048 210 2550 245760 201.523 55.083 1085.32 1648.6 2990.74 2990.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 0.000512 512 170 650 33280 1.26832 0.93008 8.27936 50.0005 60.5847 60.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 6.4e-05 4096 460 2950 268800 72.4452 55.5478 2411.36 1670.31 4209.77 4209.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 6.4e-05 512 245 950 184320 20.6136 6.61648 76.6763 206.356 310.476 310.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 430 0.000128 1024 100 1850 76800 19.8812 6.82803 110.542 208.727 346.17 346.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1440 6.4e-05 4096 480 1800 240000 94.1744 55.5342 1309.86 1683.39 3143.11 3143.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 6.4e-05 4096 230 5600 249600 91.8269 55.5285 4108.1 1683.56 5939.16 5939.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.000512 2048 190 3800 29600 2.87123 3.44291 138.988 136.587 281.965 282.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 3.2e-05 4096 190 2850 563200 201.768 124.458 4872.23 3713.47 8912.22 8912.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1740 3.2e-05 4096 120 2350 602400 96.7184 116.749 3653.21 3508.65 7375.49 7375.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 3.2e-05 2048 210 2550 256000 198.053 55.0961 1088 1665.03 3006.4 3006.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 0.000512 512 170 650 32000 1.28269 0.935232 7.87901 51.3517 61.5493 61.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 6.4e-05 4096 460 2950 270400 72.5516 55.6926 2347.78 1692.04 4168.18 4168.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 6.4e-05 512 245 950 179200 20.9834 6.63389 71.6209 208.438 307.885 308.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 430 0.000128 1024 100 1860 76800 20.2231 6.84563 170.787 208.988 407.033 407.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 6.4e-05 4096 480 1800 244992 93.7622 55.6129 3673.66 1675.61 5498.79 5498.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 6.4e-05 4096 230 5640 254464 91.3832 55.5818 6488.02 1675.78 8310.91 8311.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.000512 2048 190 3840 30016 2.88902 3.47341 218.845 140.397 365.681 365.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 3.2e-05 4096 190 2820 566784 199.418 123.655 7512.74 3664.76 11500.9 11501.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1740 3.2e-05 4096 120 2340 603968 96.266 116.483 5667.11 3465.58 9345.59 9345.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 3.2e-05 2048 210 2520 270336 197.84 56.0781 1759.55 1675.73 3689.42 3689.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1140 0.000512 512 170 660 33280 1.27181 0.938304 12.6017 51.2064 66.1208 66.2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1760 6.4e-05 4096 460 2940 271360 72.4199 55.5814 3638.43 1676.34 5442.88 5442.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 6.4e-05 512 245 960 200704 19.7385 6.70698 120.522 209.079 356.257 356.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 430 0.000128 1024 100 1860 75776 20.318 6.84646 111.346 208.956 347.658 347.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1440 6.4e-05 4096 480 1800 244736 94.0428 55.6196 3777.61 1675.36 5602.78 5602.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 6.4e-05 4096 230 5640 254464 91.4522 55.6195 4228.32 1675.27 6050.81 6050.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.000512 2048 190 3840 29952 2.88381 3.46723 143.169 138.316 287.911 287.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 3.2e-05 4096 190 2820 566272 199.888 123.769 4890.04 3663.5 8877.48 8877.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1740 3.2e-05 4096 120 2340 603904 96.4935 116.496 3698.86 3468.59 7380.58 7380.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 3.2e-05 2048 210 2520 266240 198.564 55.8817 1131.54 1669.52 3055.72 3055.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1140 0.000512 512 170 660 33280 1.2736 0.933888 8.41971 51.2209 61.9491 62.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1760 6.4e-05 4096 460 2940 271104 72.5118 55.6124 2364.95 1675.15 4168.32 4168.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 6.4e-05 512 245 960 200704 19.7456 6.7113 78.9279 208.887 314.484 314.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 430 0.000128 1024 100 1860 73728 20.1556 6.81165 88.3153 206.474 321.948 322.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 6.4e-05 4096 480 1800 244224 93.8679 55.6092 3775.32 1674.37 5599.31 5599.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 6.4e-05 4096 230 5640 253440 91.4084 55.63 3415.64 1674.55 5237.37 5237.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.000512 2048 190 3840 29760 2.87722 3.45693 115.476 137.43 259.312 259.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 3.2e-05 4096 190 2820 566016 199.471 123.719 3961.39 3666.37 7951.22 7951.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1740 3.2e-05 4096 120 2340 603648 96.8687 116.5 9520.25 3468.39 13202.2 13202.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 3.2e-05 2048 210 2520 264192 197.92 55.6493 920.377 1666 2840.16 2840.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1140 0.000512 512 170 660 33024 1.26976 0.933056 7.00963 51.1807 60.4972 60.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1760 6.4e-05 4096 460 2940 271104 72.3345 55.5848 1932.17 1676.43 3736.63 3736.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 6.4e-05 512 245 960 196608 19.5926 6.62093 64.752 206.387 297.563 297.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 430 0.000128 1024 100 1860 73728 20.607 6.84848 76.7349 209.266 313.65 313.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1440 6.4e-05 4096 480 1800 244736 94.0456 55.6092 3809.08 1677.54 5636.41 5636.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 6.4e-05 4096 230 5640 253952 91.612 55.5955 2976.3 1678.32 4801.96 4802.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.000512 2048 190 3840 29952 2.892 3.48189 100.92 136.219 243.588 243.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 3.2e-05 4096 190 2820 566272 199.96 123.722 3443.18 3668.1 7435.24 7435.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1740 3.2e-05 4096 120 2340 603648 97.0841 116.472 9453.55 3467.34 13134.6 13134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 590 3.2e-05 2048 210 2520 262144 199.835 55.8793 784.194 1671.57 2711.7 2711.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1140 0.000512 512 170 660 33280 1.27373 0.93872 6.12998 51.2918 59.7386 59.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1760 6.4e-05 4096 460 2940 270848 72.5548 55.5851 1670.91 1677.41 3476.57 3476.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 800 6.4e-05 512 245 960 196608 20.0873 6.70544 55.4768 209.151 291.635 291.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 430 0.000128 1024 100 1860 78080 20.2199 6.85872 244.967 209.639 481.877 482.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 6.4e-05 4096 480 1800 245120 93.9364 55.7261 3299.65 1675.25 5124.69 5124.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 6.4e-05 4096 230 5640 254400 91.7839 55.7118 8861.89 1676.63 10686.2 10686.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.000512 2048 190 3840 30000 2.89792 3.47494 301.271 137.918 445.638 445.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 3.2e-05 4096 190 2820 566720 200.473 124.034 10265.3 3670.36 14260.4 14260.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1740 3.2e-05 4096 120 2340 603920 96.7934 116.75 7691.74 3465.1 11370.5 11370.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 3.2e-05 2048 210 2520 271360 197.554 56.1196 2431.86 1675.16 4360.91 4361.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 0.000512 512 170 660 33120 1.27446 0.935904 18.1845 51.1809 71.6797 71.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1760 6.4e-05 4096 460 2940 271200 72.7071 55.7138 4961.07 1675.21 6764.81 6764.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 6.4e-05 512 245 960 199680 20.0203 6.72973 162.346 209.584 398.894 399.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 430 0.000128 1024 100 1860 76800 20.3295 6.86013 149.23 209.853 386.465 386.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 6.4e-05 4096 480 1800 245120 93.7103 55.6969 5140.34 1676.76 6966.65 6966.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 6.4e-05 4096 230 5640 254080 91.5834 55.6735 5504.59 1676.85 7328.84 7328.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.000512 2048 190 3840 29920 2.88525 3.46726 186.914 138.939 332.276 332.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 3.2e-05 4096 190 2820 566400 199.738 123.815 6372.43 3677.86 10374.1 10374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1740 3.2e-05 4096 120 2340 603680 96.4559 116.637 4774.62 3467.89 8455.75 8455.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 3.2e-05 2048 210 2520 271360 197.459 56.0588 1508.78 1676.56 3439.07 3439.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 0.000512 512 170 660 32960 1.27386 0.932672 11.2825 50.0676 63.6578 63.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1760 6.4e-05 4096 460 2940 271040 72.5478 55.6708 3079.08 1676.73 4884.13 4884.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 6.4e-05 512 245 960 199680 19.9913 6.72147 103.731 209.769 340.428 340.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 430 0.000128 1024 100 1860 72960 20.3037 6.8225 115.805 206.331 349.461 349.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 6.4e-05 4096 480 1800 244800 93.9495 55.7435 5094.62 1674.14 6918.59 6918.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 6.4e-05 4096 230 5640 253440 91.9139 55.7124 4502.43 1674.16 6324.36 6324.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.000512 2048 190 3840 29760 2.89178 3.47254 152.501 137.771 296.706 296.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 3.2e-05 4096 190 2820 565440 200.56 123.894 5217.56 3662.48 9204.78 9205.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1740 3.2e-05 4096 120 2340 603600 96.7509 116.747 3913.47 3469.52 7596.64 7596.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 3.2e-05 2048 210 2520 268800 197.631 55.9309 1225.03 1668.76 3147.58 3147.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 0.000512 512 170 660 33120 1.2752 0.941056 9.26349 51.2414 62.8216 62.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1760 6.4e-05 4096 460 2940 270720 72.6652 55.7096 2522.42 1674.13 4325.03 4325.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 6.4e-05 512 245 960 192000 20.0106 6.63155 82.1225 206.228 315.208 315.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 430 0.000128 1024 100 1860 71680 20.4422 6.8225 96.2511 206.539 330.251 330.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 6.4e-05 4096 480 1800 244480 93.713 55.6011 5072.14 1677.29 6898.89 6899.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 6.4e-05 4096 230 5640 253440 91.5107 55.5911 3817.1 1678.64 5642.99 5643.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.000512 2048 190 3840 29760 2.86746 3.45702 129.46 137.728 273.582 273.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 3.2e-05 4096 190 2820 565760 200.04 123.832 4424.23 3679.22 8427.6 8427.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1740 3.2e-05 4096 120 2340 603520 96.2763 116.497 3316.07 3468 6997 6997.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 3.2e-05 2048 210 2520 266240 199.165 56.0599 1028.09 1676.89 2960.43 2960.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1140 0.000512 512 170 660 32640 1.26685 0.926656 7.83635 49.9161 60.0463 60.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1760 6.4e-05 4096 460 2940 270720 72.4101 55.583 2137.32 1677.28 3942.7 3942.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 6.4e-05 512 245 960 194560 19.7645 6.6193 71.2493 206.406 304.259 304.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 430 0.000128 1024 100 1860 76800 20.1451 6.84477 220.699 208.489 456.373 456.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 6.4e-05 4096 480 1800 244992 93.7022 55.7085 2634.42 1676.35 4460.32 4460.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 6.4e-05 4096 230 5640 254208 91.5181 55.6706 8157.75 1676.36 9981.45 9981.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.000512 2048 190 3840 30048 2.89267 3.47546 279.025 140.431 425.899 425.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 3.2e-05 4096 190 2820 566400 200.109 123.904 9466.22 3690.52 13481 13481.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1740 3.2e-05 4096 120 2340 603840 96.454 116.614 7102.09 3479.56 10794.9 10795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 3.2e-05 2048 210 2520 270336 197.456 55.9759 2237.71 1674.2 4165.55 4165.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 0.000512 512 170 660 33216 1.27674 0.940032 17.1616 51.2811 70.7604 70.8526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 6.4e-05 4096 460 2940 271296 72.5143 55.6869 4579.17 1677.37 6384.85 6384.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 6.4e-05 512 245 960 199680 19.7107 6.69104 149.217 208.435 384.267 384.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 430 0.000128 1024 100 1860 73728 20.1572 6.81379 132.966 206.492 366.623 366.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 6.4e-05 4096 480 1800 244224 93.558 55.6032 1657.61 1674.55 3481.46 3481.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 6.4e-05 4096 230 5640 253440 91.4285 55.5814 5091.21 1674.55 6912.91 6913.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.000512 2048 190 3840 29760 2.87744 3.45718 172.485 137.431 316.321 316.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 3.2e-05 4096 190 2820 566016 199.504 123.676 5903.15 3666.68 9893.29 9893.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1740 3.2e-05 4096 120 2340 603648 96.311 116.528 4425.96 3473.37 8112.32 8112.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 3.2e-05 2048 210 2520 264192 197.802 55.6233 1364.4 1666.18 3284.22 3284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 0.000512 512 170 660 33024 1.27658 0.933888 10.6429 51.1827 64.1367 64.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 6.4e-05 4096 460 2940 271104 72.3313 55.591 2860.43 1676.6 4665.06 4665.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 6.4e-05 512 245 960 196608 19.5695 6.6191 97.7854 206.407 330.596 330.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 430 0.000128 1024 100 1860 73728 19.9255 6.8016 109.416 204.259 340.589 340.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1440 6.4e-05 4096 480 1800 244224 93.7995 55.6845 1360.75 1674.85 3185.22 3185.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 6.4e-05 4096 230 5640 253440 91.6123 55.6524 4197.36 1674.85 6019.61 6019.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.000512 2048 190 3840 29952 2.88525 3.47155 143.172 135.821 285.422 285.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 3.2e-05 4096 190 2820 565632 200.279 123.933 4866.16 3664.85 8855.5 8855.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1740 3.2e-05 4096 120 2340 603648 96.5679 116.623 3649.26 3464.15 7326.78 7326.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 3.2e-05 2048 210 2520 258048 198.558 55.3489 1098.36 1655.97 3008.45 3008.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 0.000512 512 170 660 32832 1.27616 0.933888 8.60598 50.0112 60.9304 61.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1760 6.4e-05 4096 460 2940 270720 72.5444 55.6429 2351.81 1674.84 4154.94 4155.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 6.4e-05 512 245 960 193536 19.5412 6.57952 77.7997 204.13 308.264 308.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 430 0.000128 1024 100 1860 73728 20.2034 6.81328 98.2925 206.6 332.104 332.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1440 6.4e-05 4096 480 1800 244224 93.7307 55.6406 4390.07 1674.88 6214.46 6214.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 6.4e-05 4096 230 5640 253440 91.5937 55.6028 3789.17 1674.9 5611.4 5611.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.000512 2048 190 3840 29568 2.89382 3.46397 127.657 137.878 271.966 272.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 3.2e-05 4096 190 2820 565248 199.779 123.674 4389.21 3672.81 8385.75 8386.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1740 3.2e-05 4096 120 2340 603648 96.5562 116.614 3293.09 3469.37 6975.79 6975.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 3.2e-05 2048 210 2520 258048 197.138 55.1303 990.391 1649.67 2892.56 2892.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 0.000512 512 170 660 32256 1.26973 0.92784 7.70016 49.9356 59.9338 60.0289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1760 6.4e-05 4096 460 2940 270336 72.521 55.5955 2119.09 1674.88 3922.19 3922.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 6.4e-05 512 245 960 196608 19.5998 6.6151 70.5758 206.449 303.456 303.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 430 0.000128 1024 100 1860 69120 20.7678 6.82131 80.403 206.453 314.637 314.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 6.4e-05 4096 480 1800 243840 93.615 55.6217 4372.26 1669.38 6191.01 6191.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 6.4e-05 4096 230 5640 251520 91.6918 55.5909 3262.78 1669.41 5079.61 5079.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.000512 2048 190 3840 29280 2.86077 3.4159 109.925 136.292 252.565 252.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 3.2e-05 4096 190 2820 564480 201.286 124.189 3801.38 3677.22 7804.35 7804.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1740 3.2e-05 4096 120 2340 603360 96.5769 116.697 2856.14 3469.4 6538.97 6539.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 3.2e-05 2048 210 2520 261120 196.224 55.1485 869.769 1648.07 2769.43 2769.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 0.000512 512 170 660 32640 1.27286 0.929024 6.53446 49.9383 58.7763 58.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1760 6.4e-05 4096 460 2940 270720 72.499 55.6585 1841.79 1674.45 3644.5 3644.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 6.4e-05 512 245 960 184320 20.5936 6.62675 58.2096 206.27 291.912 292.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 430 0.000128 1024 100 1860 77056 20.3167 6.85075 210.67 209.513 447.546 447.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 6.4e-05 4096 480 1800 245056 93.9228 55.7273 2528.22 1676.55 4354.55 4354.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 6.4e-05 4096 230 5640 254464 91.8094 55.7114 7792.87 1676.55 9617.08 9617.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.000512 2048 190 3840 30016 2.90202 3.47962 265.712 137.324 409.49 409.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 3.2e-05 4096 190 2820 566272 200.502 123.942 9025.46 3668.3 13018.5 13018.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1740 3.2e-05 4096 120 2340 603792 96.6914 116.734 6759.74 3468 10441.3 10441.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 3.2e-05 2048 210 2520 268800 198.236 56.0415 2109.47 1674.02 4037.99 4038.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 0.000512 512 170 660 33152 1.28038 0.940896 15.6861 51.282 69.2917 69.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 6.4e-05 4096 460 2940 271040 72.6854 55.7102 4348.75 1676.54 6153.8 6153.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 6.4e-05 512 245 960 200704 19.8429 6.72979 146.515 209.45 382.756 382.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 430 0.000128 1024 100 1860 75264 20.1536 6.8608 131.199 207.013 365.414 365.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1440 6.4e-05 4096 480 1800 244608 93.6988 55.6888 1608.14 1673.07 3430.74 3430.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 6.4e-05 4096 230 5640 253568 91.5012 55.6592 4917.12 1673.08 6737.5 6737.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.000512 2048 190 3840 29792 2.87539 3.45891 166.645 136.251 309.301 309.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 3.2e-05 4096 190 2820 566272 199.97 123.837 5705.47 3673.03 9702.6 9702.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1740 3.2e-05 4096 120 2340 603680 96.6403 116.634 4298.07 3469.84 7981.34 7981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 3.2e-05 2048 210 2520 265216 199.211 55.9931 1318.37 1672.92 3246.7 3246.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 0.000512 512 170 660 32704 1.26922 0.927808 10.1187 49.9475 62.3629 62.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 6.4e-05 4096 460 2940 271040 72.5334 55.6531 2757.14 1675.6 4561.03 4561.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 6.4e-05 512 245 960 193536 19.9516 6.64045 90.7054 206.909 324.416 324.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 430 0.000128 1024 100 1860 75264 20.5109 6.85466 109.672 209.659 346.884 347.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1440 6.4e-05 4096 480 1800 244608 93.9923 55.7542 1359.71 1674.75 3184.35 3184.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 6.4e-05 4096 230 5640 254016 91.851 55.7303 4157.94 1674.74 5980.4 5980.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.000512 2048 190 3840 29568 2.88365 3.45293 140.119 138.324 284.852 284.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 3.2e-05 4096 190 2820 564480 201.073 123.967 4811.56 3676.14 8813.03 8813.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1740 3.2e-05 4096 120 2340 603456 96.9571 116.827 3633.66 3476.01 7323.62 7323.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 3.2e-05 2048 210 2520 268800 198.239 56.1357 1130.06 1674.33 3058.98 3059.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 0.000512 512 170 660 32256 1.27437 0.927744 8.62042 49.8588 60.7823 60.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 6.4e-05 4096 460 2940 270144 72.832 55.7332 2324.01 1675.08 4127.76 4127.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 6.4e-05 512 245 960 193536 20.4427 6.73123 76.8692 209.521 313.771 313.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 430 0.000128 1024 100 1860 71680 19.8396 6.76851 92.8197 202.381 321.996 322.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1440 6.4e-05 4096 480 1800 243712 93.6981 55.5995 1188.49 1673.91 3011.83 3011.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 6.4e-05 4096 230 5640 252672 91.5025 55.5968 3631.81 1674.1 5453.15 5453.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.000512 2048 190 3840 29568 2.87085 3.44736 122.658 137.058 266.107 266.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 3.2e-05 4096 190 2820 564480 200.109 123.738 4221.69 3674.3 8220.12 8220.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1740 3.2e-05 4096 120 2340 603456 96.3468 116.512 3197.09 3474.14 6884.25 6884.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 3.2e-05 2048 210 2520 258048 197.857 55.2571 949.967 1666.13 2869.44 2869.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 0.000512 512 170 660 32256 1.27501 0.93296 7.60979 50.0221 59.9395 60.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 6.4e-05 4096 460 2940 270592 72.3829 55.5971 2040.04 1673.9 3842.03 3842.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 6.4e-05 512 245 960 186368 19.69 6.56365 64.9317 202.206 293.606 293.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 430 0.000128 1024 100 1860 71680 20.2413 6.80602 82.0425 205.02 314.305 314.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1440 6.4e-05 4096 480 1800 244160 93.9673 55.7153 1574.56 1673.12 3397.5 3397.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 6.4e-05 4096 230 5640 253120 91.8832 55.6985 3217.51 1673.12 5038.35 5038.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.000512 2048 190 3840 29680 2.88694 3.46803 109.354 136.336 252.114 252.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 3.2e-05 4096 190 2820 564480 200.534 123.734 3741.15 3659.02 7724.71 7724.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1740 3.2e-05 4096 120 2340 603120 96.8618 116.837 2853.47 3469.52 6536.85 6537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 3.2e-05 2048 210 2520 250880 197.815 54.8825 820.245 1636.33 2709.49 2709.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 0.000512 512 170 660 31360 1.27421 0.920928 6.60038 49.7814 58.6794 58.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1760 6.4e-05 4096 460 2940 269920 72.7299 55.6963 1803.06 1673.11 3604.7 3604.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 6.4e-05 512 245 960 179200 20.7423 6.59046 55.6479 204.81 288.002 288.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 430 0.000128 1024 100 1860 75776 20.3282 6.94778 194.794 209.034 431.292 431.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1440 6.4e-05 4096 480 1800 244736 93.6369 55.6255 2400.43 1675.81 4225.64 4225.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 6.4e-05 4096 230 5640 254464 91.4485 55.6109 7310.19 1675.82 9133.2 9133.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.000512 2048 190 3840 29952 2.88154 3.47021 246.262 140.336 393.027 393.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 3.2e-05 4096 190 2820 566272 199.932 123.728 8571.36 3664.95 12560.3 12560.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1740 3.2e-05 4096 120 2340 603904 96.5403 116.525 6486.15 3465.77 10165.1 10165.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 3.2e-05 2048 210 2520 266240 198.544 55.9486 1977.82 1670.22 3902.74 3902.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 0.000512 512 170 660 33280 1.27443 0.935552 15.3697 51.2374 68.9194 69.0115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 6.4e-05 4096 460 2940 271104 72.5024 55.6044 4151.84 1675.79 5955.84 5955.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 6.4e-05 512 245 960 200704 19.7314 6.70717 140.072 208.969 375.696 375.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 430 0.000128 1024 100 1860 73728 20.6115 6.97958 126.68 209.086 363.55 363.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1440 6.4e-05 4096 480 1800 244736 93.67 55.6239 1644.62 1675.86 3469.92 3470.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 6.4e-05 4096 230 5640 253952 91.6181 55.5889 4974.98 1675.86 6798.19 6798.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.000512 2048 190 3840 29952 2.89386 3.48979 165.16 138.071 309.691 309.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 3.2e-05 4096 190 2820 566272 199.936 123.761 5863.74 3664.84 9852.57 9852.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1740 3.2e-05 4096 120 2340 603648 96.5154 116.487 4426.81 3469.04 8109.01 8109.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 3.2e-05 2048 210 2520 262144 199.805 56.0946 1308.5 1670.06 3234.67 3234.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 0.000512 512 170 660 33280 1.28243 0.940768 10.23 51.263 63.8172 63.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 6.4e-05 4096 460 2940 270848 72.5238 55.5836 2824.52 1676.16 4628.89 4628.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 6.4e-05 512 245 960 196608 20.0772 6.70813 91.166 208.974 327.15 327.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 430 0.000128 1024 100 1860 73728 20.1946 6.81322 105.441 206.576 339.219 339.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1440 6.4e-05 4096 480 1800 244224 93.6671 55.6202 1362.84 1674.7 3186.96 3187.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 6.4e-05 4096 230 5640 253440 91.5608 55.5935 4121.64 1675.33 5944.27 5944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.000512 2048 190 3840 29568 2.88579 3.46749 135.966 135.602 277.997 278.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 3.2e-05 4096 190 2820 565248 199.78 123.611 4860.78 3672.54 8856.99 8857.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1740 3.2e-05 4096 120 2340 603648 96.5796 116.578 3677.22 3484.18 7374.71 7374.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 3.2e-05 2048 210 2520 258048 197.098 55.0422 1070.23 1649.49 2972.07 2972.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 0.000512 512 170 660 32256 1.27494 0.927744 8.49878 49.9272 60.7329 60.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 6.4e-05 4096 460 2940 270336 72.517 55.5948 2340.33 1674.68 4143.23 4143.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 6.4e-05 512 245 960 196608 19.5939 6.61504 75.8457 206.428 308.692 308.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 430 0.000128 1024 100 1860 73728 20.6278 6.84954 96.8684 209.436 333.975 334.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1440 6.4e-05 4096 480 1800 243712 93.5643 55.5807 1261.13 1672.5 3082.92 3083.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 6.4e-05 4096 230 5640 251904 91.6535 55.5391 3745.96 1673.36 5566.65 5566.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.000512 2048 190 3840 29184 2.85901 3.4263 120.959 136.594 263.911 263.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 3.2e-05 4096 190 2820 565248 200.559 123.955 4493.16 3679.2 8497.14 8497.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1740 3.2e-05 4096 120 2340 603648 96.367 116.499 3408.88 3479.54 7101.44 7101.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 3.2e-05 2048 210 2520 262144 199.878 55.8944 993.966 1671.84 2921.79 2921.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 0.000512 512 170 660 31744 1.26163 0.916768 7.54707 49.6435 59.4715 59.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 6.4e-05 4096 460 2940 269312 72.4823 55.5479 2150.43 1672.49 3951.05 3951.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 6.4e-05 512 245 960 196608 20.1149 6.70387 68.8745 209.244 305.15 305.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 430 0.000128 1024 100 1860 71680 20.4867 6.81686 86.0675 206.577 320.149 320.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1440 6.4e-05 4096 480 1800 240640 93.5517 55.3253 1133.14 1662.95 2945.1 2945.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 6.4e-05 4096 230 5640 250880 91.3383 55.3021 3413.08 1663.07 5222.93 5223.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.000512 2048 190 3840 29440 2.86902 3.44054 112.318 136.899 255.598 255.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 3.2e-05 4096 190 2820 565760 200.419 123.899 4100.74 3669.41 8094.74 8094.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1740 3.2e-05 4096 120 2340 603520 96.5798 116.574 3112.77 3469.75 6795.83 6795.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 3.2e-05 2048 210 2520 245760 201.505 55.0503 852.582 1648.4 2757.76 2757.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 0.000512 512 170 660 32000 1.27674 0.932512 7.03862 49.9979 59.3491 59.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 6.4e-05 4096 460 2940 268800 72.5004 55.5276 1959.32 1669.81 3757.26 3757.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 6.4e-05 512 245 960 184320 20.6208 6.61603 59.3708 206.336 293.156 293.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 430 0.000128 1024 100 1856 79872 19.8305 6.84125 174.431 208.974 410.271 410.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1440 6.4e-05 4096 480 1792 242944 94.2258 55.6118 3562.28 1675.47 5387.73 5387.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 6.4e-05 4096 230 5632 254208 91.424 55.5815 6372.51 1676.62 8196.28 8196.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.000512 2048 190 3840 30080 2.88358 3.47213 215.105 140.198 361.733 361.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 3.2e-05 4096 190 2816 565760 200.13 123.89 7388.37 3671.82 11384.5 11384.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1740 3.2e-05 4096 120 2368 604032 96.2929 116.479 5599.19 3465 9277.12 9277.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 3.2e-05 2048 210 2560 270336 197.84 56.0146 1753.97 1675.46 3683.51 3683.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1140 0.000512 512 170 640 33408 1.27251 0.93824 11.899 51.2114 65.423 65.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1760 6.4e-05 4096 460 2944 271232 72.4577 55.5737 3581.13 1676.12 5385.39 5385.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 6.4e-05 512 245 960 198656 19.8964 6.70774 118.601 209.047 354.473 354.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 430 0.000128 1024 100 1856 79872 19.8693 6.84349 112.639 209.178 348.718 348.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1440 6.4e-05 4096 480 1792 242688 94.4792 55.6421 3669.8 1676.93 5497 5497.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 6.4e-05 4096 230 5632 253952 91.6333 55.6099 4085.74 1677.06 5910.18 5910.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.000512 2048 190 3840 29952 2.88314 3.47443 137.711 135.994 280.136 280.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 3.2e-05 4096 190 2816 565248 200.677 123.892 4731.57 3674.71 8731.13 8731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1740 3.2e-05 4096 120 2368 603904 96.5034 116.523 3610.86 3489.54 7313.58 7313.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 3.2e-05 2048 210 2560 266240 198.589 55.8472 1107.21 1671.3 3033.16 3033.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1140 0.000512 512 170 640 33280 1.2719 0.936224 7.83178 51.2503 61.3923 61.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1760 6.4e-05 4096 460 2944 271104 72.5278 55.6034 2295.34 1676.92 4100.5 4100.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 6.4e-05 512 245 960 196608 20.0841 6.70806 75.9873 209.109 312.103 312.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 430 0.000128 1024 100 1856 76800 19.807 6.8128 89.8719 206.494 323.175 323.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1440 6.4e-05 4096 480 1792 241920 94.3697 55.6121 3652.94 1674.52 5477.58 5477.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 6.4e-05 4096 230 5632 253440 91.4167 55.5719 3360.77 1674.65 5182.54 5182.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.000512 2048 190 3840 29760 2.87949 3.4625 113.592 135.139 255.148 255.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 3.2e-05 4096 190 2816 565248 199.984 123.814 3906.07 3670.83 7900.96 7901.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1740 3.2e-05 4096 120 2368 603840 96.3057 116.483 2984.42 3467.67 6665.03 6665.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 3.2e-05 2048 210 2560 264192 197.798 55.6483 911.9 1666.07 2831.63 2831.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1140 0.000512 512 170 640 33024 1.27411 0.937248 6.5743 51.1877 60.0776 60.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1760 6.4e-05 4096 460 2944 270720 72.4143 55.581 1892.04 1676.58 3696.72 3696.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 6.4e-05 512 245 960 190464 20.068 6.61613 61.6256 206.404 294.927 295.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 430 0.000128 1024 100 1856 77824 20.1105 6.84461 79.0093 209.266 315.423 315.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1440 6.4e-05 4096 480 1792 242688 94.5358 55.6116 3653.82 1677.28 5481.39 5481.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 6.4e-05 4096 230 5632 253952 91.6098 55.5922 2914.42 1678.45 4740.21 4740.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.000512 2048 190 3840 29952 2.89549 3.48358 98.6011 140.067 245.122 245.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 3.2e-05 4096 190 2816 565248 200.665 123.902 3377.72 3673.46 7376.03 7376.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1740 3.2e-05 4096 120 2368 603648 97.0562 116.502 9246.82 3467.37 12927.9 12928.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 590 3.2e-05 2048 210 2560 262144 199.782 55.8476 779.194 1671.67 2706.72 2706.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1140 0.000512 512 170 640 33280 1.27904 0.941344 5.68941 51.2934 59.3052 59.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1760 6.4e-05 4096 460 2944 270848 72.5646 55.5848 1639.03 1677.27 3444.55 3444.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 800 6.4e-05 512 245 960 196608 20.0885 6.71011 55.0925 209.28 291.39 291.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 430 0.000128 1024 100 1856 80640 19.9596 6.8585 240.48 209.858 477.359 477.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1440 6.4e-05 4096 480 1792 242880 94.4325 55.7397 3096.87 1677 4924.18 4924.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 6.4e-05 4096 230 5632 254080 91.8376 55.7213 8526.83 1677.09 10351.6 10351.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.000512 2048 190 3840 30080 2.89827 3.47946 290.161 136.866 433.48 433.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 3.2e-05 4096 190 2816 565760 201.253 124.143 9890.06 3673.61 13889.4 13889.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1740 3.2e-05 4096 120 2368 604080 96.7578 116.72 7450.43 3467.86 11131.9 11132.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 3.2e-05 2048 210 2560 268800 198.623 56.0977 2342.61 1676.9 4274.46 4274.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 0.000512 512 170 640 33440 1.27482 0.940384 16.8464 51.2196 70.3812 70.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1760 6.4e-05 4096 460 2944 271040 72.7245 55.71 4783.53 1676.98 6589.05 6589.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 6.4e-05 512 245 960 199680 20.014 6.73232 156.882 209.799 393.648 393.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 430 0.000128 1024 100 1856 79360 20.0126 6.85805 145.806 209.865 382.731 382.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1440 6.4e-05 4096 480 1792 242560 94.3139 55.6936 4734.03 1676.84 6561.01 6561.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 6.4e-05 4096 230 5632 254080 91.5817 55.6749 5177.2 1677.92 7002.52 7002.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.000512 2048 190 3840 29920 2.88512 3.46832 175.603 136.655 318.686 318.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 3.2e-05 4096 190 2816 565120 200.676 124.017 5993.75 3682.82 10001.5 10001.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1740 3.2e-05 4096 120 2368 603840 96.5103 116.602 4514.95 3477.28 8205.5 8205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 3.2e-05 2048 210 2560 266240 199.352 56.0436 1413.77 1676.65 3346.03 3346.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 0.000512 512 170 640 33280 1.27382 0.933888 10.5474 50.0786 62.9314 63.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1760 6.4e-05 4096 460 2944 271040 72.5565 55.6547 2904.21 1676.84 4709.36 4709.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 6.4e-05 512 245 960 199680 19.9901 6.7225 101.14 209.787 337.851 338.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 430 0.000128 1024 100 1856 76800 19.8831 6.82109 115.141 206.361 348.394 348.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1440 6.4e-05 4096 480 1792 241920 94.5935 55.7325 4712.15 1674.38 6537 6537.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 6.4e-05 4096 230 5632 253440 91.9073 55.7179 4287.39 1674.49 6109.64 6109.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.000512 2048 190 3840 30000 2.89792 3.47546 146.059 136.551 289.058 289.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 3.2e-05 4096 190 2816 564480 201.125 124.098 4970.96 3671.23 8967.7 8967.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1740 3.2e-05 4096 120 2368 603840 96.6799 116.696 3748.49 3464.66 7426.69 7426.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 3.2e-05 2048 210 2560 261120 200.209 56.1404 1144.82 1668.93 3070.32 3070.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 0.000512 512 170 640 33120 1.27808 0.937984 8.46138 51.245 62.0236 62.1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1760 6.4e-05 4096 460 2944 270720 72.7031 55.7066 2408.49 1674.39 4211.4 4211.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 6.4e-05 512 245 960 192000 19.9967 6.63085 78.939 206.26 312.038 312.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 430 0.000128 1024 100 1856 76800 19.7994 6.81603 99.4294 206.581 332.813 332.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1440 6.4e-05 4096 480 1792 241920 94.161 55.603 4720.53 1677.64 6548.07 6548.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 6.4e-05 4096 230 5632 253440 91.5036 55.5871 3680.15 1679.28 5506.67 5506.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.000512 2048 190 3840 29760 2.8687 3.45293 124.479 138.607 269.478 269.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 3.2e-05 4096 190 2816 564480 200.998 124.117 4265.14 3680.74 8271.27 8271.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1740 3.2e-05 4096 120 2368 603520 96.2149 116.478 3215.57 3473.43 6901.86 6902.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 3.2e-05 2048 210 2560 266240 199.215 56.0124 1005.19 1677.25 2937.88 2938.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1140 0.000512 512 170 640 32640 1.27229 0.925696 7.20579 49.9242 59.4258 59.5239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1760 6.4e-05 4096 460 2944 270720 72.4152 55.5971 2067.16 1677.62 3872.9 3873.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 6.4e-05 512 245 960 194560 19.7485 6.61888 70.0621 206.456 303.095 303.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 430 0.000128 1024 100 1856 76800 19.9027 6.8265 91.0599 206.465 324.444 324.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1440 6.4e-05 4096 480 1792 241600 94.6034 55.7093 4885.88 1674.78 6711.12 6711.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 6.4e-05 4096 230 5632 252800 91.9468 55.6793 3369.34 1674.79 5191.88 5191.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.000512 2048 190 3840 29600 2.89814 3.47203 113.434 140.782 260.659 260.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 3.2e-05 4096 190 2816 564800 201.185 124.129 3918.88 3667.25 7911.72 7911.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1740 3.2e-05 4096 120 2368 603600 96.7497 116.795 2950.07 3467.58 6631.35 6631.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 3.2e-05 2048 210 2560 256000 198.245 55.2981 887.025 1648.57 2789.35 2789.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1140 0.000512 512 170 640 32800 1.27606 0.925696 6.65699 49.9236 58.8842 58.9743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1760 6.4e-05 4096 460 2944 270400 72.7425 55.6838 1895.23 1674.76 3698.52 3698.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 6.4e-05 512 245 960 192000 20.0069 6.63085 62.5574 206.307 295.72 295.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 430 0.000128 1024 100 1856 79872 19.8115 6.84659 220.357 208.495 455.702 455.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1440 6.4e-05 4096 480 1792 242688 94.0897 55.6696 2525.87 1676.36 4352.13 4352.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 6.4e-05 4096 230 5632 253824 91.5847 55.6493 7851.2 1676.36 9674.94 9675.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.000512 2048 190 3840 30048 2.89178 3.47213 267.379 140.265 414.08 414.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 3.2e-05 4096 190 2816 565632 200.582 124.023 9132.78 3674.75 13132.4 13132.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1740 3.2e-05 4096 120 2368 603936 96.4276 116.568 6875.48 3467.86 10556.5 10556.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 3.2e-05 2048 210 2560 267264 198.634 55.9636 2159.52 1674.2 4088.53 4088.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 0.000512 512 170 640 33408 1.2727 0.937536 15.8356 51.2842 69.4297 69.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 6.4e-05 4096 460 2944 271104 72.5549 55.6624 4424.67 1677.37 6230.37 6230.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 6.4e-05 512 245 960 196608 19.9612 6.68333 143.745 208.437 379.042 379.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 430 0.000128 1024 100 1856 76800 19.8095 6.85261 132.633 206.45 365.93 366.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1440 6.4e-05 4096 480 1792 241920 94.0359 55.6134 1580.19 1674.16 3404.14 3404.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 6.4e-05 4096 230 5632 253440 91.4264 55.5807 4907.16 1674.37 6728.68 6728.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.000512 2048 190 3840 29760 2.87334 3.45702 165.858 136.165 308.425 308.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 3.2e-05 4096 190 2816 565248 199.933 123.831 5696.22 3669.95 9690.22 9690.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1740 3.2e-05 4096 120 2368 603840 96.2948 116.499 4295.8 3471.75 7980.5 7980.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 3.2e-05 2048 210 2560 264192 197.77 55.6319 1334.55 1665.69 3253.86 3254.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 0.000512 512 170 640 33024 1.27181 0.933888 9.85248 51.186 63.3465 63.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 6.4e-05 4096 460 2944 270720 72.3994 55.5802 2757.01 1676.22 4561.31 4561.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 6.4e-05 512 245 960 190464 20.0549 6.62118 92.3215 206.359 325.565 325.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 430 0.000128 1024 100 1856 73728 19.9251 6.80358 104.145 204.496 335.559 335.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1440 6.4e-05 4096 480 1792 241920 94.2098 55.6667 1302.6 1676.86 3129.47 3129.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 6.4e-05 4096 230 5632 253440 91.6518 55.6458 4045.36 1677.56 5870.36 5870.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.000512 2048 190 3840 29952 2.89178 3.47453 138.168 137.951 282.559 282.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 3.2e-05 4096 190 2816 564480 201.074 124.218 4690.53 3680.76 8696.85 8697.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1740 3.2e-05 4096 120 2368 603648 96.5373 116.661 3536.47 3479.01 7228.83 7228.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 3.2e-05 2048 210 2560 258048 198.522 55.4003 1070.14 1658.01 2982.28 2982.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 0.000512 512 170 640 32832 1.27206 0.929792 7.89747 50.0395 60.2423 60.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 6.4e-05 4096 460 2944 270720 72.5317 55.6717 2273.12 1676.86 4078.28 4078.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 6.4e-05 512 245 960 184320 20.2605 6.57606 72.1911 204.38 303.622 303.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 430 0.000128 1024 100 1856 73728 20.205 6.81203 93.3155 206.624 327.15 327.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1440 6.4e-05 4096 480 1792 241152 94.3747 55.613 4099.22 1675.11 5924.45 5924.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 6.4e-05 4096 230 5632 253440 91.5538 55.5871 3572.95 1675.13 5395.36 5395.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.000512 2048 190 3840 29568 2.88819 3.46109 120.442 138.588 265.454 265.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 3.2e-05 4096 190 2816 563712 201.018 123.929 4139.68 3671.93 8136.82 8137.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1740 3.2e-05 4096 120 2368 603648 96.5739 116.57 3122.31 3470.08 6805.7 6805.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 3.2e-05 2048 210 2560 258048 197.134 55.0558 945.54 1649.89 2847.84 2848.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 0.000512 512 170 640 32256 1.27181 0.927552 6.78499 49.9489 59.0312 59.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1760 6.4e-05 4096 460 2944 270336 72.5127 55.5949 2004.47 1675.12 3807.79 3807.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 6.4e-05 512 245 960 184320 20.5706 6.61424 63.4493 206.473 297.319 297.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 430 0.000128 1024 100 1856 76800 19.85 6.82064 84.9301 206.492 318.287 318.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1440 6.4e-05 4096 480 1792 240000 94.3924 55.6137 4042.62 1669.61 5862.37 5862.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 6.4e-05 4096 230 5632 251520 91.6808 55.5965 3141.78 1669.62 4958.81 4958.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.000512 2048 190 3840 29280 2.86045 3.41731 105.396 137.177 248.924 249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 3.2e-05 4096 190 2816 564480 201.326 124.168 3669.35 3668.84 7663.96 7664.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1740 3.2e-05 4096 120 2368 603360 96.6043 116.681 2764.85 3465.43 6443.73 6443.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 3.2e-05 2048 210 2560 245760 201.442 55.0872 797.78 1648.41 2702.94 2703.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 0.000512 512 170 640 32640 1.27002 0.927648 5.9696 49.9521 58.2217 58.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1760 6.4e-05 4096 460 2944 270720 72.5196 55.6707 1778.43 1674.74 3581.47 3581.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 6.4e-05 512 245 960 184320 20.6071 6.62246 56.6399 206.305 290.388 290.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 430 0.000128 1024 100 1856 80640 19.9106 6.87741 208.373 209.538 444.892 445.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1440 6.4e-05 4096 480 1792 242816 94.3924 55.7165 2374.57 1676.79 4201.61 4201.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 6.4e-05 4096 230 5632 254016 91.8571 55.7049 7373.9 1676.8 9198.41 9198.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.000512 2048 190 3840 30128 2.90794 3.47997 251.65 141.343 399.46 399.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 3.2e-05 4096 190 2816 565376 201.313 124.142 8543.44 3673.56 12542.8 12543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1740 3.2e-05 4096 120 2368 603904 96.6793 116.687 6446.69 3468.01 10128.2 10128.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 3.2e-05 2048 210 2560 268800 198.357 56.0976 2028.13 1674.29 3957.1 3957.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 0.000512 512 170 640 33376 1.2815 0.940032 14.6134 51.2935 68.2316 68.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 6.4e-05 4096 460 2944 271040 72.728 55.7076 4139.58 1676.81 5944.93 5945.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 6.4e-05 512 245 960 197120 20.1659 6.73152 138.99 209.53 375.627 375.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 430 0.000128 1024 100 1856 78848 19.7368 6.82803 128.932 207.18 362.868 363.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1440 6.4e-05 4096 480 1792 241920 94.2086 55.6906 1521.09 1674.45 3345.57 3345.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 6.4e-05 4096 230 5632 253568 91.5689 55.6679 4693.17 1675.08 6515.62 6515.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.000512 2048 190 3840 29792 2.87533 3.45594 158.177 138.229 302.813 302.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 3.2e-05 4096 190 2816 565376 200.586 124.019 5449.2 3674.79 9448.86 9449.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1740 3.2e-05 4096 120 2368 603680 96.6789 116.659 4129.17 3468.01 7810.68 7810.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 3.2e-05 2048 210 2560 265216 199.213 56.0459 1274.99 1674.4 3204.87 3205.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 0.000512 512 170 640 32704 1.27254 0.92624 9.17683 49.9721 61.4507 61.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 6.4e-05 4096 460 2944 271040 72.5139 55.647 2641.05 1676.84 4446.16 4446.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 6.4e-05 512 245 960 193536 19.9536 6.64128 88.4337 207.164 322.405 322.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 430 0.000128 1024 100 1856 80640 19.9097 6.85955 111.636 209.664 348.263 348.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1440 6.4e-05 4096 480 1792 241920 94.5552 55.7574 1285.25 1674.75 3110.44 3110.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 6.4e-05 4096 230 5632 252672 91.9803 55.7271 3961.99 1674.74 5784.57 5784.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.000512 2048 190 3840 29568 2.87821 3.44886 133.951 133.927 274.28 274.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 3.2e-05 4096 190 2816 564480 201.005 123.961 4620.8 3667.02 8613.06 8613.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1740 3.2e-05 4096 120 2368 603456 96.9358 116.823 3493.64 3468.61 7176.17 7176.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 3.2e-05 2048 210 2560 268800 198.214 56.0211 1096.87 1674.32 3025.64 3025.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 0.000512 512 170 640 32256 1.27245 0.925696 7.68282 49.8616 59.8454 59.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 6.4e-05 4096 460 2944 270144 72.8306 55.7273 2232.7 1674.73 4036.1 4036.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 6.4e-05 512 245 960 193536 20.4512 6.72563 74.3074 209.519 311.217 311.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 430 0.000128 1024 100 1856 71680 19.8364 7.43834 87.6038 202.326 317.395 317.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1440 6.4e-05 4096 480 1792 241920 94.1152 55.6238 1133.09 1673.41 2956.37 2956.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 6.4e-05 4096 230 5632 252672 91.4595 55.5967 3474.68 1673.41 5295.28 5295.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.000512 2048 190 3840 29568 2.86998 3.44202 117.76 139.305 263.45 263.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 3.2e-05 4096 190 2816 564480 200.074 123.741 4046.53 3669.34 8039.97 8040.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1740 3.2e-05 4096 120 2368 603456 96.2919 116.513 3073.34 3464.6 6750.89 6751.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 3.2e-05 2048 210 2560 258048 197.915 55.2206 924.808 1654.38 2832.54 2832.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 0.000512 512 170 640 32256 1.27658 0.930464 7.08317 50.0227 59.415 59.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 6.4e-05 4096 460 2944 270592 72.3647 55.5947 1960.66 1673.39 3762.12 3762.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 6.4e-05 512 245 960 186368 19.685 6.57203 63.1172 202.146 291.736 291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 430 0.000128 1024 100 1856 71680 20.2254 6.81824 78.0995 205.025 310.363 310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1440 6.4e-05 4096 480 1792 241920 94.4007 55.7156 1024.36 1673.14 2847.75 2847.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 6.4e-05 4096 230 5632 253120 91.887 55.7158 3092.26 1673.94 4913.93 4914.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.000512 2048 190 3840 29680 2.89178 3.46816 105.021 137.189 248.642 248.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 3.2e-05 4096 190 2816 562240 202.167 124.197 3594.71 3671.13 7592.48 7592.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1740 3.2e-05 4096 120 2368 603120 96.8363 116.817 2763.4 3476.52 6453.72 6453.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 3.2e-05 2048 210 2560 250880 197.734 54.9563 797.836 1636.34 2687.08 2687.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 0.000512 512 170 640 32480 1.27424 0.920288 6.20666 49.794 58.2917 58.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1760 6.4e-05 4096 460 2944 269920 72.7392 55.6983 1741.45 1673.12 3543.11 3543.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 6.4e-05 512 245 960 179200 20.7584 6.69286 53.9599 204.814 286.434 286.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 430 0.000128 1024 100 1856 79872 19.8815 6.84323 201.356 208.972 437.251 437.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1440 6.4e-05 4096 480 1792 242688 94.1322 55.6265 2366.34 1675.29 4191.53 4191.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 6.4e-05 4096 230 5632 253952 91.64 55.6138 7249.31 1676.04 9072.76 9073.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.000512 2048 190 3840 29952 2.88768 3.46758 242.197 140.094 388.722 388.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 3.2e-05 4096 190 2816 565248 200.666 123.88 8479.45 3669.15 12473.4 12473.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1740 3.2e-05 4096 120 2368 603904 96.4669 116.532 6427.92 3464.74 10105.8 10106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 3.2e-05 2048 210 2560 266240 198.433 55.8981 1976.24 1669.75 3900.55 3900.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 0.000512 512 170 640 33280 1.2775 0.935872 14.3815 51.2272 67.9244 68.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 6.4e-05 4096 460 2944 271104 72.5199 55.6073 4113.28 1675.32 5916.84 5916.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 6.4e-05 512 245 960 196608 20.0834 6.70925 136.708 208.902 372.626 372.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 430 0.000128 1024 100 1856 77824 20.215 6.84915 145.017 209.249 381.524 381.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1440 6.4e-05 4096 480 1792 242688 94.2308 55.6119 1600.22 1677.12 3427.31 3427.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 6.4e-05 4096 230 5632 253952 91.6164 55.6012 4851.56 1677.14 6676.05 6676.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.000512 2048 190 3840 29952 2.89382 3.48774 160.425 136.965 303.844 303.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 3.2e-05 4096 190 2816 565248 200.612 123.916 5728.88 3677.45 9731.15 9731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1740 3.2e-05 4096 120 2368 603648 96.5701 116.519 4365.48 3467.11 8045.85 8046.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 3.2e-05 2048 210 2560 262144 199.844 55.9268 1293.84 1671.32 3221.15 3221.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 0.000512 512 170 640 33280 1.27677 0.938304 9.51232 51.2916 63.1195 63.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 6.4e-05 4096 460 2944 270848 72.5359 55.5907 2767.57 1677.11 4572.91 4573.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 6.4e-05 512 245 960 196608 20.0843 6.70598 90.3087 209.133 326.44 326.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 430 0.000128 1024 100 1856 73728 20.2077 6.81574 102.186 206.423 335.826 335.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1440 6.4e-05 4096 480 1792 241152 94.294 55.6228 1315.24 1673.44 3138.74 3138.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 6.4e-05 4096 230 5632 253440 91.5862 55.6052 4014.44 1673.43 5835.2 5835.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.000512 2048 190 3840 29568 2.88538 3.46931 131.665 138.531 276.625 276.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 3.2e-05 4096 190 2816 563712 201 123.954 4740.82 3668.25 8734.3 8734.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1740 3.2e-05 4096 120 2368 603648 96.5366 116.57 3615.33 3466.4 7295.01 7295.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 3.2e-05 2048 210 2560 258048 197.133 55.2407 1051.2 1648.36 2952.16 2952.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 0.000512 512 170 640 32256 1.27347 0.925696 7.64653 49.9225 59.8671 59.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 6.4e-05 4096 460 2944 270336 72.5103 55.5868 2288.04 1673.43 4089.67 4089.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 6.4e-05 512 245 960 184320 20.5935 6.61443 69.8685 206.273 303.558 303.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 430 0.000128 1024 100 1856 73728 20.6416 6.84646 93.2134 209.257 330.149 330.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1440 6.4e-05 4096 480 1792 241664 94.0326 55.5663 1215.44 1671.06 3036.24 3036.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 6.4e-05 4096 230 5632 251904 91.6346 55.5521 3638.4 1671.79 5457.52 5457.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.000512 2048 190 3840 29184 2.86198 3.42611 116.884 138.417 261.663 261.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 3.2e-05 4096 190 2816 565248 200.513 123.928 4377.99 3671.75 8374.45 8374.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1740 3.2e-05 4096 120 2368 603648 96.3707 116.497 3331.46 3472.49 7016.98 7017.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 3.2e-05 2048 210 2560 262144 199.842 55.8427 977.33 1670.4 2903.64 2903.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 0.000512 512 170 640 31744 1.26378 0.913408 6.97475 49.623 58.875 58.9709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 6.4e-05 4096 460 2944 269312 72.4559 55.5397 2098.81 1671.04 3897.94 3898.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 6.4e-05 512 245 960 196608 20.1255 6.7072 67.649 209.059 303.756 303.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 430 0.000128 1024 100 1856 71680 20.471 6.81789 84.6843 206.632 318.8 318.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1440 6.4e-05 4096 480 1792 238080 94.1836 55.3303 1100.91 1663.41 2913.97 2914.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 6.4e-05 4096 230 5632 250880 91.3553 55.2904 3348.08 1663.43 5158.29 5158.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.000512 2048 190 3840 29440 2.8671 3.44019 109.31 137.781 253.469 253.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 3.2e-05 4096 190 2816 563200 201.95 124.545 4014.53 3683.99 8025.28 8025.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1740 3.2e-05 4096 120 2368 603520 96.5603 116.559 3078.35 3467.62 6759.25 6759.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 3.2e-05 2048 210 2560 245760 201.504 55.0395 845.832 1652.98 2755.57 2755.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 0.000512 512 170 640 32000 1.28138 0.932064 6.36224 50.0028 58.681 58.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 6.4e-05 4096 460 2944 268800 72.4803 55.5289 1927.88 1670.26 3726.26 3726.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 6.4e-05 512 245 960 184320 20.615 6.6215 58.7418 206.39 292.578 292.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 430 0.000128 1024 100 1856 61440 20.4802 6.77786 68.1155 198.633 294.199 294.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1440 6.4e-05 4096 480 1792 239616 94.1206 55.4513 1054.08 1667.84 2871.63 2871.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 6.4e-05 4096 230 5632 251904 91.4669 55.432 3163.28 1668.53 4978.84 4978.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.000512 2048 190 3840 29184 2.87379 3.44678 101.649 136.351 244.395 244.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 3.2e-05 4096 190 2816 562176 201.896 124.358 3795.89 3682.05 7804.47 7804.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1740 3.2e-05 4096 120 2368 602880 96.7441 116.656 2913.89 3478.24 6605.69 6605.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 3.2e-05 2048 210 2560 245760 201.526 55.0802 790.334 1650.38 2697.54 2697.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 0.000512 512 170 640 32256 1.2784 0.930784 6.43942 50.073 58.822 58.9203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 6.4e-05 4096 460 2944 270336 72.5213 55.5775 1830.96 1676.07 3635.23 3635.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 6.4e-05 512 245 960 172032 20.1658 6.53517 51.3141 198.4 276.629 276.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 430 0.000128 1024 100 1920 78336 20.1494 6.85466 177.478 209.828 414.501 414.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1440 6.4e-05 4096 480 1792 240000 95.1523 55.6954 3965.76 1677.55 5794.29 5794.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1050 6.4e-05 4096 230 5632 253952 91.6894 55.6686 6354.28 1678.33 8180.12 8180.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 860 0.000512 2048 190 3840 30176 2.8897 3.4857 215.02 139.709 361.177 361.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1330 3.2e-05 4096 190 2816 563968 202.56 124.382 13717.5 3682.54 17727.2 17727.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1740 3.2e-05 4096 120 2432 603648 96.9627 116.681 11144.8 3470.01 14828.6 14828.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 590 3.2e-05 2048 210 2560 263168 200.571 56.1521 1703.94 1676.85 3637.73 3637.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1140 0.000512 512 170 640 33600 1.27309 0.938624 11.8816 51.3071 65.5032 65.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1760 6.4e-05 4096 460 2944 270336 72.8841 55.6561 6253.6 1677.54 8059.79 8059.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 800 6.4e-05 512 245 1024 197632 20.1209 6.72384 125.121 209.841 362.021 362.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 430 0.000128 1024 100 1920 77824 20.0724 6.8433 202.013 208.935 438.066 438.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1440 6.4e-05 4096 480 1792 239872 94.7659 55.6073 3726.94 1675.15 5552.59 5552.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 6.4e-05 4096 230 5632 253696 91.5122 55.5884 7082.04 1675.23 8904.52 8904.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.000512 2048 190 3840 30080 2.88669 3.4711 240.998 138.794 386.223 386.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 3.2e-05 4096 190 2816 563968 201.277 124.249 8214.05 3680.89 12220.8 12221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1740 3.2e-05 4096 120 2432 603648 96.2928 116.554 6362.48 3466.4 10041.9 10042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 3.2e-05 2048 210 2560 262144 200.487 56.04 1903.53 1675.09 3835.38 3835.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 0.000512 512 170 640 33408 1.27101 0.933888 14.0362 51.2066 67.5457 67.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1760 6.4e-05 4096 460 2944 270336 72.4655 55.5859 3987.21 1675.82 5791.19 5791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 6.4e-05 512 245 1024 196608 20.0707 6.7048 136.87 208.886 372.757 372.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 430 0.000128 1024 100 1920 77824 20.105 6.8447 130.872 209.032 367.05 367.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1440 6.4e-05 4096 480 1792 239616 94.9728 55.6234 3640.59 1675.77 5467.11 5467.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 6.4e-05 4096 230 5632 253440 91.5871 55.6038 4579.96 1675.89 6403.18 6403.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.000512 2048 190 3840 29952 2.88333 3.47178 155.408 137.694 299.53 299.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 3.2e-05 4096 190 2816 563712 201.718 124.281 5293.45 3678.49 9298.22 9298.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1740 3.2e-05 4096 120 2432 603520 96.5392 116.597 4108.97 3471.74 7794 7794.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 3.2e-05 2048 210 2560 258048 201.298 55.8834 1212.51 1670.15 3140.07 3140.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1140 0.000512 512 170 640 33280 1.27715 0.935936 9.02474 51.2376 62.5768 62.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1760 6.4e-05 4096 460 2944 270080 72.5862 55.601 2569.27 1675.77 4373.33 4373.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 6.4e-05 512 245 1024 196608 20.0871 6.71162 92.9947 208.966 328.98 329.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 430 0.000128 1024 100 1920 73728 20.162 6.81107 100.523 206.423 334.106 334.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1440 6.4e-05 4096 480 1792 238848 94.8838 55.6107 3603.67 1673.97 5428.27 5428.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 6.4e-05 4096 230 5632 252672 91.5658 55.595 3731.92 1674.29 5553.5 5553.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.000512 2048 190 3840 29760 2.87549 3.45728 126.854 137.2 270.461 270.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 3.2e-05 4096 190 2816 562944 201.478 124.345 4320.23 3681.89 8328.23 8328.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1740 3.2e-05 4096 120 2432 603456 96.3603 116.546 3375.38 3473.51 7061.95 7062.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 3.2e-05 2048 210 2560 258048 199.71 55.6872 987.83 1665.5 2908.94 2909.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1140 0.000512 512 170 640 33024 1.26998 0.93584 7.61606 51.1836 61.1094 61.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1760 6.4e-05 4096 460 2944 269952 72.4767 55.5892 2102.97 1676.09 3907.23 3907.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 800 6.4e-05 512 245 1024 190464 20.0737 6.61914 74.01 206.412 307.325 307.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 430 0.000128 1024 100 1920 77824 20.0979 6.84851 95.283 209.229 331.651 331.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1440 6.4e-05 4096 480 1792 239616 95.0176 55.6137 3799.35 1676.99 5627.1 5627.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 6.4e-05 4096 230 5632 252928 91.6879 55.5828 3341.51 1677.09 5166 5166.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.000512 2048 190 3840 29952 2.89248 3.48227 113.451 140.059 259.958 260.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 3.2e-05 4096 190 2816 563200 202.069 124.392 3866.68 3683.88 7877.29 7877.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1740 3.2e-05 4096 120 2432 603136 96.6656 116.605 3033.46 3469.45 6716.33 6716.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 3.2e-05 2048 210 2560 253952 203.127 55.8617 870.845 1671.17 2801.22 2801.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1140 0.000512 512 170 640 33280 1.28125 0.940032 6.64147 51.2909 60.2526 60.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1760 6.4e-05 4096 460 2944 269824 72.6159 55.5826 1876.77 1676.97 3682.03 3682.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 800 6.4e-05 512 245 1024 196608 20.088 6.70918 67.7568 209.113 303.881 304.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 430 0.000128 1024 100 1920 71680 20.4465 6.81574 80.3822 206.385 314.217 314.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1440 6.4e-05 4096 480 1792 239360 94.9436 55.6155 3805.6 1676.02 5632.32 5632.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 6.4e-05 4096 230 5632 253440 91.5107 55.5877 3069.79 1676.02 4893.05 4893.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.000512 2048 190 3840 29760 2.87226 3.45686 104.356 137.446 248.206 248.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 3.2e-05 4096 190 2816 563200 201.69 124.444 3543.44 3681.71 7551.54 7551.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1740 3.2e-05 4096 120 2432 603200 96.298 116.525 2779.41 3467.08 6459.48 6459.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 3.2e-05 2048 210 2560 256000 202.894 56.0271 805.447 1675.75 2740.34 2740.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1140 0.000512 512 170 640 32640 1.26909 0.929792 5.83094 49.9026 58.0323 58.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1760 6.4e-05 4096 460 2944 270080 72.4974 55.5885 1721.44 1675.99 3525.62 3525.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 800 6.4e-05 512 245 1024 184320 20.5652 6.61779 58.7082 206.244 292.352 292.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 430 0.000128 1024 100 1920 73728 20.1886 6.81302 76.6115 206.395 310.199 310.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1440 6.4e-05 4096 480 1792 238080 95.2212 55.6256 3768.62 1673.21 5592.82 5592.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 6.4e-05 4096 230 5632 251904 91.8083 55.6027 2822.78 1673.21 4643.54 4643.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.000512 2048 190 3840 29568 2.8935 3.46893 95.1786 138.468 240.079 240.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 3.2e-05 4096 190 2816 562176 201.876 124.27 3267.73 3681.24 7275.38 7275.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1740 3.2e-05 4096 120 2432 603264 96.6373 116.658 2574.14 3479.09 6266.67 6266.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 3.2e-05 2048 210 2560 245760 201.328 55.0666 715.564 1648.03 2620.21 2620.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1140 0.000512 512 170 640 32256 1.27219 0.925696 5.70557 49.9171 57.9215 58.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1760 6.4e-05 4096 460 2944 269568 72.5669 55.5934 1588.48 1673.19 3389.93 3390.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 800 6.4e-05 512 245 1024 184320 20.611 6.61706 54.2376 206.243 287.923 288.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 430 0.000128 1024 100 1920 71680 19.842 6.76714 71.6103 202.348 300.764 300.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1440 6.4e-05 4096 480 1792 238336 94.9862 55.6216 3779.88 1673.62 5604.25 5604.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 6.4e-05 4096 230 5632 252672 91.5232 55.5854 2654.67 1673.68 4475.59 4475.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.000512 2048 190 3840 29568 2.86352 3.44179 89.4899 135.795 231.663 231.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 3.2e-05 4096 190 2816 562688 201.207 124.089 3065.39 3688.58 7079.55 7079.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1740 3.2e-05 4096 120 2432 603008 96.8034 116.577 10037.3 3476.22 13727.1 13727.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 3.2e-05 2048 210 2560 243712 202.834 55.2116 664.059 1653.83 2576.15 2576.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1140 0.000512 512 170 640 32256 1.27894 0.932256 5.55747 50.0241 57.8934 57.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1760 6.4e-05 4096 460 2944 269696 72.4603 55.593 1490.71 1673.6 3292.47 3292.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 800 6.4e-05 512 245 1024 186368 19.6987 6.57613 51.8949 202.171 280.556 280.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 430 0.000128 1024 100 1920 73728 20.6375 6.84806 69.7328 209.455 306.868 307.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1440 6.4e-05 4096 480 1792 237568 95.1342 55.5909 3809.34 1672.75 5632.96 5633.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 6.4e-05 4096 230 5632 251904 91.6435 55.5596 2513.54 1672.84 4333.72 4333.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.000512 2048 190 3840 29184 2.86749 3.42835 85.1109 133.259 224.741 224.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1330 3.2e-05 4096 190 2816 563200 201.922 124.427 2921.66 3689.37 6937.65 6937.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1740 3.2e-05 4096 120 2432 603136 96.8966 116.604 10021.7 3476.14 13711.5 13711.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 590 3.2e-05 2048 210 2560 245760 204.896 55.9331 639.964 1672.01 2573.02 2573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1140 0.000512 512 170 640 31744 1.25904 0.916704 5.20688 49.6432 57.1303 57.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1760 6.4e-05 4096 460 2944 268288 72.5514 55.5365 1409.55 1684.36 3222.1 3222.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 800 6.4e-05 512 245 1024 196608 20.1091 6.7072 51.9311 209.262 288.221 288.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 430 0.000128 1024 100 1860 71680 19.8428 6.95341 63.1516 202.519 292.66 292.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1440 6.4e-05 4096 480 1800 243712 94.0314 55.6056 3793.63 1675.04 5618.44 5618.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1050 6.4e-05 4096 230 5640 252672 91.4931 55.6074 2445.95 1678.31 4271.49 4271.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 0.000512 2048 190 3840 29568 2.86547 3.44048 83.0017 137.119 226.499 226.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1330 3.2e-05 4096 190 2820 564480 200.766 123.707 12371.5 3671.92 16368.2 16368.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1740 3.2e-05 4096 120 2340 603456 96.8805 116.528 10236 3479.95 13929.5 13929.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 590 3.2e-05 2048 210 2520 258048 197.885 55.2036 641.759 1655.25 2550.33 2550.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1140 0.000512 512 170 660 32256 1.2759 0.935904 5.13802 50.0407 57.4917 57.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1760 6.4e-05 4096 460 2940 270592 72.7258 55.5908 6006.49 1675.05 7809.98 7810.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 800 6.4e-05 512 245 960 186368 19.7003 6.56384 44.1506 202.424 273.055 273.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 430 0.000128 1024 100 1856 71680 19.8225 7.65142 60.7809 202.51 290.955 291.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1440 6.4e-05 4096 480 1792 241920 94.4151 55.6137 3694.2 1674.89 5519.27 5519.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1050 6.4e-05 4096 230 5632 252672 91.5179 55.5971 2407.07 1674.92 4229.24 4229.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 0.000512 2048 190 3840 29568 2.86922 3.44557 81.09 134.819 222.298 222.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1330 3.2e-05 4096 190 2816 564480 200.843 123.726 12177.1 3671.86 16173.8 16174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1740 3.2e-05 4096 120 2368 603456 96.851 116.492 9983.9 3472.47 13669.9 13670
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 590 3.2e-05 2048 210 2560 258048 197.974 55.266 640.525 1655.11 2549.09 2549.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1140 0.000512 512 170 640 32256 1.27789 0.93168 4.90656 50.0478 57.2648 57.3582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1760 6.4e-05 4096 460 2944 270592 72.5402 55.5961 5241.31 1690.16 7059.72 7059.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 800 6.4e-05 512 245 960 186368 19.7176 8.59136 43.9998 206.578 279.098 279.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 430 0.000128 1024 100 1850 71680 20.2248 6.81165 62.9307 205.023 295.184 295.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1440 6.4e-05 4096 480 1800 241920 94.7404 55.7183 3763.67 1673.13 5587.4 5587.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1050 6.4e-05 4096 230 5600 250880 92.192 55.6974 2446.57 1673.21 4267.79 4267.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 0.000512 2048 190 3800 29680 2.89344 3.46829 83.1142 138.963 228.512 228.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1330 3.2e-05 4096 190 2850 562240 202.909 124.181 12588.7 3673.6 16589.7 16589.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1740 3.2e-05 4096 120 2350 603120 97.4184 116.823 10234.2 3469.63 13918.2 13918.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 590 3.2e-05 2048 210 2550 250880 197.764 54.9816 634.885 1636.41 2524.26 2524.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1140 0.000512 512 170 650 32480 1.27325 0.921952 4.94307 49.7876 57.0287 57.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1760 6.4e-05 4096 460 2950 269920 72.9276 55.7056 5406.37 1673.15 7208.26 7208.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 800 6.4e-05 512 245 950 179200 20.7645 7.67184 43.6437 204.891 277.18 277.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 430 0.000128 1024 100 1824 71680 20.2263 6.8096 62.1994 204.859 294.283 294.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1440 6.4e-05 4096 480 1824 244160 94.3225 55.7242 3818.36 1671.8 5640.34 5640.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1050 6.4e-05 4096 230 5616 250880 92.1929 55.6951 2440.06 1671.78 4259.86 4259.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 0.000512 2048 190 3792 29680 2.88525 3.46522 83.062 136.068 225.55 225.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1330 3.2e-05 4096 190 2832 562240 203.22 124.156 13171.4 3674.95 17174 17174.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1740 3.2e-05 4096 120 2352 603120 97.3768 116.822 10271 3466.82 13952.2 13952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 590 3.2e-05 2048 210 2544 250880 197.791 54.7744 628.645 1635.07 2516.5 2516.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1140 0.000512 512 170 672 32480 1.2688 0.923712 5.03056 49.7624 57.0844 57.1783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1760 6.4e-05 4096 460 2928 269920 73.039 55.7017 6038.04 1671.8 7838.69 7838.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 800 6.4e-05 512 245 960 179200 20.7583 6.59107 42.9803 204.704 275.244 275.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 430 0.000128 1024 100 1824 77824 20.1016 6.84851 75.1543 209.257 311.553 311.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1440 6.4e-05 4096 480 1792 245760 93.8617 55.6175 3710.17 1677.27 5537.06 5537.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1050 6.4e-05 4096 230 5600 253952 91.6496 55.6047 2835.47 1677.28 4660.14 4660.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 0.000512 2048 190 3808 29952 2.89171 3.48208 95.4467 138.541 240.434 240.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1330 3.2e-05 4096 190 2816 565248 201.859 123.902 12995.1 3673.68 16994.8 16995.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1740 3.2e-05 4096 120 2368 603648 97.2364 116.515 9984.04 3467.41 13665.4 13665.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 590 3.2e-05 2048 210 2528 270336 197.422 55.9327 774.899 1671.47 2699.94 2700.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1140 0.000512 512 170 640 33792 1.27648 0.940032 5.44189 51.2915 59.0529 59.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1760 6.4e-05 4096 460 2944 271360 72.8747 55.5919 6023.79 1677.3 7829.66 7829.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 800 6.4e-05 512 245 928 196608 20.0872 6.70925 51.4146 209.148 287.568 287.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 430 0.000128 1024 100 1824 76800 19.8626 6.81574 114.106 207.008 347.986 348.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1440 6.4e-05 4096 480 1792 241920 93.9329 55.5745 5109.28 1672.48 6931.41 6931.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1050 6.4e-05 4096 230 5600 249600 91.9351 55.5493 4182.1 1672.48 6002.2 6002.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 0.000512 2048 190 3808 28800 2.87744 3.45795 139.128 137.323 282.86 282.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1330 3.2e-05 4096 190 2816 560640 201.788 124.086 17313.2 3689.31 21328.7 21328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1740 3.2e-05 4096 120 2368 602880 96.529 116.55 14061.8 3468.91 17744 17744.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 590 3.2e-05 2048 210 2528 245760 201.339 55.1301 1058.86 1650.62 2966.17 2966.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1140 0.000512 512 170 640 32640 1.27402 0.934912 7.80458 51.1895 61.3031 61.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1760 6.4e-05 4096 460 2944 268800 72.4482 55.5547 7546.41 1672.47 9346.99 9347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 800 6.4e-05 512 245 928 184320 20.6146 6.62323 73.1922 206.662 307.305 307.47
