
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000899                       # Number of seconds simulated
sim_ticks                                   898745000                       # Number of ticks simulated
final_tick                                  898745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159758                       # Simulator instruction rate (inst/s)
host_op_rate                                   310145                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61112226                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449296                       # Number of bytes of host memory used
host_seconds                                    14.71                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         662208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             760448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       195008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          195008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3047                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3047                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         109307979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         736814113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846122092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    109307979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109307979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216978119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216978119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216978119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        109307979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        736814113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1063100212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000185913750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11883                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4071                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4071                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 689344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  200576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  760512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               260544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   911                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     898743000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11883                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4071                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    398.844325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.328736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.069142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          637     28.58%     28.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          492     22.07%     50.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          231     10.36%     61.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      6.46%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      3.99%     71.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           85      3.81%     75.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      3.36%     78.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.97%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          432     19.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.626316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.927991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     89.365976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            104     54.74%     54.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44     23.16%     77.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            13      6.84%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      6.32%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.58%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      2.63%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      1.05%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      2.63%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.494737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.472762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              143     75.26%     75.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.53%     75.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45     23.68%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           190                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       592960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 107242877.568164497614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 659764449.315434336662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 223173425.165091335773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4071                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62360500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    339987750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21541593750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40599.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32858.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5291474.76                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    200392000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               402348250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   53855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18604.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37354.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       767.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    289.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9018                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2650                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56333.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11645340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  6163080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                49373100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12882960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         70068960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            108651690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1593600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       285193230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9673920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1922040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              557167920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            619.939938                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            656010000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       877000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      29640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      5707250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     25198500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     211822500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    625499750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4326840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2295975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                27524700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3476520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             88382490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3696960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       229415880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        34842240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         29871900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              486536625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            541.351134                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            695333500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5533500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    101430250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     90725250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     171358000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    503178000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  223350                       # Number of BP lookups
system.cpu.branchPred.condPredicted            223350                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10601                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               120628                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31448                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                374                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          120628                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             103781                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16847                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1745                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      900366                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165944                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           648                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           128                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      275301                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           594                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       898745000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1797491                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             322176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2630301                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      223350                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             135229                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1375544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22018                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  342                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3692                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          394                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    274818                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2952                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1713195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.987876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.596613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   943782     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6242      0.36%     55.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    55216      3.22%     58.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    55013      3.21%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21203      1.24%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75607      4.41%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16778      0.98%     68.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41246      2.41%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   498108     29.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1713195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.124257                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.463318                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   290747                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                678999                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    702591                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 29849                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11009                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5013137                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11009                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   308548                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  294824                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8426                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    711927                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                378461                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4957949                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4407                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27780                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 248803                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  94527                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5655728                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10955561                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4768375                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3774207                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   478735                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                164                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            126                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    161091                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               903009                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170859                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             54292                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18944                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4881660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 272                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4787947                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6560                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          320794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       508786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            208                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1713195                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.794747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.847165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              686255     40.06%     40.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               84647      4.94%     45.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              133529      7.79%     52.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              114874      6.71%     59.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              161573      9.43%     68.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              151283      8.83%     77.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              126592      7.39%     85.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              106175      6.20%     91.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              148267      8.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1713195                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15540      9.20%      9.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1412      0.84%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    220      0.13%     10.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.02%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1681      0.99%     11.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     11.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             71715     42.44%     53.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            59409     35.16%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3158      1.87%     90.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2724      1.61%     92.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12815      7.58%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              257      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8400      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2110799     44.09%     44.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12591      0.26%     44.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1939      0.04%     44.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566225     11.83%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  656      0.01%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26919      0.56%     56.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1615      0.03%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390072      8.15%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                707      0.01%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      6.84%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9966      0.21%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.56%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               303754      6.34%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125591      2.62%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          593672     12.40%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41337      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4787947                       # Type of FU issued
system.cpu.iq.rate                           2.663683                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      168962                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035289                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5803850                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2409639                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2007217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5660761                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2793180                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2723224                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2045195                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2903314                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140895                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        66329                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10441                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11009                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  177070                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 32461                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4881932                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1793                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                903009                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170859                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2027                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 28600                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7383                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12618                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4761998                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                884093                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25949                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1050029                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   182088                       # Number of branches executed
system.cpu.iew.exec_stores                     165936                       # Number of stores executed
system.cpu.iew.exec_rate                     2.649247                       # Inst execution rate
system.cpu.iew.wb_sent                        4734644                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4730441                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3108689                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4927691                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.631691                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630861                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          320893                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10932                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1662359                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.743774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.251924                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       772359     46.46%     46.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       134425      8.09%     54.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       102884      6.19%     60.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63252      3.80%     64.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        91267      5.49%     70.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53061      3.19%     73.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        53072      3.19%     76.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53929      3.24%     79.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       338110     20.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1662359                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                338110                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6206279                       # The number of ROB reads
system.cpu.rob.rob_writes                     9815352                       # The number of ROB writes
system.cpu.timesIdled                             858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.765062                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.765062                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.307084                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.307084                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4429824                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1713883                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3738619                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681594                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    767801                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   976981                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1420343                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.351244                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              803378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.616107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.351244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1832497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1832497                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       716008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          716008                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       158622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         158622                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       874630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           874630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       874630                       # number of overall hits
system.cpu.dcache.overall_hits::total          874630                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34646                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1799                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1799                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        36445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36445                       # number of overall misses
system.cpu.dcache.overall_misses::total         36445                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2040206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2040206000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    100866987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    100866987                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2141072987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2141072987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2141072987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2141072987                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       750654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       750654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       911075                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       911075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       911075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       911075                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046154                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011214                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58887.201986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58887.201986                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56068.364091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56068.364091                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58748.058362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58748.058362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58748.058362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58748.058362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1098                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.200809                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    84.461538                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3047                       # number of writebacks
system.cpu.dcache.writebacks::total              3047                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25705                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          393                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        26098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26098                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26098                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8941                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1406                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1406                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10347                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    570020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    570020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     88631488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88631488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    658651488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    658651488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    658651488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    658651488                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011357                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63753.495135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63753.495135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63038.042674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63038.042674                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63656.276022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63656.276022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63656.276022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63656.276022                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10219                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.165012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              111181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1024                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.575195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.165012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            551172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           551172                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       272676                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          272676                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       272676                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           272676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       272676                       # number of overall hits
system.cpu.icache.overall_hits::total          272676                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2142                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2142                       # number of overall misses
system.cpu.icache.overall_misses::total          2142                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    143330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143330500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    143330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143330500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    143330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143330500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       274818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       274818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274818                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       274818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274818                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007794                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007794                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007794                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007794                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007794                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66914.332400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66914.332400                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66914.332400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66914.332400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66914.332400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66914.332400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1255                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.761905                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1024                       # number of writebacks
system.cpu.icache.writebacks::total              1024                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          605                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          605                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          605                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          605                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          605                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          605                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1537                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1537                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111753500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111753500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111753500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111753500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72708.848406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72708.848406                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72708.848406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72708.848406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72708.848406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72708.848406                       # average overall mshr miss latency
system.cpu.icache.replacements                   1024                       # number of replacements
system.membus.snoop_filter.tot_requests         23127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    898745000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3047                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1024                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7172                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1407                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1407                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8940                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        30913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        30913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       163776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       163776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       857216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       857216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1020992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11884                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001178                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034304                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11870     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11884                       # Request fanout histogram
system.membus.reqLayer2.occupancy            41761000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8162999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           54274996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
