# ##########################################################################################
# Project: Time Card
#
# Author: Thomas Schaub, NetTimeLogic GmbH
#
# License: Copyright (c) 2022, NetTimeLogic GmbH, Switzerland, <contact@nettimelogic.com>
# All rights reserved.
#
# THIS PROGRAM IS FREE SOFTWARE: YOU CAN REDISTRIBUTE IT AND/OR MODIFY
# IT UNDER THE TERMS OF THE GNU LESSER GENERAL PUBLIC LICENSE AS
# PUBLISHED BY THE FREE SOFTWARE FOUNDATION, VERSION 3.
#
# THIS PROGRAM IS DISTRIBUTED IN THE HOPE THAT IT WILL BE USEFUL, BUT
# WITHOUT ANY WARRANTY; WITHOUT EVEN THE IMPLIED WARRANTY OF
# MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. SEE THE GNU
# LESSER GENERAL LESSER PUBLIC LICENSE FOR MORE DETAILS.
#
# YOU SHOULD HAVE RECEIVED A COPY OF THE GNU LESSER GENERAL PUBLIC LICENSE
# ALONG WITH THIS PROGRAM. IF NOT, SEE <http://www.gnu.org/licenses/>.
#
# ##########################################################################################

set ScriptFile [file normalize [info script]]
set ScriptFolder [file dirname $ScriptFile]

cd $ScriptFolder

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir $ScriptFolder

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir"]"

# Set the project name
set _xil_proj_name_ "TimeCard"


# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7a100tfgg484-1 -force

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7a100tfgg484-1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "target_language" -value "VHDL" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
set_property "ip_repo_paths" "$origin_dir/../../../" $obj
# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/../../../Package/TimeCard_Package.vhd"]"\
 "[file normalize "$origin_dir/../../../Modules/Irq/LevelMsiIrq.vhd"]"\
 "[file normalize "$origin_dir/../../../Modules/Irq/SinglePulseIrq.vhd"]"\
 "[file normalize "$origin_dir/../../../Modules/BufgMux/BufgMux_IPI.vhd"]"\
 "[file normalize "$origin_dir/../../../Ips/LitePcie/sniffer_tap.v"]"\
 "[file normalize "$origin_dir/../../../Ips/LitePcie/litepcie_core.v"]"\
 "[file normalize "$origin_dir/Top/TimeCardTop.vhd"]"\
]
add_files -norecurse -fileset $obj $files

create_ip -vendor xilinx.com -name pcie_7x -module_name pcie_s7
set obj [get_ips pcie_s7]
set_property -dict [list \
CONFIG.mode_selection {Advanced} \
CONFIG.Bar0_Scale {Megabytes} \
CONFIG.Bar0_Size {64} \
CONFIG.Buf_Opt_BMA {True} \
CONFIG.Component_Name {pcie} \
CONFIG.Vendor_ID {1D9B} \
CONFIG.Device_ID {0400} \
CONFIG.Revision_ID {02} \
CONFIG.IntX_Generation {False} \
CONFIG.Interface_Width {64_bit} \
CONFIG.Legacy_Interrupt {NONE} \
CONFIG.MSI_Enabled {False} \
CONFIG.MSI_64b {False} \
CONFIG.Multiple_Message_Capable {32_vectors} \
CONFIG.MSIx_Enabled {true} \
CONFIG.MSIx_Table_Size {40} \
CONFIG.MSIx_Table_Offset {00002000} \
CONFIG.MSIx_PBA_Offset {00001808} \
CONFIG.Link_Speed {2.5_GT/s} \
CONFIG.Max_Payload_Size {512_bytes} \
CONFIG.Maximum_Link_Width {X1} \
CONFIG.PCIe_Blk_Locn {X0Y0} \
CONFIG.Ref_Clk_Freq {100_MHz} \
CONFIG.Trans_Buf_Pipeline {None} \
CONFIG.Trgt_Link_Speed {4'h1} \
CONFIG.User_Clk_Freq {125} \
CONFIG.EXT_PCI_CFG_Space {true} \
CONFIG.EXT_PCI_CFG_Space_Addr {6B} \
] $obj

# Set 'sources_1' fileset file properties for remote files

set file "$origin_dir/../../../Package/TimeCard_Package.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "library" "TimeCardLib" $file_obj

set file "$origin_dir/../../../Modules/Irq/SinglePulseIrq.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "library" "xil_defaultlib" $file_obj

set file "$origin_dir/../../../Modules/Irq/LevelMsiIrq.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "library" "xil_defaultlib" $file_obj

set file "$origin_dir/../../../Modules/BufgMux/BufgMux_IPI.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "library" "xil_defaultlib" $file_obj

set file "$origin_dir/../../../Ips/LitePcie/sniffer_tap.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "verilog" $file_obj
set_property "library" "xil_defaultlib" $file_obj

set file "$origin_dir/../../../Ips/LitePcie/litepcie_core.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "verilog" $file_obj
set_property "library" "xil_defaultlib" $file_obj

set file "$origin_dir/Top/TimeCardTop.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "file_type" "VHDL" $file_obj
set_property "library" "TimeCardLib" $file_obj

# Set 'sources_1' fileset file properties for remote files

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property "top" "TimeCardTop" $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Constraints/PinoutConstraint.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/Constraints/PinoutConstraint.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Constraints/TimingConstraint.sdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/Constraints/TimingConstraint.sdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property used_in_synthesis false $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Constraints/UpdateImageConstraint.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/Constraints/UpdateImageConstraint.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property "target_constrs_file" "[file normalize "$origin_dir/Constraints/PinoutConstraint.xdc"]" $obj

# Create 'constrs_golden' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_golden] ""]} {
  create_fileset -constrset constrs_golden
}

# Set 'constrs_golden' fileset object
set obj [get_filesets constrs_golden]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Constraints/PinoutConstraint.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/Constraints/PinoutConstraint.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_golden] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Constraints/TimingConstraint.sdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/Constraints/TimingConstraint.sdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_golden] [list "*$file"]]
set_property "file_type" "XDC" $file_obj
set_property used_in_synthesis false $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/Constraints/GoldenImageConstraint.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/Constraints/GoldenImageConstraint.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_golden] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Set 'constrs_golden' fileset properties
set obj [get_filesets constrs_golden]
set_property "target_constrs_file" "[file normalize "$origin_dir/Constraints/PinoutConstraint.xdc"]" $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
# --! set_property -name "top" -value "TimeCard" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

set obj [get_filesets utils_1]
# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]

set VivadoVersion [lindex [split [version -short] "."] 0]
set Synthesis_Flow "Vivado Synthesis $VivadoVersion"
set Implementation_Flow "Vivado Implementation $VivadoVersion"

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7a100tfgg484-1 -flow $Synthesis_Flow -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow $Synthesis_Flow [get_runs synth_1]
  set_property STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS true [get_runs synth_1]
  set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property -name "steps.synth_design.args.more options" -value "-generic GoldenImage_Gen=false" -objects $obj


# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7a100tfgg484-1 -flow $Implementation_Flow -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow $Implementation_Flow [get_runs impl_1]
}

set obj [get_runs impl_1]
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.BIN_FILE" -value "1" -objects $obj


# Create 'synth_golden' run (if not found)
if {[string equal [get_runs -quiet synth_golden] ""]} {
    create_run -name synth_golden -part xc7a100tfgg484-1 -flow $Synthesis_Flow -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_golden
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_golden]
  set_property flow $Synthesis_Flow [get_runs synth_golden]
  set_property STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS true [get_runs synth_1]
  set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
}
set obj [get_runs synth_golden]
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "-generic GoldenImage_Gen=true" -objects $obj


# Create 'impl_golden' run (if not found)
if {[string equal [get_runs -quiet impl_golden] ""]} {
    create_run -name impl_golden -part xc7a100tfgg484-1 -flow $Implementation_Flow -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_golden -parent_run synth_golden
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_golden]
  set_property flow $Implementation_Flow [get_runs impl_golden]
}

set obj [get_runs impl_golden]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.BIN_FILE" -value "1" -objects $obj


# set the current synth run
current_run -synthesis [get_runs synth_1]
# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"

# --! to create the BD tcl: 
# --! set proj_dir [get_property directory [current_project]]
# --! write_bd_tcl $proj_dir/../Bd/TimeCardBd.tcl -force -no_ip_version
source "$origin_dir/Bd/TimeCardBd.tcl"
update_compile_order -fileset sources_1
make_wrapper -files [get_files $origin_dir/TimeCard/TimeCard.srcs/sources_1/bd/TimeCard/TimeCard.bd] -top
add_files -norecurse $origin_dir/TimeCard/TimeCard.srcs/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd
# Set 'sources_1' fileset properties
update_compile_order -fileset sources_1
# Update the relative paths of the text files
set_property CONFIG.ConfigFile_Gen $origin_dir/DefaultConfigFile.txt [get_bd_cells /TC_ConfMaster_0]
set_property CONFIG.CoreListFile_Gen $origin_dir/CoreListFile.txt [get_bd_cells /TC_CoreList_0]

# Suppress warnings 

# only parts used of an interface
set_msg_config -suppress -id {BD 41-1306}
# update warnings of IP properties after BD creation
set_msg_config -suppress -id {BD 41-927} 
# no possible settings on module level for an output pin
set_msg_config -suppress -id {BD 41-1731} -string {{WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_0/ClkOut_ClkOut(undef) and /BufgMux_IPI_2/ClkIn0_ClkIn(clk)} }
set_msg_config -suppress -id {BD 41-1731} -string {{WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_1/ClkOut_ClkOut(undef) and /BufgMux_IPI_2/ClkIn1_ClkIn(clk)} } 
set_msg_config -suppress -id {BD 41-1731} -string {{WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_2/ClkOut_ClkOut(undef) and /clk_wiz_1/clk_in1(clk)} }
set_msg_config -suppress -id {BD 41-1731} -string {{WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_2/ClkIn0_ClkIn(clk) and /BufgMux_IPI_0/ClkOut_ClkOut(undef)} } 
# the bus interface is unknown since it's sources by another BUFGMUX
set_msg_config -suppress -id {IP_Flow 19-3153} -string {{WARNING: [IP_Flow 19-3153] Bus Interface 'ClkIn0_ClkIn': ASSOCIATED_BUSIF bus parameter is missing.} } 
set_msg_config -suppress -id {IP_Flow 19-3153} -string {{WARNING: [IP_Flow 19-3153] Bus Interface 'ClkIn1_ClkIn': ASSOCIATED_BUSIF bus parameter is missing.} } 
