{
	"route__net": 8795,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 3521,
	"route__wirelength__iter:1": 168673,
	"route__drc_errors__iter:2": 1866,
	"route__wirelength__iter:2": 167356,
	"route__drc_errors__iter:3": 1762,
	"route__wirelength__iter:3": 167105,
	"route__drc_errors__iter:4": 332,
	"route__wirelength__iter:4": 166909,
	"route__drc_errors__iter:5": 3,
	"route__wirelength__iter:5": 166899,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 166899,
	"route__drc_errors": 0,
	"route__wirelength": 166899,
	"route__vias": 51702,
	"route__vias__singlecut": 51702,
	"route__vias__multicut": 0,
	"design__io": 104,
	"design__die__area": 118720,
	"design__core__area": 107053,
	"design__instance__count": 10289,
	"design__instance__area": 51613.3,
	"design__instance__count__stdcell": 10289,
	"design__instance__area__stdcell": 51613.3,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.482129,
	"design__instance__utilization__stdcell": 0.482129,
	"design__instance__count__class:fill_cell": 240,
	"design__instance__count__class:tap_cell": 1525,
	"design__instance__count__class:antenna_cell": 14,
	"design__instance__count__class:buffer": 180,
	"design__instance__count__class:clock_buffer": 29,
	"design__instance__count__class:timing_repair_buffer": 420,
	"design__instance__count__class:inverter": 1315,
	"design__instance__count__class:clock_inverter": 21,
	"design__instance__count__class:sequential_cell": 314,
	"design__instance__count__class:multi_input_combinational_cell": 6471,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}