**Problem 79**

Source:https://hdlbits.01xz.net/wiki/Exams/ece241_2014_q3

Exercise:
module top_module (
    input c,
    input d,
    output [3:0] mux_in
); 
    assign mux_in={(c&d), (!d), 1'b0, (c|d)};  // mux_in[3:0]
endmodule
