{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737576999504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737576999504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 12:16:39 2025 " "Processing started: Wed Jan 22 12:16:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737576999504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737576999504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737576999504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737576999932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737576999932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/desktop/180lab/lab2/lab2/hdl/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/desktop/180lab/lab2/lab2/hdl/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../hdl/FullAdder.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577007692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577007692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/desktop/180lab/lab2/lab2/hdl/bitmulti.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/desktop/180lab/lab2/lab2/hdl/bitmulti.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitmulti " "Found entity 1: bitmulti" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577007692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577007692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/desktop/180lab/lab2/lab2/hdl/bit2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/desktop/180lab/lab2/lab2/hdl/bit2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit2Hex " "Found entity 1: bit2Hex" {  } { { "../../hdl/bit2hex.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bit2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577007692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577007692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cO FullAdder.v(3) " "Verilog HDL Implicit Net warning at FullAdder.v(3): created implicit net for \"cO\"" {  } { { "../../hdl/FullAdder.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/FullAdder.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b0 bitMulti.v(12) " "Verilog HDL Implicit Net warning at bitMulti.v(12): created implicit net for \"a1b0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0b1 bitMulti.v(13) " "Verilog HDL Implicit Net warning at bitMulti.v(13): created implicit net for \"a0b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co0 bitMulti.v(15) " "Verilog HDL Implicit Net warning at bitMulti.v(15): created implicit net for \"Co0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b0 bitMulti.v(17) " "Verilog HDL Implicit Net warning at bitMulti.v(17): created implicit net for \"a2b0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b1 bitMulti.v(18) " "Verilog HDL Implicit Net warning at bitMulti.v(18): created implicit net for \"a1b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0b2 bitMulti.v(19) " "Verilog HDL Implicit Net warning at bitMulti.v(19): created implicit net for \"a0b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co1 bitMulti.v(21) " "Verilog HDL Implicit Net warning at bitMulti.v(21): created implicit net for \"Co1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 bitMulti.v(21) " "Verilog HDL Implicit Net warning at bitMulti.v(21): created implicit net for \"S0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co2 bitMulti.v(22) " "Verilog HDL Implicit Net warning at bitMulti.v(22): created implicit net for \"Co2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b0 bitMulti.v(24) " "Verilog HDL Implicit Net warning at bitMulti.v(24): created implicit net for \"a3b0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b1 bitMulti.v(25) " "Verilog HDL Implicit Net warning at bitMulti.v(25): created implicit net for \"a2b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b2 bitMulti.v(26) " "Verilog HDL Implicit Net warning at bitMulti.v(26): created implicit net for \"a1b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0b3 bitMulti.v(27) " "Verilog HDL Implicit Net warning at bitMulti.v(27): created implicit net for \"a0b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co3 bitMulti.v(29) " "Verilog HDL Implicit Net warning at bitMulti.v(29): created implicit net for \"Co3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 bitMulti.v(29) " "Verilog HDL Implicit Net warning at bitMulti.v(29): created implicit net for \"s3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co4 bitMulti.v(30) " "Verilog HDL Implicit Net warning at bitMulti.v(30): created implicit net for \"Co4\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 bitMulti.v(30) " "Verilog HDL Implicit Net warning at bitMulti.v(30): created implicit net for \"s4\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co5 bitMulti.v(31) " "Verilog HDL Implicit Net warning at bitMulti.v(31): created implicit net for \"Co5\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b1 bitMulti.v(34) " "Verilog HDL Implicit Net warning at bitMulti.v(34): created implicit net for \"a3b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b2 bitMulti.v(35) " "Verilog HDL Implicit Net warning at bitMulti.v(35): created implicit net for \"a2b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b3 bitMulti.v(36) " "Verilog HDL Implicit Net warning at bitMulti.v(36): created implicit net for \"a1b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co6 bitMulti.v(38) " "Verilog HDL Implicit Net warning at bitMulti.v(38): created implicit net for \"Co6\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 bitMulti.v(38) " "Verilog HDL Implicit Net warning at bitMulti.v(38): created implicit net for \"s6\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co7 bitMulti.v(39) " "Verilog HDL Implicit Net warning at bitMulti.v(39): created implicit net for \"Co7\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 bitMulti.v(39) " "Verilog HDL Implicit Net warning at bitMulti.v(39): created implicit net for \"s7\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co8 bitMulti.v(40) " "Verilog HDL Implicit Net warning at bitMulti.v(40): created implicit net for \"Co8\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b2 bitMulti.v(43) " "Verilog HDL Implicit Net warning at bitMulti.v(43): created implicit net for \"a3b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b3 bitMulti.v(44) " "Verilog HDL Implicit Net warning at bitMulti.v(44): created implicit net for \"a2b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co9 bitMulti.v(46) " "Verilog HDL Implicit Net warning at bitMulti.v(46): created implicit net for \"Co9\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 bitMulti.v(46) " "Verilog HDL Implicit Net warning at bitMulti.v(46): created implicit net for \"s9\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co10 bitMulti.v(47) " "Verilog HDL Implicit Net warning at bitMulti.v(47): created implicit net for \"Co10\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b3 bitMulti.v(50) " "Verilog HDL Implicit Net warning at bitMulti.v(50): created implicit net for \"a3b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577007708 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "part3 " "Top-level design entity \"part3\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1737577007739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737577007820 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 22 12:16:47 2025 " "Processing ended: Wed Jan 22 12:16:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737577007820 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737577007820 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737577007820 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577007820 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577008507 ""}
