opam-version: "2.0"
maintainer: "Jane Street developers"
authors: ["Jane Street Group, LLC"]
homepage: "https://github.com/janestreet/hardcaml"
bug-reports: "https://github.com/janestreet/hardcaml/issues"
dev-repo: "git+https://github.com/janestreet/hardcaml.git"
doc: "https://ocaml.janestreet.com/ocaml-core/latest/doc/hardcaml/index.html"
license: "MIT"
build: [
  ["dune" "build" "-p" name "-j" jobs]
]
depends: [
  "ocaml"             {>= "5.1.0"}
  "base"              {= "v0.18~preview.129.38+45"}
  "bin_prot"          {= "v0.18~preview.129.38+45"}
  "core"              {= "v0.18~preview.129.38+45"}
  "core_kernel"       {= "v0.18~preview.129.38+45"}
  "ppx_jane"          {= "v0.18~preview.129.38+45"}
  "ppx_sexp_conv"     {= "v0.18~preview.129.38+45"}
  "sexplib"           {= "v0.18~preview.129.38+45"}
  "splittable_random" {= "v0.18~preview.129.38+45"}
  "stdio"             {= "v0.18~preview.129.38+45"}
  "dune"              {>= "3.11.0"}
  "ppxlib"            {= "0.32.0+jst"}
  "zarith"            {>= "1.11"}
]
available: arch != "arm32" & arch != "x86_32"
synopsis: "RTL Hardware Design in OCaml"
description: "
Hardcaml is an embedded DSL for designing and simulating hardware in OCaml.
Generic hardware designs are easily expressed using features such as higher
order functions, lists, maps etc.  A built in simulator allows designs to
be simulated within Hardcaml.  Designs are converted to either Verilog or
VHDL to interact with standard back end tooling.
"
url {
src: "https://github.com/janestreet/hardcaml/archive/6d04557d19ee2e1e6eaad644aa82b0aed11e6666.tar.gz"
checksum: "sha256=95b0e8038a57c5b8d9855419c14853d89adfbe87c484b418b2c79979acc0e24c"
}
