\sectionTitle{Experiences}{\faBriefcase}

\begin{experiences}

  \experience
  {Present} {FPGA Design Engineer}{Samim group}{Tehran,Iran}
  {Aug 2018} {
    As product owner (PO), lead the digital systems team to research and develop
    SD/HD/3G/6G/12G serial digital interface (SDI) video/audio processors.
  }
  {Broadcasting, DSP, MATLAB, C/C++, Vitis, Model Composer, petalinux, HLS, GitLab}
  {\includegraphics[scale=0.2]{graphics/samim_logo}}

  \emptySeparator

  \experience
  {Jun 2018} {Research Assistant}{IUST}{Tehran,Iran}
  {Mar 2015} {
    \emph{Iran University of Science and Technology}\\
    Design and simulate digital signal processing algorithms with MATLAB as a research
    assistant and implement algorithms on Xilinx FPGA. Create the product's central
    architecture and roadmap and direct the development process using GitLab tools.
  }
  {DSP, MATLAB, ZynqMPSoC, Vitis, Model Composer, HLS, petalinux, GitLab}
  {\includegraphics[scale=0.12]{graphics/IUST_logo_color}}

  \emptySeparator

  \experience
  {Feb 2015} {Research Engineer}{IPM}{Tehran,Iran}
  {Aug 2012} {
    \emph{Institute for Research in Fundamental Sciences, Brain Engineering Research Center}\\
    Design and implement digital signal processing algorithms for neuroscience signal detection.
  }
  {DSP, MATLAB, FPGA, System Generator, VIVADO, GitLab}
  {\includegraphics[scale=0.025]{graphics/IPM_logo}}

  \emptySeparator

  \experience
  {Aug 2012} {Developer}{LPRI}{Tehran,Iran}
  {Jan 2010} {
    \emph{Shahid beheshti university Laser and Plasma Research Institute}\\
    Design  monitoring and controlling system with AVR
  }
  {C, MATLAB, CodeVisionAVR}
  {}

  \emptySeparator

  \experience
  {} {Engineering Apprentice}{SBU}{Tehran,Iran}
  {} {
    \emph{Shahid Beheshti University}\\
    Design and implementation of polyphase 1:8 filter on Spartan-6 FPGA SP605 Evaluation Kit.
  }
  {DSP, MATLAB, FPGA}
  {\includegraphics[scale=0.05]{graphics/SBU_logo}}


\end{experiences}
