// Seed: 1895590009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_8(
      1, 1'o0, 1'd0
  );
  logic id_4;
  initial begin
    #1 id_2 = id_4;
    SystemTFIdentifier(1'b0 == 1, id_3, 1, id_4);
  end
  assign id_3 = (1);
  logic id_5;
  initial SystemTFIdentifier();
  type_11(
      1, 1, id_1, 1
  );
  logic id_6;
  logic id_7 = 1;
  always @(posedge 1) id_7 = id_4;
endmodule
