<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>s_axis_int</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ACLK.ASSOCIATED_BUSIF">S_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ACLK.ASSOCIATED_RESET">S_AXIS_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>s_axis_int</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>037e8632</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>s_axis_int</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>037e8632</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8eb74d0f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AXIS_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TUSER_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_DATA_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_READ_EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_TUSER_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_EMPTY" xilinx:dependency="$HAS_FIFO_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_FULL" xilinx:dependency="$HAS_FIFO_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_ALMOST_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_ALMOST_EMPTY" xilinx:dependency="$HAS_FIFO_ALMOST_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_ALMOST_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_ALMOST_FULL" xilinx:dependency="$HAS_FIFO_ALMOST_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_NOT_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_NOT_EMPTY" xilinx:dependency="$HAS_FIFO_NOT_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_NOT_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_NOT_FULL" xilinx:dependency="$HAS_FIFO_NOT_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_NOT_ALMOST_EMPTY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_NOT_ALMOST_EMPTY" xilinx:dependency="$HAS_FIFO_NOT_ALMOST_EMPTY == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_FIFO_NOT_ALMOST_FULL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.S_FIFO_NOT_ALMOST_FULL" xilinx:dependency="$HAS_FIFO_NOT_ALMOST_FULL == TRUE">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXIS_FIFO_DEPTH</spirit:name>
        <spirit:displayName>C S Axis Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_FIFO_DEPTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_TUSER_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_FIFO_ALMOST_FULL_TH</spirit:name>
        <spirit:displayName>C S Axis Fifo Almost Full Th</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_FIFO_ALMOST_FULL_TH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_FIFO_ALMOST_EMPTY_TH</spirit:name>
        <spirit:displayName>C S Axis Fifo Almost Empty Th</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_FIFO_ALMOST_EMPTY_TH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_S_AXIS_DEBUG</spirit:name>
        <spirit:displayName>C S Axis Debug</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_DEBUG">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/s_axis_int.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_037e8632</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/s_axis_int.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/s_axis_int_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8eb74d0f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>s_axis_int_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_FIFO_DEPTH</spirit:name>
      <spirit:displayName>C S Axis Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_FIFO_DEPTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_TUSER_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_FIFO_ALMOST_FULL_TH</spirit:name>
      <spirit:displayName>C S Axis Fifo Almost Full Th</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_FIFO_ALMOST_FULL_TH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_FIFO_ALMOST_EMPTY_TH</spirit:name>
      <spirit:displayName>C S Axis Fifo Almost Empty Th</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_FIFO_ALMOST_EMPTY_TH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_DEBUG</spirit:name>
      <spirit:displayName>C S Axis Debug</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_DEBUG">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">s_axis_int_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_FULL</spirit:name>
      <spirit:displayName>Has Fifo Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_ALMOST_FULL</spirit:name>
      <spirit:displayName>Has Fifo Almost Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_ALMOST_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_ALMOST_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Almost Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_ALMOST_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_FULL</spirit:name>
      <spirit:displayName>Has Fifo Not Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Not Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_ALMOST_EMPTY</spirit:name>
      <spirit:displayName>Has Fifo Not Almost Empty</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_ALMOST_EMPTY">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_FIFO_NOT_ALMOST_FULL</spirit:name>
      <spirit:displayName>Has Fifo Not Almost Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_FIFO_NOT_ALMOST_FULL">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>s_axis_int_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-31T21:24:10Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5281f043_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ed09328_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57d05da_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e48be07_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c3c5a47_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@618552d4_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2700de82_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b8a72ae_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f059aa_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53fc0f38_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d97c96_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f02e333_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1069e784_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2676af63_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f31c3bf_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bd120a3_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7981a213_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f19fbb_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a150db_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c12f12b_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@405babc3_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@318f517f_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3ac957_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40574c00_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30da0caf_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77f08f04_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4d04a2_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17cf880d_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d56278_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@98c0253_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f325ba6_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58f45e26_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1773bba3_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4013f753_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1724258e_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37765cdf_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10e2dc64_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3880e8_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30183652_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d700aac_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1505021_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@754664ed_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51287920_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@256ba64d_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@542c856f_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35f536c1_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f975cb8_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@699abd02_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@322cdab5_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bdf5de0_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@615f5562_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9e5489_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63be63ff_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51a5971f_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5345c693_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3098d2aa_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3943dae9_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6c5e65_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18eec7ff_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ed9bdd0_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c51ee07_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2735c954_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0d7f48_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ccb4656_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4f619e_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dc6a73f_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18eb3711_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46eef597_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fd200c3_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f41ab37_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a291064_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e1714fa_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49792be5_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21294e80_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c6de47_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e1d44b7_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c7214b3_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4615c6aa_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e638ea4_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a366f5d_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f9ab9b_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69bb3d20_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4569a881_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ba0bd49_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c181bd_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2015da9e_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f0020d_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19cc9c55_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@795ca805_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2536d0a_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3905c3e8_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1927f45_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cfb54bb_ARCHIVE_LOCATION">c:/FPGA/s_axis_int</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7850fcce"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1a5a9a94"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ced077da"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="138c0341"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6587c47a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
