NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v1.sv","mvau_stream_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[150,0,3,"Module","Module"],[151,0,5,"<span class=\"Qualifier\">mvau_stream_tb_v1.</span>&#8203;sv (testbench)","mvau_stream_tb_v1.sv"],[152,0,3,"Signals","Signals"],[153,0,6,"aresetn","aresetn"],[154,0,6,"rready","rready"],[155,0,6,"wready","wready"],[156,0,6,"wmem_wready","wmem_wready"],[157,0,6,"out_v","out_v"],[158,0,6,"out","out"],[159,0,6,"out_packed","out_packed"],[160,0,6,"in_v","in_v"],[161,0,6,"in_wgt_v","in_wgt_v"],[162,0,6,"weights","weights"],[163,0,6,"in_mat","in_mat"],[164,0,6,"in_wgt_um","in_wgt_um"],[165,0,6,"in_mat","in_mat(2)"],[166,0,6,"mvau_beh","mvau_beh"],[167,0,6,"test_count","test_count"],[168,0,6,"do_comp","do_comp"],[169,0,6,"latency","latency"],[170,0,6,"sim_start","sim_start"],[171,0,3,"Initial blocks","Initial_blocks"],[172,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[173,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[174,0,0,"CLK_GEN","CLK_GEN"],[175,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[176,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[177,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[178,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[179,0,2,"CALC_LATENCY","CALC_LATENCY"],[180,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[181,0,1,"Input Ready","Input_Ready"],[182,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[183,0,0,"Counters","Counters"],[184,0,0,"INP_GEN","INP_GEN"],[185,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[186,0,2,"INP_V_GEN","INP_V_GEN"],[187,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(4)"],[188,0,0,"Counters","Counters(2)"],[189,0,0,"WGT_GEN","WGT_GEN"],[190,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[191,0,2,"WGT_V_GEN","WGT_V_GEN"]]);