# vsim -l sim.log -voptargs="+acc" -t ns -do "run -all;exit" -novopt -c -sv_lib D:/modeltech64_10.4/uvm-1.1d/win64/uvm_dpi "+UVM_TESTNAME=my_case0" -L work work.top_tb 
# Start time: 10:07:50 on Aug 26,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.top_tb
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.top_tb_sv_unit
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.uvm_pkg
# Loading sv_std.std
# Loading work.uvm_pkg
# Loading work.top_tb_sv_unit
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top_tb
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.my_if
# Loading work.my_if
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.my_dut
# Loading work.my_dut
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.mf_1bit_512order_Re
# Loading work.mf_1bit_512order_Re
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.mf_1bit_512order_Im
# Loading work.mf_1bit_512order_Im
# Refreshing D:/mygithup/verilogmod/onebit_parallel/test/work.mf_table_2
# Loading work.mf_table_2
# Loading C:/Users/afans/AppData/Local/Temp\afans@DESKTOP-UIN9PDH_dpi_10928\win64_gcc-4.5.0\vsim_auto_compile.dll
# Loading D:/modeltech64_10.4/uvm-1.1d/win64/uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# top_tb:rst_n = x,clk = x
# UVM_INFO @ 0: reporter [RNTST] Running test my_case0...
# UVM_INFO .\..\sims\my_driver.sv(28) @ 0: uvm_test_top.env.i_agt.drv [drv] drv wait singed rst_n
# rst_n = 0
# UVM_INFO .\..\sims\my_case0.sv(11) @ 0: uvm_test_top.env.i_agt.sqr@@case0_sequence [case0_sequence] sequence begin
# UVM_INFO .\..\sims\my_case0.sv(15) @ 0: uvm_test_top.env.i_agt.sqr@@case0_sequence [case0_sequence] seq send
# top_tb:rst_n = 0,clk = 1
# top_tb:rst_n = 0,clk = 1
# UVM_INFO .\..\sims\my_driver.sv(32) @ 1100: uvm_test_top.env.i_agt.drv [drv] drv disen rst_n
# rst_n = 1
# UVM_INFO .\..\sims\my_driver.sv(55) @ 1700: uvm_test_top.env.i_agt.drv [my_driver] begin to drive one pkt
# UVM_INFO .\..\sims\my_monitor_i.sv(42) @ 2100: uvm_test_top.env.i_agt.mon_i [my_monitor_i] begin to collect one pkt
# UVM_INFO .\..\sims\my_monitor_o.sv(42) @ 4100: uvm_test_top.env.o_agt.mon_o [my_monitor_o] begin to collect one pkt
# UVM_INFO .\..\sims\my_driver.sv(64) @ 104300: uvm_test_top.env.i_agt.drv [my_driver] end drive one pkt
# UVM_INFO .\..\sims\my_monitor_i.sv(59) @ 104500: uvm_test_top.env.i_agt.mon_i [my_monitor_i] end collect one pkt
# UVM_INFO .\..\sims\my_model.sv(156) @ 104500: uvm_test_top.env.mdl [my_model] model computer ending
# UVM_INFO .\..\sims\my_monitor_o.sv(60) @ 208700: uvm_test_top.env.o_agt.mon_o [my_monitor_o] end collect one pkt
# UVM_INFO .\..\sims\my_scoreboard.sv(41) @ 208700: uvm_test_top.env.scb [my_scoreboard] Compare SUCCESSFULLY
# UVM_INFO .\..\sims\my_case0.sv(15) @ 210700: uvm_test_top.env.i_agt.sqr@@case0_sequence [case0_sequence] seq send
# UVM_INFO .\..\sims\my_driver.sv(55) @ 211300: uvm_test_top.env.i_agt.drv [my_driver] begin to drive one pkt
# UVM_INFO .\..\sims\my_monitor_i.sv(42) @ 211700: uvm_test_top.env.i_agt.mon_i [my_monitor_i] begin to collect one pkt
# UVM_INFO .\..\sims\my_monitor_o.sv(42) @ 213700: uvm_test_top.env.o_agt.mon_o [my_monitor_o] begin to collect one pkt
# UVM_INFO .\..\sims\my_driver.sv(64) @ 313900: uvm_test_top.env.i_agt.drv [my_driver] end drive one pkt
# UVM_INFO .\..\sims\my_monitor_i.sv(59) @ 314100: uvm_test_top.env.i_agt.mon_i [my_monitor_i] end collect one pkt
# UVM_INFO .\..\sims\my_model.sv(156) @ 314100: uvm_test_top.env.mdl [my_model] model computer ending
# UVM_INFO .\..\sims\my_monitor_o.sv(60) @ 418300: uvm_test_top.env.o_agt.mon_o [my_monitor_o] end collect one pkt
# UVM_INFO .\..\sims\my_scoreboard.sv(41) @ 418300: uvm_test_top.env.scb [my_scoreboard] Compare SUCCESSFULLY
# UVM_INFO .\..\sims\my_case0.sv(15) @ 420300: uvm_test_top.env.i_agt.sqr@@case0_sequence [case0_sequence] seq send
# UVM_INFO .\..\sims\my_driver.sv(55) @ 420900: uvm_test_top.env.i_agt.drv [my_driver] begin to drive one pkt
# UVM_INFO .\..\sims\my_monitor_i.sv(42) @ 421300: uvm_test_top.env.i_agt.mon_i [my_monitor_i] begin to collect one pkt
# UVM_INFO .\..\sims\my_monitor_o.sv(42) @ 423300: uvm_test_top.env.o_agt.mon_o [my_monitor_o] begin to collect one pkt
# UVM_INFO .\..\sims\my_driver.sv(64) @ 523500: uvm_test_top.env.i_agt.drv [my_driver] end drive one pkt
# UVM_INFO .\..\sims\my_monitor_i.sv(59) @ 523700: uvm_test_top.env.i_agt.mon_i [my_monitor_i] end collect one pkt
# UVM_INFO .\..\sims\my_model.sv(156) @ 523700: uvm_test_top.env.mdl [my_model] model computer ending
# UVM_INFO .\..\sims\my_monitor_o.sv(60) @ 627900: uvm_test_top.env.o_agt.mon_o [my_monitor_o] end collect one pkt
# UVM_INFO .\..\sims\my_scoreboard.sv(41) @ 627900: uvm_test_top.env.scb [my_scoreboard] Compare SUCCESSFULLY
# TEST CASE PASSED
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   31
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [case0_sequence]     4
# [drv]     2
# [my_driver]     6
# [my_model]     3
# [my_monitor_i]     6
# [my_monitor_o]     6
# [my_scoreboard]     3
# ** Note: $finish    : D:/modeltech64_10.4/verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 630 us  Iteration: 105  Instance: /top_tb
# End time: 10:08:01 on Aug 26,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
