Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d58169190f1c4e24a972a1ad78ad1db1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_unit_behav xil_defaultlib.tb_riscv_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'div_i' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin32' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/àlu_rsñv.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'jalr_o' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:186]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sys_clk_rst_gen.v" Line 1. Module sys_clk_rst_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.alu_opcodes_pkg
Compiling package xil_defaultlib.riscv_pkg
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clk_rst_gen
Compiling module xil_defaultlib.rf_riscv
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fulladder32_default
Compiling module xil_defaultlib.alu_rscv
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.miriscv_lsu
Compiling module xil_defaultlib.miriscv_csr
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.miriscv_ram
Compiling module xil_defaultlib.miriscv_ic
Compiling module xil_defaultlib.sw_sb_ctrl
Compiling module xil_defaultlib.led_sb_ctrl
Compiling module xil_defaultlib.riscv_unit
Compiling module xil_defaultlib.tb_riscv_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_unit_behav
