
F405_CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e71c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a84  0800e8b0  0800e8b0  0000f8b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f334  0800f334  00011240  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f334  0800f334  00010334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f33c  0800f33c  00011240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f33c  0800f33c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f340  0800f340  00010340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000240  20000000  0800f344  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011240  2**0
                  CONTENTS
 10 .bss          0000ddfc  20000240  20000240  00011240  2**2
                  ALLOC
 11 .noinit       00001e94  2000e03c  2000e03c  00011240  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  2000fed0  2000fed0  00011240  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00011240  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001df08  00000000  00000000  00011270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000061c2  00000000  00000000  0002f178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001848  00000000  00000000  00035340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011db  00000000  00000000  00036b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000269c6  00000000  00000000  00037d63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000205d1  00000000  00000000  0005e729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d4618  00000000  00000000  0007ecfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00153312  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007384  00000000  00000000  00153358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000042  00000000  00000000  0015a6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000240 	.word	0x20000240
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e894 	.word	0x0800e894

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000244 	.word	0x20000244
 80001cc:	0800e894 	.word	0x0800e894

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <csp_can_tx_frame>:
// extern csp_can_interface_data_t can_interface_data_func;
extern csp_iface_t csp_if_can;


int csp_can_tx_frame(void *driver_data, uint32_t id, const uint8_t *data, uint8_t dlc)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08c      	sub	sp, #48	@ 0x30
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	70fb      	strb	r3, [r7, #3]
//	if (dlc > 8) {
//		return CSP_ERR_INVAL;
//	}

	CAN_TxHeaderTypeDef txHeader;
	txHeader.DLC = dlc;
 800102e:	78fb      	ldrb	r3, [r7, #3]
 8001030:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.IDE = CAN_ID_STD;
 8001032:	2300      	movs	r3, #0
 8001034:	623b      	str	r3, [r7, #32]
	txHeader.RTR = CAN_RTR_DATA;
 8001036:	2300      	movs	r3, #0
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.StdId = 0x103;
 800103a:	f240 1303 	movw	r3, #259	@ 0x103
 800103e:	61bb      	str	r3, [r7, #24]
	txHeader.TransmitGlobalTime = DISABLE;
 8001040:	2300      	movs	r3, #0
 8001042:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c


	uint32_t canMailBox;
//	HAL_CAN_AddTxMessage((CAN_HandleTypeDef *)driver_data, &txHeader, data, &canMailBox);
	HAL_CAN_AddTxMessage((CAN_HandleTypeDef *)driver_data, &txHeader, data, &canMailBox); // Cn phi sa
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	f107 0118 	add.w	r1, r7, #24
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f003 fd0d 	bl	8004a70 <HAL_CAN_AddTxMessage>
	// uart_ring_buffer_put(data, dlc);
	return CSP_ERR_NONE;
 8001056:	2300      	movs	r3, #0
}
 8001058:	4618      	mov	r0, r3
 800105a:	3730      	adds	r7, #48	@ 0x30
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08e      	sub	sp, #56	@ 0x38
 8001064:	af02      	add	r7, sp, #8
 8001066:	6078      	str	r0, [r7, #4]
	uart_ring_buffer_put((uint8_t*)"CAN RX interrupt\n", 16);
 8001068:	2110      	movs	r1, #16
 800106a:	4819      	ldr	r0, [pc, #100]	@ (80010d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800106c:	f008 fe14 	bl	8009c98 <uart_ring_buffer_put>
	CAN_RxHeaderTypeDef RxHeader;
	CSP_BASE_TYPE xCspTaskWoken = pdFALSE;
 8001070:	2300      	movs	r3, #0
 8001072:	613b      	str	r3, [r7, #16]
	uint8_t RxData[8] = {0};
 8001074:	f107 0308 	add.w	r3, r7, #8
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
   if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	f107 0214 	add.w	r2, r7, #20
 8001086:	2100      	movs	r1, #0
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f003 fdc1 	bl	8004c10 <HAL_CAN_GetRxMessage>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d118      	bne.n	80010c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
   {
       //  y bn x l d liu nhn c
		csp_can_rx(&csp_if_can, RxHeader.StdId, RxData, RxHeader.DLC, &xCspTaskWoken);
 8001094:	6979      	ldr	r1, [r7, #20]
 8001096:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001098:	f107 0208 	add.w	r2, r7, #8
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	4603      	mov	r3, r0
 80010a4:	480b      	ldr	r0, [pc, #44]	@ (80010d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80010a6:	f002 fc6d 	bl	8003984 <csp_can_rx>

       if(xCspTaskWoken) {
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00a      	beq.n	80010c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
       		portYIELD_FROM_ISR(xCspTaskWoken);
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d007      	beq.n	80010c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
 80010b6:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80010b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	f3bf 8f4f 	dsb	sy
 80010c2:	f3bf 8f6f 	isb	sy
       	}
   }
}
 80010c6:	bf00      	nop
 80010c8:	3730      	adds	r7, #48	@ 0x30
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	0800e8b0 	.word	0x0800e8b0
 80010d4:	2000deac 	.word	0x2000deac
 80010d8:	e000ed04 	.word	0xe000ed04

080010dc <csp_queue_create_static>:
#include <csp/csp.h>

#include <FreeRTOS.h>
#include <queue.h>

csp_queue_handle_t csp_queue_create_static(int length, size_t item_size, char * buffer, csp_static_queue_t * queue) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af02      	add	r7, sp, #8
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
 80010e8:	603b      	str	r3, [r7, #0]
	return xQueueCreateStatic(length, item_size, (uint8_t *)buffer, queue);
 80010ea:	68f8      	ldr	r0, [r7, #12]
 80010ec:	2300      	movs	r3, #0
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	68b9      	ldr	r1, [r7, #8]
 80010f6:	f006 f859 	bl	80071ac <xQueueGenericCreateStatic>
 80010fa:	4603      	mov	r3, r0
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <csp_queue_enqueue>:

int csp_queue_enqueue(csp_queue_handle_t handle, const void * value, uint32_t timeout) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_PERIOD_MS;
	if (xQueueSendToBack(handle, value, timeout) == pdPASS) {
 8001116:	2300      	movs	r3, #0
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	68b9      	ldr	r1, [r7, #8]
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f006 f8e5 	bl	80072ec <xQueueGenericSend>
 8001122:	4603      	mov	r3, r0
 8001124:	2b01      	cmp	r3, #1
 8001126:	d101      	bne.n	800112c <csp_queue_enqueue+0x28>
		return CSP_QUEUE_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	e001      	b.n	8001130 <csp_queue_enqueue+0x2c>
	}
	return CSP_QUEUE_ERROR;
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001130:	4618      	mov	r0, r3
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <csp_queue_enqueue_isr>:

int csp_queue_enqueue_isr(csp_queue_handle_t handle, const void * value, int * task_woken) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
	if (xQueueSendToBackFromISR(handle, value, (portBASE_TYPE *)task_woken) == pdPASS) {
 8001144:	2300      	movs	r3, #0
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	68b9      	ldr	r1, [r7, #8]
 800114a:	68f8      	ldr	r0, [r7, #12]
 800114c:	f006 f9d0 	bl	80074f0 <xQueueGenericSendFromISR>
 8001150:	4603      	mov	r3, r0
 8001152:	2b01      	cmp	r3, #1
 8001154:	d101      	bne.n	800115a <csp_queue_enqueue_isr+0x22>
		return CSP_QUEUE_OK;
 8001156:	2300      	movs	r3, #0
 8001158:	e001      	b.n	800115e <csp_queue_enqueue_isr+0x26>
	}
	return CSP_QUEUE_ERROR;
 800115a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800115e:	4618      	mov	r0, r3
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <csp_queue_dequeue>:

int csp_queue_dequeue(csp_queue_handle_t handle, void * buf, uint32_t timeout) {
 8001166:	b580      	push	{r7, lr}
 8001168:	b084      	sub	sp, #16
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_PERIOD_MS;
	if (xQueueReceive(handle, buf, timeout) == pdPASS) {
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	68b9      	ldr	r1, [r7, #8]
 800117c:	68f8      	ldr	r0, [r7, #12]
 800117e:	f006 fa55 	bl	800762c <xQueueReceive>
 8001182:	4603      	mov	r3, r0
 8001184:	2b01      	cmp	r3, #1
 8001186:	d101      	bne.n	800118c <csp_queue_dequeue+0x26>
		return CSP_QUEUE_OK;
 8001188:	2300      	movs	r3, #0
 800118a:	e001      	b.n	8001190 <csp_queue_dequeue+0x2a>
	}
	return CSP_QUEUE_ERROR;
 800118c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <csp_queue_dequeue_isr>:

int csp_queue_dequeue_isr(csp_queue_handle_t handle, void * buf, int * task_woken) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
	if (xQueueReceiveFromISR(handle, buf, (portBASE_TYPE *)task_woken) == pdPASS) {
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	68b9      	ldr	r1, [r7, #8]
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f006 fb21 	bl	80077f0 <xQueueReceiveFromISR>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d101      	bne.n	80011b8 <csp_queue_dequeue_isr+0x20>
		return CSP_QUEUE_OK;
 80011b4:	2300      	movs	r3, #0
 80011b6:	e001      	b.n	80011bc <csp_queue_dequeue_isr+0x24>
	}
	return CSP_QUEUE_ERROR;
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <csp_get_ms>:
#include <csp/arch/csp_time.h>

#include <FreeRTOS.h>
#include <task.h>  // FreeRTOS

uint32_t csp_get_ms(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount() * (1000 / configTICK_RATE_HZ));
 80011c8:	f007 f812 	bl	80081f0 <xTaskGetTickCount>
 80011cc:	4603      	mov	r3, r0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <csp_get_ms_isr>:

uint32_t csp_get_ms_isr(void) {
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCountFromISR() * (1000 / configTICK_RATE_HZ));
 80011d6:	f007 f81b 	bl	8008210 <xTaskGetTickCountFromISR>
 80011da:	4603      	mov	r3, r0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	bd80      	pop	{r7, pc}

080011e0 <csp_input_hook>:

	bif_a = if_a;
	bif_b = if_b;
}

__attribute__((weak)) void csp_input_hook(csp_iface_t * iface, csp_packet_t * packet) {
 80011e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011e2:	b089      	sub	sp, #36	@ 0x24
 80011e4:	af06      	add	r7, sp, #24
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
	csp_print_packet("INP: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %" PRIu16 " VIA: %s\n",
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <csp_input_hook+0x60>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d021      	beq.n	8001236 <csp_input_hook+0x56>
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	8b1b      	ldrh	r3, [r3, #24]
 80011f6:	461d      	mov	r5, r3
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	8b5b      	ldrh	r3, [r3, #26]
 80011fc:	461e      	mov	r6, r3
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	7f1b      	ldrb	r3, [r3, #28]
 8001202:	469c      	mov	ip, r3
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	7f5b      	ldrb	r3, [r3, #29]
 8001208:	461a      	mov	r2, r3
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	7d9b      	ldrb	r3, [r3, #22]
 800120e:	4619      	mov	r1, r3
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	7ddb      	ldrb	r3, [r3, #23]
 8001214:	4618      	mov	r0, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	8a9b      	ldrh	r3, [r3, #20]
 800121a:	461c      	mov	r4, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	9304      	str	r3, [sp, #16]
 8001222:	9403      	str	r4, [sp, #12]
 8001224:	9002      	str	r0, [sp, #8]
 8001226:	9101      	str	r1, [sp, #4]
 8001228:	9200      	str	r2, [sp, #0]
 800122a:	4663      	mov	r3, ip
 800122c:	4632      	mov	r2, r6
 800122e:	4629      	mov	r1, r5
 8001230:	4804      	ldr	r0, [pc, #16]	@ (8001244 <csp_input_hook+0x64>)
 8001232:	f000 fc79 	bl	8001b28 <csp_print_func>
				   packet->id.src, packet->id.dst, packet->id.dport,
				   packet->id.sport, packet->id.pri, packet->id.flags, packet->length, iface->name);
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800123e:	bf00      	nop
 8001240:	20000268 	.word	0x20000268
 8001244:	0800e8c4 	.word	0x0800e8c4

08001248 <csp_buffer_init>:
#define SKBUF_SIZE CSP_BUFFER_ALIGN *((sizeof(csp_skbf_t) + CSP_BUFFER_SIZE + CSP_BUFFER_PACKET_OVERHEAD + (CSP_BUFFER_ALIGN - 1)) / CSP_BUFFER_ALIGN)

// Queue of free CSP buffers
static csp_queue_handle_t csp_buffers;

void csp_buffer_init(void) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
	 * Putting this section in a separate non .bss area, saves some boot time */
	static char csp_buffer_pool[SKBUF_SIZE * CSP_BUFFER_COUNT] __attribute__((section(".noinit"))); // khng c khi to li v 0 khi MCU reset mm khi t n vo section 
	static csp_static_queue_t csp_buffers_queue __attribute__((section(".noinit")));
	static char csp_buffer_queue_data[CSP_BUFFER_COUNT * sizeof(csp_skbf_t *)] __attribute__((section(".noinit")));

	csp_buffers = csp_queue_create_static(CSP_BUFFER_COUNT, sizeof(csp_skbf_t *), csp_buffer_queue_data, &csp_buffers_queue);
 800124e:	4b14      	ldr	r3, [pc, #80]	@ (80012a0 <csp_buffer_init+0x58>)
 8001250:	4a14      	ldr	r2, [pc, #80]	@ (80012a4 <csp_buffer_init+0x5c>)
 8001252:	2104      	movs	r1, #4
 8001254:	2014      	movs	r0, #20
 8001256:	f7ff ff41 	bl	80010dc <csp_queue_create_static>
 800125a:	4603      	mov	r3, r0
 800125c:	4a12      	ldr	r2, [pc, #72]	@ (80012a8 <csp_buffer_init+0x60>)
 800125e:	6013      	str	r3, [r2, #0]

	for (unsigned int i = 0; i < CSP_BUFFER_COUNT; i++) {
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	e014      	b.n	8001290 <csp_buffer_init+0x48>
		csp_skbf_t * buf = (void *)&csp_buffer_pool[i * SKBUF_SIZE];
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f44f 729a 	mov.w	r2, #308	@ 0x134
 800126c:	fb02 f303 	mul.w	r3, r2, r3
 8001270:	4a0e      	ldr	r2, [pc, #56]	@ (80012ac <csp_buffer_init+0x64>)
 8001272:	4413      	add	r3, r2
 8001274:	603b      	str	r3, [r7, #0]
		buf->skbf_addr = buf;
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	605a      	str	r2, [r3, #4]
		csp_queue_enqueue(csp_buffers, &buf, 0);
 800127c:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <csp_buffer_init+0x60>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4639      	mov	r1, r7
 8001282:	2200      	movs	r2, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff3d 	bl	8001104 <csp_queue_enqueue>
	for (unsigned int i = 0; i < CSP_BUFFER_COUNT; i++) {
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3301      	adds	r3, #1
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b13      	cmp	r3, #19
 8001294:	d9e7      	bls.n	8001266 <csp_buffer_init+0x1e>
	}
}
 8001296:	bf00      	nop
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000f84c 	.word	0x2000f84c
 80012a4:	2000f89c 	.word	0x2000f89c
 80012a8:	2000025c 	.word	0x2000025c
 80012ac:	2000e03c 	.word	0x2000e03c

080012b0 <csp_buffer_get_isr>:

void * csp_buffer_get_isr(size_t _data_size) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

	if (_data_size > CSP_BUFFER_SIZE)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012be:	d901      	bls.n	80012c4 <csp_buffer_get_isr+0x14>
		return NULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e026      	b.n	8001312 <csp_buffer_get_isr+0x62>

	csp_skbf_t * buffer = NULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]
	int task_woken = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60bb      	str	r3, [r7, #8]
	csp_queue_dequeue_isr(csp_buffers, &buffer, &task_woken);
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <csp_buffer_get_isr+0x6c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f107 0208 	add.w	r2, r7, #8
 80012d4:	f107 010c 	add.w	r1, r7, #12
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff5d 	bl	8001198 <csp_queue_dequeue_isr>
	if (buffer == NULL) {
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d107      	bne.n	80012f4 <csp_buffer_get_isr+0x44>
		csp_dbg_buffer_out++;
 80012e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <csp_buffer_get_isr+0x70>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	3301      	adds	r3, #1
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <csp_buffer_get_isr+0x70>)
 80012ee:	701a      	strb	r2, [r3, #0]
		return NULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	e00e      	b.n	8001312 <csp_buffer_get_isr+0x62>
	}

	if (buffer != buffer->skbf_addr) {
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d004      	beq.n	8001308 <csp_buffer_get_isr+0x58>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 80012fe:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <csp_buffer_get_isr+0x74>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
		/* Best option here must be to leak the invalid buffer */
		return NULL;
 8001304:	2300      	movs	r3, #0
 8001306:	e004      	b.n	8001312 <csp_buffer_get_isr+0x62>
	}

	buffer->refcount = 1;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2201      	movs	r2, #1
 800130c:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3308      	adds	r3, #8
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000025c 	.word	0x2000025c
 8001320:	20000261 	.word	0x20000261
 8001324:	20000262 	.word	0x20000262

08001328 <csp_buffer_get>:

void * csp_buffer_get(size_t _data_size) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

	if (_data_size > CSP_BUFFER_SIZE) {
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001336:	d904      	bls.n	8001342 <csp_buffer_get+0x1a>
		csp_dbg_errno = CSP_DBG_ERR_MTU_EXCEEDED;
 8001338:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <csp_buffer_get+0x6c>)
 800133a:	2202      	movs	r2, #2
 800133c:	701a      	strb	r2, [r3, #0]
		return NULL;
 800133e:	2300      	movs	r3, #0
 8001340:	e023      	b.n	800138a <csp_buffer_get+0x62>
	}

	csp_skbf_t * buffer = NULL;
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
	csp_queue_dequeue(csp_buffers, &buffer, 0);
 8001346:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <csp_buffer_get+0x70>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f107 010c 	add.w	r1, r7, #12
 800134e:	2200      	movs	r2, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff08 	bl	8001166 <csp_queue_dequeue>
	if (buffer == NULL) {
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d107      	bne.n	800136c <csp_buffer_get+0x44>
		csp_dbg_buffer_out++;
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <csp_buffer_get+0x74>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	3301      	adds	r3, #1
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b0d      	ldr	r3, [pc, #52]	@ (800139c <csp_buffer_get+0x74>)
 8001366:	701a      	strb	r2, [r3, #0]
		return NULL;
 8001368:	2300      	movs	r3, #0
 800136a:	e00e      	b.n	800138a <csp_buffer_get+0x62>
	}

	if (buffer != buffer->skbf_addr) {
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	429a      	cmp	r2, r3
 8001374:	d004      	beq.n	8001380 <csp_buffer_get+0x58>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 8001376:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <csp_buffer_get+0x6c>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
		return NULL;
 800137c:	2300      	movs	r3, #0
 800137e:	e004      	b.n	800138a <csp_buffer_get+0x62>
	}

	buffer->refcount = 1;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2201      	movs	r2, #1
 8001384:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3308      	adds	r3, #8
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000262 	.word	0x20000262
 8001398:	2000025c 	.word	0x2000025c
 800139c:	20000261 	.word	0x20000261

080013a0 <csp_buffer_free_isr>:

void csp_buffer_free_isr(void * packet) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d033      	beq.n	8001416 <csp_buffer_free_isr+0x76>
		// freeing a NULL pointer is OK, e.g. standard free()
		return;
	}

	csp_skbf_t * buf = (void *)(((uint8_t *)packet) - sizeof(csp_skbf_t));
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3b08      	subs	r3, #8
 80013b2:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t)buf % CSP_BUFFER_ALIGN) > 0) {
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <csp_buffer_free_isr+0x26>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 80013be:	4b18      	ldr	r3, [pc, #96]	@ (8001420 <csp_buffer_free_isr+0x80>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
		return;
 80013c4:	e028      	b.n	8001418 <csp_buffer_free_isr+0x78>
	}

	if (buf->skbf_addr != buf) {
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d003      	beq.n	80013d8 <csp_buffer_free_isr+0x38>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 80013d0:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <csp_buffer_free_isr+0x80>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
		return;
 80013d6:	e01f      	b.n	8001418 <csp_buffer_free_isr+0x78>
	}

	if (buf->refcount == 0) {
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d103      	bne.n	80013e8 <csp_buffer_free_isr+0x48>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 80013e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <csp_buffer_free_isr+0x80>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	701a      	strb	r2, [r3, #0]
		return;
 80013e6:	e017      	b.n	8001418 <csp_buffer_free_isr+0x78>
	}

	if (--(buf->refcount) > 0) {
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	3a01      	subs	r2, #1
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <csp_buffer_free_isr+0x5e>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;;
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <csp_buffer_free_isr+0x80>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	701a      	strb	r2, [r3, #0]
		return;
 80013fc:	e00c      	b.n	8001418 <csp_buffer_free_isr+0x78>
	}

	int task_woken = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	60bb      	str	r3, [r7, #8]
	csp_queue_enqueue_isr(csp_buffers, &buf, &task_woken);
 8001402:	4b08      	ldr	r3, [pc, #32]	@ (8001424 <csp_buffer_free_isr+0x84>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f107 0208 	add.w	r2, r7, #8
 800140a:	f107 010c 	add.w	r1, r7, #12
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fe92 	bl	8001138 <csp_queue_enqueue_isr>
 8001414:	e000      	b.n	8001418 <csp_buffer_free_isr+0x78>
		return;
 8001416:	bf00      	nop
}
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000262 	.word	0x20000262
 8001424:	2000025c 	.word	0x2000025c

08001428 <csp_buffer_free>:

void csp_buffer_free(void * packet) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d030      	beq.n	8001498 <csp_buffer_free+0x70>
		/* freeing a NULL pointer is OK, e.g. standard free() */
		return;
	}

	csp_skbf_t * buf = (void *)(((uint8_t *)packet) - sizeof(csp_skbf_t));
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3b08      	subs	r3, #8
 800143a:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t)buf % CSP_BUFFER_ALIGN) > 0) {
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f003 0303 	and.w	r3, r3, #3
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <csp_buffer_free+0x26>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 8001446:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <csp_buffer_free+0x78>)
 8001448:	2201      	movs	r2, #1
 800144a:	701a      	strb	r2, [r3, #0]
		return;
 800144c:	e025      	b.n	800149a <csp_buffer_free+0x72>
	}

	if (buf->skbf_addr != buf) {
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	429a      	cmp	r2, r3
 8001456:	d003      	beq.n	8001460 <csp_buffer_free+0x38>
		csp_dbg_errno = CSP_DBG_ERR_CORRUPT_BUFFER;
 8001458:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <csp_buffer_free+0x78>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
		return;
 800145e:	e01c      	b.n	800149a <csp_buffer_free+0x72>
	}

	if (buf->refcount == 0) {
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d103      	bne.n	8001470 <csp_buffer_free+0x48>
		csp_dbg_errno = CSP_DBG_ERR_ALREADY_FREE;
 8001468:	4b0d      	ldr	r3, [pc, #52]	@ (80014a0 <csp_buffer_free+0x78>)
 800146a:	2203      	movs	r2, #3
 800146c:	701a      	strb	r2, [r3, #0]
		return;
 800146e:	e014      	b.n	800149a <csp_buffer_free+0x72>
	}

	if (--(buf->refcount) > 0) {
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	3a01      	subs	r2, #1
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d003      	beq.n	8001486 <csp_buffer_free+0x5e>
		csp_dbg_errno = CSP_DBG_ERR_REFCOUNT;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <csp_buffer_free+0x78>)
 8001480:	2204      	movs	r2, #4
 8001482:	701a      	strb	r2, [r3, #0]
		return;
 8001484:	e009      	b.n	800149a <csp_buffer_free+0x72>
	}

	csp_queue_enqueue(csp_buffers, &buf, 0);
 8001486:	4b07      	ldr	r3, [pc, #28]	@ (80014a4 <csp_buffer_free+0x7c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f107 010c 	add.w	r1, r7, #12
 800148e:	2200      	movs	r2, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fe37 	bl	8001104 <csp_queue_enqueue>
 8001496:	e000      	b.n	800149a <csp_buffer_free+0x72>
		return;
 8001498:	bf00      	nop
}
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000262 	.word	0x20000262
 80014a4:	2000025c 	.word	0x2000025c

080014a8 <csp_buffer_clone>:

void * csp_buffer_clone(void * buffer) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]

	csp_packet_t * packet = (csp_packet_t *)buffer;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	60fb      	str	r3, [r7, #12]
	if (!packet) {
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <csp_buffer_clone+0x16>
		return NULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	e011      	b.n	80014e2 <csp_buffer_clone+0x3a>
	}

	csp_packet_t * clone = csp_buffer_get(packet->length);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	8a9b      	ldrh	r3, [r3, #20]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff ff30 	bl	8001328 <csp_buffer_get>
 80014c8:	60b8      	str	r0, [r7, #8]
	if (clone) {
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d007      	beq.n	80014e0 <csp_buffer_clone+0x38>
		memcpy(clone, packet, csp_buffer_size());
 80014d0:	f000 f80b 	bl	80014ea <csp_buffer_size>
 80014d4:	4603      	mov	r3, r0
 80014d6:	461a      	mov	r2, r3
 80014d8:	68f9      	ldr	r1, [r7, #12]
 80014da:	68b8      	ldr	r0, [r7, #8]
 80014dc:	f009 ff55 	bl	800b38a <memcpy>
	}

	return clone;
 80014e0:	68bb      	ldr	r3, [r7, #8]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <csp_buffer_size>:

int csp_buffer_remaining(void) {
	return csp_queue_size(csp_buffers);
}

size_t csp_buffer_size(void) {
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0
	return (CSP_BUFFER_SIZE + CSP_BUFFER_PACKET_OVERHEAD);
 80014ee:	f44f 7396 	mov.w	r3, #300	@ 0x12c
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <csp_buffer_data_size>:

size_t csp_buffer_data_size(void) {
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
	return CSP_BUFFER_SIZE;
 8001500:	f44f 7380 	mov.w	r3, #256	@ 0x100
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <csp_conn_enqueue_packet>:
		}
	}
#endif
}

int csp_conn_enqueue_packet(csp_conn_t * conn, csp_packet_t * packet) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]

	if (!conn)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d102      	bne.n	8001526 <csp_conn_enqueue_packet+0x16>
		return CSP_ERR_INVAL;
 8001520:	f06f 0301 	mvn.w	r3, #1
 8001524:	e013      	b.n	800154e <csp_conn_enqueue_packet+0x3e>

	if (csp_queue_enqueue(conn->rx_queue, &packet, 0) != CSP_QUEUE_OK) {
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	4639      	mov	r1, r7
 800152c:	2200      	movs	r2, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fde8 	bl	8001104 <csp_queue_enqueue>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d008      	beq.n	800154c <csp_conn_enqueue_packet+0x3c>
		csp_dbg_conn_ovf++;
 800153a:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <csp_conn_enqueue_packet+0x48>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	3301      	adds	r3, #1
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <csp_conn_enqueue_packet+0x48>)
 8001544:	701a      	strb	r2, [r3, #0]
		return CSP_ERR_NOMEM;
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
 800154a:	e000      	b.n	800154e <csp_conn_enqueue_packet+0x3e>
	}

	return CSP_ERR_NONE;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000264 	.word	0x20000264

0800155c <csp_conn_init>:

void csp_conn_init(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0

	for (int i = 0; i < CSP_CONN_MAX; i++) {
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	e028      	b.n	80015ba <csp_conn_init+0x5e>
		csp_conn_t * conn = &arr_conn[i];
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	22a8      	movs	r2, #168	@ 0xa8
 800156c:	fb02 f303 	mul.w	r3, r2, r3
 8001570:	4a16      	ldr	r2, [pc, #88]	@ (80015cc <csp_conn_init+0x70>)
 8001572:	4413      	add	r3, r2
 8001574:	60bb      	str	r3, [r7, #8]

		conn->sport_outgoing = CSP_PORT_MAX_BIND + 1 + i;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	b2db      	uxtb	r3, r3
 800157a:	3340      	adds	r3, #64	@ 0x40
 800157c:	b2da      	uxtb	r2, r3
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	761a      	strb	r2, [r3, #24]
		conn->state = CONN_CLOSED;
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3304      	adds	r3, #4
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	f3bf 8f5b 	dmb	ish
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	f3bf 8f5b 	dmb	ish
		conn->idin.flags = 0;
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	2200      	movs	r2, #0
 800159a:	725a      	strb	r2, [r3, #9]
		conn->rx_queue = csp_queue_create_static(CSP_CONN_RXQUEUE_LEN, sizeof(csp_packet_t *), conn->rx_queue_static_data, &conn->rx_queue_static);
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	3320      	adds	r3, #32
 80015a6:	2104      	movs	r1, #4
 80015a8:	200a      	movs	r0, #10
 80015aa:	f7ff fd97 	bl	80010dc <csp_queue_create_static>
 80015ae:	4602      	mov	r2, r0
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	61da      	str	r2, [r3, #28]
	for (int i = 0; i < CSP_CONN_MAX; i++) {
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	3301      	adds	r3, #1
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2b07      	cmp	r3, #7
 80015be:	ddd3      	ble.n	8001568 <csp_conn_init+0xc>

#if (CSP_USE_RDP)
		csp_rdp_init(conn);
#endif
	}
}
 80015c0:	bf00      	nop
 80015c2:	bf00      	nop
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000f8ec 	.word	0x2000f8ec

080015d0 <csp_conn_find_existing>:
	}

	return NULL;
}

csp_conn_t * csp_conn_find_existing(csp_id_t * id) {
 80015d0:	b480      	push	{r7}
 80015d2:	b087      	sub	sp, #28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < CSP_CONN_MAX; i++) {
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	e03c      	b.n	8001658 <csp_conn_find_existing+0x88>
		csp_conn_t * conn = &arr_conn[i];
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	22a8      	movs	r2, #168	@ 0xa8
 80015e2:	fb02 f303 	mul.w	r3, r2, r3
 80015e6:	4a21      	ldr	r2, [pc, #132]	@ (800166c <csp_conn_find_existing+0x9c>)
 80015e8:	4413      	add	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
		 * Also this is written using explicit fields, not bitmasks, in order to improve
		 * portability and dual use between different header formats.
		 */

		/* Connection must match dport */
		if (conn->idin.dport != id->dport)
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	7b9a      	ldrb	r2, [r3, #14]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	799b      	ldrb	r3, [r3, #6]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d123      	bne.n	8001640 <csp_conn_find_existing+0x70>
			continue;

		/* Connection must match sport */
		if (conn->idin.sport != id->sport)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	7bda      	ldrb	r2, [r3, #15]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	79db      	ldrb	r3, [r3, #7]
 8001600:	429a      	cmp	r2, r3
 8001602:	d11f      	bne.n	8001644 <csp_conn_find_existing+0x74>
			continue;

		/* Connection must match destination */
		if (conn->idin.dst != id->dst)
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	899a      	ldrh	r2, [r3, #12]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	889b      	ldrh	r3, [r3, #4]
 800160c:	b29b      	uxth	r3, r3
 800160e:	429a      	cmp	r2, r3
 8001610:	d11a      	bne.n	8001648 <csp_conn_find_existing+0x78>
			continue;


		/* Connection must be open */
		if (conn->state != CONN_OPEN)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	3304      	adds	r3, #4
 8001616:	f3bf 8f5b 	dmb	ish
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f3bf 8f5b 	dmb	ish
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d111      	bne.n	800164c <csp_conn_find_existing+0x7c>
			continue;

		/* Connection must be client */
		if (conn->type != CONN_CLIENT)
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	f3bf 8f5b 	dmb	ish
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f3bf 8f5b 	dmb	ish
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d109      	bne.n	8001650 <csp_conn_find_existing+0x80>
			continue;

		/* All conditions found! */
		return conn;
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	e00f      	b.n	8001660 <csp_conn_find_existing+0x90>
			continue;
 8001640:	bf00      	nop
 8001642:	e006      	b.n	8001652 <csp_conn_find_existing+0x82>
			continue;
 8001644:	bf00      	nop
 8001646:	e004      	b.n	8001652 <csp_conn_find_existing+0x82>
			continue;
 8001648:	bf00      	nop
 800164a:	e002      	b.n	8001652 <csp_conn_find_existing+0x82>
			continue;
 800164c:	bf00      	nop
 800164e:	e000      	b.n	8001652 <csp_conn_find_existing+0x82>
			continue;
 8001650:	bf00      	nop
	for (int i = 0; i < CSP_CONN_MAX; i++) {
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	3301      	adds	r3, #1
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	2b07      	cmp	r3, #7
 800165c:	ddbf      	ble.n	80015de <csp_conn_find_existing+0xe>
	}

	return NULL;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	371c      	adds	r7, #28
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	2000f8ec 	.word	0x2000f8ec

08001670 <csp_conn_flush_rx_queue>:

static int csp_conn_flush_rx_queue(csp_conn_t * conn) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]

	csp_packet_t * packet;

	/* Flush packet queues */
	while (csp_queue_dequeue(conn->rx_queue, &packet, 0) == CSP_QUEUE_OK) {
 8001678:	e006      	b.n	8001688 <csp_conn_flush_rx_queue+0x18>
		if (packet != NULL) {
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d003      	beq.n	8001688 <csp_conn_flush_rx_queue+0x18>
			csp_buffer_free(packet);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fed0 	bl	8001428 <csp_buffer_free>
	while (csp_queue_dequeue(conn->rx_queue, &packet, 0) == CSP_QUEUE_OK) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69db      	ldr	r3, [r3, #28]
 800168c:	f107 010c 	add.w	r1, r7, #12
 8001690:	2200      	movs	r2, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fd67 	bl	8001166 <csp_queue_dequeue>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0ed      	beq.n	800167a <csp_conn_flush_rx_queue+0xa>
		}
	}

	return CSP_ERR_NONE;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <csp_conn_allocate>:

csp_conn_t * csp_conn_allocate(csp_conn_type_t type) {
 80016a8:	b490      	push	{r4, r7}
 80016aa:	b08a      	sub	sp, #40	@ 0x28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]

	static uint8_t csp_conn_last_given = 0;

	/* Search for free connection */
	csp_conn_t * conn = NULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
	int i = csp_conn_last_given;
 80016b6:	4b36      	ldr	r3, [pc, #216]	@ (8001790 <csp_conn_allocate+0xe8>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	623b      	str	r3, [r7, #32]
	for (int j = 0; j < CSP_CONN_MAX; j++) {
 80016bc:	2300      	movs	r3, #0
 80016be:	61fb      	str	r3, [r7, #28]
 80016c0:	e03f      	b.n	8001742 <csp_conn_allocate+0x9a>
		i = (i + 1) % CSP_CONN_MAX;
 80016c2:	6a3b      	ldr	r3, [r7, #32]
 80016c4:	3301      	adds	r3, #1
 80016c6:	425a      	negs	r2, r3
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	f002 0207 	and.w	r2, r2, #7
 80016d0:	bf58      	it	pl
 80016d2:	4253      	negpl	r3, r2
 80016d4:	623b      	str	r3, [r7, #32]

		int expected = CONN_CLOSED;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
		if (atomic_compare_exchange_weak(&arr_conn[i].state, &expected, CONN_OPEN)) {
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	22a8      	movs	r2, #168	@ 0xa8
 80016de:	fb02 f303 	mul.w	r3, r2, r3
 80016e2:	4a2c      	ldr	r2, [pc, #176]	@ (8001794 <csp_conn_allocate+0xec>)
 80016e4:	4413      	add	r3, r2
 80016e6:	3304      	adds	r3, #4
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	2301      	movs	r3, #1
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	461c      	mov	r4, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	6818      	ldr	r0, [r3, #0]
 80016fa:	f3bf 8f5b 	dmb	ish
 80016fe:	e852 1f00 	ldrex	r1, [r2]
 8001702:	4281      	cmp	r1, r0
 8001704:	d103      	bne.n	800170e <csp_conn_allocate+0x66>
 8001706:	e842 4c00 	strex	ip, r4, [r2]
 800170a:	f1bc 0f00 	cmp.w	ip, #0
 800170e:	f3bf 8f5b 	dmb	ish
 8001712:	bf0c      	ite	eq
 8001714:	2201      	moveq	r2, #1
 8001716:	2200      	movne	r2, #0
 8001718:	2a00      	cmp	r2, #0
 800171a:	d100      	bne.n	800171e <csp_conn_allocate+0x76>
 800171c:	6019      	str	r1, [r3, #0]
 800171e:	4613      	mov	r3, r2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d00b      	beq.n	800173c <csp_conn_allocate+0x94>
			conn = &arr_conn[i];
 8001724:	6a3b      	ldr	r3, [r7, #32]
 8001726:	22a8      	movs	r2, #168	@ 0xa8
 8001728:	fb02 f303 	mul.w	r3, r2, r3
 800172c:	4a19      	ldr	r2, [pc, #100]	@ (8001794 <csp_conn_allocate+0xec>)
 800172e:	4413      	add	r3, r2
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
			csp_conn_last_given = i;
 8001732:	6a3b      	ldr	r3, [r7, #32]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <csp_conn_allocate+0xe8>)
 8001738:	701a      	strb	r2, [r3, #0]
 800173a:	e005      	b.n	8001748 <csp_conn_allocate+0xa0>
	for (int j = 0; j < CSP_CONN_MAX; j++) {
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	3301      	adds	r3, #1
 8001740:	61fb      	str	r3, [r7, #28]
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	2b07      	cmp	r3, #7
 8001746:	ddbc      	ble.n	80016c2 <csp_conn_allocate+0x1a>
			break;
		}
	}

	if (conn == NULL) {
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	2b00      	cmp	r3, #0
 800174c:	d107      	bne.n	800175e <csp_conn_allocate+0xb6>
		csp_dbg_conn_out++;
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <csp_conn_allocate+0xf0>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	3301      	adds	r3, #1
 8001754:	b2da      	uxtb	r2, r3
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <csp_conn_allocate+0xf0>)
 8001758:	701a      	strb	r2, [r3, #0]
		return NULL;
 800175a:	2300      	movs	r3, #0
 800175c:	e013      	b.n	8001786 <csp_conn_allocate+0xde>
	}

	conn->timestamp = 0;
 800175e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001760:	2200      	movs	r2, #0
 8001762:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	conn->type = type;
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176c:	697a      	ldr	r2, [r7, #20]
 800176e:	f3bf 8f5b 	dmb	ish
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	f3bf 8f5b 	dmb	ish
	conn->idin.flags = 0;
 8001778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177a:	2200      	movs	r2, #0
 800177c:	725a      	strb	r2, [r3, #9]
	conn->idout.flags = 0;
 800177e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001780:	2200      	movs	r2, #0
 8001782:	745a      	strb	r2, [r3, #17]
	return conn;
 8001784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001786:	4618      	mov	r0, r3
 8001788:	3728      	adds	r7, #40	@ 0x28
 800178a:	46bd      	mov	sp, r7
 800178c:	bc90      	pop	{r4, r7}
 800178e:	4770      	bx	lr
 8001790:	20000260 	.word	0x20000260
 8001794:	2000f8ec 	.word	0x2000f8ec
 8001798:	20000263 	.word	0x20000263

0800179c <csp_conn_new>:

csp_conn_t * csp_conn_new(csp_id_t idin, csp_id_t idout) {
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	f107 0408 	add.w	r4, r7, #8
 80017a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80017aa:	4639      	mov	r1, r7
 80017ac:	e881 000c 	stmia.w	r1, {r2, r3}

	/* Allocate connection structure */
	csp_conn_t * conn = csp_conn_allocate(CONN_CLIENT);
 80017b0:	2000      	movs	r0, #0
 80017b2:	f7ff ff79 	bl	80016a8 <csp_conn_allocate>
 80017b6:	6178      	str	r0, [r7, #20]

	if (conn) {
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d017      	beq.n	80017ee <csp_conn_new+0x52>
		/* No lock is needed here, because nobody else *
		 * has a reference to this connection yet.     */
		csp_id_copy(&conn->idin, &idin);
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	3308      	adds	r3, #8
 80017c2:	f107 0208 	add.w	r2, r7, #8
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 fe20 	bl	800240e <csp_id_copy>
		csp_id_copy(&conn->idout, &idout);
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	3310      	adds	r3, #16
 80017d2:	463a      	mov	r2, r7
 80017d4:	4611      	mov	r1, r2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 fe19 	bl	800240e <csp_id_copy>

		conn->timestamp = csp_get_ms();
 80017dc:	f7ff fcf2 	bl	80011c4 <csp_get_ms>
 80017e0:	4602      	mov	r2, r0
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

		/* Ensure connection queue is empty */
		csp_conn_flush_rx_queue(conn);
 80017e8:	6978      	ldr	r0, [r7, #20]
 80017ea:	f7ff ff41 	bl	8001670 <csp_conn_flush_rx_queue>
	}

	return conn;
 80017ee:	697b      	ldr	r3, [r7, #20]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	371c      	adds	r7, #28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd90      	pop	{r4, r7, pc}

080017f8 <csp_close>:

int csp_close(csp_conn_t * conn) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
	return csp_conn_close(conn, CSP_RDP_CLOSED_BY_USERSPACE);
 8001800:	2101      	movs	r1, #1
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f806 	bl	8001814 <csp_conn_close>
 8001808:	4603      	mov	r3, r0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <csp_conn_close>:

int csp_conn_close(csp_conn_t * conn, uint8_t closed_by) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	70fb      	strb	r3, [r7, #3]

	if (conn == NULL) {
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <csp_conn_close+0x16>
		return CSP_ERR_NONE;
 8001826:	2300      	movs	r3, #0
 8001828:	e01d      	b.n	8001866 <csp_conn_close+0x52>
	}

	if (conn->state == CONN_CLOSED) {
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	3304      	adds	r3, #4
 800182e:	f3bf 8f5b 	dmb	ish
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f3bf 8f5b 	dmb	ish
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d104      	bne.n	800184a <csp_conn_close+0x36>
		csp_dbg_errno = CSP_DBG_ERR_ALREADY_CLOSED;
 8001840:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <csp_conn_close+0x5c>)
 8001842:	220a      	movs	r2, #10
 8001844:	701a      	strb	r2, [r3, #0]
		return CSP_ERR_NONE;
 8001846:	2300      	movs	r3, #0
 8001848:	e00d      	b.n	8001866 <csp_conn_close+0x52>
		}
	}
#endif

	/* Ensure connection queue is empty */
	csp_conn_flush_rx_queue(conn);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7ff ff10 	bl	8001670 <csp_conn_flush_rx_queue>
		csp_rdp_queue_flush(conn);
	}
#endif

	/* Set to closed */
	conn->state = CONN_CLOSED;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3304      	adds	r3, #4
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	f3bf 8f5b 	dmb	ish
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	f3bf 8f5b 	dmb	ish
	
	return CSP_ERR_NONE;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000262 	.word	0x20000262

08001874 <csp_connect>:

csp_conn_t * csp_connect(uint8_t prio, uint16_t dest, uint8_t dport, uint32_t timeout, uint32_t opts) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	4603      	mov	r3, r0
 800187e:	71fb      	strb	r3, [r7, #7]
 8001880:	460b      	mov	r3, r1
 8001882:	80bb      	strh	r3, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	71bb      	strb	r3, [r7, #6]

	/* Force options on all connections */
	opts |= csp_conf.conn_dfl_so;
 8001888:	4b48      	ldr	r3, [pc, #288]	@ (80019ac <csp_connect+0x138>)
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800188e:	4313      	orrs	r3, r2
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30

	int source_addr = -1;
 8001892:	f04f 33ff 	mov.w	r3, #4294967295
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
	csp_iface_t * local_interface = csp_iflist_get_by_subnet(dest);
 8001898:	88bb      	ldrh	r3, [r7, #4]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 fd0e 	bl	80022bc <csp_iflist_get_by_subnet>
 80018a0:	6238      	str	r0, [r7, #32]
	if (local_interface) {
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <csp_connect+0x3c>
		source_addr = local_interface->addr;
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80018ae:	e00b      	b.n	80018c8 <csp_connect+0x54>
	} else {
		csp_route_t * route = csp_rtable_find_route(dest);
 80018b0:	88bb      	ldrh	r3, [r7, #4]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f001 fb6c 	bl	8002f90 <csp_rtable_find_route>
 80018b8:	61f8      	str	r0, [r7, #28]
		if (route) {
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <csp_connect+0x54>
			source_addr = route->iface->addr;
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}

	if (source_addr == -1) {
 80018c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ce:	d107      	bne.n	80018e0 <csp_connect+0x6c>
		csp_dbg_conn_noroute++;
 80018d0:	4b37      	ldr	r3, [pc, #220]	@ (80019b0 <csp_connect+0x13c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	4b35      	ldr	r3, [pc, #212]	@ (80019b0 <csp_connect+0x13c>)
 80018da:	701a      	strb	r2, [r3, #0]
		return NULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	e060      	b.n	80019a2 <csp_connect+0x12e>
	}
	
	/* Generate identifier */
	csp_id_t incoming_id, outgoing_id;
	incoming_id.pri = prio;
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	743b      	strb	r3, [r7, #16]
	incoming_id.dst = source_addr;
 80018e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	82bb      	strh	r3, [r7, #20]
	incoming_id.src = dest;
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	827b      	strh	r3, [r7, #18]
	incoming_id.sport = dport;
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	75fb      	strb	r3, [r7, #23]
	incoming_id.flags = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	747b      	strb	r3, [r7, #17]
	outgoing_id.pri = prio;
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	723b      	strb	r3, [r7, #8]
	outgoing_id.dst = dest;
 80018fa:	88bb      	ldrh	r3, [r7, #4]
 80018fc:	81bb      	strh	r3, [r7, #12]
	outgoing_id.src = source_addr;
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	b29b      	uxth	r3, r3
 8001902:	817b      	strh	r3, [r7, #10]
	outgoing_id.dport = dport;
 8001904:	79bb      	ldrb	r3, [r7, #6]
 8001906:	73bb      	strb	r3, [r7, #14]
	outgoing_id.flags = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	727b      	strb	r3, [r7, #9]

	/* Set connection options */
	if (opts & CSP_O_NOCRC32) {
 800190c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800190e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <csp_connect+0xaa>
		opts &= ~CSP_O_CRC32;
 8001916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001918:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800191c:	633b      	str	r3, [r7, #48]	@ 0x30
	}

	if (opts & CSP_O_RDP) {
 800191e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <csp_connect+0xbe>
#if (CSP_USE_RDP)
		incoming_id.flags |= CSP_FRDP;
		outgoing_id.flags |= CSP_FRDP;
#else
		csp_dbg_errno = CSP_DBG_ERR_UNSUPPORTED;
 8001928:	4b22      	ldr	r3, [pc, #136]	@ (80019b4 <csp_connect+0x140>)
 800192a:	2207      	movs	r2, #7
 800192c:	701a      	strb	r2, [r3, #0]
		return NULL;
 800192e:	2300      	movs	r3, #0
 8001930:	e037      	b.n	80019a2 <csp_connect+0x12e>
#endif
	}

	if (opts & CSP_O_HMAC) {
 8001932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	d004      	beq.n	8001946 <csp_connect+0xd2>
#if (CSP_USE_HMAC)
		outgoing_id.flags |= CSP_FHMAC;
		incoming_id.flags |= CSP_FHMAC;
#else
		csp_dbg_errno = CSP_DBG_ERR_UNSUPPORTED;
 800193c:	4b1d      	ldr	r3, [pc, #116]	@ (80019b4 <csp_connect+0x140>)
 800193e:	2207      	movs	r2, #7
 8001940:	701a      	strb	r2, [r3, #0]
		return NULL;
 8001942:	2300      	movs	r3, #0
 8001944:	e02d      	b.n	80019a2 <csp_connect+0x12e>
#endif
	}

	if (opts & CSP_O_CRC32) {
 8001946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800194c:	2b00      	cmp	r3, #0
 800194e:	d009      	beq.n	8001964 <csp_connect+0xf0>
		outgoing_id.flags |= CSP_FCRC32;
 8001950:	7a7b      	ldrb	r3, [r7, #9]
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	b2db      	uxtb	r3, r3
 8001958:	727b      	strb	r3, [r7, #9]
		incoming_id.flags |= CSP_FCRC32;
 800195a:	7c7b      	ldrb	r3, [r7, #17]
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	b2db      	uxtb	r3, r3
 8001962:	747b      	strb	r3, [r7, #17]
	}

	/* Find a new connection */
	csp_conn_t * conn = csp_conn_new(incoming_id, outgoing_id);
 8001964:	f107 0308 	add.w	r3, r7, #8
 8001968:	cb0c      	ldmia	r3, {r2, r3}
 800196a:	f107 0110 	add.w	r1, r7, #16
 800196e:	c903      	ldmia	r1, {r0, r1}
 8001970:	f7ff ff14 	bl	800179c <csp_conn_new>
 8001974:	61b8      	str	r0, [r7, #24]
	if (conn == NULL) {
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d101      	bne.n	8001980 <csp_connect+0x10c>
		return NULL;
 800197c:	2300      	movs	r3, #0
 800197e:	e010      	b.n	80019a2 <csp_connect+0x12e>
	}

	/* Outgoing connections always use pre-defined source port */
	conn->idout.sport = conn->sport_outgoing;
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	7e1a      	ldrb	r2, [r3, #24]
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	75da      	strb	r2, [r3, #23]
	conn->idin.dport = conn->sport_outgoing;
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	7e1a      	ldrb	r2, [r3, #24]
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	739a      	strb	r2, [r3, #14]
	conn->dest_socket = NULL;
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	2200      	movs	r2, #0
 8001994:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

	/* Set connection options */
	conn->opts = opts;
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800199c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		}
	}
#endif

	/* We have a successful connection */
	return conn;
 80019a0:	69bb      	ldr	r3, [r7, #24]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3728      	adds	r7, #40	@ 0x28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20000000 	.word	0x20000000
 80019b0:	20000265 	.word	0x20000265
 80019b4:	20000262 	.word	0x20000262

080019b8 <csp_crc32_memory>:
	0xE330A81A, 0x115B2B19, 0x020BD8ED, 0xF0605BEE, 0x24AA3F05, 0xD6C1BC06, 0xC5914FF2, 0x37FACCF1,
	0x69E9F0D5, 0x9B8273D6, 0x88D28022, 0x7AB90321, 0xAE7367CA, 0x5C18E4C9, 0x4F48173D, 0xBD23943E,
	0xF36E6F75, 0x0105EC76, 0x12551F82, 0xE03E9C81, 0x34F4F86A, 0xC69F7B69, 0xD5CF889D, 0x27A40B9E,
	0x79B737BA, 0x8BDCB4B9, 0x988C474D, 0x6AE7C44E, 0xBE2DA0A5, 0x4C4623A6, 0x5F16D052, 0xAD7D5351};

uint32_t csp_crc32_memory(const uint8_t * data, uint32_t length) {
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
	uint32_t crc;

	crc = 0xFFFFFFFF;
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
 80019c6:	60fb      	str	r3, [r7, #12]
	while (length--)
 80019c8:	e00e      	b.n	80019e8 <csp_crc32_memory+0x30>
#ifdef __AVR__
		crc = pgm_read_dword(&crc_tab[(crc ^ *data++) & 0xFFL]) ^ (crc >> 8);
#else
		crc = crc_tab[(crc ^ *data++) & 0xFFL] ^ (crc >> 8);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	1c5a      	adds	r2, r3, #1
 80019ce:	607a      	str	r2, [r7, #4]
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	461a      	mov	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4053      	eors	r3, r2
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	4a0a      	ldr	r2, [pc, #40]	@ (8001a04 <csp_crc32_memory+0x4c>)
 80019dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	0a1b      	lsrs	r3, r3, #8
 80019e4:	4053      	eors	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]
	while (length--)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	1e5a      	subs	r2, r3, #1
 80019ec:	603a      	str	r2, [r7, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1eb      	bne.n	80019ca <csp_crc32_memory+0x12>
#endif

	return (crc ^ 0xFFFFFFFF);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43db      	mvns	r3, r3
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	0800ead0 	.word	0x0800ead0

08001a08 <csp_crc32_append>:

int csp_crc32_append(csp_packet_t * packet) {
 8001a08:	b590      	push	{r4, r7, lr}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

	uint32_t crc;

	if ((packet->length + sizeof(crc)) > csp_buffer_data_size()) {
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	8a9b      	ldrh	r3, [r3, #20]
 8001a14:	1d1c      	adds	r4, r3, #4
 8001a16:	f7ff fd71 	bl	80014fc <csp_buffer_data_size>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	429c      	cmp	r4, r3
 8001a1e:	d902      	bls.n	8001a26 <csp_crc32_append+0x1e>
		return CSP_ERR_NOMEM;
 8001a20:	f04f 33ff 	mov.w	r3, #4294967295
 8001a24:	e01f      	b.n	8001a66 <csp_crc32_append+0x5e>

	/* Calculate CRC32, convert to network byte order */
#if CSP_21 // In CSP 2.1 we change to include header per default
		crc = csp_crc32_memory((uint8_t *)&packet->id, packet->length + sizeof(packet->id));
#else
		crc = csp_crc32_memory(packet->data, packet->length);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	8a9b      	ldrh	r3, [r3, #20]
 8001a30:	4619      	mov	r1, r3
 8001a32:	4610      	mov	r0, r2
 8001a34:	f7ff ffc0 	bl	80019b8 <csp_crc32_memory>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	60fb      	str	r3, [r7, #12]
#endif

	/* Convert to network byte order */
	crc = csp_htobe32(crc);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f9fb 	bl	8001e3a <csp_htobe32>
 8001a44:	4603      	mov	r3, r0
 8001a46:	60fb      	str	r3, [r7, #12]

	/* Copy checksum to packet */
	memcpy(&packet->data[packet->length], &crc, sizeof(crc));
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	8a9b      	ldrh	r3, [r3, #20]
 8001a4c:	3328      	adds	r3, #40	@ 0x28
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	3304      	adds	r3, #4
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	601a      	str	r2, [r3, #0]
	packet->length += sizeof(crc);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	8a9b      	ldrh	r3, [r3, #20]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	829a      	strh	r2, [r3, #20]

	return CSP_ERR_NONE;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd90      	pop	{r4, r7, pc}

08001a6e <csp_crc32_verify>:

int csp_crc32_verify(csp_packet_t * packet) {
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b084      	sub	sp, #16
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]

	uint32_t crc;

	if (packet->length < sizeof(crc)) {
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	8a9b      	ldrh	r3, [r3, #20]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d802      	bhi.n	8001a84 <csp_crc32_verify+0x16>
		return CSP_ERR_CRC32;
 8001a7e:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001a82:	e04d      	b.n	8001b20 <csp_crc32_verify+0xb2>
	}

	/* Calculate CRC32, convert to network byte order */
	crc = csp_crc32_memory((uint8_t *)&packet->id, packet->length + sizeof(packet->id) - sizeof(crc));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f103 0216 	add.w	r2, r3, #22
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	8a9b      	ldrh	r3, [r3, #20]
 8001a8e:	3304      	adds	r3, #4
 8001a90:	4619      	mov	r1, r3
 8001a92:	4610      	mov	r0, r2
 8001a94:	f7ff ff90 	bl	80019b8 <csp_crc32_memory>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	60fb      	str	r3, [r7, #12]
	crc = csp_htobe32(crc);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f9cb 	bl	8001e3a <csp_htobe32>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	60fb      	str	r3, [r7, #12]

	/* Compare calculated checksum with packet header */
	if (memcmp(&packet->data[packet->length] - sizeof(crc), &crc, sizeof(crc)) != 0) {
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	8a9b      	ldrh	r3, [r3, #20]
 8001aac:	3328      	adds	r3, #40	@ 0x28
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	3304      	adds	r3, #4
 8001ab4:	3b04      	subs	r3, #4
 8001ab6:	f107 010c 	add.w	r1, r7, #12
 8001aba:	2204      	movs	r2, #4
 8001abc:	4618      	mov	r0, r3
 8001abe:	f009 fb54 	bl	800b16a <memcmp>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d024      	beq.n	8001b12 <csp_crc32_verify+0xa4>

		/* CRC32 with header failed, try without header */
		crc = csp_crc32_memory(packet->data, packet->length - sizeof(crc));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	8a9b      	ldrh	r3, [r3, #20]
 8001ad2:	3b04      	subs	r3, #4
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	f7ff ff6e 	bl	80019b8 <csp_crc32_memory>
 8001adc:	4603      	mov	r3, r0
 8001ade:	60fb      	str	r3, [r7, #12]
		crc = csp_htobe32(crc);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f9a9 	bl	8001e3a <csp_htobe32>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	60fb      	str	r3, [r7, #12]

		if (memcmp(&packet->data[packet->length] - sizeof(crc), &crc, sizeof(crc)) != 0) {
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	8a9b      	ldrh	r3, [r3, #20]
 8001af0:	3328      	adds	r3, #40	@ 0x28
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	3304      	adds	r3, #4
 8001af8:	3b04      	subs	r3, #4
 8001afa:	f107 010c 	add.w	r1, r7, #12
 8001afe:	2204      	movs	r2, #4
 8001b00:	4618      	mov	r0, r3
 8001b02:	f009 fb32 	bl	800b16a <memcmp>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d002      	beq.n	8001b12 <csp_crc32_verify+0xa4>
			return CSP_ERR_CRC32;
 8001b0c:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001b10:	e006      	b.n	8001b20 <csp_crc32_verify+0xb2>
		}
		
	}

	/* Strip CRC32 */
	packet->length -= sizeof(crc);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	8a9b      	ldrh	r3, [r3, #20]
 8001b16:	3b04      	subs	r3, #4
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	829a      	strh	r2, [r3, #20]
	return CSP_ERR_NONE;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <csp_print_func>:
    va_start(args, fmt);
    vprintf(fmt, args);
    va_end(args);
}
#else
__attribute__((weak)) void csp_print_func(const char * fmt, ...) {}
 8001b28:	b40f      	push	{r0, r1, r2, r3}
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	b004      	add	sp, #16
 8001b38:	4770      	bx	lr
	...

08001b3c <csp_dedup_is_duplicate>:
/* Store packet CRC's in a ringbuffer */
static uint32_t csp_dedup_array[CSP_DEDUP_COUNT] = {};
static uint32_t csp_dedup_timestamp[CSP_DEDUP_COUNT] = {};
static int csp_dedup_in = 0;

bool csp_dedup_is_duplicate(csp_packet_t * packet) {
 8001b3c:	b590      	push	{r4, r7, lr}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	/* Calculate CRC32 for packet */
	uint32_t crc = csp_crc32_memory((const uint8_t *)&packet->id, packet->length + sizeof(packet->id));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f103 0216 	add.w	r2, r3, #22
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	8a9b      	ldrh	r3, [r3, #20]
 8001b4e:	3308      	adds	r3, #8
 8001b50:	4619      	mov	r1, r3
 8001b52:	4610      	mov	r0, r2
 8001b54:	f7ff ff30 	bl	80019b8 <csp_crc32_memory>
 8001b58:	60b8      	str	r0, [r7, #8]

	/* Check if we have received this packet before */
	for (int i = 0; i < CSP_DEDUP_COUNT; i++) {
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	e015      	b.n	8001b8c <csp_dedup_is_duplicate+0x50>

		/* Check for match */
		if (crc == csp_dedup_array[i]) {
 8001b60:	4a1b      	ldr	r2, [pc, #108]	@ (8001bd0 <csp_dedup_is_duplicate+0x94>)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d10b      	bne.n	8001b86 <csp_dedup_is_duplicate+0x4a>

			/* Check the timestamp */
			if (csp_get_ms() < csp_dedup_timestamp[i] + CSP_DEDUP_WINDOW_MS)
 8001b6e:	f7ff fb29 	bl	80011c4 <csp_get_ms>
 8001b72:	4602      	mov	r2, r0
 8001b74:	4917      	ldr	r1, [pc, #92]	@ (8001bd4 <csp_dedup_is_duplicate+0x98>)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b7c:	3364      	adds	r3, #100	@ 0x64
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d201      	bcs.n	8001b86 <csp_dedup_is_duplicate+0x4a>
				return true;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e020      	b.n	8001bc8 <csp_dedup_is_duplicate+0x8c>
	for (int i = 0; i < CSP_DEDUP_COUNT; i++) {
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b0f      	cmp	r3, #15
 8001b90:	dde6      	ble.n	8001b60 <csp_dedup_is_duplicate+0x24>
		}
	}

	/* If not, insert packet into duplicate list */
	csp_dedup_array[csp_dedup_in] = crc;
 8001b92:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <csp_dedup_is_duplicate+0x9c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	490e      	ldr	r1, [pc, #56]	@ (8001bd0 <csp_dedup_is_duplicate+0x94>)
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	csp_dedup_timestamp[csp_dedup_in] = csp_get_ms();
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <csp_dedup_is_duplicate+0x9c>)
 8001ba0:	681c      	ldr	r4, [r3, #0]
 8001ba2:	f7ff fb0f 	bl	80011c4 <csp_get_ms>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd4 <csp_dedup_is_duplicate+0x98>)
 8001baa:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	csp_dedup_in = (csp_dedup_in + 1) % CSP_DEDUP_COUNT;
 8001bae:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd8 <csp_dedup_is_duplicate+0x9c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	425a      	negs	r2, r3
 8001bb6:	f003 030f 	and.w	r3, r3, #15
 8001bba:	f002 020f 	and.w	r2, r2, #15
 8001bbe:	bf58      	it	pl
 8001bc0:	4253      	negpl	r3, r2
 8001bc2:	4a05      	ldr	r2, [pc, #20]	@ (8001bd8 <csp_dedup_is_duplicate+0x9c>)
 8001bc4:	6013      	str	r3, [r2, #0]

	return false;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd90      	pop	{r4, r7, pc}
 8001bd0:	2000026c 	.word	0x2000026c
 8001bd4:	200002ac 	.word	0x200002ac
 8001bd8:	200002ec 	.word	0x200002ec

08001bdc <csp_hton16>:
/* CSP includes */
#include <csp/csp.h>
#include <csp/csp_endian.h>

/* Convert 16-bit number from host byte order to network byte order */
inline uint16_t __attribute__ ((__const__)) csp_hton16(uint16_t h16) {
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	80fb      	strh	r3, [r7, #6]
#ifdef CSP_BIG_ENDIAN
	return h16;
#else
	return (((h16 & 0xff00) >> 8) |
 8001be6:	88fb      	ldrh	r3, [r7, #6]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	b21a      	sxth	r2, r3
 8001bee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bf2:	021b      	lsls	r3, r3, #8
 8001bf4:	b21b      	sxth	r3, r3
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	b21b      	sxth	r3, r3
 8001bfa:	b29b      	uxth	r3, r3
			((h16 & 0x00ff) << 8));
#endif
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <csp_ntoh16>:

/* Convert 16-bit number from network byte order to host byte order */
inline uint16_t __attribute__ ((__const__)) csp_ntoh16(uint16_t n16) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	80fb      	strh	r3, [r7, #6]
	return csp_hton16(n16);
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ffe1 	bl	8001bdc <csp_hton16>
 8001c1a:	4603      	mov	r3, r0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <csp_hton32>:

/* Convert 32-bit number from host byte order to network byte order */
inline uint32_t __attribute__ ((__const__)) csp_hton32(uint32_t h32) {
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
#ifdef CSP_BIG_ENDIAN
	return h32;
#else
	return (((h32 & 0xff000000) >> 24) |
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	0e1a      	lsrs	r2, r3, #24
			((h32 & 0x000000ff) << 24) |
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	061b      	lsls	r3, r3, #24
	return (((h32 & 0xff000000) >> 24) |
 8001c34:	431a      	orrs	r2, r3
			((h32 & 0x0000ff00) <<  8) |
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
			((h32 & 0x000000ff) << 24) |
 8001c3e:	431a      	orrs	r2, r3
			((h32 & 0x00ff0000) >>  8));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	0a1b      	lsrs	r3, r3, #8
 8001c44:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
			((h32 & 0x0000ff00) <<  8) |
 8001c48:	4313      	orrs	r3, r2
#endif
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <csp_ntoh32>:

/* Convert 32-bit number from network byte order to host byte order */
inline uint32_t __attribute__ ((__const__)) csp_ntoh32(uint32_t n32) {
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
	return csp_hton32(n32);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7ff ffe0 	bl	8001c24 <csp_hton32>
 8001c64:	4603      	mov	r3, r0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <csp_hton64>:

/* Convert 64-bit number from host byte order to network byte order */
inline uint64_t __attribute__ ((__const__)) csp_hton64(uint64_t h64) {
 8001c6e:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001c72:	b099      	sub	sp, #100	@ 0x64
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
#ifdef CSP_BIG_ENDIAN
	return h64;
#else
	return (((h64 & 0xff00000000000000LL) >> 56) |
 8001c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001c7e:	f04f 0400 	mov.w	r4, #0
 8001c82:	f04f 0500 	mov.w	r5, #0
 8001c86:	0e1c      	lsrs	r4, r3, #24
 8001c88:	2500      	movs	r5, #0
			((h64 & 0x00000000000000ffLL) << 56) |
 8001c8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001c8e:	f04f 0000 	mov.w	r0, #0
 8001c92:	f04f 0100 	mov.w	r1, #0
 8001c96:	0611      	lsls	r1, r2, #24
 8001c98:	2000      	movs	r0, #0
	return (((h64 & 0xff00000000000000LL) >> 56) |
 8001c9a:	ea44 0a00 	orr.w	sl, r4, r0
 8001c9e:	ea45 0b01 	orr.w	fp, r5, r1
			((h64 & 0x00ff000000000000LL) >> 40) |
 8001ca2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001ca6:	f04f 0000 	mov.w	r0, #0
 8001caa:	f04f 0100 	mov.w	r1, #0
 8001cae:	0a18      	lsrs	r0, r3, #8
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	f400 487f 	and.w	r8, r0, #65280	@ 0xff00
 8001cb6:	f04f 0900 	mov.w	r9, #0
			((h64 & 0x00000000000000ffLL) << 56) |
 8001cba:	ea4a 0308 	orr.w	r3, sl, r8
 8001cbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8001cc0:	ea4b 0309 	orr.w	r3, fp, r9
 8001cc4:	657b      	str	r3, [r7, #84]	@ 0x54
			((h64 & 0x000000000000ff00LL) << 40) |
 8001cc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001cca:	f04f 0000 	mov.w	r0, #0
 8001cce:	f04f 0100 	mov.w	r1, #0
 8001cd2:	0211      	lsls	r1, r2, #8
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001cda:	f401 037f 	and.w	r3, r1, #16711680	@ 0xff0000
 8001cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
			((h64 & 0x00ff000000000000LL) >> 40) |
 8001ce0:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001ce4:	4623      	mov	r3, r4
 8001ce6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8001cea:	4602      	mov	r2, r0
 8001cec:	4313      	orrs	r3, r2
 8001cee:	643b      	str	r3, [r7, #64]	@ 0x40
 8001cf0:	462b      	mov	r3, r5
 8001cf2:	460a      	mov	r2, r1
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	647b      	str	r3, [r7, #68]	@ 0x44
			((h64 & 0x0000ff0000000000LL) >> 24) |
 8001cf8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001cfc:	f04f 0000 	mov.w	r0, #0
 8001d00:	f04f 0100 	mov.w	r1, #0
 8001d04:	0e10      	lsrs	r0, r2, #24
 8001d06:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d0a:	0e19      	lsrs	r1, r3, #24
 8001d0c:	f400 037f 	and.w	r3, r0, #16711680	@ 0xff0000
 8001d10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d12:	2300      	movs	r3, #0
 8001d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
			((h64 & 0x000000000000ff00LL) << 40) |
 8001d16:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001d1a:	4623      	mov	r3, r4
 8001d1c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001d20:	4602      	mov	r2, r0
 8001d22:	4313      	orrs	r3, r2
 8001d24:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d26:	462b      	mov	r3, r5
 8001d28:	460a      	mov	r2, r1
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	637b      	str	r3, [r7, #52]	@ 0x34
			((h64 & 0x0000000000ff0000LL) << 24) |
 8001d2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d32:	f04f 0000 	mov.w	r0, #0
 8001d36:	f04f 0100 	mov.w	r1, #0
 8001d3a:	0619      	lsls	r1, r3, #24
 8001d3c:	ea41 2112 	orr.w	r1, r1, r2, lsr #8
 8001d40:	0610      	lsls	r0, r2, #24
 8001d42:	2300      	movs	r3, #0
 8001d44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d46:	f401 437f 	and.w	r3, r1, #65280	@ 0xff00
 8001d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			((h64 & 0x0000ff0000000000LL) >> 24) |
 8001d4c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d50:	4623      	mov	r3, r4
 8001d52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d56:	4602      	mov	r2, r0
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	623b      	str	r3, [r7, #32]
 8001d5c:	462b      	mov	r3, r5
 8001d5e:	460a      	mov	r2, r1
 8001d60:	4313      	orrs	r3, r2
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
			((h64 & 0x000000ff00000000LL) >>  8) |
 8001d64:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	f04f 0300 	mov.w	r3, #0
 8001d70:	0a02      	lsrs	r2, r0, #8
 8001d72:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001d76:	0a0b      	lsrs	r3, r1, #8
 8001d78:	f002 437f 	and.w	r3, r2, #4278190080	@ 0xff000000
 8001d7c:	61bb      	str	r3, [r7, #24]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
			((h64 & 0x0000000000ff0000LL) << 24) |
 8001d82:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d86:	4623      	mov	r3, r4
 8001d88:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	462b      	mov	r3, r5
 8001d94:	460a      	mov	r2, r1
 8001d96:	4313      	orrs	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
			((h64 & 0x00000000ff000000LL) <<  8));
 8001d9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	020b      	lsls	r3, r1, #8
 8001da8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8001dac:	0202      	lsls	r2, r0, #8
 8001dae:	2100      	movs	r1, #0
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8001db6:	60fb      	str	r3, [r7, #12]
			((h64 & 0x000000ff00000000LL) >>  8) |
 8001db8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001dbc:	4623      	mov	r3, r4
 8001dbe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	462b      	mov	r3, r5
 8001dca:	460a      	mov	r2, r1
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	e9d7 2300 	ldrd	r2, r3, [r7]
#endif
}
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	3764      	adds	r7, #100	@ 0x64
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001de0:	4770      	bx	lr

08001de2 <csp_ntoh64>:

/* Convert 64-bit number from host byte order to network byte order */
inline uint64_t __attribute__ ((__const__)) csp_ntoh64(uint64_t n64) {
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	e9c7 0100 	strd	r0, r1, [r7]
	return csp_hton64(n64);
 8001dec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001df0:	f7ff ff3d 	bl	8001c6e <csp_hton64>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
}
 8001df8:	4610      	mov	r0, r2
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <csp_htobe16>:

/* Convert 16-bit number from host byte order to big endian byte order */
inline uint16_t __attribute__ ((__const__)) csp_htobe16(uint16_t h16) {
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b082      	sub	sp, #8
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	4603      	mov	r3, r0
 8001e0a:	80fb      	strh	r3, [r7, #6]
	return csp_hton16(h16);
 8001e0c:	88fb      	ldrh	r3, [r7, #6]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff fee4 	bl	8001bdc <csp_hton16>
 8001e14:	4603      	mov	r3, r0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <csp_betoh16>:
			((h16 & 0x00ff) << 8));
#endif
}

/* Convert 16-bit number from big endian byte order to little endian byte order */
inline uint16_t __attribute__ ((__const__)) csp_betoh16(uint16_t be16) {
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	4603      	mov	r3, r0
 8001e26:	80fb      	strh	r3, [r7, #6]
	return csp_ntoh16(be16);
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff feec 	bl	8001c08 <csp_ntoh16>
 8001e30:	4603      	mov	r3, r0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <csp_htobe32>:
inline uint16_t __attribute__ ((__const__)) csp_letoh16(uint16_t le16) {
	return csp_htole16(le16);
}

/* Convert 32-bit number from host byte order to big endian byte order */
inline uint32_t __attribute__ ((__const__)) csp_htobe32(uint32_t h32) {
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
	return csp_hton32(h32);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff feee 	bl	8001c24 <csp_hton32>
 8001e48:	4603      	mov	r3, r0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <csp_betoh32>:
			((h32 & 0x00ff0000) >>  8));
#endif
}

/* Convert 32-bit number from big endian byte order to host byte order */
inline uint32_t __attribute__ ((__const__)) csp_betoh32(uint32_t be32) {
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
	return csp_ntoh32(be32);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fefb 	bl	8001c56 <csp_ntoh32>
 8001e60:	4603      	mov	r3, r0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <csp_htobe64>:
inline uint32_t __attribute__ ((__const__)) csp_letoh32(uint32_t le32) {
	return csp_htole32(le32);
}

/* Convert 64-bit number from host byte order to big endian byte order */
inline uint64_t __attribute__ ((__const__)) csp_htobe64(uint64_t h64) {
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	e9c7 0100 	strd	r0, r1, [r7]
	return csp_hton64(h64);
 8001e74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e78:	f7ff fef9 	bl	8001c6e <csp_hton64>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
}
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <csp_betoh64>:
			((h64 & 0x00000000ff000000LL) <<  8));
#endif
}

/* Convert 64-bit number from big endian byte order to host byte order */
inline uint64_t __attribute__ ((__const__)) csp_betoh64(uint64_t be64) {
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	e9c7 0100 	strd	r0, r1, [r7]
	return csp_ntoh64(be64);
 8001e94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e98:	f7ff ffa3 	bl	8001de2 <csp_ntoh64>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
}
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <csp_id1_prepend>:
#define CSP_ID1_FLAGS_MASK   0xFF
#define CSP_ID1_FLAGS_OFFSET 0

#define CSP_ID1_HEADER_SIZE 4

void csp_id1_prepend(csp_packet_t * packet) {
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]

	/* Pack into 32-bit using host endian */
	uint32_t id1 = ((packet->id.pri << CSP_ID1_PRIO_OFFSET) |
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	7d9b      	ldrb	r3, [r3, #22]
 8001eb6:	079a      	lsls	r2, r3, #30
					(packet->id.dst << CSP_ID1_DST_OFFSET) |
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	8b5b      	ldrh	r3, [r3, #26]
 8001ebc:	051b      	lsls	r3, r3, #20
	uint32_t id1 = ((packet->id.pri << CSP_ID1_PRIO_OFFSET) |
 8001ebe:	431a      	orrs	r2, r3
					(packet->id.src << CSP_ID1_SRC_OFFSET) |
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	8b1b      	ldrh	r3, [r3, #24]
 8001ec4:	065b      	lsls	r3, r3, #25
					(packet->id.dst << CSP_ID1_DST_OFFSET) |
 8001ec6:	431a      	orrs	r2, r3
					(packet->id.dport << CSP_ID1_DPORT_OFFSET) |
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	7f1b      	ldrb	r3, [r3, #28]
 8001ecc:	039b      	lsls	r3, r3, #14
					(packet->id.src << CSP_ID1_SRC_OFFSET) |
 8001ece:	431a      	orrs	r2, r3
					(packet->id.sport << CSP_ID1_SPORT_OFFSET) |
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7f5b      	ldrb	r3, [r3, #29]
 8001ed4:	021b      	lsls	r3, r3, #8
					(packet->id.dport << CSP_ID1_DPORT_OFFSET) |
 8001ed6:	4313      	orrs	r3, r2
					(packet->id.flags << CSP_ID1_FLAGS_OFFSET));
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	7dd2      	ldrb	r2, [r2, #23]
					(packet->id.sport << CSP_ID1_SPORT_OFFSET) |
 8001edc:	4313      	orrs	r3, r2
	uint32_t id1 = ((packet->id.pri << CSP_ID1_PRIO_OFFSET) |
 8001ede:	60fb      	str	r3, [r7, #12]

	/* Convert to big / network endian */
	id1 = csp_htobe32(id1);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff ffa9 	bl	8001e3a <csp_htobe32>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60fb      	str	r3, [r7, #12]

	packet->frame_begin = packet->data - CSP_ID1_HEADER_SIZE;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	332c      	adds	r3, #44	@ 0x2c
 8001ef0:	1f1a      	subs	r2, r3, #4
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	60da      	str	r2, [r3, #12]
	packet->frame_length = packet->length + CSP_ID1_HEADER_SIZE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	8a9b      	ldrh	r3, [r3, #20]
 8001efa:	3304      	adds	r3, #4
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	821a      	strh	r2, [r3, #16]

	memcpy(packet->frame_begin, &id1, CSP_ID1_HEADER_SIZE);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	601a      	str	r2, [r3, #0]
}
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <csp_id1_strip>:

int csp_id1_strip(csp_packet_t * packet) {
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b084      	sub	sp, #16
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]

	if (packet->frame_length < CSP_ID1_HEADER_SIZE) {
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	8a1b      	ldrh	r3, [r3, #16]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d802      	bhi.n	8001f28 <csp_id1_strip+0x16>
		return -1;
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295
 8001f26:	e03b      	b.n	8001fa0 <csp_id1_strip+0x8e>
	}

	/* Get 32 bit in network byte order */
	uint32_t id1 = 0;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
	memcpy(&id1, packet->frame_begin, CSP_ID1_HEADER_SIZE);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	60fb      	str	r3, [r7, #12]
	packet->length = packet->frame_length - CSP_ID1_HEADER_SIZE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	8a1b      	ldrh	r3, [r3, #16]
 8001f38:	3b04      	subs	r3, #4
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	829a      	strh	r2, [r3, #20]

	/* Convert to host order */
	id1 = csp_betoh32(id1);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff85 	bl	8001e52 <csp_betoh32>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60fb      	str	r3, [r7, #12]

	/* Parse header:
	 * Now in easy to work with in 32 bit register */
	packet->id.pri = (id1 >> CSP_ID1_PRIO_OFFSET) & CSP_ID1_PRIO_MASK;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	0f9b      	lsrs	r3, r3, #30
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	759a      	strb	r2, [r3, #22]
	packet->id.dst = (id1 >> CSP_ID1_DST_OFFSET) & CSP_ID1_DST_MASK;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	0d1b      	lsrs	r3, r3, #20
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	835a      	strh	r2, [r3, #26]
	packet->id.src = (id1 >> CSP_ID1_SRC_OFFSET) & CSP_ID1_SRC_MASK;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	0e5b      	lsrs	r3, r3, #25
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	f003 031f 	and.w	r3, r3, #31
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	831a      	strh	r2, [r3, #24]
	packet->id.dport = (id1 >> CSP_ID1_DPORT_OFFSET) & CSP_ID1_DPORT_MASK;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	0b9b      	lsrs	r3, r3, #14
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	771a      	strb	r2, [r3, #28]
	packet->id.sport = (id1 >> CSP_ID1_SPORT_OFFSET) & CSP_ID1_SPORT_MASK;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	0a1b      	lsrs	r3, r3, #8
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	775a      	strb	r2, [r3, #29]
	packet->id.flags = (id1 >> CSP_ID1_FLAGS_OFFSET) & CSP_ID1_FLAGS_MASK;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	75da      	strb	r2, [r3, #23]

	return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <csp_id1_setup_rx>:

void csp_id1_setup_rx(csp_packet_t * packet) {
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
	packet->frame_begin = packet->data - CSP_ID1_HEADER_SIZE;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	332c      	adds	r3, #44	@ 0x2c
 8001fb4:	1f1a      	subs	r2, r3, #4
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	60da      	str	r2, [r3, #12]
	packet->frame_length = 0;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	821a      	strh	r2, [r3, #16]
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <csp_id2_prepend>:
#define CSP_ID2_FLAGS_MASK   0x3F
#define CSP_ID2_FLAGS_OFFSET 0

#define CSP_ID2_HEADER_SIZE 6

void csp_id2_prepend(csp_packet_t * packet) {
 8001fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd0:	b097      	sub	sp, #92	@ 0x5c
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	64f8      	str	r0, [r7, #76]	@ 0x4c

	/* Pack into 64-bit using host endian */
	uint64_t id2 = ((((uint64_t)packet->id.pri) << CSP_ID2_PRIO_OFFSET) |
 8001fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fd8:	7d9b      	ldrb	r3, [r3, #22]
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2200      	movs	r2, #0
 8001fde:	643b      	str	r3, [r7, #64]	@ 0x40
 8001fe0:	647a      	str	r2, [r7, #68]	@ 0x44
 8001fe2:	f04f 0000 	mov.w	r0, #0
 8001fe6:	f04f 0100 	mov.w	r1, #0
 8001fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fec:	0399      	lsls	r1, r3, #14
 8001fee:	2000      	movs	r0, #0
					(((uint64_t)packet->id.dst) << CSP_ID2_DST_OFFSET) |
 8001ff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ff2:	8b5b      	ldrh	r3, [r3, #26]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ffa:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	6bbe      	ldr	r6, [r7, #56]	@ 0x38
 8002006:	0033      	movs	r3, r6
 8002008:	2200      	movs	r2, #0
	uint64_t id2 = ((((uint64_t)packet->id.pri) << CSP_ID2_PRIO_OFFSET) |
 800200a:	ea40 0602 	orr.w	r6, r0, r2
 800200e:	633e      	str	r6, [r7, #48]	@ 0x30
 8002010:	430b      	orrs	r3, r1
 8002012:	637b      	str	r3, [r7, #52]	@ 0x34
					(((uint64_t)packet->id.src) << CSP_ID2_SRC_OFFSET) |
 8002014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002016:	8b1b      	ldrh	r3, [r3, #24]
 8002018:	b29b      	uxth	r3, r3
 800201a:	2200      	movs	r2, #0
 800201c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800201e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002020:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002024:	460b      	mov	r3, r1
 8002026:	0b9d      	lsrs	r5, r3, #14
 8002028:	460b      	mov	r3, r1
 800202a:	049c      	lsls	r4, r3, #18
					(((uint64_t)packet->id.dst) << CSP_ID2_DST_OFFSET) |
 800202c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002030:	460b      	mov	r3, r1
 8002032:	4323      	orrs	r3, r4
 8002034:	623b      	str	r3, [r7, #32]
 8002036:	4613      	mov	r3, r2
 8002038:	432b      	orrs	r3, r5
 800203a:	627b      	str	r3, [r7, #36]	@ 0x24
					(packet->id.dport << CSP_ID2_DPORT_OFFSET) |
 800203c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800203e:	7f1b      	ldrb	r3, [r3, #28]
 8002040:	031b      	lsls	r3, r3, #12
 8002042:	17da      	asrs	r2, r3, #31
 8002044:	61bb      	str	r3, [r7, #24]
 8002046:	61fa      	str	r2, [r7, #28]
					(((uint64_t)packet->id.src) << CSP_ID2_SRC_OFFSET) |
 8002048:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800204c:	4623      	mov	r3, r4
 800204e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002052:	4602      	mov	r2, r0
 8002054:	ea43 0a02 	orr.w	sl, r3, r2
 8002058:	462b      	mov	r3, r5
 800205a:	460a      	mov	r2, r1
 800205c:	ea43 0b02 	orr.w	fp, r3, r2
					(packet->id.sport << CSP_ID2_SPORT_OFFSET) |
 8002060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002062:	7f5b      	ldrb	r3, [r3, #29]
 8002064:	019b      	lsls	r3, r3, #6
 8002066:	17da      	asrs	r2, r3, #31
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	617a      	str	r2, [r7, #20]
					(packet->id.dport << CSP_ID2_DPORT_OFFSET) |
 800206c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002070:	460b      	mov	r3, r1
 8002072:	ea4a 0803 	orr.w	r8, sl, r3
 8002076:	4613      	mov	r3, r2
 8002078:	ea4b 0903 	orr.w	r9, fp, r3
					(packet->id.flags << CSP_ID2_FLAGS_OFFSET));
 800207c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800207e:	7ddb      	ldrb	r3, [r3, #23]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2200      	movs	r2, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	60fa      	str	r2, [r7, #12]
					(packet->id.sport << CSP_ID2_SPORT_OFFSET) |
 8002088:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800208c:	460b      	mov	r3, r1
 800208e:	ea48 0303 	orr.w	r3, r8, r3
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	4613      	mov	r3, r2
 8002096:	ea49 0303 	orr.w	r3, r9, r3
 800209a:	607b      	str	r3, [r7, #4]
	uint64_t id2 = ((((uint64_t)packet->id.pri) << CSP_ID2_PRIO_OFFSET) |
 800209c:	e9d7 3400 	ldrd	r3, r4, [r7]
 80020a0:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

	/* Convert to big / network endian:
	 * We first shift up the 48 bit header to most significant end of the 64-bit */
	id2 = csp_htobe64(id2 << 16);
 80020a4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	f04f 0300 	mov.w	r3, #0
 80020b0:	040b      	lsls	r3, r1, #16
 80020b2:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 80020b6:	0402      	lsls	r2, r0, #16
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	f7ff fed5 	bl	8001e6a <csp_htobe64>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	packet->frame_begin = packet->data - CSP_ID2_HEADER_SIZE;
 80020c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020ca:	332c      	adds	r3, #44	@ 0x2c
 80020cc:	1f9a      	subs	r2, r3, #6
 80020ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020d0:	60da      	str	r2, [r3, #12]
	packet->frame_length = packet->length + CSP_ID2_HEADER_SIZE;
 80020d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020d4:	8a9b      	ldrh	r3, [r3, #20]
 80020d6:	3306      	adds	r3, #6
 80020d8:	b29a      	uxth	r2, r3
 80020da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020dc:	821a      	strh	r2, [r3, #16]

	memcpy(packet->frame_begin, &id2, CSP_ID2_HEADER_SIZE);
 80020de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80020e6:	2206      	movs	r2, #6
 80020e8:	4618      	mov	r0, r3
 80020ea:	f009 f94e 	bl	800b38a <memcpy>
}
 80020ee:	bf00      	nop
 80020f0:	375c      	adds	r7, #92	@ 0x5c
 80020f2:	46bd      	mov	sp, r7
 80020f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080020f8 <csp_id2_strip>:

int csp_id2_strip(csp_packet_t * packet) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

	if (packet->frame_length < CSP_ID2_HEADER_SIZE) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	8a1b      	ldrh	r3, [r3, #16]
 8002104:	2b05      	cmp	r3, #5
 8002106:	d802      	bhi.n	800210e <csp_id2_strip+0x16>
		return -1;
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
 800210c:	e078      	b.n	8002200 <csp_id2_strip+0x108>
	}

	/* Get 48 bit in network byte order:
	 * Most significant byte ends in byte 0 */
	uint64_t id2 = 0;
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	e9c7 2302 	strd	r2, r3, [r7, #8]
	memcpy(&id2, packet->frame_begin, CSP_ID2_HEADER_SIZE);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68d9      	ldr	r1, [r3, #12]
 800211e:	f107 0308 	add.w	r3, r7, #8
 8002122:	2206      	movs	r2, #6
 8002124:	4618      	mov	r0, r3
 8002126:	f009 f930 	bl	800b38a <memcpy>
	packet->length = packet->frame_length - CSP_ID2_HEADER_SIZE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	8a1b      	ldrh	r3, [r3, #16]
 800212e:	3b06      	subs	r3, #6
 8002130:	b29a      	uxth	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	829a      	strh	r2, [r3, #20]

	/* Convert to host order:
	 * Most significant byte ends in byte 7, we then shift down
	 * to get MSB into byte 5 */
	id2 = csp_betoh64(id2) >> 16;
 8002136:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800213a:	4610      	mov	r0, r2
 800213c:	4619      	mov	r1, r3
 800213e:	f7ff fea4 	bl	8001e8a <csp_betoh64>
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	f04f 0300 	mov.w	r3, #0
 800214a:	0c02      	lsrs	r2, r0, #16
 800214c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002150:	0c0b      	lsrs	r3, r1, #16
 8002152:	e9c7 2302 	strd	r2, r3, [r7, #8]

	/* Parse header:
	 * Now in easy to work with in 32 bit register */
	packet->id.pri = (id2 >> CSP_ID2_PRIO_OFFSET) & CSP_ID2_PRIO_MASK;
 8002156:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	0b8a      	lsrs	r2, r1, #14
 8002164:	2300      	movs	r3, #0
 8002166:	b2d3      	uxtb	r3, r2
 8002168:	f003 0303 	and.w	r3, r3, #3
 800216c:	b2da      	uxtb	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	759a      	strb	r2, [r3, #22]
	packet->id.dst = (id2 >> CSP_ID2_DST_OFFSET) & CSP_ID2_DST_MASK;
 8002172:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	f04f 0300 	mov.w	r3, #0
 800217e:	000a      	movs	r2, r1
 8002180:	2300      	movs	r3, #0
 8002182:	b293      	uxth	r3, r2
 8002184:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002188:	b29a      	uxth	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	835a      	strh	r2, [r3, #26]
	packet->id.src = (id2 >> CSP_ID2_SRC_OFFSET) & CSP_ID2_SRC_MASK;
 800218e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	f04f 0300 	mov.w	r3, #0
 800219a:	0c82      	lsrs	r2, r0, #18
 800219c:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80021a0:	0c8b      	lsrs	r3, r1, #18
 80021a2:	b293      	uxth	r3, r2
 80021a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80021a8:	b29a      	uxth	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	831a      	strh	r2, [r3, #24]
	packet->id.dport = (id2 >> CSP_ID2_DPORT_OFFSET) & CSP_ID2_DPORT_MASK;
 80021ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	f04f 0300 	mov.w	r3, #0
 80021ba:	0b02      	lsrs	r2, r0, #12
 80021bc:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80021c0:	0b0b      	lsrs	r3, r1, #12
 80021c2:	b2d3      	uxtb	r3, r2
 80021c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	771a      	strb	r2, [r3, #28]
	packet->id.sport = (id2 >> CSP_ID2_SPORT_OFFSET) & CSP_ID2_SPORT_MASK;
 80021ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	0982      	lsrs	r2, r0, #6
 80021dc:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 80021e0:	098b      	lsrs	r3, r1, #6
 80021e2:	b2d3      	uxtb	r3, r2
 80021e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	775a      	strb	r2, [r3, #29]
	packet->id.flags = (id2 >> CSP_ID2_FLAGS_OFFSET) & CSP_ID2_FLAGS_MASK;
 80021ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021f2:	b2d3      	uxtb	r3, r2
 80021f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	75da      	strb	r2, [r3, #23]

	return 0;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <csp_id2_setup_rx>:

void csp_id2_setup_rx(csp_packet_t * packet) {
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	packet->frame_begin = packet->data - CSP_ID2_HEADER_SIZE;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	332c      	adds	r3, #44	@ 0x2c
 8002214:	1f9a      	subs	r2, r3, #6
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	60da      	str	r2, [r3, #12]
	packet->frame_length = 0;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	821a      	strh	r2, [r3, #16]
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <csp_id_prepend>:
 * to avoid a runtime comparison. But that would also clutter the configuration and expose this
 * to the user. An alternative would be a set of global but non exported function pointers.
 * That would actually be nicer, but it can be done later, it works for now.
 */

void csp_id_prepend(csp_packet_t * packet) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	if (csp_conf.version == 2) {
 8002234:	4b07      	ldr	r3, [pc, #28]	@ (8002254 <csp_id_prepend+0x28>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d103      	bne.n	8002244 <csp_id_prepend+0x18>
		csp_id2_prepend(packet);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff fec5 	bl	8001fcc <csp_id2_prepend>
	} else {
		csp_id1_prepend(packet);
	}
}
 8002242:	e002      	b.n	800224a <csp_id_prepend+0x1e>
		csp_id1_prepend(packet);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff fe30 	bl	8001eaa <csp_id1_prepend>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000000 	.word	0x20000000

08002258 <csp_id_get_host_bits>:
		csp_id1_setup_rx(packet);
		return CSP_ID1_HEADER_SIZE;
	}
}

unsigned int csp_id_get_host_bits(void) {
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
	if (csp_conf.version == 2) {
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <csp_id_get_host_bits+0x1c>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	2b02      	cmp	r3, #2
 8002262:	d101      	bne.n	8002268 <csp_id_get_host_bits+0x10>
		return CSP_ID2_HOST_SIZE;
 8002264:	230e      	movs	r3, #14
 8002266:	e000      	b.n	800226a <csp_id_get_host_bits+0x12>
	} else {
		return CSP_ID1_HOST_SIZE;
 8002268:	2305      	movs	r3, #5
	}
}
 800226a:	4618      	mov	r0, r3
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	20000000 	.word	0x20000000

08002278 <csp_id_is_broadcast>:

unsigned int csp_id_get_max_port(void) {
	return ((1 << (CSP_ID2_PORT_SIZE)) - 1);
}

int csp_id_is_broadcast(uint16_t addr, uint16_t netmask) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	460a      	mov	r2, r1
 8002282:	80fb      	strh	r3, [r7, #6]
 8002284:	4613      	mov	r3, r2
 8002286:	80bb      	strh	r3, [r7, #4]
	uint16_t hostmask = (1 << (csp_id_get_host_bits() - netmask)) - 1;
 8002288:	f7ff ffe6 	bl	8002258 <csp_id_get_host_bits>
 800228c:	4602      	mov	r2, r0
 800228e:	88bb      	ldrh	r3, [r7, #4]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2201      	movs	r2, #1
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	b29b      	uxth	r3, r3
 800229a:	3b01      	subs	r3, #1
 800229c:	81fb      	strh	r3, [r7, #14]
	if ((addr & hostmask) == hostmask) {
 800229e:	88fa      	ldrh	r2, [r7, #6]
 80022a0:	89fb      	ldrh	r3, [r7, #14]
 80022a2:	4013      	ands	r3, r2
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	89fa      	ldrh	r2, [r7, #14]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d101      	bne.n	80022b0 <csp_id_is_broadcast+0x38>
		return 1;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <csp_id_is_broadcast+0x3a>
	}
	return 0;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <csp_iflist_get_by_subnet>:
#include <csp/csp_debug.h>

/* Interfaces are stored in a linked list */
static csp_iface_t * interfaces = NULL;

csp_iface_t * csp_iflist_get_by_subnet(uint16_t addr) {
 80022bc:	b590      	push	{r4, r7, lr}
 80022be:	b087      	sub	sp, #28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	80fb      	strh	r3, [r7, #6]

	csp_iface_t * ifc = interfaces;
 80022c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <csp_iflist_get_by_subnet+0x74>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	617b      	str	r3, [r7, #20]
	while (ifc) {
 80022cc:	e028      	b.n	8002320 <csp_iflist_get_by_subnet+0x64>

		/* Reject searches involving subnets, if the netmask is invalud */
		if (ifc->netmask == 0) {
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	885b      	ldrh	r3, [r3, #2]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d103      	bne.n	80022de <csp_iflist_get_by_subnet+0x22>
			ifc = ifc->next;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	617b      	str	r3, [r7, #20]
			continue;
 80022dc:	e020      	b.n	8002320 <csp_iflist_get_by_subnet+0x64>
		}

		/* Look if address is within subnet */
		uint16_t netmask = ((1 << ifc->netmask) - 1) << (csp_id_get_host_bits() - ifc->netmask);
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	885b      	ldrh	r3, [r3, #2]
 80022e2:	461a      	mov	r2, r3
 80022e4:	2301      	movs	r3, #1
 80022e6:	4093      	lsls	r3, r2
 80022e8:	1e5c      	subs	r4, r3, #1
 80022ea:	f7ff ffb5 	bl	8002258 <csp_id_get_host_bits>
 80022ee:	4602      	mov	r2, r0
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	885b      	ldrh	r3, [r3, #2]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	fa04 f303 	lsl.w	r3, r4, r3
 80022fa:	827b      	strh	r3, [r7, #18]
		uint16_t network_a = ifc->addr & netmask;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	881a      	ldrh	r2, [r3, #0]
 8002300:	8a7b      	ldrh	r3, [r7, #18]
 8002302:	4013      	ands	r3, r2
 8002304:	823b      	strh	r3, [r7, #16]
		uint16_t network_b = addr & netmask;
 8002306:	88fa      	ldrh	r2, [r7, #6]
 8002308:	8a7b      	ldrh	r3, [r7, #18]
 800230a:	4013      	ands	r3, r2
 800230c:	81fb      	strh	r3, [r7, #14]
		if (network_a == network_b) {
 800230e:	8a3a      	ldrh	r2, [r7, #16]
 8002310:	89fb      	ldrh	r3, [r7, #14]
 8002312:	429a      	cmp	r2, r3
 8002314:	d101      	bne.n	800231a <csp_iflist_get_by_subnet+0x5e>
			return ifc;
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	e006      	b.n	8002328 <csp_iflist_get_by_subnet+0x6c>
		}

		ifc = ifc->next;
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	617b      	str	r3, [r7, #20]
	while (ifc) {
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1d3      	bne.n	80022ce <csp_iflist_get_by_subnet+0x12>
	}

	return NULL;
 8002326:	2300      	movs	r3, #0

}
 8002328:	4618      	mov	r0, r3
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	bd90      	pop	{r4, r7, pc}
 8002330:	200002f0 	.word	0x200002f0

08002334 <csp_iflist_add>:
		ifc = ifc->next;
	}
	return NULL;
}

int csp_iflist_add(csp_iface_t * ifc) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

	ifc->next = NULL;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Add interface to pool */
	if (interfaces == NULL) {
 8002342:	4b18      	ldr	r3, [pc, #96]	@ (80023a4 <csp_iflist_add+0x70>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d103      	bne.n	8002352 <csp_iflist_add+0x1e>
		/* This is the first interface to be added */
		interfaces = ifc;
 800234a:	4a16      	ldr	r2, [pc, #88]	@ (80023a4 <csp_iflist_add+0x70>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6013      	str	r3, [r2, #0]
 8002350:	e022      	b.n	8002398 <csp_iflist_add+0x64>
	} else {
		/* Insert interface last if not already in pool */
		csp_iface_t * last = NULL;
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 8002356:	4b13      	ldr	r3, [pc, #76]	@ (80023a4 <csp_iflist_add+0x70>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	e016      	b.n	800238c <csp_iflist_add+0x58>
			if ((i == ifc) || (strncmp(ifc->name, i->name, CSP_IFLIST_NAME_MAX) == 0)) {
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	429a      	cmp	r2, r3
 8002364:	d00a      	beq.n	800237c <csp_iflist_add+0x48>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6858      	ldr	r0, [r3, #4]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	220a      	movs	r2, #10
 8002370:	4619      	mov	r1, r3
 8002372:	f008 ff12 	bl	800b19a <strncmp>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d102      	bne.n	8002382 <csp_iflist_add+0x4e>
				return CSP_ERR_ALREADY;
 800237c:	f06f 0306 	mvn.w	r3, #6
 8002380:	e00b      	b.n	800239a <csp_iflist_add+0x66>
			}
			last = i;
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e5      	bne.n	800235e <csp_iflist_add+0x2a>
		}

		last->next = ifc;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40
	}

	return CSP_ERR_NONE;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200002f0 	.word	0x200002f0

080023a8 <csp_init>:

uint16_t csp_get_address(void) {
	return csp_conf.address;
}

void csp_init(void) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0

	csp_buffer_init(); // cp b nh ni cho CSP (packet buffer)
 80023ac:	f7fe ff4c 	bl	8001248 <csp_buffer_init>
	csp_conn_init(); // khi to h thng qun l kt ni
 80023b0:	f7ff f8d4 	bl	800155c <csp_conn_init>
	csp_qfifo_init(); // Khi to FIFO queue cho cc packet ch x l.
 80023b4:	f000 fb20 	bl	80029f8 <csp_qfifo_init>
//	csp_iflist_add(&csp_if_lo); // Thm interface (giao din loopback) vo danh sch cc giao din ca h thng CSP.
//								// (giao din loopback) vo danh sch cc giao din ca h thng CSP.
//
//	/* Register loopback route */
//	csp_rtable_set(0, 14, &csp_if_lo, CSP_NO_VIA_ADDRESS); // thit lp routing table (bng nh tuyn) cho node.
}
 80023b8:	bf00      	nop
 80023ba:	bd80      	pop	{r7, pc}

080023bc <csp_read>:
	}

	return NULL;
}

csp_packet_t * csp_read(csp_conn_t * conn, uint32_t timeout) {
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]

	csp_packet_t * packet = NULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	60bb      	str	r3, [r7, #8]

	if ((conn == NULL) || (conn->state != CONN_OPEN)) {
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00a      	beq.n	80023e6 <csp_read+0x2a>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3304      	adds	r3, #4
 80023d4:	f3bf 8f5b 	dmb	ish
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f3bf 8f5b 	dmb	ish
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d001      	beq.n	80023ea <csp_read+0x2e>
		return NULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	e00d      	b.n	8002406 <csp_read+0x4a>
	if (timeout && (conn->idin.flags & CSP_FRDP) && (timeout < conn->rdp.conn_timeout)) {
		timeout = conn->rdp.conn_timeout;
	}
#endif

	if (csp_queue_dequeue(conn->rx_queue, &packet, timeout) != CSP_QUEUE_OK) {
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	f107 0108 	add.w	r1, r7, #8
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe feb6 	bl	8001166 <csp_queue_dequeue>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <csp_read+0x48>
		return NULL;
 8002400:	2300      	movs	r3, #0
 8002402:	e000      	b.n	8002406 <csp_read+0x4a>
	if ((conn->idin.flags & CSP_FRDP) && conn->rdp.delayed_acks) {
		csp_rdp_check_ack(conn);
	}
#endif

	return packet;
 8002404:	68bb      	ldr	r3, [r7, #8]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <csp_id_copy>:

/* Provide a safe method to copy type safe, between two csp ids */
void csp_id_copy(csp_id_t * target, csp_id_t * source) {
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
 8002416:	6039      	str	r1, [r7, #0]
	target->pri = source->pri;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	781a      	ldrb	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	701a      	strb	r2, [r3, #0]
	target->dst = source->dst;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	889b      	ldrh	r3, [r3, #4]
 8002424:	b29a      	uxth	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	809a      	strh	r2, [r3, #4]
	target->src = source->src;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	885b      	ldrh	r3, [r3, #2]
 800242e:	b29a      	uxth	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	805a      	strh	r2, [r3, #2]
	target->dport = source->dport;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	799a      	ldrb	r2, [r3, #6]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	719a      	strb	r2, [r3, #6]
	target->sport = source->sport;
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	79da      	ldrb	r2, [r3, #7]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	71da      	strb	r2, [r3, #7]
	target->flags = source->flags;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	785a      	ldrb	r2, [r3, #1]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	705a      	strb	r2, [r3, #1]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <csp_send_direct>:

int csp_send_direct(csp_id_t idout, csp_packet_t * packet, int from_me) {
 8002458:	b590      	push	{r4, r7, lr}
 800245a:	b08b      	sub	sp, #44	@ 0x2c
 800245c:	af02      	add	r7, sp, #8
 800245e:	f107 0408 	add.w	r4, r7, #8
 8002462:	e884 0003 	stmia.w	r4, {r0, r1}
 8002466:	607a      	str	r2, [r7, #4]
 8002468:	603b      	str	r3, [r7, #0]

	int ret;

	/* Try to find the destination on any local subnets */
	csp_iface_t * local_interface = csp_iflist_get_by_subnet(idout.dst);
 800246a:	89bb      	ldrh	r3, [r7, #12]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff25 	bl	80022bc <csp_iflist_get_by_subnet>
 8002472:	61b8      	str	r0, [r7, #24]
	if (local_interface) {
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d010      	beq.n	800249c <csp_send_direct+0x44>
		idout.src = local_interface->addr;
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	817b      	strh	r3, [r7, #10]
		ret = csp_send_direct_iface(idout, packet, local_interface, CSP_NO_VIA_ADDRESS, 1);
 8002480:	2301      	movs	r3, #1
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	f107 0108 	add.w	r1, r7, #8
 8002492:	c903      	ldmia	r1, {r0, r1}
 8002494:	f000 f86c 	bl	8002570 <csp_send_direct_iface>
 8002498:	61f8      	str	r0, [r7, #28]
 800249a:	e023      	b.n	80024e4 <csp_send_direct+0x8c>

	/* Otherwise, resort to the routing table for help */		
	} else {
		csp_route_t * route = csp_rtable_find_route(idout.dst);
 800249c:	89bb      	ldrh	r3, [r7, #12]
 800249e:	4618      	mov	r0, r3
 80024a0:	f000 fd76 	bl	8002f90 <csp_rtable_find_route>
 80024a4:	6178      	str	r0, [r7, #20]
		if (route == NULL) {
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d108      	bne.n	80024be <csp_send_direct+0x66>
			csp_dbg_conn_noroute++;
 80024ac:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <csp_send_direct+0x98>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	3301      	adds	r3, #1
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <csp_send_direct+0x98>)
 80024b6:	701a      	strb	r2, [r3, #0]
			return CSP_ERR_TX;
 80024b8:	f06f 0309 	mvn.w	r3, #9
 80024bc:	e013      	b.n	80024e6 <csp_send_direct+0x8e>
		}
		idout.src = route->iface->addr;
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	817b      	strh	r3, [r7, #10]
		ret = csp_send_direct_iface(idout, packet, route->iface, route->via, 1);
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	889b      	ldrh	r3, [r3, #4]
 80024ce:	2101      	movs	r1, #1
 80024d0:	9101      	str	r1, [sp, #4]
 80024d2:	9300      	str	r3, [sp, #0]
 80024d4:	4613      	mov	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	f107 0108 	add.w	r1, r7, #8
 80024dc:	c903      	ldmia	r1, {r0, r1}
 80024de:	f000 f847 	bl	8002570 <csp_send_direct_iface>
 80024e2:	61f8      	str	r0, [r7, #28]
	}
	return ret;
 80024e4:	69fb      	ldr	r3, [r7, #28]

}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3724      	adds	r7, #36	@ 0x24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd90      	pop	{r4, r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000265 	.word	0x20000265

080024f4 <csp_output_hook>:

__attribute__((weak)) void csp_output_hook(csp_id_t idout, csp_packet_t * packet, csp_iface_t * iface, uint16_t via, int from_me) {
 80024f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024f8:	b08a      	sub	sp, #40	@ 0x28
 80024fa:	af06      	add	r7, sp, #24
 80024fc:	f107 0408 	add.w	r4, r7, #8
 8002500:	e884 0003 	stmia.w	r4, {r0, r1}
 8002504:	607a      	str	r2, [r7, #4]
 8002506:	603b      	str	r3, [r7, #0]
	csp_print_packet("OUT: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %u VIA: %s (%u)\n",
 8002508:	4b17      	ldr	r3, [pc, #92]	@ (8002568 <csp_output_hook+0x74>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d025      	beq.n	800255c <csp_output_hook+0x68>
 8002510:	897b      	ldrh	r3, [r7, #10]
 8002512:	469c      	mov	ip, r3
 8002514:	89bb      	ldrh	r3, [r7, #12]
 8002516:	469e      	mov	lr, r3
 8002518:	7bbb      	ldrb	r3, [r7, #14]
 800251a:	4698      	mov	r8, r3
 800251c:	7bfb      	ldrb	r3, [r7, #15]
 800251e:	4618      	mov	r0, r3
 8002520:	7a3b      	ldrb	r3, [r7, #8]
 8002522:	461c      	mov	r4, r3
 8002524:	7a7b      	ldrb	r3, [r7, #9]
 8002526:	461d      	mov	r5, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	8a9b      	ldrh	r3, [r3, #20]
 800252c:	461e      	mov	r6, r3
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002534:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002538:	428b      	cmp	r3, r1
 800253a:	d001      	beq.n	8002540 <csp_output_hook+0x4c>
 800253c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800253e:	e000      	b.n	8002542 <csp_output_hook+0x4e>
 8002540:	89bb      	ldrh	r3, [r7, #12]
 8002542:	9305      	str	r3, [sp, #20]
 8002544:	9204      	str	r2, [sp, #16]
 8002546:	9603      	str	r6, [sp, #12]
 8002548:	9502      	str	r5, [sp, #8]
 800254a:	9401      	str	r4, [sp, #4]
 800254c:	9000      	str	r0, [sp, #0]
 800254e:	4643      	mov	r3, r8
 8002550:	4672      	mov	r2, lr
 8002552:	4661      	mov	r1, ip
 8002554:	4805      	ldr	r0, [pc, #20]	@ (800256c <csp_output_hook+0x78>)
 8002556:	f7ff fae7 	bl	8001b28 <csp_print_func>
				idout.src, idout.dst, idout.dport, idout.sport, idout.pri, idout.flags, packet->length, iface->name, (via != CSP_NO_VIA_ADDRESS) ? via : idout.dst);
	return;
 800255a:	bf00      	nop
 800255c:	bf00      	nop
}
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002566:	bf00      	nop
 8002568:	20000268 	.word	0x20000268
 800256c:	0800e928 	.word	0x0800e928

08002570 <csp_send_direct_iface>:

int csp_send_direct_iface(csp_id_t idout, csp_packet_t * packet, csp_iface_t * iface, uint16_t via, int from_me) {
 8002570:	b590      	push	{r4, r7, lr}
 8002572:	b089      	sub	sp, #36	@ 0x24
 8002574:	af02      	add	r7, sp, #8
 8002576:	f107 0408 	add.w	r4, r7, #8
 800257a:	e884 0003 	stmia.w	r4, {r0, r1}
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	603b      	str	r3, [r7, #0]

	if (iface == NULL) {
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d106      	bne.n	8002596 <csp_send_direct_iface+0x26>
		csp_dbg_conn_noroute++;
 8002588:	4b36      	ldr	r3, [pc, #216]	@ (8002664 <csp_send_direct_iface+0xf4>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	3301      	adds	r3, #1
 800258e:	b2da      	uxtb	r2, r3
 8002590:	4b34      	ldr	r3, [pc, #208]	@ (8002664 <csp_send_direct_iface+0xf4>)
 8002592:	701a      	strb	r2, [r3, #0]
		goto err;
 8002594:	e060      	b.n	8002658 <csp_send_direct_iface+0xe8>
	}

	csp_output_hook(idout, packet, iface, via, from_me);
 8002596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002598:	9301      	str	r3, [sp, #4]
 800259a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	f107 0108 	add.w	r1, r7, #8
 80025a6:	c903      	ldmia	r1, {r0, r1}
 80025a8:	f7ff ffa4 	bl	80024f4 <csp_output_hook>

	/* Copy identifier to packet (before crc and hmac) */
	csp_id_copy(&packet->id, &idout);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3316      	adds	r3, #22
 80025b0:	f107 0208 	add.w	r2, r7, #8
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff ff29 	bl	800240e <csp_id_copy>

#if (CSP_USE_PROMISC)
	/* Loopback traffic is added to promisc queue by the router */
	if (from_me && (iface != &csp_if_lo)) {
 80025bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d006      	beq.n	80025d0 <csp_send_direct_iface+0x60>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	4a28      	ldr	r2, [pc, #160]	@ (8002668 <csp_send_direct_iface+0xf8>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d002      	beq.n	80025d0 <csp_send_direct_iface+0x60>
		csp_promisc_add(packet);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f9e0 	bl	8002990 <csp_promisc_add>
	}
#endif

	/* Only encrypt packets from the current node */
	if (from_me) {
 80025d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d013      	beq.n	80025fe <csp_send_direct_iface+0x8e>

		/* Append HMAC */
		if (idout.flags & CSP_FHMAC) {
 80025d6:	7a7b      	ldrb	r3, [r7, #9]
 80025d8:	f003 0308 	and.w	r3, r3, #8
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <csp_send_direct_iface+0x78>
			if (csp_hmac_append(packet, false) != CSP_ERR_NONE) {
				/* HMAC append failed */
				goto tx_err;
			}
#else
			csp_dbg_errno = CSP_DBG_ERR_UNSUPPORTED;
 80025e0:	4b22      	ldr	r3, [pc, #136]	@ (800266c <csp_send_direct_iface+0xfc>)
 80025e2:	2207      	movs	r2, #7
 80025e4:	701a      	strb	r2, [r3, #0]
			goto tx_err;
 80025e6:	e032      	b.n	800264e <csp_send_direct_iface+0xde>
#endif
		}

		/* Append CRC32 */
		if (idout.flags & CSP_FCRC32) {
 80025e8:	7a7b      	ldrb	r3, [r7, #9]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d005      	beq.n	80025fe <csp_send_direct_iface+0x8e>
			/* Calculate and add CRC32 (does not include header for backwards compatability with csp1.x) */
			if (csp_crc32_append(packet) != CSP_ERR_NONE) {
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7ff fa08 	bl	8001a08 <csp_crc32_append>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d122      	bne.n	8002644 <csp_send_direct_iface+0xd4>
		}

	}

	/* Store length before passing to interface */
	uint16_t bytes = packet->length;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	8a9b      	ldrh	r3, [r3, #20]
 8002602:	82fb      	strh	r3, [r7, #22]
	uint16_t mtu = iface->mtu;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	8a9b      	ldrh	r3, [r3, #20]
 8002608:	82bb      	strh	r3, [r7, #20]

	if (mtu > 0 && bytes > mtu)
 800260a:	8abb      	ldrh	r3, [r7, #20]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <csp_send_direct_iface+0xa8>
 8002610:	8afa      	ldrh	r2, [r7, #22]
 8002612:	8abb      	ldrh	r3, [r7, #20]
 8002614:	429a      	cmp	r2, r3
 8002616:	d817      	bhi.n	8002648 <csp_send_direct_iface+0xd8>
		goto tx_err;

	if ((*iface->nexthop)(iface, via, packet) != CSP_ERR_NONE)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6838      	ldr	r0, [r7, #0]
 8002622:	4798      	blx	r3
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d110      	bne.n	800264c <csp_send_direct_iface+0xdc>
		goto tx_err;

	iface->tx++;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	619a      	str	r2, [r3, #24]
	iface->txbytes += bytes;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002638:	8afb      	ldrh	r3, [r7, #22]
 800263a:	441a      	add	r2, r3
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	635a      	str	r2, [r3, #52]	@ 0x34
	return CSP_ERR_NONE;
 8002640:	2300      	movs	r3, #0
 8002642:	e00b      	b.n	800265c <csp_send_direct_iface+0xec>
				goto tx_err;
 8002644:	bf00      	nop
 8002646:	e002      	b.n	800264e <csp_send_direct_iface+0xde>
		goto tx_err;
 8002648:	bf00      	nop
 800264a:	e000      	b.n	800264e <csp_send_direct_iface+0xde>
		goto tx_err;
 800264c:	bf00      	nop

tx_err:
	iface->tx_error++;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	621a      	str	r2, [r3, #32]
err:
	return CSP_ERR_TX;
 8002658:	f06f 0309 	mvn.w	r3, #9
}
 800265c:	4618      	mov	r0, r3
 800265e:	371c      	adds	r7, #28
 8002660:	46bd      	mov	sp, r7
 8002662:	bd90      	pop	{r4, r7, pc}
 8002664:	20000265 	.word	0x20000265
 8002668:	20000018 	.word	0x20000018
 800266c:	20000262 	.word	0x20000262

08002670 <csp_send>:

void csp_send(csp_conn_t * conn, csp_packet_t * packet) {
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]

	if (packet == NULL) {
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d01f      	beq.n	80026c0 <csp_send+0x50>
		return;
	}

	if ((conn == NULL) || (conn->state != CONN_OPEN)) {
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00a      	beq.n	800269c <csp_send+0x2c>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3304      	adds	r3, #4
 800268a:	f3bf 8f5b 	dmb	ish
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f3bf 8f5b 	dmb	ish
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d003      	beq.n	80026a4 <csp_send+0x34>
		csp_buffer_free(packet);
 800269c:	6838      	ldr	r0, [r7, #0]
 800269e:	f7fe fec3 	bl	8001428 <csp_buffer_free>
		return;
 80026a2:	e00e      	b.n	80026c2 <csp_send+0x52>
			return;
		}
	}
#endif

	if (csp_send_direct(conn->idout, packet, 1) != CSP_ERR_NONE) {
 80026a4:	6879      	ldr	r1, [r7, #4]
 80026a6:	2301      	movs	r3, #1
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	3110      	adds	r1, #16
 80026ac:	c903      	ldmia	r1, {r0, r1}
 80026ae:	f7ff fed3 	bl	8002458 <csp_send_direct>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <csp_send+0x52>
		csp_buffer_free(packet);
 80026b8:	6838      	ldr	r0, [r7, #0]
 80026ba:	f7fe feb5 	bl	8001428 <csp_buffer_free>
		return;
 80026be:	e000      	b.n	80026c2 <csp_send+0x52>
		return;
 80026c0:	bf00      	nop
	}
}
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <csp_transaction_persistent>:
void csp_send_prio(uint8_t prio, csp_conn_t * conn, csp_packet_t * packet) {
	conn->idout.pri = prio;
	csp_send(conn, packet);
}

int csp_transaction_persistent(csp_conn_t * conn, uint32_t timeout, void * outbuf, int outlen, void * inbuf, int inlen) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
 80026d4:	603b      	str	r3, [r7, #0]

	int size = (inlen > outlen) ? inlen : outlen;
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026da:	4293      	cmp	r3, r2
 80026dc:	bfb8      	it	lt
 80026de:	4613      	movlt	r3, r2
 80026e0:	61fb      	str	r3, [r7, #28]
	csp_packet_t * packet = csp_buffer_get(size);
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fe fe1f 	bl	8001328 <csp_buffer_get>
 80026ea:	61b8      	str	r0, [r7, #24]
	if (packet == NULL)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <csp_transaction_persistent+0x2e>
		return 0;
 80026f2:	2300      	movs	r3, #0
 80026f4:	e048      	b.n	8002788 <csp_transaction_persistent+0xc0>

	/* Copy the request */
	if (outlen > 0 && outbuf != NULL)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	dd09      	ble.n	8002710 <csp_transaction_persistent+0x48>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d006      	beq.n	8002710 <csp_transaction_persistent+0x48>
		memcpy(packet->data, outbuf, outlen);
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	332c      	adds	r3, #44	@ 0x2c
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4618      	mov	r0, r3
 800270c:	f008 fe3d 	bl	800b38a <memcpy>
	packet->length = outlen;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	b29a      	uxth	r2, r3
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	829a      	strh	r2, [r3, #20]

	csp_send(conn, packet);
 8002718:	69b9      	ldr	r1, [r7, #24]
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f7ff ffa8 	bl	8002670 <csp_send>

	/* If no reply is expected, return now */
	if (inlen == 0)
 8002720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <csp_transaction_persistent+0x62>
		return 1;
 8002726:	2301      	movs	r3, #1
 8002728:	e02e      	b.n	8002788 <csp_transaction_persistent+0xc0>

	packet = csp_read(conn, timeout);
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f7ff fe45 	bl	80023bc <csp_read>
 8002732:	61b8      	str	r0, [r7, #24]
	if (packet == NULL)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <csp_transaction_persistent+0x76>
		return 0;
 800273a:	2300      	movs	r3, #0
 800273c:	e024      	b.n	8002788 <csp_transaction_persistent+0xc0>

	if ((inlen != -1) && ((int)packet->length != inlen)) {
 800273e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002744:	d010      	beq.n	8002768 <csp_transaction_persistent+0xa0>
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	8a9b      	ldrh	r3, [r3, #20]
 800274a:	461a      	mov	r2, r3
 800274c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800274e:	4293      	cmp	r3, r2
 8002750:	d00a      	beq.n	8002768 <csp_transaction_persistent+0xa0>
		csp_dbg_inval_reply++;
 8002752:	4b0f      	ldr	r3, [pc, #60]	@ (8002790 <csp_transaction_persistent+0xc8>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	3301      	adds	r3, #1
 8002758:	b2da      	uxtb	r2, r3
 800275a:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <csp_transaction_persistent+0xc8>)
 800275c:	701a      	strb	r2, [r3, #0]
		csp_buffer_free(packet);
 800275e:	69b8      	ldr	r0, [r7, #24]
 8002760:	f7fe fe62 	bl	8001428 <csp_buffer_free>
		return 0;
 8002764:	2300      	movs	r3, #0
 8002766:	e00f      	b.n	8002788 <csp_transaction_persistent+0xc0>
	}

	memcpy(inbuf, packet->data, packet->length);
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	8a9b      	ldrh	r3, [r3, #20]
 8002772:	461a      	mov	r2, r3
 8002774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002776:	f008 fe08 	bl	800b38a <memcpy>
	int length = packet->length;
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	8a9b      	ldrh	r3, [r3, #20]
 800277e:	617b      	str	r3, [r7, #20]
	csp_buffer_free(packet);
 8002780:	69b8      	ldr	r0, [r7, #24]
 8002782:	f7fe fe51 	bl	8001428 <csp_buffer_free>
	return length;
 8002786:	697b      	ldr	r3, [r7, #20]
}
 8002788:	4618      	mov	r0, r3
 800278a:	3720      	adds	r7, #32
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000267 	.word	0x20000267

08002794 <csp_transaction_w_opts>:

int csp_transaction_w_opts(uint8_t prio, uint16_t dest, uint8_t port, uint32_t timeout, void * outbuf, int outlen, void * inbuf, int inlen, uint32_t opts) {
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af02      	add	r7, sp, #8
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	4603      	mov	r3, r0
 800279e:	71fb      	strb	r3, [r7, #7]
 80027a0:	460b      	mov	r3, r1
 80027a2:	80bb      	strh	r3, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	71bb      	strb	r3, [r7, #6]

	csp_conn_t * conn = csp_connect(prio, dest, port, 0, opts);
 80027a8:	79ba      	ldrb	r2, [r7, #6]
 80027aa:	88b9      	ldrh	r1, [r7, #4]
 80027ac:	79f8      	ldrb	r0, [r7, #7]
 80027ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2300      	movs	r3, #0
 80027b4:	f7ff f85e 	bl	8001874 <csp_connect>
 80027b8:	60f8      	str	r0, [r7, #12]
	if (conn == NULL)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <csp_transaction_w_opts+0x30>
		return 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	e00e      	b.n	80027e2 <csp_transaction_w_opts+0x4e>

	int status = csp_transaction_persistent(conn, timeout, outbuf, outlen, inbuf, inlen);
 80027c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c6:	9301      	str	r3, [sp, #4]
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	9300      	str	r3, [sp, #0]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	6839      	ldr	r1, [r7, #0]
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f7ff ff78 	bl	80026c8 <csp_transaction_persistent>
 80027d8:	60b8      	str	r0, [r7, #8]

	csp_close(conn);
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f7ff f80c 	bl	80017f8 <csp_close>

	return status;
 80027e0:	68bb      	ldr	r3, [r7, #8]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <csp_recvfrom>:

csp_packet_t * csp_recvfrom(csp_socket_t * socket, uint32_t timeout) {
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	6039      	str	r1, [r7, #0]

	if ((socket == NULL) || (!(socket->opts & CSP_SO_CONN_LESS)))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <csp_recvfrom+0x1c>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80027fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <csp_recvfrom+0x20>
		return NULL;
 8002806:	2300      	movs	r3, #0
 8002808:	e00a      	b.n	8002820 <csp_recvfrom+0x36>

	csp_packet_t * packet = NULL;
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
	csp_queue_dequeue(socket->rx_queue, &packet, timeout);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f107 010c 	add.w	r1, r7, #12
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f7fe fca4 	bl	8001166 <csp_queue_dequeue>

	return packet;
 800281e:	68fb      	ldr	r3, [r7, #12]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <csp_port_get_callback>:
} csp_port_t;

/* We rely on the .bss section to clear this, so there is no csp_port_init() function */
static csp_port_t ports[CSP_PORT_MAX_BIND + 2] = {0};

csp_callback_t csp_port_get_callback(unsigned int port) {
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	
	if (port > CSP_PORT_MAX_BIND) {
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b3f      	cmp	r3, #63	@ 0x3f
 8002834:	d901      	bls.n	800283a <csp_port_get_callback+0x12>
		return NULL;
 8002836:	2300      	movs	r3, #0
 8002838:	e01d      	b.n	8002876 <csp_port_get_callback+0x4e>
	}

	/* Check if port is open callback */
	if (ports[port].state == PORT_OPEN_CB) {
 800283a:	4a12      	ldr	r2, [pc, #72]	@ (8002884 <csp_port_get_callback+0x5c>)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d105      	bne.n	8002852 <csp_port_get_callback+0x2a>
		return ports[port].callback;
 8002846:	4a0f      	ldr	r2, [pc, #60]	@ (8002884 <csp_port_get_callback+0x5c>)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4413      	add	r3, r2
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	e011      	b.n	8002876 <csp_port_get_callback+0x4e>
	}

	/* If it's open socket, then return no callback */
	if (ports[port].state == PORT_OPEN) {
 8002852:	4a0c      	ldr	r2, [pc, #48]	@ (8002884 <csp_port_get_callback+0x5c>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <csp_port_get_callback+0x3a>
		return NULL;
 800285e:	2300      	movs	r3, #0
 8002860:	e009      	b.n	8002876 <csp_port_get_callback+0x4e>
	}

	/* Otherwise check if we have a match all callback */
	if (ports[CSP_PORT_MAX_BIND + 1].state == PORT_OPEN_CB) {
 8002862:	4b08      	ldr	r3, [pc, #32]	@ (8002884 <csp_port_get_callback+0x5c>)
 8002864:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8002868:	2b02      	cmp	r3, #2
 800286a:	d103      	bne.n	8002874 <csp_port_get_callback+0x4c>
		return ports[CSP_PORT_MAX_BIND + 1].callback;
 800286c:	4b05      	ldr	r3, [pc, #20]	@ (8002884 <csp_port_get_callback+0x5c>)
 800286e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002872:	e000      	b.n	8002876 <csp_port_get_callback+0x4e>
	}

	return NULL;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	200002f4 	.word	0x200002f4

08002888 <csp_port_get_socket>:

csp_socket_t * csp_port_get_socket(unsigned int port) {
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]

	if (port > CSP_PORT_MAX_BIND) {
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b3f      	cmp	r3, #63	@ 0x3f
 8002894:	d901      	bls.n	800289a <csp_port_get_socket+0x12>
		return NULL;
 8002896:	2300      	movs	r3, #0
 8002898:	e01d      	b.n	80028d6 <csp_port_get_socket+0x4e>
	}

	if (ports[port].state == PORT_OPEN) {
 800289a:	4a12      	ldr	r2, [pc, #72]	@ (80028e4 <csp_port_get_socket+0x5c>)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d105      	bne.n	80028b2 <csp_port_get_socket+0x2a>
		return ports[port].socket;
 80028a6:	4a0f      	ldr	r2, [pc, #60]	@ (80028e4 <csp_port_get_socket+0x5c>)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	4413      	add	r3, r2
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	e011      	b.n	80028d6 <csp_port_get_socket+0x4e>
	}

	if (ports[port].state == PORT_OPEN_CB) {
 80028b2:	4a0c      	ldr	r2, [pc, #48]	@ (80028e4 <csp_port_get_socket+0x5c>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d101      	bne.n	80028c2 <csp_port_get_socket+0x3a>
		return NULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	e009      	b.n	80028d6 <csp_port_get_socket+0x4e>
	}

	if (ports[CSP_PORT_MAX_BIND + 1].state == PORT_OPEN) {
 80028c2:	4b08      	ldr	r3, [pc, #32]	@ (80028e4 <csp_port_get_socket+0x5c>)
 80028c4:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d103      	bne.n	80028d4 <csp_port_get_socket+0x4c>
		return ports[CSP_PORT_MAX_BIND + 1].socket;
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <csp_port_get_socket+0x5c>)
 80028ce:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80028d2:	e000      	b.n	80028d6 <csp_port_get_socket+0x4e>
	}

	return NULL;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	200002f4 	.word	0x200002f4

080028e8 <csp_listen>:

int csp_listen(csp_socket_t * socket, size_t backlog) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
	socket->rx_queue = csp_queue_create_static(CSP_CONN_RXQUEUE_LEN, sizeof(csp_packet_t *), socket->rx_queue_static_data, &socket->rx_queue_static);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3304      	adds	r3, #4
 80028fc:	2104      	movs	r1, #4
 80028fe:	200a      	movs	r0, #10
 8002900:	f7fe fbec 	bl	80010dc <csp_queue_create_static>
 8002904:	4602      	mov	r2, r0
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	601a      	str	r2, [r3, #0]
	return CSP_ERR_NONE;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <csp_bind>:

int csp_bind(csp_socket_t * socket, uint8_t port) {
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	70fb      	strb	r3, [r7, #3]

	if (socket == NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d102      	bne.n	800292c <csp_bind+0x18>
		return CSP_ERR_INVAL;
 8002926:	f06f 0301 	mvn.w	r3, #1
 800292a:	e026      	b.n	800297a <csp_bind+0x66>

	if (port == CSP_ANY) {
 800292c:	78fb      	ldrb	r3, [r7, #3]
 800292e:	2bff      	cmp	r3, #255	@ 0xff
 8002930:	d102      	bne.n	8002938 <csp_bind+0x24>
		port = CSP_PORT_MAX_BIND + 1;
 8002932:	2340      	movs	r3, #64	@ 0x40
 8002934:	70fb      	strb	r3, [r7, #3]
 8002936:	e008      	b.n	800294a <csp_bind+0x36>
	} else if (port > CSP_PORT_MAX_BIND) {
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	2b3f      	cmp	r3, #63	@ 0x3f
 800293c:	d905      	bls.n	800294a <csp_bind+0x36>
		csp_dbg_errno = CSP_DBG_ERR_INVALID_BIND_PORT;
 800293e:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <csp_bind+0x74>)
 8002940:	2208      	movs	r2, #8
 8002942:	701a      	strb	r2, [r3, #0]
		return CSP_ERR_INVAL;
 8002944:	f06f 0301 	mvn.w	r3, #1
 8002948:	e017      	b.n	800297a <csp_bind+0x66>
	}

	if (ports[port].state != PORT_CLOSED) {
 800294a:	78fb      	ldrb	r3, [r7, #3]
 800294c:	4a0f      	ldr	r2, [pc, #60]	@ (800298c <csp_bind+0x78>)
 800294e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d005      	beq.n	8002962 <csp_bind+0x4e>
		csp_dbg_errno = CSP_DBG_ERR_PORT_ALREADY_IN_USE;
 8002956:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <csp_bind+0x74>)
 8002958:	2209      	movs	r2, #9
 800295a:	701a      	strb	r2, [r3, #0]
		return CSP_ERR_USED;
 800295c:	f06f 0303 	mvn.w	r3, #3
 8002960:	e00b      	b.n	800297a <csp_bind+0x66>
	}

	/* Save listener */
	ports[port].socket = socket;
 8002962:	78fb      	ldrb	r3, [r7, #3]
 8002964:	4a09      	ldr	r2, [pc, #36]	@ (800298c <csp_bind+0x78>)
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	605a      	str	r2, [r3, #4]
	ports[port].state = PORT_OPEN;
 800296e:	78fb      	ldrb	r3, [r7, #3]
 8002970:	4a06      	ldr	r2, [pc, #24]	@ (800298c <csp_bind+0x78>)
 8002972:	2101      	movs	r1, #1
 8002974:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]

	return CSP_ERR_NONE;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20000262 	.word	0x20000262
 800298c:	200002f4 	.word	0x200002f4

08002990 <csp_promisc_add>:
	csp_queue_dequeue(csp_promisc_queue, &packet, timeout);

	return packet;
}

void csp_promisc_add(csp_packet_t * packet) {
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

	if (csp_promisc_enabled == 0)
 8002998:	4b14      	ldr	r3, [pc, #80]	@ (80029ec <csp_promisc_add+0x5c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d021      	beq.n	80029e4 <csp_promisc_add+0x54>
		return;

	if (csp_promisc_queue != NULL) {
 80029a0:	4b13      	ldr	r3, [pc, #76]	@ (80029f0 <csp_promisc_add+0x60>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d01e      	beq.n	80029e6 <csp_promisc_add+0x56>
		/* Make a copy of the message and queue it to the promiscuous task */
		csp_packet_t * packet_copy = csp_buffer_clone(packet);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7fe fd7d 	bl	80014a8 <csp_buffer_clone>
 80029ae:	4603      	mov	r3, r0
 80029b0:	60fb      	str	r3, [r7, #12]
		if (packet_copy != NULL) {
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d016      	beq.n	80029e6 <csp_promisc_add+0x56>
			if (csp_queue_enqueue(csp_promisc_queue, &packet_copy, 0) != CSP_QUEUE_OK) {
 80029b8:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <csp_promisc_add+0x60>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f107 010c 	add.w	r1, r7, #12
 80029c0:	2200      	movs	r2, #0
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7fe fb9e 	bl	8001104 <csp_queue_enqueue>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00b      	beq.n	80029e6 <csp_promisc_add+0x56>
				csp_dbg_conn_ovf++;
 80029ce:	4b09      	ldr	r3, [pc, #36]	@ (80029f4 <csp_promisc_add+0x64>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	3301      	adds	r3, #1
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	4b07      	ldr	r3, [pc, #28]	@ (80029f4 <csp_promisc_add+0x64>)
 80029d8:	701a      	strb	r2, [r3, #0]
				csp_buffer_free(packet_copy);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fe fd23 	bl	8001428 <csp_buffer_free>
 80029e2:	e000      	b.n	80029e6 <csp_promisc_add+0x56>
		return;
 80029e4:	bf00      	nop
			}
		}
	}
}
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20000500 	.word	0x20000500
 80029f0:	200004fc 	.word	0x200004fc
 80029f4:	20000264 	.word	0x20000264

080029f8 <csp_qfifo_init>:

static csp_static_queue_t qfifo_queue __attribute__((section(".noinit")));
static csp_queue_handle_t qfifo_queue_handle __attribute__((section(".noinit")));
char qfifo_queue_buffer[sizeof(csp_qfifo_t) * CSP_QFIFO_LEN] __attribute__((section(".noinit")));

void csp_qfifo_init(void) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
	qfifo_queue_handle = csp_queue_create_static(CSP_QFIFO_LEN, sizeof(csp_qfifo_t), qfifo_queue_buffer, &qfifo_queue);
 80029fc:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <csp_qfifo_init+0x1c>)
 80029fe:	4a06      	ldr	r2, [pc, #24]	@ (8002a18 <csp_qfifo_init+0x20>)
 8002a00:	2108      	movs	r1, #8
 8002a02:	200a      	movs	r0, #10
 8002a04:	f7fe fb6a 	bl	80010dc <csp_queue_create_static>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <csp_qfifo_init+0x24>)
 8002a0c:	6013      	str	r3, [r2, #0]
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	2000fe2c 	.word	0x2000fe2c
 8002a18:	2000fe80 	.word	0x2000fe80
 8002a1c:	2000fe7c 	.word	0x2000fe7c

08002a20 <csp_qfifo_read>:

int csp_qfifo_read(csp_qfifo_t * input) {
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]

	if (csp_queue_dequeue(qfifo_queue_handle, input, FIFO_TIMEOUT) != CSP_QUEUE_OK)
 8002a28:	4b09      	ldr	r3, [pc, #36]	@ (8002a50 <csp_qfifo_read+0x30>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe fb97 	bl	8001166 <csp_queue_dequeue>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d002      	beq.n	8002a44 <csp_qfifo_read+0x24>
		return CSP_ERR_TIMEDOUT;
 8002a3e:	f06f 0302 	mvn.w	r3, #2
 8002a42:	e000      	b.n	8002a46 <csp_qfifo_read+0x26>

	return CSP_ERR_NONE;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	2000fe7c 	.word	0x2000fe7c

08002a54 <csp_qfifo_write>:

void csp_qfifo_write(csp_packet_t * packet, csp_iface_t * iface, void * pxTaskWoken) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b088      	sub	sp, #32
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]

	int result;

	if (packet == NULL) {
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d103      	bne.n	8002a6e <csp_qfifo_write+0x1a>
		csp_dbg_errno = CSP_DBG_ERR_INVALID_POINTER;
 8002a66:	4b25      	ldr	r3, [pc, #148]	@ (8002afc <csp_qfifo_write+0xa8>)
 8002a68:	220b      	movs	r2, #11
 8002a6a:	701a      	strb	r2, [r3, #0]
		return;
 8002a6c:	e042      	b.n	8002af4 <csp_qfifo_write+0xa0>
	}

	if (iface == NULL) {
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10d      	bne.n	8002a90 <csp_qfifo_write+0x3c>
		csp_dbg_errno = CSP_DBG_ERR_INVALID_POINTER;
 8002a74:	4b21      	ldr	r3, [pc, #132]	@ (8002afc <csp_qfifo_write+0xa8>)
 8002a76:	220b      	movs	r2, #11
 8002a78:	701a      	strb	r2, [r3, #0]
		if (pxTaskWoken == NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d103      	bne.n	8002a88 <csp_qfifo_write+0x34>
			csp_buffer_free(packet);
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f7fe fcd1 	bl	8001428 <csp_buffer_free>
		else
			csp_buffer_free_isr(packet);
		return;
 8002a86:	e035      	b.n	8002af4 <csp_qfifo_write+0xa0>
			csp_buffer_free_isr(packet);
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f7fe fc89 	bl	80013a0 <csp_buffer_free_isr>
		return;
 8002a8e:	e031      	b.n	8002af4 <csp_qfifo_write+0xa0>
	}

	csp_qfifo_t queue_element;
	queue_element.iface = iface;
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	617b      	str	r3, [r7, #20]
	queue_element.packet = packet;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	61bb      	str	r3, [r7, #24]

	if (pxTaskWoken == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d109      	bne.n	8002ab2 <csp_qfifo_write+0x5e>
		result = csp_queue_enqueue(qfifo_queue_handle, &queue_element, 1);
 8002a9e:	4b18      	ldr	r3, [pc, #96]	@ (8002b00 <csp_qfifo_write+0xac>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f107 0114 	add.w	r1, r7, #20
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fe fb2b 	bl	8001104 <csp_queue_enqueue>
 8002aae:	61f8      	str	r0, [r7, #28]
 8002ab0:	e008      	b.n	8002ac4 <csp_qfifo_write+0x70>
	else
		result = csp_queue_enqueue_isr(qfifo_queue_handle, &queue_element, pxTaskWoken);
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <csp_qfifo_write+0xac>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f107 0114 	add.w	r1, r7, #20
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fe fb3b 	bl	8001138 <csp_queue_enqueue_isr>
 8002ac2:	61f8      	str	r0, [r7, #28]

	if (result != CSP_QUEUE_OK) {
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d014      	beq.n	8002af4 <csp_qfifo_write+0xa0>
		csp_dbg_conn_ovf++;
 8002aca:	4b0e      	ldr	r3, [pc, #56]	@ (8002b04 <csp_qfifo_write+0xb0>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <csp_qfifo_write+0xb0>)
 8002ad4:	701a      	strb	r2, [r3, #0]
		iface->drop++;
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	629a      	str	r2, [r3, #40]	@ 0x28
		if (pxTaskWoken == NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d103      	bne.n	8002aee <csp_qfifo_write+0x9a>
			csp_buffer_free(packet);
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f7fe fc9e 	bl	8001428 <csp_buffer_free>
 8002aec:	e002      	b.n	8002af4 <csp_qfifo_write+0xa0>
		else
			csp_buffer_free_isr(packet);
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f7fe fc56 	bl	80013a0 <csp_buffer_free_isr>
	}
}
 8002af4:	3720      	adds	r7, #32
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000262 	.word	0x20000262
 8002b00:	2000fe7c 	.word	0x2000fe7c
 8002b04:	20000264 	.word	0x20000264

08002b08 <csp_route_check_options>:
 * Check supported packet options
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return CSP_ERR_NONE is all options are supported, CSP_ERR_NOTSUP if not
 */
static int csp_route_check_options(csp_iface_t * iface, csp_packet_t * packet) {
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]


#if (CSP_USE_HMAC == 0)
	/* Drop HMAC packets */
	if (packet->id.flags & CSP_FHMAC) {
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	7ddb      	ldrb	r3, [r3, #23]
 8002b16:	f003 0308 	and.w	r3, r3, #8
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00a      	beq.n	8002b34 <csp_route_check_options+0x2c>
		csp_dbg_errno = CSP_DBG_ERR_UNSUPPORTED;
 8002b1e:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <csp_route_check_options+0x5c>)
 8002b20:	2207      	movs	r2, #7
 8002b22:	701a      	strb	r2, [r3, #0]
		iface->autherr++;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b28:	1c5a      	adds	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	62da      	str	r2, [r3, #44]	@ 0x2c
		return CSP_ERR_NOTSUP;
 8002b2e:	f06f 0304 	mvn.w	r3, #4
 8002b32:	e011      	b.n	8002b58 <csp_route_check_options+0x50>
	}
#endif

#if (CSP_USE_RDP == 0)
	/* Drop RDP packets */
	if (packet->id.flags & CSP_FRDP) {
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	7ddb      	ldrb	r3, [r3, #23]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00a      	beq.n	8002b56 <csp_route_check_options+0x4e>
		csp_dbg_errno = CSP_DBG_ERR_UNSUPPORTED;
 8002b40:	4b08      	ldr	r3, [pc, #32]	@ (8002b64 <csp_route_check_options+0x5c>)
 8002b42:	2207      	movs	r2, #7
 8002b44:	701a      	strb	r2, [r3, #0]
		iface->rx_error++;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	625a      	str	r2, [r3, #36]	@ 0x24
		return CSP_ERR_NOTSUP;
 8002b50:	f06f 0304 	mvn.w	r3, #4
 8002b54:	e000      	b.n	8002b58 <csp_route_check_options+0x50>
	}
#endif
	return CSP_ERR_NONE;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	20000262 	.word	0x20000262

08002b68 <csp_route_security_check>:
 * @param security_opts either socket_opts or conn_opts
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return #CSP_ERR_NONE on success, otherwise an error code.
 */
static int csp_route_security_check(uint32_t security_opts, csp_iface_t * iface, csp_packet_t * packet) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]


	/* CRC32 verified packet */
	if (packet->id.flags & CSP_FCRC32) {
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	7ddb      	ldrb	r3, [r3, #23]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00d      	beq.n	8002b9c <csp_route_security_check+0x34>
		/* Verify CRC32 (does not include header for backwards compatability with csp1.x) */
		if (csp_crc32_verify(packet) != CSP_ERR_NONE) {
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7fe ff74 	bl	8001a6e <csp_crc32_verify>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d014      	beq.n	8002bb6 <csp_route_security_check+0x4e>
			iface->rx_error++;
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	625a      	str	r2, [r3, #36]	@ 0x24
			return CSP_ERR_CRC32;
 8002b96:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8002b9a:	e00d      	b.n	8002bb8 <csp_route_security_check+0x50>
		}
	} else if (security_opts & CSP_SO_CRC32REQ) {
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d007      	beq.n	8002bb6 <csp_route_security_check+0x4e>
		iface->rx_error++;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	625a      	str	r2, [r3, #36]	@ 0x24
		return CSP_ERR_CRC32;
 8002bb0:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8002bb4:	e000      	b.n	8002bb8 <csp_route_security_check+0x50>
			return CSP_ERR_INVAL;
		}
	}
#endif

	return CSP_ERR_NONE;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <csp_route_work>:
	csp_print_packet("INP: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %" PRIu16 " VIA: %s\n",
				   packet->id.src, packet->id.dst, packet->id.dport,
				   packet->id.sport, packet->id.pri, packet->id.flags, packet->length, iface->name);
}

int csp_route_work(void) {
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b08a      	sub	sp, #40	@ 0x28
 8002bc4:	af00      	add	r7, sp, #0
	/* Check connection timeouts (currently only for RDP) */
	csp_conn_check_timeouts();
#endif

	/* Get next packet to route */
	if (csp_qfifo_read(&input) != CSP_ERR_NONE) {
 8002bc6:	f107 0310 	add.w	r3, r7, #16
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff ff28 	bl	8002a20 <csp_qfifo_read>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d002      	beq.n	8002bdc <csp_route_work+0x1c>
		return CSP_ERR_TIMEDOUT;
 8002bd6:	f06f 0302 	mvn.w	r3, #2
 8002bda:	e194      	b.n	8002f06 <csp_route_work+0x346>
	}

	packet = input.packet;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	60fb      	str	r3, [r7, #12]
	if (packet == NULL) {
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d102      	bne.n	8002bec <csp_route_work+0x2c>
		return CSP_ERR_TIMEDOUT;
 8002be6:	f06f 0302 	mvn.w	r3, #2
 8002bea:	e18c      	b.n	8002f06 <csp_route_work+0x346>
	}

	csp_input_hook(input.iface, packet);
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	4611      	mov	r1, r2
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fe faf4 	bl	80011e0 <csp_input_hook>

	/* Here there be promiscuous mode */
#if (CSP_USE_PROMISC)
	csp_promisc_add(packet);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff fec8 	bl	8002990 <csp_promisc_add>
#endif

	/* Count the message */
	input.iface->rx++;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	69da      	ldr	r2, [r3, #28]
 8002c04:	3201      	adds	r2, #1
 8002c06:	61da      	str	r2, [r3, #28]
	input.iface->rxbytes += packet->length;
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8a9b      	ldrh	r3, [r3, #20]
 8002c10:	4619      	mov	r1, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	440a      	add	r2, r1
 8002c16:	639a      	str	r2, [r3, #56]	@ 0x38

	/* The packet is to me, if the address matches that of the incoming interface,
	 * or the address matches the broadcast address of the incoming interface */
	int is_to_me = ((input.iface->addr == packet->id.dst) || (csp_id_is_broadcast(packet->id.dst, input.iface->netmask)));
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	881a      	ldrh	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8b5b      	ldrh	r3, [r3, #26]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d00a      	beq.n	8002c3a <csp_route_work+0x7a>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8b5a      	ldrh	r2, [r3, #26]
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	885b      	ldrh	r3, [r3, #2]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4610      	mov	r0, r2
 8002c30:	f7ff fb22 	bl	8002278 <csp_id_is_broadcast>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <csp_route_work+0x7e>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <csp_route_work+0x80>
 8002c3e:	2300      	movs	r3, #0
 8002c40:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Deduplication */
	if ((csp_conf.dedup == CSP_DEDUP_ALL) ||
 8002c42:	4b9c      	ldr	r3, [pc, #624]	@ (8002eb4 <csp_route_work+0x2f4>)
 8002c44:	7d1b      	ldrb	r3, [r3, #20]
 8002c46:	2b03      	cmp	r3, #3
 8002c48:	d00d      	beq.n	8002c66 <csp_route_work+0xa6>
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <csp_route_work+0x98>
		((is_to_me) && (csp_conf.dedup == CSP_DEDUP_INCOMING)) ||
 8002c50:	4b98      	ldr	r3, [pc, #608]	@ (8002eb4 <csp_route_work+0x2f4>)
 8002c52:	7d1b      	ldrb	r3, [r3, #20]
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d006      	beq.n	8002c66 <csp_route_work+0xa6>
 8002c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d114      	bne.n	8002c88 <csp_route_work+0xc8>
		((!is_to_me) && (csp_conf.dedup == CSP_DEDUP_FWD))) {
 8002c5e:	4b95      	ldr	r3, [pc, #596]	@ (8002eb4 <csp_route_work+0x2f4>)
 8002c60:	7d1b      	ldrb	r3, [r3, #20]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d110      	bne.n	8002c88 <csp_route_work+0xc8>
		if (csp_dedup_is_duplicate(packet)) {
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe ff67 	bl	8001b3c <csp_dedup_is_duplicate>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d009      	beq.n	8002c88 <csp_route_work+0xc8>
			/* Discard packet */
			input.iface->drop++;
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c78:	3201      	adds	r2, #1
 8002c7a:	629a      	str	r2, [r3, #40]	@ 0x28
			csp_buffer_free(packet);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe fbd2 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	e13e      	b.n	8002f06 <csp_route_work+0x346>
		}
	}

	/* If the message is not to me, route the message to the correct interface */
	if (!is_to_me) {
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d12b      	bne.n	8002ce6 <csp_route_work+0x126>

		/* Find the destination interface */
		csp_route_t * route = csp_rtable_find_route(packet->id.dst);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8b5b      	ldrh	r3, [r3, #26]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 f97c 	bl	8002f90 <csp_rtable_find_route>
 8002c98:	61b8      	str	r0, [r7, #24]

		/* If the message resolves to the input interface, don't loop it back out */
		if ((route == NULL) || ((route->iface == input.iface) && (input.iface->split_horizon_off == 0))) {
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <csp_route_work+0xf2>
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d109      	bne.n	8002cbe <csp_route_work+0xfe>
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	7d9b      	ldrb	r3, [r3, #22]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d105      	bne.n	8002cbe <csp_route_work+0xfe>
			csp_buffer_free(packet);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7fe fbb7 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e123      	b.n	8002f06 <csp_route_work+0x346>
		}

		/* Otherwise, actually send the message */
		if (csp_send_direct(packet->id, packet, 0) != CSP_ERR_NONE) {
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	68fa      	ldr	r2, [r7, #12]
 8002cc2:	f8d3 1016 	ldr.w	r1, [r3, #22]
 8002cc6:	4608      	mov	r0, r1
 8002cc8:	f8d3 301a 	ldr.w	r3, [r3, #26]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f7ff fbc2 	bl	8002458 <csp_send_direct>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <csp_route_work+0x122>
			csp_buffer_free(packet);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe fba3 	bl	8001428 <csp_buffer_free>
		}

		/* Next message, please */
		return CSP_ERR_NONE;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e10f      	b.n	8002f06 <csp_route_work+0x346>
	}

	/* Discard packets with unsupported options */
	if (csp_route_check_options(input.iface, packet) != CSP_ERR_NONE) {
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	68fa      	ldr	r2, [r7, #12]
 8002cea:	4611      	mov	r1, r2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff ff0b 	bl	8002b08 <csp_route_check_options>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d005      	beq.n	8002d04 <csp_route_work+0x144>
		csp_buffer_free(packet);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fe fb94 	bl	8001428 <csp_buffer_free>
		return CSP_ERR_NONE;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e100      	b.n	8002f06 <csp_route_work+0x346>
	}

	/**
	 * Callbacks 
	 */
	csp_callback_t callback = csp_port_get_callback(packet->id.dport);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	7f1b      	ldrb	r3, [r3, #28]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff fd8d 	bl	8002828 <csp_port_get_callback>
 8002d0e:	6238      	str	r0, [r7, #32]
	if (callback) {
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d014      	beq.n	8002d40 <csp_route_work+0x180>

		if (csp_route_security_check(CSP_SO_NONE, input.iface, packet) < 0) {
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	f7ff ff23 	bl	8002b68 <csp_route_security_check>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	da05      	bge.n	8002d34 <csp_route_work+0x174>
			csp_buffer_free(packet);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fe fb7c 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002d30:	2300      	movs	r3, #0
 8002d32:	e0e8      	b.n	8002f06 <csp_route_work+0x346>
		}

		callback(packet);
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4798      	blx	r3
		return CSP_ERR_NONE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	e0e2      	b.n	8002f06 <csp_route_work+0x346>
	/**
	 * Sockets 
	 */

	/* The message is to me, search for incoming socket */
	socket = csp_port_get_socket(packet->id.dport);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	7f1b      	ldrb	r3, [r3, #28]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff fd9f 	bl	8002888 <csp_port_get_socket>
 8002d4a:	61f8      	str	r0, [r7, #28]

	/* If the socket is connection-less, deliver now */
	if (socket && (socket->opts & CSP_SO_CONN_LESS)) {
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d02e      	beq.n	8002db0 <csp_route_work+0x1f0>
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d028      	beq.n	8002db0 <csp_route_work+0x1f0>

		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d62:	6939      	ldr	r1, [r7, #16]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff fefe 	bl	8002b68 <csp_route_security_check>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	da05      	bge.n	8002d7e <csp_route_work+0x1be>
			csp_buffer_free(packet);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fe fb57 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e0c3      	b.n	8002f06 <csp_route_work+0x346>
		}

		if (csp_queue_enqueue(socket->rx_queue, &packet, 0) != CSP_QUEUE_OK) {
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f107 010c 	add.w	r1, r7, #12
 8002d86:	2200      	movs	r2, #0
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fe f9bb 	bl	8001104 <csp_queue_enqueue>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00b      	beq.n	8002dac <csp_route_work+0x1ec>
			csp_dbg_conn_ovf++;
 8002d94:	4b48      	ldr	r3, [pc, #288]	@ (8002eb8 <csp_route_work+0x2f8>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	4b46      	ldr	r3, [pc, #280]	@ (8002eb8 <csp_route_work+0x2f8>)
 8002d9e:	701a      	strb	r2, [r3, #0]
			csp_buffer_free(packet);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe fb40 	bl	8001428 <csp_buffer_free>
			return 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	e0ac      	b.n	8002f06 <csp_route_work+0x346>
		}
		
		return CSP_ERR_NONE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e0aa      	b.n	8002f06 <csp_route_work+0x346>
	}

	/* Search for an existing connection */
	conn = csp_conn_find_existing(&packet->id);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	3316      	adds	r3, #22
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fe fc0b 	bl	80015d0 <csp_conn_find_existing>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	60bb      	str	r3, [r7, #8]

	/* If this is an incoming packet on a new connection */
	if (conn == NULL) {
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d150      	bne.n	8002e66 <csp_route_work+0x2a6>

		/* Reject packet if no matching socket is found */
		if (!socket) {
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d105      	bne.n	8002dd6 <csp_route_work+0x216>
			csp_buffer_free(packet);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7fe fb2b 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	e097      	b.n	8002f06 <csp_route_work+0x346>
		}

		/* Run security check on incoming packet */
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dda:	6939      	ldr	r1, [r7, #16]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff fec2 	bl	8002b68 <csp_route_security_check>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	da05      	bge.n	8002df6 <csp_route_work+0x236>
			csp_buffer_free(packet);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe fb1b 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	e087      	b.n	8002f06 <csp_route_work+0x346>
		}

		/* New incoming connection accepted */
		csp_id_t idout;
		idout.pri = packet->id.pri;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	7d9b      	ldrb	r3, [r3, #22]
 8002dfa:	703b      	strb	r3, [r7, #0]
		idout.src = packet->id.dst;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8b5b      	ldrh	r3, [r3, #26]
 8002e00:	807b      	strh	r3, [r7, #2]
		idout.dst = packet->id.src;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8b1b      	ldrh	r3, [r3, #24]
 8002e06:	80bb      	strh	r3, [r7, #4]
		idout.dport = packet->id.sport;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	7f5b      	ldrb	r3, [r3, #29]
 8002e0c:	71bb      	strb	r3, [r7, #6]
		idout.sport = packet->id.dport;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	7f1b      	ldrb	r3, [r3, #28]
 8002e12:	71fb      	strb	r3, [r7, #7]
		idout.flags = packet->id.flags;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	7ddb      	ldrb	r3, [r3, #23]
 8002e18:	707b      	strb	r3, [r7, #1]

		/* Create connection */
		conn = csp_conn_new(packet->id, idout);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f8d3 2016 	ldr.w	r2, [r3, #22]
 8002e20:	4610      	mov	r0, r2
 8002e22:	f8d3 301a 	ldr.w	r3, [r3, #26]
 8002e26:	4619      	mov	r1, r3
 8002e28:	463b      	mov	r3, r7
 8002e2a:	cb0c      	ldmia	r3, {r2, r3}
 8002e2c:	f7fe fcb6 	bl	800179c <csp_conn_new>
 8002e30:	4603      	mov	r3, r0
 8002e32:	60bb      	str	r3, [r7, #8]

		if (!conn) {
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10b      	bne.n	8002e52 <csp_route_work+0x292>
			csp_dbg_conn_out++;
 8002e3a:	4b20      	ldr	r3, [pc, #128]	@ (8002ebc <csp_route_work+0x2fc>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	4b1e      	ldr	r3, [pc, #120]	@ (8002ebc <csp_route_work+0x2fc>)
 8002e44:	701a      	strb	r2, [r3, #0]
			csp_buffer_free(packet);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe faed 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	e059      	b.n	8002f06 <csp_route_work+0x346>
		}

		/* Store the socket queue and options */
		conn->dest_socket = socket;
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	69fa      	ldr	r2, [r7, #28]
 8002e56:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
		conn->opts = socket->opts;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	69fa      	ldr	r2, [r7, #28]
 8002e5e:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8002e60:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8002e64:	e010      	b.n	8002e88 <csp_route_work+0x2c8>

		/* Packet to existing connection */
	} else {

		/* Run security check on incoming packet */
		if (csp_route_security_check(conn->opts, input.iface, packet) < 0) {
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002e6c:	6939      	ldr	r1, [r7, #16]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff fe79 	bl	8002b68 <csp_route_security_check>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	da05      	bge.n	8002e88 <csp_route_work+0x2c8>
			csp_buffer_free(packet);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fe fad2 	bl	8001428 <csp_buffer_free>
			return CSP_ERR_NONE;
 8002e84:	2300      	movs	r3, #0
 8002e86:	e03e      	b.n	8002f06 <csp_route_work+0x346>
		return CSP_ERR_NONE;
	}
#endif

	/* Otherwise, enqueue directly */
	if (csp_conn_enqueue_packet(conn, packet) < 0) {
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe fb3e 	bl	8001510 <csp_conn_enqueue_packet>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	da12      	bge.n	8002ec0 <csp_route_work+0x300>
		csp_dbg_conn_ovf++;
 8002e9a:	4b07      	ldr	r3, [pc, #28]	@ (8002eb8 <csp_route_work+0x2f8>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <csp_route_work+0x2f8>)
 8002ea4:	701a      	strb	r2, [r3, #0]
		csp_buffer_free(packet);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fe fabd 	bl	8001428 <csp_buffer_free>
		return CSP_ERR_NONE;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e029      	b.n	8002f06 <csp_route_work+0x346>
 8002eb2:	bf00      	nop
 8002eb4:	20000000 	.word	0x20000000
 8002eb8:	20000264 	.word	0x20000264
 8002ebc:	20000263 	.word	0x20000263
	}

	/* Try to queue up the new connection pointer */
	if (conn->dest_socket != NULL) {
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d01c      	beq.n	8002f04 <csp_route_work+0x344>
		if (csp_queue_enqueue(conn->dest_socket->rx_queue, &conn, 0) != CSP_QUEUE_OK) {
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f107 0108 	add.w	r1, r7, #8
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe f913 	bl	8001104 <csp_queue_enqueue>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00b      	beq.n	8002efc <csp_route_work+0x33c>
			csp_dbg_conn_ovf++;
 8002ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8002f10 <csp_route_work+0x350>)
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <csp_route_work+0x350>)
 8002eee:	701a      	strb	r2, [r3, #0]
			csp_close(conn);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7fe fc80 	bl	80017f8 <csp_close>
			return CSP_ERR_NONE;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e004      	b.n	8002f06 <csp_route_work+0x346>
		}

		/* Ensure that this connection will not be posted to this socket again */
		conn->dest_socket = NULL;
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	}

	return CSP_ERR_NONE;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3728      	adds	r7, #40	@ 0x28
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000264 	.word	0x20000264

08002f14 <csp_rtable_find_exact>:
/* Definition of routing table */
static csp_route_t rtable[CSP_RTABLE_SIZE] = {0};

static int rtable_inptr = 0;

static csp_route_t * csp_rtable_find_exact(uint16_t addr, uint16_t netmask) {
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	460a      	mov	r2, r1
 8002f1e:	80fb      	strh	r3, [r7, #6]
 8002f20:	4613      	mov	r3, r2
 8002f22:	80bb      	strh	r3, [r7, #4]

	/* Start search */
	for (int i = 0; i < rtable_inptr; i++) {
 8002f24:	2300      	movs	r3, #0
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	e021      	b.n	8002f6e <csp_rtable_find_exact+0x5a>
		if (rtable[i].address == addr && rtable[i].netmask == netmask) {
 8002f2a:	4917      	ldr	r1, [pc, #92]	@ (8002f88 <csp_rtable_find_exact+0x74>)
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	88fa      	ldrh	r2, [r7, #6]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d113      	bne.n	8002f68 <csp_rtable_find_exact+0x54>
 8002f40:	4911      	ldr	r1, [pc, #68]	@ (8002f88 <csp_rtable_find_exact+0x74>)
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	4613      	mov	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	3302      	adds	r3, #2
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	88ba      	ldrh	r2, [r7, #4]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d107      	bne.n	8002f68 <csp_rtable_find_exact+0x54>
			return &rtable[i];
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4413      	add	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	4a09      	ldr	r2, [pc, #36]	@ (8002f88 <csp_rtable_find_exact+0x74>)
 8002f64:	4413      	add	r3, r2
 8002f66:	e008      	b.n	8002f7a <csp_rtable_find_exact+0x66>
	for (int i = 0; i < rtable_inptr; i++) {
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	60fb      	str	r3, [r7, #12]
 8002f6e:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <csp_rtable_find_exact+0x78>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	dbd8      	blt.n	8002f2a <csp_rtable_find_exact+0x16>
		}
	}

	return NULL;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	20000504 	.word	0x20000504
 8002f8c:	2000057c 	.word	0x2000057c

08002f90 <csp_rtable_find_route>:

csp_route_t * csp_rtable_find_route(uint16_t addr) {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	80fb      	strh	r3, [r7, #6]

	/* Remember best result */
	int best_result = -1;
 8002f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9e:	61fb      	str	r3, [r7, #28]
	uint16_t best_result_mask = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	837b      	strh	r3, [r7, #26]

	/* Start search */
	for (int i = 0; i < rtable_inptr; i++) {
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	e043      	b.n	8003032 <csp_rtable_find_route+0xa2>

		uint16_t hostbits = (1 << (csp_id_get_host_bits() - rtable[i].netmask)) - 1;
 8002faa:	f7ff f955 	bl	8002258 <csp_id_get_host_bits>
 8002fae:	4601      	mov	r1, r0
 8002fb0:	482a      	ldr	r0, [pc, #168]	@ (800305c <csp_rtable_find_route+0xcc>)
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4413      	add	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4403      	add	r3, r0
 8002fbe:	3302      	adds	r3, #2
 8002fc0:	881b      	ldrh	r3, [r3, #0]
 8002fc2:	1acb      	subs	r3, r1, r3
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	827b      	strh	r3, [r7, #18]
		uint16_t netbits = ~hostbits;
 8002fd0:	8a7b      	ldrh	r3, [r7, #18]
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	823b      	strh	r3, [r7, #16]

		/* Match network addresses */
		uint16_t net_a = rtable[i].address & netbits;
 8002fd6:	4921      	ldr	r1, [pc, #132]	@ (800305c <csp_rtable_find_route+0xcc>)
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	4413      	add	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	881a      	ldrh	r2, [r3, #0]
 8002fe6:	8a3b      	ldrh	r3, [r7, #16]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	81fb      	strh	r3, [r7, #14]
		uint16_t net_b = addr & netbits;
 8002fec:	88fa      	ldrh	r2, [r7, #6]
 8002fee:	8a3b      	ldrh	r3, [r7, #16]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	81bb      	strh	r3, [r7, #12]

		/* We have a match */
		if (net_a == net_b) {
 8002ff4:	89fa      	ldrh	r2, [r7, #14]
 8002ff6:	89bb      	ldrh	r3, [r7, #12]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d117      	bne.n	800302c <csp_rtable_find_route+0x9c>
			if (rtable[i].netmask >= best_result_mask) {
 8002ffc:	4917      	ldr	r1, [pc, #92]	@ (800305c <csp_rtable_find_route+0xcc>)
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	4613      	mov	r3, r2
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	3302      	adds	r3, #2
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	8b7a      	ldrh	r2, [r7, #26]
 8003010:	429a      	cmp	r2, r3
 8003012:	d80b      	bhi.n	800302c <csp_rtable_find_route+0x9c>
				best_result = i;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	61fb      	str	r3, [r7, #28]
				best_result_mask = rtable[i].netmask;
 8003018:	4910      	ldr	r1, [pc, #64]	@ (800305c <csp_rtable_find_route+0xcc>)
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	4613      	mov	r3, r2
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	4413      	add	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	3302      	adds	r3, #2
 8003028:	881b      	ldrh	r3, [r3, #0]
 800302a:	837b      	strh	r3, [r7, #26]
	for (int i = 0; i < rtable_inptr; i++) {
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	3301      	adds	r3, #1
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	4b0b      	ldr	r3, [pc, #44]	@ (8003060 <csp_rtable_find_route+0xd0>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	429a      	cmp	r2, r3
 800303a:	dbb6      	blt.n	8002faa <csp_rtable_find_route+0x1a>
			}
		}
	}

	if (best_result > -1) {
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	2b00      	cmp	r3, #0
 8003040:	db07      	blt.n	8003052 <csp_rtable_find_route+0xc2>
		return &rtable[best_result];
 8003042:	69fa      	ldr	r2, [r7, #28]
 8003044:	4613      	mov	r3, r2
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	4413      	add	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4a03      	ldr	r2, [pc, #12]	@ (800305c <csp_rtable_find_route+0xcc>)
 800304e:	4413      	add	r3, r2
 8003050:	e000      	b.n	8003054 <csp_rtable_find_route+0xc4>
	}

	return NULL;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3720      	adds	r7, #32
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20000504 	.word	0x20000504
 8003060:	2000057c 	.word	0x2000057c

08003064 <csp_rtable_set_internal>:

int csp_rtable_set_internal(uint16_t address, uint16_t netmask, csp_iface_t * ifc, uint16_t via) {
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	60ba      	str	r2, [r7, #8]
 800306c:	461a      	mov	r2, r3
 800306e:	4603      	mov	r3, r0
 8003070:	81fb      	strh	r3, [r7, #14]
 8003072:	460b      	mov	r3, r1
 8003074:	81bb      	strh	r3, [r7, #12]
 8003076:	4613      	mov	r3, r2
 8003078:	80fb      	strh	r3, [r7, #6]

	/* First see if the entry exists */
	csp_route_t * entry = csp_rtable_find_exact(address, netmask);
 800307a:	89ba      	ldrh	r2, [r7, #12]
 800307c:	89fb      	ldrh	r3, [r7, #14]
 800307e:	4611      	mov	r1, r2
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff ff47 	bl	8002f14 <csp_rtable_find_exact>
 8003086:	6178      	str	r0, [r7, #20]

	/* If not, create a new one */
	if (!entry) {
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d112      	bne.n	80030b4 <csp_rtable_set_internal+0x50>
		entry = &rtable[rtable_inptr++];
 800308e:	4b12      	ldr	r3, [pc, #72]	@ (80030d8 <csp_rtable_set_internal+0x74>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	1c53      	adds	r3, r2, #1
 8003094:	4910      	ldr	r1, [pc, #64]	@ (80030d8 <csp_rtable_set_internal+0x74>)
 8003096:	600b      	str	r3, [r1, #0]
 8003098:	4613      	mov	r3, r2
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	4413      	add	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4a0e      	ldr	r2, [pc, #56]	@ (80030dc <csp_rtable_set_internal+0x78>)
 80030a2:	4413      	add	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]
		if (rtable_inptr == CSP_RTABLE_SIZE)
 80030a6:	4b0c      	ldr	r3, [pc, #48]	@ (80030d8 <csp_rtable_set_internal+0x74>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2b0a      	cmp	r3, #10
 80030ac:	d102      	bne.n	80030b4 <csp_rtable_set_internal+0x50>
			rtable_inptr = CSP_RTABLE_SIZE;
 80030ae:	4b0a      	ldr	r3, [pc, #40]	@ (80030d8 <csp_rtable_set_internal+0x74>)
 80030b0:	220a      	movs	r2, #10
 80030b2:	601a      	str	r2, [r3, #0]
	}

	/* Fill in the data */
	entry->address = address;
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	89fa      	ldrh	r2, [r7, #14]
 80030b8:	801a      	strh	r2, [r3, #0]
	entry->netmask = netmask;
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	89ba      	ldrh	r2, [r7, #12]
 80030be:	805a      	strh	r2, [r3, #2]
	entry->iface = ifc;
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	609a      	str	r2, [r3, #8]
	entry->via = via;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	88fa      	ldrh	r2, [r7, #6]
 80030ca:	809a      	strh	r2, [r3, #4]

	return CSP_ERR_NONE;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	2000057c 	.word	0x2000057c
 80030dc:	20000504 	.word	0x20000504

080030e0 <csp_rtable_set>:

void csp_rtable_clear(void) {
	csp_rtable_free();
}

int csp_rtable_set(uint16_t address, int netmask, csp_iface_t * ifc, uint16_t via) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60b9      	str	r1, [r7, #8]
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	461a      	mov	r2, r3
 80030ec:	4603      	mov	r3, r0
 80030ee:	81fb      	strh	r3, [r7, #14]
 80030f0:	4613      	mov	r3, r2
 80030f2:	81bb      	strh	r3, [r7, #12]
//address  y l a ch ch ca node hoc mng con m bn mun thm vo bng nh tuyn (routing table).
	if ((netmask < 0) || (netmask > (int)csp_id_get_host_bits())) {
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	db06      	blt.n	8003108 <csp_rtable_set+0x28>
 80030fa:	f7ff f8ad 	bl	8002258 <csp_id_get_host_bits>
 80030fe:	4603      	mov	r3, r0
 8003100:	461a      	mov	r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	4293      	cmp	r3, r2
 8003106:	dd03      	ble.n	8003110 <csp_rtable_set+0x30>
		netmask = csp_id_get_host_bits();
 8003108:	f7ff f8a6 	bl	8002258 <csp_id_get_host_bits>
 800310c:	4603      	mov	r3, r0
 800310e:	60bb      	str	r3, [r7, #8]
	}

	/* Validates options */
	if ((ifc == NULL) || (netmask > (int)csp_id_get_host_bits())) {
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d006      	beq.n	8003124 <csp_rtable_set+0x44>
 8003116:	f7ff f89f 	bl	8002258 <csp_id_get_host_bits>
 800311a:	4603      	mov	r3, r0
 800311c:	461a      	mov	r2, r3
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	4293      	cmp	r3, r2
 8003122:	dd05      	ble.n	8003130 <csp_rtable_set+0x50>
		csp_dbg_errno = CSP_DBG_ERR_INVALID_RTABLE_ENTRY; 
 8003124:	4b08      	ldr	r3, [pc, #32]	@ (8003148 <csp_rtable_set+0x68>)
 8003126:	2206      	movs	r2, #6
 8003128:	701a      	strb	r2, [r3, #0]
		return CSP_ERR_INVAL;
 800312a:	f06f 0301 	mvn.w	r3, #1
 800312e:	e007      	b.n	8003140 <csp_rtable_set+0x60>
	}

	return csp_rtable_set_internal(address, netmask, ifc, via);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	b299      	uxth	r1, r3
 8003134:	89bb      	ldrh	r3, [r7, #12]
 8003136:	89f8      	ldrh	r0, [r7, #14]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	f7ff ff93 	bl	8003064 <csp_rtable_set_internal>
 800313e:	4603      	mov	r3, r0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3710      	adds	r7, #16
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000262 	.word	0x20000262

0800314c <csp_can1_rx>:
	CFP_BEGIN = 0,
	/* Remaining CFP fragment(s) of a CSP packet */
	CFP_MORE = 1
};

int csp_can1_rx(csp_iface_t * iface, uint32_t id, const uint8_t * data, uint8_t dlc, int * task_woken) {
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	70fb      	strb	r3, [r7, #3]
			return CSP_ERR_DRIVER;
		}
	}

	/* Bind incoming frame to a packet buffer */
	csp_packet_t * packet = csp_can_pbuf_find(id, CFP_ID_CONN_MASK, task_woken);
 800315a:	6a3a      	ldr	r2, [r7, #32]
 800315c:	497b      	ldr	r1, [pc, #492]	@ (800334c <csp_can1_rx+0x200>)
 800315e:	68b8      	ldr	r0, [r7, #8]
 8003160:	f000 fcdc 	bl	8003b1c <csp_can_pbuf_find>
 8003164:	6178      	str	r0, [r7, #20]
	if (packet == NULL) {
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d11d      	bne.n	80031a8 <csp_can1_rx+0x5c>
		if (CFP_TYPE(id) == CFP_BEGIN) {
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	0c9b      	lsrs	r3, r3, #18
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10f      	bne.n	8003198 <csp_can1_rx+0x4c>
			packet = csp_can_pbuf_new(id, task_woken);
 8003178:	6a39      	ldr	r1, [r7, #32]
 800317a:	68b8      	ldr	r0, [r7, #8]
 800317c:	f000 fc60 	bl	8003a40 <csp_can_pbuf_new>
 8003180:	6178      	str	r0, [r7, #20]
			if (packet == NULL) {
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10f      	bne.n	80031a8 <csp_can1_rx+0x5c>
				iface->rx_error++;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	1c5a      	adds	r2, r3, #1
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	625a      	str	r2, [r3, #36]	@ 0x24
				return CSP_ERR_NOMEM;
 8003192:	f04f 33ff 	mov.w	r3, #4294967295
 8003196:	e0d5      	b.n	8003344 <csp_can1_rx+0x1f8>
			}
		} else {
			iface->frame++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	631a      	str	r2, [r3, #48]	@ 0x30
			return CSP_ERR_INVAL;
 80031a2:	f06f 0301 	mvn.w	r3, #1
 80031a6:	e0cd      	b.n	8003344 <csp_can1_rx+0x1f8>
		}
	}

	/* Reset frame data offset */
	uint8_t offset = 0;
 80031a8:	2300      	movs	r3, #0
 80031aa:	74fb      	strb	r3, [r7, #19]

	switch (CFP_TYPE(id)) {
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	0c9b      	lsrs	r3, r3, #18
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <csp_can1_rx+0x72>
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d056      	beq.n	800326a <csp_can1_rx+0x11e>
 80031bc:	e0b7      	b.n	800332e <csp_can1_rx+0x1e2>

		case CFP_BEGIN:

			/* Discard packet if DLC is less than CSP id + CSP length fields */
			if (dlc < (sizeof(uint32_t) + sizeof(uint16_t))) {
 80031be:	78fb      	ldrb	r3, [r7, #3]
 80031c0:	2b05      	cmp	r3, #5
 80031c2:	d80d      	bhi.n	80031e0 <csp_can1_rx+0x94>
				csp_dbg_can_errno = CSP_DBG_CAN_ERR_SHORT_BEGIN;
 80031c4:	4b62      	ldr	r3, [pc, #392]	@ (8003350 <csp_can1_rx+0x204>)
 80031c6:	2204      	movs	r2, #4
 80031c8:	701a      	strb	r2, [r3, #0]
				iface->frame++;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	631a      	str	r2, [r3, #48]	@ 0x30
				csp_can_pbuf_free(packet, 1, task_woken);
 80031d4:	6a3a      	ldr	r2, [r7, #32]
 80031d6:	2101      	movs	r1, #1
 80031d8:	6978      	ldr	r0, [r7, #20]
 80031da:	f000 fbf9 	bl	80039d0 <csp_can_pbuf_free>
				break;
 80031de:	e0b0      	b.n	8003342 <csp_can1_rx+0x1f6>
			}

			iface->frame++;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	631a      	str	r2, [r3, #48]	@ 0x30

			csp_id1_setup_rx(packet);
 80031ea:	6978      	ldr	r0, [r7, #20]
 80031ec:	f7fe fedc 	bl	8001fa8 <csp_id1_setup_rx>

			/* Copy CSP identifier (header) */
			memcpy(packet->frame_begin, data, sizeof(uint32_t));
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6812      	ldr	r2, [r2, #0]
 80031f8:	601a      	str	r2, [r3, #0]
			packet->frame_length += sizeof(uint32_t);
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	8a1b      	ldrh	r3, [r3, #16]
 80031fe:	3304      	adds	r3, #4
 8003200:	b29a      	uxth	r2, r3
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	821a      	strh	r2, [r3, #16]

			csp_id1_strip(packet);
 8003206:	6978      	ldr	r0, [r7, #20]
 8003208:	f7fe fe83 	bl	8001f12 <csp_id1_strip>

			/* Copy CSP length (of data) */
			memcpy(&(packet->length), data + sizeof(uint32_t), sizeof(packet->length));
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	3314      	adds	r3, #20
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	3204      	adds	r2, #4
 8003214:	8812      	ldrh	r2, [r2, #0]
 8003216:	b292      	uxth	r2, r2
 8003218:	801a      	strh	r2, [r3, #0]
			packet->length = csp_betoh16(packet->length);
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	8a9b      	ldrh	r3, [r3, #20]
 800321e:	4618      	mov	r0, r3
 8003220:	f7fe fdfd 	bl	8001e1e <csp_betoh16>
 8003224:	4603      	mov	r3, r0
 8003226:	461a      	mov	r2, r3
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	829a      	strh	r2, [r3, #20]

			/* Check if frame exceeds MTU */
			if (packet->length > iface->mtu) {
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	8a9a      	ldrh	r2, [r3, #20]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8a9b      	ldrh	r3, [r3, #20]
 8003234:	429a      	cmp	r2, r3
 8003236:	d90a      	bls.n	800324e <csp_can1_rx+0x102>
				iface->rx_error++;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	625a      	str	r2, [r3, #36]	@ 0x24
				csp_can_pbuf_free(packet, 1, task_woken);
 8003242:	6a3a      	ldr	r2, [r7, #32]
 8003244:	2101      	movs	r1, #1
 8003246:	6978      	ldr	r0, [r7, #20]
 8003248:	f000 fbc2 	bl	80039d0 <csp_can_pbuf_free>
				break;
 800324c:	e079      	b.n	8003342 <csp_can1_rx+0x1f6>
			}

			/* Reset RX count */
			packet->rx_count = 0;
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	2200      	movs	r2, #0
 8003252:	801a      	strh	r2, [r3, #0]

			/* Set offset to prevent CSP header from being copied to CSP data */
			offset = sizeof(uint32_t) + sizeof(uint16_t);
 8003254:	2306      	movs	r3, #6
 8003256:	74fb      	strb	r3, [r7, #19]

			/* Set remain field - increment to include begin packet */
			packet->remain = CFP_REMAIN(id) + 1;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	0a9b      	lsrs	r3, r3, #10
 800325c:	b29b      	uxth	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	b29b      	uxth	r3, r3
 8003262:	3301      	adds	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	805a      	strh	r2, [r3, #2]
			/* FALLTHROUGH */

		case CFP_MORE:

			/* Check 'remain' field match */
			if ((uint16_t) CFP_REMAIN(id) != packet->remain - 1) {
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	0a9b      	lsrs	r3, r3, #10
 800326e:	b29b      	uxth	r3, r3
 8003270:	b2da      	uxtb	r2, r3
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	885b      	ldrh	r3, [r3, #2]
 8003276:	3b01      	subs	r3, #1
 8003278:	429a      	cmp	r2, r3
 800327a:	d00d      	beq.n	8003298 <csp_can1_rx+0x14c>
				csp_dbg_can_errno = CSP_DBG_CAN_ERR_FRAME_LOST;
 800327c:	4b34      	ldr	r3, [pc, #208]	@ (8003350 <csp_can1_rx+0x204>)
 800327e:	2201      	movs	r2, #1
 8003280:	701a      	strb	r2, [r3, #0]
				csp_can_pbuf_free(packet, 1, task_woken);
 8003282:	6a3a      	ldr	r2, [r7, #32]
 8003284:	2101      	movs	r1, #1
 8003286:	6978      	ldr	r0, [r7, #20]
 8003288:	f000 fba2 	bl	80039d0 <csp_can_pbuf_free>
				iface->frame++;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	631a      	str	r2, [r3, #48]	@ 0x30
				break;
 8003296:	e054      	b.n	8003342 <csp_can1_rx+0x1f6>
			}

			/* Decrement remaining frames */
			packet->remain--;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	885b      	ldrh	r3, [r3, #2]
 800329c:	3b01      	subs	r3, #1
 800329e:	b29a      	uxth	r2, r3
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	805a      	strh	r2, [r3, #2]

			/* Check for overflow */
			if ((packet->rx_count + dlc - offset) > packet->length) {
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	461a      	mov	r2, r3
 80032aa:	78fb      	ldrb	r3, [r7, #3]
 80032ac:	441a      	add	r2, r3
 80032ae:	7cfb      	ldrb	r3, [r7, #19]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	8a92      	ldrh	r2, [r2, #20]
 80032b6:	4293      	cmp	r3, r2
 80032b8:	dd0d      	ble.n	80032d6 <csp_can1_rx+0x18a>
				csp_dbg_can_errno = CSP_DBG_CAN_ERR_RX_OVF;
 80032ba:	4b25      	ldr	r3, [pc, #148]	@ (8003350 <csp_can1_rx+0x204>)
 80032bc:	2202      	movs	r2, #2
 80032be:	701a      	strb	r2, [r3, #0]
				iface->frame++;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	631a      	str	r2, [r3, #48]	@ 0x30
				csp_can_pbuf_free(packet, 1, task_woken);
 80032ca:	6a3a      	ldr	r2, [r7, #32]
 80032cc:	2101      	movs	r1, #1
 80032ce:	6978      	ldr	r0, [r7, #20]
 80032d0:	f000 fb7e 	bl	80039d0 <csp_can_pbuf_free>
				break;
 80032d4:	e035      	b.n	8003342 <csp_can1_rx+0x1f6>
			}

			/* Copy dlc bytes into buffer */
			memcpy(&packet->data[packet->rx_count], data + offset, dlc - offset);
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	881b      	ldrh	r3, [r3, #0]
 80032da:	3328      	adds	r3, #40	@ 0x28
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	4413      	add	r3, r2
 80032e0:	1d18      	adds	r0, r3, #4
 80032e2:	7cfb      	ldrb	r3, [r7, #19]
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	18d1      	adds	r1, r2, r3
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	7cfb      	ldrb	r3, [r7, #19]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	461a      	mov	r2, r3
 80032f0:	f008 f84b 	bl	800b38a <memcpy>
			packet->rx_count += dlc - offset;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	881a      	ldrh	r2, [r3, #0]
 80032f8:	78fb      	ldrb	r3, [r7, #3]
 80032fa:	b299      	uxth	r1, r3
 80032fc:	7cfb      	ldrb	r3, [r7, #19]
 80032fe:	b29b      	uxth	r3, r3
 8003300:	1acb      	subs	r3, r1, r3
 8003302:	b29b      	uxth	r3, r3
 8003304:	4413      	add	r3, r2
 8003306:	b29a      	uxth	r2, r3
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	801a      	strh	r2, [r3, #0]

			/* Check if more data is expected */
			if (packet->rx_count != packet->length)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	881a      	ldrh	r2, [r3, #0]
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	8a9b      	ldrh	r3, [r3, #20]
 8003314:	429a      	cmp	r2, r3
 8003316:	d113      	bne.n	8003340 <csp_can1_rx+0x1f4>
				break;

			/* Free packet buffer */
			csp_can_pbuf_free(packet, 0, task_woken);
 8003318:	6a3a      	ldr	r2, [r7, #32]
 800331a:	2100      	movs	r1, #0
 800331c:	6978      	ldr	r0, [r7, #20]
 800331e:	f000 fb57 	bl	80039d0 <csp_can_pbuf_free>

			/* Data is available */
			csp_qfifo_write(packet, iface, task_woken);
 8003322:	6a3a      	ldr	r2, [r7, #32]
 8003324:	68f9      	ldr	r1, [r7, #12]
 8003326:	6978      	ldr	r0, [r7, #20]
 8003328:	f7ff fb94 	bl	8002a54 <csp_qfifo_write>

			break;
 800332c:	e009      	b.n	8003342 <csp_can1_rx+0x1f6>

		default:
			csp_dbg_can_errno = CSP_DBG_CAN_ERR_UNKNOWN;
 800332e:	4b08      	ldr	r3, [pc, #32]	@ (8003350 <csp_can1_rx+0x204>)
 8003330:	2206      	movs	r2, #6
 8003332:	701a      	strb	r2, [r3, #0]
			csp_can_pbuf_free(packet, 1, task_woken);
 8003334:	6a3a      	ldr	r2, [r7, #32]
 8003336:	2101      	movs	r1, #1
 8003338:	6978      	ldr	r0, [r7, #20]
 800333a:	f000 fb49 	bl	80039d0 <csp_can_pbuf_free>
			break;
 800333e:	e000      	b.n	8003342 <csp_can1_rx+0x1f6>
				break;
 8003340:	bf00      	nop
	}

	return CSP_ERR_NONE;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	1ff803ff 	.word	0x1ff803ff
 8003350:	20000266 	.word	0x20000266

08003354 <csp_can1_tx>:

int csp_can1_tx(csp_iface_t * iface, uint16_t via, csp_packet_t * packet) {
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b08f      	sub	sp, #60	@ 0x3c
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	460b      	mov	r3, r1
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	817b      	strh	r3, [r7, #10]

	/* Loopback */
	if (packet->id.dst == iface->addr) {
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	8b5a      	ldrh	r2, [r3, #26]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	881b      	ldrh	r3, [r3, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d106      	bne.n	800337c <csp_can1_tx+0x28>
		csp_qfifo_write(packet, iface, NULL);
 800336e:	2200      	movs	r2, #0
 8003370:	68f9      	ldr	r1, [r7, #12]
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7ff fb6e 	bl	8002a54 <csp_qfifo_write>
		return CSP_ERR_NONE;
 8003378:	2300      	movs	r3, #0
 800337a:	e0cd      	b.n	8003518 <csp_can1_tx+0x1c4>
	}

	csp_can_interface_data_t * ifdata = iface->interface_data;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Get an unique CFP id - this should be locked to prevent access from multiple tasks */
	const uint32_t ident = ifdata->cfp_packet_counter++;
 8003382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	1c59      	adds	r1, r3, #1
 8003388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800338a:	6011      	str	r1, [r2, #0]
 800338c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Figure out destination node based on routing entry */
	const uint8_t dest = (via != CSP_NO_VIA_ADDRESS) ? via : packet->id.dst;
 800338e:	897b      	ldrh	r3, [r7, #10]
 8003390:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003394:	4293      	cmp	r3, r2
 8003396:	d002      	beq.n	800339e <csp_can1_tx+0x4a>
 8003398:	897b      	ldrh	r3, [r7, #10]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	e002      	b.n	80033a4 <csp_can1_tx+0x50>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	8b5b      	ldrh	r3, [r3, #26]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	uint32_t can_id = 0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t data_bytes = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	/**
	 * CSP 1.x Frame Header:
	 * Data offset is always 6.
	 */
	can_id = (CFP_MAKE_SRC(packet->id.src) |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	8b1b      	ldrh	r3, [r3, #24]
 80033b6:	061b      	lsls	r3, r3, #24
 80033b8:	f003 52f8 	and.w	r2, r3, #520093696	@ 0x1f000000
			  CFP_MAKE_DST(dest) |
 80033bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80033c0:	04db      	lsls	r3, r3, #19
 80033c2:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
	can_id = (CFP_MAKE_SRC(packet->id.src) |
 80033c6:	431a      	orrs	r2, r3
			  CFP_MAKE_ID(ident) |
 80033c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033ce:	431a      	orrs	r2, r3
			  CFP_MAKE_TYPE(CFP_BEGIN) |
			  CFP_MAKE_REMAIN((packet->length + CFP1_DATA_OFFSET - 1) / CAN_FRAME_SIZE));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	8a9b      	ldrh	r3, [r3, #20]
 80033d4:	3305      	adds	r3, #5
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	da00      	bge.n	80033dc <csp_can1_tx+0x88>
 80033da:	3307      	adds	r3, #7
 80033dc:	10db      	asrs	r3, r3, #3
 80033de:	029b      	lsls	r3, r3, #10
 80033e0:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
	can_id = (CFP_MAKE_SRC(packet->id.src) |
 80033e4:	4313      	orrs	r3, r2
 80033e6:	627b      	str	r3, [r7, #36]	@ 0x24
	 * 2 byte length field
	 * 2 byte data (optional)
	 */

	/* Copy CSP 1.x headers and data: Always 4 bytes */
	csp_id_prepend(packet);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f7fe ff1f 	bl	800222c <csp_id_prepend>
	memcpy(frame_buf + CFP1_CSP_HEADER_OFFSET, packet->frame_begin, CFP1_CSP_HEADER_SIZE);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	617b      	str	r3, [r7, #20]

	/* Copy length field, always 2 bytes */
	uint16_t csp_length_be = csp_htobe16(packet->length);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	8a9b      	ldrh	r3, [r3, #20]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe fd01 	bl	8001e02 <csp_htobe16>
 8003400:	4603      	mov	r3, r0
 8003402:	827b      	strh	r3, [r7, #18]
	memcpy(frame_buf + CFP1_DATA_LEN_OFFSET, &csp_length_be, CFP1_DATA_LEN_SIZE);
 8003404:	f107 0314 	add.w	r3, r7, #20
 8003408:	3304      	adds	r3, #4
 800340a:	8a7a      	ldrh	r2, [r7, #18]
 800340c:	801a      	strh	r2, [r3, #0]

	/* Calculate number of data bytes. Max 2 bytes possible */
	data_bytes = (packet->length <= CFP1_DATA_SIZE_BEGIN) ? packet->length : CFP1_DATA_SIZE_BEGIN;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	8a9b      	ldrh	r3, [r3, #20]
 8003412:	2b02      	cmp	r3, #2
 8003414:	bf28      	it	cs
 8003416:	2302      	movcs	r3, #2
 8003418:	b29b      	uxth	r3, r3
 800341a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	memcpy(frame_buf + CFP1_DATA_OFFSET, packet->data, data_bytes);
 800341e:	f107 0314 	add.w	r3, r7, #20
 8003422:	3306      	adds	r3, #6
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	f102 012c 	add.w	r1, r2, #44	@ 0x2c
 800342a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800342e:	4618      	mov	r0, r3
 8003430:	f007 ffab 	bl	800b38a <memcpy>

	/* Increment tx counter */
	uint16_t tx_count = data_bytes;
 8003434:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003438:	86fb      	strh	r3, [r7, #54]	@ 0x36

	const csp_can_driver_tx_t tx_func = ifdata->tx_func;
 800343a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	61fb      	str	r3, [r7, #28]

	/* Send first frame */
	if ((tx_func)(iface->driver_data, can_id, frame_buf, CFP1_DATA_OFFSET + data_bytes) != CSP_ERR_NONE) {
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	68d8      	ldr	r0, [r3, #12]
 8003444:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003448:	3306      	adds	r3, #6
 800344a:	b2db      	uxtb	r3, r3
 800344c:	f107 0214 	add.w	r2, r7, #20
 8003450:	69fc      	ldr	r4, [r7, #28]
 8003452:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003454:	47a0      	blx	r4
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d054      	beq.n	8003506 <csp_can1_tx+0x1b2>
		iface->tx_error++;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	621a      	str	r2, [r3, #32]
		/* Does not free on return */
		return CSP_ERR_DRIVER;
 8003466:	f06f 030a 	mvn.w	r3, #10
 800346a:	e055      	b.n	8003518 <csp_can1_tx+0x1c4>
		 * CSP 1.x Frame Header:
		 * Data offset is always 6.
		 */

		/* Calculate frame data bytes */
		data_bytes = (packet->length - tx_count >= CAN_FRAME_SIZE) ? CAN_FRAME_SIZE : packet->length - tx_count;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	8a9b      	ldrh	r3, [r3, #20]
 8003470:	461a      	mov	r2, r3
 8003472:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b08      	cmp	r3, #8
 8003478:	bfa8      	it	ge
 800347a:	2308      	movge	r3, #8
 800347c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		/* Prepare identifier */
		can_id = (CFP_MAKE_SRC(packet->id.src) |
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	8b1b      	ldrh	r3, [r3, #24]
 8003484:	061b      	lsls	r3, r3, #24
 8003486:	f003 52f8 	and.w	r2, r3, #520093696	@ 0x1f000000
				  CFP_MAKE_DST(dest) |
 800348a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800348e:	04db      	lsls	r3, r3, #19
 8003490:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
		can_id = (CFP_MAKE_SRC(packet->id.src) |
 8003494:	431a      	orrs	r2, r3
				  CFP_MAKE_ID(ident) |
 8003496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003498:	f3c3 0309 	ubfx	r3, r3, #0, #10
				  CFP_MAKE_DST(dest) |
 800349c:	431a      	orrs	r2, r3
				  CFP_MAKE_TYPE(CFP_MORE) |
				  CFP_MAKE_REMAIN((packet->length - tx_count - data_bytes + CAN_FRAME_SIZE - 1) / CAN_FRAME_SIZE));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	8a9b      	ldrh	r3, [r3, #20]
 80034a2:	4619      	mov	r1, r3
 80034a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034a6:	1ac9      	subs	r1, r1, r3
 80034a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034ac:	1acb      	subs	r3, r1, r3
 80034ae:	3307      	adds	r3, #7
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	da00      	bge.n	80034b6 <csp_can1_tx+0x162>
 80034b4:	3307      	adds	r3, #7
 80034b6:	10db      	asrs	r3, r3, #3
 80034b8:	029b      	lsls	r3, r3, #10
 80034ba:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
				  CFP_MAKE_TYPE(CFP_MORE) |
 80034be:	4313      	orrs	r3, r2
		can_id = (CFP_MAKE_SRC(packet->id.src) |
 80034c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034c4:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Increment tx counter */
		tx_count += data_bytes;
 80034c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034ce:	4413      	add	r3, r2
 80034d0:	86fb      	strh	r3, [r7, #54]	@ 0x36

		/* Send frame */
		if ((tx_func)(iface->driver_data, can_id, packet->data + tx_count - data_bytes, data_bytes) != CSP_ERR_NONE) {
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	68d8      	ldr	r0, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80034dc:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 80034de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034e2:	1acb      	subs	r3, r1, r3
 80034e4:	441a      	add	r2, r3
 80034e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034ea:	69fc      	ldr	r4, [r7, #28]
 80034ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034ee:	47a0      	blx	r4
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d007      	beq.n	8003506 <csp_can1_tx+0x1b2>
			iface->tx_error++;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	1c5a      	adds	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	621a      	str	r2, [r3, #32]
			/* Does not free on return */
			return CSP_ERR_DRIVER;
 8003500:	f06f 030a 	mvn.w	r3, #10
 8003504:	e008      	b.n	8003518 <csp_can1_tx+0x1c4>
	while (tx_count < packet->length) {
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	8a9b      	ldrh	r3, [r3, #20]
 800350a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800350c:	429a      	cmp	r2, r3
 800350e:	d3ad      	bcc.n	800346c <csp_can1_tx+0x118>
		}
	}

	csp_buffer_free(packet);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7fd ff89 	bl	8001428 <csp_buffer_free>

	return CSP_ERR_NONE;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	373c      	adds	r7, #60	@ 0x3c
 800351c:	46bd      	mov	sp, r7
 800351e:	bd90      	pop	{r4, r7, pc}

08003520 <csp_can2_rx>:

int csp_can2_rx(csp_iface_t * iface, uint32_t id, const uint8_t * data, uint8_t dlc, int * task_woken) {
 8003520:	b580      	push	{r7, lr}
 8003522:	b088      	sub	sp, #32
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
 800352c:	70fb      	strb	r3, [r7, #3]

	/* Bind incoming frame to a packet buffer */
	csp_packet_t * packet = csp_can_pbuf_find(id, CFP2_ID_CONN_MASK, task_woken);
 800352e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003530:	496c      	ldr	r1, [pc, #432]	@ (80036e4 <csp_can2_rx+0x1c4>)
 8003532:	68b8      	ldr	r0, [r7, #8]
 8003534:	f000 faf2 	bl	8003b1c <csp_can_pbuf_find>
 8003538:	61f8      	str	r0, [r7, #28]
	if (packet == NULL) {
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d11c      	bne.n	800357a <csp_can2_rx+0x5a>
		if (id & (CFP2_BEGIN_MASK << CFP2_BEGIN_OFFSET)) {
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00f      	beq.n	800356a <csp_can2_rx+0x4a>
			packet = csp_can_pbuf_new(id, task_woken);
 800354a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800354c:	68b8      	ldr	r0, [r7, #8]
 800354e:	f000 fa77 	bl	8003a40 <csp_can_pbuf_new>
 8003552:	61f8      	str	r0, [r7, #28]
			if (packet == NULL) {
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10f      	bne.n	800357a <csp_can2_rx+0x5a>
				iface->rx_error++;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	625a      	str	r2, [r3, #36]	@ 0x24
				return CSP_ERR_NOMEM;
 8003564:	f04f 33ff 	mov.w	r3, #4294967295
 8003568:	e0b7      	b.n	80036da <csp_can2_rx+0x1ba>
			}
		} else {
			iface->frame++;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	631a      	str	r2, [r3, #48]	@ 0x30
			return CSP_ERR_INVAL;
 8003574:	f06f 0301 	mvn.w	r3, #1
 8003578:	e0af      	b.n	80036da <csp_can2_rx+0x1ba>
		}
	}


	/* BEGIN */
	if (id & (CFP2_BEGIN_MASK << CFP2_BEGIN_OFFSET)) {
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d03e      	beq.n	8003602 <csp_can2_rx+0xe2>

		/* Discard packet if DLC is less than CSP id + CSP length fields */
		if (dlc < 4) {
 8003584:	78fb      	ldrb	r3, [r7, #3]
 8003586:	2b03      	cmp	r3, #3
 8003588:	d80f      	bhi.n	80035aa <csp_can2_rx+0x8a>
			csp_dbg_can_errno = CSP_DBG_CAN_ERR_SHORT_BEGIN;
 800358a:	4b57      	ldr	r3, [pc, #348]	@ (80036e8 <csp_can2_rx+0x1c8>)
 800358c:	2204      	movs	r2, #4
 800358e:	701a      	strb	r2, [r3, #0]
			iface->frame++;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	631a      	str	r2, [r3, #48]	@ 0x30
			csp_can_pbuf_free(packet, 1, task_woken);
 800359a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800359c:	2101      	movs	r1, #1
 800359e:	69f8      	ldr	r0, [r7, #28]
 80035a0:	f000 fa16 	bl	80039d0 <csp_can_pbuf_free>
			return CSP_ERR_INVAL;
 80035a4:	f06f 0301 	mvn.w	r3, #1
 80035a8:	e097      	b.n	80036da <csp_can2_rx+0x1ba>
		}

		iface->frame++;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	631a      	str	r2, [r3, #48]	@ 0x30
		csp_id2_setup_rx(packet);
 80035b4:	69f8      	ldr	r0, [r7, #28]
 80035b6:	f7fe fe27 	bl	8002208 <csp_id2_setup_rx>

		/* Copy first 2 bytes from CFP 2.0 header:
		 * Because the id field has already been converted in memory to a 32-bit
		 * host-order field, extract the first two bytes and convert back to
		 * network order */
		uint16_t first_two = id >> CFP2_DST_OFFSET;
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	0b5b      	lsrs	r3, r3, #13
 80035be:	b29b      	uxth	r3, r3
 80035c0:	82fb      	strh	r3, [r7, #22]
		first_two = csp_htobe16(first_two);
 80035c2:	8afb      	ldrh	r3, [r7, #22]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7fe fc1c 	bl	8001e02 <csp_htobe16>
 80035ca:	4603      	mov	r3, r0
 80035cc:	82fb      	strh	r3, [r7, #22]
		memcpy(packet->frame_begin, &first_two, 2);
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	8afa      	ldrh	r2, [r7, #22]
 80035d4:	801a      	strh	r2, [r3, #0]

		/* Copy next 4 from data, the data field is in network order */
		memcpy(&packet->frame_begin[2], data, 4);
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	3302      	adds	r3, #2
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	601a      	str	r2, [r3, #0]

		packet->frame_length = 6;
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	2206      	movs	r2, #6
 80035e6:	821a      	strh	r2, [r3, #16]
		packet->length = 0;
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	2200      	movs	r2, #0
 80035ec:	829a      	strh	r2, [r3, #20]

		/* Move RX offset for incoming data */
		data += 4;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3304      	adds	r3, #4
 80035f2:	607b      	str	r3, [r7, #4]
		dlc -= 4;
 80035f4:	78fb      	ldrb	r3, [r7, #3]
 80035f6:	3b04      	subs	r3, #4
 80035f8:	70fb      	strb	r3, [r7, #3]

		/* Set next expected fragment counter to be 1 */
		packet->rx_count = 1;
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	2201      	movs	r2, #1
 80035fe:	801a      	strh	r2, [r3, #0]
 8003600:	e023      	b.n	800364a <csp_can2_rx+0x12a>

		/* FRAGMENT */
	} else {

		int fragment_counter = (id >> CFP2_FC_OFFSET) & CFP2_FC_MASK;
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	089b      	lsrs	r3, r3, #2
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	61bb      	str	r3, [r7, #24]

		/* Check fragment counter is increasing:
		 * We abuse / reuse the rx_count pbuf field
		 * (Note this could be done using csp buffers instead) */
		if ((packet->rx_count) != fragment_counter) {
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	881b      	ldrh	r3, [r3, #0]
 8003610:	461a      	mov	r2, r3
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	4293      	cmp	r3, r2
 8003616:	d00f      	beq.n	8003638 <csp_can2_rx+0x118>
			csp_dbg_can_errno = CSP_DBG_CAN_ERR_FRAME_LOST;
 8003618:	4b33      	ldr	r3, [pc, #204]	@ (80036e8 <csp_can2_rx+0x1c8>)
 800361a:	2201      	movs	r2, #1
 800361c:	701a      	strb	r2, [r3, #0]
			csp_can_pbuf_free(packet, 1, task_woken);
 800361e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003620:	2101      	movs	r1, #1
 8003622:	69f8      	ldr	r0, [r7, #28]
 8003624:	f000 f9d4 	bl	80039d0 <csp_can_pbuf_free>
			iface->frame++;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	631a      	str	r2, [r3, #48]	@ 0x30
			return CSP_ERR_INVAL;
 8003632:	f06f 0301 	mvn.w	r3, #1
 8003636:	e050      	b.n	80036da <csp_can2_rx+0x1ba>
		}

		/* Increment expected next fragment counter:
		 * and with the mask in order to wrap around */
		packet->rx_count = (packet->rx_count + 1) & CFP2_FC_MASK;
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	3301      	adds	r3, #1
 800363e:	b29b      	uxth	r3, r3
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	b29a      	uxth	r2, r3
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	801a      	strh	r2, [r3, #0]
	}

	/* Check for overflow */
	if (packet->frame_length + dlc > iface->mtu) {
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	8a1b      	ldrh	r3, [r3, #16]
 800364e:	461a      	mov	r2, r3
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	4413      	add	r3, r2
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	8a92      	ldrh	r2, [r2, #20]
 8003658:	4293      	cmp	r3, r2
 800365a:	dd0f      	ble.n	800367c <csp_can2_rx+0x15c>
		csp_dbg_can_errno = CSP_DBG_CAN_ERR_RX_OVF;
 800365c:	4b22      	ldr	r3, [pc, #136]	@ (80036e8 <csp_can2_rx+0x1c8>)
 800365e:	2202      	movs	r2, #2
 8003660:	701a      	strb	r2, [r3, #0]
		iface->frame++;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	631a      	str	r2, [r3, #48]	@ 0x30
		csp_can_pbuf_free(packet, 1, task_woken);
 800366c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800366e:	2101      	movs	r1, #1
 8003670:	69f8      	ldr	r0, [r7, #28]
 8003672:	f000 f9ad 	bl	80039d0 <csp_can_pbuf_free>
		return CSP_ERR_INVAL;
 8003676:	f06f 0301 	mvn.w	r3, #1
 800367a:	e02e      	b.n	80036da <csp_can2_rx+0x1ba>
	}

	/* Copy dlc bytes into buffer */
	memcpy(&packet->frame_begin[packet->frame_length], data, dlc);
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	69fa      	ldr	r2, [r7, #28]
 8003682:	8a12      	ldrh	r2, [r2, #16]
 8003684:	4413      	add	r3, r2
 8003686:	78fa      	ldrb	r2, [r7, #3]
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	4618      	mov	r0, r3
 800368c:	f007 fe7d 	bl	800b38a <memcpy>
	packet->frame_length += dlc;
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	8a1a      	ldrh	r2, [r3, #16]
 8003694:	78fb      	ldrb	r3, [r7, #3]
 8003696:	b29b      	uxth	r3, r3
 8003698:	4413      	add	r3, r2
 800369a:	b29a      	uxth	r2, r3
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	821a      	strh	r2, [r3, #16]

	/* END */
	if (id & (CFP2_END_MASK << CFP2_END_OFFSET)) {
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d016      	beq.n	80036d8 <csp_can2_rx+0x1b8>

		/* Parse CSP header into csp_id type */
		csp_id2_strip(packet);
 80036aa:	69f8      	ldr	r0, [r7, #28]
 80036ac:	f7fe fd24 	bl	80020f8 <csp_id2_strip>

		/* Rewrite incoming L2 broadcast to local node */
		if (packet->id.dst == 0x3FFF) {
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	8b5b      	ldrh	r3, [r3, #26]
 80036b4:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d103      	bne.n	80036c4 <csp_can2_rx+0x1a4>
			packet->id.dst = iface->addr;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	881a      	ldrh	r2, [r3, #0]
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	835a      	strh	r2, [r3, #26]
		}

		/* Free packet buffer */
		csp_can_pbuf_free(packet, 0, task_woken);
 80036c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036c6:	2100      	movs	r1, #0
 80036c8:	69f8      	ldr	r0, [r7, #28]
 80036ca:	f000 f981 	bl	80039d0 <csp_can_pbuf_free>
		
		/* Data is available */
		csp_qfifo_write(packet, iface, task_woken);
 80036ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036d0:	68f9      	ldr	r1, [r7, #12]
 80036d2:	69f8      	ldr	r0, [r7, #28]
 80036d4:	f7ff f9be 	bl	8002a54 <csp_qfifo_write>

	}

	return CSP_ERR_NONE;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3720      	adds	r7, #32
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	1fffefe0 	.word	0x1fffefe0
 80036e8:	20000266 	.word	0x20000266

080036ec <csp_can2_tx>:

int csp_can2_tx(csp_iface_t * iface, uint16_t via, csp_packet_t * packet) {
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b091      	sub	sp, #68	@ 0x44
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	460b      	mov	r3, r1
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	817b      	strh	r3, [r7, #10]

	/* Loopback */
	if (packet->id.dst == iface->addr) {
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	8b5a      	ldrh	r2, [r3, #26]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	881b      	ldrh	r3, [r3, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d106      	bne.n	8003714 <csp_can2_tx+0x28>
		csp_qfifo_write(packet, iface, NULL);
 8003706:	2200      	movs	r2, #0
 8003708:	68f9      	ldr	r1, [r7, #12]
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f7ff f9a2 	bl	8002a54 <csp_qfifo_write>
		return CSP_ERR_NONE;
 8003710:	2300      	movs	r3, #0
 8003712:	e0f0      	b.n	80038f6 <csp_can2_tx+0x20a>
	}

	csp_can_interface_data_t * ifdata = iface->interface_data;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Setup counters */
	int sender_count = ifdata->cfp_packet_counter++;
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	1c59      	adds	r1, r3, #1
 8003720:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003722:	6011      	str	r1, [r2, #0]
 8003724:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int tx_count = 0;
 8003726:	2300      	movs	r3, #0
 8003728:	63fb      	str	r3, [r7, #60]	@ 0x3c

	uint32_t can_id = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint8_t frame_buf_inp = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t frame_buf_avail = CAN_FRAME_SIZE;
 8003734:	2308      	movs	r3, #8
 8003736:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

	/* Pack mandatory fields of header */
	can_id = (((packet->id.pri & CFP2_PRIO_MASK) << CFP2_PRIO_OFFSET) |
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	7d9b      	ldrb	r3, [r3, #22]
 800373e:	06db      	lsls	r3, r3, #27
 8003740:	f003 52c0 	and.w	r2, r3, #402653184	@ 0x18000000
			  ((packet->id.dst & CFP2_DST_MASK) << CFP2_DST_OFFSET) |
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	8b5b      	ldrh	r3, [r3, #26]
 8003748:	0359      	lsls	r1, r3, #13
 800374a:	4b6d      	ldr	r3, [pc, #436]	@ (8003900 <csp_can2_tx+0x214>)
 800374c:	400b      	ands	r3, r1
	can_id = (((packet->id.pri & CFP2_PRIO_MASK) << CFP2_PRIO_OFFSET) |
 800374e:	431a      	orrs	r2, r3
			  ((iface->addr & CFP2_SENDER_MASK) << CFP2_SENDER_OFFSET) |
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	01db      	lsls	r3, r3, #7
 8003756:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
			  ((packet->id.dst & CFP2_DST_MASK) << CFP2_DST_OFFSET) |
 800375a:	431a      	orrs	r2, r3
			  ((sender_count & CFP2_SC_MASK) << CFP2_SC_OFFSET) |
 800375c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375e:	015b      	lsls	r3, r3, #5
 8003760:	f003 0360 	and.w	r3, r3, #96	@ 0x60
			  ((iface->addr & CFP2_SENDER_MASK) << CFP2_SENDER_OFFSET) |
 8003764:	4313      	orrs	r3, r2
			  ((sender_count & CFP2_SC_MASK) << CFP2_SC_OFFSET) |
 8003766:	f043 0302 	orr.w	r3, r3, #2
	can_id = (((packet->id.pri & CFP2_PRIO_MASK) << CFP2_PRIO_OFFSET) |
 800376a:	63bb      	str	r3, [r7, #56]	@ 0x38
			  ((1 & CFP2_BEGIN_MASK) << CFP2_BEGIN_OFFSET));

	/* Pack the rest of the CSP header in the first 32-bit of data */
    uint32_t frame_buf_mem[(CAN_FRAME_SIZE+sizeof(uint32_t)-1)/sizeof(uint32_t)];
    uint8_t *frame_buf = (uint8_t*)frame_buf_mem;
 800376c:	f107 0314 	add.w	r3, r7, #20
 8003770:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t * header_extension = (uint32_t *)frame_buf_mem;
 8003772:	f107 0314 	add.w	r3, r7, #20
 8003776:	623b      	str	r3, [r7, #32]

	*header_extension = (((packet->id.src & CFP2_SRC_MASK) << CFP2_SRC_OFFSET) |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	8b1b      	ldrh	r3, [r3, #24]
 800377c:	049a      	lsls	r2, r3, #18
						 ((packet->id.dport & CFP2_DPORT_MASK) << CFP2_DPORT_OFFSET) |
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	7f1b      	ldrb	r3, [r3, #28]
 8003782:	031b      	lsls	r3, r3, #12
 8003784:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
	*header_extension = (((packet->id.src & CFP2_SRC_MASK) << CFP2_SRC_OFFSET) |
 8003788:	431a      	orrs	r2, r3
						 ((packet->id.sport & CFP2_SPORT_MASK) << CFP2_SPORT_OFFSET) |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	7f5b      	ldrb	r3, [r3, #29]
 800378e:	019b      	lsls	r3, r3, #6
 8003790:	f403 637c 	and.w	r3, r3, #4032	@ 0xfc0
						 ((packet->id.dport & CFP2_DPORT_MASK) << CFP2_DPORT_OFFSET) |
 8003794:	431a      	orrs	r2, r3
						 ((packet->id.flags & CFP2_FLAGS_MASK) << CFP2_FLAGS_OFFSET));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	7ddb      	ldrb	r3, [r3, #23]
 800379a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
						 ((packet->id.sport & CFP2_SPORT_MASK) << CFP2_SPORT_OFFSET) |
 800379e:	4313      	orrs	r3, r2
 80037a0:	461a      	mov	r2, r3
	*header_extension = (((packet->id.src & CFP2_SRC_MASK) << CFP2_SRC_OFFSET) |
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	601a      	str	r2, [r3, #0]

	/* Convert to network byte order */
	*header_extension = csp_htobe32(*header_extension);
 80037a6:	6a3b      	ldr	r3, [r7, #32]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fe fb45 	bl	8001e3a <csp_htobe32>
 80037b0:	4602      	mov	r2, r0
 80037b2:	6a3b      	ldr	r3, [r7, #32]
 80037b4:	601a      	str	r2, [r3, #0]

	frame_buf_inp += 4;
 80037b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80037ba:	3304      	adds	r3, #4
 80037bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	frame_buf_avail -= 4;
 80037c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80037c4:	3b04      	subs	r3, #4
 80037c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

	/* Copy first bytes of data field (max 4) */
	int data_bytes = (packet->length >= 4) ? 4 : packet->length;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	8a9b      	ldrh	r3, [r3, #20]
 80037ce:	2b04      	cmp	r3, #4
 80037d0:	bf28      	it	cs
 80037d2:	2304      	movcs	r3, #4
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	61fb      	str	r3, [r7, #28]
	memcpy(frame_buf + frame_buf_inp, packet->data, data_bytes);
 80037d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80037dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037de:	18d0      	adds	r0, r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	332c      	adds	r3, #44	@ 0x2c
 80037e4:	69fa      	ldr	r2, [r7, #28]
 80037e6:	4619      	mov	r1, r3
 80037e8:	f007 fdcf 	bl	800b38a <memcpy>
	frame_buf_inp += data_bytes;
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80037f4:	4413      	add	r3, r2
 80037f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	tx_count = data_bytes;
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	63fb      	str	r3, [r7, #60]	@ 0x3c

	/* Check for end condition */
	if (tx_count == packet->length) {
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	8a9b      	ldrh	r3, [r3, #20]
 8003802:	461a      	mov	r2, r3
 8003804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003806:	4293      	cmp	r3, r2
 8003808:	d103      	bne.n	8003812 <csp_can2_tx+0x126>
		can_id |= ((1 & CFP2_END_MASK) << CFP2_END_OFFSET);
 800380a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800380c:	f043 0301 	orr.w	r3, r3, #1
 8003810:	63bb      	str	r3, [r7, #56]	@ 0x38
	}

	/* Send first frame now */
	if ((ifdata->tx_func)(iface->driver_data, can_id, frame_buf, frame_buf_inp) != CSP_ERR_NONE) {
 8003812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003814:	685c      	ldr	r4, [r3, #4]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	68d8      	ldr	r0, [r3, #12]
 800381a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800381e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003820:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003822:	47a0      	blx	r4
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <csp_can2_tx+0x14e>
		iface->tx_error++;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	621a      	str	r2, [r3, #32]
		/* Does not free on return */
		return CSP_ERR_DRIVER;
 8003834:	f06f 030a 	mvn.w	r3, #10
 8003838:	e05d      	b.n	80038f6 <csp_can2_tx+0x20a>
	}

	/* Send next fragments if not complete */
	int fragment_count = 1;
 800383a:	2301      	movs	r3, #1
 800383c:	637b      	str	r3, [r7, #52]	@ 0x34
	while (tx_count < packet->length) {
 800383e:	e050      	b.n	80038e2 <csp_can2_tx+0x1f6>

		/* Pack mandatory fields of header */
		can_id = (((packet->id.pri & CFP2_PRIO_MASK) << CFP2_PRIO_OFFSET) |
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	7d9b      	ldrb	r3, [r3, #22]
 8003844:	06db      	lsls	r3, r3, #27
 8003846:	f003 52c0 	and.w	r2, r3, #402653184	@ 0x18000000
				  ((packet->id.dst & CFP2_DST_MASK) << CFP2_DST_OFFSET) |
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	8b5b      	ldrh	r3, [r3, #26]
 800384e:	0359      	lsls	r1, r3, #13
 8003850:	4b2b      	ldr	r3, [pc, #172]	@ (8003900 <csp_can2_tx+0x214>)
 8003852:	400b      	ands	r3, r1
		can_id = (((packet->id.pri & CFP2_PRIO_MASK) << CFP2_PRIO_OFFSET) |
 8003854:	431a      	orrs	r2, r3
				  ((iface->addr & CFP2_SENDER_MASK) << CFP2_SENDER_OFFSET) |
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	01db      	lsls	r3, r3, #7
 800385c:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
				  ((packet->id.dst & CFP2_DST_MASK) << CFP2_DST_OFFSET) |
 8003860:	431a      	orrs	r2, r3
				  ((sender_count & CFP2_SC_MASK) << CFP2_SC_OFFSET));
 8003862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003864:	015b      	lsls	r3, r3, #5
 8003866:	f003 0360 	and.w	r3, r3, #96	@ 0x60
				  ((iface->addr & CFP2_SENDER_MASK) << CFP2_SENDER_OFFSET) |
 800386a:	4313      	orrs	r3, r2
		can_id = (((packet->id.pri & CFP2_PRIO_MASK) << CFP2_PRIO_OFFSET) |
 800386c:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Set and increment fragment count */
		can_id |= (fragment_count++ & CFP2_FC_MASK) << CFP2_FC_OFFSET;
 800386e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003870:	1c5a      	adds	r2, r3, #1
 8003872:	637a      	str	r2, [r7, #52]	@ 0x34
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	f003 031c 	and.w	r3, r3, #28
 800387a:	461a      	mov	r2, r3
 800387c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387e:	4313      	orrs	r3, r2
 8003880:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Calculate frame data bytes */
		data_bytes = (packet->length - tx_count >= CAN_FRAME_SIZE) ? CAN_FRAME_SIZE : packet->length - tx_count;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	8a9b      	ldrh	r3, [r3, #20]
 8003886:	461a      	mov	r2, r3
 8003888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b08      	cmp	r3, #8
 800388e:	bfa8      	it	ge
 8003890:	2308      	movge	r3, #8
 8003892:	61fb      	str	r3, [r7, #28]

		/* Check for end condition */
		if (tx_count + data_bytes == packet->length) {
 8003894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	4413      	add	r3, r2
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	8a92      	ldrh	r2, [r2, #20]
 800389e:	4293      	cmp	r3, r2
 80038a0:	d103      	bne.n	80038aa <csp_can2_tx+0x1be>
			can_id |= ((1 & CFP2_END_MASK) << CFP2_END_OFFSET);
 80038a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038a4:	f043 0301 	orr.w	r3, r3, #1
 80038a8:	63bb      	str	r3, [r7, #56]	@ 0x38
		}

		/* Send frame */
		if ((ifdata->tx_func)(iface->driver_data, can_id, packet->data + tx_count, data_bytes) != CSP_ERR_NONE) {
 80038aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ac:	685c      	ldr	r4, [r3, #4]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	68d8      	ldr	r0, [r3, #12]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80038b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038ba:	441a      	add	r2, r3
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038c2:	47a0      	blx	r4
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d007      	beq.n	80038da <csp_can2_tx+0x1ee>
			iface->tx_error++;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	621a      	str	r2, [r3, #32]
			/* Does not free on return */
			return CSP_ERR_DRIVER;
 80038d4:	f06f 030a 	mvn.w	r3, #10
 80038d8:	e00d      	b.n	80038f6 <csp_can2_tx+0x20a>
//			/* Does not free on return */
//			return CSP_ERR_DRIVER;
//		}

		/* Increment tx counter */
		tx_count += data_bytes;
 80038da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	4413      	add	r3, r2
 80038e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	while (tx_count < packet->length) {
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	8a9b      	ldrh	r3, [r3, #20]
 80038e6:	461a      	mov	r2, r3
 80038e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038ea:	4293      	cmp	r3, r2
 80038ec:	dba8      	blt.n	8003840 <csp_can2_tx+0x154>
	}

	csp_buffer_free(packet);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7fd fd9a 	bl	8001428 <csp_buffer_free>

	return CSP_ERR_NONE;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3744      	adds	r7, #68	@ 0x44
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd90      	pop	{r4, r7, pc}
 80038fe:	bf00      	nop
 8003900:	07ffe000 	.word	0x07ffe000

08003904 <csp_can_add_interface>:

int csp_can_add_interface(csp_iface_t * iface) {
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]

	if ((iface == NULL) || (iface->name == NULL) || (iface->interface_data == NULL)) {
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d007      	beq.n	8003922 <csp_can_add_interface+0x1e>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <csp_can_add_interface+0x1e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d102      	bne.n	8003928 <csp_can_add_interface+0x24>
		return CSP_ERR_INVAL;
 8003922:	f06f 0301 	mvn.w	r3, #1
 8003926:	e023      	b.n	8003970 <csp_can_add_interface+0x6c>
	}

	csp_can_interface_data_t * ifdata = iface->interface_data;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	60fb      	str	r3, [r7, #12]
	if (ifdata->tx_func == NULL) {
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d102      	bne.n	800393c <csp_can_add_interface+0x38>
		return CSP_ERR_INVAL;
 8003936:	f06f 0301 	mvn.w	r3, #1
 800393a:	e019      	b.n	8003970 <csp_can_add_interface+0x6c>

	/* We reserve 8 bytes of the data field, for CFP information:
	 * In reality we dont use as much, its between 3 and 6 depending
	 * on CFP format.
	 */
	iface->mtu = csp_buffer_data_size() - 8;
 800393c:	f7fd fdde 	bl	80014fc <csp_buffer_data_size>
 8003940:	4603      	mov	r3, r0
 8003942:	b29b      	uxth	r3, r3
 8003944:	3b08      	subs	r3, #8
 8003946:	b29a      	uxth	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	829a      	strh	r2, [r3, #20]

	ifdata->cfp_packet_counter = 0;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]

	if (csp_conf.version == 1) {
 8003952:	4b09      	ldr	r3, [pc, #36]	@ (8003978 <csp_can_add_interface+0x74>)
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d103      	bne.n	8003962 <csp_can_add_interface+0x5e>
		iface->nexthop = csp_can1_tx;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a07      	ldr	r2, [pc, #28]	@ (800397c <csp_can_add_interface+0x78>)
 800395e:	611a      	str	r2, [r3, #16]
 8003960:	e002      	b.n	8003968 <csp_can_add_interface+0x64>
	} else {
		iface->nexthop = csp_can2_tx;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a06      	ldr	r2, [pc, #24]	@ (8003980 <csp_can_add_interface+0x7c>)
 8003966:	611a      	str	r2, [r3, #16]
	}

	return csp_iflist_add(iface);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7fe fce3 	bl	8002334 <csp_iflist_add>
 800396e:	4603      	mov	r3, r0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000000 	.word	0x20000000
 800397c:	08003355 	.word	0x08003355
 8003980:	080036ed 	.word	0x080036ed

08003984 <csp_can_rx>:

int csp_can_rx(csp_iface_t * iface, uint32_t id, const uint8_t * data, uint8_t dlc, int * task_woken) {
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af02      	add	r7, sp, #8
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	70fb      	strb	r3, [r7, #3]
	if (csp_conf.version == 1) {
 8003992:	4b0e      	ldr	r3, [pc, #56]	@ (80039cc <csp_can_rx+0x48>)
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d10a      	bne.n	80039b0 <csp_can_rx+0x2c>
		return csp_can1_rx(iface, id, data, dlc, task_woken);
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	4613      	mov	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	68b9      	ldr	r1, [r7, #8]
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f7ff fbd0 	bl	800314c <csp_can1_rx>
 80039ac:	4603      	mov	r3, r0
 80039ae:	e009      	b.n	80039c4 <csp_can_rx+0x40>
	} else {
		return csp_can2_rx(iface, id, data, dlc, task_woken);
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	4613      	mov	r3, r2
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	68b9      	ldr	r1, [r7, #8]
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f7ff fdaf 	bl	8003520 <csp_can2_rx>
 80039c2:	4603      	mov	r3, r0
	}
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	20000000 	.word	0x20000000

080039d0 <csp_can_pbuf_free>:
#define PBUF_TIMEOUT_MS 1000

/* CAN  are stored in a linked list */
static csp_packet_t * buffers = NULL;

void csp_can_pbuf_free(csp_packet_t * buffer, int buf_free, int * task_woken) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]

	csp_packet_t * packet = buffers;
 80039dc:	4b17      	ldr	r3, [pc, #92]	@ (8003a3c <csp_can_pbuf_free+0x6c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	617b      	str	r3, [r7, #20]
	csp_packet_t * prev = NULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]

	while (packet) {
 80039e6:	e021      	b.n	8003a2c <csp_can_pbuf_free+0x5c>

		/* Perform cleanup in used pbufs */
		if (packet == buffer) {
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d118      	bne.n	8003a22 <csp_can_pbuf_free+0x52>

			/* Erase from list prev->next = next */
			if (prev) {
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d004      	beq.n	8003a00 <csp_can_pbuf_free+0x30>
				prev->next = packet->next;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	6a1a      	ldr	r2, [r3, #32]
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	621a      	str	r2, [r3, #32]
 80039fe:	e003      	b.n	8003a08 <csp_can_pbuf_free+0x38>
			} else {
				buffers = packet->next;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	4a0d      	ldr	r2, [pc, #52]	@ (8003a3c <csp_can_pbuf_free+0x6c>)
 8003a06:	6013      	str	r3, [r2, #0]
			}

			if (buf_free) {
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d009      	beq.n	8003a22 <csp_can_pbuf_free+0x52>
				if (task_woken == NULL) {
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d103      	bne.n	8003a1c <csp_can_pbuf_free+0x4c>
					csp_buffer_free(packet);
 8003a14:	6978      	ldr	r0, [r7, #20]
 8003a16:	f7fd fd07 	bl	8001428 <csp_buffer_free>
 8003a1a:	e002      	b.n	8003a22 <csp_can_pbuf_free+0x52>
				} else {
					csp_buffer_free_isr(packet);
 8003a1c:	6978      	ldr	r0, [r7, #20]
 8003a1e:	f7fd fcbf 	bl	80013a0 <csp_buffer_free_isr>
				}
			}

		}

		prev = packet;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	613b      	str	r3, [r7, #16]
		packet = packet->next;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	617b      	str	r3, [r7, #20]
	while (packet) {
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1da      	bne.n	80039e8 <csp_can_pbuf_free+0x18>
	}

}
 8003a32:	bf00      	nop
 8003a34:	bf00      	nop
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000580 	.word	0x20000580

08003a40 <csp_can_pbuf_new>:

csp_packet_t * csp_can_pbuf_new(uint32_t id, int * task_woken) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]

	csp_can_pbuf_cleanup();
 8003a4a:	f000 f835 	bl	8003ab8 <csp_can_pbuf_cleanup>

	uint32_t now = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <csp_can_pbuf_new+0x1c>
 8003a54:	f7fd fbbd 	bl	80011d2 <csp_get_ms_isr>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	e002      	b.n	8003a62 <csp_can_pbuf_new+0x22>
 8003a5c:	f7fd fbb2 	bl	80011c4 <csp_get_ms>
 8003a60:	4603      	mov	r3, r0
 8003a62:	60fb      	str	r3, [r7, #12]

	csp_packet_t * packet = (task_woken) ? csp_buffer_get_isr(0) : csp_buffer_get(0);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d004      	beq.n	8003a74 <csp_can_pbuf_new+0x34>
 8003a6a:	2000      	movs	r0, #0
 8003a6c:	f7fd fc20 	bl	80012b0 <csp_buffer_get_isr>
 8003a70:	4603      	mov	r3, r0
 8003a72:	e003      	b.n	8003a7c <csp_can_pbuf_new+0x3c>
 8003a74:	2000      	movs	r0, #0
 8003a76:	f7fd fc57 	bl	8001328 <csp_buffer_get>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	60bb      	str	r3, [r7, #8]
	if (packet == NULL) {
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <csp_can_pbuf_new+0x48>
		return NULL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	e010      	b.n	8003aaa <csp_can_pbuf_new+0x6a>
	}

	packet->last_used = now;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	609a      	str	r2, [r3, #8]
	packet->cfpid = id;
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	605a      	str	r2, [r3, #4]
	packet->remain = 0;
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2200      	movs	r2, #0
 8003a98:	805a      	strh	r2, [r3, #2]

	/* Insert at beginning, because easy */
	packet->next = buffers;
 8003a9a:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <csp_can_pbuf_new+0x74>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	621a      	str	r2, [r3, #32]
	buffers = packet;
 8003aa2:	4a04      	ldr	r2, [pc, #16]	@ (8003ab4 <csp_can_pbuf_new+0x74>)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	6013      	str	r3, [r2, #0]

	return packet;
 8003aa8:	68bb      	ldr	r3, [r7, #8]
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000580 	.word	0x20000580

08003ab8 <csp_can_pbuf_cleanup>:

void csp_can_pbuf_cleanup(void) {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0

	uint32_t now = csp_get_ms();
 8003abe:	f7fd fb81 	bl	80011c4 <csp_get_ms>
 8003ac2:	6078      	str	r0, [r7, #4]

	csp_packet_t * packet = buffers;
 8003ac4:	4b14      	ldr	r3, [pc, #80]	@ (8003b18 <csp_can_pbuf_cleanup+0x60>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	60fb      	str	r3, [r7, #12]
	csp_packet_t * prev = NULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60bb      	str	r3, [r7, #8]

	while (packet) {
 8003ace:	e01a      	b.n	8003b06 <csp_can_pbuf_cleanup+0x4e>

		/* Perform cleanup in used pbufs */
		if (now - packet->last_used > PBUF_TIMEOUT_MS) {
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003adc:	d90e      	bls.n	8003afc <csp_can_pbuf_cleanup+0x44>

			/* Erase from list prev->next = next */
			if (prev) {
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d004      	beq.n	8003aee <csp_can_pbuf_cleanup+0x36>
				prev->next = packet->next;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a1a      	ldr	r2, [r3, #32]
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	621a      	str	r2, [r3, #32]
 8003aec:	e003      	b.n	8003af6 <csp_can_pbuf_cleanup+0x3e>
			} else {
				buffers = packet->next;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	4a09      	ldr	r2, [pc, #36]	@ (8003b18 <csp_can_pbuf_cleanup+0x60>)
 8003af4:	6013      	str	r3, [r2, #0]
			}

			csp_buffer_free(packet);
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f7fd fc96 	bl	8001428 <csp_buffer_free>
		}

		prev = packet;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	60bb      	str	r3, [r7, #8]
		packet = packet->next;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	60fb      	str	r3, [r7, #12]
	while (packet) {
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1e1      	bne.n	8003ad0 <csp_can_pbuf_cleanup+0x18>
	}

}
 8003b0c:	bf00      	nop
 8003b0e:	bf00      	nop
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000580 	.word	0x20000580

08003b1c <csp_can_pbuf_find>:

csp_packet_t * csp_can_pbuf_find(uint32_t id, uint32_t mask, int * task_woken) {
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]

	csp_packet_t * packet = buffers;
 8003b28:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <csp_can_pbuf_find+0x58>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	617b      	str	r3, [r7, #20]
	while (packet) {
 8003b2e:	e018      	b.n	8003b62 <csp_can_pbuf_find+0x46>

		if ((packet->cfpid & mask) == (id & mask)) {
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	405a      	eors	r2, r3
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10d      	bne.n	8003b5c <csp_can_pbuf_find+0x40>
			packet->last_used = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d003      	beq.n	8003b4e <csp_can_pbuf_find+0x32>
 8003b46:	f7fd fb44 	bl	80011d2 <csp_get_ms_isr>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	e002      	b.n	8003b54 <csp_can_pbuf_find+0x38>
 8003b4e:	f7fd fb39 	bl	80011c4 <csp_get_ms>
 8003b52:	4603      	mov	r3, r0
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	6093      	str	r3, [r2, #8]
			return packet;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	e006      	b.n	8003b6a <csp_can_pbuf_find+0x4e>
		}
		packet = packet->next;
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	617b      	str	r3, [r7, #20]
	while (packet) {
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1e3      	bne.n	8003b30 <csp_can_pbuf_find+0x14>
	}

	return NULL;
 8003b68:	2300      	movs	r3, #0

}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3718      	adds	r7, #24
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	20000580 	.word	0x20000580

08003b78 <csp_lo_tx>:
/**
 * Loopback interface transmit function
 * @param packet Packet to transmit
 * @return 1 if packet was successfully transmitted, 0 on error
 */
static int csp_lo_tx(csp_iface_t * iface, uint16_t via, csp_packet_t * packet) {
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	460b      	mov	r3, r1
 8003b82:	607a      	str	r2, [r7, #4]
 8003b84:	817b      	strh	r3, [r7, #10]

	/* Send back into CSP, notice calling from task so last argument must be NULL! */
	csp_qfifo_write(packet, &csp_if_lo, NULL);
 8003b86:	2200      	movs	r2, #0
 8003b88:	4904      	ldr	r1, [pc, #16]	@ (8003b9c <csp_lo_tx+0x24>)
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fe ff62 	bl	8002a54 <csp_qfifo_write>

	return CSP_ERR_NONE;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000018 	.word	0x20000018

08003ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ba4:	4b04      	ldr	r3, [pc, #16]	@ (8003bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	0a1b      	lsrs	r3, r3, #8
 8003baa:	f003 0307 	and.w	r3, r3, #7
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	db0b      	blt.n	8003be6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bce:	79fb      	ldrb	r3, [r7, #7]
 8003bd0:	f003 021f 	and.w	r2, r3, #31
 8003bd4:	4907      	ldr	r1, [pc, #28]	@ (8003bf4 <__NVIC_EnableIRQ+0x38>)
 8003bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bda:	095b      	lsrs	r3, r3, #5
 8003bdc:	2001      	movs	r0, #1
 8003bde:	fa00 f202 	lsl.w	r2, r0, r2
 8003be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	e000e100 	.word	0xe000e100

08003bf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	4603      	mov	r3, r0
 8003c00:	6039      	str	r1, [r7, #0]
 8003c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	db0a      	blt.n	8003c22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	b2da      	uxtb	r2, r3
 8003c10:	490c      	ldr	r1, [pc, #48]	@ (8003c44 <__NVIC_SetPriority+0x4c>)
 8003c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c16:	0112      	lsls	r2, r2, #4
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c20:	e00a      	b.n	8003c38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	b2da      	uxtb	r2, r3
 8003c26:	4908      	ldr	r1, [pc, #32]	@ (8003c48 <__NVIC_SetPriority+0x50>)
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	f003 030f 	and.w	r3, r3, #15
 8003c2e:	3b04      	subs	r3, #4
 8003c30:	0112      	lsls	r2, r2, #4
 8003c32:	b2d2      	uxtb	r2, r2
 8003c34:	440b      	add	r3, r1
 8003c36:	761a      	strb	r2, [r3, #24]
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	e000e100 	.word	0xe000e100
 8003c48:	e000ed00 	.word	0xe000ed00

08003c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b089      	sub	sp, #36	@ 0x24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f1c3 0307 	rsb	r3, r3, #7
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	bf28      	it	cs
 8003c6a:	2304      	movcs	r3, #4
 8003c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	3304      	adds	r3, #4
 8003c72:	2b06      	cmp	r3, #6
 8003c74:	d902      	bls.n	8003c7c <NVIC_EncodePriority+0x30>
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3b03      	subs	r3, #3
 8003c7a:	e000      	b.n	8003c7e <NVIC_EncodePriority+0x32>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c80:	f04f 32ff 	mov.w	r2, #4294967295
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8a:	43da      	mvns	r2, r3
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	401a      	ands	r2, r3
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c94:	f04f 31ff 	mov.w	r1, #4294967295
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9e:	43d9      	mvns	r1, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ca4:	4313      	orrs	r3, r2
         );
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3724      	adds	r7, #36	@ 0x24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	60da      	str	r2, [r3, #12]
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	615a      	str	r2, [r3, #20]
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
	...

08003d00 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003d08:	4b08      	ldr	r3, [pc, #32]	@ (8003d2c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003d0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d0c:	4907      	ldr	r1, [pc, #28]	@ (8003d2c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003d14:	4b05      	ldr	r3, [pc, #20]	@ (8003d2c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003d16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
}
 8003d20:	bf00      	nop
 8003d22:	3714      	adds	r7, #20
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	40023800 	.word	0x40023800

08003d30 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003d38:	4b08      	ldr	r3, [pc, #32]	@ (8003d5c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003d3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d3c:	4907      	ldr	r1, [pc, #28]	@ (8003d5c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003d46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	40023800 	.word	0x40023800

08003d60 <vApplicationStackOverflowHook>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
vApplicationStackOverflowHook()
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0

}
 8003d64:	bf00      	nop
 8003d66:	4618      	mov	r0, r3
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <Debuglogging>:
void Debuglogging(void *pvParameters)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
	while(1)
	{
		task_debug_logging();
 8003d78:	f006 f824 	bl	8009dc4 <task_debug_logging>
		vTaskDelay(50);
 8003d7c:	2032      	movs	r0, #50	@ 0x32
 8003d7e:	f004 f8e5 	bl	8007f4c <vTaskDelay>
		task_debug_logging();
 8003d82:	bf00      	nop
 8003d84:	e7f8      	b.n	8003d78 <Debuglogging+0x8>
	...

08003d88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d8e:	f000 fbbb 	bl	8004508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d92:	f000 f883 	bl	8003e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d96:	f000 f99b 	bl	80040d0 <MX_GPIO_Init>
  MX_CAN1_Init();
 8003d9a:	f000 f8e7 	bl	8003f6c <MX_CAN1_Init>
  MX_USART6_UART_Init();
 8003d9e:	f000 f937 	bl	8004010 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /*****************Init CAN*******************/
  // Start CAN
  HAL_CAN_Start(&hcan1);
 8003da2:	482e      	ldr	r0, [pc, #184]	@ (8003e5c <main+0xd4>)
 8003da4:	f000 fe20 	bl	80049e8 <HAL_CAN_Start>

  // Enable interrupt nhn
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003da8:	2102      	movs	r1, #2
 8003daa:	482c      	ldr	r0, [pc, #176]	@ (8003e5c <main+0xd4>)
 8003dac:	f001 f852 	bl	8004e54 <HAL_CAN_ActivateNotification>

  // Cu hnh header truyn
  TxHeader.DLC = 8;             // 8 byte
 8003db0:	4b2b      	ldr	r3, [pc, #172]	@ (8003e60 <main+0xd8>)
 8003db2:	2208      	movs	r2, #8
 8003db4:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;    // Standard ID (11 bit)
 8003db6:	4b2a      	ldr	r3, [pc, #168]	@ (8003e60 <main+0xd8>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;  // Data frame
 8003dbc:	4b28      	ldr	r3, [pc, #160]	@ (8003e60 <main+0xd8>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x103;       // CAN ID ca thit b ny
 8003dc2:	4b27      	ldr	r3, [pc, #156]	@ (8003e60 <main+0xd8>)
 8003dc4:	f240 1203 	movw	r2, #259	@ 0x103
 8003dc8:	601a      	str	r2, [r3, #0]

  TxData[0]= 0x83;
 8003dca:	4b26      	ldr	r3, [pc, #152]	@ (8003e64 <main+0xdc>)
 8003dcc:	2283      	movs	r2, #131	@ 0x83
 8003dce:	701a      	strb	r2, [r3, #0]
  /************************************/

  CSP_Init();
 8003dd0:	f006 f8a4 	bl	8009f1c <CSP_Init>
  uart_debug_init();
 8003dd4:	f006 f876 	bl	8009ec4 <uart_debug_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003dd8:	f002 ffba 	bl	8006d50 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003ddc:	4a22      	ldr	r2, [pc, #136]	@ (8003e68 <main+0xe0>)
 8003dde:	2100      	movs	r1, #0
 8003de0:	4822      	ldr	r0, [pc, #136]	@ (8003e6c <main+0xe4>)
 8003de2:	f002 ffff 	bl	8006de4 <osThreadNew>
 8003de6:	4603      	mov	r3, r0
 8003de8:	4a21      	ldr	r2, [pc, #132]	@ (8003e70 <main+0xe8>)
 8003dea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(vTaskCspSend, "CSP_Send", 128 * 8, NULL, osPriorityNormal - 1, &hCspSend);
 8003dec:	4b21      	ldr	r3, [pc, #132]	@ (8003e74 <main+0xec>)
 8003dee:	9301      	str	r3, [sp, #4]
 8003df0:	2317      	movs	r3, #23
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	2300      	movs	r3, #0
 8003df6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003dfa:	491f      	ldr	r1, [pc, #124]	@ (8003e78 <main+0xf0>)
 8003dfc:	481f      	ldr	r0, [pc, #124]	@ (8003e7c <main+0xf4>)
 8003dfe:	f003 ff47 	bl	8007c90 <xTaskCreate>


	/* Bind socket to all ports, e.g. all incoming connections will be handled here */
	csp_bind(&sock, MY_SERVER_PORT);
 8003e02:	210a      	movs	r1, #10
 8003e04:	481e      	ldr	r0, [pc, #120]	@ (8003e80 <main+0xf8>)
 8003e06:	f7fe fd85 	bl	8002914 <csp_bind>

	/* Create a backlog of 10 connections, i.e. up to 10 new connections can be queued */
	csp_listen(&sock, 10);
 8003e0a:	210a      	movs	r1, #10
 8003e0c:	481c      	ldr	r0, [pc, #112]	@ (8003e80 <main+0xf8>)
 8003e0e:	f7fe fd6b 	bl	80028e8 <csp_listen>

  xTaskCreate(vTaskCspReceive, "CSP_Receive", 128 * 8, NULL, osPriorityNormal - 1, &hCspReceive);
 8003e12:	4b1c      	ldr	r3, [pc, #112]	@ (8003e84 <main+0xfc>)
 8003e14:	9301      	str	r3, [sp, #4]
 8003e16:	2317      	movs	r3, #23
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e20:	4919      	ldr	r1, [pc, #100]	@ (8003e88 <main+0x100>)
 8003e22:	481a      	ldr	r0, [pc, #104]	@ (8003e8c <main+0x104>)
 8003e24:	f003 ff34 	bl	8007c90 <xTaskCreate>
  xTaskCreate(Debuglogging, "Debuglogging", 128 * 2, NULL, osPriorityNormal - 1, NULL);
 8003e28:	2300      	movs	r3, #0
 8003e2a:	9301      	str	r3, [sp, #4]
 8003e2c:	2317      	movs	r3, #23
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2300      	movs	r3, #0
 8003e32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e36:	4916      	ldr	r1, [pc, #88]	@ (8003e90 <main+0x108>)
 8003e38:	4816      	ldr	r0, [pc, #88]	@ (8003e94 <main+0x10c>)
 8003e3a:	f003 ff29 	bl	8007c90 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003e3e:	f002 ffab 	bl	8006d98 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8003e42:	4b15      	ldr	r3, [pc, #84]	@ (8003e98 <main+0x110>)
 8003e44:	4a07      	ldr	r2, [pc, #28]	@ (8003e64 <main+0xdc>)
 8003e46:	4906      	ldr	r1, [pc, #24]	@ (8003e60 <main+0xd8>)
 8003e48:	4804      	ldr	r0, [pc, #16]	@ (8003e5c <main+0xd4>)
 8003e4a:	f000 fe11 	bl	8004a70 <HAL_CAN_AddTxMessage>
//	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_5);
	  HAL_Delay(1000);
 8003e4e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003e52:	f000 fbcb 	bl	80045ec <HAL_Delay>
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8003e56:	bf00      	nop
 8003e58:	e7f3      	b.n	8003e42 <main+0xba>
 8003e5a:	bf00      	nop
 8003e5c:	20000584 	.word	0x20000584
 8003e60:	20000630 	.word	0x20000630
 8003e64:	20000648 	.word	0x20000648
 8003e68:	0800eed0 	.word	0x0800eed0
 8003e6c:	08004171 	.word	0x08004171
 8003e70:	200005ac 	.word	0x200005ac
 8003e74:	2000dea0 	.word	0x2000dea0
 8003e78:	0800e98c 	.word	0x0800e98c
 8003e7c:	08009fcd 	.word	0x08009fcd
 8003e80:	200005b0 	.word	0x200005b0
 8003e84:	2000dea4 	.word	0x2000dea4
 8003e88:	0800e998 	.word	0x0800e998
 8003e8c:	0800a075 	.word	0x0800a075
 8003e90:	0800e9a4 	.word	0x0800e9a4
 8003e94:	08003d71 	.word	0x08003d71
 8003e98:	20000650 	.word	0x20000650

08003e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b094      	sub	sp, #80	@ 0x50
 8003ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ea2:	f107 0320 	add.w	r3, r7, #32
 8003ea6:	2230      	movs	r2, #48	@ 0x30
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f007 f96d 	bl	800b18a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003eb0:	f107 030c 	add.w	r3, r7, #12
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	605a      	str	r2, [r3, #4]
 8003eba:	609a      	str	r2, [r3, #8]
 8003ebc:	60da      	str	r2, [r3, #12]
 8003ebe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	60bb      	str	r3, [r7, #8]
 8003ec4:	4b27      	ldr	r3, [pc, #156]	@ (8003f64 <SystemClock_Config+0xc8>)
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec8:	4a26      	ldr	r2, [pc, #152]	@ (8003f64 <SystemClock_Config+0xc8>)
 8003eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ece:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ed0:	4b24      	ldr	r3, [pc, #144]	@ (8003f64 <SystemClock_Config+0xc8>)
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed8:	60bb      	str	r3, [r7, #8]
 8003eda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003edc:	2300      	movs	r3, #0
 8003ede:	607b      	str	r3, [r7, #4]
 8003ee0:	4b21      	ldr	r3, [pc, #132]	@ (8003f68 <SystemClock_Config+0xcc>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a20      	ldr	r2, [pc, #128]	@ (8003f68 <SystemClock_Config+0xcc>)
 8003ee6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	4b1e      	ldr	r3, [pc, #120]	@ (8003f68 <SystemClock_Config+0xcc>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ef4:	607b      	str	r3, [r7, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ef8:	2302      	movs	r3, #2
 8003efa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003efc:	2301      	movs	r3, #1
 8003efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f00:	2310      	movs	r3, #16
 8003f02:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f04:	2302      	movs	r3, #2
 8003f06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003f0c:	2308      	movs	r3, #8
 8003f0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003f10:	2348      	movs	r3, #72	@ 0x48
 8003f12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f14:	2302      	movs	r3, #2
 8003f16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003f18:	2304      	movs	r3, #4
 8003f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f1c:	f107 0320 	add.w	r3, r7, #32
 8003f20:	4618      	mov	r0, r3
 8003f22:	f001 fccf 	bl	80058c4 <HAL_RCC_OscConfig>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003f2c:	f000 f930 	bl	8004190 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f30:	230f      	movs	r3, #15
 8003f32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f34:	2302      	movs	r3, #2
 8003f36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003f3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f42:	2300      	movs	r3, #0
 8003f44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003f46:	f107 030c 	add.w	r3, r7, #12
 8003f4a:	2102      	movs	r1, #2
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f001 ff31 	bl	8005db4 <HAL_RCC_ClockConfig>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d001      	beq.n	8003f5c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003f58:	f000 f91a 	bl	8004190 <Error_Handler>
  }
}
 8003f5c:	bf00      	nop
 8003f5e:	3750      	adds	r7, #80	@ 0x50
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	40023800 	.word	0x40023800
 8003f68:	40007000 	.word	0x40007000

08003f6c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b08a      	sub	sp, #40	@ 0x28
 8003f70:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003f72:	4b25      	ldr	r3, [pc, #148]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f74:	4a25      	ldr	r2, [pc, #148]	@ (800400c <MX_CAN1_Init+0xa0>)
 8003f76:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 8003f78:	4b23      	ldr	r3, [pc, #140]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f7a:	2212      	movs	r2, #18
 8003f7c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003f7e:	4b22      	ldr	r3, [pc, #136]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003f84:	4b20      	ldr	r3, [pc, #128]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f8c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003f90:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003f92:	4b1d      	ldr	r3, [pc, #116]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003f98:	4b1b      	ldr	r3, [pc, #108]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8003f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003fa4:	4b18      	ldr	r3, [pc, #96]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8003faa:	4b17      	ldr	r3, [pc, #92]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003fb0:	4b15      	ldr	r3, [pc, #84]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003fb6:	4b14      	ldr	r3, [pc, #80]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003fbc:	4812      	ldr	r0, [pc, #72]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003fbe:	f000 fb39 	bl	8004634 <HAL_CAN_Init>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003fc8:	f000 f8e2 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef sFilterConfig;

  // Cu hnh filter: nhn tt c message
  sFilterConfig.FilterBank = 0;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8003fec:	2301      	movs	r3, #1
 8003fee:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8003ff0:	230e      	movs	r3, #14
 8003ff2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8003ff4:	463b      	mov	r3, r7
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	4803      	ldr	r0, [pc, #12]	@ (8004008 <MX_CAN1_Init+0x9c>)
 8003ffa:	f000 fc17 	bl	800482c <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8003ffe:	bf00      	nop
 8004000:	3728      	adds	r7, #40	@ 0x28
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	20000584 	.word	0x20000584
 800400c:	40006400 	.word	0x40006400

08004010 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b08e      	sub	sp, #56	@ 0x38
 8004014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004016:	f107 031c 	add.w	r3, r7, #28
 800401a:	2200      	movs	r2, #0
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	605a      	str	r2, [r3, #4]
 8004020:	609a      	str	r2, [r3, #8]
 8004022:	60da      	str	r2, [r3, #12]
 8004024:	611a      	str	r2, [r3, #16]
 8004026:	615a      	str	r2, [r3, #20]
 8004028:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800402a:	1d3b      	adds	r3, r7, #4
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	611a      	str	r2, [r3, #16]
 8004038:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 800403a:	2020      	movs	r0, #32
 800403c:	f7ff fe78 	bl	8003d30 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004040:	2004      	movs	r0, #4
 8004042:	f7ff fe5d 	bl	8003d00 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8004046:	23c0      	movs	r3, #192	@ 0xc0
 8004048:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800404a:	2302      	movs	r3, #2
 800404c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800404e:	2303      	movs	r3, #3
 8004050:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004052:	2300      	movs	r3, #0
 8004054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800405a:	2308      	movs	r3, #8
 800405c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800405e:	1d3b      	adds	r3, r7, #4
 8004060:	4619      	mov	r1, r3
 8004062:	4819      	ldr	r0, [pc, #100]	@ (80040c8 <MX_USART6_UART_Init+0xb8>)
 8004064:	f002 f99d 	bl	80063a2 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),6, 0));
 8004068:	f7ff fd9a 	bl	8003ba0 <__NVIC_GetPriorityGrouping>
 800406c:	4603      	mov	r3, r0
 800406e:	2200      	movs	r2, #0
 8004070:	2106      	movs	r1, #6
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fdea 	bl	8003c4c <NVIC_EncodePriority>
 8004078:	4603      	mov	r3, r0
 800407a:	4619      	mov	r1, r3
 800407c:	2047      	movs	r0, #71	@ 0x47
 800407e:	f7ff fdbb 	bl	8003bf8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8004082:	2047      	movs	r0, #71	@ 0x47
 8004084:	f7ff fd9a 	bl	8003bbc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8004088:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800408c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800408e:	2300      	movs	r3, #0
 8004090:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004092:	2300      	movs	r3, #0
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004096:	2300      	movs	r3, #0
 8004098:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800409a:	230c      	movs	r3, #12
 800409c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800409e:	2300      	movs	r3, #0
 80040a0:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80040a2:	2300      	movs	r3, #0
 80040a4:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 80040a6:	f107 031c 	add.w	r3, r7, #28
 80040aa:	4619      	mov	r1, r3
 80040ac:	4807      	ldr	r0, [pc, #28]	@ (80040cc <MX_USART6_UART_Init+0xbc>)
 80040ae:	f002 fd9b 	bl	8006be8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 80040b2:	4806      	ldr	r0, [pc, #24]	@ (80040cc <MX_USART6_UART_Init+0xbc>)
 80040b4:	f7ff fe0d 	bl	8003cd2 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 80040b8:	4804      	ldr	r0, [pc, #16]	@ (80040cc <MX_USART6_UART_Init+0xbc>)
 80040ba:	f7ff fdfa 	bl	8003cb2 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80040be:	bf00      	nop
 80040c0:	3738      	adds	r7, #56	@ 0x38
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40020800 	.word	0x40020800
 80040cc:	40011400 	.word	0x40011400

080040d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d6:	f107 030c 	add.w	r3, r7, #12
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	605a      	str	r2, [r3, #4]
 80040e0:	609a      	str	r2, [r3, #8]
 80040e2:	60da      	str	r2, [r3, #12]
 80040e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004168 <MX_GPIO_Init+0x98>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004168 <MX_GPIO_Init+0x98>)
 80040f0:	f043 0304 	orr.w	r3, r3, #4
 80040f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004168 <MX_GPIO_Init+0x98>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004102:	2300      	movs	r3, #0
 8004104:	607b      	str	r3, [r7, #4]
 8004106:	4b18      	ldr	r3, [pc, #96]	@ (8004168 <MX_GPIO_Init+0x98>)
 8004108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410a:	4a17      	ldr	r2, [pc, #92]	@ (8004168 <MX_GPIO_Init+0x98>)
 800410c:	f043 0301 	orr.w	r3, r3, #1
 8004110:	6313      	str	r3, [r2, #48]	@ 0x30
 8004112:	4b15      	ldr	r3, [pc, #84]	@ (8004168 <MX_GPIO_Init+0x98>)
 8004114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	607b      	str	r3, [r7, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	603b      	str	r3, [r7, #0]
 8004122:	4b11      	ldr	r3, [pc, #68]	@ (8004168 <MX_GPIO_Init+0x98>)
 8004124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004126:	4a10      	ldr	r2, [pc, #64]	@ (8004168 <MX_GPIO_Init+0x98>)
 8004128:	f043 0302 	orr.w	r3, r3, #2
 800412c:	6313      	str	r3, [r2, #48]	@ 0x30
 800412e:	4b0e      	ldr	r3, [pc, #56]	@ (8004168 <MX_GPIO_Init+0x98>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	603b      	str	r3, [r7, #0]
 8004138:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 800413a:	2200      	movs	r2, #0
 800413c:	2120      	movs	r1, #32
 800413e:	480b      	ldr	r0, [pc, #44]	@ (800416c <MX_GPIO_Init+0x9c>)
 8004140:	f001 fb8c 	bl	800585c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004144:	2320      	movs	r3, #32
 8004146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004148:	2301      	movs	r3, #1
 800414a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004150:	2300      	movs	r3, #0
 8004152:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004154:	f107 030c 	add.w	r3, r7, #12
 8004158:	4619      	mov	r1, r3
 800415a:	4804      	ldr	r0, [pc, #16]	@ (800416c <MX_GPIO_Init+0x9c>)
 800415c:	f001 f9e2 	bl	8005524 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004160:	bf00      	nop
 8004162:	3720      	adds	r7, #32
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40023800 	.word	0x40023800
 800416c:	40020800 	.word	0x40020800

08004170 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
//	uart_ring_buffer_put((uint8_t*)"Red toggle\n", 16);
//	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_5);
 8004178:	2120      	movs	r1, #32
 800417a:	4804      	ldr	r0, [pc, #16]	@ (800418c <StartDefaultTask+0x1c>)
 800417c:	f001 fb87 	bl	800588e <HAL_GPIO_TogglePin>
    vTaskDelay(200);
 8004180:	20c8      	movs	r0, #200	@ 0xc8
 8004182:	f003 fee3 	bl	8007f4c <vTaskDelay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_5);
 8004186:	bf00      	nop
 8004188:	e7f6      	b.n	8004178 <StartDefaultTask+0x8>
 800418a:	bf00      	nop
 800418c:	40020800 	.word	0x40020800

08004190 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004194:	b672      	cpsid	i
}
 8004196:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004198:	bf00      	nop
 800419a:	e7fd      	b.n	8004198 <Error_Handler+0x8>

0800419c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041a2:	2300      	movs	r3, #0
 80041a4:	607b      	str	r3, [r7, #4]
 80041a6:	4b12      	ldr	r3, [pc, #72]	@ (80041f0 <HAL_MspInit+0x54>)
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	4a11      	ldr	r2, [pc, #68]	@ (80041f0 <HAL_MspInit+0x54>)
 80041ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80041b2:	4b0f      	ldr	r3, [pc, #60]	@ (80041f0 <HAL_MspInit+0x54>)
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041ba:	607b      	str	r3, [r7, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041be:	2300      	movs	r3, #0
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	4b0b      	ldr	r3, [pc, #44]	@ (80041f0 <HAL_MspInit+0x54>)
 80041c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c6:	4a0a      	ldr	r2, [pc, #40]	@ (80041f0 <HAL_MspInit+0x54>)
 80041c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ce:	4b08      	ldr	r3, [pc, #32]	@ (80041f0 <HAL_MspInit+0x54>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041d6:	603b      	str	r3, [r7, #0]
 80041d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80041da:	2200      	movs	r2, #0
 80041dc:	210f      	movs	r1, #15
 80041de:	f06f 0001 	mvn.w	r0, #1
 80041e2:	f001 f968 	bl	80054b6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041e6:	bf00      	nop
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40023800 	.word	0x40023800

080041f4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b08a      	sub	sp, #40	@ 0x28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041fc:	f107 0314 	add.w	r3, r7, #20
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	605a      	str	r2, [r3, #4]
 8004206:	609a      	str	r2, [r3, #8]
 8004208:	60da      	str	r2, [r3, #12]
 800420a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a1d      	ldr	r2, [pc, #116]	@ (8004288 <HAL_CAN_MspInit+0x94>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d134      	bne.n	8004280 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004216:	2300      	movs	r3, #0
 8004218:	613b      	str	r3, [r7, #16]
 800421a:	4b1c      	ldr	r3, [pc, #112]	@ (800428c <HAL_CAN_MspInit+0x98>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421e:	4a1b      	ldr	r2, [pc, #108]	@ (800428c <HAL_CAN_MspInit+0x98>)
 8004220:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004224:	6413      	str	r3, [r2, #64]	@ 0x40
 8004226:	4b19      	ldr	r3, [pc, #100]	@ (800428c <HAL_CAN_MspInit+0x98>)
 8004228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	4b15      	ldr	r3, [pc, #84]	@ (800428c <HAL_CAN_MspInit+0x98>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	4a14      	ldr	r2, [pc, #80]	@ (800428c <HAL_CAN_MspInit+0x98>)
 800423c:	f043 0302 	orr.w	r3, r3, #2
 8004240:	6313      	str	r3, [r2, #48]	@ 0x30
 8004242:	4b12      	ldr	r3, [pc, #72]	@ (800428c <HAL_CAN_MspInit+0x98>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800424e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004252:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004254:	2302      	movs	r3, #2
 8004256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004258:	2300      	movs	r3, #0
 800425a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800425c:	2303      	movs	r3, #3
 800425e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004260:	2309      	movs	r3, #9
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004264:	f107 0314 	add.w	r3, r7, #20
 8004268:	4619      	mov	r1, r3
 800426a:	4809      	ldr	r0, [pc, #36]	@ (8004290 <HAL_CAN_MspInit+0x9c>)
 800426c:	f001 f95a 	bl	8005524 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8004270:	2200      	movs	r2, #0
 8004272:	2105      	movs	r1, #5
 8004274:	2014      	movs	r0, #20
 8004276:	f001 f91e 	bl	80054b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800427a:	2014      	movs	r0, #20
 800427c:	f001 f937 	bl	80054ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8004280:	bf00      	nop
 8004282:	3728      	adds	r7, #40	@ 0x28
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40006400 	.word	0x40006400
 800428c:	40023800 	.word	0x40023800
 8004290:	40020400 	.word	0x40020400

08004294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004298:	bf00      	nop
 800429a:	e7fd      	b.n	8004298 <NMI_Handler+0x4>

0800429c <HardFault_Handler>:
}

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void){
 800429c:	b480      	push	{r7}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042a0:	bf00      	nop
 80042a2:	e7fd      	b.n	80042a0 <HardFault_Handler+0x4>

080042a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042a8:	bf00      	nop
 80042aa:	e7fd      	b.n	80042a8 <MemManage_Handler+0x4>

080042ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042b0:	bf00      	nop
 80042b2:	e7fd      	b.n	80042b0 <BusFault_Handler+0x4>

080042b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042b8:	bf00      	nop
 80042ba:	e7fd      	b.n	80042b8 <UsageFault_Handler+0x4>

080042bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042c0:	bf00      	nop
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042ce:	f000 f96d 	bl	80045ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80042d2:	f004 fb0b 	bl	80088ec <xTaskGetSchedulerState>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d001      	beq.n	80042e0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80042dc:	f005 f904 	bl	80094e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042e0:	bf00      	nop
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80042e8:	4802      	ldr	r0, [pc, #8]	@ (80042f4 <CAN1_RX0_IRQHandler+0x10>)
 80042ea:	f000 fdd9 	bl	8004ea0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80042ee:	bf00      	nop
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	20000584 	.word	0x20000584

080042f8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	uart_IRQ_handler();
 80042fc:	f005 fd96 	bl	8009e2c <uart_IRQ_handler>
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004300:	bf00      	nop
 8004302:	bd80      	pop	{r7, pc}

08004304 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  return 1;
 8004308:	2301      	movs	r3, #1
}
 800430a:	4618      	mov	r0, r3
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <_kill>:

int _kill(int pid, int sig)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800431e:	f007 f807 	bl	800b330 <__errno>
 8004322:	4603      	mov	r3, r0
 8004324:	2216      	movs	r2, #22
 8004326:	601a      	str	r2, [r3, #0]
  return -1;
 8004328:	f04f 33ff 	mov.w	r3, #4294967295
}
 800432c:	4618      	mov	r0, r3
 800432e:	3708      	adds	r7, #8
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <_exit>:

void _exit (int status)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800433c:	f04f 31ff 	mov.w	r1, #4294967295
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f7ff ffe7 	bl	8004314 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004346:	bf00      	nop
 8004348:	e7fd      	b.n	8004346 <_exit+0x12>

0800434a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b086      	sub	sp, #24
 800434e:	af00      	add	r7, sp, #0
 8004350:	60f8      	str	r0, [r7, #12]
 8004352:	60b9      	str	r1, [r7, #8]
 8004354:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004356:	2300      	movs	r3, #0
 8004358:	617b      	str	r3, [r7, #20]
 800435a:	e00a      	b.n	8004372 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800435c:	f3af 8000 	nop.w
 8004360:	4601      	mov	r1, r0
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	60ba      	str	r2, [r7, #8]
 8004368:	b2ca      	uxtb	r2, r1
 800436a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	3301      	adds	r3, #1
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	429a      	cmp	r2, r3
 8004378:	dbf0      	blt.n	800435c <_read+0x12>
  }

  return len;
 800437a:	687b      	ldr	r3, [r7, #4]
}
 800437c:	4618      	mov	r0, r3
 800437e:	3718      	adds	r7, #24
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004390:	2300      	movs	r3, #0
 8004392:	617b      	str	r3, [r7, #20]
 8004394:	e009      	b.n	80043aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	60ba      	str	r2, [r7, #8]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	3301      	adds	r3, #1
 80043a8:	617b      	str	r3, [r7, #20]
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	dbf1      	blt.n	8004396 <_write+0x12>
  }
  return len;
 80043b2:	687b      	ldr	r3, [r7, #4]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <_close>:

int _close(int file)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043e4:	605a      	str	r2, [r3, #4]
  return 0;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <_isatty>:

int _isatty(int file)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80043fc:	2301      	movs	r3, #1
}
 80043fe:	4618      	mov	r0, r3
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800440a:	b480      	push	{r7}
 800440c:	b085      	sub	sp, #20
 800440e:	af00      	add	r7, sp, #0
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3714      	adds	r7, #20
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800442c:	4a14      	ldr	r2, [pc, #80]	@ (8004480 <_sbrk+0x5c>)
 800442e:	4b15      	ldr	r3, [pc, #84]	@ (8004484 <_sbrk+0x60>)
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004438:	4b13      	ldr	r3, [pc, #76]	@ (8004488 <_sbrk+0x64>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d102      	bne.n	8004446 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004440:	4b11      	ldr	r3, [pc, #68]	@ (8004488 <_sbrk+0x64>)
 8004442:	4a12      	ldr	r2, [pc, #72]	@ (800448c <_sbrk+0x68>)
 8004444:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004446:	4b10      	ldr	r3, [pc, #64]	@ (8004488 <_sbrk+0x64>)
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4413      	add	r3, r2
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	429a      	cmp	r2, r3
 8004452:	d207      	bcs.n	8004464 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004454:	f006 ff6c 	bl	800b330 <__errno>
 8004458:	4603      	mov	r3, r0
 800445a:	220c      	movs	r2, #12
 800445c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800445e:	f04f 33ff 	mov.w	r3, #4294967295
 8004462:	e009      	b.n	8004478 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004464:	4b08      	ldr	r3, [pc, #32]	@ (8004488 <_sbrk+0x64>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800446a:	4b07      	ldr	r3, [pc, #28]	@ (8004488 <_sbrk+0x64>)
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4413      	add	r3, r2
 8004472:	4a05      	ldr	r2, [pc, #20]	@ (8004488 <_sbrk+0x64>)
 8004474:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004476:	68fb      	ldr	r3, [r7, #12]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3718      	adds	r7, #24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	20020000 	.word	0x20020000
 8004484:	00000400 	.word	0x00000400
 8004488:	20000654 	.word	0x20000654
 800448c:	2000fed0 	.word	0x2000fed0

08004490 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004494:	4b06      	ldr	r3, [pc, #24]	@ (80044b0 <SystemInit+0x20>)
 8004496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449a:	4a05      	ldr	r2, [pc, #20]	@ (80044b0 <SystemInit+0x20>)
 800449c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044a4:	bf00      	nop
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	e000ed00 	.word	0xe000ed00

080044b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80044b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80044ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80044b8:	f7ff ffea 	bl	8004490 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044bc:	480c      	ldr	r0, [pc, #48]	@ (80044f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80044be:	490d      	ldr	r1, [pc, #52]	@ (80044f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80044c0:	4a0d      	ldr	r2, [pc, #52]	@ (80044f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80044c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044c4:	e002      	b.n	80044cc <LoopCopyDataInit>

080044c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044ca:	3304      	adds	r3, #4

080044cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044d0:	d3f9      	bcc.n	80044c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044d2:	4a0a      	ldr	r2, [pc, #40]	@ (80044fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044d4:	4c0a      	ldr	r4, [pc, #40]	@ (8004500 <LoopFillZerobss+0x22>)
  movs r3, #0
 80044d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044d8:	e001      	b.n	80044de <LoopFillZerobss>

080044da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044dc:	3204      	adds	r2, #4

080044de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044e0:	d3fb      	bcc.n	80044da <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80044e2:	f006 ff2b 	bl	800b33c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044e6:	f7ff fc4f 	bl	8003d88 <main>
  bx  lr    
 80044ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80044ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80044f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044f4:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 80044f8:	0800f344 	.word	0x0800f344
  ldr r2, =_sbss
 80044fc:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8004500:	2000e03c 	.word	0x2000e03c

08004504 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004504:	e7fe      	b.n	8004504 <ADC_IRQHandler>
	...

08004508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800450c:	4b0e      	ldr	r3, [pc, #56]	@ (8004548 <HAL_Init+0x40>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a0d      	ldr	r2, [pc, #52]	@ (8004548 <HAL_Init+0x40>)
 8004512:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004516:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004518:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <HAL_Init+0x40>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a0a      	ldr	r2, [pc, #40]	@ (8004548 <HAL_Init+0x40>)
 800451e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004522:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004524:	4b08      	ldr	r3, [pc, #32]	@ (8004548 <HAL_Init+0x40>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a07      	ldr	r2, [pc, #28]	@ (8004548 <HAL_Init+0x40>)
 800452a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800452e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004530:	2003      	movs	r0, #3
 8004532:	f000 ffb5 	bl	80054a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004536:	200f      	movs	r0, #15
 8004538:	f000 f808 	bl	800454c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800453c:	f7ff fe2e 	bl	800419c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	40023c00 	.word	0x40023c00

0800454c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004554:	4b12      	ldr	r3, [pc, #72]	@ (80045a0 <HAL_InitTick+0x54>)
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	4b12      	ldr	r3, [pc, #72]	@ (80045a4 <HAL_InitTick+0x58>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	4619      	mov	r1, r3
 800455e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004562:	fbb3 f3f1 	udiv	r3, r3, r1
 8004566:	fbb2 f3f3 	udiv	r3, r2, r3
 800456a:	4618      	mov	r0, r3
 800456c:	f000 ffcd 	bl	800550a <HAL_SYSTICK_Config>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e00e      	b.n	8004598 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b0f      	cmp	r3, #15
 800457e:	d80a      	bhi.n	8004596 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004580:	2200      	movs	r2, #0
 8004582:	6879      	ldr	r1, [r7, #4]
 8004584:	f04f 30ff 	mov.w	r0, #4294967295
 8004588:	f000 ff95 	bl	80054b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800458c:	4a06      	ldr	r2, [pc, #24]	@ (80045a8 <HAL_InitTick+0x5c>)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
 8004594:	e000      	b.n	8004598 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
}
 8004598:	4618      	mov	r0, r3
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	2000005c 	.word	0x2000005c
 80045a4:	20000064 	.word	0x20000064
 80045a8:	20000060 	.word	0x20000060

080045ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045b0:	4b06      	ldr	r3, [pc, #24]	@ (80045cc <HAL_IncTick+0x20>)
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	461a      	mov	r2, r3
 80045b6:	4b06      	ldr	r3, [pc, #24]	@ (80045d0 <HAL_IncTick+0x24>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4413      	add	r3, r2
 80045bc:	4a04      	ldr	r2, [pc, #16]	@ (80045d0 <HAL_IncTick+0x24>)
 80045be:	6013      	str	r3, [r2, #0]
}
 80045c0:	bf00      	nop
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	20000064 	.word	0x20000064
 80045d0:	20000658 	.word	0x20000658

080045d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045d4:	b480      	push	{r7}
 80045d6:	af00      	add	r7, sp, #0
  return uwTick;
 80045d8:	4b03      	ldr	r3, [pc, #12]	@ (80045e8 <HAL_GetTick+0x14>)
 80045da:	681b      	ldr	r3, [r3, #0]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	20000658 	.word	0x20000658

080045ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045f4:	f7ff ffee 	bl	80045d4 <HAL_GetTick>
 80045f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004604:	d005      	beq.n	8004612 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004606:	4b0a      	ldr	r3, [pc, #40]	@ (8004630 <HAL_Delay+0x44>)
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	4413      	add	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004612:	bf00      	nop
 8004614:	f7ff ffde 	bl	80045d4 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	429a      	cmp	r2, r3
 8004622:	d8f7      	bhi.n	8004614 <HAL_Delay+0x28>
  {
  }
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	20000064 	.word	0x20000064

08004634 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e0ed      	b.n	8004822 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 3020 	ldrb.w	r3, [r3, #32]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d102      	bne.n	8004658 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7ff fdce 	bl	80041f4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f042 0201 	orr.w	r2, r2, #1
 8004666:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004668:	f7ff ffb4 	bl	80045d4 <HAL_GetTick>
 800466c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800466e:	e012      	b.n	8004696 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004670:	f7ff ffb0 	bl	80045d4 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b0a      	cmp	r3, #10
 800467c:	d90b      	bls.n	8004696 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2205      	movs	r2, #5
 800468e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e0c5      	b.n	8004822 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0e5      	beq.n	8004670 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0202 	bic.w	r2, r2, #2
 80046b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80046b4:	f7ff ff8e 	bl	80045d4 <HAL_GetTick>
 80046b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80046ba:	e012      	b.n	80046e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80046bc:	f7ff ff8a 	bl	80045d4 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b0a      	cmp	r3, #10
 80046c8:	d90b      	bls.n	80046e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ce:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2205      	movs	r2, #5
 80046da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e09f      	b.n	8004822 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1e5      	bne.n	80046bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	7e1b      	ldrb	r3, [r3, #24]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d108      	bne.n	800470a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	e007      	b.n	800471a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004718:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	7e5b      	ldrb	r3, [r3, #25]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d108      	bne.n	8004734 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004730:	601a      	str	r2, [r3, #0]
 8004732:	e007      	b.n	8004744 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004742:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	7e9b      	ldrb	r3, [r3, #26]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d108      	bne.n	800475e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0220 	orr.w	r2, r2, #32
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	e007      	b.n	800476e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f022 0220 	bic.w	r2, r2, #32
 800476c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	7edb      	ldrb	r3, [r3, #27]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d108      	bne.n	8004788 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 0210 	bic.w	r2, r2, #16
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	e007      	b.n	8004798 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0210 	orr.w	r2, r2, #16
 8004796:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	7f1b      	ldrb	r3, [r3, #28]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d108      	bne.n	80047b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0208 	orr.w	r2, r2, #8
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	e007      	b.n	80047c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 0208 	bic.w	r2, r2, #8
 80047c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	7f5b      	ldrb	r3, [r3, #29]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d108      	bne.n	80047dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f042 0204 	orr.w	r2, r2, #4
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e007      	b.n	80047ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 0204 	bic.w	r2, r2, #4
 80047ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	ea42 0103 	orr.w	r1, r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	1e5a      	subs	r2, r3, #1
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	430a      	orrs	r2, r1
 8004810:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3020 	ldrb.w	r3, [r3, #32]
 800483c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 800483e:	7dfb      	ldrb	r3, [r7, #23]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d003      	beq.n	800484c <HAL_CAN_ConfigFilter+0x20>
 8004844:	7dfb      	ldrb	r3, [r7, #23]
 8004846:	2b02      	cmp	r3, #2
 8004848:	f040 80be 	bne.w	80049c8 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800484c:	4b65      	ldr	r3, [pc, #404]	@ (80049e4 <HAL_CAN_ConfigFilter+0x1b8>)
 800484e:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004856:	f043 0201 	orr.w	r2, r3, #1
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004866:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487a:	021b      	lsls	r3, r3, #8
 800487c:	431a      	orrs	r2, r3
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	f003 031f 	and.w	r3, r3, #31
 800488c:	2201      	movs	r2, #1
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	43db      	mvns	r3, r3
 800489e:	401a      	ands	r2, r3
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d123      	bne.n	80048f6 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	43db      	mvns	r3, r3
 80048b8:	401a      	ands	r2, r3
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80048d0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	3248      	adds	r2, #72	@ 0x48
 80048d6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80048ea:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80048ec:	6939      	ldr	r1, [r7, #16]
 80048ee:	3348      	adds	r3, #72	@ 0x48
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	440b      	add	r3, r1
 80048f4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d122      	bne.n	8004944 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	431a      	orrs	r2, r3
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800491e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	3248      	adds	r2, #72	@ 0x48
 8004924:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004938:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800493a:	6939      	ldr	r1, [r7, #16]
 800493c:	3348      	adds	r3, #72	@ 0x48
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	440b      	add	r3, r1
 8004942:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	43db      	mvns	r3, r3
 8004956:	401a      	ands	r2, r3
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800495e:	e007      	b.n	8004970 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	431a      	orrs	r2, r3
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d109      	bne.n	800498c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	43db      	mvns	r3, r3
 8004982:	401a      	ands	r2, r3
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800498a:	e007      	b.n	800499c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	431a      	orrs	r2, r3
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d107      	bne.n	80049b4 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	431a      	orrs	r2, r3
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80049ba:	f023 0201 	bic.w	r2, r3, #1
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80049c4:	2300      	movs	r3, #0
 80049c6:	e006      	b.n	80049d6 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
  }
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40006400 	.word	0x40006400

080049e8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d12e      	bne.n	8004a5a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 0201 	bic.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a14:	f7ff fdde 	bl	80045d4 <HAL_GetTick>
 8004a18:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004a1a:	e012      	b.n	8004a42 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004a1c:	f7ff fdda 	bl	80045d4 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b0a      	cmp	r3, #10
 8004a28:	d90b      	bls.n	8004a42 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2205      	movs	r2, #5
 8004a3a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e012      	b.n	8004a68 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1e5      	bne.n	8004a1c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004a56:	2300      	movs	r3, #0
 8004a58:	e006      	b.n	8004a68 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
  }
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b089      	sub	sp, #36	@ 0x24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
 8004a7c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a84:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004a8e:	7ffb      	ldrb	r3, [r7, #31]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d003      	beq.n	8004a9c <HAL_CAN_AddTxMessage+0x2c>
 8004a94:	7ffb      	ldrb	r3, [r7, #31]
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	f040 80ad 	bne.w	8004bf6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10a      	bne.n	8004abc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d105      	bne.n	8004abc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 8095 	beq.w	8004be6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	0e1b      	lsrs	r3, r3, #24
 8004ac0:	f003 0303 	and.w	r3, r3, #3
 8004ac4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	409a      	lsls	r2, r3
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10d      	bne.n	8004af4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004ae2:	68f9      	ldr	r1, [r7, #12]
 8004ae4:	6809      	ldr	r1, [r1, #0]
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	3318      	adds	r3, #24
 8004aec:	011b      	lsls	r3, r3, #4
 8004aee:	440b      	add	r3, r1
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	e00f      	b.n	8004b14 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004afe:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004b04:	68f9      	ldr	r1, [r7, #12]
 8004b06:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004b08:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	3318      	adds	r3, #24
 8004b0e:	011b      	lsls	r3, r3, #4
 8004b10:	440b      	add	r3, r1
 8004b12:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6819      	ldr	r1, [r3, #0]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	691a      	ldr	r2, [r3, #16]
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3318      	adds	r3, #24
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	440b      	add	r3, r1
 8004b24:	3304      	adds	r3, #4
 8004b26:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	7d1b      	ldrb	r3, [r3, #20]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d111      	bne.n	8004b54 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	3318      	adds	r3, #24
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	4413      	add	r3, r2
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	6811      	ldr	r1, [r2, #0]
 8004b44:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	3318      	adds	r3, #24
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	440b      	add	r3, r1
 8004b50:	3304      	adds	r3, #4
 8004b52:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	3307      	adds	r3, #7
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	061a      	lsls	r2, r3, #24
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3306      	adds	r3, #6
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	041b      	lsls	r3, r3, #16
 8004b64:	431a      	orrs	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	3305      	adds	r3, #5
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	021b      	lsls	r3, r3, #8
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	3204      	adds	r2, #4
 8004b74:	7812      	ldrb	r2, [r2, #0]
 8004b76:	4610      	mov	r0, r2
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	6811      	ldr	r1, [r2, #0]
 8004b7c:	ea43 0200 	orr.w	r2, r3, r0
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	440b      	add	r3, r1
 8004b86:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004b8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	3303      	adds	r3, #3
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	061a      	lsls	r2, r3, #24
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3302      	adds	r3, #2
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	041b      	lsls	r3, r3, #16
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	021b      	lsls	r3, r3, #8
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	7812      	ldrb	r2, [r2, #0]
 8004bac:	4610      	mov	r0, r2
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	6811      	ldr	r1, [r2, #0]
 8004bb2:	ea43 0200 	orr.w	r2, r3, r0
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	440b      	add	r3, r1
 8004bbc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004bc0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	3318      	adds	r3, #24
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	4413      	add	r3, r2
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	6811      	ldr	r1, [r2, #0]
 8004bd4:	f043 0201 	orr.w	r2, r3, #1
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	3318      	adds	r3, #24
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	440b      	add	r3, r1
 8004be0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	e00e      	b.n	8004c04 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e006      	b.n	8004c04 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
  }
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3724      	adds	r7, #36	@ 0x24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004c10:	b480      	push	{r7}
 8004c12:	b087      	sub	sp, #28
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
 8004c1c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c24:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c26:	7dfb      	ldrb	r3, [r7, #23]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d003      	beq.n	8004c34 <HAL_CAN_GetRxMessage+0x24>
 8004c2c:	7dfb      	ldrb	r3, [r7, #23]
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	f040 8103 	bne.w	8004e3a <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10e      	bne.n	8004c58 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f003 0303 	and.w	r3, r3, #3
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d116      	bne.n	8004c76 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e0f7      	b.n	8004e48 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d107      	bne.n	8004c76 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e0e8      	b.n	8004e48 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	331b      	adds	r3, #27
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	4413      	add	r3, r2
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0204 	and.w	r2, r3, #4
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10c      	bne.n	8004cae <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	331b      	adds	r3, #27
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	4413      	add	r3, r2
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	0d5b      	lsrs	r3, r3, #21
 8004ca4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	e00b      	b.n	8004cc6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	331b      	adds	r3, #27
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	4413      	add	r3, r2
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	08db      	lsrs	r3, r3, #3
 8004cbe:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	331b      	adds	r3, #27
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	4413      	add	r3, r2
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0202 	and.w	r2, r3, #2
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	331b      	adds	r3, #27
 8004ce4:	011b      	lsls	r3, r3, #4
 8004ce6:	4413      	add	r3, r2
 8004ce8:	3304      	adds	r3, #4
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d003      	beq.n	8004cfc <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2208      	movs	r2, #8
 8004cf8:	611a      	str	r2, [r3, #16]
 8004cfa:	e00b      	b.n	8004d14 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	331b      	adds	r3, #27
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	4413      	add	r3, r2
 8004d08:	3304      	adds	r3, #4
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 020f 	and.w	r2, r3, #15
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	331b      	adds	r3, #27
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	4413      	add	r3, r2
 8004d20:	3304      	adds	r3, #4
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	0a1b      	lsrs	r3, r3, #8
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	331b      	adds	r3, #27
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	4413      	add	r3, r2
 8004d38:	3304      	adds	r3, #4
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	0c1b      	lsrs	r3, r3, #16
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	4413      	add	r3, r2
 8004d4e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	b2da      	uxtb	r2, r3
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	0a1a      	lsrs	r2, r3, #8
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	3301      	adds	r3, #1
 8004d70:	b2d2      	uxtb	r2, r2
 8004d72:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	011b      	lsls	r3, r3, #4
 8004d7c:	4413      	add	r3, r2
 8004d7e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	0c1a      	lsrs	r2, r3, #16
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	3302      	adds	r3, #2
 8004d8a:	b2d2      	uxtb	r2, r2
 8004d8c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	0e1a      	lsrs	r2, r3, #24
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	3303      	adds	r3, #3
 8004da4:	b2d2      	uxtb	r2, r2
 8004da6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	3304      	adds	r3, #4
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	4413      	add	r3, r2
 8004dca:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	0a1a      	lsrs	r2, r3, #8
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	3305      	adds	r3, #5
 8004dd6:	b2d2      	uxtb	r2, r2
 8004dd8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	011b      	lsls	r3, r3, #4
 8004de2:	4413      	add	r3, r2
 8004de4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	0c1a      	lsrs	r2, r3, #16
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	3306      	adds	r3, #6
 8004df0:	b2d2      	uxtb	r2, r2
 8004df2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	011b      	lsls	r3, r3, #4
 8004dfc:	4413      	add	r3, r2
 8004dfe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	0e1a      	lsrs	r2, r3, #24
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	3307      	adds	r3, #7
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d108      	bne.n	8004e26 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68da      	ldr	r2, [r3, #12]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f042 0220 	orr.w	r2, r2, #32
 8004e22:	60da      	str	r2, [r3, #12]
 8004e24:	e007      	b.n	8004e36 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	691a      	ldr	r2, [r3, #16]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f042 0220 	orr.w	r2, r2, #32
 8004e34:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004e36:	2300      	movs	r3, #0
 8004e38:	e006      	b.n	8004e48 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
  }
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	371c      	adds	r7, #28
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e64:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004e66:	7bfb      	ldrb	r3, [r7, #15]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d002      	beq.n	8004e72 <HAL_CAN_ActivateNotification+0x1e>
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d109      	bne.n	8004e86 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6959      	ldr	r1, [r3, #20]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	e006      	b.n	8004e94 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
  }
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3714      	adds	r7, #20
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	@ 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004edc:	6a3b      	ldr	r3, [r7, #32]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d07c      	beq.n	8004fe0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	f003 0301 	and.w	r3, r3, #1
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d023      	beq.n	8004f38 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 f983 	bl	800520e <HAL_CAN_TxMailbox0CompleteCallback>
 8004f08:	e016      	b.n	8004f38 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d004      	beq.n	8004f1e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f16:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f1c:	e00c      	b.n	8004f38 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d004      	beq.n	8004f32 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f30:	e002      	b.n	8004f38 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f989 	bl	800524a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d024      	beq.n	8004f8c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f4a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f963 	bl	8005222 <HAL_CAN_TxMailbox1CompleteCallback>
 8004f5c:	e016      	b.n	8004f8c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d004      	beq.n	8004f72 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f70:	e00c      	b.n	8004f8c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d004      	beq.n	8004f86 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f82:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f84:	e002      	b.n	8004f8c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 f969 	bl	800525e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d024      	beq.n	8004fe0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004f9e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f943 	bl	8005236 <HAL_CAN_TxMailbox2CompleteCallback>
 8004fb0:	e016      	b.n	8004fe0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fc4:	e00c      	b.n	8004fe0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d004      	beq.n	8004fda <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fd8:	e002      	b.n	8004fe0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f949 	bl	8005272 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00c      	beq.n	8005004 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d007      	beq.n	8005004 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ffa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2210      	movs	r2, #16
 8005002:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005004:	6a3b      	ldr	r3, [r7, #32]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00b      	beq.n	8005026 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f003 0308 	and.w	r3, r3, #8
 8005014:	2b00      	cmp	r3, #0
 8005016:	d006      	beq.n	8005026 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2208      	movs	r2, #8
 800501e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f930 	bl	8005286 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d009      	beq.n	8005044 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	f003 0303 	and.w	r3, r3, #3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7fc f80e 	bl	8001060 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00c      	beq.n	8005068 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f003 0310 	and.w	r3, r3, #16
 8005054:	2b00      	cmp	r3, #0
 8005056:	d007      	beq.n	8005068 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800505e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2210      	movs	r2, #16
 8005066:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	f003 0320 	and.w	r3, r3, #32
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00b      	beq.n	800508a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	f003 0308 	and.w	r3, r3, #8
 8005078:	2b00      	cmp	r3, #0
 800507a:	d006      	beq.n	800508a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2208      	movs	r2, #8
 8005082:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 f912 	bl	80052ae <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	f003 0310 	and.w	r3, r3, #16
 8005090:	2b00      	cmp	r3, #0
 8005092:	d009      	beq.n	80050a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f8f9 	bl	800529a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80050a8:	6a3b      	ldr	r3, [r7, #32]
 80050aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00b      	beq.n	80050ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d006      	beq.n	80050ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2210      	movs	r2, #16
 80050c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 f8fc 	bl	80052c2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00b      	beq.n	80050ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d006      	beq.n	80050ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2208      	movs	r2, #8
 80050e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f8f5 	bl	80052d6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80050ec:	6a3b      	ldr	r3, [r7, #32]
 80050ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d07b      	beq.n	80051ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	f003 0304 	and.w	r3, r3, #4
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d072      	beq.n	80051e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005106:	2b00      	cmp	r3, #0
 8005108:	d008      	beq.n	800511c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005110:	2b00      	cmp	r3, #0
 8005112:	d003      	beq.n	800511c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005116:	f043 0301 	orr.w	r3, r3, #1
 800511a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005122:	2b00      	cmp	r3, #0
 8005124:	d008      	beq.n	8005138 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005132:	f043 0302 	orr.w	r3, r3, #2
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005138:	6a3b      	ldr	r3, [r7, #32]
 800513a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800513e:	2b00      	cmp	r3, #0
 8005140:	d008      	beq.n	8005154 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	f043 0304 	orr.w	r3, r3, #4
 8005152:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800515a:	2b00      	cmp	r3, #0
 800515c:	d043      	beq.n	80051e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005164:	2b00      	cmp	r3, #0
 8005166:	d03e      	beq.n	80051e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800516e:	2b60      	cmp	r3, #96	@ 0x60
 8005170:	d02b      	beq.n	80051ca <HAL_CAN_IRQHandler+0x32a>
 8005172:	2b60      	cmp	r3, #96	@ 0x60
 8005174:	d82e      	bhi.n	80051d4 <HAL_CAN_IRQHandler+0x334>
 8005176:	2b50      	cmp	r3, #80	@ 0x50
 8005178:	d022      	beq.n	80051c0 <HAL_CAN_IRQHandler+0x320>
 800517a:	2b50      	cmp	r3, #80	@ 0x50
 800517c:	d82a      	bhi.n	80051d4 <HAL_CAN_IRQHandler+0x334>
 800517e:	2b40      	cmp	r3, #64	@ 0x40
 8005180:	d019      	beq.n	80051b6 <HAL_CAN_IRQHandler+0x316>
 8005182:	2b40      	cmp	r3, #64	@ 0x40
 8005184:	d826      	bhi.n	80051d4 <HAL_CAN_IRQHandler+0x334>
 8005186:	2b30      	cmp	r3, #48	@ 0x30
 8005188:	d010      	beq.n	80051ac <HAL_CAN_IRQHandler+0x30c>
 800518a:	2b30      	cmp	r3, #48	@ 0x30
 800518c:	d822      	bhi.n	80051d4 <HAL_CAN_IRQHandler+0x334>
 800518e:	2b10      	cmp	r3, #16
 8005190:	d002      	beq.n	8005198 <HAL_CAN_IRQHandler+0x2f8>
 8005192:	2b20      	cmp	r3, #32
 8005194:	d005      	beq.n	80051a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005196:	e01d      	b.n	80051d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519a:	f043 0308 	orr.w	r3, r3, #8
 800519e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051a0:	e019      	b.n	80051d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80051a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a4:	f043 0310 	orr.w	r3, r3, #16
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051aa:	e014      	b.n	80051d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80051ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ae:	f043 0320 	orr.w	r3, r3, #32
 80051b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051b4:	e00f      	b.n	80051d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051be:	e00a      	b.n	80051d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80051c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051c8:	e005      	b.n	80051d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80051ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80051d2:	e000      	b.n	80051d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80051d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	699a      	ldr	r2, [r3, #24]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80051e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2204      	movs	r2, #4
 80051ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80051ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d008      	beq.n	8005206 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fa:	431a      	orrs	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f872 	bl	80052ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005206:	bf00      	nop
 8005208:	3728      	adds	r7, #40	@ 0x28
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800520e:	b480      	push	{r7}
 8005210:	b083      	sub	sp, #12
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr

08005222 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005222:	b480      	push	{r7}
 8005224:	b083      	sub	sp, #12
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80052a2:	bf00      	nop
 80052a4:	370c      	adds	r7, #12
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b083      	sub	sp, #12
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80052b6:	bf00      	nop
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr

080052c2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80052f2:	bf00      	nop
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
	...

08005300 <__NVIC_SetPriorityGrouping>:
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005310:	4b0c      	ldr	r3, [pc, #48]	@ (8005344 <__NVIC_SetPriorityGrouping+0x44>)
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800531c:	4013      	ands	r3, r2
 800531e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005328:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800532c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005332:	4a04      	ldr	r2, [pc, #16]	@ (8005344 <__NVIC_SetPriorityGrouping+0x44>)
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	60d3      	str	r3, [r2, #12]
}
 8005338:	bf00      	nop
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	e000ed00 	.word	0xe000ed00

08005348 <__NVIC_GetPriorityGrouping>:
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800534c:	4b04      	ldr	r3, [pc, #16]	@ (8005360 <__NVIC_GetPriorityGrouping+0x18>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	0a1b      	lsrs	r3, r3, #8
 8005352:	f003 0307 	and.w	r3, r3, #7
}
 8005356:	4618      	mov	r0, r3
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr
 8005360:	e000ed00 	.word	0xe000ed00

08005364 <__NVIC_EnableIRQ>:
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	4603      	mov	r3, r0
 800536c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800536e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005372:	2b00      	cmp	r3, #0
 8005374:	db0b      	blt.n	800538e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005376:	79fb      	ldrb	r3, [r7, #7]
 8005378:	f003 021f 	and.w	r2, r3, #31
 800537c:	4907      	ldr	r1, [pc, #28]	@ (800539c <__NVIC_EnableIRQ+0x38>)
 800537e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005382:	095b      	lsrs	r3, r3, #5
 8005384:	2001      	movs	r0, #1
 8005386:	fa00 f202 	lsl.w	r2, r0, r2
 800538a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800538e:	bf00      	nop
 8005390:	370c      	adds	r7, #12
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	e000e100 	.word	0xe000e100

080053a0 <__NVIC_SetPriority>:
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	6039      	str	r1, [r7, #0]
 80053aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	db0a      	blt.n	80053ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	b2da      	uxtb	r2, r3
 80053b8:	490c      	ldr	r1, [pc, #48]	@ (80053ec <__NVIC_SetPriority+0x4c>)
 80053ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053be:	0112      	lsls	r2, r2, #4
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	440b      	add	r3, r1
 80053c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80053c8:	e00a      	b.n	80053e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	4908      	ldr	r1, [pc, #32]	@ (80053f0 <__NVIC_SetPriority+0x50>)
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	f003 030f 	and.w	r3, r3, #15
 80053d6:	3b04      	subs	r3, #4
 80053d8:	0112      	lsls	r2, r2, #4
 80053da:	b2d2      	uxtb	r2, r2
 80053dc:	440b      	add	r3, r1
 80053de:	761a      	strb	r2, [r3, #24]
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	e000e100 	.word	0xe000e100
 80053f0:	e000ed00 	.word	0xe000ed00

080053f4 <NVIC_EncodePriority>:
{
 80053f4:	b480      	push	{r7}
 80053f6:	b089      	sub	sp, #36	@ 0x24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	f1c3 0307 	rsb	r3, r3, #7
 800540e:	2b04      	cmp	r3, #4
 8005410:	bf28      	it	cs
 8005412:	2304      	movcs	r3, #4
 8005414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	3304      	adds	r3, #4
 800541a:	2b06      	cmp	r3, #6
 800541c:	d902      	bls.n	8005424 <NVIC_EncodePriority+0x30>
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	3b03      	subs	r3, #3
 8005422:	e000      	b.n	8005426 <NVIC_EncodePriority+0x32>
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005428:	f04f 32ff 	mov.w	r2, #4294967295
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	fa02 f303 	lsl.w	r3, r2, r3
 8005432:	43da      	mvns	r2, r3
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	401a      	ands	r2, r3
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800543c:	f04f 31ff 	mov.w	r1, #4294967295
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	fa01 f303 	lsl.w	r3, r1, r3
 8005446:	43d9      	mvns	r1, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800544c:	4313      	orrs	r3, r2
}
 800544e:	4618      	mov	r0, r3
 8005450:	3724      	adds	r7, #36	@ 0x24
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
	...

0800545c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3b01      	subs	r3, #1
 8005468:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800546c:	d301      	bcc.n	8005472 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800546e:	2301      	movs	r3, #1
 8005470:	e00f      	b.n	8005492 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005472:	4a0a      	ldr	r2, [pc, #40]	@ (800549c <SysTick_Config+0x40>)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3b01      	subs	r3, #1
 8005478:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800547a:	210f      	movs	r1, #15
 800547c:	f04f 30ff 	mov.w	r0, #4294967295
 8005480:	f7ff ff8e 	bl	80053a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005484:	4b05      	ldr	r3, [pc, #20]	@ (800549c <SysTick_Config+0x40>)
 8005486:	2200      	movs	r2, #0
 8005488:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800548a:	4b04      	ldr	r3, [pc, #16]	@ (800549c <SysTick_Config+0x40>)
 800548c:	2207      	movs	r2, #7
 800548e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3708      	adds	r7, #8
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	e000e010 	.word	0xe000e010

080054a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f7ff ff29 	bl	8005300 <__NVIC_SetPriorityGrouping>
}
 80054ae:	bf00      	nop
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b086      	sub	sp, #24
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	4603      	mov	r3, r0
 80054be:	60b9      	str	r1, [r7, #8]
 80054c0:	607a      	str	r2, [r7, #4]
 80054c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80054c4:	2300      	movs	r3, #0
 80054c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80054c8:	f7ff ff3e 	bl	8005348 <__NVIC_GetPriorityGrouping>
 80054cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	68b9      	ldr	r1, [r7, #8]
 80054d2:	6978      	ldr	r0, [r7, #20]
 80054d4:	f7ff ff8e 	bl	80053f4 <NVIC_EncodePriority>
 80054d8:	4602      	mov	r2, r0
 80054da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054de:	4611      	mov	r1, r2
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7ff ff5d 	bl	80053a0 <__NVIC_SetPriority>
}
 80054e6:	bf00      	nop
 80054e8:	3718      	adds	r7, #24
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b082      	sub	sp, #8
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	4603      	mov	r3, r0
 80054f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80054f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7ff ff31 	bl	8005364 <__NVIC_EnableIRQ>
}
 8005502:	bf00      	nop
 8005504:	3708      	adds	r7, #8
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b082      	sub	sp, #8
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f7ff ffa2 	bl	800545c <SysTick_Config>
 8005518:	4603      	mov	r3, r0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3708      	adds	r7, #8
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	@ 0x24
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800552e:	2300      	movs	r3, #0
 8005530:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005532:	2300      	movs	r3, #0
 8005534:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005536:	2300      	movs	r3, #0
 8005538:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800553a:	2300      	movs	r3, #0
 800553c:	61fb      	str	r3, [r7, #28]
 800553e:	e16b      	b.n	8005818 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005540:	2201      	movs	r2, #1
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4013      	ands	r3, r2
 8005552:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	429a      	cmp	r2, r3
 800555a:	f040 815a 	bne.w	8005812 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f003 0303 	and.w	r3, r3, #3
 8005566:	2b01      	cmp	r3, #1
 8005568:	d005      	beq.n	8005576 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005572:	2b02      	cmp	r3, #2
 8005574:	d130      	bne.n	80055d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	2203      	movs	r2, #3
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43db      	mvns	r3, r3
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	4013      	ands	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	fa02 f303 	lsl.w	r3, r2, r3
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	4313      	orrs	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80055ac:	2201      	movs	r2, #1
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	fa02 f303 	lsl.w	r3, r2, r3
 80055b4:	43db      	mvns	r3, r3
 80055b6:	69ba      	ldr	r2, [r7, #24]
 80055b8:	4013      	ands	r3, r2
 80055ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	091b      	lsrs	r3, r3, #4
 80055c2:	f003 0201 	and.w	r2, r3, #1
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	fa02 f303 	lsl.w	r3, r2, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f003 0303 	and.w	r3, r3, #3
 80055e0:	2b03      	cmp	r3, #3
 80055e2:	d017      	beq.n	8005614 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	2203      	movs	r2, #3
 80055f0:	fa02 f303 	lsl.w	r3, r2, r3
 80055f4:	43db      	mvns	r3, r3
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	4013      	ands	r3, r2
 80055fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	4313      	orrs	r3, r2
 800560c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	69ba      	ldr	r2, [r7, #24]
 8005612:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f003 0303 	and.w	r3, r3, #3
 800561c:	2b02      	cmp	r3, #2
 800561e:	d123      	bne.n	8005668 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	08da      	lsrs	r2, r3, #3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	3208      	adds	r2, #8
 8005628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800562c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	220f      	movs	r2, #15
 8005638:	fa02 f303 	lsl.w	r3, r2, r3
 800563c:	43db      	mvns	r3, r3
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	4013      	ands	r3, r2
 8005642:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	691a      	ldr	r2, [r3, #16]
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	f003 0307 	and.w	r3, r3, #7
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	4313      	orrs	r3, r2
 8005658:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	08da      	lsrs	r2, r3, #3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	3208      	adds	r2, #8
 8005662:	69b9      	ldr	r1, [r7, #24]
 8005664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	2203      	movs	r2, #3
 8005674:	fa02 f303 	lsl.w	r3, r2, r3
 8005678:	43db      	mvns	r3, r3
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	4013      	ands	r3, r2
 800567e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f003 0203 	and.w	r2, r3, #3
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	005b      	lsls	r3, r3, #1
 800568c:	fa02 f303 	lsl.w	r3, r2, r3
 8005690:	69ba      	ldr	r2, [r7, #24]
 8005692:	4313      	orrs	r3, r2
 8005694:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 80b4 	beq.w	8005812 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	4b60      	ldr	r3, [pc, #384]	@ (8005830 <HAL_GPIO_Init+0x30c>)
 80056b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056b2:	4a5f      	ldr	r2, [pc, #380]	@ (8005830 <HAL_GPIO_Init+0x30c>)
 80056b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80056ba:	4b5d      	ldr	r3, [pc, #372]	@ (8005830 <HAL_GPIO_Init+0x30c>)
 80056bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056c6:	4a5b      	ldr	r2, [pc, #364]	@ (8005834 <HAL_GPIO_Init+0x310>)
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	089b      	lsrs	r3, r3, #2
 80056cc:	3302      	adds	r3, #2
 80056ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	220f      	movs	r2, #15
 80056de:	fa02 f303 	lsl.w	r3, r2, r3
 80056e2:	43db      	mvns	r3, r3
 80056e4:	69ba      	ldr	r2, [r7, #24]
 80056e6:	4013      	ands	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a52      	ldr	r2, [pc, #328]	@ (8005838 <HAL_GPIO_Init+0x314>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d02b      	beq.n	800574a <HAL_GPIO_Init+0x226>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a51      	ldr	r2, [pc, #324]	@ (800583c <HAL_GPIO_Init+0x318>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d025      	beq.n	8005746 <HAL_GPIO_Init+0x222>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a50      	ldr	r2, [pc, #320]	@ (8005840 <HAL_GPIO_Init+0x31c>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d01f      	beq.n	8005742 <HAL_GPIO_Init+0x21e>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a4f      	ldr	r2, [pc, #316]	@ (8005844 <HAL_GPIO_Init+0x320>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d019      	beq.n	800573e <HAL_GPIO_Init+0x21a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a4e      	ldr	r2, [pc, #312]	@ (8005848 <HAL_GPIO_Init+0x324>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d013      	beq.n	800573a <HAL_GPIO_Init+0x216>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a4d      	ldr	r2, [pc, #308]	@ (800584c <HAL_GPIO_Init+0x328>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00d      	beq.n	8005736 <HAL_GPIO_Init+0x212>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a4c      	ldr	r2, [pc, #304]	@ (8005850 <HAL_GPIO_Init+0x32c>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d007      	beq.n	8005732 <HAL_GPIO_Init+0x20e>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a4b      	ldr	r2, [pc, #300]	@ (8005854 <HAL_GPIO_Init+0x330>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d101      	bne.n	800572e <HAL_GPIO_Init+0x20a>
 800572a:	2307      	movs	r3, #7
 800572c:	e00e      	b.n	800574c <HAL_GPIO_Init+0x228>
 800572e:	2308      	movs	r3, #8
 8005730:	e00c      	b.n	800574c <HAL_GPIO_Init+0x228>
 8005732:	2306      	movs	r3, #6
 8005734:	e00a      	b.n	800574c <HAL_GPIO_Init+0x228>
 8005736:	2305      	movs	r3, #5
 8005738:	e008      	b.n	800574c <HAL_GPIO_Init+0x228>
 800573a:	2304      	movs	r3, #4
 800573c:	e006      	b.n	800574c <HAL_GPIO_Init+0x228>
 800573e:	2303      	movs	r3, #3
 8005740:	e004      	b.n	800574c <HAL_GPIO_Init+0x228>
 8005742:	2302      	movs	r3, #2
 8005744:	e002      	b.n	800574c <HAL_GPIO_Init+0x228>
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <HAL_GPIO_Init+0x228>
 800574a:	2300      	movs	r3, #0
 800574c:	69fa      	ldr	r2, [r7, #28]
 800574e:	f002 0203 	and.w	r2, r2, #3
 8005752:	0092      	lsls	r2, r2, #2
 8005754:	4093      	lsls	r3, r2
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	4313      	orrs	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800575c:	4935      	ldr	r1, [pc, #212]	@ (8005834 <HAL_GPIO_Init+0x310>)
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	089b      	lsrs	r3, r3, #2
 8005762:	3302      	adds	r3, #2
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800576a:	4b3b      	ldr	r3, [pc, #236]	@ (8005858 <HAL_GPIO_Init+0x334>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	43db      	mvns	r3, r3
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	4013      	ands	r3, r2
 8005778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d003      	beq.n	800578e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	4313      	orrs	r3, r2
 800578c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800578e:	4a32      	ldr	r2, [pc, #200]	@ (8005858 <HAL_GPIO_Init+0x334>)
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005794:	4b30      	ldr	r3, [pc, #192]	@ (8005858 <HAL_GPIO_Init+0x334>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	43db      	mvns	r3, r3
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	4013      	ands	r3, r2
 80057a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057b8:	4a27      	ldr	r2, [pc, #156]	@ (8005858 <HAL_GPIO_Init+0x334>)
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80057be:	4b26      	ldr	r3, [pc, #152]	@ (8005858 <HAL_GPIO_Init+0x334>)
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	43db      	mvns	r3, r3
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	4013      	ands	r3, r2
 80057cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	4313      	orrs	r3, r2
 80057e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057e2:	4a1d      	ldr	r2, [pc, #116]	@ (8005858 <HAL_GPIO_Init+0x334>)
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005858 <HAL_GPIO_Init+0x334>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	43db      	mvns	r3, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4013      	ands	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d003      	beq.n	800580c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800580c:	4a12      	ldr	r2, [pc, #72]	@ (8005858 <HAL_GPIO_Init+0x334>)
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	3301      	adds	r3, #1
 8005816:	61fb      	str	r3, [r7, #28]
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	2b0f      	cmp	r3, #15
 800581c:	f67f ae90 	bls.w	8005540 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005820:	bf00      	nop
 8005822:	bf00      	nop
 8005824:	3724      	adds	r7, #36	@ 0x24
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	40023800 	.word	0x40023800
 8005834:	40013800 	.word	0x40013800
 8005838:	40020000 	.word	0x40020000
 800583c:	40020400 	.word	0x40020400
 8005840:	40020800 	.word	0x40020800
 8005844:	40020c00 	.word	0x40020c00
 8005848:	40021000 	.word	0x40021000
 800584c:	40021400 	.word	0x40021400
 8005850:	40021800 	.word	0x40021800
 8005854:	40021c00 	.word	0x40021c00
 8005858:	40013c00 	.word	0x40013c00

0800585c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	460b      	mov	r3, r1
 8005866:	807b      	strh	r3, [r7, #2]
 8005868:	4613      	mov	r3, r2
 800586a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800586c:	787b      	ldrb	r3, [r7, #1]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005872:	887a      	ldrh	r2, [r7, #2]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005878:	e003      	b.n	8005882 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800587a:	887b      	ldrh	r3, [r7, #2]
 800587c:	041a      	lsls	r2, r3, #16
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	619a      	str	r2, [r3, #24]
}
 8005882:	bf00      	nop
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800588e:	b480      	push	{r7}
 8005890:	b085      	sub	sp, #20
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	460b      	mov	r3, r1
 8005898:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80058a0:	887a      	ldrh	r2, [r7, #2]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	4013      	ands	r3, r2
 80058a6:	041a      	lsls	r2, r3, #16
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	43d9      	mvns	r1, r3
 80058ac:	887b      	ldrh	r3, [r7, #2]
 80058ae:	400b      	ands	r3, r1
 80058b0:	431a      	orrs	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	619a      	str	r2, [r3, #24]
}
 80058b6:	bf00      	nop
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
	...

080058c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e267      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d075      	beq.n	80059ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80058e2:	4b88      	ldr	r3, [pc, #544]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 030c 	and.w	r3, r3, #12
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d00c      	beq.n	8005908 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ee:	4b85      	ldr	r3, [pc, #532]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d112      	bne.n	8005920 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058fa:	4b82      	ldr	r3, [pc, #520]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005902:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005906:	d10b      	bne.n	8005920 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005908:	4b7e      	ldr	r3, [pc, #504]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d05b      	beq.n	80059cc <HAL_RCC_OscConfig+0x108>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d157      	bne.n	80059cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e242      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005928:	d106      	bne.n	8005938 <HAL_RCC_OscConfig+0x74>
 800592a:	4b76      	ldr	r3, [pc, #472]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a75      	ldr	r2, [pc, #468]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005934:	6013      	str	r3, [r2, #0]
 8005936:	e01d      	b.n	8005974 <HAL_RCC_OscConfig+0xb0>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005940:	d10c      	bne.n	800595c <HAL_RCC_OscConfig+0x98>
 8005942:	4b70      	ldr	r3, [pc, #448]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a6f      	ldr	r2, [pc, #444]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800594c:	6013      	str	r3, [r2, #0]
 800594e:	4b6d      	ldr	r3, [pc, #436]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a6c      	ldr	r2, [pc, #432]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005958:	6013      	str	r3, [r2, #0]
 800595a:	e00b      	b.n	8005974 <HAL_RCC_OscConfig+0xb0>
 800595c:	4b69      	ldr	r3, [pc, #420]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a68      	ldr	r2, [pc, #416]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005962:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005966:	6013      	str	r3, [r2, #0]
 8005968:	4b66      	ldr	r3, [pc, #408]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a65      	ldr	r2, [pc, #404]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 800596e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005972:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d013      	beq.n	80059a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800597c:	f7fe fe2a 	bl	80045d4 <HAL_GetTick>
 8005980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005984:	f7fe fe26 	bl	80045d4 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b64      	cmp	r3, #100	@ 0x64
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e207      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005996:	4b5b      	ldr	r3, [pc, #364]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d0f0      	beq.n	8005984 <HAL_RCC_OscConfig+0xc0>
 80059a2:	e014      	b.n	80059ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a4:	f7fe fe16 	bl	80045d4 <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059ac:	f7fe fe12 	bl	80045d4 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b64      	cmp	r3, #100	@ 0x64
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e1f3      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059be:	4b51      	ldr	r3, [pc, #324]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1f0      	bne.n	80059ac <HAL_RCC_OscConfig+0xe8>
 80059ca:	e000      	b.n	80059ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0302 	and.w	r3, r3, #2
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d063      	beq.n	8005aa2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80059da:	4b4a      	ldr	r3, [pc, #296]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 030c 	and.w	r3, r3, #12
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00b      	beq.n	80059fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059e6:	4b47      	ldr	r3, [pc, #284]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80059ee:	2b08      	cmp	r3, #8
 80059f0:	d11c      	bne.n	8005a2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059f2:	4b44      	ldr	r3, [pc, #272]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d116      	bne.n	8005a2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059fe:	4b41      	ldr	r3, [pc, #260]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0302 	and.w	r3, r3, #2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d005      	beq.n	8005a16 <HAL_RCC_OscConfig+0x152>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d001      	beq.n	8005a16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e1c7      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a16:	4b3b      	ldr	r3, [pc, #236]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	00db      	lsls	r3, r3, #3
 8005a24:	4937      	ldr	r1, [pc, #220]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a2a:	e03a      	b.n	8005aa2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d020      	beq.n	8005a76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a34:	4b34      	ldr	r3, [pc, #208]	@ (8005b08 <HAL_RCC_OscConfig+0x244>)
 8005a36:	2201      	movs	r2, #1
 8005a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a3a:	f7fe fdcb 	bl	80045d4 <HAL_GetTick>
 8005a3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a40:	e008      	b.n	8005a54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a42:	f7fe fdc7 	bl	80045d4 <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d901      	bls.n	8005a54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e1a8      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a54:	4b2b      	ldr	r3, [pc, #172]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0f0      	beq.n	8005a42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a60:	4b28      	ldr	r3, [pc, #160]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	00db      	lsls	r3, r3, #3
 8005a6e:	4925      	ldr	r1, [pc, #148]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a70:	4313      	orrs	r3, r2
 8005a72:	600b      	str	r3, [r1, #0]
 8005a74:	e015      	b.n	8005aa2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a76:	4b24      	ldr	r3, [pc, #144]	@ (8005b08 <HAL_RCC_OscConfig+0x244>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7c:	f7fe fdaa 	bl	80045d4 <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a84:	f7fe fda6 	bl	80045d4 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e187      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a96:	4b1b      	ldr	r3, [pc, #108]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1f0      	bne.n	8005a84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0308 	and.w	r3, r3, #8
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d036      	beq.n	8005b1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d016      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ab6:	4b15      	ldr	r3, [pc, #84]	@ (8005b0c <HAL_RCC_OscConfig+0x248>)
 8005ab8:	2201      	movs	r2, #1
 8005aba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005abc:	f7fe fd8a 	bl	80045d4 <HAL_GetTick>
 8005ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ac2:	e008      	b.n	8005ad6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ac4:	f7fe fd86 	bl	80045d4 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e167      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b04 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0f0      	beq.n	8005ac4 <HAL_RCC_OscConfig+0x200>
 8005ae2:	e01b      	b.n	8005b1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ae4:	4b09      	ldr	r3, [pc, #36]	@ (8005b0c <HAL_RCC_OscConfig+0x248>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aea:	f7fe fd73 	bl	80045d4 <HAL_GetTick>
 8005aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005af0:	e00e      	b.n	8005b10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005af2:	f7fe fd6f 	bl	80045d4 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d907      	bls.n	8005b10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e150      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
 8005b04:	40023800 	.word	0x40023800
 8005b08:	42470000 	.word	0x42470000
 8005b0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b10:	4b88      	ldr	r3, [pc, #544]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005b12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1ea      	bne.n	8005af2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0304 	and.w	r3, r3, #4
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 8097 	beq.w	8005c58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b2e:	4b81      	ldr	r3, [pc, #516]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d10f      	bne.n	8005b5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60bb      	str	r3, [r7, #8]
 8005b3e:	4b7d      	ldr	r3, [pc, #500]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b42:	4a7c      	ldr	r2, [pc, #496]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b48:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b4a:	4b7a      	ldr	r3, [pc, #488]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b52:	60bb      	str	r3, [r7, #8]
 8005b54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b56:	2301      	movs	r3, #1
 8005b58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b5a:	4b77      	ldr	r3, [pc, #476]	@ (8005d38 <HAL_RCC_OscConfig+0x474>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d118      	bne.n	8005b98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b66:	4b74      	ldr	r3, [pc, #464]	@ (8005d38 <HAL_RCC_OscConfig+0x474>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a73      	ldr	r2, [pc, #460]	@ (8005d38 <HAL_RCC_OscConfig+0x474>)
 8005b6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b72:	f7fe fd2f 	bl	80045d4 <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b78:	e008      	b.n	8005b8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b7a:	f7fe fd2b 	bl	80045d4 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e10c      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8c:	4b6a      	ldr	r3, [pc, #424]	@ (8005d38 <HAL_RCC_OscConfig+0x474>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0f0      	beq.n	8005b7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d106      	bne.n	8005bae <HAL_RCC_OscConfig+0x2ea>
 8005ba0:	4b64      	ldr	r3, [pc, #400]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ba4:	4a63      	ldr	r2, [pc, #396]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005ba6:	f043 0301 	orr.w	r3, r3, #1
 8005baa:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bac:	e01c      	b.n	8005be8 <HAL_RCC_OscConfig+0x324>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	2b05      	cmp	r3, #5
 8005bb4:	d10c      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x30c>
 8005bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bba:	4a5e      	ldr	r2, [pc, #376]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bbc:	f043 0304 	orr.w	r3, r3, #4
 8005bc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bc6:	4a5b      	ldr	r2, [pc, #364]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bc8:	f043 0301 	orr.w	r3, r3, #1
 8005bcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bce:	e00b      	b.n	8005be8 <HAL_RCC_OscConfig+0x324>
 8005bd0:	4b58      	ldr	r3, [pc, #352]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd4:	4a57      	ldr	r2, [pc, #348]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bd6:	f023 0301 	bic.w	r3, r3, #1
 8005bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8005bdc:	4b55      	ldr	r3, [pc, #340]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be0:	4a54      	ldr	r2, [pc, #336]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005be2:	f023 0304 	bic.w	r3, r3, #4
 8005be6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d015      	beq.n	8005c1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf0:	f7fe fcf0 	bl	80045d4 <HAL_GetTick>
 8005bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bf6:	e00a      	b.n	8005c0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bf8:	f7fe fcec 	bl	80045d4 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d901      	bls.n	8005c0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e0cb      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c0e:	4b49      	ldr	r3, [pc, #292]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0ee      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x334>
 8005c1a:	e014      	b.n	8005c46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c1c:	f7fe fcda 	bl	80045d4 <HAL_GetTick>
 8005c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c22:	e00a      	b.n	8005c3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c24:	f7fe fcd6 	bl	80045d4 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e0b5      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1ee      	bne.n	8005c24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c46:	7dfb      	ldrb	r3, [r7, #23]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d105      	bne.n	8005c58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c4c:	4b39      	ldr	r3, [pc, #228]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c50:	4a38      	ldr	r2, [pc, #224]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005c52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80a1 	beq.w	8005da4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c62:	4b34      	ldr	r3, [pc, #208]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 030c 	and.w	r3, r3, #12
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d05c      	beq.n	8005d28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d141      	bne.n	8005cfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c76:	4b31      	ldr	r3, [pc, #196]	@ (8005d3c <HAL_RCC_OscConfig+0x478>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c7c:	f7fe fcaa 	bl	80045d4 <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c84:	f7fe fca6 	bl	80045d4 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e087      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c96:	4b27      	ldr	r3, [pc, #156]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1f0      	bne.n	8005c84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	69da      	ldr	r2, [r3, #28]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	431a      	orrs	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb0:	019b      	lsls	r3, r3, #6
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb8:	085b      	lsrs	r3, r3, #1
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	041b      	lsls	r3, r3, #16
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc4:	061b      	lsls	r3, r3, #24
 8005cc6:	491b      	ldr	r1, [pc, #108]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8005d3c <HAL_RCC_OscConfig+0x478>)
 8005cce:	2201      	movs	r2, #1
 8005cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cd2:	f7fe fc7f 	bl	80045d4 <HAL_GetTick>
 8005cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cd8:	e008      	b.n	8005cec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cda:	f7fe fc7b 	bl	80045d4 <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d901      	bls.n	8005cec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e05c      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cec:	4b11      	ldr	r3, [pc, #68]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0f0      	beq.n	8005cda <HAL_RCC_OscConfig+0x416>
 8005cf8:	e054      	b.n	8005da4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cfa:	4b10      	ldr	r3, [pc, #64]	@ (8005d3c <HAL_RCC_OscConfig+0x478>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d00:	f7fe fc68 	bl	80045d4 <HAL_GetTick>
 8005d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d06:	e008      	b.n	8005d1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d08:	f7fe fc64 	bl	80045d4 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e045      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d1a:	4b06      	ldr	r3, [pc, #24]	@ (8005d34 <HAL_RCC_OscConfig+0x470>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1f0      	bne.n	8005d08 <HAL_RCC_OscConfig+0x444>
 8005d26:	e03d      	b.n	8005da4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d107      	bne.n	8005d40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e038      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
 8005d34:	40023800 	.word	0x40023800
 8005d38:	40007000 	.word	0x40007000
 8005d3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d40:	4b1b      	ldr	r3, [pc, #108]	@ (8005db0 <HAL_RCC_OscConfig+0x4ec>)
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d028      	beq.n	8005da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d121      	bne.n	8005da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d11a      	bne.n	8005da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d70:	4013      	ands	r3, r2
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d111      	bne.n	8005da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d86:	085b      	lsrs	r3, r3, #1
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d107      	bne.n	8005da0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d001      	beq.n	8005da4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e000      	b.n	8005da6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3718      	adds	r7, #24
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40023800 	.word	0x40023800

08005db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d101      	bne.n	8005dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e0cc      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dc8:	4b68      	ldr	r3, [pc, #416]	@ (8005f6c <HAL_RCC_ClockConfig+0x1b8>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0307 	and.w	r3, r3, #7
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d90c      	bls.n	8005df0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dd6:	4b65      	ldr	r3, [pc, #404]	@ (8005f6c <HAL_RCC_ClockConfig+0x1b8>)
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dde:	4b63      	ldr	r3, [pc, #396]	@ (8005f6c <HAL_RCC_ClockConfig+0x1b8>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d001      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e0b8      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d020      	beq.n	8005e3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d005      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e08:	4b59      	ldr	r3, [pc, #356]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	4a58      	ldr	r2, [pc, #352]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0308 	and.w	r3, r3, #8
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d005      	beq.n	8005e2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e20:	4b53      	ldr	r3, [pc, #332]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	4a52      	ldr	r2, [pc, #328]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e2c:	4b50      	ldr	r3, [pc, #320]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	494d      	ldr	r1, [pc, #308]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d044      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d107      	bne.n	8005e62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e52:	4b47      	ldr	r3, [pc, #284]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d119      	bne.n	8005e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e07f      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d003      	beq.n	8005e72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e6e:	2b03      	cmp	r3, #3
 8005e70:	d107      	bne.n	8005e82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e72:	4b3f      	ldr	r3, [pc, #252]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d109      	bne.n	8005e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e06f      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e82:	4b3b      	ldr	r3, [pc, #236]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e067      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e92:	4b37      	ldr	r3, [pc, #220]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f023 0203 	bic.w	r2, r3, #3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	4934      	ldr	r1, [pc, #208]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ea4:	f7fe fb96 	bl	80045d4 <HAL_GetTick>
 8005ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eaa:	e00a      	b.n	8005ec2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eac:	f7fe fb92 	bl	80045d4 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e04f      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f003 020c 	and.w	r2, r3, #12
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d1eb      	bne.n	8005eac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ed4:	4b25      	ldr	r3, [pc, #148]	@ (8005f6c <HAL_RCC_ClockConfig+0x1b8>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	683a      	ldr	r2, [r7, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d20c      	bcs.n	8005efc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ee2:	4b22      	ldr	r3, [pc, #136]	@ (8005f6c <HAL_RCC_ClockConfig+0x1b8>)
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eea:	4b20      	ldr	r3, [pc, #128]	@ (8005f6c <HAL_RCC_ClockConfig+0x1b8>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0307 	and.w	r3, r3, #7
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d001      	beq.n	8005efc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e032      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d008      	beq.n	8005f1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f08:	4b19      	ldr	r3, [pc, #100]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	4916      	ldr	r1, [pc, #88]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0308 	and.w	r3, r3, #8
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d009      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f26:	4b12      	ldr	r3, [pc, #72]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	490e      	ldr	r1, [pc, #56]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f3a:	f000 f821 	bl	8005f80 <HAL_RCC_GetSysClockFreq>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	4b0b      	ldr	r3, [pc, #44]	@ (8005f70 <HAL_RCC_ClockConfig+0x1bc>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	091b      	lsrs	r3, r3, #4
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	490a      	ldr	r1, [pc, #40]	@ (8005f74 <HAL_RCC_ClockConfig+0x1c0>)
 8005f4c:	5ccb      	ldrb	r3, [r1, r3]
 8005f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f52:	4a09      	ldr	r2, [pc, #36]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c4>)
 8005f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005f56:	4b09      	ldr	r3, [pc, #36]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c8>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fe faf6 	bl	800454c <HAL_InitTick>

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	40023c00 	.word	0x40023c00
 8005f70:	40023800 	.word	0x40023800
 8005f74:	0800eef4 	.word	0x0800eef4
 8005f78:	2000005c 	.word	0x2000005c
 8005f7c:	20000060 	.word	0x20000060

08005f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f84:	b090      	sub	sp, #64	@ 0x40
 8005f86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f98:	4b59      	ldr	r3, [pc, #356]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 030c 	and.w	r3, r3, #12
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d00d      	beq.n	8005fc0 <HAL_RCC_GetSysClockFreq+0x40>
 8005fa4:	2b08      	cmp	r3, #8
 8005fa6:	f200 80a1 	bhi.w	80060ec <HAL_RCC_GetSysClockFreq+0x16c>
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d002      	beq.n	8005fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	d003      	beq.n	8005fba <HAL_RCC_GetSysClockFreq+0x3a>
 8005fb2:	e09b      	b.n	80060ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fb4:	4b53      	ldr	r3, [pc, #332]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x184>)
 8005fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005fb8:	e09b      	b.n	80060f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fba:	4b53      	ldr	r3, [pc, #332]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005fbe:	e098      	b.n	80060f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fc0:	4b4f      	ldr	r3, [pc, #316]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fc8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fca:	4b4d      	ldr	r3, [pc, #308]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d028      	beq.n	8006028 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	099b      	lsrs	r3, r3, #6
 8005fdc:	2200      	movs	r2, #0
 8005fde:	623b      	str	r3, [r7, #32]
 8005fe0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005fe2:	6a3b      	ldr	r3, [r7, #32]
 8005fe4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005fe8:	2100      	movs	r1, #0
 8005fea:	4b47      	ldr	r3, [pc, #284]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fec:	fb03 f201 	mul.w	r2, r3, r1
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	fb00 f303 	mul.w	r3, r0, r3
 8005ff6:	4413      	add	r3, r2
 8005ff8:	4a43      	ldr	r2, [pc, #268]	@ (8006108 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ffa:	fba0 1202 	umull	r1, r2, r0, r2
 8005ffe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006000:	460a      	mov	r2, r1
 8006002:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006004:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006006:	4413      	add	r3, r2
 8006008:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800600a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800600c:	2200      	movs	r2, #0
 800600e:	61bb      	str	r3, [r7, #24]
 8006010:	61fa      	str	r2, [r7, #28]
 8006012:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006016:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800601a:	f7fa fe35 	bl	8000c88 <__aeabi_uldivmod>
 800601e:	4602      	mov	r2, r0
 8006020:	460b      	mov	r3, r1
 8006022:	4613      	mov	r3, r2
 8006024:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006026:	e053      	b.n	80060d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006028:	4b35      	ldr	r3, [pc, #212]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	099b      	lsrs	r3, r3, #6
 800602e:	2200      	movs	r2, #0
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	617a      	str	r2, [r7, #20]
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800603a:	f04f 0b00 	mov.w	fp, #0
 800603e:	4652      	mov	r2, sl
 8006040:	465b      	mov	r3, fp
 8006042:	f04f 0000 	mov.w	r0, #0
 8006046:	f04f 0100 	mov.w	r1, #0
 800604a:	0159      	lsls	r1, r3, #5
 800604c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006050:	0150      	lsls	r0, r2, #5
 8006052:	4602      	mov	r2, r0
 8006054:	460b      	mov	r3, r1
 8006056:	ebb2 080a 	subs.w	r8, r2, sl
 800605a:	eb63 090b 	sbc.w	r9, r3, fp
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800606a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800606e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006072:	ebb2 0408 	subs.w	r4, r2, r8
 8006076:	eb63 0509 	sbc.w	r5, r3, r9
 800607a:	f04f 0200 	mov.w	r2, #0
 800607e:	f04f 0300 	mov.w	r3, #0
 8006082:	00eb      	lsls	r3, r5, #3
 8006084:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006088:	00e2      	lsls	r2, r4, #3
 800608a:	4614      	mov	r4, r2
 800608c:	461d      	mov	r5, r3
 800608e:	eb14 030a 	adds.w	r3, r4, sl
 8006092:	603b      	str	r3, [r7, #0]
 8006094:	eb45 030b 	adc.w	r3, r5, fp
 8006098:	607b      	str	r3, [r7, #4]
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	f04f 0300 	mov.w	r3, #0
 80060a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060a6:	4629      	mov	r1, r5
 80060a8:	028b      	lsls	r3, r1, #10
 80060aa:	4621      	mov	r1, r4
 80060ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060b0:	4621      	mov	r1, r4
 80060b2:	028a      	lsls	r2, r1, #10
 80060b4:	4610      	mov	r0, r2
 80060b6:	4619      	mov	r1, r3
 80060b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ba:	2200      	movs	r2, #0
 80060bc:	60bb      	str	r3, [r7, #8]
 80060be:	60fa      	str	r2, [r7, #12]
 80060c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060c4:	f7fa fde0 	bl	8000c88 <__aeabi_uldivmod>
 80060c8:	4602      	mov	r2, r0
 80060ca:	460b      	mov	r3, r1
 80060cc:	4613      	mov	r3, r2
 80060ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80060d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x180>)
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	0c1b      	lsrs	r3, r3, #16
 80060d6:	f003 0303 	and.w	r3, r3, #3
 80060da:	3301      	adds	r3, #1
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80060e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80060ea:	e002      	b.n	80060f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060ec:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x184>)
 80060ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80060f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3740      	adds	r7, #64	@ 0x40
 80060f8:	46bd      	mov	sp, r7
 80060fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060fe:	bf00      	nop
 8006100:	40023800 	.word	0x40023800
 8006104:	00f42400 	.word	0x00f42400
 8006108:	017d7840 	.word	0x017d7840

0800610c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800610c:	b480      	push	{r7}
 800610e:	b08b      	sub	sp, #44	@ 0x2c
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	fa93 f3a3 	rbit	r3, r3
 8006126:	613b      	str	r3, [r7, #16]
  return result;
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006132:	2320      	movs	r3, #32
 8006134:	e003      	b.n	800613e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	fab3 f383 	clz	r3, r3
 800613c:	b2db      	uxtb	r3, r3
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	2103      	movs	r1, #3
 8006142:	fa01 f303 	lsl.w	r3, r1, r3
 8006146:	43db      	mvns	r3, r3
 8006148:	401a      	ands	r2, r3
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	fa93 f3a3 	rbit	r3, r3
 8006154:	61fb      	str	r3, [r7, #28]
  return result;
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006160:	2320      	movs	r3, #32
 8006162:	e003      	b.n	800616c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006166:	fab3 f383 	clz	r3, r3
 800616a:	b2db      	uxtb	r3, r3
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	6879      	ldr	r1, [r7, #4]
 8006170:	fa01 f303 	lsl.w	r3, r1, r3
 8006174:	431a      	orrs	r2, r3
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	601a      	str	r2, [r3, #0]
}
 800617a:	bf00      	nop
 800617c:	372c      	adds	r7, #44	@ 0x2c
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8006186:	b480      	push	{r7}
 8006188:	b085      	sub	sp, #20
 800618a:	af00      	add	r7, sp, #0
 800618c:	60f8      	str	r0, [r7, #12]
 800618e:	60b9      	str	r1, [r7, #8]
 8006190:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	43db      	mvns	r3, r3
 800619a:	401a      	ands	r2, r3
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	fb01 f303 	mul.w	r3, r1, r3
 80061a4:	431a      	orrs	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	605a      	str	r2, [r3, #4]
}
 80061aa:	bf00      	nop
 80061ac:	3714      	adds	r7, #20
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b08b      	sub	sp, #44	@ 0x2c
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	60f8      	str	r0, [r7, #12]
 80061be:	60b9      	str	r1, [r7, #8]
 80061c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	689a      	ldr	r2, [r3, #8]
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	fa93 f3a3 	rbit	r3, r3
 80061d0:	613b      	str	r3, [r7, #16]
  return result;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80061dc:	2320      	movs	r3, #32
 80061de:	e003      	b.n	80061e8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	fab3 f383 	clz	r3, r3
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	005b      	lsls	r3, r3, #1
 80061ea:	2103      	movs	r1, #3
 80061ec:	fa01 f303 	lsl.w	r3, r1, r3
 80061f0:	43db      	mvns	r3, r3
 80061f2:	401a      	ands	r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	fa93 f3a3 	rbit	r3, r3
 80061fe:	61fb      	str	r3, [r7, #28]
  return result;
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800620a:	2320      	movs	r3, #32
 800620c:	e003      	b.n	8006216 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800620e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006210:	fab3 f383 	clz	r3, r3
 8006214:	b2db      	uxtb	r3, r3
 8006216:	005b      	lsls	r3, r3, #1
 8006218:	6879      	ldr	r1, [r7, #4]
 800621a:	fa01 f303 	lsl.w	r3, r1, r3
 800621e:	431a      	orrs	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8006224:	bf00      	nop
 8006226:	372c      	adds	r7, #44	@ 0x2c
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006230:	b480      	push	{r7}
 8006232:	b08b      	sub	sp, #44	@ 0x2c
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	fa93 f3a3 	rbit	r3, r3
 800624a:	613b      	str	r3, [r7, #16]
  return result;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8006256:	2320      	movs	r3, #32
 8006258:	e003      	b.n	8006262 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	fab3 f383 	clz	r3, r3
 8006260:	b2db      	uxtb	r3, r3
 8006262:	005b      	lsls	r3, r3, #1
 8006264:	2103      	movs	r1, #3
 8006266:	fa01 f303 	lsl.w	r3, r1, r3
 800626a:	43db      	mvns	r3, r3
 800626c:	401a      	ands	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	fa93 f3a3 	rbit	r3, r3
 8006278:	61fb      	str	r3, [r7, #28]
  return result;
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006280:	2b00      	cmp	r3, #0
 8006282:	d101      	bne.n	8006288 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8006284:	2320      	movs	r3, #32
 8006286:	e003      	b.n	8006290 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8006288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628a:	fab3 f383 	clz	r3, r3
 800628e:	b2db      	uxtb	r3, r3
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	6879      	ldr	r1, [r7, #4]
 8006294:	fa01 f303 	lsl.w	r3, r1, r3
 8006298:	431a      	orrs	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	60da      	str	r2, [r3, #12]
}
 800629e:	bf00      	nop
 80062a0:	372c      	adds	r7, #44	@ 0x2c
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b08b      	sub	sp, #44	@ 0x2c
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	60f8      	str	r0, [r7, #12]
 80062b2:	60b9      	str	r1, [r7, #8]
 80062b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6a1a      	ldr	r2, [r3, #32]
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	fa93 f3a3 	rbit	r3, r3
 80062c4:	613b      	str	r3, [r7, #16]
  return result;
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80062d0:	2320      	movs	r3, #32
 80062d2:	e003      	b.n	80062dc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	fab3 f383 	clz	r3, r3
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	210f      	movs	r1, #15
 80062e0:	fa01 f303 	lsl.w	r3, r1, r3
 80062e4:	43db      	mvns	r3, r3
 80062e6:	401a      	ands	r2, r3
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ec:	6a3b      	ldr	r3, [r7, #32]
 80062ee:	fa93 f3a3 	rbit	r3, r3
 80062f2:	61fb      	str	r3, [r7, #28]
  return result;
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80062f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80062fe:	2320      	movs	r3, #32
 8006300:	e003      	b.n	800630a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8006302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006304:	fab3 f383 	clz	r3, r3
 8006308:	b2db      	uxtb	r3, r3
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	6879      	ldr	r1, [r7, #4]
 800630e:	fa01 f303 	lsl.w	r3, r1, r3
 8006312:	431a      	orrs	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8006318:	bf00      	nop
 800631a:	372c      	adds	r7, #44	@ 0x2c
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8006324:	b480      	push	{r7}
 8006326:	b08b      	sub	sp, #44	@ 0x2c
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	0a1b      	lsrs	r3, r3, #8
 8006338:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	fa93 f3a3 	rbit	r3, r3
 8006340:	613b      	str	r3, [r7, #16]
  return result;
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d101      	bne.n	8006350 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800634c:	2320      	movs	r3, #32
 800634e:	e003      	b.n	8006358 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	fab3 f383 	clz	r3, r3
 8006356:	b2db      	uxtb	r3, r3
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	210f      	movs	r1, #15
 800635c:	fa01 f303 	lsl.w	r3, r1, r3
 8006360:	43db      	mvns	r3, r3
 8006362:	401a      	ands	r2, r3
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	0a1b      	lsrs	r3, r3, #8
 8006368:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	fa93 f3a3 	rbit	r3, r3
 8006370:	61fb      	str	r3, [r7, #28]
  return result;
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800637c:	2320      	movs	r3, #32
 800637e:	e003      	b.n	8006388 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8006380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006382:	fab3 f383 	clz	r3, r3
 8006386:	b2db      	uxtb	r3, r3
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	6879      	ldr	r1, [r7, #4]
 800638c:	fa01 f303 	lsl.w	r3, r1, r3
 8006390:	431a      	orrs	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8006396:	bf00      	nop
 8006398:	372c      	adds	r7, #44	@ 0x2c
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80063a2:	b580      	push	{r7, lr}
 80063a4:	b08a      	sub	sp, #40	@ 0x28
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
 80063aa:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	fa93 f3a3 	rbit	r3, r3
 80063c0:	617b      	str	r3, [r7, #20]
  return result;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d101      	bne.n	80063d0 <LL_GPIO_Init+0x2e>
    return 32U;
 80063cc:	2320      	movs	r3, #32
 80063ce:	e003      	b.n	80063d8 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	fab3 f383 	clz	r3, r3
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80063da:	e057      	b.n	800648c <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	2101      	movs	r1, #1
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	fa01 f303 	lsl.w	r3, r1, r3
 80063e8:	4013      	ands	r3, r2
 80063ea:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d049      	beq.n	8006486 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d003      	beq.n	8006402 <LL_GPIO_Init+0x60>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	2b02      	cmp	r3, #2
 8006400:	d10d      	bne.n	800641e <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	461a      	mov	r2, r3
 8006408:	6a39      	ldr	r1, [r7, #32]
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7ff fed3 	bl	80061b6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	461a      	mov	r2, r3
 8006416:	6a39      	ldr	r1, [r7, #32]
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7ff feb4 	bl	8006186 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	461a      	mov	r2, r3
 8006424:	6a39      	ldr	r1, [r7, #32]
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff ff02 	bl	8006230 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	2b02      	cmp	r3, #2
 8006432:	d121      	bne.n	8006478 <LL_GPIO_Init+0xd6>
 8006434:	6a3b      	ldr	r3, [r7, #32]
 8006436:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	fa93 f3a3 	rbit	r3, r3
 800643e:	60bb      	str	r3, [r7, #8]
  return result;
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <LL_GPIO_Init+0xac>
    return 32U;
 800644a:	2320      	movs	r3, #32
 800644c:	e003      	b.n	8006456 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	fab3 f383 	clz	r3, r3
 8006454:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8006456:	2b07      	cmp	r3, #7
 8006458:	d807      	bhi.n	800646a <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	461a      	mov	r2, r3
 8006460:	6a39      	ldr	r1, [r7, #32]
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7ff ff21 	bl	80062aa <LL_GPIO_SetAFPin_0_7>
 8006468:	e006      	b.n	8006478 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	461a      	mov	r2, r3
 8006470:	6a39      	ldr	r1, [r7, #32]
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7ff ff56 	bl	8006324 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	461a      	mov	r2, r3
 800647e:	6a39      	ldr	r1, [r7, #32]
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f7ff fe43 	bl	800610c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	3301      	adds	r3, #1
 800648a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	fa22 f303 	lsr.w	r3, r2, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1a0      	bne.n	80063dc <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3728      	adds	r7, #40	@ 0x28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80064a4:	b480      	push	{r7}
 80064a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80064a8:	4b04      	ldr	r3, [pc, #16]	@ (80064bc <LL_RCC_GetSysClkSource+0x18>)
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f003 030c 	and.w	r3, r3, #12
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	40023800 	.word	0x40023800

080064c0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80064c4:	4b04      	ldr	r3, [pc, #16]	@ (80064d8 <LL_RCC_GetAHBPrescaler+0x18>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	40023800 	.word	0x40023800

080064dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80064dc:	b480      	push	{r7}
 80064de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80064e0:	4b04      	ldr	r3, [pc, #16]	@ (80064f4 <LL_RCC_GetAPB1Prescaler+0x18>)
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	40023800 	.word	0x40023800

080064f8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80064f8:	b480      	push	{r7}
 80064fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80064fc:	4b04      	ldr	r3, [pc, #16]	@ (8006510 <LL_RCC_GetAPB2Prescaler+0x18>)
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006504:	4618      	mov	r0, r3
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	40023800 	.word	0x40023800

08006514 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006518:	4b04      	ldr	r3, [pc, #16]	@ (800652c <LL_RCC_PLL_GetMainSource+0x18>)
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8006520:	4618      	mov	r0, r3
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	40023800 	.word	0x40023800

08006530 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006534:	4b04      	ldr	r3, [pc, #16]	@ (8006548 <LL_RCC_PLL_GetN+0x18>)
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	099b      	lsrs	r3, r3, #6
 800653a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800653e:	4618      	mov	r0, r3
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr
 8006548:	40023800 	.word	0x40023800

0800654c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8006550:	4b04      	ldr	r3, [pc, #16]	@ (8006564 <LL_RCC_PLL_GetP+0x18>)
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006558:	4618      	mov	r0, r3
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	40023800 	.word	0x40023800

08006568 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006568:	b480      	push	{r7}
 800656a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800656c:	4b04      	ldr	r3, [pc, #16]	@ (8006580 <LL_RCC_PLL_GetDivider+0x18>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8006574:	4618      	mov	r0, r3
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	40023800 	.word	0x40023800

08006584 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800658c:	f000 f820 	bl	80065d0 <RCC_GetSystemClockFreq>
 8006590:	4602      	mov	r2, r0
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4618      	mov	r0, r3
 800659c:	f000 f840 	bl	8006620 <RCC_GetHCLKClockFreq>
 80065a0:	4602      	mov	r2, r0
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	4618      	mov	r0, r3
 80065ac:	f000 f84e 	bl	800664c <RCC_GetPCLK1ClockFreq>
 80065b0:	4602      	mov	r2, r0
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 f85a 	bl	8006674 <RCC_GetPCLK2ClockFreq>
 80065c0:	4602      	mov	r2, r0
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60da      	str	r2, [r3, #12]
}
 80065c6:	bf00      	nop
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80065da:	f7ff ff63 	bl	80064a4 <LL_RCC_GetSysClkSource>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d00c      	beq.n	80065fe <RCC_GetSystemClockFreq+0x2e>
 80065e4:	2b08      	cmp	r3, #8
 80065e6:	d80f      	bhi.n	8006608 <RCC_GetSystemClockFreq+0x38>
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <RCC_GetSystemClockFreq+0x22>
 80065ec:	2b04      	cmp	r3, #4
 80065ee:	d003      	beq.n	80065f8 <RCC_GetSystemClockFreq+0x28>
 80065f0:	e00a      	b.n	8006608 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80065f2:	4b09      	ldr	r3, [pc, #36]	@ (8006618 <RCC_GetSystemClockFreq+0x48>)
 80065f4:	607b      	str	r3, [r7, #4]
      break;
 80065f6:	e00a      	b.n	800660e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80065f8:	4b08      	ldr	r3, [pc, #32]	@ (800661c <RCC_GetSystemClockFreq+0x4c>)
 80065fa:	607b      	str	r3, [r7, #4]
      break;
 80065fc:	e007      	b.n	800660e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80065fe:	2008      	movs	r0, #8
 8006600:	f000 f84c 	bl	800669c <RCC_PLL_GetFreqDomain_SYS>
 8006604:	6078      	str	r0, [r7, #4]
      break;
 8006606:	e002      	b.n	800660e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8006608:	4b03      	ldr	r3, [pc, #12]	@ (8006618 <RCC_GetSystemClockFreq+0x48>)
 800660a:	607b      	str	r3, [r7, #4]
      break;
 800660c:	bf00      	nop
  }

  return frequency;
 800660e:	687b      	ldr	r3, [r7, #4]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	00f42400 	.word	0x00f42400
 800661c:	017d7840 	.word	0x017d7840

08006620 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006628:	f7ff ff4a 	bl	80064c0 <LL_RCC_GetAHBPrescaler>
 800662c:	4603      	mov	r3, r0
 800662e:	091b      	lsrs	r3, r3, #4
 8006630:	f003 030f 	and.w	r3, r3, #15
 8006634:	4a04      	ldr	r2, [pc, #16]	@ (8006648 <RCC_GetHCLKClockFreq+0x28>)
 8006636:	5cd3      	ldrb	r3, [r2, r3]
 8006638:	461a      	mov	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	40d3      	lsrs	r3, r2
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	0800eef4 	.word	0x0800eef4

0800664c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006654:	f7ff ff42 	bl	80064dc <LL_RCC_GetAPB1Prescaler>
 8006658:	4603      	mov	r3, r0
 800665a:	0a9b      	lsrs	r3, r3, #10
 800665c:	4a04      	ldr	r2, [pc, #16]	@ (8006670 <RCC_GetPCLK1ClockFreq+0x24>)
 800665e:	5cd3      	ldrb	r3, [r2, r3]
 8006660:	461a      	mov	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	40d3      	lsrs	r3, r2
}
 8006666:	4618      	mov	r0, r3
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	0800ef04 	.word	0x0800ef04

08006674 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800667c:	f7ff ff3c 	bl	80064f8 <LL_RCC_GetAPB2Prescaler>
 8006680:	4603      	mov	r3, r0
 8006682:	0b5b      	lsrs	r3, r3, #13
 8006684:	4a04      	ldr	r2, [pc, #16]	@ (8006698 <RCC_GetPCLK2ClockFreq+0x24>)
 8006686:	5cd3      	ldrb	r3, [r2, r3]
 8006688:	461a      	mov	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	40d3      	lsrs	r3, r2
}
 800668e:	4618      	mov	r0, r3
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	0800ef04 	.word	0x0800ef04

0800669c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800669c:	b590      	push	{r4, r7, lr}
 800669e:	b087      	sub	sp, #28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80066a8:	2300      	movs	r3, #0
 80066aa:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80066ac:	2300      	movs	r3, #0
 80066ae:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80066b0:	f7ff ff30 	bl	8006514 <LL_RCC_PLL_GetMainSource>
 80066b4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d004      	beq.n	80066c6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066c2:	d003      	beq.n	80066cc <RCC_PLL_GetFreqDomain_SYS+0x30>
 80066c4:	e005      	b.n	80066d2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80066c6:	4b12      	ldr	r3, [pc, #72]	@ (8006710 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80066c8:	617b      	str	r3, [r7, #20]
      break;
 80066ca:	e005      	b.n	80066d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80066cc:	4b11      	ldr	r3, [pc, #68]	@ (8006714 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80066ce:	617b      	str	r3, [r7, #20]
      break;
 80066d0:	e002      	b.n	80066d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80066d2:	4b0f      	ldr	r3, [pc, #60]	@ (8006710 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80066d4:	617b      	str	r3, [r7, #20]
      break;
 80066d6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d113      	bne.n	8006706 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80066de:	f7ff ff43 	bl	8006568 <LL_RCC_PLL_GetDivider>
 80066e2:	4602      	mov	r2, r0
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	fbb3 f4f2 	udiv	r4, r3, r2
 80066ea:	f7ff ff21 	bl	8006530 <LL_RCC_PLL_GetN>
 80066ee:	4603      	mov	r3, r0
 80066f0:	fb03 f404 	mul.w	r4, r3, r4
 80066f4:	f7ff ff2a 	bl	800654c <LL_RCC_PLL_GetP>
 80066f8:	4603      	mov	r3, r0
 80066fa:	0c1b      	lsrs	r3, r3, #16
 80066fc:	3301      	adds	r3, #1
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	fbb4 f3f3 	udiv	r3, r4, r3
 8006704:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8006706:	693b      	ldr	r3, [r7, #16]
}
 8006708:	4618      	mov	r0, r3
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	bd90      	pop	{r4, r7, pc}
 8006710:	00f42400 	.word	0x00f42400
 8006714:	017d7840 	.word	0x017d7840

08006718 <LL_USART_IsEnabled>:
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800672c:	bf0c      	ite	eq
 800672e:	2301      	moveq	r3, #1
 8006730:	2300      	movne	r3, #0
 8006732:	b2db      	uxtb	r3, r3
}
 8006734:	4618      	mov	r0, r3
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <LL_USART_SetStopBitsLength>:
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	611a      	str	r2, [r3, #16]
}
 800675a:	bf00      	nop
 800675c:	370c      	adds	r7, #12
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <LL_USART_SetHWFlowCtrl>:
{
 8006766:	b480      	push	{r7}
 8006768:	b083      	sub	sp, #12
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
 800676e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	431a      	orrs	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	615a      	str	r2, [r3, #20]
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <LL_USART_SetBaudRate>:
{
 800678c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006790:	b0c0      	sub	sp, #256	@ 0x100
 8006792:	af00      	add	r7, sp, #0
 8006794:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006798:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 800679c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80067a0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ac:	f040 810c 	bne.w	80069c8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80067b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80067b4:	2200      	movs	r2, #0
 80067b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80067be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80067c2:	4622      	mov	r2, r4
 80067c4:	462b      	mov	r3, r5
 80067c6:	1891      	adds	r1, r2, r2
 80067c8:	6639      	str	r1, [r7, #96]	@ 0x60
 80067ca:	415b      	adcs	r3, r3
 80067cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80067ce:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80067d2:	4621      	mov	r1, r4
 80067d4:	eb12 0801 	adds.w	r8, r2, r1
 80067d8:	4629      	mov	r1, r5
 80067da:	eb43 0901 	adc.w	r9, r3, r1
 80067de:	f04f 0200 	mov.w	r2, #0
 80067e2:	f04f 0300 	mov.w	r3, #0
 80067e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067f2:	4690      	mov	r8, r2
 80067f4:	4699      	mov	r9, r3
 80067f6:	4623      	mov	r3, r4
 80067f8:	eb18 0303 	adds.w	r3, r8, r3
 80067fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006800:	462b      	mov	r3, r5
 8006802:	eb49 0303 	adc.w	r3, r9, r3
 8006806:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800680a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800680e:	2200      	movs	r2, #0
 8006810:	469a      	mov	sl, r3
 8006812:	4693      	mov	fp, r2
 8006814:	eb1a 030a 	adds.w	r3, sl, sl
 8006818:	65bb      	str	r3, [r7, #88]	@ 0x58
 800681a:	eb4b 030b 	adc.w	r3, fp, fp
 800681e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006820:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006824:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006828:	f7fa fa2e 	bl	8000c88 <__aeabi_uldivmod>
 800682c:	4602      	mov	r2, r0
 800682e:	460b      	mov	r3, r1
 8006830:	4b64      	ldr	r3, [pc, #400]	@ (80069c4 <LL_USART_SetBaudRate+0x238>)
 8006832:	fba3 2302 	umull	r2, r3, r3, r2
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	b29b      	uxth	r3, r3
 800683a:	011b      	lsls	r3, r3, #4
 800683c:	b29c      	uxth	r4, r3
 800683e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006842:	2200      	movs	r2, #0
 8006844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006848:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800684c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8006850:	4642      	mov	r2, r8
 8006852:	464b      	mov	r3, r9
 8006854:	1891      	adds	r1, r2, r2
 8006856:	6539      	str	r1, [r7, #80]	@ 0x50
 8006858:	415b      	adcs	r3, r3
 800685a:	657b      	str	r3, [r7, #84]	@ 0x54
 800685c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006860:	4641      	mov	r1, r8
 8006862:	1851      	adds	r1, r2, r1
 8006864:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006866:	4649      	mov	r1, r9
 8006868:	414b      	adcs	r3, r1
 800686a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800686c:	f04f 0200 	mov.w	r2, #0
 8006870:	f04f 0300 	mov.w	r3, #0
 8006874:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8006878:	4659      	mov	r1, fp
 800687a:	00cb      	lsls	r3, r1, #3
 800687c:	4651      	mov	r1, sl
 800687e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006882:	4651      	mov	r1, sl
 8006884:	00ca      	lsls	r2, r1, #3
 8006886:	4610      	mov	r0, r2
 8006888:	4619      	mov	r1, r3
 800688a:	4603      	mov	r3, r0
 800688c:	4642      	mov	r2, r8
 800688e:	189b      	adds	r3, r3, r2
 8006890:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006894:	464b      	mov	r3, r9
 8006896:	460a      	mov	r2, r1
 8006898:	eb42 0303 	adc.w	r3, r2, r3
 800689c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80068a0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80068a4:	2200      	movs	r2, #0
 80068a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068aa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80068ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80068b2:	460b      	mov	r3, r1
 80068b4:	18db      	adds	r3, r3, r3
 80068b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80068b8:	4613      	mov	r3, r2
 80068ba:	eb42 0303 	adc.w	r3, r2, r3
 80068be:	647b      	str	r3, [r7, #68]	@ 0x44
 80068c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80068c4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80068c8:	f7fa f9de 	bl	8000c88 <__aeabi_uldivmod>
 80068cc:	4602      	mov	r2, r0
 80068ce:	460b      	mov	r3, r1
 80068d0:	4611      	mov	r1, r2
 80068d2:	4b3c      	ldr	r3, [pc, #240]	@ (80069c4 <LL_USART_SetBaudRate+0x238>)
 80068d4:	fba3 2301 	umull	r2, r3, r3, r1
 80068d8:	095b      	lsrs	r3, r3, #5
 80068da:	2264      	movs	r2, #100	@ 0x64
 80068dc:	fb02 f303 	mul.w	r3, r2, r3
 80068e0:	1acb      	subs	r3, r1, r3
 80068e2:	00db      	lsls	r3, r3, #3
 80068e4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80068e8:	4b36      	ldr	r3, [pc, #216]	@ (80069c4 <LL_USART_SetBaudRate+0x238>)
 80068ea:	fba3 2302 	umull	r2, r3, r3, r2
 80068ee:	095b      	lsrs	r3, r3, #5
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	005b      	lsls	r3, r3, #1
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	4423      	add	r3, r4
 80068fe:	b29c      	uxth	r4, r3
 8006900:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006904:	2200      	movs	r2, #0
 8006906:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800690a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800690e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8006912:	4642      	mov	r2, r8
 8006914:	464b      	mov	r3, r9
 8006916:	1891      	adds	r1, r2, r2
 8006918:	63b9      	str	r1, [r7, #56]	@ 0x38
 800691a:	415b      	adcs	r3, r3
 800691c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800691e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006922:	4641      	mov	r1, r8
 8006924:	1851      	adds	r1, r2, r1
 8006926:	6339      	str	r1, [r7, #48]	@ 0x30
 8006928:	4649      	mov	r1, r9
 800692a:	414b      	adcs	r3, r1
 800692c:	637b      	str	r3, [r7, #52]	@ 0x34
 800692e:	f04f 0200 	mov.w	r2, #0
 8006932:	f04f 0300 	mov.w	r3, #0
 8006936:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800693a:	4659      	mov	r1, fp
 800693c:	00cb      	lsls	r3, r1, #3
 800693e:	4651      	mov	r1, sl
 8006940:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006944:	4651      	mov	r1, sl
 8006946:	00ca      	lsls	r2, r1, #3
 8006948:	4610      	mov	r0, r2
 800694a:	4619      	mov	r1, r3
 800694c:	4603      	mov	r3, r0
 800694e:	4642      	mov	r2, r8
 8006950:	189b      	adds	r3, r3, r2
 8006952:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006956:	464b      	mov	r3, r9
 8006958:	460a      	mov	r2, r1
 800695a:	eb42 0303 	adc.w	r3, r2, r3
 800695e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006962:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006966:	2200      	movs	r2, #0
 8006968:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800696c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8006970:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006974:	460b      	mov	r3, r1
 8006976:	18db      	adds	r3, r3, r3
 8006978:	62bb      	str	r3, [r7, #40]	@ 0x28
 800697a:	4613      	mov	r3, r2
 800697c:	eb42 0303 	adc.w	r3, r2, r3
 8006980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006982:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006986:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800698a:	f7fa f97d 	bl	8000c88 <__aeabi_uldivmod>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4b0c      	ldr	r3, [pc, #48]	@ (80069c4 <LL_USART_SetBaudRate+0x238>)
 8006994:	fba3 1302 	umull	r1, r3, r3, r2
 8006998:	095b      	lsrs	r3, r3, #5
 800699a:	2164      	movs	r1, #100	@ 0x64
 800699c:	fb01 f303 	mul.w	r3, r1, r3
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	00db      	lsls	r3, r3, #3
 80069a4:	3332      	adds	r3, #50	@ 0x32
 80069a6:	4a07      	ldr	r2, [pc, #28]	@ (80069c4 <LL_USART_SetBaudRate+0x238>)
 80069a8:	fba2 2303 	umull	r2, r3, r2, r3
 80069ac:	095b      	lsrs	r3, r3, #5
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	f003 0307 	and.w	r3, r3, #7
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	4423      	add	r3, r4
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	461a      	mov	r2, r3
 80069bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069c0:	609a      	str	r2, [r3, #8]
}
 80069c2:	e108      	b.n	8006bd6 <LL_USART_SetBaudRate+0x44a>
 80069c4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80069c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80069cc:	2200      	movs	r2, #0
 80069ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069d2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80069d6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80069da:	4642      	mov	r2, r8
 80069dc:	464b      	mov	r3, r9
 80069de:	1891      	adds	r1, r2, r2
 80069e0:	6239      	str	r1, [r7, #32]
 80069e2:	415b      	adcs	r3, r3
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80069e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069ea:	4641      	mov	r1, r8
 80069ec:	1854      	adds	r4, r2, r1
 80069ee:	4649      	mov	r1, r9
 80069f0:	eb43 0501 	adc.w	r5, r3, r1
 80069f4:	f04f 0200 	mov.w	r2, #0
 80069f8:	f04f 0300 	mov.w	r3, #0
 80069fc:	00eb      	lsls	r3, r5, #3
 80069fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a02:	00e2      	lsls	r2, r4, #3
 8006a04:	4614      	mov	r4, r2
 8006a06:	461d      	mov	r5, r3
 8006a08:	4643      	mov	r3, r8
 8006a0a:	18e3      	adds	r3, r4, r3
 8006a0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a10:	464b      	mov	r3, r9
 8006a12:	eb45 0303 	adc.w	r3, r5, r3
 8006a16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a24:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006a28:	f04f 0200 	mov.w	r2, #0
 8006a2c:	f04f 0300 	mov.w	r3, #0
 8006a30:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8006a34:	4629      	mov	r1, r5
 8006a36:	008b      	lsls	r3, r1, #2
 8006a38:	4621      	mov	r1, r4
 8006a3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a3e:	4621      	mov	r1, r4
 8006a40:	008a      	lsls	r2, r1, #2
 8006a42:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8006a46:	f7fa f91f 	bl	8000c88 <__aeabi_uldivmod>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	4b65      	ldr	r3, [pc, #404]	@ (8006be4 <LL_USART_SetBaudRate+0x458>)
 8006a50:	fba3 2302 	umull	r2, r3, r3, r2
 8006a54:	095b      	lsrs	r3, r3, #5
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	011b      	lsls	r3, r3, #4
 8006a5a:	b29c      	uxth	r4, r3
 8006a5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006a60:	2200      	movs	r2, #0
 8006a62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a6a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8006a6e:	4642      	mov	r2, r8
 8006a70:	464b      	mov	r3, r9
 8006a72:	1891      	adds	r1, r2, r2
 8006a74:	61b9      	str	r1, [r7, #24]
 8006a76:	415b      	adcs	r3, r3
 8006a78:	61fb      	str	r3, [r7, #28]
 8006a7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a7e:	4641      	mov	r1, r8
 8006a80:	1851      	adds	r1, r2, r1
 8006a82:	6139      	str	r1, [r7, #16]
 8006a84:	4649      	mov	r1, r9
 8006a86:	414b      	adcs	r3, r1
 8006a88:	617b      	str	r3, [r7, #20]
 8006a8a:	f04f 0200 	mov.w	r2, #0
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a96:	4659      	mov	r1, fp
 8006a98:	00cb      	lsls	r3, r1, #3
 8006a9a:	4651      	mov	r1, sl
 8006a9c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aa0:	4651      	mov	r1, sl
 8006aa2:	00ca      	lsls	r2, r1, #3
 8006aa4:	4610      	mov	r0, r2
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	4642      	mov	r2, r8
 8006aac:	189b      	adds	r3, r3, r2
 8006aae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	460a      	mov	r2, r1
 8006ab6:	eb42 0303 	adc.w	r3, r2, r3
 8006aba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006abe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ac8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006acc:	f04f 0200 	mov.w	r2, #0
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8006ad8:	4649      	mov	r1, r9
 8006ada:	008b      	lsls	r3, r1, #2
 8006adc:	4641      	mov	r1, r8
 8006ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	008a      	lsls	r2, r1, #2
 8006ae6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8006aea:	f7fa f8cd 	bl	8000c88 <__aeabi_uldivmod>
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	4611      	mov	r1, r2
 8006af4:	4b3b      	ldr	r3, [pc, #236]	@ (8006be4 <LL_USART_SetBaudRate+0x458>)
 8006af6:	fba3 2301 	umull	r2, r3, r3, r1
 8006afa:	095b      	lsrs	r3, r3, #5
 8006afc:	2264      	movs	r2, #100	@ 0x64
 8006afe:	fb02 f303 	mul.w	r3, r2, r3
 8006b02:	1acb      	subs	r3, r1, r3
 8006b04:	011b      	lsls	r3, r3, #4
 8006b06:	3332      	adds	r3, #50	@ 0x32
 8006b08:	4a36      	ldr	r2, [pc, #216]	@ (8006be4 <LL_USART_SetBaudRate+0x458>)
 8006b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0e:	095b      	lsrs	r3, r3, #5
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	4423      	add	r3, r4
 8006b1a:	b29c      	uxth	r4, r3
 8006b1c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006b20:	2200      	movs	r2, #0
 8006b22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b24:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b26:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b2a:	4642      	mov	r2, r8
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	1891      	adds	r1, r2, r2
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	415b      	adcs	r3, r3
 8006b34:	60fb      	str	r3, [r7, #12]
 8006b36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b3a:	4641      	mov	r1, r8
 8006b3c:	1851      	adds	r1, r2, r1
 8006b3e:	6039      	str	r1, [r7, #0]
 8006b40:	4649      	mov	r1, r9
 8006b42:	414b      	adcs	r3, r1
 8006b44:	607b      	str	r3, [r7, #4]
 8006b46:	f04f 0200 	mov.w	r2, #0
 8006b4a:	f04f 0300 	mov.w	r3, #0
 8006b4e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b52:	4659      	mov	r1, fp
 8006b54:	00cb      	lsls	r3, r1, #3
 8006b56:	4651      	mov	r1, sl
 8006b58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b5c:	4651      	mov	r1, sl
 8006b5e:	00ca      	lsls	r2, r1, #3
 8006b60:	4610      	mov	r0, r2
 8006b62:	4619      	mov	r1, r3
 8006b64:	4603      	mov	r3, r0
 8006b66:	4642      	mov	r2, r8
 8006b68:	189b      	adds	r3, r3, r2
 8006b6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b6c:	464b      	mov	r3, r9
 8006b6e:	460a      	mov	r2, r1
 8006b70:	eb42 0303 	adc.w	r3, r2, r3
 8006b74:	677b      	str	r3, [r7, #116]	@ 0x74
 8006b76:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b80:	f04f 0200 	mov.w	r2, #0
 8006b84:	f04f 0300 	mov.w	r3, #0
 8006b88:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8006b8c:	4649      	mov	r1, r9
 8006b8e:	008b      	lsls	r3, r1, #2
 8006b90:	4641      	mov	r1, r8
 8006b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b96:	4641      	mov	r1, r8
 8006b98:	008a      	lsls	r2, r1, #2
 8006b9a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8006b9e:	f7fa f873 	bl	8000c88 <__aeabi_uldivmod>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8006be4 <LL_USART_SetBaudRate+0x458>)
 8006ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bac:	095b      	lsrs	r3, r3, #5
 8006bae:	2164      	movs	r1, #100	@ 0x64
 8006bb0:	fb01 f303 	mul.w	r3, r1, r3
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	3332      	adds	r3, #50	@ 0x32
 8006bba:	4a0a      	ldr	r2, [pc, #40]	@ (8006be4 <LL_USART_SetBaudRate+0x458>)
 8006bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc0:	095b      	lsrs	r3, r3, #5
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	f003 030f 	and.w	r3, r3, #15
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	4423      	add	r3, r4
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	461a      	mov	r2, r3
 8006bd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bd4:	609a      	str	r2, [r3, #8]
}
 8006bd6:	bf00      	nop
 8006bd8:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006be2:	bf00      	nop
 8006be4:	51eb851f 	.word	0x51eb851f

08006be8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b088      	sub	sp, #32
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7ff fd8c 	bl	8006718 <LL_USART_IsEnabled>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d15e      	bne.n	8006cc4 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8006c0e:	f023 030c 	bic.w	r3, r3, #12
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	6851      	ldr	r1, [r2, #4]
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	68d2      	ldr	r2, [r2, #12]
 8006c1a:	4311      	orrs	r1, r2
 8006c1c:	683a      	ldr	r2, [r7, #0]
 8006c1e:	6912      	ldr	r2, [r2, #16]
 8006c20:	4311      	orrs	r1, r2
 8006c22:	683a      	ldr	r2, [r7, #0]
 8006c24:	6992      	ldr	r2, [r2, #24]
 8006c26:	430a      	orrs	r2, r1
 8006c28:	431a      	orrs	r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	4619      	mov	r1, r3
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f7ff fd83 	bl	8006740 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f7ff fd90 	bl	8006766 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8006c46:	f107 0308 	add.w	r3, r7, #8
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7ff fc9a 	bl	8006584 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd0 <LL_USART_Init+0xe8>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d102      	bne.n	8006c5e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	61bb      	str	r3, [r7, #24]
 8006c5c:	e021      	b.n	8006ca2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a1c      	ldr	r2, [pc, #112]	@ (8006cd4 <LL_USART_Init+0xec>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d102      	bne.n	8006c6c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	61bb      	str	r3, [r7, #24]
 8006c6a:	e01a      	b.n	8006ca2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd8 <LL_USART_Init+0xf0>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d102      	bne.n	8006c7a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	61bb      	str	r3, [r7, #24]
 8006c78:	e013      	b.n	8006ca2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a17      	ldr	r2, [pc, #92]	@ (8006cdc <LL_USART_Init+0xf4>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d102      	bne.n	8006c88 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	61bb      	str	r3, [r7, #24]
 8006c86:	e00c      	b.n	8006ca2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a15      	ldr	r2, [pc, #84]	@ (8006ce0 <LL_USART_Init+0xf8>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d102      	bne.n	8006c96 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	61bb      	str	r3, [r7, #24]
 8006c94:	e005      	b.n	8006ca2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a12      	ldr	r2, [pc, #72]	@ (8006ce4 <LL_USART_Init+0xfc>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d101      	bne.n	8006ca2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d00d      	beq.n	8006cc4 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d009      	beq.n	8006cc4 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8006cbc:	69b9      	ldr	r1, [r7, #24]
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7ff fd64 	bl	800678c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006cc4:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3720      	adds	r7, #32
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	40011000 	.word	0x40011000
 8006cd4:	40004400 	.word	0x40004400
 8006cd8:	40004800 	.word	0x40004800
 8006cdc:	40011400 	.word	0x40011400
 8006ce0:	40004c00 	.word	0x40004c00
 8006ce4:	40005000 	.word	0x40005000

08006ce8 <__NVIC_SetPriority>:
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	4603      	mov	r3, r0
 8006cf0:	6039      	str	r1, [r7, #0]
 8006cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	db0a      	blt.n	8006d12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	b2da      	uxtb	r2, r3
 8006d00:	490c      	ldr	r1, [pc, #48]	@ (8006d34 <__NVIC_SetPriority+0x4c>)
 8006d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d06:	0112      	lsls	r2, r2, #4
 8006d08:	b2d2      	uxtb	r2, r2
 8006d0a:	440b      	add	r3, r1
 8006d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d10:	e00a      	b.n	8006d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	b2da      	uxtb	r2, r3
 8006d16:	4908      	ldr	r1, [pc, #32]	@ (8006d38 <__NVIC_SetPriority+0x50>)
 8006d18:	79fb      	ldrb	r3, [r7, #7]
 8006d1a:	f003 030f 	and.w	r3, r3, #15
 8006d1e:	3b04      	subs	r3, #4
 8006d20:	0112      	lsls	r2, r2, #4
 8006d22:	b2d2      	uxtb	r2, r2
 8006d24:	440b      	add	r3, r1
 8006d26:	761a      	strb	r2, [r3, #24]
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr
 8006d34:	e000e100 	.word	0xe000e100
 8006d38:	e000ed00 	.word	0xe000ed00

08006d3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d40:	2100      	movs	r1, #0
 8006d42:	f06f 0004 	mvn.w	r0, #4
 8006d46:	f7ff ffcf 	bl	8006ce8 <__NVIC_SetPriority>
#endif
}
 8006d4a:	bf00      	nop
 8006d4c:	bd80      	pop	{r7, pc}
	...

08006d50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d56:	f3ef 8305 	mrs	r3, IPSR
 8006d5a:	603b      	str	r3, [r7, #0]
  return(result);
 8006d5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d003      	beq.n	8006d6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d62:	f06f 0305 	mvn.w	r3, #5
 8006d66:	607b      	str	r3, [r7, #4]
 8006d68:	e00c      	b.n	8006d84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d94 <osKernelInitialize+0x44>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d105      	bne.n	8006d7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d72:	4b08      	ldr	r3, [pc, #32]	@ (8006d94 <osKernelInitialize+0x44>)
 8006d74:	2201      	movs	r2, #1
 8006d76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	607b      	str	r3, [r7, #4]
 8006d7c:	e002      	b.n	8006d84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d84:	687b      	ldr	r3, [r7, #4]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	370c      	adds	r7, #12
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	2000065c 	.word	0x2000065c

08006d98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d9e:	f3ef 8305 	mrs	r3, IPSR
 8006da2:	603b      	str	r3, [r7, #0]
  return(result);
 8006da4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006daa:	f06f 0305 	mvn.w	r3, #5
 8006dae:	607b      	str	r3, [r7, #4]
 8006db0:	e010      	b.n	8006dd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006db2:	4b0b      	ldr	r3, [pc, #44]	@ (8006de0 <osKernelStart+0x48>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d109      	bne.n	8006dce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006dba:	f7ff ffbf 	bl	8006d3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006dbe:	4b08      	ldr	r3, [pc, #32]	@ (8006de0 <osKernelStart+0x48>)
 8006dc0:	2202      	movs	r2, #2
 8006dc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006dc4:	f001 f8f8 	bl	8007fb8 <vTaskStartScheduler>
      stat = osOK;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	607b      	str	r3, [r7, #4]
 8006dcc:	e002      	b.n	8006dd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006dce:	f04f 33ff 	mov.w	r3, #4294967295
 8006dd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006dd4:	687b      	ldr	r3, [r7, #4]
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3708      	adds	r7, #8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	2000065c 	.word	0x2000065c

08006de4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b08e      	sub	sp, #56	@ 0x38
 8006de8:	af04      	add	r7, sp, #16
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006df0:	2300      	movs	r3, #0
 8006df2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006df4:	f3ef 8305 	mrs	r3, IPSR
 8006df8:	617b      	str	r3, [r7, #20]
  return(result);
 8006dfa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d17e      	bne.n	8006efe <osThreadNew+0x11a>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d07b      	beq.n	8006efe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006e06:	2380      	movs	r3, #128	@ 0x80
 8006e08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006e0a:	2318      	movs	r3, #24
 8006e0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006e12:	f04f 33ff 	mov.w	r3, #4294967295
 8006e16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d045      	beq.n	8006eaa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <osThreadNew+0x48>
        name = attr->name;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	699b      	ldr	r3, [r3, #24]
 8006e38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d008      	beq.n	8006e52 <osThreadNew+0x6e>
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	2b38      	cmp	r3, #56	@ 0x38
 8006e44:	d805      	bhi.n	8006e52 <osThreadNew+0x6e>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d001      	beq.n	8006e56 <osThreadNew+0x72>
        return (NULL);
 8006e52:	2300      	movs	r3, #0
 8006e54:	e054      	b.n	8006f00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d003      	beq.n	8006e66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	089b      	lsrs	r3, r3, #2
 8006e64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d00e      	beq.n	8006e8c <osThreadNew+0xa8>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	68db      	ldr	r3, [r3, #12]
 8006e72:	2ba7      	cmp	r3, #167	@ 0xa7
 8006e74:	d90a      	bls.n	8006e8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d006      	beq.n	8006e8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	695b      	ldr	r3, [r3, #20]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d002      	beq.n	8006e8c <osThreadNew+0xa8>
        mem = 1;
 8006e86:	2301      	movs	r3, #1
 8006e88:	61bb      	str	r3, [r7, #24]
 8006e8a:	e010      	b.n	8006eae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10c      	bne.n	8006eae <osThreadNew+0xca>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d108      	bne.n	8006eae <osThreadNew+0xca>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d104      	bne.n	8006eae <osThreadNew+0xca>
          mem = 0;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	61bb      	str	r3, [r7, #24]
 8006ea8:	e001      	b.n	8006eae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d110      	bne.n	8006ed6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ebc:	9202      	str	r2, [sp, #8]
 8006ebe:	9301      	str	r3, [sp, #4]
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	6a3a      	ldr	r2, [r7, #32]
 8006ec8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f000 fe80 	bl	8007bd0 <xTaskCreateStatic>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	613b      	str	r3, [r7, #16]
 8006ed4:	e013      	b.n	8006efe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d110      	bne.n	8006efe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006edc:	6a3b      	ldr	r3, [r7, #32]
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	f107 0310 	add.w	r3, r7, #16
 8006ee4:	9301      	str	r3, [sp, #4]
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f000 fece 	bl	8007c90 <xTaskCreate>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d001      	beq.n	8006efe <osThreadNew+0x11a>
            hTask = NULL;
 8006efa:	2300      	movs	r3, #0
 8006efc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006efe:	693b      	ldr	r3, [r7, #16]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3728      	adds	r7, #40	@ 0x28
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	4a07      	ldr	r2, [pc, #28]	@ (8006f34 <vApplicationGetIdleTaskMemory+0x2c>)
 8006f18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	4a06      	ldr	r2, [pc, #24]	@ (8006f38 <vApplicationGetIdleTaskMemory+0x30>)
 8006f1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2280      	movs	r2, #128	@ 0x80
 8006f24:	601a      	str	r2, [r3, #0]
}
 8006f26:	bf00      	nop
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	20000660 	.word	0x20000660
 8006f38:	20000708 	.word	0x20000708

08006f3c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006f3c:	b480      	push	{r7}
 8006f3e:	b085      	sub	sp, #20
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	4a07      	ldr	r2, [pc, #28]	@ (8006f68 <vApplicationGetTimerTaskMemory+0x2c>)
 8006f4c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	4a06      	ldr	r2, [pc, #24]	@ (8006f6c <vApplicationGetTimerTaskMemory+0x30>)
 8006f52:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f5a:	601a      	str	r2, [r3, #0]
}
 8006f5c:	bf00      	nop
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr
 8006f68:	20000908 	.word	0x20000908
 8006f6c:	200009b0 	.word	0x200009b0

08006f70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f103 0208 	add.w	r2, r3, #8
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f04f 32ff 	mov.w	r2, #4294967295
 8006f88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f103 0208 	add.w	r2, r3, #8
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f103 0208 	add.w	r2, r3, #8
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b085      	sub	sp, #20
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
 8006fd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	689a      	ldr	r2, [r3, #8]
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	683a      	ldr	r2, [r7, #0]
 8006fee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	1c5a      	adds	r2, r3, #1
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	601a      	str	r2, [r3, #0]
}
 8007006:	bf00      	nop
 8007008:	3714      	adds	r7, #20
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007012:	b480      	push	{r7}
 8007014:	b085      	sub	sp, #20
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
 800701a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007028:	d103      	bne.n	8007032 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	60fb      	str	r3, [r7, #12]
 8007030:	e00c      	b.n	800704c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	3308      	adds	r3, #8
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	e002      	b.n	8007040 <vListInsert+0x2e>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	60fb      	str	r3, [r7, #12]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	429a      	cmp	r2, r3
 800704a:	d2f6      	bcs.n	800703a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	683a      	ldr	r2, [r7, #0]
 8007066:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	1c5a      	adds	r2, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	601a      	str	r2, [r3, #0]
}
 8007078:	bf00      	nop
 800707a:	3714      	adds	r7, #20
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007084:	b480      	push	{r7}
 8007086:	b085      	sub	sp, #20
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	6892      	ldr	r2, [r2, #8]
 800709a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6852      	ldr	r2, [r2, #4]
 80070a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d103      	bne.n	80070b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689a      	ldr	r2, [r3, #8]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	1e5a      	subs	r2, r3, #1
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10b      	bne.n	8007104 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80070fe:	bf00      	nop
 8007100:	bf00      	nop
 8007102:	e7fd      	b.n	8007100 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007104:	f002 f960 	bl	80093c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007110:	68f9      	ldr	r1, [r7, #12]
 8007112:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007114:	fb01 f303 	mul.w	r3, r1, r3
 8007118:	441a      	add	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007134:	3b01      	subs	r3, #1
 8007136:	68f9      	ldr	r1, [r7, #12]
 8007138:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800713a:	fb01 f303 	mul.w	r3, r1, r3
 800713e:	441a      	add	r2, r3
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	22ff      	movs	r2, #255	@ 0xff
 8007148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	22ff      	movs	r2, #255	@ 0xff
 8007150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d114      	bne.n	8007184 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d01a      	beq.n	8007198 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	3310      	adds	r3, #16
 8007166:	4618      	mov	r0, r3
 8007168:	f001 f9fa 	bl	8008560 <xTaskRemoveFromEventList>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d012      	beq.n	8007198 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007172:	4b0d      	ldr	r3, [pc, #52]	@ (80071a8 <xQueueGenericReset+0xd0>)
 8007174:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	e009      	b.n	8007198 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	3310      	adds	r3, #16
 8007188:	4618      	mov	r0, r3
 800718a:	f7ff fef1 	bl	8006f70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	3324      	adds	r3, #36	@ 0x24
 8007192:	4618      	mov	r0, r3
 8007194:	f7ff feec 	bl	8006f70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007198:	f002 f948 	bl	800942c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800719c:	2301      	movs	r3, #1
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	e000ed04 	.word	0xe000ed04

080071ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08e      	sub	sp, #56	@ 0x38
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	607a      	str	r2, [r7, #4]
 80071b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10b      	bne.n	80071d8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80071c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80071d2:	bf00      	nop
 80071d4:	bf00      	nop
 80071d6:	e7fd      	b.n	80071d4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10b      	bne.n	80071f6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071f0:	bf00      	nop
 80071f2:	bf00      	nop
 80071f4:	e7fd      	b.n	80071f2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <xQueueGenericCreateStatic+0x56>
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d001      	beq.n	8007206 <xQueueGenericCreateStatic+0x5a>
 8007202:	2301      	movs	r3, #1
 8007204:	e000      	b.n	8007208 <xQueueGenericCreateStatic+0x5c>
 8007206:	2300      	movs	r3, #0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10b      	bne.n	8007224 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	623b      	str	r3, [r7, #32]
}
 800721e:	bf00      	nop
 8007220:	bf00      	nop
 8007222:	e7fd      	b.n	8007220 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d102      	bne.n	8007230 <xQueueGenericCreateStatic+0x84>
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d101      	bne.n	8007234 <xQueueGenericCreateStatic+0x88>
 8007230:	2301      	movs	r3, #1
 8007232:	e000      	b.n	8007236 <xQueueGenericCreateStatic+0x8a>
 8007234:	2300      	movs	r3, #0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10b      	bne.n	8007252 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800723a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723e:	f383 8811 	msr	BASEPRI, r3
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	61fb      	str	r3, [r7, #28]
}
 800724c:	bf00      	nop
 800724e:	bf00      	nop
 8007250:	e7fd      	b.n	800724e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007252:	2350      	movs	r3, #80	@ 0x50
 8007254:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	2b50      	cmp	r3, #80	@ 0x50
 800725a:	d00b      	beq.n	8007274 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800725c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007260:	f383 8811 	msr	BASEPRI, r3
 8007264:	f3bf 8f6f 	isb	sy
 8007268:	f3bf 8f4f 	dsb	sy
 800726c:	61bb      	str	r3, [r7, #24]
}
 800726e:	bf00      	nop
 8007270:	bf00      	nop
 8007272:	e7fd      	b.n	8007270 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007274:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800727a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00d      	beq.n	800729c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007288:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800728c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800728e:	9300      	str	r3, [sp, #0]
 8007290:	4613      	mov	r3, r2
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	68b9      	ldr	r1, [r7, #8]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f805 	bl	80072a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800729c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800729e:	4618      	mov	r0, r3
 80072a0:	3730      	adds	r7, #48	@ 0x30
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b084      	sub	sp, #16
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	60f8      	str	r0, [r7, #12]
 80072ae:	60b9      	str	r1, [r7, #8]
 80072b0:	607a      	str	r2, [r7, #4]
 80072b2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d103      	bne.n	80072c2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	69ba      	ldr	r2, [r7, #24]
 80072be:	601a      	str	r2, [r3, #0]
 80072c0:	e002      	b.n	80072c8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	68ba      	ldr	r2, [r7, #8]
 80072d2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072d4:	2101      	movs	r1, #1
 80072d6:	69b8      	ldr	r0, [r7, #24]
 80072d8:	f7ff fefe 	bl	80070d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	78fa      	ldrb	r2, [r7, #3]
 80072e0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80072e4:	bf00      	nop
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08e      	sub	sp, #56	@ 0x38
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	607a      	str	r2, [r7, #4]
 80072f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80072fa:	2300      	movs	r3, #0
 80072fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10b      	bne.n	8007320 <xQueueGenericSend+0x34>
	__asm volatile
 8007308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730c:	f383 8811 	msr	BASEPRI, r3
 8007310:	f3bf 8f6f 	isb	sy
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800731a:	bf00      	nop
 800731c:	bf00      	nop
 800731e:	e7fd      	b.n	800731c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d103      	bne.n	800732e <xQueueGenericSend+0x42>
 8007326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <xQueueGenericSend+0x46>
 800732e:	2301      	movs	r3, #1
 8007330:	e000      	b.n	8007334 <xQueueGenericSend+0x48>
 8007332:	2300      	movs	r3, #0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10b      	bne.n	8007350 <xQueueGenericSend+0x64>
	__asm volatile
 8007338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800733c:	f383 8811 	msr	BASEPRI, r3
 8007340:	f3bf 8f6f 	isb	sy
 8007344:	f3bf 8f4f 	dsb	sy
 8007348:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800734a:	bf00      	nop
 800734c:	bf00      	nop
 800734e:	e7fd      	b.n	800734c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	2b02      	cmp	r3, #2
 8007354:	d103      	bne.n	800735e <xQueueGenericSend+0x72>
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800735a:	2b01      	cmp	r3, #1
 800735c:	d101      	bne.n	8007362 <xQueueGenericSend+0x76>
 800735e:	2301      	movs	r3, #1
 8007360:	e000      	b.n	8007364 <xQueueGenericSend+0x78>
 8007362:	2300      	movs	r3, #0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10b      	bne.n	8007380 <xQueueGenericSend+0x94>
	__asm volatile
 8007368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	623b      	str	r3, [r7, #32]
}
 800737a:	bf00      	nop
 800737c:	bf00      	nop
 800737e:	e7fd      	b.n	800737c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007380:	f001 fab4 	bl	80088ec <xTaskGetSchedulerState>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d102      	bne.n	8007390 <xQueueGenericSend+0xa4>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d101      	bne.n	8007394 <xQueueGenericSend+0xa8>
 8007390:	2301      	movs	r3, #1
 8007392:	e000      	b.n	8007396 <xQueueGenericSend+0xaa>
 8007394:	2300      	movs	r3, #0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <xQueueGenericSend+0xc6>
	__asm volatile
 800739a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800739e:	f383 8811 	msr	BASEPRI, r3
 80073a2:	f3bf 8f6f 	isb	sy
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	61fb      	str	r3, [r7, #28]
}
 80073ac:	bf00      	nop
 80073ae:	bf00      	nop
 80073b0:	e7fd      	b.n	80073ae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073b2:	f002 f809 	bl	80093c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073be:	429a      	cmp	r2, r3
 80073c0:	d302      	bcc.n	80073c8 <xQueueGenericSend+0xdc>
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d129      	bne.n	800741c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073c8:	683a      	ldr	r2, [r7, #0]
 80073ca:	68b9      	ldr	r1, [r7, #8]
 80073cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073ce:	f000 fa91 	bl	80078f4 <prvCopyDataToQueue>
 80073d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d010      	beq.n	80073fe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073de:	3324      	adds	r3, #36	@ 0x24
 80073e0:	4618      	mov	r0, r3
 80073e2:	f001 f8bd 	bl	8008560 <xTaskRemoveFromEventList>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d013      	beq.n	8007414 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80073ec:	4b3f      	ldr	r3, [pc, #252]	@ (80074ec <xQueueGenericSend+0x200>)
 80073ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	e00a      	b.n	8007414 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80073fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007400:	2b00      	cmp	r3, #0
 8007402:	d007      	beq.n	8007414 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007404:	4b39      	ldr	r3, [pc, #228]	@ (80074ec <xQueueGenericSend+0x200>)
 8007406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800740a:	601a      	str	r2, [r3, #0]
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007414:	f002 f80a 	bl	800942c <vPortExitCritical>
				return pdPASS;
 8007418:	2301      	movs	r3, #1
 800741a:	e063      	b.n	80074e4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d103      	bne.n	800742a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007422:	f002 f803 	bl	800942c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007426:	2300      	movs	r3, #0
 8007428:	e05c      	b.n	80074e4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800742a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742c:	2b00      	cmp	r3, #0
 800742e:	d106      	bne.n	800743e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007430:	f107 0314 	add.w	r3, r7, #20
 8007434:	4618      	mov	r0, r3
 8007436:	f001 f8f7 	bl	8008628 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800743a:	2301      	movs	r3, #1
 800743c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800743e:	f001 fff5 	bl	800942c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007442:	f000 fe29 	bl	8008098 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007446:	f001 ffbf 	bl	80093c8 <vPortEnterCritical>
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007450:	b25b      	sxtb	r3, r3
 8007452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007456:	d103      	bne.n	8007460 <xQueueGenericSend+0x174>
 8007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007462:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007466:	b25b      	sxtb	r3, r3
 8007468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800746c:	d103      	bne.n	8007476 <xQueueGenericSend+0x18a>
 800746e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007476:	f001 ffd9 	bl	800942c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800747a:	1d3a      	adds	r2, r7, #4
 800747c:	f107 0314 	add.w	r3, r7, #20
 8007480:	4611      	mov	r1, r2
 8007482:	4618      	mov	r0, r3
 8007484:	f001 f8e6 	bl	8008654 <xTaskCheckForTimeOut>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d124      	bne.n	80074d8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800748e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007490:	f000 fb28 	bl	8007ae4 <prvIsQueueFull>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d018      	beq.n	80074cc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800749a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749c:	3310      	adds	r3, #16
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	4611      	mov	r1, r2
 80074a2:	4618      	mov	r0, r3
 80074a4:	f001 f80a 	bl	80084bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074aa:	f000 fab3 	bl	8007a14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074ae:	f000 fe01 	bl	80080b4 <xTaskResumeAll>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f47f af7c 	bne.w	80073b2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80074ba:	4b0c      	ldr	r3, [pc, #48]	@ (80074ec <xQueueGenericSend+0x200>)
 80074bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074c0:	601a      	str	r2, [r3, #0]
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	f3bf 8f6f 	isb	sy
 80074ca:	e772      	b.n	80073b2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80074cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074ce:	f000 faa1 	bl	8007a14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074d2:	f000 fdef 	bl	80080b4 <xTaskResumeAll>
 80074d6:	e76c      	b.n	80073b2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80074d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074da:	f000 fa9b 	bl	8007a14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074de:	f000 fde9 	bl	80080b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80074e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3738      	adds	r7, #56	@ 0x38
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	e000ed04 	.word	0xe000ed04

080074f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b090      	sub	sp, #64	@ 0x40
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800750c:	f383 8811 	msr	BASEPRI, r3
 8007510:	f3bf 8f6f 	isb	sy
 8007514:	f3bf 8f4f 	dsb	sy
 8007518:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800751a:	bf00      	nop
 800751c:	bf00      	nop
 800751e:	e7fd      	b.n	800751c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d103      	bne.n	800752e <xQueueGenericSendFromISR+0x3e>
 8007526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800752a:	2b00      	cmp	r3, #0
 800752c:	d101      	bne.n	8007532 <xQueueGenericSendFromISR+0x42>
 800752e:	2301      	movs	r3, #1
 8007530:	e000      	b.n	8007534 <xQueueGenericSendFromISR+0x44>
 8007532:	2300      	movs	r3, #0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10b      	bne.n	8007550 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753c:	f383 8811 	msr	BASEPRI, r3
 8007540:	f3bf 8f6f 	isb	sy
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800754a:	bf00      	nop
 800754c:	bf00      	nop
 800754e:	e7fd      	b.n	800754c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b02      	cmp	r3, #2
 8007554:	d103      	bne.n	800755e <xQueueGenericSendFromISR+0x6e>
 8007556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800755a:	2b01      	cmp	r3, #1
 800755c:	d101      	bne.n	8007562 <xQueueGenericSendFromISR+0x72>
 800755e:	2301      	movs	r3, #1
 8007560:	e000      	b.n	8007564 <xQueueGenericSendFromISR+0x74>
 8007562:	2300      	movs	r3, #0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d10b      	bne.n	8007580 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756c:	f383 8811 	msr	BASEPRI, r3
 8007570:	f3bf 8f6f 	isb	sy
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	623b      	str	r3, [r7, #32]
}
 800757a:	bf00      	nop
 800757c:	bf00      	nop
 800757e:	e7fd      	b.n	800757c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007580:	f002 f802 	bl	8009588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007584:	f3ef 8211 	mrs	r2, BASEPRI
 8007588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	61fa      	str	r2, [r7, #28]
 800759a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800759c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800759e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d302      	bcc.n	80075b2 <xQueueGenericSendFromISR+0xc2>
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d12f      	bne.n	8007612 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075c2:	683a      	ldr	r2, [r7, #0]
 80075c4:	68b9      	ldr	r1, [r7, #8]
 80075c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80075c8:	f000 f994 	bl	80078f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80075cc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80075d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d4:	d112      	bne.n	80075fc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d016      	beq.n	800760c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e0:	3324      	adds	r3, #36	@ 0x24
 80075e2:	4618      	mov	r0, r3
 80075e4:	f000 ffbc 	bl	8008560 <xTaskRemoveFromEventList>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00e      	beq.n	800760c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00b      	beq.n	800760c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	601a      	str	r2, [r3, #0]
 80075fa:	e007      	b.n	800760c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80075fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007600:	3301      	adds	r3, #1
 8007602:	b2db      	uxtb	r3, r3
 8007604:	b25a      	sxtb	r2, r3
 8007606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800760c:	2301      	movs	r3, #1
 800760e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007610:	e001      	b.n	8007616 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007612:	2300      	movs	r3, #0
 8007614:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007618:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007620:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007624:	4618      	mov	r0, r3
 8007626:	3740      	adds	r7, #64	@ 0x40
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b08c      	sub	sp, #48	@ 0x30
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007638:	2300      	movs	r3, #0
 800763a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007642:	2b00      	cmp	r3, #0
 8007644:	d10b      	bne.n	800765e <xQueueReceive+0x32>
	__asm volatile
 8007646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764a:	f383 8811 	msr	BASEPRI, r3
 800764e:	f3bf 8f6f 	isb	sy
 8007652:	f3bf 8f4f 	dsb	sy
 8007656:	623b      	str	r3, [r7, #32]
}
 8007658:	bf00      	nop
 800765a:	bf00      	nop
 800765c:	e7fd      	b.n	800765a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d103      	bne.n	800766c <xQueueReceive+0x40>
 8007664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007668:	2b00      	cmp	r3, #0
 800766a:	d101      	bne.n	8007670 <xQueueReceive+0x44>
 800766c:	2301      	movs	r3, #1
 800766e:	e000      	b.n	8007672 <xQueueReceive+0x46>
 8007670:	2300      	movs	r3, #0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10b      	bne.n	800768e <xQueueReceive+0x62>
	__asm volatile
 8007676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767a:	f383 8811 	msr	BASEPRI, r3
 800767e:	f3bf 8f6f 	isb	sy
 8007682:	f3bf 8f4f 	dsb	sy
 8007686:	61fb      	str	r3, [r7, #28]
}
 8007688:	bf00      	nop
 800768a:	bf00      	nop
 800768c:	e7fd      	b.n	800768a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800768e:	f001 f92d 	bl	80088ec <xTaskGetSchedulerState>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d102      	bne.n	800769e <xQueueReceive+0x72>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <xQueueReceive+0x76>
 800769e:	2301      	movs	r3, #1
 80076a0:	e000      	b.n	80076a4 <xQueueReceive+0x78>
 80076a2:	2300      	movs	r3, #0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10b      	bne.n	80076c0 <xQueueReceive+0x94>
	__asm volatile
 80076a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ac:	f383 8811 	msr	BASEPRI, r3
 80076b0:	f3bf 8f6f 	isb	sy
 80076b4:	f3bf 8f4f 	dsb	sy
 80076b8:	61bb      	str	r3, [r7, #24]
}
 80076ba:	bf00      	nop
 80076bc:	bf00      	nop
 80076be:	e7fd      	b.n	80076bc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076c0:	f001 fe82 	bl	80093c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076c8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d01f      	beq.n	8007710 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076d4:	f000 f978 	bl	80079c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	1e5a      	subs	r2, r3, #1
 80076dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076de:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00f      	beq.n	8007708 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ea:	3310      	adds	r3, #16
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 ff37 	bl	8008560 <xTaskRemoveFromEventList>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d007      	beq.n	8007708 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80076f8:	4b3c      	ldr	r3, [pc, #240]	@ (80077ec <xQueueReceive+0x1c0>)
 80076fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076fe:	601a      	str	r2, [r3, #0]
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007708:	f001 fe90 	bl	800942c <vPortExitCritical>
				return pdPASS;
 800770c:	2301      	movs	r3, #1
 800770e:	e069      	b.n	80077e4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d103      	bne.n	800771e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007716:	f001 fe89 	bl	800942c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800771a:	2300      	movs	r3, #0
 800771c:	e062      	b.n	80077e4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800771e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007720:	2b00      	cmp	r3, #0
 8007722:	d106      	bne.n	8007732 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007724:	f107 0310 	add.w	r3, r7, #16
 8007728:	4618      	mov	r0, r3
 800772a:	f000 ff7d 	bl	8008628 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800772e:	2301      	movs	r3, #1
 8007730:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007732:	f001 fe7b 	bl	800942c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007736:	f000 fcaf 	bl	8008098 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800773a:	f001 fe45 	bl	80093c8 <vPortEnterCritical>
 800773e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007740:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007744:	b25b      	sxtb	r3, r3
 8007746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774a:	d103      	bne.n	8007754 <xQueueReceive+0x128>
 800774c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007756:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800775a:	b25b      	sxtb	r3, r3
 800775c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007760:	d103      	bne.n	800776a <xQueueReceive+0x13e>
 8007762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800776a:	f001 fe5f 	bl	800942c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800776e:	1d3a      	adds	r2, r7, #4
 8007770:	f107 0310 	add.w	r3, r7, #16
 8007774:	4611      	mov	r1, r2
 8007776:	4618      	mov	r0, r3
 8007778:	f000 ff6c 	bl	8008654 <xTaskCheckForTimeOut>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d123      	bne.n	80077ca <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007782:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007784:	f000 f998 	bl	8007ab8 <prvIsQueueEmpty>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d017      	beq.n	80077be <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800778e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007790:	3324      	adds	r3, #36	@ 0x24
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	4611      	mov	r1, r2
 8007796:	4618      	mov	r0, r3
 8007798:	f000 fe90 	bl	80084bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800779c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800779e:	f000 f939 	bl	8007a14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077a2:	f000 fc87 	bl	80080b4 <xTaskResumeAll>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d189      	bne.n	80076c0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80077ac:	4b0f      	ldr	r3, [pc, #60]	@ (80077ec <xQueueReceive+0x1c0>)
 80077ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	f3bf 8f4f 	dsb	sy
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	e780      	b.n	80076c0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80077be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077c0:	f000 f928 	bl	8007a14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077c4:	f000 fc76 	bl	80080b4 <xTaskResumeAll>
 80077c8:	e77a      	b.n	80076c0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80077ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077cc:	f000 f922 	bl	8007a14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077d0:	f000 fc70 	bl	80080b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077d6:	f000 f96f 	bl	8007ab8 <prvIsQueueEmpty>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f43f af6f 	beq.w	80076c0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80077e2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3730      	adds	r7, #48	@ 0x30
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	e000ed04 	.word	0xe000ed04

080077f0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b08e      	sub	sp, #56	@ 0x38
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10b      	bne.n	800781e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	623b      	str	r3, [r7, #32]
}
 8007818:	bf00      	nop
 800781a:	bf00      	nop
 800781c:	e7fd      	b.n	800781a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d103      	bne.n	800782c <xQueueReceiveFromISR+0x3c>
 8007824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007828:	2b00      	cmp	r3, #0
 800782a:	d101      	bne.n	8007830 <xQueueReceiveFromISR+0x40>
 800782c:	2301      	movs	r3, #1
 800782e:	e000      	b.n	8007832 <xQueueReceiveFromISR+0x42>
 8007830:	2300      	movs	r3, #0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10b      	bne.n	800784e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	61fb      	str	r3, [r7, #28]
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	e7fd      	b.n	800784a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800784e:	f001 fe9b 	bl	8009588 <vPortValidateInterruptPriority>
	__asm volatile
 8007852:	f3ef 8211 	mrs	r2, BASEPRI
 8007856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800785a:	f383 8811 	msr	BASEPRI, r3
 800785e:	f3bf 8f6f 	isb	sy
 8007862:	f3bf 8f4f 	dsb	sy
 8007866:	61ba      	str	r2, [r7, #24]
 8007868:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800786a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800786c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800786e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007872:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007876:	2b00      	cmp	r3, #0
 8007878:	d02f      	beq.n	80078da <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800787a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007880:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007884:	68b9      	ldr	r1, [r7, #8]
 8007886:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007888:	f000 f89e 	bl	80079c8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800788c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788e:	1e5a      	subs	r2, r3, #1
 8007890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007892:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007894:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789c:	d112      	bne.n	80078c4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800789e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d016      	beq.n	80078d4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a8:	3310      	adds	r3, #16
 80078aa:	4618      	mov	r0, r3
 80078ac:	f000 fe58 	bl	8008560 <xTaskRemoveFromEventList>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00e      	beq.n	80078d4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00b      	beq.n	80078d4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	601a      	str	r2, [r3, #0]
 80078c2:	e007      	b.n	80078d4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80078c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078c8:	3301      	adds	r3, #1
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	b25a      	sxtb	r2, r3
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80078d4:	2301      	movs	r3, #1
 80078d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80078d8:	e001      	b.n	80078de <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80078da:	2300      	movs	r3, #0
 80078dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80078de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f383 8811 	msr	BASEPRI, r3
}
 80078e8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80078ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3738      	adds	r7, #56	@ 0x38
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b086      	sub	sp, #24
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007900:	2300      	movs	r3, #0
 8007902:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007908:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800790e:	2b00      	cmp	r3, #0
 8007910:	d10d      	bne.n	800792e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d14d      	bne.n	80079b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	4618      	mov	r0, r3
 8007920:	f001 f802 	bl	8008928 <xTaskPriorityDisinherit>
 8007924:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	609a      	str	r2, [r3, #8]
 800792c:	e043      	b.n	80079b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d119      	bne.n	8007968 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6858      	ldr	r0, [r3, #4]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793c:	461a      	mov	r2, r3
 800793e:	68b9      	ldr	r1, [r7, #8]
 8007940:	f003 fd23 	bl	800b38a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800794c:	441a      	add	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	685a      	ldr	r2, [r3, #4]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	429a      	cmp	r2, r3
 800795c:	d32b      	bcc.n	80079b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	605a      	str	r2, [r3, #4]
 8007966:	e026      	b.n	80079b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	68d8      	ldr	r0, [r3, #12]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007970:	461a      	mov	r2, r3
 8007972:	68b9      	ldr	r1, [r7, #8]
 8007974:	f003 fd09 	bl	800b38a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	68da      	ldr	r2, [r3, #12]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007980:	425b      	negs	r3, r3
 8007982:	441a      	add	r2, r3
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	429a      	cmp	r2, r3
 8007992:	d207      	bcs.n	80079a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	689a      	ldr	r2, [r3, #8]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799c:	425b      	negs	r3, r3
 800799e:	441a      	add	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b02      	cmp	r3, #2
 80079a8:	d105      	bne.n	80079b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	3b01      	subs	r3, #1
 80079b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	1c5a      	adds	r2, r3, #1
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80079be:	697b      	ldr	r3, [r7, #20]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d018      	beq.n	8007a0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68da      	ldr	r2, [r3, #12]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e2:	441a      	add	r2, r3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	68da      	ldr	r2, [r3, #12]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d303      	bcc.n	80079fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	68d9      	ldr	r1, [r3, #12]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a04:	461a      	mov	r2, r3
 8007a06:	6838      	ldr	r0, [r7, #0]
 8007a08:	f003 fcbf 	bl	800b38a <memcpy>
	}
}
 8007a0c:	bf00      	nop
 8007a0e:	3708      	adds	r7, #8
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007a1c:	f001 fcd4 	bl	80093c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a28:	e011      	b.n	8007a4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d012      	beq.n	8007a58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	3324      	adds	r3, #36	@ 0x24
 8007a36:	4618      	mov	r0, r3
 8007a38:	f000 fd92 	bl	8008560 <xTaskRemoveFromEventList>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d001      	beq.n	8007a46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007a42:	f000 fe6b 	bl	800871c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007a46:	7bfb      	ldrb	r3, [r7, #15]
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	dce9      	bgt.n	8007a2a <prvUnlockQueue+0x16>
 8007a56:	e000      	b.n	8007a5a <prvUnlockQueue+0x46>
					break;
 8007a58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	22ff      	movs	r2, #255	@ 0xff
 8007a5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007a62:	f001 fce3 	bl	800942c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a66:	f001 fcaf 	bl	80093c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a72:	e011      	b.n	8007a98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d012      	beq.n	8007aa2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	3310      	adds	r3, #16
 8007a80:	4618      	mov	r0, r3
 8007a82:	f000 fd6d 	bl	8008560 <xTaskRemoveFromEventList>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a8c:	f000 fe46 	bl	800871c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a90:	7bbb      	ldrb	r3, [r7, #14]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	dce9      	bgt.n	8007a74 <prvUnlockQueue+0x60>
 8007aa0:	e000      	b.n	8007aa4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007aa2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	22ff      	movs	r2, #255	@ 0xff
 8007aa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007aac:	f001 fcbe 	bl	800942c <vPortExitCritical>
}
 8007ab0:	bf00      	nop
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ac0:	f001 fc82 	bl	80093c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d102      	bne.n	8007ad2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007acc:	2301      	movs	r3, #1
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	e001      	b.n	8007ad6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ad6:	f001 fca9 	bl	800942c <vPortExitCritical>

	return xReturn;
 8007ada:	68fb      	ldr	r3, [r7, #12]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007aec:	f001 fc6c 	bl	80093c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d102      	bne.n	8007b02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007afc:	2301      	movs	r3, #1
 8007afe:	60fb      	str	r3, [r7, #12]
 8007b00:	e001      	b.n	8007b06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007b02:	2300      	movs	r3, #0
 8007b04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007b06:	f001 fc91 	bl	800942c <vPortExitCritical>

	return xReturn;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b1e:	2300      	movs	r3, #0
 8007b20:	60fb      	str	r3, [r7, #12]
 8007b22:	e014      	b.n	8007b4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007b24:	4a0f      	ldr	r2, [pc, #60]	@ (8007b64 <vQueueAddToRegistry+0x50>)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d10b      	bne.n	8007b48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007b30:	490c      	ldr	r1, [pc, #48]	@ (8007b64 <vQueueAddToRegistry+0x50>)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b64 <vQueueAddToRegistry+0x50>)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	00db      	lsls	r3, r3, #3
 8007b40:	4413      	add	r3, r2
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007b46:	e006      	b.n	8007b56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b07      	cmp	r3, #7
 8007b52:	d9e7      	bls.n	8007b24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop
 8007b58:	3714      	adds	r7, #20
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	20000db0 	.word	0x20000db0

08007b68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b086      	sub	sp, #24
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b78:	f001 fc26 	bl	80093c8 <vPortEnterCritical>
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b82:	b25b      	sxtb	r3, r3
 8007b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b88:	d103      	bne.n	8007b92 <vQueueWaitForMessageRestricted+0x2a>
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b98:	b25b      	sxtb	r3, r3
 8007b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9e:	d103      	bne.n	8007ba8 <vQueueWaitForMessageRestricted+0x40>
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ba8:	f001 fc40 	bl	800942c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d106      	bne.n	8007bc2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	3324      	adds	r3, #36	@ 0x24
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	68b9      	ldr	r1, [r7, #8]
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f000 fca3 	bl	8008508 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007bc2:	6978      	ldr	r0, [r7, #20]
 8007bc4:	f7ff ff26 	bl	8007a14 <prvUnlockQueue>
	}
 8007bc8:	bf00      	nop
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b08e      	sub	sp, #56	@ 0x38
 8007bd4:	af04      	add	r7, sp, #16
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
 8007bdc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d10b      	bne.n	8007bfc <xTaskCreateStatic+0x2c>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	623b      	str	r3, [r7, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d10b      	bne.n	8007c1a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c06:	f383 8811 	msr	BASEPRI, r3
 8007c0a:	f3bf 8f6f 	isb	sy
 8007c0e:	f3bf 8f4f 	dsb	sy
 8007c12:	61fb      	str	r3, [r7, #28]
}
 8007c14:	bf00      	nop
 8007c16:	bf00      	nop
 8007c18:	e7fd      	b.n	8007c16 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007c1a:	23a8      	movs	r3, #168	@ 0xa8
 8007c1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	2ba8      	cmp	r3, #168	@ 0xa8
 8007c22:	d00b      	beq.n	8007c3c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c28:	f383 8811 	msr	BASEPRI, r3
 8007c2c:	f3bf 8f6f 	isb	sy
 8007c30:	f3bf 8f4f 	dsb	sy
 8007c34:	61bb      	str	r3, [r7, #24]
}
 8007c36:	bf00      	nop
 8007c38:	bf00      	nop
 8007c3a:	e7fd      	b.n	8007c38 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007c3c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01e      	beq.n	8007c82 <xTaskCreateStatic+0xb2>
 8007c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d01b      	beq.n	8007c82 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c4c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c52:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c56:	2202      	movs	r2, #2
 8007c58:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	9303      	str	r3, [sp, #12]
 8007c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c62:	9302      	str	r3, [sp, #8]
 8007c64:	f107 0314 	add.w	r3, r7, #20
 8007c68:	9301      	str	r3, [sp, #4]
 8007c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	68b9      	ldr	r1, [r7, #8]
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f851 	bl	8007d1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c7c:	f000 f8f6 	bl	8007e6c <prvAddNewTaskToReadyList>
 8007c80:	e001      	b.n	8007c86 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007c82:	2300      	movs	r3, #0
 8007c84:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c86:	697b      	ldr	r3, [r7, #20]
	}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3728      	adds	r7, #40	@ 0x28
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b08c      	sub	sp, #48	@ 0x30
 8007c94:	af04      	add	r7, sp, #16
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	603b      	str	r3, [r7, #0]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007ca0:	88fb      	ldrh	r3, [r7, #6]
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f001 fcb1 	bl	800960c <pvPortMalloc>
 8007caa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00e      	beq.n	8007cd0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007cb2:	20a8      	movs	r0, #168	@ 0xa8
 8007cb4:	f001 fcaa 	bl	800960c <pvPortMalloc>
 8007cb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007cc6:	e005      	b.n	8007cd4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007cc8:	6978      	ldr	r0, [r7, #20]
 8007cca:	f001 fd6d 	bl	80097a8 <vPortFree>
 8007cce:	e001      	b.n	8007cd4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d017      	beq.n	8007d0a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ce2:	88fa      	ldrh	r2, [r7, #6]
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9303      	str	r3, [sp, #12]
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	9302      	str	r3, [sp, #8]
 8007cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cee:	9301      	str	r3, [sp, #4]
 8007cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	68b9      	ldr	r1, [r7, #8]
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f000 f80f 	bl	8007d1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cfe:	69f8      	ldr	r0, [r7, #28]
 8007d00:	f000 f8b4 	bl	8007e6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007d04:	2301      	movs	r3, #1
 8007d06:	61bb      	str	r3, [r7, #24]
 8007d08:	e002      	b.n	8007d10 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d0e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007d10:	69bb      	ldr	r3, [r7, #24]
	}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3720      	adds	r7, #32
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
	...

08007d1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b088      	sub	sp, #32
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	607a      	str	r2, [r7, #4]
 8007d28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	461a      	mov	r2, r3
 8007d34:	21a5      	movs	r1, #165	@ 0xa5
 8007d36:	f003 fa28 	bl	800b18a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007d44:	3b01      	subs	r3, #1
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	f023 0307 	bic.w	r3, r3, #7
 8007d52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	f003 0307 	and.w	r3, r3, #7
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00b      	beq.n	8007d76 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	617b      	str	r3, [r7, #20]
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	e7fd      	b.n	8007d72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01f      	beq.n	8007dbc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	61fb      	str	r3, [r7, #28]
 8007d80:	e012      	b.n	8007da8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	4413      	add	r3, r2
 8007d88:	7819      	ldrb	r1, [r3, #0]
 8007d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	4413      	add	r3, r2
 8007d90:	3334      	adds	r3, #52	@ 0x34
 8007d92:	460a      	mov	r2, r1
 8007d94:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d006      	beq.n	8007db0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	3301      	adds	r3, #1
 8007da6:	61fb      	str	r3, [r7, #28]
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	2b0f      	cmp	r3, #15
 8007dac:	d9e9      	bls.n	8007d82 <prvInitialiseNewTask+0x66>
 8007dae:	e000      	b.n	8007db2 <prvInitialiseNewTask+0x96>
			{
				break;
 8007db0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dba:	e003      	b.n	8007dc4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	2b37      	cmp	r3, #55	@ 0x37
 8007dc8:	d901      	bls.n	8007dce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007dca:	2337      	movs	r3, #55	@ 0x37
 8007dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dd8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	2200      	movs	r2, #0
 8007dde:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de2:	3304      	adds	r3, #4
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7ff f8e3 	bl	8006fb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dec:	3318      	adds	r3, #24
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7ff f8de 	bl	8006fb0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007df8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e02:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e08:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e14:	2200      	movs	r2, #0
 8007e16:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	3354      	adds	r3, #84	@ 0x54
 8007e1e:	224c      	movs	r2, #76	@ 0x4c
 8007e20:	2100      	movs	r1, #0
 8007e22:	4618      	mov	r0, r3
 8007e24:	f003 f9b1 	bl	800b18a <memset>
 8007e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8007e60 <prvInitialiseNewTask+0x144>)
 8007e2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e30:	4a0c      	ldr	r2, [pc, #48]	@ (8007e64 <prvInitialiseNewTask+0x148>)
 8007e32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e36:	4a0c      	ldr	r2, [pc, #48]	@ (8007e68 <prvInitialiseNewTask+0x14c>)
 8007e38:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007e3a:	683a      	ldr	r2, [r7, #0]
 8007e3c:	68f9      	ldr	r1, [r7, #12]
 8007e3e:	69b8      	ldr	r0, [r7, #24]
 8007e40:	f001 f990 	bl	8009164 <pxPortInitialiseStack>
 8007e44:	4602      	mov	r2, r0
 8007e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e48:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e56:	bf00      	nop
 8007e58:	3720      	adds	r7, #32
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	2000def8 	.word	0x2000def8
 8007e64:	2000df60 	.word	0x2000df60
 8007e68:	2000dfc8 	.word	0x2000dfc8

08007e6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007e74:	f001 faa8 	bl	80093c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007e78:	4b2d      	ldr	r3, [pc, #180]	@ (8007f30 <prvAddNewTaskToReadyList+0xc4>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	4a2c      	ldr	r2, [pc, #176]	@ (8007f30 <prvAddNewTaskToReadyList+0xc4>)
 8007e80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e82:	4b2c      	ldr	r3, [pc, #176]	@ (8007f34 <prvAddNewTaskToReadyList+0xc8>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d109      	bne.n	8007e9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e8a:	4a2a      	ldr	r2, [pc, #168]	@ (8007f34 <prvAddNewTaskToReadyList+0xc8>)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e90:	4b27      	ldr	r3, [pc, #156]	@ (8007f30 <prvAddNewTaskToReadyList+0xc4>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d110      	bne.n	8007eba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e98:	f000 fc64 	bl	8008764 <prvInitialiseTaskLists>
 8007e9c:	e00d      	b.n	8007eba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e9e:	4b26      	ldr	r3, [pc, #152]	@ (8007f38 <prvAddNewTaskToReadyList+0xcc>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d109      	bne.n	8007eba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ea6:	4b23      	ldr	r3, [pc, #140]	@ (8007f34 <prvAddNewTaskToReadyList+0xc8>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d802      	bhi.n	8007eba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8007f34 <prvAddNewTaskToReadyList+0xc8>)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007eba:	4b20      	ldr	r3, [pc, #128]	@ (8007f3c <prvAddNewTaskToReadyList+0xd0>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	4a1e      	ldr	r2, [pc, #120]	@ (8007f3c <prvAddNewTaskToReadyList+0xd0>)
 8007ec2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8007f3c <prvAddNewTaskToReadyList+0xd0>)
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8007f40 <prvAddNewTaskToReadyList+0xd4>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d903      	bls.n	8007ee0 <prvAddNewTaskToReadyList+0x74>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007edc:	4a18      	ldr	r2, [pc, #96]	@ (8007f40 <prvAddNewTaskToReadyList+0xd4>)
 8007ede:	6013      	str	r3, [r2, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	4413      	add	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	4a15      	ldr	r2, [pc, #84]	@ (8007f44 <prvAddNewTaskToReadyList+0xd8>)
 8007eee:	441a      	add	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	3304      	adds	r3, #4
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	f7ff f867 	bl	8006fca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007efc:	f001 fa96 	bl	800942c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f00:	4b0d      	ldr	r3, [pc, #52]	@ (8007f38 <prvAddNewTaskToReadyList+0xcc>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00e      	beq.n	8007f26 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f08:	4b0a      	ldr	r3, [pc, #40]	@ (8007f34 <prvAddNewTaskToReadyList+0xc8>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d207      	bcs.n	8007f26 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f16:	4b0c      	ldr	r3, [pc, #48]	@ (8007f48 <prvAddNewTaskToReadyList+0xdc>)
 8007f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f1c:	601a      	str	r2, [r3, #0]
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f26:	bf00      	nop
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	200012c4 	.word	0x200012c4
 8007f34:	20000df0 	.word	0x20000df0
 8007f38:	200012d0 	.word	0x200012d0
 8007f3c:	200012e0 	.word	0x200012e0
 8007f40:	200012cc 	.word	0x200012cc
 8007f44:	20000df4 	.word	0x20000df4
 8007f48:	e000ed04 	.word	0xe000ed04

08007f4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007f54:	2300      	movs	r3, #0
 8007f56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d018      	beq.n	8007f90 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007f5e:	4b14      	ldr	r3, [pc, #80]	@ (8007fb0 <vTaskDelay+0x64>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00b      	beq.n	8007f7e <vTaskDelay+0x32>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	60bb      	str	r3, [r7, #8]
}
 8007f78:	bf00      	nop
 8007f7a:	bf00      	nop
 8007f7c:	e7fd      	b.n	8007f7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f7e:	f000 f88b 	bl	8008098 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f82:	2100      	movs	r1, #0
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 fd3f 	bl	8008a08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f8a:	f000 f893 	bl	80080b4 <xTaskResumeAll>
 8007f8e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d107      	bne.n	8007fa6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007f96:	4b07      	ldr	r3, [pc, #28]	@ (8007fb4 <vTaskDelay+0x68>)
 8007f98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f9c:	601a      	str	r2, [r3, #0]
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fa6:	bf00      	nop
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	200012ec 	.word	0x200012ec
 8007fb4:	e000ed04 	.word	0xe000ed04

08007fb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b08a      	sub	sp, #40	@ 0x28
 8007fbc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fc6:	463a      	mov	r2, r7
 8007fc8:	1d39      	adds	r1, r7, #4
 8007fca:	f107 0308 	add.w	r3, r7, #8
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7fe ff9a 	bl	8006f08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007fd4:	6839      	ldr	r1, [r7, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	9202      	str	r2, [sp, #8]
 8007fdc:	9301      	str	r3, [sp, #4]
 8007fde:	2300      	movs	r3, #0
 8007fe0:	9300      	str	r3, [sp, #0]
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	460a      	mov	r2, r1
 8007fe6:	4924      	ldr	r1, [pc, #144]	@ (8008078 <vTaskStartScheduler+0xc0>)
 8007fe8:	4824      	ldr	r0, [pc, #144]	@ (800807c <vTaskStartScheduler+0xc4>)
 8007fea:	f7ff fdf1 	bl	8007bd0 <xTaskCreateStatic>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	4a23      	ldr	r2, [pc, #140]	@ (8008080 <vTaskStartScheduler+0xc8>)
 8007ff2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ff4:	4b22      	ldr	r3, [pc, #136]	@ (8008080 <vTaskStartScheduler+0xc8>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d002      	beq.n	8008002 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	617b      	str	r3, [r7, #20]
 8008000:	e001      	b.n	8008006 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008002:	2300      	movs	r3, #0
 8008004:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d102      	bne.n	8008012 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800800c:	f000 fd50 	bl	8008ab0 <xTimerCreateTimerTask>
 8008010:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d11b      	bne.n	8008050 <vTaskStartScheduler+0x98>
	__asm volatile
 8008018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801c:	f383 8811 	msr	BASEPRI, r3
 8008020:	f3bf 8f6f 	isb	sy
 8008024:	f3bf 8f4f 	dsb	sy
 8008028:	613b      	str	r3, [r7, #16]
}
 800802a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800802c:	4b15      	ldr	r3, [pc, #84]	@ (8008084 <vTaskStartScheduler+0xcc>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	3354      	adds	r3, #84	@ 0x54
 8008032:	4a15      	ldr	r2, [pc, #84]	@ (8008088 <vTaskStartScheduler+0xd0>)
 8008034:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008036:	4b15      	ldr	r3, [pc, #84]	@ (800808c <vTaskStartScheduler+0xd4>)
 8008038:	f04f 32ff 	mov.w	r2, #4294967295
 800803c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800803e:	4b14      	ldr	r3, [pc, #80]	@ (8008090 <vTaskStartScheduler+0xd8>)
 8008040:	2201      	movs	r2, #1
 8008042:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008044:	4b13      	ldr	r3, [pc, #76]	@ (8008094 <vTaskStartScheduler+0xdc>)
 8008046:	2200      	movs	r2, #0
 8008048:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800804a:	f001 f919 	bl	8009280 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800804e:	e00f      	b.n	8008070 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008056:	d10b      	bne.n	8008070 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805c:	f383 8811 	msr	BASEPRI, r3
 8008060:	f3bf 8f6f 	isb	sy
 8008064:	f3bf 8f4f 	dsb	sy
 8008068:	60fb      	str	r3, [r7, #12]
}
 800806a:	bf00      	nop
 800806c:	bf00      	nop
 800806e:	e7fd      	b.n	800806c <vTaskStartScheduler+0xb4>
}
 8008070:	bf00      	nop
 8008072:	3718      	adds	r7, #24
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}
 8008078:	0800e9b4 	.word	0x0800e9b4
 800807c:	08008735 	.word	0x08008735
 8008080:	200012e8 	.word	0x200012e8
 8008084:	20000df0 	.word	0x20000df0
 8008088:	20000084 	.word	0x20000084
 800808c:	200012e4 	.word	0x200012e4
 8008090:	200012d0 	.word	0x200012d0
 8008094:	200012c8 	.word	0x200012c8

08008098 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008098:	b480      	push	{r7}
 800809a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800809c:	4b04      	ldr	r3, [pc, #16]	@ (80080b0 <vTaskSuspendAll+0x18>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	3301      	adds	r3, #1
 80080a2:	4a03      	ldr	r2, [pc, #12]	@ (80080b0 <vTaskSuspendAll+0x18>)
 80080a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80080a6:	bf00      	nop
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr
 80080b0:	200012ec 	.word	0x200012ec

080080b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080ba:	2300      	movs	r3, #0
 80080bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80080be:	2300      	movs	r3, #0
 80080c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80080c2:	4b42      	ldr	r3, [pc, #264]	@ (80081cc <xTaskResumeAll+0x118>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d10b      	bne.n	80080e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80080ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ce:	f383 8811 	msr	BASEPRI, r3
 80080d2:	f3bf 8f6f 	isb	sy
 80080d6:	f3bf 8f4f 	dsb	sy
 80080da:	603b      	str	r3, [r7, #0]
}
 80080dc:	bf00      	nop
 80080de:	bf00      	nop
 80080e0:	e7fd      	b.n	80080de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80080e2:	f001 f971 	bl	80093c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80080e6:	4b39      	ldr	r3, [pc, #228]	@ (80081cc <xTaskResumeAll+0x118>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3b01      	subs	r3, #1
 80080ec:	4a37      	ldr	r2, [pc, #220]	@ (80081cc <xTaskResumeAll+0x118>)
 80080ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080f0:	4b36      	ldr	r3, [pc, #216]	@ (80081cc <xTaskResumeAll+0x118>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d162      	bne.n	80081be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080f8:	4b35      	ldr	r3, [pc, #212]	@ (80081d0 <xTaskResumeAll+0x11c>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d05e      	beq.n	80081be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008100:	e02f      	b.n	8008162 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008102:	4b34      	ldr	r3, [pc, #208]	@ (80081d4 <xTaskResumeAll+0x120>)
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	3318      	adds	r3, #24
 800810e:	4618      	mov	r0, r3
 8008110:	f7fe ffb8 	bl	8007084 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	3304      	adds	r3, #4
 8008118:	4618      	mov	r0, r3
 800811a:	f7fe ffb3 	bl	8007084 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008122:	4b2d      	ldr	r3, [pc, #180]	@ (80081d8 <xTaskResumeAll+0x124>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	429a      	cmp	r2, r3
 8008128:	d903      	bls.n	8008132 <xTaskResumeAll+0x7e>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	4a2a      	ldr	r2, [pc, #168]	@ (80081d8 <xTaskResumeAll+0x124>)
 8008130:	6013      	str	r3, [r2, #0]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008136:	4613      	mov	r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4413      	add	r3, r2
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	4a27      	ldr	r2, [pc, #156]	@ (80081dc <xTaskResumeAll+0x128>)
 8008140:	441a      	add	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	3304      	adds	r3, #4
 8008146:	4619      	mov	r1, r3
 8008148:	4610      	mov	r0, r2
 800814a:	f7fe ff3e 	bl	8006fca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008152:	4b23      	ldr	r3, [pc, #140]	@ (80081e0 <xTaskResumeAll+0x12c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008158:	429a      	cmp	r2, r3
 800815a:	d302      	bcc.n	8008162 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800815c:	4b21      	ldr	r3, [pc, #132]	@ (80081e4 <xTaskResumeAll+0x130>)
 800815e:	2201      	movs	r2, #1
 8008160:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008162:	4b1c      	ldr	r3, [pc, #112]	@ (80081d4 <xTaskResumeAll+0x120>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1cb      	bne.n	8008102 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d001      	beq.n	8008174 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008170:	f000 fb9c 	bl	80088ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008174:	4b1c      	ldr	r3, [pc, #112]	@ (80081e8 <xTaskResumeAll+0x134>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d010      	beq.n	80081a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008180:	f000 f858 	bl	8008234 <xTaskIncrementTick>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d002      	beq.n	8008190 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800818a:	4b16      	ldr	r3, [pc, #88]	@ (80081e4 <xTaskResumeAll+0x130>)
 800818c:	2201      	movs	r2, #1
 800818e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	3b01      	subs	r3, #1
 8008194:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1f1      	bne.n	8008180 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800819c:	4b12      	ldr	r3, [pc, #72]	@ (80081e8 <xTaskResumeAll+0x134>)
 800819e:	2200      	movs	r2, #0
 80081a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081a2:	4b10      	ldr	r3, [pc, #64]	@ (80081e4 <xTaskResumeAll+0x130>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d009      	beq.n	80081be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081aa:	2301      	movs	r3, #1
 80081ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081ae:	4b0f      	ldr	r3, [pc, #60]	@ (80081ec <xTaskResumeAll+0x138>)
 80081b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	f3bf 8f4f 	dsb	sy
 80081ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081be:	f001 f935 	bl	800942c <vPortExitCritical>

	return xAlreadyYielded;
 80081c2:	68bb      	ldr	r3, [r7, #8]
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	200012ec 	.word	0x200012ec
 80081d0:	200012c4 	.word	0x200012c4
 80081d4:	20001284 	.word	0x20001284
 80081d8:	200012cc 	.word	0x200012cc
 80081dc:	20000df4 	.word	0x20000df4
 80081e0:	20000df0 	.word	0x20000df0
 80081e4:	200012d8 	.word	0x200012d8
 80081e8:	200012d4 	.word	0x200012d4
 80081ec:	e000ed04 	.word	0xe000ed04

080081f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80081f6:	4b05      	ldr	r3, [pc, #20]	@ (800820c <xTaskGetTickCount+0x1c>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80081fc:	687b      	ldr	r3, [r7, #4]
}
 80081fe:	4618      	mov	r0, r3
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	200012c8 	.word	0x200012c8

08008210 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008216:	f001 f9b7 	bl	8009588 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800821a:	2300      	movs	r3, #0
 800821c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800821e:	4b04      	ldr	r3, [pc, #16]	@ (8008230 <xTaskGetTickCountFromISR+0x20>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008224:	683b      	ldr	r3, [r7, #0]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3708      	adds	r7, #8
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
 800822e:	bf00      	nop
 8008230:	200012c8 	.word	0x200012c8

08008234 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b086      	sub	sp, #24
 8008238:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800823a:	2300      	movs	r3, #0
 800823c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800823e:	4b4f      	ldr	r3, [pc, #316]	@ (800837c <xTaskIncrementTick+0x148>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	f040 8090 	bne.w	8008368 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008248:	4b4d      	ldr	r3, [pc, #308]	@ (8008380 <xTaskIncrementTick+0x14c>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3301      	adds	r3, #1
 800824e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008250:	4a4b      	ldr	r2, [pc, #300]	@ (8008380 <xTaskIncrementTick+0x14c>)
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d121      	bne.n	80082a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800825c:	4b49      	ldr	r3, [pc, #292]	@ (8008384 <xTaskIncrementTick+0x150>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00b      	beq.n	800827e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826a:	f383 8811 	msr	BASEPRI, r3
 800826e:	f3bf 8f6f 	isb	sy
 8008272:	f3bf 8f4f 	dsb	sy
 8008276:	603b      	str	r3, [r7, #0]
}
 8008278:	bf00      	nop
 800827a:	bf00      	nop
 800827c:	e7fd      	b.n	800827a <xTaskIncrementTick+0x46>
 800827e:	4b41      	ldr	r3, [pc, #260]	@ (8008384 <xTaskIncrementTick+0x150>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]
 8008284:	4b40      	ldr	r3, [pc, #256]	@ (8008388 <xTaskIncrementTick+0x154>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a3e      	ldr	r2, [pc, #248]	@ (8008384 <xTaskIncrementTick+0x150>)
 800828a:	6013      	str	r3, [r2, #0]
 800828c:	4a3e      	ldr	r2, [pc, #248]	@ (8008388 <xTaskIncrementTick+0x154>)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6013      	str	r3, [r2, #0]
 8008292:	4b3e      	ldr	r3, [pc, #248]	@ (800838c <xTaskIncrementTick+0x158>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	3301      	adds	r3, #1
 8008298:	4a3c      	ldr	r2, [pc, #240]	@ (800838c <xTaskIncrementTick+0x158>)
 800829a:	6013      	str	r3, [r2, #0]
 800829c:	f000 fb06 	bl	80088ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008390 <xTaskIncrementTick+0x15c>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	693a      	ldr	r2, [r7, #16]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d349      	bcc.n	800833e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082aa:	4b36      	ldr	r3, [pc, #216]	@ (8008384 <xTaskIncrementTick+0x150>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d104      	bne.n	80082be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082b4:	4b36      	ldr	r3, [pc, #216]	@ (8008390 <xTaskIncrementTick+0x15c>)
 80082b6:	f04f 32ff 	mov.w	r2, #4294967295
 80082ba:	601a      	str	r2, [r3, #0]
					break;
 80082bc:	e03f      	b.n	800833e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082be:	4b31      	ldr	r3, [pc, #196]	@ (8008384 <xTaskIncrementTick+0x150>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082ce:	693a      	ldr	r2, [r7, #16]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d203      	bcs.n	80082de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082d6:	4a2e      	ldr	r2, [pc, #184]	@ (8008390 <xTaskIncrementTick+0x15c>)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082dc:	e02f      	b.n	800833e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	3304      	adds	r3, #4
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7fe fece 	bl	8007084 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d004      	beq.n	80082fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	3318      	adds	r3, #24
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7fe fec5 	bl	8007084 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082fe:	4b25      	ldr	r3, [pc, #148]	@ (8008394 <xTaskIncrementTick+0x160>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	429a      	cmp	r2, r3
 8008304:	d903      	bls.n	800830e <xTaskIncrementTick+0xda>
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830a:	4a22      	ldr	r2, [pc, #136]	@ (8008394 <xTaskIncrementTick+0x160>)
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008312:	4613      	mov	r3, r2
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	4413      	add	r3, r2
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	4a1f      	ldr	r2, [pc, #124]	@ (8008398 <xTaskIncrementTick+0x164>)
 800831c:	441a      	add	r2, r3
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	3304      	adds	r3, #4
 8008322:	4619      	mov	r1, r3
 8008324:	4610      	mov	r0, r2
 8008326:	f7fe fe50 	bl	8006fca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800832e:	4b1b      	ldr	r3, [pc, #108]	@ (800839c <xTaskIncrementTick+0x168>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008334:	429a      	cmp	r2, r3
 8008336:	d3b8      	bcc.n	80082aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008338:	2301      	movs	r3, #1
 800833a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800833c:	e7b5      	b.n	80082aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800833e:	4b17      	ldr	r3, [pc, #92]	@ (800839c <xTaskIncrementTick+0x168>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008344:	4914      	ldr	r1, [pc, #80]	@ (8008398 <xTaskIncrementTick+0x164>)
 8008346:	4613      	mov	r3, r2
 8008348:	009b      	lsls	r3, r3, #2
 800834a:	4413      	add	r3, r2
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	440b      	add	r3, r1
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d901      	bls.n	800835a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008356:	2301      	movs	r3, #1
 8008358:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800835a:	4b11      	ldr	r3, [pc, #68]	@ (80083a0 <xTaskIncrementTick+0x16c>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d007      	beq.n	8008372 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008362:	2301      	movs	r3, #1
 8008364:	617b      	str	r3, [r7, #20]
 8008366:	e004      	b.n	8008372 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008368:	4b0e      	ldr	r3, [pc, #56]	@ (80083a4 <xTaskIncrementTick+0x170>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	3301      	adds	r3, #1
 800836e:	4a0d      	ldr	r2, [pc, #52]	@ (80083a4 <xTaskIncrementTick+0x170>)
 8008370:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008372:	697b      	ldr	r3, [r7, #20]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3718      	adds	r7, #24
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	200012ec 	.word	0x200012ec
 8008380:	200012c8 	.word	0x200012c8
 8008384:	2000127c 	.word	0x2000127c
 8008388:	20001280 	.word	0x20001280
 800838c:	200012dc 	.word	0x200012dc
 8008390:	200012e4 	.word	0x200012e4
 8008394:	200012cc 	.word	0x200012cc
 8008398:	20000df4 	.word	0x20000df4
 800839c:	20000df0 	.word	0x20000df0
 80083a0:	200012d8 	.word	0x200012d8
 80083a4:	200012d4 	.word	0x200012d4

080083a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b086      	sub	sp, #24
 80083ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80083ae:	4b3d      	ldr	r3, [pc, #244]	@ (80084a4 <vTaskSwitchContext+0xfc>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d003      	beq.n	80083be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80083b6:	4b3c      	ldr	r3, [pc, #240]	@ (80084a8 <vTaskSwitchContext+0x100>)
 80083b8:	2201      	movs	r2, #1
 80083ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083bc:	e06e      	b.n	800849c <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80083be:	4b3a      	ldr	r3, [pc, #232]	@ (80084a8 <vTaskSwitchContext+0x100>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80083c4:	4b39      	ldr	r3, [pc, #228]	@ (80084ac <vTaskSwitchContext+0x104>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ca:	613b      	str	r3, [r7, #16]
 80083cc:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80083d0:	60fb      	str	r3, [r7, #12]
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68fa      	ldr	r2, [r7, #12]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d111      	bne.n	8008400 <vTaskSwitchContext+0x58>
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	3304      	adds	r3, #4
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d10b      	bne.n	8008400 <vTaskSwitchContext+0x58>
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	3308      	adds	r3, #8
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d105      	bne.n	8008400 <vTaskSwitchContext+0x58>
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	330c      	adds	r3, #12
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68fa      	ldr	r2, [r7, #12]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d008      	beq.n	8008412 <vTaskSwitchContext+0x6a>
 8008400:	4b2a      	ldr	r3, [pc, #168]	@ (80084ac <vTaskSwitchContext+0x104>)
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	4b29      	ldr	r3, [pc, #164]	@ (80084ac <vTaskSwitchContext+0x104>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	3334      	adds	r3, #52	@ 0x34
 800840a:	4619      	mov	r1, r3
 800840c:	4610      	mov	r0, r2
 800840e:	f7fb fca7 	bl	8003d60 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008412:	4b27      	ldr	r3, [pc, #156]	@ (80084b0 <vTaskSwitchContext+0x108>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	617b      	str	r3, [r7, #20]
 8008418:	e011      	b.n	800843e <vTaskSwitchContext+0x96>
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10b      	bne.n	8008438 <vTaskSwitchContext+0x90>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	607b      	str	r3, [r7, #4]
}
 8008432:	bf00      	nop
 8008434:	bf00      	nop
 8008436:	e7fd      	b.n	8008434 <vTaskSwitchContext+0x8c>
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	3b01      	subs	r3, #1
 800843c:	617b      	str	r3, [r7, #20]
 800843e:	491d      	ldr	r1, [pc, #116]	@ (80084b4 <vTaskSwitchContext+0x10c>)
 8008440:	697a      	ldr	r2, [r7, #20]
 8008442:	4613      	mov	r3, r2
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	440b      	add	r3, r1
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d0e3      	beq.n	800841a <vTaskSwitchContext+0x72>
 8008452:	697a      	ldr	r2, [r7, #20]
 8008454:	4613      	mov	r3, r2
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	4413      	add	r3, r2
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	4a15      	ldr	r2, [pc, #84]	@ (80084b4 <vTaskSwitchContext+0x10c>)
 800845e:	4413      	add	r3, r2
 8008460:	60bb      	str	r3, [r7, #8]
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	685a      	ldr	r2, [r3, #4]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	605a      	str	r2, [r3, #4]
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	3308      	adds	r3, #8
 8008474:	429a      	cmp	r2, r3
 8008476:	d104      	bne.n	8008482 <vTaskSwitchContext+0xda>
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	685a      	ldr	r2, [r3, #4]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	605a      	str	r2, [r3, #4]
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	4a08      	ldr	r2, [pc, #32]	@ (80084ac <vTaskSwitchContext+0x104>)
 800848a:	6013      	str	r3, [r2, #0]
 800848c:	4a08      	ldr	r2, [pc, #32]	@ (80084b0 <vTaskSwitchContext+0x108>)
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008492:	4b06      	ldr	r3, [pc, #24]	@ (80084ac <vTaskSwitchContext+0x104>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3354      	adds	r3, #84	@ 0x54
 8008498:	4a07      	ldr	r2, [pc, #28]	@ (80084b8 <vTaskSwitchContext+0x110>)
 800849a:	6013      	str	r3, [r2, #0]
}
 800849c:	bf00      	nop
 800849e:	3718      	adds	r7, #24
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}
 80084a4:	200012ec 	.word	0x200012ec
 80084a8:	200012d8 	.word	0x200012d8
 80084ac:	20000df0 	.word	0x20000df0
 80084b0:	200012cc 	.word	0x200012cc
 80084b4:	20000df4 	.word	0x20000df4
 80084b8:	20000084 	.word	0x20000084

080084bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10b      	bne.n	80084e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80084cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d0:	f383 8811 	msr	BASEPRI, r3
 80084d4:	f3bf 8f6f 	isb	sy
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	60fb      	str	r3, [r7, #12]
}
 80084de:	bf00      	nop
 80084e0:	bf00      	nop
 80084e2:	e7fd      	b.n	80084e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084e4:	4b07      	ldr	r3, [pc, #28]	@ (8008504 <vTaskPlaceOnEventList+0x48>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	3318      	adds	r3, #24
 80084ea:	4619      	mov	r1, r3
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7fe fd90 	bl	8007012 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084f2:	2101      	movs	r1, #1
 80084f4:	6838      	ldr	r0, [r7, #0]
 80084f6:	f000 fa87 	bl	8008a08 <prvAddCurrentTaskToDelayedList>
}
 80084fa:	bf00      	nop
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop
 8008504:	20000df0 	.word	0x20000df0

08008508 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008508:	b580      	push	{r7, lr}
 800850a:	b086      	sub	sp, #24
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10b      	bne.n	8008532 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800851a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851e:	f383 8811 	msr	BASEPRI, r3
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	f3bf 8f4f 	dsb	sy
 800852a:	617b      	str	r3, [r7, #20]
}
 800852c:	bf00      	nop
 800852e:	bf00      	nop
 8008530:	e7fd      	b.n	800852e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008532:	4b0a      	ldr	r3, [pc, #40]	@ (800855c <vTaskPlaceOnEventListRestricted+0x54>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	3318      	adds	r3, #24
 8008538:	4619      	mov	r1, r3
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f7fe fd45 	bl	8006fca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d002      	beq.n	800854c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008546:	f04f 33ff 	mov.w	r3, #4294967295
 800854a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800854c:	6879      	ldr	r1, [r7, #4]
 800854e:	68b8      	ldr	r0, [r7, #8]
 8008550:	f000 fa5a 	bl	8008a08 <prvAddCurrentTaskToDelayedList>
	}
 8008554:	bf00      	nop
 8008556:	3718      	adds	r7, #24
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}
 800855c:	20000df0 	.word	0x20000df0

08008560 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	68db      	ldr	r3, [r3, #12]
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10b      	bne.n	800858e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857a:	f383 8811 	msr	BASEPRI, r3
 800857e:	f3bf 8f6f 	isb	sy
 8008582:	f3bf 8f4f 	dsb	sy
 8008586:	60fb      	str	r3, [r7, #12]
}
 8008588:	bf00      	nop
 800858a:	bf00      	nop
 800858c:	e7fd      	b.n	800858a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	3318      	adds	r3, #24
 8008592:	4618      	mov	r0, r3
 8008594:	f7fe fd76 	bl	8007084 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008598:	4b1d      	ldr	r3, [pc, #116]	@ (8008610 <xTaskRemoveFromEventList+0xb0>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d11d      	bne.n	80085dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	3304      	adds	r3, #4
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7fe fd6d 	bl	8007084 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ae:	4b19      	ldr	r3, [pc, #100]	@ (8008614 <xTaskRemoveFromEventList+0xb4>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d903      	bls.n	80085be <xTaskRemoveFromEventList+0x5e>
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ba:	4a16      	ldr	r2, [pc, #88]	@ (8008614 <xTaskRemoveFromEventList+0xb4>)
 80085bc:	6013      	str	r3, [r2, #0]
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085c2:	4613      	mov	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4413      	add	r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	4a13      	ldr	r2, [pc, #76]	@ (8008618 <xTaskRemoveFromEventList+0xb8>)
 80085cc:	441a      	add	r2, r3
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	3304      	adds	r3, #4
 80085d2:	4619      	mov	r1, r3
 80085d4:	4610      	mov	r0, r2
 80085d6:	f7fe fcf8 	bl	8006fca <vListInsertEnd>
 80085da:	e005      	b.n	80085e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	3318      	adds	r3, #24
 80085e0:	4619      	mov	r1, r3
 80085e2:	480e      	ldr	r0, [pc, #56]	@ (800861c <xTaskRemoveFromEventList+0xbc>)
 80085e4:	f7fe fcf1 	bl	8006fca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008620 <xTaskRemoveFromEventList+0xc0>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d905      	bls.n	8008602 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80085f6:	2301      	movs	r3, #1
 80085f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80085fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008624 <xTaskRemoveFromEventList+0xc4>)
 80085fc:	2201      	movs	r2, #1
 80085fe:	601a      	str	r2, [r3, #0]
 8008600:	e001      	b.n	8008606 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008602:	2300      	movs	r3, #0
 8008604:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008606:	697b      	ldr	r3, [r7, #20]
}
 8008608:	4618      	mov	r0, r3
 800860a:	3718      	adds	r7, #24
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	200012ec 	.word	0x200012ec
 8008614:	200012cc 	.word	0x200012cc
 8008618:	20000df4 	.word	0x20000df4
 800861c:	20001284 	.word	0x20001284
 8008620:	20000df0 	.word	0x20000df0
 8008624:	200012d8 	.word	0x200012d8

08008628 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008628:	b480      	push	{r7}
 800862a:	b083      	sub	sp, #12
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008630:	4b06      	ldr	r3, [pc, #24]	@ (800864c <vTaskInternalSetTimeOutState+0x24>)
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008638:	4b05      	ldr	r3, [pc, #20]	@ (8008650 <vTaskInternalSetTimeOutState+0x28>)
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	605a      	str	r2, [r3, #4]
}
 8008640:	bf00      	nop
 8008642:	370c      	adds	r7, #12
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr
 800864c:	200012dc 	.word	0x200012dc
 8008650:	200012c8 	.word	0x200012c8

08008654 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d10b      	bne.n	800867c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008668:	f383 8811 	msr	BASEPRI, r3
 800866c:	f3bf 8f6f 	isb	sy
 8008670:	f3bf 8f4f 	dsb	sy
 8008674:	613b      	str	r3, [r7, #16]
}
 8008676:	bf00      	nop
 8008678:	bf00      	nop
 800867a:	e7fd      	b.n	8008678 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d10b      	bne.n	800869a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	60fb      	str	r3, [r7, #12]
}
 8008694:	bf00      	nop
 8008696:	bf00      	nop
 8008698:	e7fd      	b.n	8008696 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800869a:	f000 fe95 	bl	80093c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800869e:	4b1d      	ldr	r3, [pc, #116]	@ (8008714 <xTaskCheckForTimeOut+0xc0>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	69ba      	ldr	r2, [r7, #24]
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b6:	d102      	bne.n	80086be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80086b8:	2300      	movs	r3, #0
 80086ba:	61fb      	str	r3, [r7, #28]
 80086bc:	e023      	b.n	8008706 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	4b15      	ldr	r3, [pc, #84]	@ (8008718 <xTaskCheckForTimeOut+0xc4>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d007      	beq.n	80086da <xTaskCheckForTimeOut+0x86>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	69ba      	ldr	r2, [r7, #24]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d302      	bcc.n	80086da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80086d4:	2301      	movs	r3, #1
 80086d6:	61fb      	str	r3, [r7, #28]
 80086d8:	e015      	b.n	8008706 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d20b      	bcs.n	80086fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	1ad2      	subs	r2, r2, r3
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f7ff ff99 	bl	8008628 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80086f6:	2300      	movs	r3, #0
 80086f8:	61fb      	str	r3, [r7, #28]
 80086fa:	e004      	b.n	8008706 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	2200      	movs	r2, #0
 8008700:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008702:	2301      	movs	r3, #1
 8008704:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008706:	f000 fe91 	bl	800942c <vPortExitCritical>

	return xReturn;
 800870a:	69fb      	ldr	r3, [r7, #28]
}
 800870c:	4618      	mov	r0, r3
 800870e:	3720      	adds	r7, #32
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}
 8008714:	200012c8 	.word	0x200012c8
 8008718:	200012dc 	.word	0x200012dc

0800871c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800871c:	b480      	push	{r7}
 800871e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008720:	4b03      	ldr	r3, [pc, #12]	@ (8008730 <vTaskMissedYield+0x14>)
 8008722:	2201      	movs	r2, #1
 8008724:	601a      	str	r2, [r3, #0]
}
 8008726:	bf00      	nop
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	200012d8 	.word	0x200012d8

08008734 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b082      	sub	sp, #8
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800873c:	f000 f852 	bl	80087e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008740:	4b06      	ldr	r3, [pc, #24]	@ (800875c <prvIdleTask+0x28>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d9f9      	bls.n	800873c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008748:	4b05      	ldr	r3, [pc, #20]	@ (8008760 <prvIdleTask+0x2c>)
 800874a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800874e:	601a      	str	r2, [r3, #0]
 8008750:	f3bf 8f4f 	dsb	sy
 8008754:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008758:	e7f0      	b.n	800873c <prvIdleTask+0x8>
 800875a:	bf00      	nop
 800875c:	20000df4 	.word	0x20000df4
 8008760:	e000ed04 	.word	0xe000ed04

08008764 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800876a:	2300      	movs	r3, #0
 800876c:	607b      	str	r3, [r7, #4]
 800876e:	e00c      	b.n	800878a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	4613      	mov	r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	4413      	add	r3, r2
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	4a12      	ldr	r2, [pc, #72]	@ (80087c4 <prvInitialiseTaskLists+0x60>)
 800877c:	4413      	add	r3, r2
 800877e:	4618      	mov	r0, r3
 8008780:	f7fe fbf6 	bl	8006f70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	3301      	adds	r3, #1
 8008788:	607b      	str	r3, [r7, #4]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2b37      	cmp	r3, #55	@ 0x37
 800878e:	d9ef      	bls.n	8008770 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008790:	480d      	ldr	r0, [pc, #52]	@ (80087c8 <prvInitialiseTaskLists+0x64>)
 8008792:	f7fe fbed 	bl	8006f70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008796:	480d      	ldr	r0, [pc, #52]	@ (80087cc <prvInitialiseTaskLists+0x68>)
 8008798:	f7fe fbea 	bl	8006f70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800879c:	480c      	ldr	r0, [pc, #48]	@ (80087d0 <prvInitialiseTaskLists+0x6c>)
 800879e:	f7fe fbe7 	bl	8006f70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087a2:	480c      	ldr	r0, [pc, #48]	@ (80087d4 <prvInitialiseTaskLists+0x70>)
 80087a4:	f7fe fbe4 	bl	8006f70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087a8:	480b      	ldr	r0, [pc, #44]	@ (80087d8 <prvInitialiseTaskLists+0x74>)
 80087aa:	f7fe fbe1 	bl	8006f70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087ae:	4b0b      	ldr	r3, [pc, #44]	@ (80087dc <prvInitialiseTaskLists+0x78>)
 80087b0:	4a05      	ldr	r2, [pc, #20]	@ (80087c8 <prvInitialiseTaskLists+0x64>)
 80087b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087b4:	4b0a      	ldr	r3, [pc, #40]	@ (80087e0 <prvInitialiseTaskLists+0x7c>)
 80087b6:	4a05      	ldr	r2, [pc, #20]	@ (80087cc <prvInitialiseTaskLists+0x68>)
 80087b8:	601a      	str	r2, [r3, #0]
}
 80087ba:	bf00      	nop
 80087bc:	3708      	adds	r7, #8
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	20000df4 	.word	0x20000df4
 80087c8:	20001254 	.word	0x20001254
 80087cc:	20001268 	.word	0x20001268
 80087d0:	20001284 	.word	0x20001284
 80087d4:	20001298 	.word	0x20001298
 80087d8:	200012b0 	.word	0x200012b0
 80087dc:	2000127c 	.word	0x2000127c
 80087e0:	20001280 	.word	0x20001280

080087e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80087ea:	e019      	b.n	8008820 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80087ec:	f000 fdec 	bl	80093c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087f0:	4b10      	ldr	r3, [pc, #64]	@ (8008834 <prvCheckTasksWaitingTermination+0x50>)
 80087f2:	68db      	ldr	r3, [r3, #12]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	3304      	adds	r3, #4
 80087fc:	4618      	mov	r0, r3
 80087fe:	f7fe fc41 	bl	8007084 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008802:	4b0d      	ldr	r3, [pc, #52]	@ (8008838 <prvCheckTasksWaitingTermination+0x54>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3b01      	subs	r3, #1
 8008808:	4a0b      	ldr	r2, [pc, #44]	@ (8008838 <prvCheckTasksWaitingTermination+0x54>)
 800880a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800880c:	4b0b      	ldr	r3, [pc, #44]	@ (800883c <prvCheckTasksWaitingTermination+0x58>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	3b01      	subs	r3, #1
 8008812:	4a0a      	ldr	r2, [pc, #40]	@ (800883c <prvCheckTasksWaitingTermination+0x58>)
 8008814:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008816:	f000 fe09 	bl	800942c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 f810 	bl	8008840 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008820:	4b06      	ldr	r3, [pc, #24]	@ (800883c <prvCheckTasksWaitingTermination+0x58>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1e1      	bne.n	80087ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008828:	bf00      	nop
 800882a:	bf00      	nop
 800882c:	3708      	adds	r7, #8
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop
 8008834:	20001298 	.word	0x20001298
 8008838:	200012c4 	.word	0x200012c4
 800883c:	200012ac 	.word	0x200012ac

08008840 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	3354      	adds	r3, #84	@ 0x54
 800884c:	4618      	mov	r0, r3
 800884e:	f002 fccb 	bl	800b1e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008858:	2b00      	cmp	r3, #0
 800885a:	d108      	bne.n	800886e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008860:	4618      	mov	r0, r3
 8008862:	f000 ffa1 	bl	80097a8 <vPortFree>
				vPortFree( pxTCB );
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 ff9e 	bl	80097a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800886c:	e019      	b.n	80088a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008874:	2b01      	cmp	r3, #1
 8008876:	d103      	bne.n	8008880 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 ff95 	bl	80097a8 <vPortFree>
	}
 800887e:	e010      	b.n	80088a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008886:	2b02      	cmp	r3, #2
 8008888:	d00b      	beq.n	80088a2 <prvDeleteTCB+0x62>
	__asm volatile
 800888a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888e:	f383 8811 	msr	BASEPRI, r3
 8008892:	f3bf 8f6f 	isb	sy
 8008896:	f3bf 8f4f 	dsb	sy
 800889a:	60fb      	str	r3, [r7, #12]
}
 800889c:	bf00      	nop
 800889e:	bf00      	nop
 80088a0:	e7fd      	b.n	800889e <prvDeleteTCB+0x5e>
	}
 80088a2:	bf00      	nop
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
	...

080088ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088b2:	4b0c      	ldr	r3, [pc, #48]	@ (80088e4 <prvResetNextTaskUnblockTime+0x38>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d104      	bne.n	80088c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088bc:	4b0a      	ldr	r3, [pc, #40]	@ (80088e8 <prvResetNextTaskUnblockTime+0x3c>)
 80088be:	f04f 32ff 	mov.w	r2, #4294967295
 80088c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80088c4:	e008      	b.n	80088d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088c6:	4b07      	ldr	r3, [pc, #28]	@ (80088e4 <prvResetNextTaskUnblockTime+0x38>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	4a04      	ldr	r2, [pc, #16]	@ (80088e8 <prvResetNextTaskUnblockTime+0x3c>)
 80088d6:	6013      	str	r3, [r2, #0]
}
 80088d8:	bf00      	nop
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr
 80088e4:	2000127c 	.word	0x2000127c
 80088e8:	200012e4 	.word	0x200012e4

080088ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80088f2:	4b0b      	ldr	r3, [pc, #44]	@ (8008920 <xTaskGetSchedulerState+0x34>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d102      	bne.n	8008900 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80088fa:	2301      	movs	r3, #1
 80088fc:	607b      	str	r3, [r7, #4]
 80088fe:	e008      	b.n	8008912 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008900:	4b08      	ldr	r3, [pc, #32]	@ (8008924 <xTaskGetSchedulerState+0x38>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d102      	bne.n	800890e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008908:	2302      	movs	r3, #2
 800890a:	607b      	str	r3, [r7, #4]
 800890c:	e001      	b.n	8008912 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800890e:	2300      	movs	r3, #0
 8008910:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008912:	687b      	ldr	r3, [r7, #4]
	}
 8008914:	4618      	mov	r0, r3
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr
 8008920:	200012d0 	.word	0x200012d0
 8008924:	200012ec 	.word	0x200012ec

08008928 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008928:	b580      	push	{r7, lr}
 800892a:	b086      	sub	sp, #24
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008934:	2300      	movs	r3, #0
 8008936:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d058      	beq.n	80089f0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800893e:	4b2f      	ldr	r3, [pc, #188]	@ (80089fc <xTaskPriorityDisinherit+0xd4>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	429a      	cmp	r2, r3
 8008946:	d00b      	beq.n	8008960 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894c:	f383 8811 	msr	BASEPRI, r3
 8008950:	f3bf 8f6f 	isb	sy
 8008954:	f3bf 8f4f 	dsb	sy
 8008958:	60fb      	str	r3, [r7, #12]
}
 800895a:	bf00      	nop
 800895c:	bf00      	nop
 800895e:	e7fd      	b.n	800895c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008964:	2b00      	cmp	r3, #0
 8008966:	d10b      	bne.n	8008980 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800896c:	f383 8811 	msr	BASEPRI, r3
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	60bb      	str	r3, [r7, #8]
}
 800897a:	bf00      	nop
 800897c:	bf00      	nop
 800897e:	e7fd      	b.n	800897c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008984:	1e5a      	subs	r2, r3, #1
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008992:	429a      	cmp	r2, r3
 8008994:	d02c      	beq.n	80089f0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800899a:	2b00      	cmp	r3, #0
 800899c:	d128      	bne.n	80089f0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	3304      	adds	r3, #4
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7fe fb6e 	bl	8007084 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089c0:	4b0f      	ldr	r3, [pc, #60]	@ (8008a00 <xTaskPriorityDisinherit+0xd8>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d903      	bls.n	80089d0 <xTaskPriorityDisinherit+0xa8>
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089cc:	4a0c      	ldr	r2, [pc, #48]	@ (8008a00 <xTaskPriorityDisinherit+0xd8>)
 80089ce:	6013      	str	r3, [r2, #0]
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089d4:	4613      	mov	r3, r2
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	4413      	add	r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	4a09      	ldr	r2, [pc, #36]	@ (8008a04 <xTaskPriorityDisinherit+0xdc>)
 80089de:	441a      	add	r2, r3
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	3304      	adds	r3, #4
 80089e4:	4619      	mov	r1, r3
 80089e6:	4610      	mov	r0, r2
 80089e8:	f7fe faef 	bl	8006fca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80089ec:	2301      	movs	r3, #1
 80089ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80089f0:	697b      	ldr	r3, [r7, #20]
	}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3718      	adds	r7, #24
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	20000df0 	.word	0x20000df0
 8008a00:	200012cc 	.word	0x200012cc
 8008a04:	20000df4 	.word	0x20000df4

08008a08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a12:	4b21      	ldr	r3, [pc, #132]	@ (8008a98 <prvAddCurrentTaskToDelayedList+0x90>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a18:	4b20      	ldr	r3, [pc, #128]	@ (8008a9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	3304      	adds	r3, #4
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7fe fb30 	bl	8007084 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2a:	d10a      	bne.n	8008a42 <prvAddCurrentTaskToDelayedList+0x3a>
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d007      	beq.n	8008a42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a32:	4b1a      	ldr	r3, [pc, #104]	@ (8008a9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3304      	adds	r3, #4
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4819      	ldr	r0, [pc, #100]	@ (8008aa0 <prvAddCurrentTaskToDelayedList+0x98>)
 8008a3c:	f7fe fac5 	bl	8006fca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a40:	e026      	b.n	8008a90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	4413      	add	r3, r2
 8008a48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a4a:	4b14      	ldr	r3, [pc, #80]	@ (8008a9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68ba      	ldr	r2, [r7, #8]
 8008a50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d209      	bcs.n	8008a6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a5a:	4b12      	ldr	r3, [pc, #72]	@ (8008aa4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8008a9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3304      	adds	r3, #4
 8008a64:	4619      	mov	r1, r3
 8008a66:	4610      	mov	r0, r2
 8008a68:	f7fe fad3 	bl	8007012 <vListInsert>
}
 8008a6c:	e010      	b.n	8008a90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008aa8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	4b0a      	ldr	r3, [pc, #40]	@ (8008a9c <prvAddCurrentTaskToDelayedList+0x94>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3304      	adds	r3, #4
 8008a78:	4619      	mov	r1, r3
 8008a7a:	4610      	mov	r0, r2
 8008a7c:	f7fe fac9 	bl	8007012 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a80:	4b0a      	ldr	r3, [pc, #40]	@ (8008aac <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d202      	bcs.n	8008a90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008a8a:	4a08      	ldr	r2, [pc, #32]	@ (8008aac <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	6013      	str	r3, [r2, #0]
}
 8008a90:	bf00      	nop
 8008a92:	3710      	adds	r7, #16
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	200012c8 	.word	0x200012c8
 8008a9c:	20000df0 	.word	0x20000df0
 8008aa0:	200012b0 	.word	0x200012b0
 8008aa4:	20001280 	.word	0x20001280
 8008aa8:	2000127c 	.word	0x2000127c
 8008aac:	200012e4 	.word	0x200012e4

08008ab0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b08a      	sub	sp, #40	@ 0x28
 8008ab4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008aba:	f000 fb13 	bl	80090e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008abe:	4b1d      	ldr	r3, [pc, #116]	@ (8008b34 <xTimerCreateTimerTask+0x84>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d021      	beq.n	8008b0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008aca:	2300      	movs	r3, #0
 8008acc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008ace:	1d3a      	adds	r2, r7, #4
 8008ad0:	f107 0108 	add.w	r1, r7, #8
 8008ad4:	f107 030c 	add.w	r3, r7, #12
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7fe fa2f 	bl	8006f3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ade:	6879      	ldr	r1, [r7, #4]
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	9202      	str	r2, [sp, #8]
 8008ae6:	9301      	str	r3, [sp, #4]
 8008ae8:	2302      	movs	r3, #2
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	2300      	movs	r3, #0
 8008aee:	460a      	mov	r2, r1
 8008af0:	4911      	ldr	r1, [pc, #68]	@ (8008b38 <xTimerCreateTimerTask+0x88>)
 8008af2:	4812      	ldr	r0, [pc, #72]	@ (8008b3c <xTimerCreateTimerTask+0x8c>)
 8008af4:	f7ff f86c 	bl	8007bd0 <xTaskCreateStatic>
 8008af8:	4603      	mov	r3, r0
 8008afa:	4a11      	ldr	r2, [pc, #68]	@ (8008b40 <xTimerCreateTimerTask+0x90>)
 8008afc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008afe:	4b10      	ldr	r3, [pc, #64]	@ (8008b40 <xTimerCreateTimerTask+0x90>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d001      	beq.n	8008b0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008b06:	2301      	movs	r3, #1
 8008b08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10b      	bne.n	8008b28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	613b      	str	r3, [r7, #16]
}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	e7fd      	b.n	8008b24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008b28:	697b      	ldr	r3, [r7, #20]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3718      	adds	r7, #24
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	bf00      	nop
 8008b34:	20001320 	.word	0x20001320
 8008b38:	0800e9bc 	.word	0x0800e9bc
 8008b3c:	08008c7d 	.word	0x08008c7d
 8008b40:	20001324 	.word	0x20001324

08008b44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08a      	sub	sp, #40	@ 0x28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
 8008b50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008b52:	2300      	movs	r3, #0
 8008b54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10b      	bne.n	8008b74 <xTimerGenericCommand+0x30>
	__asm volatile
 8008b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b60:	f383 8811 	msr	BASEPRI, r3
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	623b      	str	r3, [r7, #32]
}
 8008b6e:	bf00      	nop
 8008b70:	bf00      	nop
 8008b72:	e7fd      	b.n	8008b70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008b74:	4b19      	ldr	r3, [pc, #100]	@ (8008bdc <xTimerGenericCommand+0x98>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d02a      	beq.n	8008bd2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	2b05      	cmp	r3, #5
 8008b8c:	dc18      	bgt.n	8008bc0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008b8e:	f7ff fead 	bl	80088ec <xTaskGetSchedulerState>
 8008b92:	4603      	mov	r3, r0
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d109      	bne.n	8008bac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008b98:	4b10      	ldr	r3, [pc, #64]	@ (8008bdc <xTimerGenericCommand+0x98>)
 8008b9a:	6818      	ldr	r0, [r3, #0]
 8008b9c:	f107 0110 	add.w	r1, r7, #16
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ba4:	f7fe fba2 	bl	80072ec <xQueueGenericSend>
 8008ba8:	6278      	str	r0, [r7, #36]	@ 0x24
 8008baa:	e012      	b.n	8008bd2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008bac:	4b0b      	ldr	r3, [pc, #44]	@ (8008bdc <xTimerGenericCommand+0x98>)
 8008bae:	6818      	ldr	r0, [r3, #0]
 8008bb0:	f107 0110 	add.w	r1, r7, #16
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	f7fe fb98 	bl	80072ec <xQueueGenericSend>
 8008bbc:	6278      	str	r0, [r7, #36]	@ 0x24
 8008bbe:	e008      	b.n	8008bd2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008bc0:	4b06      	ldr	r3, [pc, #24]	@ (8008bdc <xTimerGenericCommand+0x98>)
 8008bc2:	6818      	ldr	r0, [r3, #0]
 8008bc4:	f107 0110 	add.w	r1, r7, #16
 8008bc8:	2300      	movs	r3, #0
 8008bca:	683a      	ldr	r2, [r7, #0]
 8008bcc:	f7fe fc90 	bl	80074f0 <xQueueGenericSendFromISR>
 8008bd0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3728      	adds	r7, #40	@ 0x28
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	20001320 	.word	0x20001320

08008be0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b088      	sub	sp, #32
 8008be4:	af02      	add	r7, sp, #8
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bea:	4b23      	ldr	r3, [pc, #140]	@ (8008c78 <prvProcessExpiredTimer+0x98>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	3304      	adds	r3, #4
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f7fe fa43 	bl	8007084 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c04:	f003 0304 	and.w	r3, r3, #4
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d023      	beq.n	8008c54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	699a      	ldr	r2, [r3, #24]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	18d1      	adds	r1, r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	6978      	ldr	r0, [r7, #20]
 8008c1a:	f000 f8d5 	bl	8008dc8 <prvInsertTimerInActiveList>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d020      	beq.n	8008c66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c24:	2300      	movs	r3, #0
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	2300      	movs	r3, #0
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	6978      	ldr	r0, [r7, #20]
 8008c30:	f7ff ff88 	bl	8008b44 <xTimerGenericCommand>
 8008c34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d114      	bne.n	8008c66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c40:	f383 8811 	msr	BASEPRI, r3
 8008c44:	f3bf 8f6f 	isb	sy
 8008c48:	f3bf 8f4f 	dsb	sy
 8008c4c:	60fb      	str	r3, [r7, #12]
}
 8008c4e:	bf00      	nop
 8008c50:	bf00      	nop
 8008c52:	e7fd      	b.n	8008c50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c5a:	f023 0301 	bic.w	r3, r3, #1
 8008c5e:	b2da      	uxtb	r2, r3
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	6a1b      	ldr	r3, [r3, #32]
 8008c6a:	6978      	ldr	r0, [r7, #20]
 8008c6c:	4798      	blx	r3
}
 8008c6e:	bf00      	nop
 8008c70:	3718      	adds	r7, #24
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}
 8008c76:	bf00      	nop
 8008c78:	20001318 	.word	0x20001318

08008c7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008c84:	f107 0308 	add.w	r3, r7, #8
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f000 f859 	bl	8008d40 <prvGetNextExpireTime>
 8008c8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	4619      	mov	r1, r3
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	f000 f805 	bl	8008ca4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008c9a:	f000 f8d7 	bl	8008e4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008c9e:	bf00      	nop
 8008ca0:	e7f0      	b.n	8008c84 <prvTimerTask+0x8>
	...

08008ca4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008cae:	f7ff f9f3 	bl	8008098 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008cb2:	f107 0308 	add.w	r3, r7, #8
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f000 f866 	bl	8008d88 <prvSampleTimeNow>
 8008cbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d130      	bne.n	8008d26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10a      	bne.n	8008ce0 <prvProcessTimerOrBlockTask+0x3c>
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d806      	bhi.n	8008ce0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008cd2:	f7ff f9ef 	bl	80080b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008cd6:	68f9      	ldr	r1, [r7, #12]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f7ff ff81 	bl	8008be0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008cde:	e024      	b.n	8008d2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d008      	beq.n	8008cf8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008ce6:	4b13      	ldr	r3, [pc, #76]	@ (8008d34 <prvProcessTimerOrBlockTask+0x90>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d101      	bne.n	8008cf4 <prvProcessTimerOrBlockTask+0x50>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e000      	b.n	8008cf6 <prvProcessTimerOrBlockTask+0x52>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8008d38 <prvProcessTimerOrBlockTask+0x94>)
 8008cfa:	6818      	ldr	r0, [r3, #0]
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	683a      	ldr	r2, [r7, #0]
 8008d04:	4619      	mov	r1, r3
 8008d06:	f7fe ff2f 	bl	8007b68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008d0a:	f7ff f9d3 	bl	80080b4 <xTaskResumeAll>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d10a      	bne.n	8008d2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008d14:	4b09      	ldr	r3, [pc, #36]	@ (8008d3c <prvProcessTimerOrBlockTask+0x98>)
 8008d16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d1a:	601a      	str	r2, [r3, #0]
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	f3bf 8f6f 	isb	sy
}
 8008d24:	e001      	b.n	8008d2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008d26:	f7ff f9c5 	bl	80080b4 <xTaskResumeAll>
}
 8008d2a:	bf00      	nop
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	2000131c 	.word	0x2000131c
 8008d38:	20001320 	.word	0x20001320
 8008d3c:	e000ed04 	.word	0xe000ed04

08008d40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008d48:	4b0e      	ldr	r3, [pc, #56]	@ (8008d84 <prvGetNextExpireTime+0x44>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d101      	bne.n	8008d56 <prvGetNextExpireTime+0x16>
 8008d52:	2201      	movs	r2, #1
 8008d54:	e000      	b.n	8008d58 <prvGetNextExpireTime+0x18>
 8008d56:	2200      	movs	r2, #0
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d105      	bne.n	8008d70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d64:	4b07      	ldr	r3, [pc, #28]	@ (8008d84 <prvGetNextExpireTime+0x44>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	60fb      	str	r3, [r7, #12]
 8008d6e:	e001      	b.n	8008d74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008d70:	2300      	movs	r3, #0
 8008d72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008d74:	68fb      	ldr	r3, [r7, #12]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	20001318 	.word	0x20001318

08008d88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008d90:	f7ff fa2e 	bl	80081f0 <xTaskGetTickCount>
 8008d94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008d96:	4b0b      	ldr	r3, [pc, #44]	@ (8008dc4 <prvSampleTimeNow+0x3c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68fa      	ldr	r2, [r7, #12]
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d205      	bcs.n	8008dac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008da0:	f000 f93a 	bl	8009018 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2201      	movs	r2, #1
 8008da8:	601a      	str	r2, [r3, #0]
 8008daa:	e002      	b.n	8008db2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008db2:	4a04      	ldr	r2, [pc, #16]	@ (8008dc4 <prvSampleTimeNow+0x3c>)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008db8:	68fb      	ldr	r3, [r7, #12]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3710      	adds	r7, #16
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
 8008dc2:	bf00      	nop
 8008dc4:	20001328 	.word	0x20001328

08008dc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	607a      	str	r2, [r7, #4]
 8008dd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	68fa      	ldr	r2, [r7, #12]
 8008de4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008de6:	68ba      	ldr	r2, [r7, #8]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d812      	bhi.n	8008e14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	1ad2      	subs	r2, r2, r3
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	699b      	ldr	r3, [r3, #24]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d302      	bcc.n	8008e02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	617b      	str	r3, [r7, #20]
 8008e00:	e01b      	b.n	8008e3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e02:	4b10      	ldr	r3, [pc, #64]	@ (8008e44 <prvInsertTimerInActiveList+0x7c>)
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	3304      	adds	r3, #4
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	4610      	mov	r0, r2
 8008e0e:	f7fe f900 	bl	8007012 <vListInsert>
 8008e12:	e012      	b.n	8008e3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d206      	bcs.n	8008e2a <prvInsertTimerInActiveList+0x62>
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d302      	bcc.n	8008e2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008e24:	2301      	movs	r3, #1
 8008e26:	617b      	str	r3, [r7, #20]
 8008e28:	e007      	b.n	8008e3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e2a:	4b07      	ldr	r3, [pc, #28]	@ (8008e48 <prvInsertTimerInActiveList+0x80>)
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	3304      	adds	r3, #4
 8008e32:	4619      	mov	r1, r3
 8008e34:	4610      	mov	r0, r2
 8008e36:	f7fe f8ec 	bl	8007012 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008e3a:	697b      	ldr	r3, [r7, #20]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3718      	adds	r7, #24
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	2000131c 	.word	0x2000131c
 8008e48:	20001318 	.word	0x20001318

08008e4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b08e      	sub	sp, #56	@ 0x38
 8008e50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e52:	e0ce      	b.n	8008ff2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	da19      	bge.n	8008e8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008e5a:	1d3b      	adds	r3, r7, #4
 8008e5c:	3304      	adds	r3, #4
 8008e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d10b      	bne.n	8008e7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e6a:	f383 8811 	msr	BASEPRI, r3
 8008e6e:	f3bf 8f6f 	isb	sy
 8008e72:	f3bf 8f4f 	dsb	sy
 8008e76:	61fb      	str	r3, [r7, #28]
}
 8008e78:	bf00      	nop
 8008e7a:	bf00      	nop
 8008e7c:	e7fd      	b.n	8008e7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e84:	6850      	ldr	r0, [r2, #4]
 8008e86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e88:	6892      	ldr	r2, [r2, #8]
 8008e8a:	4611      	mov	r1, r2
 8008e8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f2c0 80ae 	blt.w	8008ff2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9c:	695b      	ldr	r3, [r3, #20]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d004      	beq.n	8008eac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fe f8ec 	bl	8007084 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008eac:	463b      	mov	r3, r7
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f7ff ff6a 	bl	8008d88 <prvSampleTimeNow>
 8008eb4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2b09      	cmp	r3, #9
 8008eba:	f200 8097 	bhi.w	8008fec <prvProcessReceivedCommands+0x1a0>
 8008ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec4 <prvProcessReceivedCommands+0x78>)
 8008ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec4:	08008eed 	.word	0x08008eed
 8008ec8:	08008eed 	.word	0x08008eed
 8008ecc:	08008eed 	.word	0x08008eed
 8008ed0:	08008f63 	.word	0x08008f63
 8008ed4:	08008f77 	.word	0x08008f77
 8008ed8:	08008fc3 	.word	0x08008fc3
 8008edc:	08008eed 	.word	0x08008eed
 8008ee0:	08008eed 	.word	0x08008eed
 8008ee4:	08008f63 	.word	0x08008f63
 8008ee8:	08008f77 	.word	0x08008f77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ef2:	f043 0301 	orr.w	r3, r3, #1
 8008ef6:	b2da      	uxtb	r2, r3
 8008ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f02:	699b      	ldr	r3, [r3, #24]
 8008f04:	18d1      	adds	r1, r2, r3
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f0c:	f7ff ff5c 	bl	8008dc8 <prvInsertTimerInActiveList>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d06c      	beq.n	8008ff0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f18:	6a1b      	ldr	r3, [r3, #32]
 8008f1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f24:	f003 0304 	and.w	r3, r3, #4
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d061      	beq.n	8008ff0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008f2c:	68ba      	ldr	r2, [r7, #8]
 8008f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f30:	699b      	ldr	r3, [r3, #24]
 8008f32:	441a      	add	r2, r3
 8008f34:	2300      	movs	r3, #0
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	2300      	movs	r3, #0
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f3e:	f7ff fe01 	bl	8008b44 <xTimerGenericCommand>
 8008f42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008f44:	6a3b      	ldr	r3, [r7, #32]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d152      	bne.n	8008ff0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4e:	f383 8811 	msr	BASEPRI, r3
 8008f52:	f3bf 8f6f 	isb	sy
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	61bb      	str	r3, [r7, #24]
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	e7fd      	b.n	8008f5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f68:	f023 0301 	bic.w	r3, r3, #1
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008f74:	e03d      	b.n	8008ff2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f7c:	f043 0301 	orr.w	r3, r3, #1
 8008f80:	b2da      	uxtb	r2, r3
 8008f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f90:	699b      	ldr	r3, [r3, #24]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d10b      	bne.n	8008fae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9a:	f383 8811 	msr	BASEPRI, r3
 8008f9e:	f3bf 8f6f 	isb	sy
 8008fa2:	f3bf 8f4f 	dsb	sy
 8008fa6:	617b      	str	r3, [r7, #20]
}
 8008fa8:	bf00      	nop
 8008faa:	bf00      	nop
 8008fac:	e7fd      	b.n	8008faa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb0:	699a      	ldr	r2, [r3, #24]
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb4:	18d1      	adds	r1, r2, r3
 8008fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fbc:	f7ff ff04 	bl	8008dc8 <prvInsertTimerInActiveList>
					break;
 8008fc0:	e017      	b.n	8008ff2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fc8:	f003 0302 	and.w	r3, r3, #2
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d103      	bne.n	8008fd8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008fd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fd2:	f000 fbe9 	bl	80097a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008fd6:	e00c      	b.n	8008ff2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fde:	f023 0301 	bic.w	r3, r3, #1
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008fea:	e002      	b.n	8008ff2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008fec:	bf00      	nop
 8008fee:	e000      	b.n	8008ff2 <prvProcessReceivedCommands+0x1a6>
					break;
 8008ff0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008ff2:	4b08      	ldr	r3, [pc, #32]	@ (8009014 <prvProcessReceivedCommands+0x1c8>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	1d39      	adds	r1, r7, #4
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f7fe fb16 	bl	800762c <xQueueReceive>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	f47f af26 	bne.w	8008e54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009008:	bf00      	nop
 800900a:	bf00      	nop
 800900c:	3730      	adds	r7, #48	@ 0x30
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	20001320 	.word	0x20001320

08009018 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b088      	sub	sp, #32
 800901c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800901e:	e049      	b.n	80090b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009020:	4b2e      	ldr	r3, [pc, #184]	@ (80090dc <prvSwitchTimerLists+0xc4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800902a:	4b2c      	ldr	r3, [pc, #176]	@ (80090dc <prvSwitchTimerLists+0xc4>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	3304      	adds	r3, #4
 8009038:	4618      	mov	r0, r3
 800903a:	f7fe f823 	bl	8007084 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800904c:	f003 0304 	and.w	r3, r3, #4
 8009050:	2b00      	cmp	r3, #0
 8009052:	d02f      	beq.n	80090b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	699b      	ldr	r3, [r3, #24]
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	4413      	add	r3, r2
 800905c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	429a      	cmp	r2, r3
 8009064:	d90e      	bls.n	8009084 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	68fa      	ldr	r2, [r7, #12]
 8009070:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009072:	4b1a      	ldr	r3, [pc, #104]	@ (80090dc <prvSwitchTimerLists+0xc4>)
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	3304      	adds	r3, #4
 800907a:	4619      	mov	r1, r3
 800907c:	4610      	mov	r0, r2
 800907e:	f7fd ffc8 	bl	8007012 <vListInsert>
 8009082:	e017      	b.n	80090b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009084:	2300      	movs	r3, #0
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	2300      	movs	r3, #0
 800908a:	693a      	ldr	r2, [r7, #16]
 800908c:	2100      	movs	r1, #0
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f7ff fd58 	bl	8008b44 <xTimerGenericCommand>
 8009094:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10b      	bne.n	80090b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800909c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	603b      	str	r3, [r7, #0]
}
 80090ae:	bf00      	nop
 80090b0:	bf00      	nop
 80090b2:	e7fd      	b.n	80090b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090b4:	4b09      	ldr	r3, [pc, #36]	@ (80090dc <prvSwitchTimerLists+0xc4>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d1b0      	bne.n	8009020 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80090be:	4b07      	ldr	r3, [pc, #28]	@ (80090dc <prvSwitchTimerLists+0xc4>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80090c4:	4b06      	ldr	r3, [pc, #24]	@ (80090e0 <prvSwitchTimerLists+0xc8>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a04      	ldr	r2, [pc, #16]	@ (80090dc <prvSwitchTimerLists+0xc4>)
 80090ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80090cc:	4a04      	ldr	r2, [pc, #16]	@ (80090e0 <prvSwitchTimerLists+0xc8>)
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	6013      	str	r3, [r2, #0]
}
 80090d2:	bf00      	nop
 80090d4:	3718      	adds	r7, #24
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	20001318 	.word	0x20001318
 80090e0:	2000131c 	.word	0x2000131c

080090e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80090ea:	f000 f96d 	bl	80093c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80090ee:	4b15      	ldr	r3, [pc, #84]	@ (8009144 <prvCheckForValidListAndQueue+0x60>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d120      	bne.n	8009138 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80090f6:	4814      	ldr	r0, [pc, #80]	@ (8009148 <prvCheckForValidListAndQueue+0x64>)
 80090f8:	f7fd ff3a 	bl	8006f70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80090fc:	4813      	ldr	r0, [pc, #76]	@ (800914c <prvCheckForValidListAndQueue+0x68>)
 80090fe:	f7fd ff37 	bl	8006f70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009102:	4b13      	ldr	r3, [pc, #76]	@ (8009150 <prvCheckForValidListAndQueue+0x6c>)
 8009104:	4a10      	ldr	r2, [pc, #64]	@ (8009148 <prvCheckForValidListAndQueue+0x64>)
 8009106:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009108:	4b12      	ldr	r3, [pc, #72]	@ (8009154 <prvCheckForValidListAndQueue+0x70>)
 800910a:	4a10      	ldr	r2, [pc, #64]	@ (800914c <prvCheckForValidListAndQueue+0x68>)
 800910c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800910e:	2300      	movs	r3, #0
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	4b11      	ldr	r3, [pc, #68]	@ (8009158 <prvCheckForValidListAndQueue+0x74>)
 8009114:	4a11      	ldr	r2, [pc, #68]	@ (800915c <prvCheckForValidListAndQueue+0x78>)
 8009116:	2110      	movs	r1, #16
 8009118:	200a      	movs	r0, #10
 800911a:	f7fe f847 	bl	80071ac <xQueueGenericCreateStatic>
 800911e:	4603      	mov	r3, r0
 8009120:	4a08      	ldr	r2, [pc, #32]	@ (8009144 <prvCheckForValidListAndQueue+0x60>)
 8009122:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009124:	4b07      	ldr	r3, [pc, #28]	@ (8009144 <prvCheckForValidListAndQueue+0x60>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d005      	beq.n	8009138 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800912c:	4b05      	ldr	r3, [pc, #20]	@ (8009144 <prvCheckForValidListAndQueue+0x60>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	490b      	ldr	r1, [pc, #44]	@ (8009160 <prvCheckForValidListAndQueue+0x7c>)
 8009132:	4618      	mov	r0, r3
 8009134:	f7fe fcee 	bl	8007b14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009138:	f000 f978 	bl	800942c <vPortExitCritical>
}
 800913c:	bf00      	nop
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	20001320 	.word	0x20001320
 8009148:	200012f0 	.word	0x200012f0
 800914c:	20001304 	.word	0x20001304
 8009150:	20001318 	.word	0x20001318
 8009154:	2000131c 	.word	0x2000131c
 8009158:	200013cc 	.word	0x200013cc
 800915c:	2000132c 	.word	0x2000132c
 8009160:	0800e9c4 	.word	0x0800e9c4

08009164 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009164:	b480      	push	{r7}
 8009166:	b085      	sub	sp, #20
 8009168:	af00      	add	r7, sp, #0
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	3b04      	subs	r3, #4
 8009174:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800917c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3b04      	subs	r3, #4
 8009182:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	f023 0201 	bic.w	r2, r3, #1
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	3b04      	subs	r3, #4
 8009192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009194:	4a0c      	ldr	r2, [pc, #48]	@ (80091c8 <pxPortInitialiseStack+0x64>)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	3b14      	subs	r3, #20
 800919e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091a0:	687a      	ldr	r2, [r7, #4]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	3b04      	subs	r3, #4
 80091aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f06f 0202 	mvn.w	r2, #2
 80091b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	3b20      	subs	r3, #32
 80091b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091ba:	68fb      	ldr	r3, [r7, #12]
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3714      	adds	r7, #20
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	080091cd 	.word	0x080091cd

080091cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091cc:	b480      	push	{r7}
 80091ce:	b085      	sub	sp, #20
 80091d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80091d2:	2300      	movs	r3, #0
 80091d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091d6:	4b13      	ldr	r3, [pc, #76]	@ (8009224 <prvTaskExitError+0x58>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091de:	d00b      	beq.n	80091f8 <prvTaskExitError+0x2c>
	__asm volatile
 80091e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e4:	f383 8811 	msr	BASEPRI, r3
 80091e8:	f3bf 8f6f 	isb	sy
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	60fb      	str	r3, [r7, #12]
}
 80091f2:	bf00      	nop
 80091f4:	bf00      	nop
 80091f6:	e7fd      	b.n	80091f4 <prvTaskExitError+0x28>
	__asm volatile
 80091f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091fc:	f383 8811 	msr	BASEPRI, r3
 8009200:	f3bf 8f6f 	isb	sy
 8009204:	f3bf 8f4f 	dsb	sy
 8009208:	60bb      	str	r3, [r7, #8]
}
 800920a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800920c:	bf00      	nop
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d0fc      	beq.n	800920e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009214:	bf00      	nop
 8009216:	bf00      	nop
 8009218:	3714      	adds	r7, #20
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	20000068 	.word	0x20000068
	...

08009230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009230:	4b07      	ldr	r3, [pc, #28]	@ (8009250 <pxCurrentTCBConst2>)
 8009232:	6819      	ldr	r1, [r3, #0]
 8009234:	6808      	ldr	r0, [r1, #0]
 8009236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923a:	f380 8809 	msr	PSP, r0
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	f04f 0000 	mov.w	r0, #0
 8009246:	f380 8811 	msr	BASEPRI, r0
 800924a:	4770      	bx	lr
 800924c:	f3af 8000 	nop.w

08009250 <pxCurrentTCBConst2>:
 8009250:	20000df0 	.word	0x20000df0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009254:	bf00      	nop
 8009256:	bf00      	nop

08009258 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009258:	4808      	ldr	r0, [pc, #32]	@ (800927c <prvPortStartFirstTask+0x24>)
 800925a:	6800      	ldr	r0, [r0, #0]
 800925c:	6800      	ldr	r0, [r0, #0]
 800925e:	f380 8808 	msr	MSP, r0
 8009262:	f04f 0000 	mov.w	r0, #0
 8009266:	f380 8814 	msr	CONTROL, r0
 800926a:	b662      	cpsie	i
 800926c:	b661      	cpsie	f
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	df00      	svc	0
 8009278:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800927a:	bf00      	nop
 800927c:	e000ed08 	.word	0xe000ed08

08009280 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009286:	4b47      	ldr	r3, [pc, #284]	@ (80093a4 <xPortStartScheduler+0x124>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a47      	ldr	r2, [pc, #284]	@ (80093a8 <xPortStartScheduler+0x128>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d10b      	bne.n	80092a8 <xPortStartScheduler+0x28>
	__asm volatile
 8009290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009294:	f383 8811 	msr	BASEPRI, r3
 8009298:	f3bf 8f6f 	isb	sy
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	60fb      	str	r3, [r7, #12]
}
 80092a2:	bf00      	nop
 80092a4:	bf00      	nop
 80092a6:	e7fd      	b.n	80092a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80092a8:	4b3e      	ldr	r3, [pc, #248]	@ (80093a4 <xPortStartScheduler+0x124>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4a3f      	ldr	r2, [pc, #252]	@ (80093ac <xPortStartScheduler+0x12c>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d10b      	bne.n	80092ca <xPortStartScheduler+0x4a>
	__asm volatile
 80092b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b6:	f383 8811 	msr	BASEPRI, r3
 80092ba:	f3bf 8f6f 	isb	sy
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	613b      	str	r3, [r7, #16]
}
 80092c4:	bf00      	nop
 80092c6:	bf00      	nop
 80092c8:	e7fd      	b.n	80092c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80092ca:	4b39      	ldr	r3, [pc, #228]	@ (80093b0 <xPortStartScheduler+0x130>)
 80092cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	781b      	ldrb	r3, [r3, #0]
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	22ff      	movs	r2, #255	@ 0xff
 80092da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092e4:	78fb      	ldrb	r3, [r7, #3]
 80092e6:	b2db      	uxtb	r3, r3
 80092e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80092ec:	b2da      	uxtb	r2, r3
 80092ee:	4b31      	ldr	r3, [pc, #196]	@ (80093b4 <xPortStartScheduler+0x134>)
 80092f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092f2:	4b31      	ldr	r3, [pc, #196]	@ (80093b8 <xPortStartScheduler+0x138>)
 80092f4:	2207      	movs	r2, #7
 80092f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092f8:	e009      	b.n	800930e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80092fa:	4b2f      	ldr	r3, [pc, #188]	@ (80093b8 <xPortStartScheduler+0x138>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3b01      	subs	r3, #1
 8009300:	4a2d      	ldr	r2, [pc, #180]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009302:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009304:	78fb      	ldrb	r3, [r7, #3]
 8009306:	b2db      	uxtb	r3, r3
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	b2db      	uxtb	r3, r3
 800930c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800930e:	78fb      	ldrb	r3, [r7, #3]
 8009310:	b2db      	uxtb	r3, r3
 8009312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009316:	2b80      	cmp	r3, #128	@ 0x80
 8009318:	d0ef      	beq.n	80092fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800931a:	4b27      	ldr	r3, [pc, #156]	@ (80093b8 <xPortStartScheduler+0x138>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f1c3 0307 	rsb	r3, r3, #7
 8009322:	2b04      	cmp	r3, #4
 8009324:	d00b      	beq.n	800933e <xPortStartScheduler+0xbe>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	60bb      	str	r3, [r7, #8]
}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	e7fd      	b.n	800933a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800933e:	4b1e      	ldr	r3, [pc, #120]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	021b      	lsls	r3, r3, #8
 8009344:	4a1c      	ldr	r2, [pc, #112]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009346:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009348:	4b1b      	ldr	r3, [pc, #108]	@ (80093b8 <xPortStartScheduler+0x138>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009350:	4a19      	ldr	r2, [pc, #100]	@ (80093b8 <xPortStartScheduler+0x138>)
 8009352:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	b2da      	uxtb	r2, r3
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800935c:	4b17      	ldr	r3, [pc, #92]	@ (80093bc <xPortStartScheduler+0x13c>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a16      	ldr	r2, [pc, #88]	@ (80093bc <xPortStartScheduler+0x13c>)
 8009362:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009366:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009368:	4b14      	ldr	r3, [pc, #80]	@ (80093bc <xPortStartScheduler+0x13c>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a13      	ldr	r2, [pc, #76]	@ (80093bc <xPortStartScheduler+0x13c>)
 800936e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009372:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009374:	f000 f8da 	bl	800952c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009378:	4b11      	ldr	r3, [pc, #68]	@ (80093c0 <xPortStartScheduler+0x140>)
 800937a:	2200      	movs	r2, #0
 800937c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800937e:	f000 f8f9 	bl	8009574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009382:	4b10      	ldr	r3, [pc, #64]	@ (80093c4 <xPortStartScheduler+0x144>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a0f      	ldr	r2, [pc, #60]	@ (80093c4 <xPortStartScheduler+0x144>)
 8009388:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800938c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800938e:	f7ff ff63 	bl	8009258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009392:	f7ff f809 	bl	80083a8 <vTaskSwitchContext>
	prvTaskExitError();
 8009396:	f7ff ff19 	bl	80091cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3718      	adds	r7, #24
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	e000ed00 	.word	0xe000ed00
 80093a8:	410fc271 	.word	0x410fc271
 80093ac:	410fc270 	.word	0x410fc270
 80093b0:	e000e400 	.word	0xe000e400
 80093b4:	2000141c 	.word	0x2000141c
 80093b8:	20001420 	.word	0x20001420
 80093bc:	e000ed20 	.word	0xe000ed20
 80093c0:	20000068 	.word	0x20000068
 80093c4:	e000ef34 	.word	0xe000ef34

080093c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80093c8:	b480      	push	{r7}
 80093ca:	b083      	sub	sp, #12
 80093cc:	af00      	add	r7, sp, #0
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	607b      	str	r3, [r7, #4]
}
 80093e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80093e2:	4b10      	ldr	r3, [pc, #64]	@ (8009424 <vPortEnterCritical+0x5c>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	3301      	adds	r3, #1
 80093e8:	4a0e      	ldr	r2, [pc, #56]	@ (8009424 <vPortEnterCritical+0x5c>)
 80093ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80093ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009424 <vPortEnterCritical+0x5c>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d110      	bne.n	8009416 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80093f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009428 <vPortEnterCritical+0x60>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00b      	beq.n	8009416 <vPortEnterCritical+0x4e>
	__asm volatile
 80093fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009402:	f383 8811 	msr	BASEPRI, r3
 8009406:	f3bf 8f6f 	isb	sy
 800940a:	f3bf 8f4f 	dsb	sy
 800940e:	603b      	str	r3, [r7, #0]
}
 8009410:	bf00      	nop
 8009412:	bf00      	nop
 8009414:	e7fd      	b.n	8009412 <vPortEnterCritical+0x4a>
	}
}
 8009416:	bf00      	nop
 8009418:	370c      	adds	r7, #12
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
 8009422:	bf00      	nop
 8009424:	20000068 	.word	0x20000068
 8009428:	e000ed04 	.word	0xe000ed04

0800942c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009432:	4b12      	ldr	r3, [pc, #72]	@ (800947c <vPortExitCritical+0x50>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10b      	bne.n	8009452 <vPortExitCritical+0x26>
	__asm volatile
 800943a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943e:	f383 8811 	msr	BASEPRI, r3
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	f3bf 8f4f 	dsb	sy
 800944a:	607b      	str	r3, [r7, #4]
}
 800944c:	bf00      	nop
 800944e:	bf00      	nop
 8009450:	e7fd      	b.n	800944e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009452:	4b0a      	ldr	r3, [pc, #40]	@ (800947c <vPortExitCritical+0x50>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	3b01      	subs	r3, #1
 8009458:	4a08      	ldr	r2, [pc, #32]	@ (800947c <vPortExitCritical+0x50>)
 800945a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800945c:	4b07      	ldr	r3, [pc, #28]	@ (800947c <vPortExitCritical+0x50>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d105      	bne.n	8009470 <vPortExitCritical+0x44>
 8009464:	2300      	movs	r3, #0
 8009466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	f383 8811 	msr	BASEPRI, r3
}
 800946e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr
 800947c:	20000068 	.word	0x20000068

08009480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009480:	f3ef 8009 	mrs	r0, PSP
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	4b15      	ldr	r3, [pc, #84]	@ (80094e0 <pxCurrentTCBConst>)
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	f01e 0f10 	tst.w	lr, #16
 8009490:	bf08      	it	eq
 8009492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949a:	6010      	str	r0, [r2, #0]
 800949c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80094a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80094a4:	f380 8811 	msr	BASEPRI, r0
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	f3bf 8f6f 	isb	sy
 80094b0:	f7fe ff7a 	bl	80083a8 <vTaskSwitchContext>
 80094b4:	f04f 0000 	mov.w	r0, #0
 80094b8:	f380 8811 	msr	BASEPRI, r0
 80094bc:	bc09      	pop	{r0, r3}
 80094be:	6819      	ldr	r1, [r3, #0]
 80094c0:	6808      	ldr	r0, [r1, #0]
 80094c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c6:	f01e 0f10 	tst.w	lr, #16
 80094ca:	bf08      	it	eq
 80094cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094d0:	f380 8809 	msr	PSP, r0
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	f3af 8000 	nop.w

080094e0 <pxCurrentTCBConst>:
 80094e0:	20000df0 	.word	0x20000df0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094e4:	bf00      	nop
 80094e6:	bf00      	nop

080094e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
	__asm volatile
 80094ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f2:	f383 8811 	msr	BASEPRI, r3
 80094f6:	f3bf 8f6f 	isb	sy
 80094fa:	f3bf 8f4f 	dsb	sy
 80094fe:	607b      	str	r3, [r7, #4]
}
 8009500:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009502:	f7fe fe97 	bl	8008234 <xTaskIncrementTick>
 8009506:	4603      	mov	r3, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d003      	beq.n	8009514 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800950c:	4b06      	ldr	r3, [pc, #24]	@ (8009528 <xPortSysTickHandler+0x40>)
 800950e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009512:	601a      	str	r2, [r3, #0]
 8009514:	2300      	movs	r3, #0
 8009516:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	f383 8811 	msr	BASEPRI, r3
}
 800951e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009520:	bf00      	nop
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	e000ed04 	.word	0xe000ed04

0800952c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800952c:	b480      	push	{r7}
 800952e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009530:	4b0b      	ldr	r3, [pc, #44]	@ (8009560 <vPortSetupTimerInterrupt+0x34>)
 8009532:	2200      	movs	r2, #0
 8009534:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009536:	4b0b      	ldr	r3, [pc, #44]	@ (8009564 <vPortSetupTimerInterrupt+0x38>)
 8009538:	2200      	movs	r2, #0
 800953a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800953c:	4b0a      	ldr	r3, [pc, #40]	@ (8009568 <vPortSetupTimerInterrupt+0x3c>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a0a      	ldr	r2, [pc, #40]	@ (800956c <vPortSetupTimerInterrupt+0x40>)
 8009542:	fba2 2303 	umull	r2, r3, r2, r3
 8009546:	099b      	lsrs	r3, r3, #6
 8009548:	4a09      	ldr	r2, [pc, #36]	@ (8009570 <vPortSetupTimerInterrupt+0x44>)
 800954a:	3b01      	subs	r3, #1
 800954c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800954e:	4b04      	ldr	r3, [pc, #16]	@ (8009560 <vPortSetupTimerInterrupt+0x34>)
 8009550:	2207      	movs	r2, #7
 8009552:	601a      	str	r2, [r3, #0]
}
 8009554:	bf00      	nop
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	e000e010 	.word	0xe000e010
 8009564:	e000e018 	.word	0xe000e018
 8009568:	2000005c 	.word	0x2000005c
 800956c:	10624dd3 	.word	0x10624dd3
 8009570:	e000e014 	.word	0xe000e014

08009574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009574:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009584 <vPortEnableVFP+0x10>
 8009578:	6801      	ldr	r1, [r0, #0]
 800957a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800957e:	6001      	str	r1, [r0, #0]
 8009580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009582:	bf00      	nop
 8009584:	e000ed88 	.word	0xe000ed88

08009588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800958e:	f3ef 8305 	mrs	r3, IPSR
 8009592:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2b0f      	cmp	r3, #15
 8009598:	d915      	bls.n	80095c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800959a:	4a18      	ldr	r2, [pc, #96]	@ (80095fc <vPortValidateInterruptPriority+0x74>)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	4413      	add	r3, r2
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80095a4:	4b16      	ldr	r3, [pc, #88]	@ (8009600 <vPortValidateInterruptPriority+0x78>)
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	7afa      	ldrb	r2, [r7, #11]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d20b      	bcs.n	80095c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80095ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b2:	f383 8811 	msr	BASEPRI, r3
 80095b6:	f3bf 8f6f 	isb	sy
 80095ba:	f3bf 8f4f 	dsb	sy
 80095be:	607b      	str	r3, [r7, #4]
}
 80095c0:	bf00      	nop
 80095c2:	bf00      	nop
 80095c4:	e7fd      	b.n	80095c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009604 <vPortValidateInterruptPriority+0x7c>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80095ce:	4b0e      	ldr	r3, [pc, #56]	@ (8009608 <vPortValidateInterruptPriority+0x80>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d90b      	bls.n	80095ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80095d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095da:	f383 8811 	msr	BASEPRI, r3
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	f3bf 8f4f 	dsb	sy
 80095e6:	603b      	str	r3, [r7, #0]
}
 80095e8:	bf00      	nop
 80095ea:	bf00      	nop
 80095ec:	e7fd      	b.n	80095ea <vPortValidateInterruptPriority+0x62>
	}
 80095ee:	bf00      	nop
 80095f0:	3714      	adds	r7, #20
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	e000e3f0 	.word	0xe000e3f0
 8009600:	2000141c 	.word	0x2000141c
 8009604:	e000ed0c 	.word	0xe000ed0c
 8009608:	20001420 	.word	0x20001420

0800960c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b08a      	sub	sp, #40	@ 0x28
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009614:	2300      	movs	r3, #0
 8009616:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009618:	f7fe fd3e 	bl	8008098 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800961c:	4b5c      	ldr	r3, [pc, #368]	@ (8009790 <pvPortMalloc+0x184>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009624:	f000 f924 	bl	8009870 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009628:	4b5a      	ldr	r3, [pc, #360]	@ (8009794 <pvPortMalloc+0x188>)
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4013      	ands	r3, r2
 8009630:	2b00      	cmp	r3, #0
 8009632:	f040 8095 	bne.w	8009760 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d01e      	beq.n	800967a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800963c:	2208      	movs	r2, #8
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	4413      	add	r3, r2
 8009642:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f003 0307 	and.w	r3, r3, #7
 800964a:	2b00      	cmp	r3, #0
 800964c:	d015      	beq.n	800967a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f023 0307 	bic.w	r3, r3, #7
 8009654:	3308      	adds	r3, #8
 8009656:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f003 0307 	and.w	r3, r3, #7
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00b      	beq.n	800967a <pvPortMalloc+0x6e>
	__asm volatile
 8009662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009666:	f383 8811 	msr	BASEPRI, r3
 800966a:	f3bf 8f6f 	isb	sy
 800966e:	f3bf 8f4f 	dsb	sy
 8009672:	617b      	str	r3, [r7, #20]
}
 8009674:	bf00      	nop
 8009676:	bf00      	nop
 8009678:	e7fd      	b.n	8009676 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d06f      	beq.n	8009760 <pvPortMalloc+0x154>
 8009680:	4b45      	ldr	r3, [pc, #276]	@ (8009798 <pvPortMalloc+0x18c>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	429a      	cmp	r2, r3
 8009688:	d86a      	bhi.n	8009760 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800968a:	4b44      	ldr	r3, [pc, #272]	@ (800979c <pvPortMalloc+0x190>)
 800968c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800968e:	4b43      	ldr	r3, [pc, #268]	@ (800979c <pvPortMalloc+0x190>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009694:	e004      	b.n	80096a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009698:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800969a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80096a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d903      	bls.n	80096b2 <pvPortMalloc+0xa6>
 80096aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d1f1      	bne.n	8009696 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80096b2:	4b37      	ldr	r3, [pc, #220]	@ (8009790 <pvPortMalloc+0x184>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d051      	beq.n	8009760 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80096bc:	6a3b      	ldr	r3, [r7, #32]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2208      	movs	r2, #8
 80096c2:	4413      	add	r3, r2
 80096c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c8:	681a      	ldr	r2, [r3, #0]
 80096ca:	6a3b      	ldr	r3, [r7, #32]
 80096cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	1ad2      	subs	r2, r2, r3
 80096d6:	2308      	movs	r3, #8
 80096d8:	005b      	lsls	r3, r3, #1
 80096da:	429a      	cmp	r2, r3
 80096dc:	d920      	bls.n	8009720 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4413      	add	r3, r2
 80096e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	f003 0307 	and.w	r3, r3, #7
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <pvPortMalloc+0xfc>
	__asm volatile
 80096f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	613b      	str	r3, [r7, #16]
}
 8009702:	bf00      	nop
 8009704:	bf00      	nop
 8009706:	e7fd      	b.n	8009704 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	1ad2      	subs	r2, r2, r3
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800971a:	69b8      	ldr	r0, [r7, #24]
 800971c:	f000 f90a 	bl	8009934 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009720:	4b1d      	ldr	r3, [pc, #116]	@ (8009798 <pvPortMalloc+0x18c>)
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	4a1b      	ldr	r2, [pc, #108]	@ (8009798 <pvPortMalloc+0x18c>)
 800972c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800972e:	4b1a      	ldr	r3, [pc, #104]	@ (8009798 <pvPortMalloc+0x18c>)
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	4b1b      	ldr	r3, [pc, #108]	@ (80097a0 <pvPortMalloc+0x194>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	429a      	cmp	r2, r3
 8009738:	d203      	bcs.n	8009742 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800973a:	4b17      	ldr	r3, [pc, #92]	@ (8009798 <pvPortMalloc+0x18c>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a18      	ldr	r2, [pc, #96]	@ (80097a0 <pvPortMalloc+0x194>)
 8009740:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	4b13      	ldr	r3, [pc, #76]	@ (8009794 <pvPortMalloc+0x188>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	431a      	orrs	r2, r3
 800974c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009752:	2200      	movs	r2, #0
 8009754:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009756:	4b13      	ldr	r3, [pc, #76]	@ (80097a4 <pvPortMalloc+0x198>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3301      	adds	r3, #1
 800975c:	4a11      	ldr	r2, [pc, #68]	@ (80097a4 <pvPortMalloc+0x198>)
 800975e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009760:	f7fe fca8 	bl	80080b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	f003 0307 	and.w	r3, r3, #7
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00b      	beq.n	8009786 <pvPortMalloc+0x17a>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	60fb      	str	r3, [r7, #12]
}
 8009780:	bf00      	nop
 8009782:	bf00      	nop
 8009784:	e7fd      	b.n	8009782 <pvPortMalloc+0x176>
	return pvReturn;
 8009786:	69fb      	ldr	r3, [r7, #28]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3728      	adds	r7, #40	@ 0x28
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	2000dc2c 	.word	0x2000dc2c
 8009794:	2000dc40 	.word	0x2000dc40
 8009798:	2000dc30 	.word	0x2000dc30
 800979c:	2000dc24 	.word	0x2000dc24
 80097a0:	2000dc34 	.word	0x2000dc34
 80097a4:	2000dc38 	.word	0x2000dc38

080097a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d04f      	beq.n	800985a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80097ba:	2308      	movs	r3, #8
 80097bc:	425b      	negs	r3, r3
 80097be:	697a      	ldr	r2, [r7, #20]
 80097c0:	4413      	add	r3, r2
 80097c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	4b25      	ldr	r3, [pc, #148]	@ (8009864 <vPortFree+0xbc>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4013      	ands	r3, r2
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d10b      	bne.n	80097ee <vPortFree+0x46>
	__asm volatile
 80097d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097da:	f383 8811 	msr	BASEPRI, r3
 80097de:	f3bf 8f6f 	isb	sy
 80097e2:	f3bf 8f4f 	dsb	sy
 80097e6:	60fb      	str	r3, [r7, #12]
}
 80097e8:	bf00      	nop
 80097ea:	bf00      	nop
 80097ec:	e7fd      	b.n	80097ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00b      	beq.n	800980e <vPortFree+0x66>
	__asm volatile
 80097f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fa:	f383 8811 	msr	BASEPRI, r3
 80097fe:	f3bf 8f6f 	isb	sy
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	60bb      	str	r3, [r7, #8]
}
 8009808:	bf00      	nop
 800980a:	bf00      	nop
 800980c:	e7fd      	b.n	800980a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	4b14      	ldr	r3, [pc, #80]	@ (8009864 <vPortFree+0xbc>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4013      	ands	r3, r2
 8009818:	2b00      	cmp	r3, #0
 800981a:	d01e      	beq.n	800985a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d11a      	bne.n	800985a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	685a      	ldr	r2, [r3, #4]
 8009828:	4b0e      	ldr	r3, [pc, #56]	@ (8009864 <vPortFree+0xbc>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	43db      	mvns	r3, r3
 800982e:	401a      	ands	r2, r3
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009834:	f7fe fc30 	bl	8008098 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	685a      	ldr	r2, [r3, #4]
 800983c:	4b0a      	ldr	r3, [pc, #40]	@ (8009868 <vPortFree+0xc0>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4413      	add	r3, r2
 8009842:	4a09      	ldr	r2, [pc, #36]	@ (8009868 <vPortFree+0xc0>)
 8009844:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009846:	6938      	ldr	r0, [r7, #16]
 8009848:	f000 f874 	bl	8009934 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800984c:	4b07      	ldr	r3, [pc, #28]	@ (800986c <vPortFree+0xc4>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	3301      	adds	r3, #1
 8009852:	4a06      	ldr	r2, [pc, #24]	@ (800986c <vPortFree+0xc4>)
 8009854:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009856:	f7fe fc2d 	bl	80080b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800985a:	bf00      	nop
 800985c:	3718      	adds	r7, #24
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	2000dc40 	.word	0x2000dc40
 8009868:	2000dc30 	.word	0x2000dc30
 800986c:	2000dc3c 	.word	0x2000dc3c

08009870 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009876:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800987a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800987c:	4b27      	ldr	r3, [pc, #156]	@ (800991c <prvHeapInit+0xac>)
 800987e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f003 0307 	and.w	r3, r3, #7
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00c      	beq.n	80098a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	3307      	adds	r3, #7
 800988e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f023 0307 	bic.w	r3, r3, #7
 8009896:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	1ad3      	subs	r3, r2, r3
 800989e:	4a1f      	ldr	r2, [pc, #124]	@ (800991c <prvHeapInit+0xac>)
 80098a0:	4413      	add	r3, r2
 80098a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80098a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009920 <prvHeapInit+0xb0>)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80098ae:	4b1c      	ldr	r3, [pc, #112]	@ (8009920 <prvHeapInit+0xb0>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	68ba      	ldr	r2, [r7, #8]
 80098b8:	4413      	add	r3, r2
 80098ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80098bc:	2208      	movs	r2, #8
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	1a9b      	subs	r3, r3, r2
 80098c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f023 0307 	bic.w	r3, r3, #7
 80098ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	4a15      	ldr	r2, [pc, #84]	@ (8009924 <prvHeapInit+0xb4>)
 80098d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80098d2:	4b14      	ldr	r3, [pc, #80]	@ (8009924 <prvHeapInit+0xb4>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	2200      	movs	r2, #0
 80098d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80098da:	4b12      	ldr	r3, [pc, #72]	@ (8009924 <prvHeapInit+0xb4>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2200      	movs	r2, #0
 80098e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	68fa      	ldr	r2, [r7, #12]
 80098ea:	1ad2      	subs	r2, r2, r3
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80098f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009924 <prvHeapInit+0xb4>)
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	4a0a      	ldr	r2, [pc, #40]	@ (8009928 <prvHeapInit+0xb8>)
 80098fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	4a09      	ldr	r2, [pc, #36]	@ (800992c <prvHeapInit+0xbc>)
 8009906:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009908:	4b09      	ldr	r3, [pc, #36]	@ (8009930 <prvHeapInit+0xc0>)
 800990a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800990e:	601a      	str	r2, [r3, #0]
}
 8009910:	bf00      	nop
 8009912:	3714      	adds	r7, #20
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr
 800991c:	20001424 	.word	0x20001424
 8009920:	2000dc24 	.word	0x2000dc24
 8009924:	2000dc2c 	.word	0x2000dc2c
 8009928:	2000dc34 	.word	0x2000dc34
 800992c:	2000dc30 	.word	0x2000dc30
 8009930:	2000dc40 	.word	0x2000dc40

08009934 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800993c:	4b28      	ldr	r3, [pc, #160]	@ (80099e0 <prvInsertBlockIntoFreeList+0xac>)
 800993e:	60fb      	str	r3, [r7, #12]
 8009940:	e002      	b.n	8009948 <prvInsertBlockIntoFreeList+0x14>
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	60fb      	str	r3, [r7, #12]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	429a      	cmp	r2, r3
 8009950:	d8f7      	bhi.n	8009942 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	68ba      	ldr	r2, [r7, #8]
 800995c:	4413      	add	r3, r2
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	429a      	cmp	r2, r3
 8009962:	d108      	bne.n	8009976 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	685a      	ldr	r2, [r3, #4]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	441a      	add	r2, r3
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	68ba      	ldr	r2, [r7, #8]
 8009980:	441a      	add	r2, r3
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	429a      	cmp	r2, r3
 8009988:	d118      	bne.n	80099bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	4b15      	ldr	r3, [pc, #84]	@ (80099e4 <prvInsertBlockIntoFreeList+0xb0>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	429a      	cmp	r2, r3
 8009994:	d00d      	beq.n	80099b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	685a      	ldr	r2, [r3, #4]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	441a      	add	r2, r3
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	601a      	str	r2, [r3, #0]
 80099b0:	e008      	b.n	80099c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80099b2:	4b0c      	ldr	r3, [pc, #48]	@ (80099e4 <prvInsertBlockIntoFreeList+0xb0>)
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	e003      	b.n	80099c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d002      	beq.n	80099d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099d2:	bf00      	nop
 80099d4:	3714      	adds	r7, #20
 80099d6:	46bd      	mov	sp, r7
 80099d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop
 80099e0:	2000dc24 	.word	0x2000dc24
 80099e4:	2000dc2c 	.word	0x2000dc2c

080099e8 <__NVIC_EnableIRQ>:
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	4603      	mov	r3, r0
 80099f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80099f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	db0b      	blt.n	8009a12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80099fa:	79fb      	ldrb	r3, [r7, #7]
 80099fc:	f003 021f 	and.w	r2, r3, #31
 8009a00:	4907      	ldr	r1, [pc, #28]	@ (8009a20 <__NVIC_EnableIRQ+0x38>)
 8009a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a06:	095b      	lsrs	r3, r3, #5
 8009a08:	2001      	movs	r0, #1
 8009a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8009a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009a12:	bf00      	nop
 8009a14:	370c      	adds	r7, #12
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	e000e100 	.word	0xe000e100

08009a24 <__NVIC_SetPriority>:
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	6039      	str	r1, [r7, #0]
 8009a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	db0a      	blt.n	8009a4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	b2da      	uxtb	r2, r3
 8009a3c:	490c      	ldr	r1, [pc, #48]	@ (8009a70 <__NVIC_SetPriority+0x4c>)
 8009a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a42:	0112      	lsls	r2, r2, #4
 8009a44:	b2d2      	uxtb	r2, r2
 8009a46:	440b      	add	r3, r1
 8009a48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009a4c:	e00a      	b.n	8009a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	b2da      	uxtb	r2, r3
 8009a52:	4908      	ldr	r1, [pc, #32]	@ (8009a74 <__NVIC_SetPriority+0x50>)
 8009a54:	79fb      	ldrb	r3, [r7, #7]
 8009a56:	f003 030f 	and.w	r3, r3, #15
 8009a5a:	3b04      	subs	r3, #4
 8009a5c:	0112      	lsls	r2, r2, #4
 8009a5e:	b2d2      	uxtb	r2, r2
 8009a60:	440b      	add	r3, r1
 8009a62:	761a      	strb	r2, [r3, #24]
}
 8009a64:	bf00      	nop
 8009a66:	370c      	adds	r7, #12
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr
 8009a70:	e000e100 	.word	0xe000e100
 8009a74:	e000ed00 	.word	0xe000ed00

08009a78 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a88:	2b40      	cmp	r3, #64	@ 0x40
 8009a8a:	bf0c      	ite	eq
 8009a8c:	2301      	moveq	r3, #1
 8009a8e:	2300      	movne	r3, #0
 8009a90:	b2db      	uxtb	r3, r3
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	370c      	adds	r7, #12
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr

08009a9e <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8009a9e:	b480      	push	{r7}
 8009aa0:	b083      	sub	sp, #12
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aae:	2b80      	cmp	r3, #128	@ 0x80
 8009ab0:	bf0c      	ite	eq
 8009ab2:	2301      	moveq	r3, #1
 8009ab4:	2300      	movne	r3, #0
 8009ab6:	b2db      	uxtb	r3, r3
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <LL_USART_ClearFlag_TC>:
  * @rmtoll SR           TC            LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009ad2:	601a      	str	r2, [r3, #0]
}
 8009ad4:	bf00      	nop
 8009ad6:	370c      	adds	r7, #12
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b089      	sub	sp, #36	@ 0x24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	330c      	adds	r3, #12
 8009aec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	e853 3f00 	ldrex	r3, [r3]
 8009af4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009afc:	61fb      	str	r3, [r7, #28]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	330c      	adds	r3, #12
 8009b02:	69fa      	ldr	r2, [r7, #28]
 8009b04:	61ba      	str	r2, [r7, #24]
 8009b06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b08:	6979      	ldr	r1, [r7, #20]
 8009b0a:	69ba      	ldr	r2, [r7, #24]
 8009b0c:	e841 2300 	strex	r3, r2, [r1]
 8009b10:	613b      	str	r3, [r7, #16]
   return(result);
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d1e7      	bne.n	8009ae8 <LL_USART_EnableIT_TC+0x8>
}
 8009b18:	bf00      	nop
 8009b1a:	bf00      	nop
 8009b1c:	3724      	adds	r7, #36	@ 0x24
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr

08009b26 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 8009b26:	b480      	push	{r7}
 8009b28:	b089      	sub	sp, #36	@ 0x24
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	330c      	adds	r3, #12
 8009b32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	e853 3f00 	ldrex	r3, [r3]
 8009b3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b42:	61fb      	str	r3, [r7, #28]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	330c      	adds	r3, #12
 8009b48:	69fa      	ldr	r2, [r7, #28]
 8009b4a:	61ba      	str	r2, [r7, #24]
 8009b4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4e:	6979      	ldr	r1, [r7, #20]
 8009b50:	69ba      	ldr	r2, [r7, #24]
 8009b52:	e841 2300 	strex	r3, r2, [r1]
 8009b56:	613b      	str	r3, [r7, #16]
   return(result);
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d1e7      	bne.n	8009b2e <LL_USART_EnableIT_TXE+0x8>
}
 8009b5e:	bf00      	nop
 8009b60:	bf00      	nop
 8009b62:	3724      	adds	r7, #36	@ 0x24
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <LL_USART_DisableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b089      	sub	sp, #36	@ 0x24
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	330c      	adds	r3, #12
 8009b78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	e853 3f00 	ldrex	r3, [r3]
 8009b80:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b88:	61fb      	str	r3, [r7, #28]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	330c      	adds	r3, #12
 8009b8e:	69fa      	ldr	r2, [r7, #28]
 8009b90:	61ba      	str	r2, [r7, #24]
 8009b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b94:	6979      	ldr	r1, [r7, #20]
 8009b96:	69ba      	ldr	r2, [r7, #24]
 8009b98:	e841 2300 	strex	r3, r2, [r1]
 8009b9c:	613b      	str	r3, [r7, #16]
   return(result);
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d1e7      	bne.n	8009b74 <LL_USART_DisableIT_TC+0x8>
}
 8009ba4:	bf00      	nop
 8009ba6:	bf00      	nop
 8009ba8:	3724      	adds	r7, #36	@ 0x24
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr

08009bb2 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8009bb2:	b480      	push	{r7}
 8009bb4:	b089      	sub	sp, #36	@ 0x24
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	330c      	adds	r3, #12
 8009bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	e853 3f00 	ldrex	r3, [r3]
 8009bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bce:	61fb      	str	r3, [r7, #28]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	330c      	adds	r3, #12
 8009bd4:	69fa      	ldr	r2, [r7, #28]
 8009bd6:	61ba      	str	r2, [r7, #24]
 8009bd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bda:	6979      	ldr	r1, [r7, #20]
 8009bdc:	69ba      	ldr	r2, [r7, #24]
 8009bde:	e841 2300 	strex	r3, r2, [r1]
 8009be2:	613b      	str	r3, [r7, #16]
   return(result);
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1e7      	bne.n	8009bba <LL_USART_DisableIT_TXE+0x8>
}
 8009bea:	bf00      	nop
 8009bec:	bf00      	nop
 8009bee:	3724      	adds	r7, #36	@ 0x24
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <LL_USART_IsEnabledIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(const USART_TypeDef *USARTx)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c08:	2b40      	cmp	r3, #64	@ 0x40
 8009c0a:	bf0c      	ite	eq
 8009c0c:	2301      	moveq	r3, #1
 8009c0e:	2300      	movne	r3, #0
 8009c10:	b2db      	uxtb	r3, r3
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	370c      	adds	r7, #12
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
{
 8009c1e:	b480      	push	{r7}
 8009c20:	b083      	sub	sp, #12
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	68db      	ldr	r3, [r3, #12]
 8009c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c2e:	2b80      	cmp	r3, #128	@ 0x80
 8009c30:	bf0c      	ite	eq
 8009c32:	2301      	moveq	r3, #1
 8009c34:	2300      	movne	r3, #0
 8009c36:	b2db      	uxtb	r3, r3
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	370c      	adds	r7, #12
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr

08009c44 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8009c50:	78fa      	ldrb	r2, [r7, #3]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	605a      	str	r2, [r3, #4]
}
 8009c56:	bf00      	nop
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
	...

08009c64 <uart_ring_buffer_init>:

/**
 * @brief Initialize ring buffer
 */
void uart_ring_buffer_init(void)
{
 8009c64:	b480      	push	{r7}
 8009c66:	af00      	add	r7, sp, #0
    uart_ring_buffer.head = 0;
 8009c68:	4b09      	ldr	r3, [pc, #36]	@ (8009c90 <uart_ring_buffer_init+0x2c>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
    uart_ring_buffer.tail = 0;
 8009c70:	4b07      	ldr	r3, [pc, #28]	@ (8009c90 <uart_ring_buffer_init+0x2c>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    uart_ring_buffer.count = 0;
 8009c78:	4b05      	ldr	r3, [pc, #20]	@ (8009c90 <uart_ring_buffer_init+0x2c>)
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    uart_tx_busy = 0;
 8009c80:	4b04      	ldr	r3, [pc, #16]	@ (8009c94 <uart_ring_buffer_init+0x30>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	701a      	strb	r2, [r3, #0]
}
 8009c86:	bf00      	nop
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr
 8009c90:	2000dc44 	.word	0x2000dc44
 8009c94:	2000de4a 	.word	0x2000de4a

08009c98 <uart_ring_buffer_put>:
 * @param data: Pointer to data
 * @param length: Length of data
 * @return Number of bytes actually written
 */
uint8_t uart_ring_buffer_put(uint8_t* data, uint16_t length)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	807b      	strh	r3, [r7, #2]
    uint16_t written = 0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8009ca8:	b672      	cpsid	i
}
 8009caa:	bf00      	nop

    // Disable interrupts briefly for atomic operation
    __disable_irq();

    for (uint16_t i = 0; i < length; i++)
 8009cac:	2300      	movs	r3, #0
 8009cae:	81bb      	strh	r3, [r7, #12]
 8009cb0:	e02f      	b.n	8009d12 <uart_ring_buffer_put+0x7a>
    {
        // Check if buffer full
        if (uart_ring_buffer.count >= RING_BUFFER_SIZE)
 8009cb2:	4b20      	ldr	r3, [pc, #128]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009cb4:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cbe:	d22d      	bcs.n	8009d1c <uart_ring_buffer_put+0x84>
        {
            break; // Buffer full, stop writing
        }

        // Put byte into buffer
        uart_ring_buffer.data[uart_ring_buffer.head] = data[i];
 8009cc0:	89bb      	ldrh	r3, [r7, #12]
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	4413      	add	r3, r2
 8009cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009cc8:	f8b2 2200 	ldrh.w	r2, [r2, #512]	@ 0x200
 8009ccc:	b292      	uxth	r2, r2
 8009cce:	7819      	ldrb	r1, [r3, #0]
 8009cd0:	4b18      	ldr	r3, [pc, #96]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009cd2:	5499      	strb	r1, [r3, r2]
        uart_ring_buffer.head = (uart_ring_buffer.head + 1) % RING_BUFFER_SIZE;
 8009cd4:	4b17      	ldr	r3, [pc, #92]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009cd6:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	3301      	adds	r3, #1
 8009cde:	425a      	negs	r2, r3
 8009ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ce4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ce8:	bf58      	it	pl
 8009cea:	4253      	negpl	r3, r2
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	4b11      	ldr	r3, [pc, #68]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009cf0:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
        uart_ring_buffer.count++;
 8009cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009cf6:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	b29a      	uxth	r2, r3
 8009d00:	4b0c      	ldr	r3, [pc, #48]	@ (8009d34 <uart_ring_buffer_put+0x9c>)
 8009d02:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
        written++;
 8009d06:	89fb      	ldrh	r3, [r7, #14]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length; i++)
 8009d0c:	89bb      	ldrh	r3, [r7, #12]
 8009d0e:	3301      	adds	r3, #1
 8009d10:	81bb      	strh	r3, [r7, #12]
 8009d12:	89ba      	ldrh	r2, [r7, #12]
 8009d14:	887b      	ldrh	r3, [r7, #2]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d3cb      	bcc.n	8009cb2 <uart_ring_buffer_put+0x1a>
 8009d1a:	e000      	b.n	8009d1e <uart_ring_buffer_put+0x86>
            break; // Buffer full, stop writing
 8009d1c:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8009d1e:	b662      	cpsie	i
}
 8009d20:	bf00      	nop
    }

    __enable_irq();

    return written;
 8009d22:	89fb      	ldrh	r3, [r7, #14]
 8009d24:	b2db      	uxtb	r3, r3
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3714      	adds	r7, #20
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr
 8009d32:	bf00      	nop
 8009d34:	2000dc44 	.word	0x2000dc44

08009d38 <uart_ring_buffer_get>:
 * @brief Get one byte from ring buffer
 * @param byte: Pointer to store the byte
 * @return 1 if success, 0 if buffer empty
 */
uint8_t uart_ring_buffer_get(uint8_t* byte)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
    if (uart_ring_buffer_is_empty())
 8009d40:	f000 f82e 	bl	8009da0 <uart_ring_buffer_is_empty>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d001      	beq.n	8009d4e <uart_ring_buffer_get+0x16>
    {
        return 0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	e022      	b.n	8009d94 <uart_ring_buffer_get+0x5c>
    }

    *byte = uart_ring_buffer.data[uart_ring_buffer.tail];
 8009d4e:	4b13      	ldr	r3, [pc, #76]	@ (8009d9c <uart_ring_buffer_get+0x64>)
 8009d50:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8009d54:	b29b      	uxth	r3, r3
 8009d56:	461a      	mov	r2, r3
 8009d58:	4b10      	ldr	r3, [pc, #64]	@ (8009d9c <uart_ring_buffer_get+0x64>)
 8009d5a:	5c9a      	ldrb	r2, [r3, r2]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	701a      	strb	r2, [r3, #0]
    uart_ring_buffer.tail = (uart_ring_buffer.tail + 1) % RING_BUFFER_SIZE;
 8009d60:	4b0e      	ldr	r3, [pc, #56]	@ (8009d9c <uart_ring_buffer_get+0x64>)
 8009d62:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8009d66:	b29b      	uxth	r3, r3
 8009d68:	3301      	adds	r3, #1
 8009d6a:	425a      	negs	r2, r3
 8009d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d74:	bf58      	it	pl
 8009d76:	4253      	negpl	r3, r2
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	4b08      	ldr	r3, [pc, #32]	@ (8009d9c <uart_ring_buffer_get+0x64>)
 8009d7c:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    uart_ring_buffer.count--;
 8009d80:	4b06      	ldr	r3, [pc, #24]	@ (8009d9c <uart_ring_buffer_get+0x64>)
 8009d82:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	b29a      	uxth	r2, r3
 8009d8c:	4b03      	ldr	r3, [pc, #12]	@ (8009d9c <uart_ring_buffer_get+0x64>)
 8009d8e:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204

    return 1;
 8009d92:	2301      	movs	r3, #1
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3708      	adds	r7, #8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	2000dc44 	.word	0x2000dc44

08009da0 <uart_ring_buffer_is_empty>:

/**
 * @brief Check if ring buffer is empty
 */
uint8_t uart_ring_buffer_is_empty(void)
{
 8009da0:	b480      	push	{r7}
 8009da2:	af00      	add	r7, sp, #0
    return (uart_ring_buffer.count == 0);
 8009da4:	4b06      	ldr	r3, [pc, #24]	@ (8009dc0 <uart_ring_buffer_is_empty+0x20>)
 8009da6:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8009daa:	b29b      	uxth	r3, r3
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	bf0c      	ite	eq
 8009db0:	2301      	moveq	r3, #1
 8009db2:	2300      	movne	r3, #0
 8009db4:	b2db      	uxtb	r3, r3
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr
 8009dc0:	2000dc44 	.word	0x2000dc44

08009dc4 <task_debug_logging>:
/**
 * @brief Task for processing debug logging
 * Call this in main loop
 */
void task_debug_logging(void)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	af00      	add	r7, sp, #0
    // If UART not busy and buffer has data, start transmission
    if (!uart_tx_busy && !uart_ring_buffer_is_empty())
 8009dc8:	4b06      	ldr	r3, [pc, #24]	@ (8009de4 <task_debug_logging+0x20>)
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d106      	bne.n	8009de0 <task_debug_logging+0x1c>
 8009dd2:	f7ff ffe5 	bl	8009da0 <uart_ring_buffer_is_empty>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d101      	bne.n	8009de0 <task_debug_logging+0x1c>
    {
        uart_transmit_IT_start();
 8009ddc:	f000 f804 	bl	8009de8 <uart_transmit_IT_start>
    }
}
 8009de0:	bf00      	nop
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	2000de4a 	.word	0x2000de4a

08009de8 <uart_transmit_IT_start>:

/**
 * @brief Start UART transmission
 */
void uart_transmit_IT_start(void)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b082      	sub	sp, #8
 8009dec:	af00      	add	r7, sp, #0
    uint8_t first_byte;

    if (uart_ring_buffer_get(&first_byte))
 8009dee:	1dfb      	adds	r3, r7, #7
 8009df0:	4618      	mov	r0, r3
 8009df2:	f7ff ffa1 	bl	8009d38 <uart_ring_buffer_get>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d00d      	beq.n	8009e18 <uart_transmit_IT_start+0x30>
    {
        uart_tx_busy = 1;
 8009dfc:	4b08      	ldr	r3, [pc, #32]	@ (8009e20 <uart_transmit_IT_start+0x38>)
 8009dfe:	2201      	movs	r2, #1
 8009e00:	701a      	strb	r2, [r3, #0]
        current_tx_count = 1;
 8009e02:	4b08      	ldr	r3, [pc, #32]	@ (8009e24 <uart_transmit_IT_start+0x3c>)
 8009e04:	2201      	movs	r2, #1
 8009e06:	801a      	strh	r2, [r3, #0]

        // Enable TXE interrupt and send first byte
        LL_USART_TransmitData8(USART6, first_byte);
 8009e08:	79fb      	ldrb	r3, [r7, #7]
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	4806      	ldr	r0, [pc, #24]	@ (8009e28 <uart_transmit_IT_start+0x40>)
 8009e0e:	f7ff ff19 	bl	8009c44 <LL_USART_TransmitData8>
        LL_USART_EnableIT_TXE(USART6);
 8009e12:	4805      	ldr	r0, [pc, #20]	@ (8009e28 <uart_transmit_IT_start+0x40>)
 8009e14:	f7ff fe87 	bl	8009b26 <LL_USART_EnableIT_TXE>

    }
}
 8009e18:	bf00      	nop
 8009e1a:	3708      	adds	r7, #8
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	2000de4a 	.word	0x2000de4a
 8009e24:	2000de4c 	.word	0x2000de4c
 8009e28:	40011400 	.word	0x40011400

08009e2c <uart_IRQ_handler>:
/**
 * @brief UART interrupt handler
 * Call this in UART IRQ handler
 */
void uart_IRQ_handler(void)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b082      	sub	sp, #8
 8009e30:	af00      	add	r7, sp, #0
    // TXE interrupt - ready to send next byte
    if (LL_USART_IsActiveFlag_TXE(USART6) && LL_USART_IsEnabledIT_TXE(USART6))
 8009e32:	4821      	ldr	r0, [pc, #132]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e34:	f7ff fe33 	bl	8009a9e <LL_USART_IsActiveFlag_TXE>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d01f      	beq.n	8009e7e <uart_IRQ_handler+0x52>
 8009e3e:	481e      	ldr	r0, [pc, #120]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e40:	f7ff feed 	bl	8009c1e <LL_USART_IsEnabledIT_TXE>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d019      	beq.n	8009e7e <uart_IRQ_handler+0x52>
    {
        uint8_t next_byte;

        if (uart_ring_buffer_get(&next_byte))
 8009e4a:	1dfb      	adds	r3, r7, #7
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f7ff ff73 	bl	8009d38 <uart_ring_buffer_get>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00c      	beq.n	8009e72 <uart_IRQ_handler+0x46>
        {
            // Send next byte
            LL_USART_TransmitData8(USART6, next_byte);
 8009e58:	79fb      	ldrb	r3, [r7, #7]
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	4816      	ldr	r0, [pc, #88]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e5e:	f7ff fef1 	bl	8009c44 <LL_USART_TransmitData8>
            current_tx_count++;
 8009e62:	4b16      	ldr	r3, [pc, #88]	@ (8009ebc <uart_IRQ_handler+0x90>)
 8009e64:	881b      	ldrh	r3, [r3, #0]
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	3301      	adds	r3, #1
 8009e6a:	b29a      	uxth	r2, r3
 8009e6c:	4b13      	ldr	r3, [pc, #76]	@ (8009ebc <uart_IRQ_handler+0x90>)
 8009e6e:	801a      	strh	r2, [r3, #0]
 8009e70:	e005      	b.n	8009e7e <uart_IRQ_handler+0x52>
        }
        else
        {
            // No more data, wait for transmission complete
            LL_USART_DisableIT_TXE(USART6);
 8009e72:	4811      	ldr	r0, [pc, #68]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e74:	f7ff fe9d 	bl	8009bb2 <LL_USART_DisableIT_TXE>
            LL_USART_EnableIT_TC(USART6);
 8009e78:	480f      	ldr	r0, [pc, #60]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e7a:	f7ff fe31 	bl	8009ae0 <LL_USART_EnableIT_TC>
        }
    }

    // TC interrupt - transmission complete
    if (LL_USART_IsActiveFlag_TC(USART6) && LL_USART_IsEnabledIT_TC(USART6))
 8009e7e:	480e      	ldr	r0, [pc, #56]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e80:	f7ff fdfa 	bl	8009a78 <LL_USART_IsActiveFlag_TC>
 8009e84:	4603      	mov	r3, r0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d011      	beq.n	8009eae <uart_IRQ_handler+0x82>
 8009e8a:	480b      	ldr	r0, [pc, #44]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e8c:	f7ff feb4 	bl	8009bf8 <LL_USART_IsEnabledIT_TC>
 8009e90:	4603      	mov	r3, r0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d00b      	beq.n	8009eae <uart_IRQ_handler+0x82>
    {
        LL_USART_ClearFlag_TC(USART6);
 8009e96:	4808      	ldr	r0, [pc, #32]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e98:	f7ff fe14 	bl	8009ac4 <LL_USART_ClearFlag_TC>
        LL_USART_DisableIT_TC(USART6);
 8009e9c:	4806      	ldr	r0, [pc, #24]	@ (8009eb8 <uart_IRQ_handler+0x8c>)
 8009e9e:	f7ff fe65 	bl	8009b6c <LL_USART_DisableIT_TC>

        // Mark as not busy
        uart_tx_busy = 0;
 8009ea2:	4b07      	ldr	r3, [pc, #28]	@ (8009ec0 <uart_IRQ_handler+0x94>)
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	701a      	strb	r2, [r3, #0]
        current_tx_count = 0;
 8009ea8:	4b04      	ldr	r3, [pc, #16]	@ (8009ebc <uart_IRQ_handler+0x90>)
 8009eaa:	2200      	movs	r2, #0
 8009eac:	801a      	strh	r2, [r3, #0]
    }
}
 8009eae:	bf00      	nop
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	40011400 	.word	0x40011400
 8009ebc:	2000de4c 	.word	0x2000de4c
 8009ec0:	2000de4a 	.word	0x2000de4a

08009ec4 <uart_debug_init>:

/**
 * @brief Initialize debug system
 */
void uart_debug_init(void)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	af00      	add	r7, sp, #0
    uart_ring_buffer_init();
 8009ec8:	f7ff fecc 	bl	8009c64 <uart_ring_buffer_init>

    // Enable UART interrupt
    NVIC_SetPriority(USART6_IRQn, 0);
 8009ecc:	2100      	movs	r1, #0
 8009ece:	2047      	movs	r0, #71	@ 0x47
 8009ed0:	f7ff fda8 	bl	8009a24 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART6_IRQn);
 8009ed4:	2047      	movs	r0, #71	@ 0x47
 8009ed6:	f7ff fd87 	bl	80099e8 <__NVIC_EnableIRQ>
}
 8009eda:	bf00      	nop
 8009edc:	bd80      	pop	{r7, pc}

08009ede <csp_transaction>:
   @param[in] outlen length of data in \a outbuf (request)
   @param[out] inbuf user provided buffer for receiving data (reply)
   @param[in] inlen length of expected reply, -1 for unknown size (inbuf MUST be large enough), 0 for no reply.
   @return 1 or reply size on success, 0 on failure (error, incoming length does not match, timeout)
*/
static inline int csp_transaction(uint8_t prio, uint16_t dest, uint8_t port, uint32_t timeout, void * outbuf, int outlen, void * inbuf, int inlen) {
 8009ede:	b580      	push	{r7, lr}
 8009ee0:	b088      	sub	sp, #32
 8009ee2:	af06      	add	r7, sp, #24
 8009ee4:	603b      	str	r3, [r7, #0]
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	71fb      	strb	r3, [r7, #7]
 8009eea:	460b      	mov	r3, r1
 8009eec:	80bb      	strh	r3, [r7, #4]
 8009eee:	4613      	mov	r3, r2
 8009ef0:	71bb      	strb	r3, [r7, #6]
	return csp_transaction_w_opts(prio, dest, port, timeout, outbuf, outlen, inbuf, inlen, 0);
 8009ef2:	79ba      	ldrb	r2, [r7, #6]
 8009ef4:	88b9      	ldrh	r1, [r7, #4]
 8009ef6:	79f8      	ldrb	r0, [r7, #7]
 8009ef8:	2300      	movs	r3, #0
 8009efa:	9304      	str	r3, [sp, #16]
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	9303      	str	r3, [sp, #12]
 8009f00:	69bb      	ldr	r3, [r7, #24]
 8009f02:	9302      	str	r3, [sp, #8]
 8009f04:	697b      	ldr	r3, [r7, #20]
 8009f06:	9301      	str	r3, [sp, #4]
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	9300      	str	r3, [sp, #0]
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	f7f8 fc41 	bl	8002794 <csp_transaction_w_opts>
 8009f12:	4603      	mov	r3, r0
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3708      	adds	r7, #8
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <CSP_Init>:

/* Add interface(s) */
volatile csp_iface_t csp_if_can = {0};

void CSP_Init(void)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af02      	add	r7, sp, #8

  /* Initialising CSP */
uart_ring_buffer_put("Initialising CSP 2.0\r\n", 22);
 8009f22:	2116      	movs	r1, #22
 8009f24:	4818      	ldr	r0, [pc, #96]	@ (8009f88 <CSP_Init+0x6c>)
 8009f26:	f7ff feb7 	bl	8009c98 <uart_ring_buffer_put>



csp_if_can.name = CSP_IF_CAN_DEFAULT_NAME;
 8009f2a:	4b18      	ldr	r3, [pc, #96]	@ (8009f8c <CSP_Init+0x70>)
 8009f2c:	4a18      	ldr	r2, [pc, #96]	@ (8009f90 <CSP_Init+0x74>)
 8009f2e:	605a      	str	r2, [r3, #4]
csp_if_can.driver_data = &hcan1;
 8009f30:	4b16      	ldr	r3, [pc, #88]	@ (8009f8c <CSP_Init+0x70>)
 8009f32:	4a18      	ldr	r2, [pc, #96]	@ (8009f94 <CSP_Init+0x78>)
 8009f34:	60da      	str	r2, [r3, #12]
csp_if_can.netmask = (uint16_t)csp_id_get_host_bits(); //thit lp netmask, ging vi subnet mask ca IP
 8009f36:	f7f8 f98f 	bl	8002258 <csp_id_get_host_bits>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	4b13      	ldr	r3, [pc, #76]	@ (8009f8c <CSP_Init+0x70>)
 8009f40:	805a      	strh	r2, [r3, #2]
//csp_if_can.nexthop = csp_can2_tx,
csp_if_can.interface_data = &can_interface_data_func;
 8009f42:	4b12      	ldr	r3, [pc, #72]	@ (8009f8c <CSP_Init+0x70>)
 8009f44:	4a14      	ldr	r2, [pc, #80]	@ (8009f98 <CSP_Init+0x7c>)
 8009f46:	609a      	str	r2, [r3, #8]
csp_if_can.mtu = 64; ///?????????????????
 8009f48:	4b10      	ldr	r3, [pc, #64]	@ (8009f8c <CSP_Init+0x70>)
 8009f4a:	2240      	movs	r2, #64	@ 0x40
 8009f4c:	829a      	strh	r2, [r3, #20]

  csp_init();
 8009f4e:	f7f8 fa2b 	bl	80023a8 <csp_init>

  csp_can_add_interface(&csp_if_can);
 8009f52:	480e      	ldr	r0, [pc, #56]	@ (8009f8c <CSP_Init+0x70>)
 8009f54:	f7f9 fcd6 	bl	8003904 <csp_can_add_interface>

  csp_iface_t *can_iface = &csp_if_can;
 8009f58:	4b0c      	ldr	r3, [pc, #48]	@ (8009f8c <CSP_Init+0x70>)
 8009f5a:	607b      	str	r3, [r7, #4]
//  {
//	  csp_log_error("csp_can_stm32_open_and_add_interface() failed, error: %d", error);
//  }
  /* Setting route table */

	  csp_rtable_set(0, 0, can_iface, CSP_NO_VIA_ADDRESS);
 8009f5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	2100      	movs	r1, #0
 8009f64:	2000      	movs	r0, #0
 8009f66:	f7f9 f8bb 	bl	80030e0 <csp_rtable_set>
  /* Start router task with 1000 bytes of stack (priority is only supported on FreeRTOS) */
//  if(csp_route_start_task(1000, 1) != CSP_ERR_NONE)
//  {
//	  csp_log_warn("Failed to start router!");
//  }
	  xTaskCreate(vTaskCspRouter, "CSP_Router", 128 * 4, NULL, osPriorityNormal, &hCspRouter);
 8009f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8009f9c <CSP_Init+0x80>)
 8009f6c:	9301      	str	r3, [sp, #4]
 8009f6e:	2318      	movs	r3, #24
 8009f70:	9300      	str	r3, [sp, #0]
 8009f72:	2300      	movs	r3, #0
 8009f74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f78:	4909      	ldr	r1, [pc, #36]	@ (8009fa0 <CSP_Init+0x84>)
 8009f7a:	480a      	ldr	r0, [pc, #40]	@ (8009fa4 <CSP_Init+0x88>)
 8009f7c:	f7fd fe88 	bl	8007c90 <xTaskCreate>
}
 8009f80:	bf00      	nop
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	0800e9cc 	.word	0x0800e9cc
 8009f8c:	2000deac 	.word	0x2000deac
 8009f90:	0800e9e4 	.word	0x0800e9e4
 8009f94:	20000584 	.word	0x20000584
 8009f98:	20000070 	.word	0x20000070
 8009f9c:	2000dea8 	.word	0x2000dea8
 8009fa0:	0800e9e8 	.word	0x0800e9e8
 8009fa4:	08009fa9 	.word	0x08009fa9

08009fa8 <vTaskCspRouter>:

void vTaskCspRouter(void *pvParameters)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b082      	sub	sp, #8
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
	uart_ring_buffer_put("Router: Router task started\r\n", 29);
 8009fb0:	211d      	movs	r1, #29
 8009fb2:	4805      	ldr	r0, [pc, #20]	@ (8009fc8 <vTaskCspRouter+0x20>)
 8009fb4:	f7ff fe70 	bl	8009c98 <uart_ring_buffer_put>
	while (1)
	{
		csp_route_work();
 8009fb8:	f7f8 fe02 	bl	8002bc0 <csp_route_work>
		vTaskDelay(10);
 8009fbc:	200a      	movs	r0, #10
 8009fbe:	f7fd ffc5 	bl	8007f4c <vTaskDelay>
		csp_route_work();
 8009fc2:	bf00      	nop
 8009fc4:	e7f8      	b.n	8009fb8 <vTaskCspRouter+0x10>
 8009fc6:	bf00      	nop
 8009fc8:	0800e9f4 	.word	0x0800e9f4

08009fcc <vTaskCspSend>:
	}
}


void vTaskCspSend(void *pvParameters)
{
 8009fcc:	b590      	push	{r4, r7, lr}
 8009fce:	b08d      	sub	sp, #52	@ 0x34
 8009fd0:	af04      	add	r7, sp, #16
 8009fd2:	6078      	str	r0, [r7, #4]

	uart_ring_buffer_put("Client: Client task started\r\n", 33);
 8009fd4:	2121      	movs	r1, #33	@ 0x21
 8009fd6:	4820      	ldr	r0, [pc, #128]	@ (800a058 <vTaskCspSend+0x8c>)
 8009fd8:	f7ff fe5e 	bl	8009c98 <uart_ring_buffer_put>
	vTaskDelay(10);
 8009fdc:	200a      	movs	r0, #10
 8009fde:	f7fd ffb5 	bl	8007f4c <vTaskDelay>

	// unsigned int count = 'A';

	for(;;) 
    {
		uart_ring_buffer_put((uint8_t*)"Client: csp_transaction start\r\n", 33);
 8009fe2:	2121      	movs	r1, #33	@ 0x21
 8009fe4:	481d      	ldr	r0, [pc, #116]	@ (800a05c <vTaskCspSend+0x90>)
 8009fe6:	f7ff fe57 	bl	8009c98 <uart_ring_buffer_put>
        // uint8_t tx_data[4] = {1, 2, 3, 4};
        uint8_t tx_data[] = "AB\n";
 8009fea:	4b1d      	ldr	r3, [pc, #116]	@ (800a060 <vTaskCspSend+0x94>)
 8009fec:	61bb      	str	r3, [r7, #24]
        uint8_t rx_data[16];
        int len = csp_transaction(CSP_PRIO_NORM,  // Priority
 8009fee:	4b1d      	ldr	r3, [pc, #116]	@ (800a064 <vTaskCspSend+0x98>)
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	461c      	mov	r4, r3
        						  server_address, // a ch ch (dst addr)
								  MY_SERVER_PORT, // Dport c nh (v d 10)
								  20,   		  // Sport c nh (v d 20)
								  tx_data, strlen((char*)tx_data) , rx_data, -1);
 8009ff4:	f107 0318 	add.w	r3, r7, #24
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7f6 f939 	bl	8000270 <strlen>
 8009ffe:	4603      	mov	r3, r0
        int len = csp_transaction(CSP_PRIO_NORM,  // Priority
 800a000:	461a      	mov	r2, r3
 800a002:	f04f 33ff 	mov.w	r3, #4294967295
 800a006:	9303      	str	r3, [sp, #12]
 800a008:	f107 0308 	add.w	r3, r7, #8
 800a00c:	9302      	str	r3, [sp, #8]
 800a00e:	9201      	str	r2, [sp, #4]
 800a010:	f107 0318 	add.w	r3, r7, #24
 800a014:	9300      	str	r3, [sp, #0]
 800a016:	2314      	movs	r3, #20
 800a018:	220a      	movs	r2, #10
 800a01a:	4621      	mov	r1, r4
 800a01c:	2002      	movs	r0, #2
 800a01e:	f7ff ff5e 	bl	8009ede <csp_transaction>
 800a022:	61f8      	str	r0, [r7, #28]
        if (len > 0) 
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	2b00      	cmp	r3, #0
 800a028:	dd0c      	ble.n	800a044 <vTaskCspSend+0x78>
        {
            sprintf((char *)string_debug, "Client: Received %d bytes!\n", len);
 800a02a:	69fa      	ldr	r2, [r7, #28]
 800a02c:	490e      	ldr	r1, [pc, #56]	@ (800a068 <vTaskCspSend+0x9c>)
 800a02e:	480f      	ldr	r0, [pc, #60]	@ (800a06c <vTaskCspSend+0xa0>)
 800a030:	f001 f836 	bl	800b0a0 <siprintf>
            uart_ring_buffer_put(string_debug, strlen((char *)string_debug));
 800a034:	480d      	ldr	r0, [pc, #52]	@ (800a06c <vTaskCspSend+0xa0>)
 800a036:	f7f6 f91b 	bl	8000270 <strlen>
 800a03a:	4603      	mov	r3, r0
 800a03c:	4619      	mov	r1, r3
 800a03e:	480b      	ldr	r0, [pc, #44]	@ (800a06c <vTaskCspSend+0xa0>)
 800a040:	f7ff fe2a 	bl	8009c98 <uart_ring_buffer_put>
        }
		uart_ring_buffer_put((uint8_t*)"Client: csp_transaction end\r\n", 31);
 800a044:	211f      	movs	r1, #31
 800a046:	480a      	ldr	r0, [pc, #40]	@ (800a070 <vTaskCspSend+0xa4>)
 800a048:	f7ff fe26 	bl	8009c98 <uart_ring_buffer_put>
		vTaskDelay(500);
 800a04c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a050:	f7fd ff7c 	bl	8007f4c <vTaskDelay>
    {
 800a054:	e7c5      	b.n	8009fe2 <vTaskCspSend+0x16>
 800a056:	bf00      	nop
 800a058:	0800ea14 	.word	0x0800ea14
 800a05c:	0800ea34 	.word	0x0800ea34
 800a060:	000a4241 	.word	0x000a4241
 800a064:	2000006c 	.word	0x2000006c
 800a068:	0800ea54 	.word	0x0800ea54
 800a06c:	2000de50 	.word	0x2000de50
 800a070:	0800ea70 	.word	0x0800ea70

0800a074 <vTaskCspReceive>:
}



void vTaskCspReceive(void *pvParameters)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]

	sprintf(string_debug, "server task started\n");
 800a07c:	4916      	ldr	r1, [pc, #88]	@ (800a0d8 <vTaskCspReceive+0x64>)
 800a07e:	4817      	ldr	r0, [pc, #92]	@ (800a0dc <vTaskCspReceive+0x68>)
 800a080:	f001 f80e 	bl	800b0a0 <siprintf>
	uart_ring_buffer_put(string_debug, strlen((char *)string_debug));
 800a084:	4815      	ldr	r0, [pc, #84]	@ (800a0dc <vTaskCspReceive+0x68>)
 800a086:	f7f6 f8f3 	bl	8000270 <strlen>
 800a08a:	4603      	mov	r3, r0
 800a08c:	4619      	mov	r1, r3
 800a08e:	4813      	ldr	r0, [pc, #76]	@ (800a0dc <vTaskCspReceive+0x68>)
 800a090:	f7ff fe02 	bl	8009c98 <uart_ring_buffer_put>

	/* Wait for connections and then process packets on the connection */
	for(;;) 
	{
	    csp_conn_t * conn;
	    sock.opts = CSP_SO_CONN_LESS;
 800a094:	4b12      	ldr	r3, [pc, #72]	@ (800a0e0 <vTaskCspReceive+0x6c>)
 800a096:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a09a:	67da      	str	r2, [r3, #124]	@ 0x7c
	    csp_packet_t * packet;

	    // Nhn trc tip t socket, khng cn accept
	    if ((packet = csp_recvfrom(&sock, 1000)) != NULL) {
 800a09c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a0a0:	480f      	ldr	r0, [pc, #60]	@ (800a0e0 <vTaskCspReceive+0x6c>)
 800a0a2:	f7f8 fba2 	bl	80027ea <csp_recvfrom>
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d0f2      	beq.n	800a094 <vTaskCspReceive+0x20>
	        sprintf(string_debug, "Server: Packet received on port %u: %s\n",
	                packet->id.dport, (char*) packet->data);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	7f1b      	ldrb	r3, [r3, #28]
	        sprintf(string_debug, "Server: Packet received on port %u: %s\n",
 800a0b2:	461a      	mov	r2, r3
	                packet->id.dport, (char*) packet->data);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	332c      	adds	r3, #44	@ 0x2c
	        sprintf(string_debug, "Server: Packet received on port %u: %s\n",
 800a0b8:	490a      	ldr	r1, [pc, #40]	@ (800a0e4 <vTaskCspReceive+0x70>)
 800a0ba:	4808      	ldr	r0, [pc, #32]	@ (800a0dc <vTaskCspReceive+0x68>)
 800a0bc:	f000 fff0 	bl	800b0a0 <siprintf>
	        uart_ring_buffer_put(string_debug, strlen((char *)string_debug));
 800a0c0:	4806      	ldr	r0, [pc, #24]	@ (800a0dc <vTaskCspReceive+0x68>)
 800a0c2:	f7f6 f8d5 	bl	8000270 <strlen>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	4804      	ldr	r0, [pc, #16]	@ (800a0dc <vTaskCspReceive+0x68>)
 800a0cc:	f7ff fde4 	bl	8009c98 <uart_ring_buffer_put>

	        csp_buffer_free(packet);
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f7f7 f9a9 	bl	8001428 <csp_buffer_free>
	{
 800a0d6:	e7dd      	b.n	800a094 <vTaskCspReceive+0x20>
 800a0d8:	0800ea90 	.word	0x0800ea90
 800a0dc:	2000de50 	.word	0x2000de50
 800a0e0:	200005b0 	.word	0x200005b0
 800a0e4:	0800eaa8 	.word	0x0800eaa8

0800a0e8 <malloc>:
 800a0e8:	4b02      	ldr	r3, [pc, #8]	@ (800a0f4 <malloc+0xc>)
 800a0ea:	4601      	mov	r1, r0
 800a0ec:	6818      	ldr	r0, [r3, #0]
 800a0ee:	f000 b825 	b.w	800a13c <_malloc_r>
 800a0f2:	bf00      	nop
 800a0f4:	20000084 	.word	0x20000084

0800a0f8 <sbrk_aligned>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	4e0f      	ldr	r6, [pc, #60]	@ (800a138 <sbrk_aligned+0x40>)
 800a0fc:	460c      	mov	r4, r1
 800a0fe:	6831      	ldr	r1, [r6, #0]
 800a100:	4605      	mov	r5, r0
 800a102:	b911      	cbnz	r1, 800a10a <sbrk_aligned+0x12>
 800a104:	f001 f8f2 	bl	800b2ec <_sbrk_r>
 800a108:	6030      	str	r0, [r6, #0]
 800a10a:	4621      	mov	r1, r4
 800a10c:	4628      	mov	r0, r5
 800a10e:	f001 f8ed 	bl	800b2ec <_sbrk_r>
 800a112:	1c43      	adds	r3, r0, #1
 800a114:	d103      	bne.n	800a11e <sbrk_aligned+0x26>
 800a116:	f04f 34ff 	mov.w	r4, #4294967295
 800a11a:	4620      	mov	r0, r4
 800a11c:	bd70      	pop	{r4, r5, r6, pc}
 800a11e:	1cc4      	adds	r4, r0, #3
 800a120:	f024 0403 	bic.w	r4, r4, #3
 800a124:	42a0      	cmp	r0, r4
 800a126:	d0f8      	beq.n	800a11a <sbrk_aligned+0x22>
 800a128:	1a21      	subs	r1, r4, r0
 800a12a:	4628      	mov	r0, r5
 800a12c:	f001 f8de 	bl	800b2ec <_sbrk_r>
 800a130:	3001      	adds	r0, #1
 800a132:	d1f2      	bne.n	800a11a <sbrk_aligned+0x22>
 800a134:	e7ef      	b.n	800a116 <sbrk_aligned+0x1e>
 800a136:	bf00      	nop
 800a138:	2000def0 	.word	0x2000def0

0800a13c <_malloc_r>:
 800a13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a140:	1ccd      	adds	r5, r1, #3
 800a142:	f025 0503 	bic.w	r5, r5, #3
 800a146:	3508      	adds	r5, #8
 800a148:	2d0c      	cmp	r5, #12
 800a14a:	bf38      	it	cc
 800a14c:	250c      	movcc	r5, #12
 800a14e:	2d00      	cmp	r5, #0
 800a150:	4606      	mov	r6, r0
 800a152:	db01      	blt.n	800a158 <_malloc_r+0x1c>
 800a154:	42a9      	cmp	r1, r5
 800a156:	d904      	bls.n	800a162 <_malloc_r+0x26>
 800a158:	230c      	movs	r3, #12
 800a15a:	6033      	str	r3, [r6, #0]
 800a15c:	2000      	movs	r0, #0
 800a15e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a162:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a238 <_malloc_r+0xfc>
 800a166:	f000 f869 	bl	800a23c <__malloc_lock>
 800a16a:	f8d8 3000 	ldr.w	r3, [r8]
 800a16e:	461c      	mov	r4, r3
 800a170:	bb44      	cbnz	r4, 800a1c4 <_malloc_r+0x88>
 800a172:	4629      	mov	r1, r5
 800a174:	4630      	mov	r0, r6
 800a176:	f7ff ffbf 	bl	800a0f8 <sbrk_aligned>
 800a17a:	1c43      	adds	r3, r0, #1
 800a17c:	4604      	mov	r4, r0
 800a17e:	d158      	bne.n	800a232 <_malloc_r+0xf6>
 800a180:	f8d8 4000 	ldr.w	r4, [r8]
 800a184:	4627      	mov	r7, r4
 800a186:	2f00      	cmp	r7, #0
 800a188:	d143      	bne.n	800a212 <_malloc_r+0xd6>
 800a18a:	2c00      	cmp	r4, #0
 800a18c:	d04b      	beq.n	800a226 <_malloc_r+0xea>
 800a18e:	6823      	ldr	r3, [r4, #0]
 800a190:	4639      	mov	r1, r7
 800a192:	4630      	mov	r0, r6
 800a194:	eb04 0903 	add.w	r9, r4, r3
 800a198:	f001 f8a8 	bl	800b2ec <_sbrk_r>
 800a19c:	4581      	cmp	r9, r0
 800a19e:	d142      	bne.n	800a226 <_malloc_r+0xea>
 800a1a0:	6821      	ldr	r1, [r4, #0]
 800a1a2:	1a6d      	subs	r5, r5, r1
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f7ff ffa6 	bl	800a0f8 <sbrk_aligned>
 800a1ac:	3001      	adds	r0, #1
 800a1ae:	d03a      	beq.n	800a226 <_malloc_r+0xea>
 800a1b0:	6823      	ldr	r3, [r4, #0]
 800a1b2:	442b      	add	r3, r5
 800a1b4:	6023      	str	r3, [r4, #0]
 800a1b6:	f8d8 3000 	ldr.w	r3, [r8]
 800a1ba:	685a      	ldr	r2, [r3, #4]
 800a1bc:	bb62      	cbnz	r2, 800a218 <_malloc_r+0xdc>
 800a1be:	f8c8 7000 	str.w	r7, [r8]
 800a1c2:	e00f      	b.n	800a1e4 <_malloc_r+0xa8>
 800a1c4:	6822      	ldr	r2, [r4, #0]
 800a1c6:	1b52      	subs	r2, r2, r5
 800a1c8:	d420      	bmi.n	800a20c <_malloc_r+0xd0>
 800a1ca:	2a0b      	cmp	r2, #11
 800a1cc:	d917      	bls.n	800a1fe <_malloc_r+0xc2>
 800a1ce:	1961      	adds	r1, r4, r5
 800a1d0:	42a3      	cmp	r3, r4
 800a1d2:	6025      	str	r5, [r4, #0]
 800a1d4:	bf18      	it	ne
 800a1d6:	6059      	strne	r1, [r3, #4]
 800a1d8:	6863      	ldr	r3, [r4, #4]
 800a1da:	bf08      	it	eq
 800a1dc:	f8c8 1000 	streq.w	r1, [r8]
 800a1e0:	5162      	str	r2, [r4, r5]
 800a1e2:	604b      	str	r3, [r1, #4]
 800a1e4:	4630      	mov	r0, r6
 800a1e6:	f000 f82f 	bl	800a248 <__malloc_unlock>
 800a1ea:	f104 000b 	add.w	r0, r4, #11
 800a1ee:	1d23      	adds	r3, r4, #4
 800a1f0:	f020 0007 	bic.w	r0, r0, #7
 800a1f4:	1ac2      	subs	r2, r0, r3
 800a1f6:	bf1c      	itt	ne
 800a1f8:	1a1b      	subne	r3, r3, r0
 800a1fa:	50a3      	strne	r3, [r4, r2]
 800a1fc:	e7af      	b.n	800a15e <_malloc_r+0x22>
 800a1fe:	6862      	ldr	r2, [r4, #4]
 800a200:	42a3      	cmp	r3, r4
 800a202:	bf0c      	ite	eq
 800a204:	f8c8 2000 	streq.w	r2, [r8]
 800a208:	605a      	strne	r2, [r3, #4]
 800a20a:	e7eb      	b.n	800a1e4 <_malloc_r+0xa8>
 800a20c:	4623      	mov	r3, r4
 800a20e:	6864      	ldr	r4, [r4, #4]
 800a210:	e7ae      	b.n	800a170 <_malloc_r+0x34>
 800a212:	463c      	mov	r4, r7
 800a214:	687f      	ldr	r7, [r7, #4]
 800a216:	e7b6      	b.n	800a186 <_malloc_r+0x4a>
 800a218:	461a      	mov	r2, r3
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	d1fb      	bne.n	800a218 <_malloc_r+0xdc>
 800a220:	2300      	movs	r3, #0
 800a222:	6053      	str	r3, [r2, #4]
 800a224:	e7de      	b.n	800a1e4 <_malloc_r+0xa8>
 800a226:	230c      	movs	r3, #12
 800a228:	6033      	str	r3, [r6, #0]
 800a22a:	4630      	mov	r0, r6
 800a22c:	f000 f80c 	bl	800a248 <__malloc_unlock>
 800a230:	e794      	b.n	800a15c <_malloc_r+0x20>
 800a232:	6005      	str	r5, [r0, #0]
 800a234:	e7d6      	b.n	800a1e4 <_malloc_r+0xa8>
 800a236:	bf00      	nop
 800a238:	2000def4 	.word	0x2000def4

0800a23c <__malloc_lock>:
 800a23c:	4801      	ldr	r0, [pc, #4]	@ (800a244 <__malloc_lock+0x8>)
 800a23e:	f001 b8a2 	b.w	800b386 <__retarget_lock_acquire_recursive>
 800a242:	bf00      	nop
 800a244:	2000e038 	.word	0x2000e038

0800a248 <__malloc_unlock>:
 800a248:	4801      	ldr	r0, [pc, #4]	@ (800a250 <__malloc_unlock+0x8>)
 800a24a:	f001 b89d 	b.w	800b388 <__retarget_lock_release_recursive>
 800a24e:	bf00      	nop
 800a250:	2000e038 	.word	0x2000e038

0800a254 <__cvt>:
 800a254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a258:	ec57 6b10 	vmov	r6, r7, d0
 800a25c:	2f00      	cmp	r7, #0
 800a25e:	460c      	mov	r4, r1
 800a260:	4619      	mov	r1, r3
 800a262:	463b      	mov	r3, r7
 800a264:	bfbb      	ittet	lt
 800a266:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a26a:	461f      	movlt	r7, r3
 800a26c:	2300      	movge	r3, #0
 800a26e:	232d      	movlt	r3, #45	@ 0x2d
 800a270:	700b      	strb	r3, [r1, #0]
 800a272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a274:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a278:	4691      	mov	r9, r2
 800a27a:	f023 0820 	bic.w	r8, r3, #32
 800a27e:	bfbc      	itt	lt
 800a280:	4632      	movlt	r2, r6
 800a282:	4616      	movlt	r6, r2
 800a284:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a288:	d005      	beq.n	800a296 <__cvt+0x42>
 800a28a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a28e:	d100      	bne.n	800a292 <__cvt+0x3e>
 800a290:	3401      	adds	r4, #1
 800a292:	2102      	movs	r1, #2
 800a294:	e000      	b.n	800a298 <__cvt+0x44>
 800a296:	2103      	movs	r1, #3
 800a298:	ab03      	add	r3, sp, #12
 800a29a:	9301      	str	r3, [sp, #4]
 800a29c:	ab02      	add	r3, sp, #8
 800a29e:	9300      	str	r3, [sp, #0]
 800a2a0:	ec47 6b10 	vmov	d0, r6, r7
 800a2a4:	4653      	mov	r3, sl
 800a2a6:	4622      	mov	r2, r4
 800a2a8:	f001 f90e 	bl	800b4c8 <_dtoa_r>
 800a2ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a2b0:	4605      	mov	r5, r0
 800a2b2:	d119      	bne.n	800a2e8 <__cvt+0x94>
 800a2b4:	f019 0f01 	tst.w	r9, #1
 800a2b8:	d00e      	beq.n	800a2d8 <__cvt+0x84>
 800a2ba:	eb00 0904 	add.w	r9, r0, r4
 800a2be:	2200      	movs	r2, #0
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	4630      	mov	r0, r6
 800a2c4:	4639      	mov	r1, r7
 800a2c6:	f7f6 fbff 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2ca:	b108      	cbz	r0, 800a2d0 <__cvt+0x7c>
 800a2cc:	f8cd 900c 	str.w	r9, [sp, #12]
 800a2d0:	2230      	movs	r2, #48	@ 0x30
 800a2d2:	9b03      	ldr	r3, [sp, #12]
 800a2d4:	454b      	cmp	r3, r9
 800a2d6:	d31e      	bcc.n	800a316 <__cvt+0xc2>
 800a2d8:	9b03      	ldr	r3, [sp, #12]
 800a2da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2dc:	1b5b      	subs	r3, r3, r5
 800a2de:	4628      	mov	r0, r5
 800a2e0:	6013      	str	r3, [r2, #0]
 800a2e2:	b004      	add	sp, #16
 800a2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a2ec:	eb00 0904 	add.w	r9, r0, r4
 800a2f0:	d1e5      	bne.n	800a2be <__cvt+0x6a>
 800a2f2:	7803      	ldrb	r3, [r0, #0]
 800a2f4:	2b30      	cmp	r3, #48	@ 0x30
 800a2f6:	d10a      	bne.n	800a30e <__cvt+0xba>
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	4639      	mov	r1, r7
 800a300:	f7f6 fbe2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a304:	b918      	cbnz	r0, 800a30e <__cvt+0xba>
 800a306:	f1c4 0401 	rsb	r4, r4, #1
 800a30a:	f8ca 4000 	str.w	r4, [sl]
 800a30e:	f8da 3000 	ldr.w	r3, [sl]
 800a312:	4499      	add	r9, r3
 800a314:	e7d3      	b.n	800a2be <__cvt+0x6a>
 800a316:	1c59      	adds	r1, r3, #1
 800a318:	9103      	str	r1, [sp, #12]
 800a31a:	701a      	strb	r2, [r3, #0]
 800a31c:	e7d9      	b.n	800a2d2 <__cvt+0x7e>

0800a31e <__exponent>:
 800a31e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a320:	2900      	cmp	r1, #0
 800a322:	bfba      	itte	lt
 800a324:	4249      	neglt	r1, r1
 800a326:	232d      	movlt	r3, #45	@ 0x2d
 800a328:	232b      	movge	r3, #43	@ 0x2b
 800a32a:	2909      	cmp	r1, #9
 800a32c:	7002      	strb	r2, [r0, #0]
 800a32e:	7043      	strb	r3, [r0, #1]
 800a330:	dd29      	ble.n	800a386 <__exponent+0x68>
 800a332:	f10d 0307 	add.w	r3, sp, #7
 800a336:	461d      	mov	r5, r3
 800a338:	270a      	movs	r7, #10
 800a33a:	461a      	mov	r2, r3
 800a33c:	fbb1 f6f7 	udiv	r6, r1, r7
 800a340:	fb07 1416 	mls	r4, r7, r6, r1
 800a344:	3430      	adds	r4, #48	@ 0x30
 800a346:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a34a:	460c      	mov	r4, r1
 800a34c:	2c63      	cmp	r4, #99	@ 0x63
 800a34e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a352:	4631      	mov	r1, r6
 800a354:	dcf1      	bgt.n	800a33a <__exponent+0x1c>
 800a356:	3130      	adds	r1, #48	@ 0x30
 800a358:	1e94      	subs	r4, r2, #2
 800a35a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a35e:	1c41      	adds	r1, r0, #1
 800a360:	4623      	mov	r3, r4
 800a362:	42ab      	cmp	r3, r5
 800a364:	d30a      	bcc.n	800a37c <__exponent+0x5e>
 800a366:	f10d 0309 	add.w	r3, sp, #9
 800a36a:	1a9b      	subs	r3, r3, r2
 800a36c:	42ac      	cmp	r4, r5
 800a36e:	bf88      	it	hi
 800a370:	2300      	movhi	r3, #0
 800a372:	3302      	adds	r3, #2
 800a374:	4403      	add	r3, r0
 800a376:	1a18      	subs	r0, r3, r0
 800a378:	b003      	add	sp, #12
 800a37a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a37c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a380:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a384:	e7ed      	b.n	800a362 <__exponent+0x44>
 800a386:	2330      	movs	r3, #48	@ 0x30
 800a388:	3130      	adds	r1, #48	@ 0x30
 800a38a:	7083      	strb	r3, [r0, #2]
 800a38c:	70c1      	strb	r1, [r0, #3]
 800a38e:	1d03      	adds	r3, r0, #4
 800a390:	e7f1      	b.n	800a376 <__exponent+0x58>
	...

0800a394 <_printf_float>:
 800a394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a398:	b08d      	sub	sp, #52	@ 0x34
 800a39a:	460c      	mov	r4, r1
 800a39c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a3a0:	4616      	mov	r6, r2
 800a3a2:	461f      	mov	r7, r3
 800a3a4:	4605      	mov	r5, r0
 800a3a6:	f000 ff0b 	bl	800b1c0 <_localeconv_r>
 800a3aa:	6803      	ldr	r3, [r0, #0]
 800a3ac:	9304      	str	r3, [sp, #16]
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7f5 ff5e 	bl	8000270 <strlen>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3b8:	f8d8 3000 	ldr.w	r3, [r8]
 800a3bc:	9005      	str	r0, [sp, #20]
 800a3be:	3307      	adds	r3, #7
 800a3c0:	f023 0307 	bic.w	r3, r3, #7
 800a3c4:	f103 0208 	add.w	r2, r3, #8
 800a3c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a3cc:	f8d4 b000 	ldr.w	fp, [r4]
 800a3d0:	f8c8 2000 	str.w	r2, [r8]
 800a3d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a3dc:	9307      	str	r3, [sp, #28]
 800a3de:	f8cd 8018 	str.w	r8, [sp, #24]
 800a3e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a3e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3ea:	4b9c      	ldr	r3, [pc, #624]	@ (800a65c <_printf_float+0x2c8>)
 800a3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a3f0:	f7f6 fb9c 	bl	8000b2c <__aeabi_dcmpun>
 800a3f4:	bb70      	cbnz	r0, 800a454 <_printf_float+0xc0>
 800a3f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3fa:	4b98      	ldr	r3, [pc, #608]	@ (800a65c <_printf_float+0x2c8>)
 800a3fc:	f04f 32ff 	mov.w	r2, #4294967295
 800a400:	f7f6 fb76 	bl	8000af0 <__aeabi_dcmple>
 800a404:	bb30      	cbnz	r0, 800a454 <_printf_float+0xc0>
 800a406:	2200      	movs	r2, #0
 800a408:	2300      	movs	r3, #0
 800a40a:	4640      	mov	r0, r8
 800a40c:	4649      	mov	r1, r9
 800a40e:	f7f6 fb65 	bl	8000adc <__aeabi_dcmplt>
 800a412:	b110      	cbz	r0, 800a41a <_printf_float+0x86>
 800a414:	232d      	movs	r3, #45	@ 0x2d
 800a416:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a41a:	4a91      	ldr	r2, [pc, #580]	@ (800a660 <_printf_float+0x2cc>)
 800a41c:	4b91      	ldr	r3, [pc, #580]	@ (800a664 <_printf_float+0x2d0>)
 800a41e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a422:	bf8c      	ite	hi
 800a424:	4690      	movhi	r8, r2
 800a426:	4698      	movls	r8, r3
 800a428:	2303      	movs	r3, #3
 800a42a:	6123      	str	r3, [r4, #16]
 800a42c:	f02b 0304 	bic.w	r3, fp, #4
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	f04f 0900 	mov.w	r9, #0
 800a436:	9700      	str	r7, [sp, #0]
 800a438:	4633      	mov	r3, r6
 800a43a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a43c:	4621      	mov	r1, r4
 800a43e:	4628      	mov	r0, r5
 800a440:	f000 f9d2 	bl	800a7e8 <_printf_common>
 800a444:	3001      	adds	r0, #1
 800a446:	f040 808d 	bne.w	800a564 <_printf_float+0x1d0>
 800a44a:	f04f 30ff 	mov.w	r0, #4294967295
 800a44e:	b00d      	add	sp, #52	@ 0x34
 800a450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a454:	4642      	mov	r2, r8
 800a456:	464b      	mov	r3, r9
 800a458:	4640      	mov	r0, r8
 800a45a:	4649      	mov	r1, r9
 800a45c:	f7f6 fb66 	bl	8000b2c <__aeabi_dcmpun>
 800a460:	b140      	cbz	r0, 800a474 <_printf_float+0xe0>
 800a462:	464b      	mov	r3, r9
 800a464:	2b00      	cmp	r3, #0
 800a466:	bfbc      	itt	lt
 800a468:	232d      	movlt	r3, #45	@ 0x2d
 800a46a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a46e:	4a7e      	ldr	r2, [pc, #504]	@ (800a668 <_printf_float+0x2d4>)
 800a470:	4b7e      	ldr	r3, [pc, #504]	@ (800a66c <_printf_float+0x2d8>)
 800a472:	e7d4      	b.n	800a41e <_printf_float+0x8a>
 800a474:	6863      	ldr	r3, [r4, #4]
 800a476:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a47a:	9206      	str	r2, [sp, #24]
 800a47c:	1c5a      	adds	r2, r3, #1
 800a47e:	d13b      	bne.n	800a4f8 <_printf_float+0x164>
 800a480:	2306      	movs	r3, #6
 800a482:	6063      	str	r3, [r4, #4]
 800a484:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a488:	2300      	movs	r3, #0
 800a48a:	6022      	str	r2, [r4, #0]
 800a48c:	9303      	str	r3, [sp, #12]
 800a48e:	ab0a      	add	r3, sp, #40	@ 0x28
 800a490:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a494:	ab09      	add	r3, sp, #36	@ 0x24
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	6861      	ldr	r1, [r4, #4]
 800a49a:	ec49 8b10 	vmov	d0, r8, r9
 800a49e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	f7ff fed6 	bl	800a254 <__cvt>
 800a4a8:	9b06      	ldr	r3, [sp, #24]
 800a4aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a4ac:	2b47      	cmp	r3, #71	@ 0x47
 800a4ae:	4680      	mov	r8, r0
 800a4b0:	d129      	bne.n	800a506 <_printf_float+0x172>
 800a4b2:	1cc8      	adds	r0, r1, #3
 800a4b4:	db02      	blt.n	800a4bc <_printf_float+0x128>
 800a4b6:	6863      	ldr	r3, [r4, #4]
 800a4b8:	4299      	cmp	r1, r3
 800a4ba:	dd41      	ble.n	800a540 <_printf_float+0x1ac>
 800a4bc:	f1aa 0a02 	sub.w	sl, sl, #2
 800a4c0:	fa5f fa8a 	uxtb.w	sl, sl
 800a4c4:	3901      	subs	r1, #1
 800a4c6:	4652      	mov	r2, sl
 800a4c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a4cc:	9109      	str	r1, [sp, #36]	@ 0x24
 800a4ce:	f7ff ff26 	bl	800a31e <__exponent>
 800a4d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4d4:	1813      	adds	r3, r2, r0
 800a4d6:	2a01      	cmp	r2, #1
 800a4d8:	4681      	mov	r9, r0
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	dc02      	bgt.n	800a4e4 <_printf_float+0x150>
 800a4de:	6822      	ldr	r2, [r4, #0]
 800a4e0:	07d2      	lsls	r2, r2, #31
 800a4e2:	d501      	bpl.n	800a4e8 <_printf_float+0x154>
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	6123      	str	r3, [r4, #16]
 800a4e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d0a2      	beq.n	800a436 <_printf_float+0xa2>
 800a4f0:	232d      	movs	r3, #45	@ 0x2d
 800a4f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4f6:	e79e      	b.n	800a436 <_printf_float+0xa2>
 800a4f8:	9a06      	ldr	r2, [sp, #24]
 800a4fa:	2a47      	cmp	r2, #71	@ 0x47
 800a4fc:	d1c2      	bne.n	800a484 <_printf_float+0xf0>
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1c0      	bne.n	800a484 <_printf_float+0xf0>
 800a502:	2301      	movs	r3, #1
 800a504:	e7bd      	b.n	800a482 <_printf_float+0xee>
 800a506:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a50a:	d9db      	bls.n	800a4c4 <_printf_float+0x130>
 800a50c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a510:	d118      	bne.n	800a544 <_printf_float+0x1b0>
 800a512:	2900      	cmp	r1, #0
 800a514:	6863      	ldr	r3, [r4, #4]
 800a516:	dd0b      	ble.n	800a530 <_printf_float+0x19c>
 800a518:	6121      	str	r1, [r4, #16]
 800a51a:	b913      	cbnz	r3, 800a522 <_printf_float+0x18e>
 800a51c:	6822      	ldr	r2, [r4, #0]
 800a51e:	07d0      	lsls	r0, r2, #31
 800a520:	d502      	bpl.n	800a528 <_printf_float+0x194>
 800a522:	3301      	adds	r3, #1
 800a524:	440b      	add	r3, r1
 800a526:	6123      	str	r3, [r4, #16]
 800a528:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a52a:	f04f 0900 	mov.w	r9, #0
 800a52e:	e7db      	b.n	800a4e8 <_printf_float+0x154>
 800a530:	b913      	cbnz	r3, 800a538 <_printf_float+0x1a4>
 800a532:	6822      	ldr	r2, [r4, #0]
 800a534:	07d2      	lsls	r2, r2, #31
 800a536:	d501      	bpl.n	800a53c <_printf_float+0x1a8>
 800a538:	3302      	adds	r3, #2
 800a53a:	e7f4      	b.n	800a526 <_printf_float+0x192>
 800a53c:	2301      	movs	r3, #1
 800a53e:	e7f2      	b.n	800a526 <_printf_float+0x192>
 800a540:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a544:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a546:	4299      	cmp	r1, r3
 800a548:	db05      	blt.n	800a556 <_printf_float+0x1c2>
 800a54a:	6823      	ldr	r3, [r4, #0]
 800a54c:	6121      	str	r1, [r4, #16]
 800a54e:	07d8      	lsls	r0, r3, #31
 800a550:	d5ea      	bpl.n	800a528 <_printf_float+0x194>
 800a552:	1c4b      	adds	r3, r1, #1
 800a554:	e7e7      	b.n	800a526 <_printf_float+0x192>
 800a556:	2900      	cmp	r1, #0
 800a558:	bfd4      	ite	le
 800a55a:	f1c1 0202 	rsble	r2, r1, #2
 800a55e:	2201      	movgt	r2, #1
 800a560:	4413      	add	r3, r2
 800a562:	e7e0      	b.n	800a526 <_printf_float+0x192>
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	055a      	lsls	r2, r3, #21
 800a568:	d407      	bmi.n	800a57a <_printf_float+0x1e6>
 800a56a:	6923      	ldr	r3, [r4, #16]
 800a56c:	4642      	mov	r2, r8
 800a56e:	4631      	mov	r1, r6
 800a570:	4628      	mov	r0, r5
 800a572:	47b8      	blx	r7
 800a574:	3001      	adds	r0, #1
 800a576:	d12b      	bne.n	800a5d0 <_printf_float+0x23c>
 800a578:	e767      	b.n	800a44a <_printf_float+0xb6>
 800a57a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a57e:	f240 80dd 	bls.w	800a73c <_printf_float+0x3a8>
 800a582:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a586:	2200      	movs	r2, #0
 800a588:	2300      	movs	r3, #0
 800a58a:	f7f6 fa9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d033      	beq.n	800a5fa <_printf_float+0x266>
 800a592:	4a37      	ldr	r2, [pc, #220]	@ (800a670 <_printf_float+0x2dc>)
 800a594:	2301      	movs	r3, #1
 800a596:	4631      	mov	r1, r6
 800a598:	4628      	mov	r0, r5
 800a59a:	47b8      	blx	r7
 800a59c:	3001      	adds	r0, #1
 800a59e:	f43f af54 	beq.w	800a44a <_printf_float+0xb6>
 800a5a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a5a6:	4543      	cmp	r3, r8
 800a5a8:	db02      	blt.n	800a5b0 <_printf_float+0x21c>
 800a5aa:	6823      	ldr	r3, [r4, #0]
 800a5ac:	07d8      	lsls	r0, r3, #31
 800a5ae:	d50f      	bpl.n	800a5d0 <_printf_float+0x23c>
 800a5b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5b4:	4631      	mov	r1, r6
 800a5b6:	4628      	mov	r0, r5
 800a5b8:	47b8      	blx	r7
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	f43f af45 	beq.w	800a44a <_printf_float+0xb6>
 800a5c0:	f04f 0900 	mov.w	r9, #0
 800a5c4:	f108 38ff 	add.w	r8, r8, #4294967295
 800a5c8:	f104 0a1a 	add.w	sl, r4, #26
 800a5cc:	45c8      	cmp	r8, r9
 800a5ce:	dc09      	bgt.n	800a5e4 <_printf_float+0x250>
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	079b      	lsls	r3, r3, #30
 800a5d4:	f100 8103 	bmi.w	800a7de <_printf_float+0x44a>
 800a5d8:	68e0      	ldr	r0, [r4, #12]
 800a5da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5dc:	4298      	cmp	r0, r3
 800a5de:	bfb8      	it	lt
 800a5e0:	4618      	movlt	r0, r3
 800a5e2:	e734      	b.n	800a44e <_printf_float+0xba>
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	4652      	mov	r2, sl
 800a5e8:	4631      	mov	r1, r6
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	47b8      	blx	r7
 800a5ee:	3001      	adds	r0, #1
 800a5f0:	f43f af2b 	beq.w	800a44a <_printf_float+0xb6>
 800a5f4:	f109 0901 	add.w	r9, r9, #1
 800a5f8:	e7e8      	b.n	800a5cc <_printf_float+0x238>
 800a5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dc39      	bgt.n	800a674 <_printf_float+0x2e0>
 800a600:	4a1b      	ldr	r2, [pc, #108]	@ (800a670 <_printf_float+0x2dc>)
 800a602:	2301      	movs	r3, #1
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f af1d 	beq.w	800a44a <_printf_float+0xb6>
 800a610:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a614:	ea59 0303 	orrs.w	r3, r9, r3
 800a618:	d102      	bne.n	800a620 <_printf_float+0x28c>
 800a61a:	6823      	ldr	r3, [r4, #0]
 800a61c:	07d9      	lsls	r1, r3, #31
 800a61e:	d5d7      	bpl.n	800a5d0 <_printf_float+0x23c>
 800a620:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a624:	4631      	mov	r1, r6
 800a626:	4628      	mov	r0, r5
 800a628:	47b8      	blx	r7
 800a62a:	3001      	adds	r0, #1
 800a62c:	f43f af0d 	beq.w	800a44a <_printf_float+0xb6>
 800a630:	f04f 0a00 	mov.w	sl, #0
 800a634:	f104 0b1a 	add.w	fp, r4, #26
 800a638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a63a:	425b      	negs	r3, r3
 800a63c:	4553      	cmp	r3, sl
 800a63e:	dc01      	bgt.n	800a644 <_printf_float+0x2b0>
 800a640:	464b      	mov	r3, r9
 800a642:	e793      	b.n	800a56c <_printf_float+0x1d8>
 800a644:	2301      	movs	r3, #1
 800a646:	465a      	mov	r2, fp
 800a648:	4631      	mov	r1, r6
 800a64a:	4628      	mov	r0, r5
 800a64c:	47b8      	blx	r7
 800a64e:	3001      	adds	r0, #1
 800a650:	f43f aefb 	beq.w	800a44a <_printf_float+0xb6>
 800a654:	f10a 0a01 	add.w	sl, sl, #1
 800a658:	e7ee      	b.n	800a638 <_printf_float+0x2a4>
 800a65a:	bf00      	nop
 800a65c:	7fefffff 	.word	0x7fefffff
 800a660:	0800ef10 	.word	0x0800ef10
 800a664:	0800ef0c 	.word	0x0800ef0c
 800a668:	0800ef18 	.word	0x0800ef18
 800a66c:	0800ef14 	.word	0x0800ef14
 800a670:	0800ef1c 	.word	0x0800ef1c
 800a674:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a676:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a67a:	4553      	cmp	r3, sl
 800a67c:	bfa8      	it	ge
 800a67e:	4653      	movge	r3, sl
 800a680:	2b00      	cmp	r3, #0
 800a682:	4699      	mov	r9, r3
 800a684:	dc36      	bgt.n	800a6f4 <_printf_float+0x360>
 800a686:	f04f 0b00 	mov.w	fp, #0
 800a68a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a68e:	f104 021a 	add.w	r2, r4, #26
 800a692:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a694:	9306      	str	r3, [sp, #24]
 800a696:	eba3 0309 	sub.w	r3, r3, r9
 800a69a:	455b      	cmp	r3, fp
 800a69c:	dc31      	bgt.n	800a702 <_printf_float+0x36e>
 800a69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6a0:	459a      	cmp	sl, r3
 800a6a2:	dc3a      	bgt.n	800a71a <_printf_float+0x386>
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	07da      	lsls	r2, r3, #31
 800a6a8:	d437      	bmi.n	800a71a <_printf_float+0x386>
 800a6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ac:	ebaa 0903 	sub.w	r9, sl, r3
 800a6b0:	9b06      	ldr	r3, [sp, #24]
 800a6b2:	ebaa 0303 	sub.w	r3, sl, r3
 800a6b6:	4599      	cmp	r9, r3
 800a6b8:	bfa8      	it	ge
 800a6ba:	4699      	movge	r9, r3
 800a6bc:	f1b9 0f00 	cmp.w	r9, #0
 800a6c0:	dc33      	bgt.n	800a72a <_printf_float+0x396>
 800a6c2:	f04f 0800 	mov.w	r8, #0
 800a6c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6ca:	f104 0b1a 	add.w	fp, r4, #26
 800a6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6d0:	ebaa 0303 	sub.w	r3, sl, r3
 800a6d4:	eba3 0309 	sub.w	r3, r3, r9
 800a6d8:	4543      	cmp	r3, r8
 800a6da:	f77f af79 	ble.w	800a5d0 <_printf_float+0x23c>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	465a      	mov	r2, fp
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4628      	mov	r0, r5
 800a6e6:	47b8      	blx	r7
 800a6e8:	3001      	adds	r0, #1
 800a6ea:	f43f aeae 	beq.w	800a44a <_printf_float+0xb6>
 800a6ee:	f108 0801 	add.w	r8, r8, #1
 800a6f2:	e7ec      	b.n	800a6ce <_printf_float+0x33a>
 800a6f4:	4642      	mov	r2, r8
 800a6f6:	4631      	mov	r1, r6
 800a6f8:	4628      	mov	r0, r5
 800a6fa:	47b8      	blx	r7
 800a6fc:	3001      	adds	r0, #1
 800a6fe:	d1c2      	bne.n	800a686 <_printf_float+0x2f2>
 800a700:	e6a3      	b.n	800a44a <_printf_float+0xb6>
 800a702:	2301      	movs	r3, #1
 800a704:	4631      	mov	r1, r6
 800a706:	4628      	mov	r0, r5
 800a708:	9206      	str	r2, [sp, #24]
 800a70a:	47b8      	blx	r7
 800a70c:	3001      	adds	r0, #1
 800a70e:	f43f ae9c 	beq.w	800a44a <_printf_float+0xb6>
 800a712:	9a06      	ldr	r2, [sp, #24]
 800a714:	f10b 0b01 	add.w	fp, fp, #1
 800a718:	e7bb      	b.n	800a692 <_printf_float+0x2fe>
 800a71a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a71e:	4631      	mov	r1, r6
 800a720:	4628      	mov	r0, r5
 800a722:	47b8      	blx	r7
 800a724:	3001      	adds	r0, #1
 800a726:	d1c0      	bne.n	800a6aa <_printf_float+0x316>
 800a728:	e68f      	b.n	800a44a <_printf_float+0xb6>
 800a72a:	9a06      	ldr	r2, [sp, #24]
 800a72c:	464b      	mov	r3, r9
 800a72e:	4442      	add	r2, r8
 800a730:	4631      	mov	r1, r6
 800a732:	4628      	mov	r0, r5
 800a734:	47b8      	blx	r7
 800a736:	3001      	adds	r0, #1
 800a738:	d1c3      	bne.n	800a6c2 <_printf_float+0x32e>
 800a73a:	e686      	b.n	800a44a <_printf_float+0xb6>
 800a73c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a740:	f1ba 0f01 	cmp.w	sl, #1
 800a744:	dc01      	bgt.n	800a74a <_printf_float+0x3b6>
 800a746:	07db      	lsls	r3, r3, #31
 800a748:	d536      	bpl.n	800a7b8 <_printf_float+0x424>
 800a74a:	2301      	movs	r3, #1
 800a74c:	4642      	mov	r2, r8
 800a74e:	4631      	mov	r1, r6
 800a750:	4628      	mov	r0, r5
 800a752:	47b8      	blx	r7
 800a754:	3001      	adds	r0, #1
 800a756:	f43f ae78 	beq.w	800a44a <_printf_float+0xb6>
 800a75a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a75e:	4631      	mov	r1, r6
 800a760:	4628      	mov	r0, r5
 800a762:	47b8      	blx	r7
 800a764:	3001      	adds	r0, #1
 800a766:	f43f ae70 	beq.w	800a44a <_printf_float+0xb6>
 800a76a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a76e:	2200      	movs	r2, #0
 800a770:	2300      	movs	r3, #0
 800a772:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a776:	f7f6 f9a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a77a:	b9c0      	cbnz	r0, 800a7ae <_printf_float+0x41a>
 800a77c:	4653      	mov	r3, sl
 800a77e:	f108 0201 	add.w	r2, r8, #1
 800a782:	4631      	mov	r1, r6
 800a784:	4628      	mov	r0, r5
 800a786:	47b8      	blx	r7
 800a788:	3001      	adds	r0, #1
 800a78a:	d10c      	bne.n	800a7a6 <_printf_float+0x412>
 800a78c:	e65d      	b.n	800a44a <_printf_float+0xb6>
 800a78e:	2301      	movs	r3, #1
 800a790:	465a      	mov	r2, fp
 800a792:	4631      	mov	r1, r6
 800a794:	4628      	mov	r0, r5
 800a796:	47b8      	blx	r7
 800a798:	3001      	adds	r0, #1
 800a79a:	f43f ae56 	beq.w	800a44a <_printf_float+0xb6>
 800a79e:	f108 0801 	add.w	r8, r8, #1
 800a7a2:	45d0      	cmp	r8, sl
 800a7a4:	dbf3      	blt.n	800a78e <_printf_float+0x3fa>
 800a7a6:	464b      	mov	r3, r9
 800a7a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a7ac:	e6df      	b.n	800a56e <_printf_float+0x1da>
 800a7ae:	f04f 0800 	mov.w	r8, #0
 800a7b2:	f104 0b1a 	add.w	fp, r4, #26
 800a7b6:	e7f4      	b.n	800a7a2 <_printf_float+0x40e>
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	4642      	mov	r2, r8
 800a7bc:	e7e1      	b.n	800a782 <_printf_float+0x3ee>
 800a7be:	2301      	movs	r3, #1
 800a7c0:	464a      	mov	r2, r9
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	47b8      	blx	r7
 800a7c8:	3001      	adds	r0, #1
 800a7ca:	f43f ae3e 	beq.w	800a44a <_printf_float+0xb6>
 800a7ce:	f108 0801 	add.w	r8, r8, #1
 800a7d2:	68e3      	ldr	r3, [r4, #12]
 800a7d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a7d6:	1a5b      	subs	r3, r3, r1
 800a7d8:	4543      	cmp	r3, r8
 800a7da:	dcf0      	bgt.n	800a7be <_printf_float+0x42a>
 800a7dc:	e6fc      	b.n	800a5d8 <_printf_float+0x244>
 800a7de:	f04f 0800 	mov.w	r8, #0
 800a7e2:	f104 0919 	add.w	r9, r4, #25
 800a7e6:	e7f4      	b.n	800a7d2 <_printf_float+0x43e>

0800a7e8 <_printf_common>:
 800a7e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7ec:	4616      	mov	r6, r2
 800a7ee:	4698      	mov	r8, r3
 800a7f0:	688a      	ldr	r2, [r1, #8]
 800a7f2:	690b      	ldr	r3, [r1, #16]
 800a7f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	bfb8      	it	lt
 800a7fc:	4613      	movlt	r3, r2
 800a7fe:	6033      	str	r3, [r6, #0]
 800a800:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a804:	4607      	mov	r7, r0
 800a806:	460c      	mov	r4, r1
 800a808:	b10a      	cbz	r2, 800a80e <_printf_common+0x26>
 800a80a:	3301      	adds	r3, #1
 800a80c:	6033      	str	r3, [r6, #0]
 800a80e:	6823      	ldr	r3, [r4, #0]
 800a810:	0699      	lsls	r1, r3, #26
 800a812:	bf42      	ittt	mi
 800a814:	6833      	ldrmi	r3, [r6, #0]
 800a816:	3302      	addmi	r3, #2
 800a818:	6033      	strmi	r3, [r6, #0]
 800a81a:	6825      	ldr	r5, [r4, #0]
 800a81c:	f015 0506 	ands.w	r5, r5, #6
 800a820:	d106      	bne.n	800a830 <_printf_common+0x48>
 800a822:	f104 0a19 	add.w	sl, r4, #25
 800a826:	68e3      	ldr	r3, [r4, #12]
 800a828:	6832      	ldr	r2, [r6, #0]
 800a82a:	1a9b      	subs	r3, r3, r2
 800a82c:	42ab      	cmp	r3, r5
 800a82e:	dc26      	bgt.n	800a87e <_printf_common+0x96>
 800a830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a834:	6822      	ldr	r2, [r4, #0]
 800a836:	3b00      	subs	r3, #0
 800a838:	bf18      	it	ne
 800a83a:	2301      	movne	r3, #1
 800a83c:	0692      	lsls	r2, r2, #26
 800a83e:	d42b      	bmi.n	800a898 <_printf_common+0xb0>
 800a840:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a844:	4641      	mov	r1, r8
 800a846:	4638      	mov	r0, r7
 800a848:	47c8      	blx	r9
 800a84a:	3001      	adds	r0, #1
 800a84c:	d01e      	beq.n	800a88c <_printf_common+0xa4>
 800a84e:	6823      	ldr	r3, [r4, #0]
 800a850:	6922      	ldr	r2, [r4, #16]
 800a852:	f003 0306 	and.w	r3, r3, #6
 800a856:	2b04      	cmp	r3, #4
 800a858:	bf02      	ittt	eq
 800a85a:	68e5      	ldreq	r5, [r4, #12]
 800a85c:	6833      	ldreq	r3, [r6, #0]
 800a85e:	1aed      	subeq	r5, r5, r3
 800a860:	68a3      	ldr	r3, [r4, #8]
 800a862:	bf0c      	ite	eq
 800a864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a868:	2500      	movne	r5, #0
 800a86a:	4293      	cmp	r3, r2
 800a86c:	bfc4      	itt	gt
 800a86e:	1a9b      	subgt	r3, r3, r2
 800a870:	18ed      	addgt	r5, r5, r3
 800a872:	2600      	movs	r6, #0
 800a874:	341a      	adds	r4, #26
 800a876:	42b5      	cmp	r5, r6
 800a878:	d11a      	bne.n	800a8b0 <_printf_common+0xc8>
 800a87a:	2000      	movs	r0, #0
 800a87c:	e008      	b.n	800a890 <_printf_common+0xa8>
 800a87e:	2301      	movs	r3, #1
 800a880:	4652      	mov	r2, sl
 800a882:	4641      	mov	r1, r8
 800a884:	4638      	mov	r0, r7
 800a886:	47c8      	blx	r9
 800a888:	3001      	adds	r0, #1
 800a88a:	d103      	bne.n	800a894 <_printf_common+0xac>
 800a88c:	f04f 30ff 	mov.w	r0, #4294967295
 800a890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a894:	3501      	adds	r5, #1
 800a896:	e7c6      	b.n	800a826 <_printf_common+0x3e>
 800a898:	18e1      	adds	r1, r4, r3
 800a89a:	1c5a      	adds	r2, r3, #1
 800a89c:	2030      	movs	r0, #48	@ 0x30
 800a89e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a8a2:	4422      	add	r2, r4
 800a8a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a8a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a8ac:	3302      	adds	r3, #2
 800a8ae:	e7c7      	b.n	800a840 <_printf_common+0x58>
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	4622      	mov	r2, r4
 800a8b4:	4641      	mov	r1, r8
 800a8b6:	4638      	mov	r0, r7
 800a8b8:	47c8      	blx	r9
 800a8ba:	3001      	adds	r0, #1
 800a8bc:	d0e6      	beq.n	800a88c <_printf_common+0xa4>
 800a8be:	3601      	adds	r6, #1
 800a8c0:	e7d9      	b.n	800a876 <_printf_common+0x8e>
	...

0800a8c4 <_printf_i>:
 800a8c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c8:	7e0f      	ldrb	r7, [r1, #24]
 800a8ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a8cc:	2f78      	cmp	r7, #120	@ 0x78
 800a8ce:	4691      	mov	r9, r2
 800a8d0:	4680      	mov	r8, r0
 800a8d2:	460c      	mov	r4, r1
 800a8d4:	469a      	mov	sl, r3
 800a8d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a8da:	d807      	bhi.n	800a8ec <_printf_i+0x28>
 800a8dc:	2f62      	cmp	r7, #98	@ 0x62
 800a8de:	d80a      	bhi.n	800a8f6 <_printf_i+0x32>
 800a8e0:	2f00      	cmp	r7, #0
 800a8e2:	f000 80d1 	beq.w	800aa88 <_printf_i+0x1c4>
 800a8e6:	2f58      	cmp	r7, #88	@ 0x58
 800a8e8:	f000 80b8 	beq.w	800aa5c <_printf_i+0x198>
 800a8ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a8f4:	e03a      	b.n	800a96c <_printf_i+0xa8>
 800a8f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a8fa:	2b15      	cmp	r3, #21
 800a8fc:	d8f6      	bhi.n	800a8ec <_printf_i+0x28>
 800a8fe:	a101      	add	r1, pc, #4	@ (adr r1, 800a904 <_printf_i+0x40>)
 800a900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a904:	0800a95d 	.word	0x0800a95d
 800a908:	0800a971 	.word	0x0800a971
 800a90c:	0800a8ed 	.word	0x0800a8ed
 800a910:	0800a8ed 	.word	0x0800a8ed
 800a914:	0800a8ed 	.word	0x0800a8ed
 800a918:	0800a8ed 	.word	0x0800a8ed
 800a91c:	0800a971 	.word	0x0800a971
 800a920:	0800a8ed 	.word	0x0800a8ed
 800a924:	0800a8ed 	.word	0x0800a8ed
 800a928:	0800a8ed 	.word	0x0800a8ed
 800a92c:	0800a8ed 	.word	0x0800a8ed
 800a930:	0800aa6f 	.word	0x0800aa6f
 800a934:	0800a99b 	.word	0x0800a99b
 800a938:	0800aa29 	.word	0x0800aa29
 800a93c:	0800a8ed 	.word	0x0800a8ed
 800a940:	0800a8ed 	.word	0x0800a8ed
 800a944:	0800aa91 	.word	0x0800aa91
 800a948:	0800a8ed 	.word	0x0800a8ed
 800a94c:	0800a99b 	.word	0x0800a99b
 800a950:	0800a8ed 	.word	0x0800a8ed
 800a954:	0800a8ed 	.word	0x0800a8ed
 800a958:	0800aa31 	.word	0x0800aa31
 800a95c:	6833      	ldr	r3, [r6, #0]
 800a95e:	1d1a      	adds	r2, r3, #4
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	6032      	str	r2, [r6, #0]
 800a964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a968:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a96c:	2301      	movs	r3, #1
 800a96e:	e09c      	b.n	800aaaa <_printf_i+0x1e6>
 800a970:	6833      	ldr	r3, [r6, #0]
 800a972:	6820      	ldr	r0, [r4, #0]
 800a974:	1d19      	adds	r1, r3, #4
 800a976:	6031      	str	r1, [r6, #0]
 800a978:	0606      	lsls	r6, r0, #24
 800a97a:	d501      	bpl.n	800a980 <_printf_i+0xbc>
 800a97c:	681d      	ldr	r5, [r3, #0]
 800a97e:	e003      	b.n	800a988 <_printf_i+0xc4>
 800a980:	0645      	lsls	r5, r0, #25
 800a982:	d5fb      	bpl.n	800a97c <_printf_i+0xb8>
 800a984:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a988:	2d00      	cmp	r5, #0
 800a98a:	da03      	bge.n	800a994 <_printf_i+0xd0>
 800a98c:	232d      	movs	r3, #45	@ 0x2d
 800a98e:	426d      	negs	r5, r5
 800a990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a994:	4858      	ldr	r0, [pc, #352]	@ (800aaf8 <_printf_i+0x234>)
 800a996:	230a      	movs	r3, #10
 800a998:	e011      	b.n	800a9be <_printf_i+0xfa>
 800a99a:	6821      	ldr	r1, [r4, #0]
 800a99c:	6833      	ldr	r3, [r6, #0]
 800a99e:	0608      	lsls	r0, r1, #24
 800a9a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a9a4:	d402      	bmi.n	800a9ac <_printf_i+0xe8>
 800a9a6:	0649      	lsls	r1, r1, #25
 800a9a8:	bf48      	it	mi
 800a9aa:	b2ad      	uxthmi	r5, r5
 800a9ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800a9ae:	4852      	ldr	r0, [pc, #328]	@ (800aaf8 <_printf_i+0x234>)
 800a9b0:	6033      	str	r3, [r6, #0]
 800a9b2:	bf14      	ite	ne
 800a9b4:	230a      	movne	r3, #10
 800a9b6:	2308      	moveq	r3, #8
 800a9b8:	2100      	movs	r1, #0
 800a9ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a9be:	6866      	ldr	r6, [r4, #4]
 800a9c0:	60a6      	str	r6, [r4, #8]
 800a9c2:	2e00      	cmp	r6, #0
 800a9c4:	db05      	blt.n	800a9d2 <_printf_i+0x10e>
 800a9c6:	6821      	ldr	r1, [r4, #0]
 800a9c8:	432e      	orrs	r6, r5
 800a9ca:	f021 0104 	bic.w	r1, r1, #4
 800a9ce:	6021      	str	r1, [r4, #0]
 800a9d0:	d04b      	beq.n	800aa6a <_printf_i+0x1a6>
 800a9d2:	4616      	mov	r6, r2
 800a9d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9d8:	fb03 5711 	mls	r7, r3, r1, r5
 800a9dc:	5dc7      	ldrb	r7, [r0, r7]
 800a9de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a9e2:	462f      	mov	r7, r5
 800a9e4:	42bb      	cmp	r3, r7
 800a9e6:	460d      	mov	r5, r1
 800a9e8:	d9f4      	bls.n	800a9d4 <_printf_i+0x110>
 800a9ea:	2b08      	cmp	r3, #8
 800a9ec:	d10b      	bne.n	800aa06 <_printf_i+0x142>
 800a9ee:	6823      	ldr	r3, [r4, #0]
 800a9f0:	07df      	lsls	r7, r3, #31
 800a9f2:	d508      	bpl.n	800aa06 <_printf_i+0x142>
 800a9f4:	6923      	ldr	r3, [r4, #16]
 800a9f6:	6861      	ldr	r1, [r4, #4]
 800a9f8:	4299      	cmp	r1, r3
 800a9fa:	bfde      	ittt	le
 800a9fc:	2330      	movle	r3, #48	@ 0x30
 800a9fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa02:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa06:	1b92      	subs	r2, r2, r6
 800aa08:	6122      	str	r2, [r4, #16]
 800aa0a:	f8cd a000 	str.w	sl, [sp]
 800aa0e:	464b      	mov	r3, r9
 800aa10:	aa03      	add	r2, sp, #12
 800aa12:	4621      	mov	r1, r4
 800aa14:	4640      	mov	r0, r8
 800aa16:	f7ff fee7 	bl	800a7e8 <_printf_common>
 800aa1a:	3001      	adds	r0, #1
 800aa1c:	d14a      	bne.n	800aab4 <_printf_i+0x1f0>
 800aa1e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa22:	b004      	add	sp, #16
 800aa24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa28:	6823      	ldr	r3, [r4, #0]
 800aa2a:	f043 0320 	orr.w	r3, r3, #32
 800aa2e:	6023      	str	r3, [r4, #0]
 800aa30:	4832      	ldr	r0, [pc, #200]	@ (800aafc <_printf_i+0x238>)
 800aa32:	2778      	movs	r7, #120	@ 0x78
 800aa34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa38:	6823      	ldr	r3, [r4, #0]
 800aa3a:	6831      	ldr	r1, [r6, #0]
 800aa3c:	061f      	lsls	r7, r3, #24
 800aa3e:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa42:	d402      	bmi.n	800aa4a <_printf_i+0x186>
 800aa44:	065f      	lsls	r7, r3, #25
 800aa46:	bf48      	it	mi
 800aa48:	b2ad      	uxthmi	r5, r5
 800aa4a:	6031      	str	r1, [r6, #0]
 800aa4c:	07d9      	lsls	r1, r3, #31
 800aa4e:	bf44      	itt	mi
 800aa50:	f043 0320 	orrmi.w	r3, r3, #32
 800aa54:	6023      	strmi	r3, [r4, #0]
 800aa56:	b11d      	cbz	r5, 800aa60 <_printf_i+0x19c>
 800aa58:	2310      	movs	r3, #16
 800aa5a:	e7ad      	b.n	800a9b8 <_printf_i+0xf4>
 800aa5c:	4826      	ldr	r0, [pc, #152]	@ (800aaf8 <_printf_i+0x234>)
 800aa5e:	e7e9      	b.n	800aa34 <_printf_i+0x170>
 800aa60:	6823      	ldr	r3, [r4, #0]
 800aa62:	f023 0320 	bic.w	r3, r3, #32
 800aa66:	6023      	str	r3, [r4, #0]
 800aa68:	e7f6      	b.n	800aa58 <_printf_i+0x194>
 800aa6a:	4616      	mov	r6, r2
 800aa6c:	e7bd      	b.n	800a9ea <_printf_i+0x126>
 800aa6e:	6833      	ldr	r3, [r6, #0]
 800aa70:	6825      	ldr	r5, [r4, #0]
 800aa72:	6961      	ldr	r1, [r4, #20]
 800aa74:	1d18      	adds	r0, r3, #4
 800aa76:	6030      	str	r0, [r6, #0]
 800aa78:	062e      	lsls	r6, r5, #24
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	d501      	bpl.n	800aa82 <_printf_i+0x1be>
 800aa7e:	6019      	str	r1, [r3, #0]
 800aa80:	e002      	b.n	800aa88 <_printf_i+0x1c4>
 800aa82:	0668      	lsls	r0, r5, #25
 800aa84:	d5fb      	bpl.n	800aa7e <_printf_i+0x1ba>
 800aa86:	8019      	strh	r1, [r3, #0]
 800aa88:	2300      	movs	r3, #0
 800aa8a:	6123      	str	r3, [r4, #16]
 800aa8c:	4616      	mov	r6, r2
 800aa8e:	e7bc      	b.n	800aa0a <_printf_i+0x146>
 800aa90:	6833      	ldr	r3, [r6, #0]
 800aa92:	1d1a      	adds	r2, r3, #4
 800aa94:	6032      	str	r2, [r6, #0]
 800aa96:	681e      	ldr	r6, [r3, #0]
 800aa98:	6862      	ldr	r2, [r4, #4]
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	4630      	mov	r0, r6
 800aa9e:	f7f5 fb97 	bl	80001d0 <memchr>
 800aaa2:	b108      	cbz	r0, 800aaa8 <_printf_i+0x1e4>
 800aaa4:	1b80      	subs	r0, r0, r6
 800aaa6:	6060      	str	r0, [r4, #4]
 800aaa8:	6863      	ldr	r3, [r4, #4]
 800aaaa:	6123      	str	r3, [r4, #16]
 800aaac:	2300      	movs	r3, #0
 800aaae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aab2:	e7aa      	b.n	800aa0a <_printf_i+0x146>
 800aab4:	6923      	ldr	r3, [r4, #16]
 800aab6:	4632      	mov	r2, r6
 800aab8:	4649      	mov	r1, r9
 800aaba:	4640      	mov	r0, r8
 800aabc:	47d0      	blx	sl
 800aabe:	3001      	adds	r0, #1
 800aac0:	d0ad      	beq.n	800aa1e <_printf_i+0x15a>
 800aac2:	6823      	ldr	r3, [r4, #0]
 800aac4:	079b      	lsls	r3, r3, #30
 800aac6:	d413      	bmi.n	800aaf0 <_printf_i+0x22c>
 800aac8:	68e0      	ldr	r0, [r4, #12]
 800aaca:	9b03      	ldr	r3, [sp, #12]
 800aacc:	4298      	cmp	r0, r3
 800aace:	bfb8      	it	lt
 800aad0:	4618      	movlt	r0, r3
 800aad2:	e7a6      	b.n	800aa22 <_printf_i+0x15e>
 800aad4:	2301      	movs	r3, #1
 800aad6:	4632      	mov	r2, r6
 800aad8:	4649      	mov	r1, r9
 800aada:	4640      	mov	r0, r8
 800aadc:	47d0      	blx	sl
 800aade:	3001      	adds	r0, #1
 800aae0:	d09d      	beq.n	800aa1e <_printf_i+0x15a>
 800aae2:	3501      	adds	r5, #1
 800aae4:	68e3      	ldr	r3, [r4, #12]
 800aae6:	9903      	ldr	r1, [sp, #12]
 800aae8:	1a5b      	subs	r3, r3, r1
 800aaea:	42ab      	cmp	r3, r5
 800aaec:	dcf2      	bgt.n	800aad4 <_printf_i+0x210>
 800aaee:	e7eb      	b.n	800aac8 <_printf_i+0x204>
 800aaf0:	2500      	movs	r5, #0
 800aaf2:	f104 0619 	add.w	r6, r4, #25
 800aaf6:	e7f5      	b.n	800aae4 <_printf_i+0x220>
 800aaf8:	0800ef1e 	.word	0x0800ef1e
 800aafc:	0800ef2f 	.word	0x0800ef2f

0800ab00 <_scanf_float>:
 800ab00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab04:	b087      	sub	sp, #28
 800ab06:	4691      	mov	r9, r2
 800ab08:	9303      	str	r3, [sp, #12]
 800ab0a:	688b      	ldr	r3, [r1, #8]
 800ab0c:	1e5a      	subs	r2, r3, #1
 800ab0e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ab12:	bf81      	itttt	hi
 800ab14:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ab18:	eb03 0b05 	addhi.w	fp, r3, r5
 800ab1c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ab20:	608b      	strhi	r3, [r1, #8]
 800ab22:	680b      	ldr	r3, [r1, #0]
 800ab24:	460a      	mov	r2, r1
 800ab26:	f04f 0500 	mov.w	r5, #0
 800ab2a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ab2e:	f842 3b1c 	str.w	r3, [r2], #28
 800ab32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ab36:	4680      	mov	r8, r0
 800ab38:	460c      	mov	r4, r1
 800ab3a:	bf98      	it	ls
 800ab3c:	f04f 0b00 	movls.w	fp, #0
 800ab40:	9201      	str	r2, [sp, #4]
 800ab42:	4616      	mov	r6, r2
 800ab44:	46aa      	mov	sl, r5
 800ab46:	462f      	mov	r7, r5
 800ab48:	9502      	str	r5, [sp, #8]
 800ab4a:	68a2      	ldr	r2, [r4, #8]
 800ab4c:	b15a      	cbz	r2, 800ab66 <_scanf_float+0x66>
 800ab4e:	f8d9 3000 	ldr.w	r3, [r9]
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2b4e      	cmp	r3, #78	@ 0x4e
 800ab56:	d863      	bhi.n	800ac20 <_scanf_float+0x120>
 800ab58:	2b40      	cmp	r3, #64	@ 0x40
 800ab5a:	d83b      	bhi.n	800abd4 <_scanf_float+0xd4>
 800ab5c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ab60:	b2c8      	uxtb	r0, r1
 800ab62:	280e      	cmp	r0, #14
 800ab64:	d939      	bls.n	800abda <_scanf_float+0xda>
 800ab66:	b11f      	cbz	r7, 800ab70 <_scanf_float+0x70>
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab6e:	6023      	str	r3, [r4, #0]
 800ab70:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab74:	f1ba 0f01 	cmp.w	sl, #1
 800ab78:	f200 8114 	bhi.w	800ada4 <_scanf_float+0x2a4>
 800ab7c:	9b01      	ldr	r3, [sp, #4]
 800ab7e:	429e      	cmp	r6, r3
 800ab80:	f200 8105 	bhi.w	800ad8e <_scanf_float+0x28e>
 800ab84:	2001      	movs	r0, #1
 800ab86:	b007      	add	sp, #28
 800ab88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab8c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ab90:	2a0d      	cmp	r2, #13
 800ab92:	d8e8      	bhi.n	800ab66 <_scanf_float+0x66>
 800ab94:	a101      	add	r1, pc, #4	@ (adr r1, 800ab9c <_scanf_float+0x9c>)
 800ab96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ab9a:	bf00      	nop
 800ab9c:	0800ace5 	.word	0x0800ace5
 800aba0:	0800ab67 	.word	0x0800ab67
 800aba4:	0800ab67 	.word	0x0800ab67
 800aba8:	0800ab67 	.word	0x0800ab67
 800abac:	0800ad41 	.word	0x0800ad41
 800abb0:	0800ad1b 	.word	0x0800ad1b
 800abb4:	0800ab67 	.word	0x0800ab67
 800abb8:	0800ab67 	.word	0x0800ab67
 800abbc:	0800acf3 	.word	0x0800acf3
 800abc0:	0800ab67 	.word	0x0800ab67
 800abc4:	0800ab67 	.word	0x0800ab67
 800abc8:	0800ab67 	.word	0x0800ab67
 800abcc:	0800ab67 	.word	0x0800ab67
 800abd0:	0800acaf 	.word	0x0800acaf
 800abd4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800abd8:	e7da      	b.n	800ab90 <_scanf_float+0x90>
 800abda:	290e      	cmp	r1, #14
 800abdc:	d8c3      	bhi.n	800ab66 <_scanf_float+0x66>
 800abde:	a001      	add	r0, pc, #4	@ (adr r0, 800abe4 <_scanf_float+0xe4>)
 800abe0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800abe4:	0800ac9f 	.word	0x0800ac9f
 800abe8:	0800ab67 	.word	0x0800ab67
 800abec:	0800ac9f 	.word	0x0800ac9f
 800abf0:	0800ad2f 	.word	0x0800ad2f
 800abf4:	0800ab67 	.word	0x0800ab67
 800abf8:	0800ac41 	.word	0x0800ac41
 800abfc:	0800ac85 	.word	0x0800ac85
 800ac00:	0800ac85 	.word	0x0800ac85
 800ac04:	0800ac85 	.word	0x0800ac85
 800ac08:	0800ac85 	.word	0x0800ac85
 800ac0c:	0800ac85 	.word	0x0800ac85
 800ac10:	0800ac85 	.word	0x0800ac85
 800ac14:	0800ac85 	.word	0x0800ac85
 800ac18:	0800ac85 	.word	0x0800ac85
 800ac1c:	0800ac85 	.word	0x0800ac85
 800ac20:	2b6e      	cmp	r3, #110	@ 0x6e
 800ac22:	d809      	bhi.n	800ac38 <_scanf_float+0x138>
 800ac24:	2b60      	cmp	r3, #96	@ 0x60
 800ac26:	d8b1      	bhi.n	800ab8c <_scanf_float+0x8c>
 800ac28:	2b54      	cmp	r3, #84	@ 0x54
 800ac2a:	d07b      	beq.n	800ad24 <_scanf_float+0x224>
 800ac2c:	2b59      	cmp	r3, #89	@ 0x59
 800ac2e:	d19a      	bne.n	800ab66 <_scanf_float+0x66>
 800ac30:	2d07      	cmp	r5, #7
 800ac32:	d198      	bne.n	800ab66 <_scanf_float+0x66>
 800ac34:	2508      	movs	r5, #8
 800ac36:	e02f      	b.n	800ac98 <_scanf_float+0x198>
 800ac38:	2b74      	cmp	r3, #116	@ 0x74
 800ac3a:	d073      	beq.n	800ad24 <_scanf_float+0x224>
 800ac3c:	2b79      	cmp	r3, #121	@ 0x79
 800ac3e:	e7f6      	b.n	800ac2e <_scanf_float+0x12e>
 800ac40:	6821      	ldr	r1, [r4, #0]
 800ac42:	05c8      	lsls	r0, r1, #23
 800ac44:	d51e      	bpl.n	800ac84 <_scanf_float+0x184>
 800ac46:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ac4a:	6021      	str	r1, [r4, #0]
 800ac4c:	3701      	adds	r7, #1
 800ac4e:	f1bb 0f00 	cmp.w	fp, #0
 800ac52:	d003      	beq.n	800ac5c <_scanf_float+0x15c>
 800ac54:	3201      	adds	r2, #1
 800ac56:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac5a:	60a2      	str	r2, [r4, #8]
 800ac5c:	68a3      	ldr	r3, [r4, #8]
 800ac5e:	3b01      	subs	r3, #1
 800ac60:	60a3      	str	r3, [r4, #8]
 800ac62:	6923      	ldr	r3, [r4, #16]
 800ac64:	3301      	adds	r3, #1
 800ac66:	6123      	str	r3, [r4, #16]
 800ac68:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac74:	f340 8082 	ble.w	800ad7c <_scanf_float+0x27c>
 800ac78:	f8d9 3000 	ldr.w	r3, [r9]
 800ac7c:	3301      	adds	r3, #1
 800ac7e:	f8c9 3000 	str.w	r3, [r9]
 800ac82:	e762      	b.n	800ab4a <_scanf_float+0x4a>
 800ac84:	eb1a 0105 	adds.w	r1, sl, r5
 800ac88:	f47f af6d 	bne.w	800ab66 <_scanf_float+0x66>
 800ac8c:	6822      	ldr	r2, [r4, #0]
 800ac8e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ac92:	6022      	str	r2, [r4, #0]
 800ac94:	460d      	mov	r5, r1
 800ac96:	468a      	mov	sl, r1
 800ac98:	f806 3b01 	strb.w	r3, [r6], #1
 800ac9c:	e7de      	b.n	800ac5c <_scanf_float+0x15c>
 800ac9e:	6822      	ldr	r2, [r4, #0]
 800aca0:	0610      	lsls	r0, r2, #24
 800aca2:	f57f af60 	bpl.w	800ab66 <_scanf_float+0x66>
 800aca6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800acaa:	6022      	str	r2, [r4, #0]
 800acac:	e7f4      	b.n	800ac98 <_scanf_float+0x198>
 800acae:	f1ba 0f00 	cmp.w	sl, #0
 800acb2:	d10c      	bne.n	800acce <_scanf_float+0x1ce>
 800acb4:	b977      	cbnz	r7, 800acd4 <_scanf_float+0x1d4>
 800acb6:	6822      	ldr	r2, [r4, #0]
 800acb8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800acbc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800acc0:	d108      	bne.n	800acd4 <_scanf_float+0x1d4>
 800acc2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800acc6:	6022      	str	r2, [r4, #0]
 800acc8:	f04f 0a01 	mov.w	sl, #1
 800accc:	e7e4      	b.n	800ac98 <_scanf_float+0x198>
 800acce:	f1ba 0f02 	cmp.w	sl, #2
 800acd2:	d050      	beq.n	800ad76 <_scanf_float+0x276>
 800acd4:	2d01      	cmp	r5, #1
 800acd6:	d002      	beq.n	800acde <_scanf_float+0x1de>
 800acd8:	2d04      	cmp	r5, #4
 800acda:	f47f af44 	bne.w	800ab66 <_scanf_float+0x66>
 800acde:	3501      	adds	r5, #1
 800ace0:	b2ed      	uxtb	r5, r5
 800ace2:	e7d9      	b.n	800ac98 <_scanf_float+0x198>
 800ace4:	f1ba 0f01 	cmp.w	sl, #1
 800ace8:	f47f af3d 	bne.w	800ab66 <_scanf_float+0x66>
 800acec:	f04f 0a02 	mov.w	sl, #2
 800acf0:	e7d2      	b.n	800ac98 <_scanf_float+0x198>
 800acf2:	b975      	cbnz	r5, 800ad12 <_scanf_float+0x212>
 800acf4:	2f00      	cmp	r7, #0
 800acf6:	f47f af37 	bne.w	800ab68 <_scanf_float+0x68>
 800acfa:	6822      	ldr	r2, [r4, #0]
 800acfc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ad00:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ad04:	f040 8103 	bne.w	800af0e <_scanf_float+0x40e>
 800ad08:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ad0c:	6022      	str	r2, [r4, #0]
 800ad0e:	2501      	movs	r5, #1
 800ad10:	e7c2      	b.n	800ac98 <_scanf_float+0x198>
 800ad12:	2d03      	cmp	r5, #3
 800ad14:	d0e3      	beq.n	800acde <_scanf_float+0x1de>
 800ad16:	2d05      	cmp	r5, #5
 800ad18:	e7df      	b.n	800acda <_scanf_float+0x1da>
 800ad1a:	2d02      	cmp	r5, #2
 800ad1c:	f47f af23 	bne.w	800ab66 <_scanf_float+0x66>
 800ad20:	2503      	movs	r5, #3
 800ad22:	e7b9      	b.n	800ac98 <_scanf_float+0x198>
 800ad24:	2d06      	cmp	r5, #6
 800ad26:	f47f af1e 	bne.w	800ab66 <_scanf_float+0x66>
 800ad2a:	2507      	movs	r5, #7
 800ad2c:	e7b4      	b.n	800ac98 <_scanf_float+0x198>
 800ad2e:	6822      	ldr	r2, [r4, #0]
 800ad30:	0591      	lsls	r1, r2, #22
 800ad32:	f57f af18 	bpl.w	800ab66 <_scanf_float+0x66>
 800ad36:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ad3a:	6022      	str	r2, [r4, #0]
 800ad3c:	9702      	str	r7, [sp, #8]
 800ad3e:	e7ab      	b.n	800ac98 <_scanf_float+0x198>
 800ad40:	6822      	ldr	r2, [r4, #0]
 800ad42:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ad46:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ad4a:	d005      	beq.n	800ad58 <_scanf_float+0x258>
 800ad4c:	0550      	lsls	r0, r2, #21
 800ad4e:	f57f af0a 	bpl.w	800ab66 <_scanf_float+0x66>
 800ad52:	2f00      	cmp	r7, #0
 800ad54:	f000 80db 	beq.w	800af0e <_scanf_float+0x40e>
 800ad58:	0591      	lsls	r1, r2, #22
 800ad5a:	bf58      	it	pl
 800ad5c:	9902      	ldrpl	r1, [sp, #8]
 800ad5e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ad62:	bf58      	it	pl
 800ad64:	1a79      	subpl	r1, r7, r1
 800ad66:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ad6a:	bf58      	it	pl
 800ad6c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ad70:	6022      	str	r2, [r4, #0]
 800ad72:	2700      	movs	r7, #0
 800ad74:	e790      	b.n	800ac98 <_scanf_float+0x198>
 800ad76:	f04f 0a03 	mov.w	sl, #3
 800ad7a:	e78d      	b.n	800ac98 <_scanf_float+0x198>
 800ad7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ad80:	4649      	mov	r1, r9
 800ad82:	4640      	mov	r0, r8
 800ad84:	4798      	blx	r3
 800ad86:	2800      	cmp	r0, #0
 800ad88:	f43f aedf 	beq.w	800ab4a <_scanf_float+0x4a>
 800ad8c:	e6eb      	b.n	800ab66 <_scanf_float+0x66>
 800ad8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad96:	464a      	mov	r2, r9
 800ad98:	4640      	mov	r0, r8
 800ad9a:	4798      	blx	r3
 800ad9c:	6923      	ldr	r3, [r4, #16]
 800ad9e:	3b01      	subs	r3, #1
 800ada0:	6123      	str	r3, [r4, #16]
 800ada2:	e6eb      	b.n	800ab7c <_scanf_float+0x7c>
 800ada4:	1e6b      	subs	r3, r5, #1
 800ada6:	2b06      	cmp	r3, #6
 800ada8:	d824      	bhi.n	800adf4 <_scanf_float+0x2f4>
 800adaa:	2d02      	cmp	r5, #2
 800adac:	d836      	bhi.n	800ae1c <_scanf_float+0x31c>
 800adae:	9b01      	ldr	r3, [sp, #4]
 800adb0:	429e      	cmp	r6, r3
 800adb2:	f67f aee7 	bls.w	800ab84 <_scanf_float+0x84>
 800adb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800adba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800adbe:	464a      	mov	r2, r9
 800adc0:	4640      	mov	r0, r8
 800adc2:	4798      	blx	r3
 800adc4:	6923      	ldr	r3, [r4, #16]
 800adc6:	3b01      	subs	r3, #1
 800adc8:	6123      	str	r3, [r4, #16]
 800adca:	e7f0      	b.n	800adae <_scanf_float+0x2ae>
 800adcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800add0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800add4:	464a      	mov	r2, r9
 800add6:	4640      	mov	r0, r8
 800add8:	4798      	blx	r3
 800adda:	6923      	ldr	r3, [r4, #16]
 800addc:	3b01      	subs	r3, #1
 800adde:	6123      	str	r3, [r4, #16]
 800ade0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ade4:	fa5f fa8a 	uxtb.w	sl, sl
 800ade8:	f1ba 0f02 	cmp.w	sl, #2
 800adec:	d1ee      	bne.n	800adcc <_scanf_float+0x2cc>
 800adee:	3d03      	subs	r5, #3
 800adf0:	b2ed      	uxtb	r5, r5
 800adf2:	1b76      	subs	r6, r6, r5
 800adf4:	6823      	ldr	r3, [r4, #0]
 800adf6:	05da      	lsls	r2, r3, #23
 800adf8:	d530      	bpl.n	800ae5c <_scanf_float+0x35c>
 800adfa:	055b      	lsls	r3, r3, #21
 800adfc:	d511      	bpl.n	800ae22 <_scanf_float+0x322>
 800adfe:	9b01      	ldr	r3, [sp, #4]
 800ae00:	429e      	cmp	r6, r3
 800ae02:	f67f aebf 	bls.w	800ab84 <_scanf_float+0x84>
 800ae06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ae0e:	464a      	mov	r2, r9
 800ae10:	4640      	mov	r0, r8
 800ae12:	4798      	blx	r3
 800ae14:	6923      	ldr	r3, [r4, #16]
 800ae16:	3b01      	subs	r3, #1
 800ae18:	6123      	str	r3, [r4, #16]
 800ae1a:	e7f0      	b.n	800adfe <_scanf_float+0x2fe>
 800ae1c:	46aa      	mov	sl, r5
 800ae1e:	46b3      	mov	fp, r6
 800ae20:	e7de      	b.n	800ade0 <_scanf_float+0x2e0>
 800ae22:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ae26:	6923      	ldr	r3, [r4, #16]
 800ae28:	2965      	cmp	r1, #101	@ 0x65
 800ae2a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ae2e:	f106 35ff 	add.w	r5, r6, #4294967295
 800ae32:	6123      	str	r3, [r4, #16]
 800ae34:	d00c      	beq.n	800ae50 <_scanf_float+0x350>
 800ae36:	2945      	cmp	r1, #69	@ 0x45
 800ae38:	d00a      	beq.n	800ae50 <_scanf_float+0x350>
 800ae3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae3e:	464a      	mov	r2, r9
 800ae40:	4640      	mov	r0, r8
 800ae42:	4798      	blx	r3
 800ae44:	6923      	ldr	r3, [r4, #16]
 800ae46:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	1eb5      	subs	r5, r6, #2
 800ae4e:	6123      	str	r3, [r4, #16]
 800ae50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae54:	464a      	mov	r2, r9
 800ae56:	4640      	mov	r0, r8
 800ae58:	4798      	blx	r3
 800ae5a:	462e      	mov	r6, r5
 800ae5c:	6822      	ldr	r2, [r4, #0]
 800ae5e:	f012 0210 	ands.w	r2, r2, #16
 800ae62:	d001      	beq.n	800ae68 <_scanf_float+0x368>
 800ae64:	2000      	movs	r0, #0
 800ae66:	e68e      	b.n	800ab86 <_scanf_float+0x86>
 800ae68:	7032      	strb	r2, [r6, #0]
 800ae6a:	6823      	ldr	r3, [r4, #0]
 800ae6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ae70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae74:	d125      	bne.n	800aec2 <_scanf_float+0x3c2>
 800ae76:	9b02      	ldr	r3, [sp, #8]
 800ae78:	429f      	cmp	r7, r3
 800ae7a:	d00a      	beq.n	800ae92 <_scanf_float+0x392>
 800ae7c:	1bda      	subs	r2, r3, r7
 800ae7e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ae82:	429e      	cmp	r6, r3
 800ae84:	bf28      	it	cs
 800ae86:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ae8a:	4922      	ldr	r1, [pc, #136]	@ (800af14 <_scanf_float+0x414>)
 800ae8c:	4630      	mov	r0, r6
 800ae8e:	f000 f907 	bl	800b0a0 <siprintf>
 800ae92:	9901      	ldr	r1, [sp, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	4640      	mov	r0, r8
 800ae98:	f002 fbde 	bl	800d658 <_strtod_r>
 800ae9c:	9b03      	ldr	r3, [sp, #12]
 800ae9e:	6821      	ldr	r1, [r4, #0]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f011 0f02 	tst.w	r1, #2
 800aea6:	ec57 6b10 	vmov	r6, r7, d0
 800aeaa:	f103 0204 	add.w	r2, r3, #4
 800aeae:	d015      	beq.n	800aedc <_scanf_float+0x3dc>
 800aeb0:	9903      	ldr	r1, [sp, #12]
 800aeb2:	600a      	str	r2, [r1, #0]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	e9c3 6700 	strd	r6, r7, [r3]
 800aeba:	68e3      	ldr	r3, [r4, #12]
 800aebc:	3301      	adds	r3, #1
 800aebe:	60e3      	str	r3, [r4, #12]
 800aec0:	e7d0      	b.n	800ae64 <_scanf_float+0x364>
 800aec2:	9b04      	ldr	r3, [sp, #16]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d0e4      	beq.n	800ae92 <_scanf_float+0x392>
 800aec8:	9905      	ldr	r1, [sp, #20]
 800aeca:	230a      	movs	r3, #10
 800aecc:	3101      	adds	r1, #1
 800aece:	4640      	mov	r0, r8
 800aed0:	f002 fc42 	bl	800d758 <_strtol_r>
 800aed4:	9b04      	ldr	r3, [sp, #16]
 800aed6:	9e05      	ldr	r6, [sp, #20]
 800aed8:	1ac2      	subs	r2, r0, r3
 800aeda:	e7d0      	b.n	800ae7e <_scanf_float+0x37e>
 800aedc:	f011 0f04 	tst.w	r1, #4
 800aee0:	9903      	ldr	r1, [sp, #12]
 800aee2:	600a      	str	r2, [r1, #0]
 800aee4:	d1e6      	bne.n	800aeb4 <_scanf_float+0x3b4>
 800aee6:	681d      	ldr	r5, [r3, #0]
 800aee8:	4632      	mov	r2, r6
 800aeea:	463b      	mov	r3, r7
 800aeec:	4630      	mov	r0, r6
 800aeee:	4639      	mov	r1, r7
 800aef0:	f7f5 fe1c 	bl	8000b2c <__aeabi_dcmpun>
 800aef4:	b128      	cbz	r0, 800af02 <_scanf_float+0x402>
 800aef6:	4808      	ldr	r0, [pc, #32]	@ (800af18 <_scanf_float+0x418>)
 800aef8:	f000 fa56 	bl	800b3a8 <nanf>
 800aefc:	ed85 0a00 	vstr	s0, [r5]
 800af00:	e7db      	b.n	800aeba <_scanf_float+0x3ba>
 800af02:	4630      	mov	r0, r6
 800af04:	4639      	mov	r1, r7
 800af06:	f7f5 fe6f 	bl	8000be8 <__aeabi_d2f>
 800af0a:	6028      	str	r0, [r5, #0]
 800af0c:	e7d5      	b.n	800aeba <_scanf_float+0x3ba>
 800af0e:	2700      	movs	r7, #0
 800af10:	e62e      	b.n	800ab70 <_scanf_float+0x70>
 800af12:	bf00      	nop
 800af14:	0800ef40 	.word	0x0800ef40
 800af18:	0800f081 	.word	0x0800f081

0800af1c <std>:
 800af1c:	2300      	movs	r3, #0
 800af1e:	b510      	push	{r4, lr}
 800af20:	4604      	mov	r4, r0
 800af22:	e9c0 3300 	strd	r3, r3, [r0]
 800af26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af2a:	6083      	str	r3, [r0, #8]
 800af2c:	8181      	strh	r1, [r0, #12]
 800af2e:	6643      	str	r3, [r0, #100]	@ 0x64
 800af30:	81c2      	strh	r2, [r0, #14]
 800af32:	6183      	str	r3, [r0, #24]
 800af34:	4619      	mov	r1, r3
 800af36:	2208      	movs	r2, #8
 800af38:	305c      	adds	r0, #92	@ 0x5c
 800af3a:	f000 f926 	bl	800b18a <memset>
 800af3e:	4b0d      	ldr	r3, [pc, #52]	@ (800af74 <std+0x58>)
 800af40:	6263      	str	r3, [r4, #36]	@ 0x24
 800af42:	4b0d      	ldr	r3, [pc, #52]	@ (800af78 <std+0x5c>)
 800af44:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af46:	4b0d      	ldr	r3, [pc, #52]	@ (800af7c <std+0x60>)
 800af48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af4a:	4b0d      	ldr	r3, [pc, #52]	@ (800af80 <std+0x64>)
 800af4c:	6323      	str	r3, [r4, #48]	@ 0x30
 800af4e:	4b0d      	ldr	r3, [pc, #52]	@ (800af84 <std+0x68>)
 800af50:	6224      	str	r4, [r4, #32]
 800af52:	429c      	cmp	r4, r3
 800af54:	d006      	beq.n	800af64 <std+0x48>
 800af56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af5a:	4294      	cmp	r4, r2
 800af5c:	d002      	beq.n	800af64 <std+0x48>
 800af5e:	33d0      	adds	r3, #208	@ 0xd0
 800af60:	429c      	cmp	r4, r3
 800af62:	d105      	bne.n	800af70 <std+0x54>
 800af64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af6c:	f000 ba0a 	b.w	800b384 <__retarget_lock_init_recursive>
 800af70:	bd10      	pop	{r4, pc}
 800af72:	bf00      	nop
 800af74:	0800b0e5 	.word	0x0800b0e5
 800af78:	0800b107 	.word	0x0800b107
 800af7c:	0800b13f 	.word	0x0800b13f
 800af80:	0800b163 	.word	0x0800b163
 800af84:	2000def8 	.word	0x2000def8

0800af88 <stdio_exit_handler>:
 800af88:	4a02      	ldr	r2, [pc, #8]	@ (800af94 <stdio_exit_handler+0xc>)
 800af8a:	4903      	ldr	r1, [pc, #12]	@ (800af98 <stdio_exit_handler+0x10>)
 800af8c:	4803      	ldr	r0, [pc, #12]	@ (800af9c <stdio_exit_handler+0x14>)
 800af8e:	f000 b869 	b.w	800b064 <_fwalk_sglue>
 800af92:	bf00      	nop
 800af94:	20000078 	.word	0x20000078
 800af98:	0800db15 	.word	0x0800db15
 800af9c:	20000088 	.word	0x20000088

0800afa0 <cleanup_stdio>:
 800afa0:	6841      	ldr	r1, [r0, #4]
 800afa2:	4b0c      	ldr	r3, [pc, #48]	@ (800afd4 <cleanup_stdio+0x34>)
 800afa4:	4299      	cmp	r1, r3
 800afa6:	b510      	push	{r4, lr}
 800afa8:	4604      	mov	r4, r0
 800afaa:	d001      	beq.n	800afb0 <cleanup_stdio+0x10>
 800afac:	f002 fdb2 	bl	800db14 <_fflush_r>
 800afb0:	68a1      	ldr	r1, [r4, #8]
 800afb2:	4b09      	ldr	r3, [pc, #36]	@ (800afd8 <cleanup_stdio+0x38>)
 800afb4:	4299      	cmp	r1, r3
 800afb6:	d002      	beq.n	800afbe <cleanup_stdio+0x1e>
 800afb8:	4620      	mov	r0, r4
 800afba:	f002 fdab 	bl	800db14 <_fflush_r>
 800afbe:	68e1      	ldr	r1, [r4, #12]
 800afc0:	4b06      	ldr	r3, [pc, #24]	@ (800afdc <cleanup_stdio+0x3c>)
 800afc2:	4299      	cmp	r1, r3
 800afc4:	d004      	beq.n	800afd0 <cleanup_stdio+0x30>
 800afc6:	4620      	mov	r0, r4
 800afc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afcc:	f002 bda2 	b.w	800db14 <_fflush_r>
 800afd0:	bd10      	pop	{r4, pc}
 800afd2:	bf00      	nop
 800afd4:	2000def8 	.word	0x2000def8
 800afd8:	2000df60 	.word	0x2000df60
 800afdc:	2000dfc8 	.word	0x2000dfc8

0800afe0 <global_stdio_init.part.0>:
 800afe0:	b510      	push	{r4, lr}
 800afe2:	4b0b      	ldr	r3, [pc, #44]	@ (800b010 <global_stdio_init.part.0+0x30>)
 800afe4:	4c0b      	ldr	r4, [pc, #44]	@ (800b014 <global_stdio_init.part.0+0x34>)
 800afe6:	4a0c      	ldr	r2, [pc, #48]	@ (800b018 <global_stdio_init.part.0+0x38>)
 800afe8:	601a      	str	r2, [r3, #0]
 800afea:	4620      	mov	r0, r4
 800afec:	2200      	movs	r2, #0
 800afee:	2104      	movs	r1, #4
 800aff0:	f7ff ff94 	bl	800af1c <std>
 800aff4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aff8:	2201      	movs	r2, #1
 800affa:	2109      	movs	r1, #9
 800affc:	f7ff ff8e 	bl	800af1c <std>
 800b000:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b004:	2202      	movs	r2, #2
 800b006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b00a:	2112      	movs	r1, #18
 800b00c:	f7ff bf86 	b.w	800af1c <std>
 800b010:	2000e030 	.word	0x2000e030
 800b014:	2000def8 	.word	0x2000def8
 800b018:	0800af89 	.word	0x0800af89

0800b01c <__sfp_lock_acquire>:
 800b01c:	4801      	ldr	r0, [pc, #4]	@ (800b024 <__sfp_lock_acquire+0x8>)
 800b01e:	f000 b9b2 	b.w	800b386 <__retarget_lock_acquire_recursive>
 800b022:	bf00      	nop
 800b024:	2000e039 	.word	0x2000e039

0800b028 <__sfp_lock_release>:
 800b028:	4801      	ldr	r0, [pc, #4]	@ (800b030 <__sfp_lock_release+0x8>)
 800b02a:	f000 b9ad 	b.w	800b388 <__retarget_lock_release_recursive>
 800b02e:	bf00      	nop
 800b030:	2000e039 	.word	0x2000e039

0800b034 <__sinit>:
 800b034:	b510      	push	{r4, lr}
 800b036:	4604      	mov	r4, r0
 800b038:	f7ff fff0 	bl	800b01c <__sfp_lock_acquire>
 800b03c:	6a23      	ldr	r3, [r4, #32]
 800b03e:	b11b      	cbz	r3, 800b048 <__sinit+0x14>
 800b040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b044:	f7ff bff0 	b.w	800b028 <__sfp_lock_release>
 800b048:	4b04      	ldr	r3, [pc, #16]	@ (800b05c <__sinit+0x28>)
 800b04a:	6223      	str	r3, [r4, #32]
 800b04c:	4b04      	ldr	r3, [pc, #16]	@ (800b060 <__sinit+0x2c>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d1f5      	bne.n	800b040 <__sinit+0xc>
 800b054:	f7ff ffc4 	bl	800afe0 <global_stdio_init.part.0>
 800b058:	e7f2      	b.n	800b040 <__sinit+0xc>
 800b05a:	bf00      	nop
 800b05c:	0800afa1 	.word	0x0800afa1
 800b060:	2000e030 	.word	0x2000e030

0800b064 <_fwalk_sglue>:
 800b064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b068:	4607      	mov	r7, r0
 800b06a:	4688      	mov	r8, r1
 800b06c:	4614      	mov	r4, r2
 800b06e:	2600      	movs	r6, #0
 800b070:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b074:	f1b9 0901 	subs.w	r9, r9, #1
 800b078:	d505      	bpl.n	800b086 <_fwalk_sglue+0x22>
 800b07a:	6824      	ldr	r4, [r4, #0]
 800b07c:	2c00      	cmp	r4, #0
 800b07e:	d1f7      	bne.n	800b070 <_fwalk_sglue+0xc>
 800b080:	4630      	mov	r0, r6
 800b082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	2b01      	cmp	r3, #1
 800b08a:	d907      	bls.n	800b09c <_fwalk_sglue+0x38>
 800b08c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b090:	3301      	adds	r3, #1
 800b092:	d003      	beq.n	800b09c <_fwalk_sglue+0x38>
 800b094:	4629      	mov	r1, r5
 800b096:	4638      	mov	r0, r7
 800b098:	47c0      	blx	r8
 800b09a:	4306      	orrs	r6, r0
 800b09c:	3568      	adds	r5, #104	@ 0x68
 800b09e:	e7e9      	b.n	800b074 <_fwalk_sglue+0x10>

0800b0a0 <siprintf>:
 800b0a0:	b40e      	push	{r1, r2, r3}
 800b0a2:	b510      	push	{r4, lr}
 800b0a4:	b09d      	sub	sp, #116	@ 0x74
 800b0a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b0a8:	9002      	str	r0, [sp, #8]
 800b0aa:	9006      	str	r0, [sp, #24]
 800b0ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b0b0:	480a      	ldr	r0, [pc, #40]	@ (800b0dc <siprintf+0x3c>)
 800b0b2:	9107      	str	r1, [sp, #28]
 800b0b4:	9104      	str	r1, [sp, #16]
 800b0b6:	490a      	ldr	r1, [pc, #40]	@ (800b0e0 <siprintf+0x40>)
 800b0b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0bc:	9105      	str	r1, [sp, #20]
 800b0be:	2400      	movs	r4, #0
 800b0c0:	a902      	add	r1, sp, #8
 800b0c2:	6800      	ldr	r0, [r0, #0]
 800b0c4:	9301      	str	r3, [sp, #4]
 800b0c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b0c8:	f002 fba4 	bl	800d814 <_svfiprintf_r>
 800b0cc:	9b02      	ldr	r3, [sp, #8]
 800b0ce:	701c      	strb	r4, [r3, #0]
 800b0d0:	b01d      	add	sp, #116	@ 0x74
 800b0d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0d6:	b003      	add	sp, #12
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	20000084 	.word	0x20000084
 800b0e0:	ffff0208 	.word	0xffff0208

0800b0e4 <__sread>:
 800b0e4:	b510      	push	{r4, lr}
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ec:	f000 f8ec 	bl	800b2c8 <_read_r>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	bfab      	itete	ge
 800b0f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0f6:	89a3      	ldrhlt	r3, [r4, #12]
 800b0f8:	181b      	addge	r3, r3, r0
 800b0fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0fe:	bfac      	ite	ge
 800b100:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b102:	81a3      	strhlt	r3, [r4, #12]
 800b104:	bd10      	pop	{r4, pc}

0800b106 <__swrite>:
 800b106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b10a:	461f      	mov	r7, r3
 800b10c:	898b      	ldrh	r3, [r1, #12]
 800b10e:	05db      	lsls	r3, r3, #23
 800b110:	4605      	mov	r5, r0
 800b112:	460c      	mov	r4, r1
 800b114:	4616      	mov	r6, r2
 800b116:	d505      	bpl.n	800b124 <__swrite+0x1e>
 800b118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b11c:	2302      	movs	r3, #2
 800b11e:	2200      	movs	r2, #0
 800b120:	f000 f8c0 	bl	800b2a4 <_lseek_r>
 800b124:	89a3      	ldrh	r3, [r4, #12]
 800b126:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b12a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b12e:	81a3      	strh	r3, [r4, #12]
 800b130:	4632      	mov	r2, r6
 800b132:	463b      	mov	r3, r7
 800b134:	4628      	mov	r0, r5
 800b136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b13a:	f000 b8e7 	b.w	800b30c <_write_r>

0800b13e <__sseek>:
 800b13e:	b510      	push	{r4, lr}
 800b140:	460c      	mov	r4, r1
 800b142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b146:	f000 f8ad 	bl	800b2a4 <_lseek_r>
 800b14a:	1c43      	adds	r3, r0, #1
 800b14c:	89a3      	ldrh	r3, [r4, #12]
 800b14e:	bf15      	itete	ne
 800b150:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b152:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b156:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b15a:	81a3      	strheq	r3, [r4, #12]
 800b15c:	bf18      	it	ne
 800b15e:	81a3      	strhne	r3, [r4, #12]
 800b160:	bd10      	pop	{r4, pc}

0800b162 <__sclose>:
 800b162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b166:	f000 b82f 	b.w	800b1c8 <_close_r>

0800b16a <memcmp>:
 800b16a:	b510      	push	{r4, lr}
 800b16c:	3901      	subs	r1, #1
 800b16e:	4402      	add	r2, r0
 800b170:	4290      	cmp	r0, r2
 800b172:	d101      	bne.n	800b178 <memcmp+0xe>
 800b174:	2000      	movs	r0, #0
 800b176:	e005      	b.n	800b184 <memcmp+0x1a>
 800b178:	7803      	ldrb	r3, [r0, #0]
 800b17a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b17e:	42a3      	cmp	r3, r4
 800b180:	d001      	beq.n	800b186 <memcmp+0x1c>
 800b182:	1b18      	subs	r0, r3, r4
 800b184:	bd10      	pop	{r4, pc}
 800b186:	3001      	adds	r0, #1
 800b188:	e7f2      	b.n	800b170 <memcmp+0x6>

0800b18a <memset>:
 800b18a:	4402      	add	r2, r0
 800b18c:	4603      	mov	r3, r0
 800b18e:	4293      	cmp	r3, r2
 800b190:	d100      	bne.n	800b194 <memset+0xa>
 800b192:	4770      	bx	lr
 800b194:	f803 1b01 	strb.w	r1, [r3], #1
 800b198:	e7f9      	b.n	800b18e <memset+0x4>

0800b19a <strncmp>:
 800b19a:	b510      	push	{r4, lr}
 800b19c:	b16a      	cbz	r2, 800b1ba <strncmp+0x20>
 800b19e:	3901      	subs	r1, #1
 800b1a0:	1884      	adds	r4, r0, r2
 800b1a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1a6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d103      	bne.n	800b1b6 <strncmp+0x1c>
 800b1ae:	42a0      	cmp	r0, r4
 800b1b0:	d001      	beq.n	800b1b6 <strncmp+0x1c>
 800b1b2:	2a00      	cmp	r2, #0
 800b1b4:	d1f5      	bne.n	800b1a2 <strncmp+0x8>
 800b1b6:	1ad0      	subs	r0, r2, r3
 800b1b8:	bd10      	pop	{r4, pc}
 800b1ba:	4610      	mov	r0, r2
 800b1bc:	e7fc      	b.n	800b1b8 <strncmp+0x1e>
	...

0800b1c0 <_localeconv_r>:
 800b1c0:	4800      	ldr	r0, [pc, #0]	@ (800b1c4 <_localeconv_r+0x4>)
 800b1c2:	4770      	bx	lr
 800b1c4:	200001c4 	.word	0x200001c4

0800b1c8 <_close_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	4d06      	ldr	r5, [pc, #24]	@ (800b1e4 <_close_r+0x1c>)
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	4608      	mov	r0, r1
 800b1d2:	602b      	str	r3, [r5, #0]
 800b1d4:	f7f9 f8f2 	bl	80043bc <_close>
 800b1d8:	1c43      	adds	r3, r0, #1
 800b1da:	d102      	bne.n	800b1e2 <_close_r+0x1a>
 800b1dc:	682b      	ldr	r3, [r5, #0]
 800b1de:	b103      	cbz	r3, 800b1e2 <_close_r+0x1a>
 800b1e0:	6023      	str	r3, [r4, #0]
 800b1e2:	bd38      	pop	{r3, r4, r5, pc}
 800b1e4:	2000e034 	.word	0x2000e034

0800b1e8 <_reclaim_reent>:
 800b1e8:	4b2d      	ldr	r3, [pc, #180]	@ (800b2a0 <_reclaim_reent+0xb8>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4283      	cmp	r3, r0
 800b1ee:	b570      	push	{r4, r5, r6, lr}
 800b1f0:	4604      	mov	r4, r0
 800b1f2:	d053      	beq.n	800b29c <_reclaim_reent+0xb4>
 800b1f4:	69c3      	ldr	r3, [r0, #28]
 800b1f6:	b31b      	cbz	r3, 800b240 <_reclaim_reent+0x58>
 800b1f8:	68db      	ldr	r3, [r3, #12]
 800b1fa:	b163      	cbz	r3, 800b216 <_reclaim_reent+0x2e>
 800b1fc:	2500      	movs	r5, #0
 800b1fe:	69e3      	ldr	r3, [r4, #28]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	5959      	ldr	r1, [r3, r5]
 800b204:	b9b1      	cbnz	r1, 800b234 <_reclaim_reent+0x4c>
 800b206:	3504      	adds	r5, #4
 800b208:	2d80      	cmp	r5, #128	@ 0x80
 800b20a:	d1f8      	bne.n	800b1fe <_reclaim_reent+0x16>
 800b20c:	69e3      	ldr	r3, [r4, #28]
 800b20e:	4620      	mov	r0, r4
 800b210:	68d9      	ldr	r1, [r3, #12]
 800b212:	f000 ff29 	bl	800c068 <_free_r>
 800b216:	69e3      	ldr	r3, [r4, #28]
 800b218:	6819      	ldr	r1, [r3, #0]
 800b21a:	b111      	cbz	r1, 800b222 <_reclaim_reent+0x3a>
 800b21c:	4620      	mov	r0, r4
 800b21e:	f000 ff23 	bl	800c068 <_free_r>
 800b222:	69e3      	ldr	r3, [r4, #28]
 800b224:	689d      	ldr	r5, [r3, #8]
 800b226:	b15d      	cbz	r5, 800b240 <_reclaim_reent+0x58>
 800b228:	4629      	mov	r1, r5
 800b22a:	4620      	mov	r0, r4
 800b22c:	682d      	ldr	r5, [r5, #0]
 800b22e:	f000 ff1b 	bl	800c068 <_free_r>
 800b232:	e7f8      	b.n	800b226 <_reclaim_reent+0x3e>
 800b234:	680e      	ldr	r6, [r1, #0]
 800b236:	4620      	mov	r0, r4
 800b238:	f000 ff16 	bl	800c068 <_free_r>
 800b23c:	4631      	mov	r1, r6
 800b23e:	e7e1      	b.n	800b204 <_reclaim_reent+0x1c>
 800b240:	6961      	ldr	r1, [r4, #20]
 800b242:	b111      	cbz	r1, 800b24a <_reclaim_reent+0x62>
 800b244:	4620      	mov	r0, r4
 800b246:	f000 ff0f 	bl	800c068 <_free_r>
 800b24a:	69e1      	ldr	r1, [r4, #28]
 800b24c:	b111      	cbz	r1, 800b254 <_reclaim_reent+0x6c>
 800b24e:	4620      	mov	r0, r4
 800b250:	f000 ff0a 	bl	800c068 <_free_r>
 800b254:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b256:	b111      	cbz	r1, 800b25e <_reclaim_reent+0x76>
 800b258:	4620      	mov	r0, r4
 800b25a:	f000 ff05 	bl	800c068 <_free_r>
 800b25e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b260:	b111      	cbz	r1, 800b268 <_reclaim_reent+0x80>
 800b262:	4620      	mov	r0, r4
 800b264:	f000 ff00 	bl	800c068 <_free_r>
 800b268:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b26a:	b111      	cbz	r1, 800b272 <_reclaim_reent+0x8a>
 800b26c:	4620      	mov	r0, r4
 800b26e:	f000 fefb 	bl	800c068 <_free_r>
 800b272:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b274:	b111      	cbz	r1, 800b27c <_reclaim_reent+0x94>
 800b276:	4620      	mov	r0, r4
 800b278:	f000 fef6 	bl	800c068 <_free_r>
 800b27c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b27e:	b111      	cbz	r1, 800b286 <_reclaim_reent+0x9e>
 800b280:	4620      	mov	r0, r4
 800b282:	f000 fef1 	bl	800c068 <_free_r>
 800b286:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b288:	b111      	cbz	r1, 800b290 <_reclaim_reent+0xa8>
 800b28a:	4620      	mov	r0, r4
 800b28c:	f000 feec 	bl	800c068 <_free_r>
 800b290:	6a23      	ldr	r3, [r4, #32]
 800b292:	b11b      	cbz	r3, 800b29c <_reclaim_reent+0xb4>
 800b294:	4620      	mov	r0, r4
 800b296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b29a:	4718      	bx	r3
 800b29c:	bd70      	pop	{r4, r5, r6, pc}
 800b29e:	bf00      	nop
 800b2a0:	20000084 	.word	0x20000084

0800b2a4 <_lseek_r>:
 800b2a4:	b538      	push	{r3, r4, r5, lr}
 800b2a6:	4d07      	ldr	r5, [pc, #28]	@ (800b2c4 <_lseek_r+0x20>)
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	4608      	mov	r0, r1
 800b2ac:	4611      	mov	r1, r2
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	602a      	str	r2, [r5, #0]
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	f7f9 f8a9 	bl	800440a <_lseek>
 800b2b8:	1c43      	adds	r3, r0, #1
 800b2ba:	d102      	bne.n	800b2c2 <_lseek_r+0x1e>
 800b2bc:	682b      	ldr	r3, [r5, #0]
 800b2be:	b103      	cbz	r3, 800b2c2 <_lseek_r+0x1e>
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	bd38      	pop	{r3, r4, r5, pc}
 800b2c4:	2000e034 	.word	0x2000e034

0800b2c8 <_read_r>:
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	4d07      	ldr	r5, [pc, #28]	@ (800b2e8 <_read_r+0x20>)
 800b2cc:	4604      	mov	r4, r0
 800b2ce:	4608      	mov	r0, r1
 800b2d0:	4611      	mov	r1, r2
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	602a      	str	r2, [r5, #0]
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	f7f9 f837 	bl	800434a <_read>
 800b2dc:	1c43      	adds	r3, r0, #1
 800b2de:	d102      	bne.n	800b2e6 <_read_r+0x1e>
 800b2e0:	682b      	ldr	r3, [r5, #0]
 800b2e2:	b103      	cbz	r3, 800b2e6 <_read_r+0x1e>
 800b2e4:	6023      	str	r3, [r4, #0]
 800b2e6:	bd38      	pop	{r3, r4, r5, pc}
 800b2e8:	2000e034 	.word	0x2000e034

0800b2ec <_sbrk_r>:
 800b2ec:	b538      	push	{r3, r4, r5, lr}
 800b2ee:	4d06      	ldr	r5, [pc, #24]	@ (800b308 <_sbrk_r+0x1c>)
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	4608      	mov	r0, r1
 800b2f6:	602b      	str	r3, [r5, #0]
 800b2f8:	f7f9 f894 	bl	8004424 <_sbrk>
 800b2fc:	1c43      	adds	r3, r0, #1
 800b2fe:	d102      	bne.n	800b306 <_sbrk_r+0x1a>
 800b300:	682b      	ldr	r3, [r5, #0]
 800b302:	b103      	cbz	r3, 800b306 <_sbrk_r+0x1a>
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	bd38      	pop	{r3, r4, r5, pc}
 800b308:	2000e034 	.word	0x2000e034

0800b30c <_write_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	4d07      	ldr	r5, [pc, #28]	@ (800b32c <_write_r+0x20>)
 800b310:	4604      	mov	r4, r0
 800b312:	4608      	mov	r0, r1
 800b314:	4611      	mov	r1, r2
 800b316:	2200      	movs	r2, #0
 800b318:	602a      	str	r2, [r5, #0]
 800b31a:	461a      	mov	r2, r3
 800b31c:	f7f9 f832 	bl	8004384 <_write>
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	d102      	bne.n	800b32a <_write_r+0x1e>
 800b324:	682b      	ldr	r3, [r5, #0]
 800b326:	b103      	cbz	r3, 800b32a <_write_r+0x1e>
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	bd38      	pop	{r3, r4, r5, pc}
 800b32c:	2000e034 	.word	0x2000e034

0800b330 <__errno>:
 800b330:	4b01      	ldr	r3, [pc, #4]	@ (800b338 <__errno+0x8>)
 800b332:	6818      	ldr	r0, [r3, #0]
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	20000084 	.word	0x20000084

0800b33c <__libc_init_array>:
 800b33c:	b570      	push	{r4, r5, r6, lr}
 800b33e:	4d0d      	ldr	r5, [pc, #52]	@ (800b374 <__libc_init_array+0x38>)
 800b340:	4c0d      	ldr	r4, [pc, #52]	@ (800b378 <__libc_init_array+0x3c>)
 800b342:	1b64      	subs	r4, r4, r5
 800b344:	10a4      	asrs	r4, r4, #2
 800b346:	2600      	movs	r6, #0
 800b348:	42a6      	cmp	r6, r4
 800b34a:	d109      	bne.n	800b360 <__libc_init_array+0x24>
 800b34c:	4d0b      	ldr	r5, [pc, #44]	@ (800b37c <__libc_init_array+0x40>)
 800b34e:	4c0c      	ldr	r4, [pc, #48]	@ (800b380 <__libc_init_array+0x44>)
 800b350:	f003 faa0 	bl	800e894 <_init>
 800b354:	1b64      	subs	r4, r4, r5
 800b356:	10a4      	asrs	r4, r4, #2
 800b358:	2600      	movs	r6, #0
 800b35a:	42a6      	cmp	r6, r4
 800b35c:	d105      	bne.n	800b36a <__libc_init_array+0x2e>
 800b35e:	bd70      	pop	{r4, r5, r6, pc}
 800b360:	f855 3b04 	ldr.w	r3, [r5], #4
 800b364:	4798      	blx	r3
 800b366:	3601      	adds	r6, #1
 800b368:	e7ee      	b.n	800b348 <__libc_init_array+0xc>
 800b36a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b36e:	4798      	blx	r3
 800b370:	3601      	adds	r6, #1
 800b372:	e7f2      	b.n	800b35a <__libc_init_array+0x1e>
 800b374:	0800f33c 	.word	0x0800f33c
 800b378:	0800f33c 	.word	0x0800f33c
 800b37c:	0800f33c 	.word	0x0800f33c
 800b380:	0800f340 	.word	0x0800f340

0800b384 <__retarget_lock_init_recursive>:
 800b384:	4770      	bx	lr

0800b386 <__retarget_lock_acquire_recursive>:
 800b386:	4770      	bx	lr

0800b388 <__retarget_lock_release_recursive>:
 800b388:	4770      	bx	lr

0800b38a <memcpy>:
 800b38a:	440a      	add	r2, r1
 800b38c:	4291      	cmp	r1, r2
 800b38e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b392:	d100      	bne.n	800b396 <memcpy+0xc>
 800b394:	4770      	bx	lr
 800b396:	b510      	push	{r4, lr}
 800b398:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b39c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3a0:	4291      	cmp	r1, r2
 800b3a2:	d1f9      	bne.n	800b398 <memcpy+0xe>
 800b3a4:	bd10      	pop	{r4, pc}
	...

0800b3a8 <nanf>:
 800b3a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b3b0 <nanf+0x8>
 800b3ac:	4770      	bx	lr
 800b3ae:	bf00      	nop
 800b3b0:	7fc00000 	.word	0x7fc00000

0800b3b4 <quorem>:
 800b3b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b8:	6903      	ldr	r3, [r0, #16]
 800b3ba:	690c      	ldr	r4, [r1, #16]
 800b3bc:	42a3      	cmp	r3, r4
 800b3be:	4607      	mov	r7, r0
 800b3c0:	db7e      	blt.n	800b4c0 <quorem+0x10c>
 800b3c2:	3c01      	subs	r4, #1
 800b3c4:	f101 0814 	add.w	r8, r1, #20
 800b3c8:	00a3      	lsls	r3, r4, #2
 800b3ca:	f100 0514 	add.w	r5, r0, #20
 800b3ce:	9300      	str	r3, [sp, #0]
 800b3d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3d4:	9301      	str	r3, [sp, #4]
 800b3d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3de:	3301      	adds	r3, #1
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b3e6:	fbb2 f6f3 	udiv	r6, r2, r3
 800b3ea:	d32e      	bcc.n	800b44a <quorem+0x96>
 800b3ec:	f04f 0a00 	mov.w	sl, #0
 800b3f0:	46c4      	mov	ip, r8
 800b3f2:	46ae      	mov	lr, r5
 800b3f4:	46d3      	mov	fp, sl
 800b3f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3fa:	b298      	uxth	r0, r3
 800b3fc:	fb06 a000 	mla	r0, r6, r0, sl
 800b400:	0c02      	lsrs	r2, r0, #16
 800b402:	0c1b      	lsrs	r3, r3, #16
 800b404:	fb06 2303 	mla	r3, r6, r3, r2
 800b408:	f8de 2000 	ldr.w	r2, [lr]
 800b40c:	b280      	uxth	r0, r0
 800b40e:	b292      	uxth	r2, r2
 800b410:	1a12      	subs	r2, r2, r0
 800b412:	445a      	add	r2, fp
 800b414:	f8de 0000 	ldr.w	r0, [lr]
 800b418:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b422:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b426:	b292      	uxth	r2, r2
 800b428:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b42c:	45e1      	cmp	r9, ip
 800b42e:	f84e 2b04 	str.w	r2, [lr], #4
 800b432:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b436:	d2de      	bcs.n	800b3f6 <quorem+0x42>
 800b438:	9b00      	ldr	r3, [sp, #0]
 800b43a:	58eb      	ldr	r3, [r5, r3]
 800b43c:	b92b      	cbnz	r3, 800b44a <quorem+0x96>
 800b43e:	9b01      	ldr	r3, [sp, #4]
 800b440:	3b04      	subs	r3, #4
 800b442:	429d      	cmp	r5, r3
 800b444:	461a      	mov	r2, r3
 800b446:	d32f      	bcc.n	800b4a8 <quorem+0xf4>
 800b448:	613c      	str	r4, [r7, #16]
 800b44a:	4638      	mov	r0, r7
 800b44c:	f001 f912 	bl	800c674 <__mcmp>
 800b450:	2800      	cmp	r0, #0
 800b452:	db25      	blt.n	800b4a0 <quorem+0xec>
 800b454:	4629      	mov	r1, r5
 800b456:	2000      	movs	r0, #0
 800b458:	f858 2b04 	ldr.w	r2, [r8], #4
 800b45c:	f8d1 c000 	ldr.w	ip, [r1]
 800b460:	fa1f fe82 	uxth.w	lr, r2
 800b464:	fa1f f38c 	uxth.w	r3, ip
 800b468:	eba3 030e 	sub.w	r3, r3, lr
 800b46c:	4403      	add	r3, r0
 800b46e:	0c12      	lsrs	r2, r2, #16
 800b470:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b474:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b478:	b29b      	uxth	r3, r3
 800b47a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b47e:	45c1      	cmp	r9, r8
 800b480:	f841 3b04 	str.w	r3, [r1], #4
 800b484:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b488:	d2e6      	bcs.n	800b458 <quorem+0xa4>
 800b48a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b48e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b492:	b922      	cbnz	r2, 800b49e <quorem+0xea>
 800b494:	3b04      	subs	r3, #4
 800b496:	429d      	cmp	r5, r3
 800b498:	461a      	mov	r2, r3
 800b49a:	d30b      	bcc.n	800b4b4 <quorem+0x100>
 800b49c:	613c      	str	r4, [r7, #16]
 800b49e:	3601      	adds	r6, #1
 800b4a0:	4630      	mov	r0, r6
 800b4a2:	b003      	add	sp, #12
 800b4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4a8:	6812      	ldr	r2, [r2, #0]
 800b4aa:	3b04      	subs	r3, #4
 800b4ac:	2a00      	cmp	r2, #0
 800b4ae:	d1cb      	bne.n	800b448 <quorem+0x94>
 800b4b0:	3c01      	subs	r4, #1
 800b4b2:	e7c6      	b.n	800b442 <quorem+0x8e>
 800b4b4:	6812      	ldr	r2, [r2, #0]
 800b4b6:	3b04      	subs	r3, #4
 800b4b8:	2a00      	cmp	r2, #0
 800b4ba:	d1ef      	bne.n	800b49c <quorem+0xe8>
 800b4bc:	3c01      	subs	r4, #1
 800b4be:	e7ea      	b.n	800b496 <quorem+0xe2>
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	e7ee      	b.n	800b4a2 <quorem+0xee>
 800b4c4:	0000      	movs	r0, r0
	...

0800b4c8 <_dtoa_r>:
 800b4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4cc:	69c7      	ldr	r7, [r0, #28]
 800b4ce:	b097      	sub	sp, #92	@ 0x5c
 800b4d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b4d4:	ec55 4b10 	vmov	r4, r5, d0
 800b4d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b4da:	9107      	str	r1, [sp, #28]
 800b4dc:	4681      	mov	r9, r0
 800b4de:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b4e2:	b97f      	cbnz	r7, 800b504 <_dtoa_r+0x3c>
 800b4e4:	2010      	movs	r0, #16
 800b4e6:	f7fe fdff 	bl	800a0e8 <malloc>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800b4f0:	b920      	cbnz	r0, 800b4fc <_dtoa_r+0x34>
 800b4f2:	4ba9      	ldr	r3, [pc, #676]	@ (800b798 <_dtoa_r+0x2d0>)
 800b4f4:	21ef      	movs	r1, #239	@ 0xef
 800b4f6:	48a9      	ldr	r0, [pc, #676]	@ (800b79c <_dtoa_r+0x2d4>)
 800b4f8:	f002 fb56 	bl	800dba8 <__assert_func>
 800b4fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b500:	6007      	str	r7, [r0, #0]
 800b502:	60c7      	str	r7, [r0, #12]
 800b504:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b508:	6819      	ldr	r1, [r3, #0]
 800b50a:	b159      	cbz	r1, 800b524 <_dtoa_r+0x5c>
 800b50c:	685a      	ldr	r2, [r3, #4]
 800b50e:	604a      	str	r2, [r1, #4]
 800b510:	2301      	movs	r3, #1
 800b512:	4093      	lsls	r3, r2
 800b514:	608b      	str	r3, [r1, #8]
 800b516:	4648      	mov	r0, r9
 800b518:	f000 fe30 	bl	800c17c <_Bfree>
 800b51c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b520:	2200      	movs	r2, #0
 800b522:	601a      	str	r2, [r3, #0]
 800b524:	1e2b      	subs	r3, r5, #0
 800b526:	bfb9      	ittee	lt
 800b528:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b52c:	9305      	strlt	r3, [sp, #20]
 800b52e:	2300      	movge	r3, #0
 800b530:	6033      	strge	r3, [r6, #0]
 800b532:	9f05      	ldr	r7, [sp, #20]
 800b534:	4b9a      	ldr	r3, [pc, #616]	@ (800b7a0 <_dtoa_r+0x2d8>)
 800b536:	bfbc      	itt	lt
 800b538:	2201      	movlt	r2, #1
 800b53a:	6032      	strlt	r2, [r6, #0]
 800b53c:	43bb      	bics	r3, r7
 800b53e:	d112      	bne.n	800b566 <_dtoa_r+0x9e>
 800b540:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b542:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b546:	6013      	str	r3, [r2, #0]
 800b548:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b54c:	4323      	orrs	r3, r4
 800b54e:	f000 855a 	beq.w	800c006 <_dtoa_r+0xb3e>
 800b552:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b554:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b7b4 <_dtoa_r+0x2ec>
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f000 855c 	beq.w	800c016 <_dtoa_r+0xb4e>
 800b55e:	f10a 0303 	add.w	r3, sl, #3
 800b562:	f000 bd56 	b.w	800c012 <_dtoa_r+0xb4a>
 800b566:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b56a:	2200      	movs	r2, #0
 800b56c:	ec51 0b17 	vmov	r0, r1, d7
 800b570:	2300      	movs	r3, #0
 800b572:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b576:	f7f5 faa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b57a:	4680      	mov	r8, r0
 800b57c:	b158      	cbz	r0, 800b596 <_dtoa_r+0xce>
 800b57e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b580:	2301      	movs	r3, #1
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b586:	b113      	cbz	r3, 800b58e <_dtoa_r+0xc6>
 800b588:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b58a:	4b86      	ldr	r3, [pc, #536]	@ (800b7a4 <_dtoa_r+0x2dc>)
 800b58c:	6013      	str	r3, [r2, #0]
 800b58e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b7b8 <_dtoa_r+0x2f0>
 800b592:	f000 bd40 	b.w	800c016 <_dtoa_r+0xb4e>
 800b596:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b59a:	aa14      	add	r2, sp, #80	@ 0x50
 800b59c:	a915      	add	r1, sp, #84	@ 0x54
 800b59e:	4648      	mov	r0, r9
 800b5a0:	f001 f988 	bl	800c8b4 <__d2b>
 800b5a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b5a8:	9002      	str	r0, [sp, #8]
 800b5aa:	2e00      	cmp	r6, #0
 800b5ac:	d078      	beq.n	800b6a0 <_dtoa_r+0x1d8>
 800b5ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b5b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b5bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b5c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b5c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	4b76      	ldr	r3, [pc, #472]	@ (800b7a8 <_dtoa_r+0x2e0>)
 800b5ce:	f7f4 fe5b 	bl	8000288 <__aeabi_dsub>
 800b5d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b780 <_dtoa_r+0x2b8>)
 800b5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d8:	f7f5 f80e 	bl	80005f8 <__aeabi_dmul>
 800b5dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b788 <_dtoa_r+0x2c0>)
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	f7f4 fe53 	bl	800028c <__adddf3>
 800b5e6:	4604      	mov	r4, r0
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	460d      	mov	r5, r1
 800b5ec:	f7f4 ff9a 	bl	8000524 <__aeabi_i2d>
 800b5f0:	a367      	add	r3, pc, #412	@ (adr r3, 800b790 <_dtoa_r+0x2c8>)
 800b5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f6:	f7f4 ffff 	bl	80005f8 <__aeabi_dmul>
 800b5fa:	4602      	mov	r2, r0
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	4620      	mov	r0, r4
 800b600:	4629      	mov	r1, r5
 800b602:	f7f4 fe43 	bl	800028c <__adddf3>
 800b606:	4604      	mov	r4, r0
 800b608:	460d      	mov	r5, r1
 800b60a:	f7f5 faa5 	bl	8000b58 <__aeabi_d2iz>
 800b60e:	2200      	movs	r2, #0
 800b610:	4607      	mov	r7, r0
 800b612:	2300      	movs	r3, #0
 800b614:	4620      	mov	r0, r4
 800b616:	4629      	mov	r1, r5
 800b618:	f7f5 fa60 	bl	8000adc <__aeabi_dcmplt>
 800b61c:	b140      	cbz	r0, 800b630 <_dtoa_r+0x168>
 800b61e:	4638      	mov	r0, r7
 800b620:	f7f4 ff80 	bl	8000524 <__aeabi_i2d>
 800b624:	4622      	mov	r2, r4
 800b626:	462b      	mov	r3, r5
 800b628:	f7f5 fa4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b62c:	b900      	cbnz	r0, 800b630 <_dtoa_r+0x168>
 800b62e:	3f01      	subs	r7, #1
 800b630:	2f16      	cmp	r7, #22
 800b632:	d852      	bhi.n	800b6da <_dtoa_r+0x212>
 800b634:	4b5d      	ldr	r3, [pc, #372]	@ (800b7ac <_dtoa_r+0x2e4>)
 800b636:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b642:	f7f5 fa4b 	bl	8000adc <__aeabi_dcmplt>
 800b646:	2800      	cmp	r0, #0
 800b648:	d049      	beq.n	800b6de <_dtoa_r+0x216>
 800b64a:	3f01      	subs	r7, #1
 800b64c:	2300      	movs	r3, #0
 800b64e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b650:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b652:	1b9b      	subs	r3, r3, r6
 800b654:	1e5a      	subs	r2, r3, #1
 800b656:	bf45      	ittet	mi
 800b658:	f1c3 0301 	rsbmi	r3, r3, #1
 800b65c:	9300      	strmi	r3, [sp, #0]
 800b65e:	2300      	movpl	r3, #0
 800b660:	2300      	movmi	r3, #0
 800b662:	9206      	str	r2, [sp, #24]
 800b664:	bf54      	ite	pl
 800b666:	9300      	strpl	r3, [sp, #0]
 800b668:	9306      	strmi	r3, [sp, #24]
 800b66a:	2f00      	cmp	r7, #0
 800b66c:	db39      	blt.n	800b6e2 <_dtoa_r+0x21a>
 800b66e:	9b06      	ldr	r3, [sp, #24]
 800b670:	970d      	str	r7, [sp, #52]	@ 0x34
 800b672:	443b      	add	r3, r7
 800b674:	9306      	str	r3, [sp, #24]
 800b676:	2300      	movs	r3, #0
 800b678:	9308      	str	r3, [sp, #32]
 800b67a:	9b07      	ldr	r3, [sp, #28]
 800b67c:	2b09      	cmp	r3, #9
 800b67e:	d863      	bhi.n	800b748 <_dtoa_r+0x280>
 800b680:	2b05      	cmp	r3, #5
 800b682:	bfc4      	itt	gt
 800b684:	3b04      	subgt	r3, #4
 800b686:	9307      	strgt	r3, [sp, #28]
 800b688:	9b07      	ldr	r3, [sp, #28]
 800b68a:	f1a3 0302 	sub.w	r3, r3, #2
 800b68e:	bfcc      	ite	gt
 800b690:	2400      	movgt	r4, #0
 800b692:	2401      	movle	r4, #1
 800b694:	2b03      	cmp	r3, #3
 800b696:	d863      	bhi.n	800b760 <_dtoa_r+0x298>
 800b698:	e8df f003 	tbb	[pc, r3]
 800b69c:	2b375452 	.word	0x2b375452
 800b6a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b6a4:	441e      	add	r6, r3
 800b6a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b6aa:	2b20      	cmp	r3, #32
 800b6ac:	bfc1      	itttt	gt
 800b6ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b6b2:	409f      	lslgt	r7, r3
 800b6b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b6b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b6bc:	bfd6      	itet	le
 800b6be:	f1c3 0320 	rsble	r3, r3, #32
 800b6c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b6c6:	fa04 f003 	lslle.w	r0, r4, r3
 800b6ca:	f7f4 ff1b 	bl	8000504 <__aeabi_ui2d>
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b6d4:	3e01      	subs	r6, #1
 800b6d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6d8:	e776      	b.n	800b5c8 <_dtoa_r+0x100>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e7b7      	b.n	800b64e <_dtoa_r+0x186>
 800b6de:	9010      	str	r0, [sp, #64]	@ 0x40
 800b6e0:	e7b6      	b.n	800b650 <_dtoa_r+0x188>
 800b6e2:	9b00      	ldr	r3, [sp, #0]
 800b6e4:	1bdb      	subs	r3, r3, r7
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	427b      	negs	r3, r7
 800b6ea:	9308      	str	r3, [sp, #32]
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6f0:	e7c3      	b.n	800b67a <_dtoa_r+0x1b2>
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6f8:	eb07 0b03 	add.w	fp, r7, r3
 800b6fc:	f10b 0301 	add.w	r3, fp, #1
 800b700:	2b01      	cmp	r3, #1
 800b702:	9303      	str	r3, [sp, #12]
 800b704:	bfb8      	it	lt
 800b706:	2301      	movlt	r3, #1
 800b708:	e006      	b.n	800b718 <_dtoa_r+0x250>
 800b70a:	2301      	movs	r3, #1
 800b70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b70e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b710:	2b00      	cmp	r3, #0
 800b712:	dd28      	ble.n	800b766 <_dtoa_r+0x29e>
 800b714:	469b      	mov	fp, r3
 800b716:	9303      	str	r3, [sp, #12]
 800b718:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b71c:	2100      	movs	r1, #0
 800b71e:	2204      	movs	r2, #4
 800b720:	f102 0514 	add.w	r5, r2, #20
 800b724:	429d      	cmp	r5, r3
 800b726:	d926      	bls.n	800b776 <_dtoa_r+0x2ae>
 800b728:	6041      	str	r1, [r0, #4]
 800b72a:	4648      	mov	r0, r9
 800b72c:	f000 fce6 	bl	800c0fc <_Balloc>
 800b730:	4682      	mov	sl, r0
 800b732:	2800      	cmp	r0, #0
 800b734:	d142      	bne.n	800b7bc <_dtoa_r+0x2f4>
 800b736:	4b1e      	ldr	r3, [pc, #120]	@ (800b7b0 <_dtoa_r+0x2e8>)
 800b738:	4602      	mov	r2, r0
 800b73a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b73e:	e6da      	b.n	800b4f6 <_dtoa_r+0x2e>
 800b740:	2300      	movs	r3, #0
 800b742:	e7e3      	b.n	800b70c <_dtoa_r+0x244>
 800b744:	2300      	movs	r3, #0
 800b746:	e7d5      	b.n	800b6f4 <_dtoa_r+0x22c>
 800b748:	2401      	movs	r4, #1
 800b74a:	2300      	movs	r3, #0
 800b74c:	9307      	str	r3, [sp, #28]
 800b74e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b750:	f04f 3bff 	mov.w	fp, #4294967295
 800b754:	2200      	movs	r2, #0
 800b756:	f8cd b00c 	str.w	fp, [sp, #12]
 800b75a:	2312      	movs	r3, #18
 800b75c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b75e:	e7db      	b.n	800b718 <_dtoa_r+0x250>
 800b760:	2301      	movs	r3, #1
 800b762:	9309      	str	r3, [sp, #36]	@ 0x24
 800b764:	e7f4      	b.n	800b750 <_dtoa_r+0x288>
 800b766:	f04f 0b01 	mov.w	fp, #1
 800b76a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b76e:	465b      	mov	r3, fp
 800b770:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b774:	e7d0      	b.n	800b718 <_dtoa_r+0x250>
 800b776:	3101      	adds	r1, #1
 800b778:	0052      	lsls	r2, r2, #1
 800b77a:	e7d1      	b.n	800b720 <_dtoa_r+0x258>
 800b77c:	f3af 8000 	nop.w
 800b780:	636f4361 	.word	0x636f4361
 800b784:	3fd287a7 	.word	0x3fd287a7
 800b788:	8b60c8b3 	.word	0x8b60c8b3
 800b78c:	3fc68a28 	.word	0x3fc68a28
 800b790:	509f79fb 	.word	0x509f79fb
 800b794:	3fd34413 	.word	0x3fd34413
 800b798:	0800ef52 	.word	0x0800ef52
 800b79c:	0800ef69 	.word	0x0800ef69
 800b7a0:	7ff00000 	.word	0x7ff00000
 800b7a4:	0800ef1d 	.word	0x0800ef1d
 800b7a8:	3ff80000 	.word	0x3ff80000
 800b7ac:	0800f118 	.word	0x0800f118
 800b7b0:	0800efc1 	.word	0x0800efc1
 800b7b4:	0800ef4e 	.word	0x0800ef4e
 800b7b8:	0800ef1c 	.word	0x0800ef1c
 800b7bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b7c0:	6018      	str	r0, [r3, #0]
 800b7c2:	9b03      	ldr	r3, [sp, #12]
 800b7c4:	2b0e      	cmp	r3, #14
 800b7c6:	f200 80a1 	bhi.w	800b90c <_dtoa_r+0x444>
 800b7ca:	2c00      	cmp	r4, #0
 800b7cc:	f000 809e 	beq.w	800b90c <_dtoa_r+0x444>
 800b7d0:	2f00      	cmp	r7, #0
 800b7d2:	dd33      	ble.n	800b83c <_dtoa_r+0x374>
 800b7d4:	4b9c      	ldr	r3, [pc, #624]	@ (800ba48 <_dtoa_r+0x580>)
 800b7d6:	f007 020f 	and.w	r2, r7, #15
 800b7da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7de:	ed93 7b00 	vldr	d7, [r3]
 800b7e2:	05f8      	lsls	r0, r7, #23
 800b7e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b7e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b7ec:	d516      	bpl.n	800b81c <_dtoa_r+0x354>
 800b7ee:	4b97      	ldr	r3, [pc, #604]	@ (800ba4c <_dtoa_r+0x584>)
 800b7f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7f8:	f7f5 f828 	bl	800084c <__aeabi_ddiv>
 800b7fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b800:	f004 040f 	and.w	r4, r4, #15
 800b804:	2603      	movs	r6, #3
 800b806:	4d91      	ldr	r5, [pc, #580]	@ (800ba4c <_dtoa_r+0x584>)
 800b808:	b954      	cbnz	r4, 800b820 <_dtoa_r+0x358>
 800b80a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b80e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b812:	f7f5 f81b 	bl	800084c <__aeabi_ddiv>
 800b816:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b81a:	e028      	b.n	800b86e <_dtoa_r+0x3a6>
 800b81c:	2602      	movs	r6, #2
 800b81e:	e7f2      	b.n	800b806 <_dtoa_r+0x33e>
 800b820:	07e1      	lsls	r1, r4, #31
 800b822:	d508      	bpl.n	800b836 <_dtoa_r+0x36e>
 800b824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b828:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b82c:	f7f4 fee4 	bl	80005f8 <__aeabi_dmul>
 800b830:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b834:	3601      	adds	r6, #1
 800b836:	1064      	asrs	r4, r4, #1
 800b838:	3508      	adds	r5, #8
 800b83a:	e7e5      	b.n	800b808 <_dtoa_r+0x340>
 800b83c:	f000 80af 	beq.w	800b99e <_dtoa_r+0x4d6>
 800b840:	427c      	negs	r4, r7
 800b842:	4b81      	ldr	r3, [pc, #516]	@ (800ba48 <_dtoa_r+0x580>)
 800b844:	4d81      	ldr	r5, [pc, #516]	@ (800ba4c <_dtoa_r+0x584>)
 800b846:	f004 020f 	and.w	r2, r4, #15
 800b84a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b852:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b856:	f7f4 fecf 	bl	80005f8 <__aeabi_dmul>
 800b85a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b85e:	1124      	asrs	r4, r4, #4
 800b860:	2300      	movs	r3, #0
 800b862:	2602      	movs	r6, #2
 800b864:	2c00      	cmp	r4, #0
 800b866:	f040 808f 	bne.w	800b988 <_dtoa_r+0x4c0>
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d1d3      	bne.n	800b816 <_dtoa_r+0x34e>
 800b86e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b870:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b874:	2b00      	cmp	r3, #0
 800b876:	f000 8094 	beq.w	800b9a2 <_dtoa_r+0x4da>
 800b87a:	4b75      	ldr	r3, [pc, #468]	@ (800ba50 <_dtoa_r+0x588>)
 800b87c:	2200      	movs	r2, #0
 800b87e:	4620      	mov	r0, r4
 800b880:	4629      	mov	r1, r5
 800b882:	f7f5 f92b 	bl	8000adc <__aeabi_dcmplt>
 800b886:	2800      	cmp	r0, #0
 800b888:	f000 808b 	beq.w	800b9a2 <_dtoa_r+0x4da>
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	f000 8087 	beq.w	800b9a2 <_dtoa_r+0x4da>
 800b894:	f1bb 0f00 	cmp.w	fp, #0
 800b898:	dd34      	ble.n	800b904 <_dtoa_r+0x43c>
 800b89a:	4620      	mov	r0, r4
 800b89c:	4b6d      	ldr	r3, [pc, #436]	@ (800ba54 <_dtoa_r+0x58c>)
 800b89e:	2200      	movs	r2, #0
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	f7f4 fea9 	bl	80005f8 <__aeabi_dmul>
 800b8a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8aa:	f107 38ff 	add.w	r8, r7, #4294967295
 800b8ae:	3601      	adds	r6, #1
 800b8b0:	465c      	mov	r4, fp
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f7f4 fe36 	bl	8000524 <__aeabi_i2d>
 800b8b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8bc:	f7f4 fe9c 	bl	80005f8 <__aeabi_dmul>
 800b8c0:	4b65      	ldr	r3, [pc, #404]	@ (800ba58 <_dtoa_r+0x590>)
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	f7f4 fce2 	bl	800028c <__adddf3>
 800b8c8:	4605      	mov	r5, r0
 800b8ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b8ce:	2c00      	cmp	r4, #0
 800b8d0:	d16a      	bne.n	800b9a8 <_dtoa_r+0x4e0>
 800b8d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8d6:	4b61      	ldr	r3, [pc, #388]	@ (800ba5c <_dtoa_r+0x594>)
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f7f4 fcd5 	bl	8000288 <__aeabi_dsub>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8e6:	462a      	mov	r2, r5
 800b8e8:	4633      	mov	r3, r6
 800b8ea:	f7f5 f915 	bl	8000b18 <__aeabi_dcmpgt>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	f040 8298 	bne.w	800be24 <_dtoa_r+0x95c>
 800b8f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8f8:	462a      	mov	r2, r5
 800b8fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b8fe:	f7f5 f8ed 	bl	8000adc <__aeabi_dcmplt>
 800b902:	bb38      	cbnz	r0, 800b954 <_dtoa_r+0x48c>
 800b904:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b908:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b90c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b90e:	2b00      	cmp	r3, #0
 800b910:	f2c0 8157 	blt.w	800bbc2 <_dtoa_r+0x6fa>
 800b914:	2f0e      	cmp	r7, #14
 800b916:	f300 8154 	bgt.w	800bbc2 <_dtoa_r+0x6fa>
 800b91a:	4b4b      	ldr	r3, [pc, #300]	@ (800ba48 <_dtoa_r+0x580>)
 800b91c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b920:	ed93 7b00 	vldr	d7, [r3]
 800b924:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b926:	2b00      	cmp	r3, #0
 800b928:	ed8d 7b00 	vstr	d7, [sp]
 800b92c:	f280 80e5 	bge.w	800bafa <_dtoa_r+0x632>
 800b930:	9b03      	ldr	r3, [sp, #12]
 800b932:	2b00      	cmp	r3, #0
 800b934:	f300 80e1 	bgt.w	800bafa <_dtoa_r+0x632>
 800b938:	d10c      	bne.n	800b954 <_dtoa_r+0x48c>
 800b93a:	4b48      	ldr	r3, [pc, #288]	@ (800ba5c <_dtoa_r+0x594>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	ec51 0b17 	vmov	r0, r1, d7
 800b942:	f7f4 fe59 	bl	80005f8 <__aeabi_dmul>
 800b946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b94a:	f7f5 f8db 	bl	8000b04 <__aeabi_dcmpge>
 800b94e:	2800      	cmp	r0, #0
 800b950:	f000 8266 	beq.w	800be20 <_dtoa_r+0x958>
 800b954:	2400      	movs	r4, #0
 800b956:	4625      	mov	r5, r4
 800b958:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b95a:	4656      	mov	r6, sl
 800b95c:	ea6f 0803 	mvn.w	r8, r3
 800b960:	2700      	movs	r7, #0
 800b962:	4621      	mov	r1, r4
 800b964:	4648      	mov	r0, r9
 800b966:	f000 fc09 	bl	800c17c <_Bfree>
 800b96a:	2d00      	cmp	r5, #0
 800b96c:	f000 80bd 	beq.w	800baea <_dtoa_r+0x622>
 800b970:	b12f      	cbz	r7, 800b97e <_dtoa_r+0x4b6>
 800b972:	42af      	cmp	r7, r5
 800b974:	d003      	beq.n	800b97e <_dtoa_r+0x4b6>
 800b976:	4639      	mov	r1, r7
 800b978:	4648      	mov	r0, r9
 800b97a:	f000 fbff 	bl	800c17c <_Bfree>
 800b97e:	4629      	mov	r1, r5
 800b980:	4648      	mov	r0, r9
 800b982:	f000 fbfb 	bl	800c17c <_Bfree>
 800b986:	e0b0      	b.n	800baea <_dtoa_r+0x622>
 800b988:	07e2      	lsls	r2, r4, #31
 800b98a:	d505      	bpl.n	800b998 <_dtoa_r+0x4d0>
 800b98c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b990:	f7f4 fe32 	bl	80005f8 <__aeabi_dmul>
 800b994:	3601      	adds	r6, #1
 800b996:	2301      	movs	r3, #1
 800b998:	1064      	asrs	r4, r4, #1
 800b99a:	3508      	adds	r5, #8
 800b99c:	e762      	b.n	800b864 <_dtoa_r+0x39c>
 800b99e:	2602      	movs	r6, #2
 800b9a0:	e765      	b.n	800b86e <_dtoa_r+0x3a6>
 800b9a2:	9c03      	ldr	r4, [sp, #12]
 800b9a4:	46b8      	mov	r8, r7
 800b9a6:	e784      	b.n	800b8b2 <_dtoa_r+0x3ea>
 800b9a8:	4b27      	ldr	r3, [pc, #156]	@ (800ba48 <_dtoa_r+0x580>)
 800b9aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b9b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b9b4:	4454      	add	r4, sl
 800b9b6:	2900      	cmp	r1, #0
 800b9b8:	d054      	beq.n	800ba64 <_dtoa_r+0x59c>
 800b9ba:	4929      	ldr	r1, [pc, #164]	@ (800ba60 <_dtoa_r+0x598>)
 800b9bc:	2000      	movs	r0, #0
 800b9be:	f7f4 ff45 	bl	800084c <__aeabi_ddiv>
 800b9c2:	4633      	mov	r3, r6
 800b9c4:	462a      	mov	r2, r5
 800b9c6:	f7f4 fc5f 	bl	8000288 <__aeabi_dsub>
 800b9ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9ce:	4656      	mov	r6, sl
 800b9d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9d4:	f7f5 f8c0 	bl	8000b58 <__aeabi_d2iz>
 800b9d8:	4605      	mov	r5, r0
 800b9da:	f7f4 fda3 	bl	8000524 <__aeabi_i2d>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9e6:	f7f4 fc4f 	bl	8000288 <__aeabi_dsub>
 800b9ea:	3530      	adds	r5, #48	@ 0x30
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9f4:	f806 5b01 	strb.w	r5, [r6], #1
 800b9f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9fc:	f7f5 f86e 	bl	8000adc <__aeabi_dcmplt>
 800ba00:	2800      	cmp	r0, #0
 800ba02:	d172      	bne.n	800baea <_dtoa_r+0x622>
 800ba04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba08:	4911      	ldr	r1, [pc, #68]	@ (800ba50 <_dtoa_r+0x588>)
 800ba0a:	2000      	movs	r0, #0
 800ba0c:	f7f4 fc3c 	bl	8000288 <__aeabi_dsub>
 800ba10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba14:	f7f5 f862 	bl	8000adc <__aeabi_dcmplt>
 800ba18:	2800      	cmp	r0, #0
 800ba1a:	f040 80b4 	bne.w	800bb86 <_dtoa_r+0x6be>
 800ba1e:	42a6      	cmp	r6, r4
 800ba20:	f43f af70 	beq.w	800b904 <_dtoa_r+0x43c>
 800ba24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba28:	4b0a      	ldr	r3, [pc, #40]	@ (800ba54 <_dtoa_r+0x58c>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f7f4 fde4 	bl	80005f8 <__aeabi_dmul>
 800ba30:	4b08      	ldr	r3, [pc, #32]	@ (800ba54 <_dtoa_r+0x58c>)
 800ba32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba36:	2200      	movs	r2, #0
 800ba38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba3c:	f7f4 fddc 	bl	80005f8 <__aeabi_dmul>
 800ba40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba44:	e7c4      	b.n	800b9d0 <_dtoa_r+0x508>
 800ba46:	bf00      	nop
 800ba48:	0800f118 	.word	0x0800f118
 800ba4c:	0800f0f0 	.word	0x0800f0f0
 800ba50:	3ff00000 	.word	0x3ff00000
 800ba54:	40240000 	.word	0x40240000
 800ba58:	401c0000 	.word	0x401c0000
 800ba5c:	40140000 	.word	0x40140000
 800ba60:	3fe00000 	.word	0x3fe00000
 800ba64:	4631      	mov	r1, r6
 800ba66:	4628      	mov	r0, r5
 800ba68:	f7f4 fdc6 	bl	80005f8 <__aeabi_dmul>
 800ba6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba70:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba72:	4656      	mov	r6, sl
 800ba74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba78:	f7f5 f86e 	bl	8000b58 <__aeabi_d2iz>
 800ba7c:	4605      	mov	r5, r0
 800ba7e:	f7f4 fd51 	bl	8000524 <__aeabi_i2d>
 800ba82:	4602      	mov	r2, r0
 800ba84:	460b      	mov	r3, r1
 800ba86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba8a:	f7f4 fbfd 	bl	8000288 <__aeabi_dsub>
 800ba8e:	3530      	adds	r5, #48	@ 0x30
 800ba90:	f806 5b01 	strb.w	r5, [r6], #1
 800ba94:	4602      	mov	r2, r0
 800ba96:	460b      	mov	r3, r1
 800ba98:	42a6      	cmp	r6, r4
 800ba9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba9e:	f04f 0200 	mov.w	r2, #0
 800baa2:	d124      	bne.n	800baee <_dtoa_r+0x626>
 800baa4:	4baf      	ldr	r3, [pc, #700]	@ (800bd64 <_dtoa_r+0x89c>)
 800baa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800baaa:	f7f4 fbef 	bl	800028c <__adddf3>
 800baae:	4602      	mov	r2, r0
 800bab0:	460b      	mov	r3, r1
 800bab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bab6:	f7f5 f82f 	bl	8000b18 <__aeabi_dcmpgt>
 800baba:	2800      	cmp	r0, #0
 800babc:	d163      	bne.n	800bb86 <_dtoa_r+0x6be>
 800babe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bac2:	49a8      	ldr	r1, [pc, #672]	@ (800bd64 <_dtoa_r+0x89c>)
 800bac4:	2000      	movs	r0, #0
 800bac6:	f7f4 fbdf 	bl	8000288 <__aeabi_dsub>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bad2:	f7f5 f803 	bl	8000adc <__aeabi_dcmplt>
 800bad6:	2800      	cmp	r0, #0
 800bad8:	f43f af14 	beq.w	800b904 <_dtoa_r+0x43c>
 800badc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bade:	1e73      	subs	r3, r6, #1
 800bae0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bae2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bae6:	2b30      	cmp	r3, #48	@ 0x30
 800bae8:	d0f8      	beq.n	800badc <_dtoa_r+0x614>
 800baea:	4647      	mov	r7, r8
 800baec:	e03b      	b.n	800bb66 <_dtoa_r+0x69e>
 800baee:	4b9e      	ldr	r3, [pc, #632]	@ (800bd68 <_dtoa_r+0x8a0>)
 800baf0:	f7f4 fd82 	bl	80005f8 <__aeabi_dmul>
 800baf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800baf8:	e7bc      	b.n	800ba74 <_dtoa_r+0x5ac>
 800bafa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bafe:	4656      	mov	r6, sl
 800bb00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb04:	4620      	mov	r0, r4
 800bb06:	4629      	mov	r1, r5
 800bb08:	f7f4 fea0 	bl	800084c <__aeabi_ddiv>
 800bb0c:	f7f5 f824 	bl	8000b58 <__aeabi_d2iz>
 800bb10:	4680      	mov	r8, r0
 800bb12:	f7f4 fd07 	bl	8000524 <__aeabi_i2d>
 800bb16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb1a:	f7f4 fd6d 	bl	80005f8 <__aeabi_dmul>
 800bb1e:	4602      	mov	r2, r0
 800bb20:	460b      	mov	r3, r1
 800bb22:	4620      	mov	r0, r4
 800bb24:	4629      	mov	r1, r5
 800bb26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bb2a:	f7f4 fbad 	bl	8000288 <__aeabi_dsub>
 800bb2e:	f806 4b01 	strb.w	r4, [r6], #1
 800bb32:	9d03      	ldr	r5, [sp, #12]
 800bb34:	eba6 040a 	sub.w	r4, r6, sl
 800bb38:	42a5      	cmp	r5, r4
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	d133      	bne.n	800bba8 <_dtoa_r+0x6e0>
 800bb40:	f7f4 fba4 	bl	800028c <__adddf3>
 800bb44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb48:	4604      	mov	r4, r0
 800bb4a:	460d      	mov	r5, r1
 800bb4c:	f7f4 ffe4 	bl	8000b18 <__aeabi_dcmpgt>
 800bb50:	b9c0      	cbnz	r0, 800bb84 <_dtoa_r+0x6bc>
 800bb52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb56:	4620      	mov	r0, r4
 800bb58:	4629      	mov	r1, r5
 800bb5a:	f7f4 ffb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb5e:	b110      	cbz	r0, 800bb66 <_dtoa_r+0x69e>
 800bb60:	f018 0f01 	tst.w	r8, #1
 800bb64:	d10e      	bne.n	800bb84 <_dtoa_r+0x6bc>
 800bb66:	9902      	ldr	r1, [sp, #8]
 800bb68:	4648      	mov	r0, r9
 800bb6a:	f000 fb07 	bl	800c17c <_Bfree>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	7033      	strb	r3, [r6, #0]
 800bb72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb74:	3701      	adds	r7, #1
 800bb76:	601f      	str	r7, [r3, #0]
 800bb78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	f000 824b 	beq.w	800c016 <_dtoa_r+0xb4e>
 800bb80:	601e      	str	r6, [r3, #0]
 800bb82:	e248      	b.n	800c016 <_dtoa_r+0xb4e>
 800bb84:	46b8      	mov	r8, r7
 800bb86:	4633      	mov	r3, r6
 800bb88:	461e      	mov	r6, r3
 800bb8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb8e:	2a39      	cmp	r2, #57	@ 0x39
 800bb90:	d106      	bne.n	800bba0 <_dtoa_r+0x6d8>
 800bb92:	459a      	cmp	sl, r3
 800bb94:	d1f8      	bne.n	800bb88 <_dtoa_r+0x6c0>
 800bb96:	2230      	movs	r2, #48	@ 0x30
 800bb98:	f108 0801 	add.w	r8, r8, #1
 800bb9c:	f88a 2000 	strb.w	r2, [sl]
 800bba0:	781a      	ldrb	r2, [r3, #0]
 800bba2:	3201      	adds	r2, #1
 800bba4:	701a      	strb	r2, [r3, #0]
 800bba6:	e7a0      	b.n	800baea <_dtoa_r+0x622>
 800bba8:	4b6f      	ldr	r3, [pc, #444]	@ (800bd68 <_dtoa_r+0x8a0>)
 800bbaa:	2200      	movs	r2, #0
 800bbac:	f7f4 fd24 	bl	80005f8 <__aeabi_dmul>
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	460d      	mov	r5, r1
 800bbb8:	f7f4 ff86 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	d09f      	beq.n	800bb00 <_dtoa_r+0x638>
 800bbc0:	e7d1      	b.n	800bb66 <_dtoa_r+0x69e>
 800bbc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbc4:	2a00      	cmp	r2, #0
 800bbc6:	f000 80ea 	beq.w	800bd9e <_dtoa_r+0x8d6>
 800bbca:	9a07      	ldr	r2, [sp, #28]
 800bbcc:	2a01      	cmp	r2, #1
 800bbce:	f300 80cd 	bgt.w	800bd6c <_dtoa_r+0x8a4>
 800bbd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbd4:	2a00      	cmp	r2, #0
 800bbd6:	f000 80c1 	beq.w	800bd5c <_dtoa_r+0x894>
 800bbda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bbde:	9c08      	ldr	r4, [sp, #32]
 800bbe0:	9e00      	ldr	r6, [sp, #0]
 800bbe2:	9a00      	ldr	r2, [sp, #0]
 800bbe4:	441a      	add	r2, r3
 800bbe6:	9200      	str	r2, [sp, #0]
 800bbe8:	9a06      	ldr	r2, [sp, #24]
 800bbea:	2101      	movs	r1, #1
 800bbec:	441a      	add	r2, r3
 800bbee:	4648      	mov	r0, r9
 800bbf0:	9206      	str	r2, [sp, #24]
 800bbf2:	f000 fbc1 	bl	800c378 <__i2b>
 800bbf6:	4605      	mov	r5, r0
 800bbf8:	b166      	cbz	r6, 800bc14 <_dtoa_r+0x74c>
 800bbfa:	9b06      	ldr	r3, [sp, #24]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	dd09      	ble.n	800bc14 <_dtoa_r+0x74c>
 800bc00:	42b3      	cmp	r3, r6
 800bc02:	9a00      	ldr	r2, [sp, #0]
 800bc04:	bfa8      	it	ge
 800bc06:	4633      	movge	r3, r6
 800bc08:	1ad2      	subs	r2, r2, r3
 800bc0a:	9200      	str	r2, [sp, #0]
 800bc0c:	9a06      	ldr	r2, [sp, #24]
 800bc0e:	1af6      	subs	r6, r6, r3
 800bc10:	1ad3      	subs	r3, r2, r3
 800bc12:	9306      	str	r3, [sp, #24]
 800bc14:	9b08      	ldr	r3, [sp, #32]
 800bc16:	b30b      	cbz	r3, 800bc5c <_dtoa_r+0x794>
 800bc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	f000 80c6 	beq.w	800bdac <_dtoa_r+0x8e4>
 800bc20:	2c00      	cmp	r4, #0
 800bc22:	f000 80c0 	beq.w	800bda6 <_dtoa_r+0x8de>
 800bc26:	4629      	mov	r1, r5
 800bc28:	4622      	mov	r2, r4
 800bc2a:	4648      	mov	r0, r9
 800bc2c:	f000 fc5c 	bl	800c4e8 <__pow5mult>
 800bc30:	9a02      	ldr	r2, [sp, #8]
 800bc32:	4601      	mov	r1, r0
 800bc34:	4605      	mov	r5, r0
 800bc36:	4648      	mov	r0, r9
 800bc38:	f000 fbb4 	bl	800c3a4 <__multiply>
 800bc3c:	9902      	ldr	r1, [sp, #8]
 800bc3e:	4680      	mov	r8, r0
 800bc40:	4648      	mov	r0, r9
 800bc42:	f000 fa9b 	bl	800c17c <_Bfree>
 800bc46:	9b08      	ldr	r3, [sp, #32]
 800bc48:	1b1b      	subs	r3, r3, r4
 800bc4a:	9308      	str	r3, [sp, #32]
 800bc4c:	f000 80b1 	beq.w	800bdb2 <_dtoa_r+0x8ea>
 800bc50:	9a08      	ldr	r2, [sp, #32]
 800bc52:	4641      	mov	r1, r8
 800bc54:	4648      	mov	r0, r9
 800bc56:	f000 fc47 	bl	800c4e8 <__pow5mult>
 800bc5a:	9002      	str	r0, [sp, #8]
 800bc5c:	2101      	movs	r1, #1
 800bc5e:	4648      	mov	r0, r9
 800bc60:	f000 fb8a 	bl	800c378 <__i2b>
 800bc64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc66:	4604      	mov	r4, r0
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f000 81d8 	beq.w	800c01e <_dtoa_r+0xb56>
 800bc6e:	461a      	mov	r2, r3
 800bc70:	4601      	mov	r1, r0
 800bc72:	4648      	mov	r0, r9
 800bc74:	f000 fc38 	bl	800c4e8 <__pow5mult>
 800bc78:	9b07      	ldr	r3, [sp, #28]
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	f300 809f 	bgt.w	800bdc0 <_dtoa_r+0x8f8>
 800bc82:	9b04      	ldr	r3, [sp, #16]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	f040 8097 	bne.w	800bdb8 <_dtoa_r+0x8f0>
 800bc8a:	9b05      	ldr	r3, [sp, #20]
 800bc8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	f040 8093 	bne.w	800bdbc <_dtoa_r+0x8f4>
 800bc96:	9b05      	ldr	r3, [sp, #20]
 800bc98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc9c:	0d1b      	lsrs	r3, r3, #20
 800bc9e:	051b      	lsls	r3, r3, #20
 800bca0:	b133      	cbz	r3, 800bcb0 <_dtoa_r+0x7e8>
 800bca2:	9b00      	ldr	r3, [sp, #0]
 800bca4:	3301      	adds	r3, #1
 800bca6:	9300      	str	r3, [sp, #0]
 800bca8:	9b06      	ldr	r3, [sp, #24]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	9306      	str	r3, [sp, #24]
 800bcae:	2301      	movs	r3, #1
 800bcb0:	9308      	str	r3, [sp, #32]
 800bcb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	f000 81b8 	beq.w	800c02a <_dtoa_r+0xb62>
 800bcba:	6923      	ldr	r3, [r4, #16]
 800bcbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bcc0:	6918      	ldr	r0, [r3, #16]
 800bcc2:	f000 fb0d 	bl	800c2e0 <__hi0bits>
 800bcc6:	f1c0 0020 	rsb	r0, r0, #32
 800bcca:	9b06      	ldr	r3, [sp, #24]
 800bccc:	4418      	add	r0, r3
 800bcce:	f010 001f 	ands.w	r0, r0, #31
 800bcd2:	f000 8082 	beq.w	800bdda <_dtoa_r+0x912>
 800bcd6:	f1c0 0320 	rsb	r3, r0, #32
 800bcda:	2b04      	cmp	r3, #4
 800bcdc:	dd73      	ble.n	800bdc6 <_dtoa_r+0x8fe>
 800bcde:	9b00      	ldr	r3, [sp, #0]
 800bce0:	f1c0 001c 	rsb	r0, r0, #28
 800bce4:	4403      	add	r3, r0
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	9b06      	ldr	r3, [sp, #24]
 800bcea:	4403      	add	r3, r0
 800bcec:	4406      	add	r6, r0
 800bcee:	9306      	str	r3, [sp, #24]
 800bcf0:	9b00      	ldr	r3, [sp, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	dd05      	ble.n	800bd02 <_dtoa_r+0x83a>
 800bcf6:	9902      	ldr	r1, [sp, #8]
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	4648      	mov	r0, r9
 800bcfc:	f000 fc4e 	bl	800c59c <__lshift>
 800bd00:	9002      	str	r0, [sp, #8]
 800bd02:	9b06      	ldr	r3, [sp, #24]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	dd05      	ble.n	800bd14 <_dtoa_r+0x84c>
 800bd08:	4621      	mov	r1, r4
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	4648      	mov	r0, r9
 800bd0e:	f000 fc45 	bl	800c59c <__lshift>
 800bd12:	4604      	mov	r4, r0
 800bd14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d061      	beq.n	800bdde <_dtoa_r+0x916>
 800bd1a:	9802      	ldr	r0, [sp, #8]
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	f000 fca9 	bl	800c674 <__mcmp>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	da5b      	bge.n	800bdde <_dtoa_r+0x916>
 800bd26:	2300      	movs	r3, #0
 800bd28:	9902      	ldr	r1, [sp, #8]
 800bd2a:	220a      	movs	r2, #10
 800bd2c:	4648      	mov	r0, r9
 800bd2e:	f000 fa47 	bl	800c1c0 <__multadd>
 800bd32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd34:	9002      	str	r0, [sp, #8]
 800bd36:	f107 38ff 	add.w	r8, r7, #4294967295
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	f000 8177 	beq.w	800c02e <_dtoa_r+0xb66>
 800bd40:	4629      	mov	r1, r5
 800bd42:	2300      	movs	r3, #0
 800bd44:	220a      	movs	r2, #10
 800bd46:	4648      	mov	r0, r9
 800bd48:	f000 fa3a 	bl	800c1c0 <__multadd>
 800bd4c:	f1bb 0f00 	cmp.w	fp, #0
 800bd50:	4605      	mov	r5, r0
 800bd52:	dc6f      	bgt.n	800be34 <_dtoa_r+0x96c>
 800bd54:	9b07      	ldr	r3, [sp, #28]
 800bd56:	2b02      	cmp	r3, #2
 800bd58:	dc49      	bgt.n	800bdee <_dtoa_r+0x926>
 800bd5a:	e06b      	b.n	800be34 <_dtoa_r+0x96c>
 800bd5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd62:	e73c      	b.n	800bbde <_dtoa_r+0x716>
 800bd64:	3fe00000 	.word	0x3fe00000
 800bd68:	40240000 	.word	0x40240000
 800bd6c:	9b03      	ldr	r3, [sp, #12]
 800bd6e:	1e5c      	subs	r4, r3, #1
 800bd70:	9b08      	ldr	r3, [sp, #32]
 800bd72:	42a3      	cmp	r3, r4
 800bd74:	db09      	blt.n	800bd8a <_dtoa_r+0x8c2>
 800bd76:	1b1c      	subs	r4, r3, r4
 800bd78:	9b03      	ldr	r3, [sp, #12]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	f6bf af30 	bge.w	800bbe0 <_dtoa_r+0x718>
 800bd80:	9b00      	ldr	r3, [sp, #0]
 800bd82:	9a03      	ldr	r2, [sp, #12]
 800bd84:	1a9e      	subs	r6, r3, r2
 800bd86:	2300      	movs	r3, #0
 800bd88:	e72b      	b.n	800bbe2 <_dtoa_r+0x71a>
 800bd8a:	9b08      	ldr	r3, [sp, #32]
 800bd8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd8e:	9408      	str	r4, [sp, #32]
 800bd90:	1ae3      	subs	r3, r4, r3
 800bd92:	441a      	add	r2, r3
 800bd94:	9e00      	ldr	r6, [sp, #0]
 800bd96:	9b03      	ldr	r3, [sp, #12]
 800bd98:	920d      	str	r2, [sp, #52]	@ 0x34
 800bd9a:	2400      	movs	r4, #0
 800bd9c:	e721      	b.n	800bbe2 <_dtoa_r+0x71a>
 800bd9e:	9c08      	ldr	r4, [sp, #32]
 800bda0:	9e00      	ldr	r6, [sp, #0]
 800bda2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bda4:	e728      	b.n	800bbf8 <_dtoa_r+0x730>
 800bda6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bdaa:	e751      	b.n	800bc50 <_dtoa_r+0x788>
 800bdac:	9a08      	ldr	r2, [sp, #32]
 800bdae:	9902      	ldr	r1, [sp, #8]
 800bdb0:	e750      	b.n	800bc54 <_dtoa_r+0x78c>
 800bdb2:	f8cd 8008 	str.w	r8, [sp, #8]
 800bdb6:	e751      	b.n	800bc5c <_dtoa_r+0x794>
 800bdb8:	2300      	movs	r3, #0
 800bdba:	e779      	b.n	800bcb0 <_dtoa_r+0x7e8>
 800bdbc:	9b04      	ldr	r3, [sp, #16]
 800bdbe:	e777      	b.n	800bcb0 <_dtoa_r+0x7e8>
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	9308      	str	r3, [sp, #32]
 800bdc4:	e779      	b.n	800bcba <_dtoa_r+0x7f2>
 800bdc6:	d093      	beq.n	800bcf0 <_dtoa_r+0x828>
 800bdc8:	9a00      	ldr	r2, [sp, #0]
 800bdca:	331c      	adds	r3, #28
 800bdcc:	441a      	add	r2, r3
 800bdce:	9200      	str	r2, [sp, #0]
 800bdd0:	9a06      	ldr	r2, [sp, #24]
 800bdd2:	441a      	add	r2, r3
 800bdd4:	441e      	add	r6, r3
 800bdd6:	9206      	str	r2, [sp, #24]
 800bdd8:	e78a      	b.n	800bcf0 <_dtoa_r+0x828>
 800bdda:	4603      	mov	r3, r0
 800bddc:	e7f4      	b.n	800bdc8 <_dtoa_r+0x900>
 800bdde:	9b03      	ldr	r3, [sp, #12]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	46b8      	mov	r8, r7
 800bde4:	dc20      	bgt.n	800be28 <_dtoa_r+0x960>
 800bde6:	469b      	mov	fp, r3
 800bde8:	9b07      	ldr	r3, [sp, #28]
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	dd1e      	ble.n	800be2c <_dtoa_r+0x964>
 800bdee:	f1bb 0f00 	cmp.w	fp, #0
 800bdf2:	f47f adb1 	bne.w	800b958 <_dtoa_r+0x490>
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	465b      	mov	r3, fp
 800bdfa:	2205      	movs	r2, #5
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	f000 f9df 	bl	800c1c0 <__multadd>
 800be02:	4601      	mov	r1, r0
 800be04:	4604      	mov	r4, r0
 800be06:	9802      	ldr	r0, [sp, #8]
 800be08:	f000 fc34 	bl	800c674 <__mcmp>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	f77f ada3 	ble.w	800b958 <_dtoa_r+0x490>
 800be12:	4656      	mov	r6, sl
 800be14:	2331      	movs	r3, #49	@ 0x31
 800be16:	f806 3b01 	strb.w	r3, [r6], #1
 800be1a:	f108 0801 	add.w	r8, r8, #1
 800be1e:	e59f      	b.n	800b960 <_dtoa_r+0x498>
 800be20:	9c03      	ldr	r4, [sp, #12]
 800be22:	46b8      	mov	r8, r7
 800be24:	4625      	mov	r5, r4
 800be26:	e7f4      	b.n	800be12 <_dtoa_r+0x94a>
 800be28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800be2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be2e:	2b00      	cmp	r3, #0
 800be30:	f000 8101 	beq.w	800c036 <_dtoa_r+0xb6e>
 800be34:	2e00      	cmp	r6, #0
 800be36:	dd05      	ble.n	800be44 <_dtoa_r+0x97c>
 800be38:	4629      	mov	r1, r5
 800be3a:	4632      	mov	r2, r6
 800be3c:	4648      	mov	r0, r9
 800be3e:	f000 fbad 	bl	800c59c <__lshift>
 800be42:	4605      	mov	r5, r0
 800be44:	9b08      	ldr	r3, [sp, #32]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d05c      	beq.n	800bf04 <_dtoa_r+0xa3c>
 800be4a:	6869      	ldr	r1, [r5, #4]
 800be4c:	4648      	mov	r0, r9
 800be4e:	f000 f955 	bl	800c0fc <_Balloc>
 800be52:	4606      	mov	r6, r0
 800be54:	b928      	cbnz	r0, 800be62 <_dtoa_r+0x99a>
 800be56:	4b82      	ldr	r3, [pc, #520]	@ (800c060 <_dtoa_r+0xb98>)
 800be58:	4602      	mov	r2, r0
 800be5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be5e:	f7ff bb4a 	b.w	800b4f6 <_dtoa_r+0x2e>
 800be62:	692a      	ldr	r2, [r5, #16]
 800be64:	3202      	adds	r2, #2
 800be66:	0092      	lsls	r2, r2, #2
 800be68:	f105 010c 	add.w	r1, r5, #12
 800be6c:	300c      	adds	r0, #12
 800be6e:	f7ff fa8c 	bl	800b38a <memcpy>
 800be72:	2201      	movs	r2, #1
 800be74:	4631      	mov	r1, r6
 800be76:	4648      	mov	r0, r9
 800be78:	f000 fb90 	bl	800c59c <__lshift>
 800be7c:	f10a 0301 	add.w	r3, sl, #1
 800be80:	9300      	str	r3, [sp, #0]
 800be82:	eb0a 030b 	add.w	r3, sl, fp
 800be86:	9308      	str	r3, [sp, #32]
 800be88:	9b04      	ldr	r3, [sp, #16]
 800be8a:	f003 0301 	and.w	r3, r3, #1
 800be8e:	462f      	mov	r7, r5
 800be90:	9306      	str	r3, [sp, #24]
 800be92:	4605      	mov	r5, r0
 800be94:	9b00      	ldr	r3, [sp, #0]
 800be96:	9802      	ldr	r0, [sp, #8]
 800be98:	4621      	mov	r1, r4
 800be9a:	f103 3bff 	add.w	fp, r3, #4294967295
 800be9e:	f7ff fa89 	bl	800b3b4 <quorem>
 800bea2:	4603      	mov	r3, r0
 800bea4:	3330      	adds	r3, #48	@ 0x30
 800bea6:	9003      	str	r0, [sp, #12]
 800bea8:	4639      	mov	r1, r7
 800beaa:	9802      	ldr	r0, [sp, #8]
 800beac:	9309      	str	r3, [sp, #36]	@ 0x24
 800beae:	f000 fbe1 	bl	800c674 <__mcmp>
 800beb2:	462a      	mov	r2, r5
 800beb4:	9004      	str	r0, [sp, #16]
 800beb6:	4621      	mov	r1, r4
 800beb8:	4648      	mov	r0, r9
 800beba:	f000 fbf7 	bl	800c6ac <__mdiff>
 800bebe:	68c2      	ldr	r2, [r0, #12]
 800bec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec2:	4606      	mov	r6, r0
 800bec4:	bb02      	cbnz	r2, 800bf08 <_dtoa_r+0xa40>
 800bec6:	4601      	mov	r1, r0
 800bec8:	9802      	ldr	r0, [sp, #8]
 800beca:	f000 fbd3 	bl	800c674 <__mcmp>
 800bece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed0:	4602      	mov	r2, r0
 800bed2:	4631      	mov	r1, r6
 800bed4:	4648      	mov	r0, r9
 800bed6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bed8:	9309      	str	r3, [sp, #36]	@ 0x24
 800beda:	f000 f94f 	bl	800c17c <_Bfree>
 800bede:	9b07      	ldr	r3, [sp, #28]
 800bee0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bee2:	9e00      	ldr	r6, [sp, #0]
 800bee4:	ea42 0103 	orr.w	r1, r2, r3
 800bee8:	9b06      	ldr	r3, [sp, #24]
 800beea:	4319      	orrs	r1, r3
 800beec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beee:	d10d      	bne.n	800bf0c <_dtoa_r+0xa44>
 800bef0:	2b39      	cmp	r3, #57	@ 0x39
 800bef2:	d027      	beq.n	800bf44 <_dtoa_r+0xa7c>
 800bef4:	9a04      	ldr	r2, [sp, #16]
 800bef6:	2a00      	cmp	r2, #0
 800bef8:	dd01      	ble.n	800befe <_dtoa_r+0xa36>
 800befa:	9b03      	ldr	r3, [sp, #12]
 800befc:	3331      	adds	r3, #49	@ 0x31
 800befe:	f88b 3000 	strb.w	r3, [fp]
 800bf02:	e52e      	b.n	800b962 <_dtoa_r+0x49a>
 800bf04:	4628      	mov	r0, r5
 800bf06:	e7b9      	b.n	800be7c <_dtoa_r+0x9b4>
 800bf08:	2201      	movs	r2, #1
 800bf0a:	e7e2      	b.n	800bed2 <_dtoa_r+0xa0a>
 800bf0c:	9904      	ldr	r1, [sp, #16]
 800bf0e:	2900      	cmp	r1, #0
 800bf10:	db04      	blt.n	800bf1c <_dtoa_r+0xa54>
 800bf12:	9807      	ldr	r0, [sp, #28]
 800bf14:	4301      	orrs	r1, r0
 800bf16:	9806      	ldr	r0, [sp, #24]
 800bf18:	4301      	orrs	r1, r0
 800bf1a:	d120      	bne.n	800bf5e <_dtoa_r+0xa96>
 800bf1c:	2a00      	cmp	r2, #0
 800bf1e:	ddee      	ble.n	800befe <_dtoa_r+0xa36>
 800bf20:	9902      	ldr	r1, [sp, #8]
 800bf22:	9300      	str	r3, [sp, #0]
 800bf24:	2201      	movs	r2, #1
 800bf26:	4648      	mov	r0, r9
 800bf28:	f000 fb38 	bl	800c59c <__lshift>
 800bf2c:	4621      	mov	r1, r4
 800bf2e:	9002      	str	r0, [sp, #8]
 800bf30:	f000 fba0 	bl	800c674 <__mcmp>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	9b00      	ldr	r3, [sp, #0]
 800bf38:	dc02      	bgt.n	800bf40 <_dtoa_r+0xa78>
 800bf3a:	d1e0      	bne.n	800befe <_dtoa_r+0xa36>
 800bf3c:	07da      	lsls	r2, r3, #31
 800bf3e:	d5de      	bpl.n	800befe <_dtoa_r+0xa36>
 800bf40:	2b39      	cmp	r3, #57	@ 0x39
 800bf42:	d1da      	bne.n	800befa <_dtoa_r+0xa32>
 800bf44:	2339      	movs	r3, #57	@ 0x39
 800bf46:	f88b 3000 	strb.w	r3, [fp]
 800bf4a:	4633      	mov	r3, r6
 800bf4c:	461e      	mov	r6, r3
 800bf4e:	3b01      	subs	r3, #1
 800bf50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf54:	2a39      	cmp	r2, #57	@ 0x39
 800bf56:	d04e      	beq.n	800bff6 <_dtoa_r+0xb2e>
 800bf58:	3201      	adds	r2, #1
 800bf5a:	701a      	strb	r2, [r3, #0]
 800bf5c:	e501      	b.n	800b962 <_dtoa_r+0x49a>
 800bf5e:	2a00      	cmp	r2, #0
 800bf60:	dd03      	ble.n	800bf6a <_dtoa_r+0xaa2>
 800bf62:	2b39      	cmp	r3, #57	@ 0x39
 800bf64:	d0ee      	beq.n	800bf44 <_dtoa_r+0xa7c>
 800bf66:	3301      	adds	r3, #1
 800bf68:	e7c9      	b.n	800befe <_dtoa_r+0xa36>
 800bf6a:	9a00      	ldr	r2, [sp, #0]
 800bf6c:	9908      	ldr	r1, [sp, #32]
 800bf6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf72:	428a      	cmp	r2, r1
 800bf74:	d028      	beq.n	800bfc8 <_dtoa_r+0xb00>
 800bf76:	9902      	ldr	r1, [sp, #8]
 800bf78:	2300      	movs	r3, #0
 800bf7a:	220a      	movs	r2, #10
 800bf7c:	4648      	mov	r0, r9
 800bf7e:	f000 f91f 	bl	800c1c0 <__multadd>
 800bf82:	42af      	cmp	r7, r5
 800bf84:	9002      	str	r0, [sp, #8]
 800bf86:	f04f 0300 	mov.w	r3, #0
 800bf8a:	f04f 020a 	mov.w	r2, #10
 800bf8e:	4639      	mov	r1, r7
 800bf90:	4648      	mov	r0, r9
 800bf92:	d107      	bne.n	800bfa4 <_dtoa_r+0xadc>
 800bf94:	f000 f914 	bl	800c1c0 <__multadd>
 800bf98:	4607      	mov	r7, r0
 800bf9a:	4605      	mov	r5, r0
 800bf9c:	9b00      	ldr	r3, [sp, #0]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	e777      	b.n	800be94 <_dtoa_r+0x9cc>
 800bfa4:	f000 f90c 	bl	800c1c0 <__multadd>
 800bfa8:	4629      	mov	r1, r5
 800bfaa:	4607      	mov	r7, r0
 800bfac:	2300      	movs	r3, #0
 800bfae:	220a      	movs	r2, #10
 800bfb0:	4648      	mov	r0, r9
 800bfb2:	f000 f905 	bl	800c1c0 <__multadd>
 800bfb6:	4605      	mov	r5, r0
 800bfb8:	e7f0      	b.n	800bf9c <_dtoa_r+0xad4>
 800bfba:	f1bb 0f00 	cmp.w	fp, #0
 800bfbe:	bfcc      	ite	gt
 800bfc0:	465e      	movgt	r6, fp
 800bfc2:	2601      	movle	r6, #1
 800bfc4:	4456      	add	r6, sl
 800bfc6:	2700      	movs	r7, #0
 800bfc8:	9902      	ldr	r1, [sp, #8]
 800bfca:	9300      	str	r3, [sp, #0]
 800bfcc:	2201      	movs	r2, #1
 800bfce:	4648      	mov	r0, r9
 800bfd0:	f000 fae4 	bl	800c59c <__lshift>
 800bfd4:	4621      	mov	r1, r4
 800bfd6:	9002      	str	r0, [sp, #8]
 800bfd8:	f000 fb4c 	bl	800c674 <__mcmp>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	dcb4      	bgt.n	800bf4a <_dtoa_r+0xa82>
 800bfe0:	d102      	bne.n	800bfe8 <_dtoa_r+0xb20>
 800bfe2:	9b00      	ldr	r3, [sp, #0]
 800bfe4:	07db      	lsls	r3, r3, #31
 800bfe6:	d4b0      	bmi.n	800bf4a <_dtoa_r+0xa82>
 800bfe8:	4633      	mov	r3, r6
 800bfea:	461e      	mov	r6, r3
 800bfec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bff0:	2a30      	cmp	r2, #48	@ 0x30
 800bff2:	d0fa      	beq.n	800bfea <_dtoa_r+0xb22>
 800bff4:	e4b5      	b.n	800b962 <_dtoa_r+0x49a>
 800bff6:	459a      	cmp	sl, r3
 800bff8:	d1a8      	bne.n	800bf4c <_dtoa_r+0xa84>
 800bffa:	2331      	movs	r3, #49	@ 0x31
 800bffc:	f108 0801 	add.w	r8, r8, #1
 800c000:	f88a 3000 	strb.w	r3, [sl]
 800c004:	e4ad      	b.n	800b962 <_dtoa_r+0x49a>
 800c006:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c008:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c064 <_dtoa_r+0xb9c>
 800c00c:	b11b      	cbz	r3, 800c016 <_dtoa_r+0xb4e>
 800c00e:	f10a 0308 	add.w	r3, sl, #8
 800c012:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c014:	6013      	str	r3, [r2, #0]
 800c016:	4650      	mov	r0, sl
 800c018:	b017      	add	sp, #92	@ 0x5c
 800c01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c01e:	9b07      	ldr	r3, [sp, #28]
 800c020:	2b01      	cmp	r3, #1
 800c022:	f77f ae2e 	ble.w	800bc82 <_dtoa_r+0x7ba>
 800c026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c028:	9308      	str	r3, [sp, #32]
 800c02a:	2001      	movs	r0, #1
 800c02c:	e64d      	b.n	800bcca <_dtoa_r+0x802>
 800c02e:	f1bb 0f00 	cmp.w	fp, #0
 800c032:	f77f aed9 	ble.w	800bde8 <_dtoa_r+0x920>
 800c036:	4656      	mov	r6, sl
 800c038:	9802      	ldr	r0, [sp, #8]
 800c03a:	4621      	mov	r1, r4
 800c03c:	f7ff f9ba 	bl	800b3b4 <quorem>
 800c040:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c044:	f806 3b01 	strb.w	r3, [r6], #1
 800c048:	eba6 020a 	sub.w	r2, r6, sl
 800c04c:	4593      	cmp	fp, r2
 800c04e:	ddb4      	ble.n	800bfba <_dtoa_r+0xaf2>
 800c050:	9902      	ldr	r1, [sp, #8]
 800c052:	2300      	movs	r3, #0
 800c054:	220a      	movs	r2, #10
 800c056:	4648      	mov	r0, r9
 800c058:	f000 f8b2 	bl	800c1c0 <__multadd>
 800c05c:	9002      	str	r0, [sp, #8]
 800c05e:	e7eb      	b.n	800c038 <_dtoa_r+0xb70>
 800c060:	0800efc1 	.word	0x0800efc1
 800c064:	0800ef45 	.word	0x0800ef45

0800c068 <_free_r>:
 800c068:	b538      	push	{r3, r4, r5, lr}
 800c06a:	4605      	mov	r5, r0
 800c06c:	2900      	cmp	r1, #0
 800c06e:	d041      	beq.n	800c0f4 <_free_r+0x8c>
 800c070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c074:	1f0c      	subs	r4, r1, #4
 800c076:	2b00      	cmp	r3, #0
 800c078:	bfb8      	it	lt
 800c07a:	18e4      	addlt	r4, r4, r3
 800c07c:	f7fe f8de 	bl	800a23c <__malloc_lock>
 800c080:	4a1d      	ldr	r2, [pc, #116]	@ (800c0f8 <_free_r+0x90>)
 800c082:	6813      	ldr	r3, [r2, #0]
 800c084:	b933      	cbnz	r3, 800c094 <_free_r+0x2c>
 800c086:	6063      	str	r3, [r4, #4]
 800c088:	6014      	str	r4, [r2, #0]
 800c08a:	4628      	mov	r0, r5
 800c08c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c090:	f7fe b8da 	b.w	800a248 <__malloc_unlock>
 800c094:	42a3      	cmp	r3, r4
 800c096:	d908      	bls.n	800c0aa <_free_r+0x42>
 800c098:	6820      	ldr	r0, [r4, #0]
 800c09a:	1821      	adds	r1, r4, r0
 800c09c:	428b      	cmp	r3, r1
 800c09e:	bf01      	itttt	eq
 800c0a0:	6819      	ldreq	r1, [r3, #0]
 800c0a2:	685b      	ldreq	r3, [r3, #4]
 800c0a4:	1809      	addeq	r1, r1, r0
 800c0a6:	6021      	streq	r1, [r4, #0]
 800c0a8:	e7ed      	b.n	800c086 <_free_r+0x1e>
 800c0aa:	461a      	mov	r2, r3
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	b10b      	cbz	r3, 800c0b4 <_free_r+0x4c>
 800c0b0:	42a3      	cmp	r3, r4
 800c0b2:	d9fa      	bls.n	800c0aa <_free_r+0x42>
 800c0b4:	6811      	ldr	r1, [r2, #0]
 800c0b6:	1850      	adds	r0, r2, r1
 800c0b8:	42a0      	cmp	r0, r4
 800c0ba:	d10b      	bne.n	800c0d4 <_free_r+0x6c>
 800c0bc:	6820      	ldr	r0, [r4, #0]
 800c0be:	4401      	add	r1, r0
 800c0c0:	1850      	adds	r0, r2, r1
 800c0c2:	4283      	cmp	r3, r0
 800c0c4:	6011      	str	r1, [r2, #0]
 800c0c6:	d1e0      	bne.n	800c08a <_free_r+0x22>
 800c0c8:	6818      	ldr	r0, [r3, #0]
 800c0ca:	685b      	ldr	r3, [r3, #4]
 800c0cc:	6053      	str	r3, [r2, #4]
 800c0ce:	4408      	add	r0, r1
 800c0d0:	6010      	str	r0, [r2, #0]
 800c0d2:	e7da      	b.n	800c08a <_free_r+0x22>
 800c0d4:	d902      	bls.n	800c0dc <_free_r+0x74>
 800c0d6:	230c      	movs	r3, #12
 800c0d8:	602b      	str	r3, [r5, #0]
 800c0da:	e7d6      	b.n	800c08a <_free_r+0x22>
 800c0dc:	6820      	ldr	r0, [r4, #0]
 800c0de:	1821      	adds	r1, r4, r0
 800c0e0:	428b      	cmp	r3, r1
 800c0e2:	bf04      	itt	eq
 800c0e4:	6819      	ldreq	r1, [r3, #0]
 800c0e6:	685b      	ldreq	r3, [r3, #4]
 800c0e8:	6063      	str	r3, [r4, #4]
 800c0ea:	bf04      	itt	eq
 800c0ec:	1809      	addeq	r1, r1, r0
 800c0ee:	6021      	streq	r1, [r4, #0]
 800c0f0:	6054      	str	r4, [r2, #4]
 800c0f2:	e7ca      	b.n	800c08a <_free_r+0x22>
 800c0f4:	bd38      	pop	{r3, r4, r5, pc}
 800c0f6:	bf00      	nop
 800c0f8:	2000def4 	.word	0x2000def4

0800c0fc <_Balloc>:
 800c0fc:	b570      	push	{r4, r5, r6, lr}
 800c0fe:	69c6      	ldr	r6, [r0, #28]
 800c100:	4604      	mov	r4, r0
 800c102:	460d      	mov	r5, r1
 800c104:	b976      	cbnz	r6, 800c124 <_Balloc+0x28>
 800c106:	2010      	movs	r0, #16
 800c108:	f7fd ffee 	bl	800a0e8 <malloc>
 800c10c:	4602      	mov	r2, r0
 800c10e:	61e0      	str	r0, [r4, #28]
 800c110:	b920      	cbnz	r0, 800c11c <_Balloc+0x20>
 800c112:	4b18      	ldr	r3, [pc, #96]	@ (800c174 <_Balloc+0x78>)
 800c114:	4818      	ldr	r0, [pc, #96]	@ (800c178 <_Balloc+0x7c>)
 800c116:	216b      	movs	r1, #107	@ 0x6b
 800c118:	f001 fd46 	bl	800dba8 <__assert_func>
 800c11c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c120:	6006      	str	r6, [r0, #0]
 800c122:	60c6      	str	r6, [r0, #12]
 800c124:	69e6      	ldr	r6, [r4, #28]
 800c126:	68f3      	ldr	r3, [r6, #12]
 800c128:	b183      	cbz	r3, 800c14c <_Balloc+0x50>
 800c12a:	69e3      	ldr	r3, [r4, #28]
 800c12c:	68db      	ldr	r3, [r3, #12]
 800c12e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c132:	b9b8      	cbnz	r0, 800c164 <_Balloc+0x68>
 800c134:	2101      	movs	r1, #1
 800c136:	fa01 f605 	lsl.w	r6, r1, r5
 800c13a:	1d72      	adds	r2, r6, #5
 800c13c:	0092      	lsls	r2, r2, #2
 800c13e:	4620      	mov	r0, r4
 800c140:	f001 fd50 	bl	800dbe4 <_calloc_r>
 800c144:	b160      	cbz	r0, 800c160 <_Balloc+0x64>
 800c146:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c14a:	e00e      	b.n	800c16a <_Balloc+0x6e>
 800c14c:	2221      	movs	r2, #33	@ 0x21
 800c14e:	2104      	movs	r1, #4
 800c150:	4620      	mov	r0, r4
 800c152:	f001 fd47 	bl	800dbe4 <_calloc_r>
 800c156:	69e3      	ldr	r3, [r4, #28]
 800c158:	60f0      	str	r0, [r6, #12]
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d1e4      	bne.n	800c12a <_Balloc+0x2e>
 800c160:	2000      	movs	r0, #0
 800c162:	bd70      	pop	{r4, r5, r6, pc}
 800c164:	6802      	ldr	r2, [r0, #0]
 800c166:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c16a:	2300      	movs	r3, #0
 800c16c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c170:	e7f7      	b.n	800c162 <_Balloc+0x66>
 800c172:	bf00      	nop
 800c174:	0800ef52 	.word	0x0800ef52
 800c178:	0800efd2 	.word	0x0800efd2

0800c17c <_Bfree>:
 800c17c:	b570      	push	{r4, r5, r6, lr}
 800c17e:	69c6      	ldr	r6, [r0, #28]
 800c180:	4605      	mov	r5, r0
 800c182:	460c      	mov	r4, r1
 800c184:	b976      	cbnz	r6, 800c1a4 <_Bfree+0x28>
 800c186:	2010      	movs	r0, #16
 800c188:	f7fd ffae 	bl	800a0e8 <malloc>
 800c18c:	4602      	mov	r2, r0
 800c18e:	61e8      	str	r0, [r5, #28]
 800c190:	b920      	cbnz	r0, 800c19c <_Bfree+0x20>
 800c192:	4b09      	ldr	r3, [pc, #36]	@ (800c1b8 <_Bfree+0x3c>)
 800c194:	4809      	ldr	r0, [pc, #36]	@ (800c1bc <_Bfree+0x40>)
 800c196:	218f      	movs	r1, #143	@ 0x8f
 800c198:	f001 fd06 	bl	800dba8 <__assert_func>
 800c19c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1a0:	6006      	str	r6, [r0, #0]
 800c1a2:	60c6      	str	r6, [r0, #12]
 800c1a4:	b13c      	cbz	r4, 800c1b6 <_Bfree+0x3a>
 800c1a6:	69eb      	ldr	r3, [r5, #28]
 800c1a8:	6862      	ldr	r2, [r4, #4]
 800c1aa:	68db      	ldr	r3, [r3, #12]
 800c1ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1b0:	6021      	str	r1, [r4, #0]
 800c1b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1b6:	bd70      	pop	{r4, r5, r6, pc}
 800c1b8:	0800ef52 	.word	0x0800ef52
 800c1bc:	0800efd2 	.word	0x0800efd2

0800c1c0 <__multadd>:
 800c1c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1c4:	690d      	ldr	r5, [r1, #16]
 800c1c6:	4607      	mov	r7, r0
 800c1c8:	460c      	mov	r4, r1
 800c1ca:	461e      	mov	r6, r3
 800c1cc:	f101 0c14 	add.w	ip, r1, #20
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	f8dc 3000 	ldr.w	r3, [ip]
 800c1d6:	b299      	uxth	r1, r3
 800c1d8:	fb02 6101 	mla	r1, r2, r1, r6
 800c1dc:	0c1e      	lsrs	r6, r3, #16
 800c1de:	0c0b      	lsrs	r3, r1, #16
 800c1e0:	fb02 3306 	mla	r3, r2, r6, r3
 800c1e4:	b289      	uxth	r1, r1
 800c1e6:	3001      	adds	r0, #1
 800c1e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c1ec:	4285      	cmp	r5, r0
 800c1ee:	f84c 1b04 	str.w	r1, [ip], #4
 800c1f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c1f6:	dcec      	bgt.n	800c1d2 <__multadd+0x12>
 800c1f8:	b30e      	cbz	r6, 800c23e <__multadd+0x7e>
 800c1fa:	68a3      	ldr	r3, [r4, #8]
 800c1fc:	42ab      	cmp	r3, r5
 800c1fe:	dc19      	bgt.n	800c234 <__multadd+0x74>
 800c200:	6861      	ldr	r1, [r4, #4]
 800c202:	4638      	mov	r0, r7
 800c204:	3101      	adds	r1, #1
 800c206:	f7ff ff79 	bl	800c0fc <_Balloc>
 800c20a:	4680      	mov	r8, r0
 800c20c:	b928      	cbnz	r0, 800c21a <__multadd+0x5a>
 800c20e:	4602      	mov	r2, r0
 800c210:	4b0c      	ldr	r3, [pc, #48]	@ (800c244 <__multadd+0x84>)
 800c212:	480d      	ldr	r0, [pc, #52]	@ (800c248 <__multadd+0x88>)
 800c214:	21ba      	movs	r1, #186	@ 0xba
 800c216:	f001 fcc7 	bl	800dba8 <__assert_func>
 800c21a:	6922      	ldr	r2, [r4, #16]
 800c21c:	3202      	adds	r2, #2
 800c21e:	f104 010c 	add.w	r1, r4, #12
 800c222:	0092      	lsls	r2, r2, #2
 800c224:	300c      	adds	r0, #12
 800c226:	f7ff f8b0 	bl	800b38a <memcpy>
 800c22a:	4621      	mov	r1, r4
 800c22c:	4638      	mov	r0, r7
 800c22e:	f7ff ffa5 	bl	800c17c <_Bfree>
 800c232:	4644      	mov	r4, r8
 800c234:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c238:	3501      	adds	r5, #1
 800c23a:	615e      	str	r6, [r3, #20]
 800c23c:	6125      	str	r5, [r4, #16]
 800c23e:	4620      	mov	r0, r4
 800c240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c244:	0800efc1 	.word	0x0800efc1
 800c248:	0800efd2 	.word	0x0800efd2

0800c24c <__s2b>:
 800c24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c250:	460c      	mov	r4, r1
 800c252:	4615      	mov	r5, r2
 800c254:	461f      	mov	r7, r3
 800c256:	2209      	movs	r2, #9
 800c258:	3308      	adds	r3, #8
 800c25a:	4606      	mov	r6, r0
 800c25c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c260:	2100      	movs	r1, #0
 800c262:	2201      	movs	r2, #1
 800c264:	429a      	cmp	r2, r3
 800c266:	db09      	blt.n	800c27c <__s2b+0x30>
 800c268:	4630      	mov	r0, r6
 800c26a:	f7ff ff47 	bl	800c0fc <_Balloc>
 800c26e:	b940      	cbnz	r0, 800c282 <__s2b+0x36>
 800c270:	4602      	mov	r2, r0
 800c272:	4b19      	ldr	r3, [pc, #100]	@ (800c2d8 <__s2b+0x8c>)
 800c274:	4819      	ldr	r0, [pc, #100]	@ (800c2dc <__s2b+0x90>)
 800c276:	21d3      	movs	r1, #211	@ 0xd3
 800c278:	f001 fc96 	bl	800dba8 <__assert_func>
 800c27c:	0052      	lsls	r2, r2, #1
 800c27e:	3101      	adds	r1, #1
 800c280:	e7f0      	b.n	800c264 <__s2b+0x18>
 800c282:	9b08      	ldr	r3, [sp, #32]
 800c284:	6143      	str	r3, [r0, #20]
 800c286:	2d09      	cmp	r5, #9
 800c288:	f04f 0301 	mov.w	r3, #1
 800c28c:	6103      	str	r3, [r0, #16]
 800c28e:	dd16      	ble.n	800c2be <__s2b+0x72>
 800c290:	f104 0909 	add.w	r9, r4, #9
 800c294:	46c8      	mov	r8, r9
 800c296:	442c      	add	r4, r5
 800c298:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c29c:	4601      	mov	r1, r0
 800c29e:	3b30      	subs	r3, #48	@ 0x30
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	f7ff ff8c 	bl	800c1c0 <__multadd>
 800c2a8:	45a0      	cmp	r8, r4
 800c2aa:	d1f5      	bne.n	800c298 <__s2b+0x4c>
 800c2ac:	f1a5 0408 	sub.w	r4, r5, #8
 800c2b0:	444c      	add	r4, r9
 800c2b2:	1b2d      	subs	r5, r5, r4
 800c2b4:	1963      	adds	r3, r4, r5
 800c2b6:	42bb      	cmp	r3, r7
 800c2b8:	db04      	blt.n	800c2c4 <__s2b+0x78>
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	340a      	adds	r4, #10
 800c2c0:	2509      	movs	r5, #9
 800c2c2:	e7f6      	b.n	800c2b2 <__s2b+0x66>
 800c2c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2c8:	4601      	mov	r1, r0
 800c2ca:	3b30      	subs	r3, #48	@ 0x30
 800c2cc:	220a      	movs	r2, #10
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	f7ff ff76 	bl	800c1c0 <__multadd>
 800c2d4:	e7ee      	b.n	800c2b4 <__s2b+0x68>
 800c2d6:	bf00      	nop
 800c2d8:	0800efc1 	.word	0x0800efc1
 800c2dc:	0800efd2 	.word	0x0800efd2

0800c2e0 <__hi0bits>:
 800c2e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	bf36      	itet	cc
 800c2e8:	0403      	lslcc	r3, r0, #16
 800c2ea:	2000      	movcs	r0, #0
 800c2ec:	2010      	movcc	r0, #16
 800c2ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c2f2:	bf3c      	itt	cc
 800c2f4:	021b      	lslcc	r3, r3, #8
 800c2f6:	3008      	addcc	r0, #8
 800c2f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2fc:	bf3c      	itt	cc
 800c2fe:	011b      	lslcc	r3, r3, #4
 800c300:	3004      	addcc	r0, #4
 800c302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c306:	bf3c      	itt	cc
 800c308:	009b      	lslcc	r3, r3, #2
 800c30a:	3002      	addcc	r0, #2
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	db05      	blt.n	800c31c <__hi0bits+0x3c>
 800c310:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c314:	f100 0001 	add.w	r0, r0, #1
 800c318:	bf08      	it	eq
 800c31a:	2020      	moveq	r0, #32
 800c31c:	4770      	bx	lr

0800c31e <__lo0bits>:
 800c31e:	6803      	ldr	r3, [r0, #0]
 800c320:	4602      	mov	r2, r0
 800c322:	f013 0007 	ands.w	r0, r3, #7
 800c326:	d00b      	beq.n	800c340 <__lo0bits+0x22>
 800c328:	07d9      	lsls	r1, r3, #31
 800c32a:	d421      	bmi.n	800c370 <__lo0bits+0x52>
 800c32c:	0798      	lsls	r0, r3, #30
 800c32e:	bf49      	itett	mi
 800c330:	085b      	lsrmi	r3, r3, #1
 800c332:	089b      	lsrpl	r3, r3, #2
 800c334:	2001      	movmi	r0, #1
 800c336:	6013      	strmi	r3, [r2, #0]
 800c338:	bf5c      	itt	pl
 800c33a:	6013      	strpl	r3, [r2, #0]
 800c33c:	2002      	movpl	r0, #2
 800c33e:	4770      	bx	lr
 800c340:	b299      	uxth	r1, r3
 800c342:	b909      	cbnz	r1, 800c348 <__lo0bits+0x2a>
 800c344:	0c1b      	lsrs	r3, r3, #16
 800c346:	2010      	movs	r0, #16
 800c348:	b2d9      	uxtb	r1, r3
 800c34a:	b909      	cbnz	r1, 800c350 <__lo0bits+0x32>
 800c34c:	3008      	adds	r0, #8
 800c34e:	0a1b      	lsrs	r3, r3, #8
 800c350:	0719      	lsls	r1, r3, #28
 800c352:	bf04      	itt	eq
 800c354:	091b      	lsreq	r3, r3, #4
 800c356:	3004      	addeq	r0, #4
 800c358:	0799      	lsls	r1, r3, #30
 800c35a:	bf04      	itt	eq
 800c35c:	089b      	lsreq	r3, r3, #2
 800c35e:	3002      	addeq	r0, #2
 800c360:	07d9      	lsls	r1, r3, #31
 800c362:	d403      	bmi.n	800c36c <__lo0bits+0x4e>
 800c364:	085b      	lsrs	r3, r3, #1
 800c366:	f100 0001 	add.w	r0, r0, #1
 800c36a:	d003      	beq.n	800c374 <__lo0bits+0x56>
 800c36c:	6013      	str	r3, [r2, #0]
 800c36e:	4770      	bx	lr
 800c370:	2000      	movs	r0, #0
 800c372:	4770      	bx	lr
 800c374:	2020      	movs	r0, #32
 800c376:	4770      	bx	lr

0800c378 <__i2b>:
 800c378:	b510      	push	{r4, lr}
 800c37a:	460c      	mov	r4, r1
 800c37c:	2101      	movs	r1, #1
 800c37e:	f7ff febd 	bl	800c0fc <_Balloc>
 800c382:	4602      	mov	r2, r0
 800c384:	b928      	cbnz	r0, 800c392 <__i2b+0x1a>
 800c386:	4b05      	ldr	r3, [pc, #20]	@ (800c39c <__i2b+0x24>)
 800c388:	4805      	ldr	r0, [pc, #20]	@ (800c3a0 <__i2b+0x28>)
 800c38a:	f240 1145 	movw	r1, #325	@ 0x145
 800c38e:	f001 fc0b 	bl	800dba8 <__assert_func>
 800c392:	2301      	movs	r3, #1
 800c394:	6144      	str	r4, [r0, #20]
 800c396:	6103      	str	r3, [r0, #16]
 800c398:	bd10      	pop	{r4, pc}
 800c39a:	bf00      	nop
 800c39c:	0800efc1 	.word	0x0800efc1
 800c3a0:	0800efd2 	.word	0x0800efd2

0800c3a4 <__multiply>:
 800c3a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a8:	4617      	mov	r7, r2
 800c3aa:	690a      	ldr	r2, [r1, #16]
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	429a      	cmp	r2, r3
 800c3b0:	bfa8      	it	ge
 800c3b2:	463b      	movge	r3, r7
 800c3b4:	4689      	mov	r9, r1
 800c3b6:	bfa4      	itt	ge
 800c3b8:	460f      	movge	r7, r1
 800c3ba:	4699      	movge	r9, r3
 800c3bc:	693d      	ldr	r5, [r7, #16]
 800c3be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	6879      	ldr	r1, [r7, #4]
 800c3c6:	eb05 060a 	add.w	r6, r5, sl
 800c3ca:	42b3      	cmp	r3, r6
 800c3cc:	b085      	sub	sp, #20
 800c3ce:	bfb8      	it	lt
 800c3d0:	3101      	addlt	r1, #1
 800c3d2:	f7ff fe93 	bl	800c0fc <_Balloc>
 800c3d6:	b930      	cbnz	r0, 800c3e6 <__multiply+0x42>
 800c3d8:	4602      	mov	r2, r0
 800c3da:	4b41      	ldr	r3, [pc, #260]	@ (800c4e0 <__multiply+0x13c>)
 800c3dc:	4841      	ldr	r0, [pc, #260]	@ (800c4e4 <__multiply+0x140>)
 800c3de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c3e2:	f001 fbe1 	bl	800dba8 <__assert_func>
 800c3e6:	f100 0414 	add.w	r4, r0, #20
 800c3ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c3ee:	4623      	mov	r3, r4
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	4573      	cmp	r3, lr
 800c3f4:	d320      	bcc.n	800c438 <__multiply+0x94>
 800c3f6:	f107 0814 	add.w	r8, r7, #20
 800c3fa:	f109 0114 	add.w	r1, r9, #20
 800c3fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c402:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c406:	9302      	str	r3, [sp, #8]
 800c408:	1beb      	subs	r3, r5, r7
 800c40a:	3b15      	subs	r3, #21
 800c40c:	f023 0303 	bic.w	r3, r3, #3
 800c410:	3304      	adds	r3, #4
 800c412:	3715      	adds	r7, #21
 800c414:	42bd      	cmp	r5, r7
 800c416:	bf38      	it	cc
 800c418:	2304      	movcc	r3, #4
 800c41a:	9301      	str	r3, [sp, #4]
 800c41c:	9b02      	ldr	r3, [sp, #8]
 800c41e:	9103      	str	r1, [sp, #12]
 800c420:	428b      	cmp	r3, r1
 800c422:	d80c      	bhi.n	800c43e <__multiply+0x9a>
 800c424:	2e00      	cmp	r6, #0
 800c426:	dd03      	ble.n	800c430 <__multiply+0x8c>
 800c428:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d055      	beq.n	800c4dc <__multiply+0x138>
 800c430:	6106      	str	r6, [r0, #16]
 800c432:	b005      	add	sp, #20
 800c434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c438:	f843 2b04 	str.w	r2, [r3], #4
 800c43c:	e7d9      	b.n	800c3f2 <__multiply+0x4e>
 800c43e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c442:	f1ba 0f00 	cmp.w	sl, #0
 800c446:	d01f      	beq.n	800c488 <__multiply+0xe4>
 800c448:	46c4      	mov	ip, r8
 800c44a:	46a1      	mov	r9, r4
 800c44c:	2700      	movs	r7, #0
 800c44e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c452:	f8d9 3000 	ldr.w	r3, [r9]
 800c456:	fa1f fb82 	uxth.w	fp, r2
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c460:	443b      	add	r3, r7
 800c462:	f8d9 7000 	ldr.w	r7, [r9]
 800c466:	0c12      	lsrs	r2, r2, #16
 800c468:	0c3f      	lsrs	r7, r7, #16
 800c46a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c46e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c472:	b29b      	uxth	r3, r3
 800c474:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c478:	4565      	cmp	r5, ip
 800c47a:	f849 3b04 	str.w	r3, [r9], #4
 800c47e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c482:	d8e4      	bhi.n	800c44e <__multiply+0xaa>
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	50e7      	str	r7, [r4, r3]
 800c488:	9b03      	ldr	r3, [sp, #12]
 800c48a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c48e:	3104      	adds	r1, #4
 800c490:	f1b9 0f00 	cmp.w	r9, #0
 800c494:	d020      	beq.n	800c4d8 <__multiply+0x134>
 800c496:	6823      	ldr	r3, [r4, #0]
 800c498:	4647      	mov	r7, r8
 800c49a:	46a4      	mov	ip, r4
 800c49c:	f04f 0a00 	mov.w	sl, #0
 800c4a0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c4a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c4a8:	fb09 220b 	mla	r2, r9, fp, r2
 800c4ac:	4452      	add	r2, sl
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4b4:	f84c 3b04 	str.w	r3, [ip], #4
 800c4b8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c4bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4c0:	f8bc 3000 	ldrh.w	r3, [ip]
 800c4c4:	fb09 330a 	mla	r3, r9, sl, r3
 800c4c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c4cc:	42bd      	cmp	r5, r7
 800c4ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4d2:	d8e5      	bhi.n	800c4a0 <__multiply+0xfc>
 800c4d4:	9a01      	ldr	r2, [sp, #4]
 800c4d6:	50a3      	str	r3, [r4, r2]
 800c4d8:	3404      	adds	r4, #4
 800c4da:	e79f      	b.n	800c41c <__multiply+0x78>
 800c4dc:	3e01      	subs	r6, #1
 800c4de:	e7a1      	b.n	800c424 <__multiply+0x80>
 800c4e0:	0800efc1 	.word	0x0800efc1
 800c4e4:	0800efd2 	.word	0x0800efd2

0800c4e8 <__pow5mult>:
 800c4e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4ec:	4615      	mov	r5, r2
 800c4ee:	f012 0203 	ands.w	r2, r2, #3
 800c4f2:	4607      	mov	r7, r0
 800c4f4:	460e      	mov	r6, r1
 800c4f6:	d007      	beq.n	800c508 <__pow5mult+0x20>
 800c4f8:	4c25      	ldr	r4, [pc, #148]	@ (800c590 <__pow5mult+0xa8>)
 800c4fa:	3a01      	subs	r2, #1
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c502:	f7ff fe5d 	bl	800c1c0 <__multadd>
 800c506:	4606      	mov	r6, r0
 800c508:	10ad      	asrs	r5, r5, #2
 800c50a:	d03d      	beq.n	800c588 <__pow5mult+0xa0>
 800c50c:	69fc      	ldr	r4, [r7, #28]
 800c50e:	b97c      	cbnz	r4, 800c530 <__pow5mult+0x48>
 800c510:	2010      	movs	r0, #16
 800c512:	f7fd fde9 	bl	800a0e8 <malloc>
 800c516:	4602      	mov	r2, r0
 800c518:	61f8      	str	r0, [r7, #28]
 800c51a:	b928      	cbnz	r0, 800c528 <__pow5mult+0x40>
 800c51c:	4b1d      	ldr	r3, [pc, #116]	@ (800c594 <__pow5mult+0xac>)
 800c51e:	481e      	ldr	r0, [pc, #120]	@ (800c598 <__pow5mult+0xb0>)
 800c520:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c524:	f001 fb40 	bl	800dba8 <__assert_func>
 800c528:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c52c:	6004      	str	r4, [r0, #0]
 800c52e:	60c4      	str	r4, [r0, #12]
 800c530:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c534:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c538:	b94c      	cbnz	r4, 800c54e <__pow5mult+0x66>
 800c53a:	f240 2171 	movw	r1, #625	@ 0x271
 800c53e:	4638      	mov	r0, r7
 800c540:	f7ff ff1a 	bl	800c378 <__i2b>
 800c544:	2300      	movs	r3, #0
 800c546:	f8c8 0008 	str.w	r0, [r8, #8]
 800c54a:	4604      	mov	r4, r0
 800c54c:	6003      	str	r3, [r0, #0]
 800c54e:	f04f 0900 	mov.w	r9, #0
 800c552:	07eb      	lsls	r3, r5, #31
 800c554:	d50a      	bpl.n	800c56c <__pow5mult+0x84>
 800c556:	4631      	mov	r1, r6
 800c558:	4622      	mov	r2, r4
 800c55a:	4638      	mov	r0, r7
 800c55c:	f7ff ff22 	bl	800c3a4 <__multiply>
 800c560:	4631      	mov	r1, r6
 800c562:	4680      	mov	r8, r0
 800c564:	4638      	mov	r0, r7
 800c566:	f7ff fe09 	bl	800c17c <_Bfree>
 800c56a:	4646      	mov	r6, r8
 800c56c:	106d      	asrs	r5, r5, #1
 800c56e:	d00b      	beq.n	800c588 <__pow5mult+0xa0>
 800c570:	6820      	ldr	r0, [r4, #0]
 800c572:	b938      	cbnz	r0, 800c584 <__pow5mult+0x9c>
 800c574:	4622      	mov	r2, r4
 800c576:	4621      	mov	r1, r4
 800c578:	4638      	mov	r0, r7
 800c57a:	f7ff ff13 	bl	800c3a4 <__multiply>
 800c57e:	6020      	str	r0, [r4, #0]
 800c580:	f8c0 9000 	str.w	r9, [r0]
 800c584:	4604      	mov	r4, r0
 800c586:	e7e4      	b.n	800c552 <__pow5mult+0x6a>
 800c588:	4630      	mov	r0, r6
 800c58a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c58e:	bf00      	nop
 800c590:	0800f0e4 	.word	0x0800f0e4
 800c594:	0800ef52 	.word	0x0800ef52
 800c598:	0800efd2 	.word	0x0800efd2

0800c59c <__lshift>:
 800c59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5a0:	460c      	mov	r4, r1
 800c5a2:	6849      	ldr	r1, [r1, #4]
 800c5a4:	6923      	ldr	r3, [r4, #16]
 800c5a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5aa:	68a3      	ldr	r3, [r4, #8]
 800c5ac:	4607      	mov	r7, r0
 800c5ae:	4691      	mov	r9, r2
 800c5b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5b4:	f108 0601 	add.w	r6, r8, #1
 800c5b8:	42b3      	cmp	r3, r6
 800c5ba:	db0b      	blt.n	800c5d4 <__lshift+0x38>
 800c5bc:	4638      	mov	r0, r7
 800c5be:	f7ff fd9d 	bl	800c0fc <_Balloc>
 800c5c2:	4605      	mov	r5, r0
 800c5c4:	b948      	cbnz	r0, 800c5da <__lshift+0x3e>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	4b28      	ldr	r3, [pc, #160]	@ (800c66c <__lshift+0xd0>)
 800c5ca:	4829      	ldr	r0, [pc, #164]	@ (800c670 <__lshift+0xd4>)
 800c5cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c5d0:	f001 faea 	bl	800dba8 <__assert_func>
 800c5d4:	3101      	adds	r1, #1
 800c5d6:	005b      	lsls	r3, r3, #1
 800c5d8:	e7ee      	b.n	800c5b8 <__lshift+0x1c>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	f100 0114 	add.w	r1, r0, #20
 800c5e0:	f100 0210 	add.w	r2, r0, #16
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	4553      	cmp	r3, sl
 800c5e8:	db33      	blt.n	800c652 <__lshift+0xb6>
 800c5ea:	6920      	ldr	r0, [r4, #16]
 800c5ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5f0:	f104 0314 	add.w	r3, r4, #20
 800c5f4:	f019 091f 	ands.w	r9, r9, #31
 800c5f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c600:	d02b      	beq.n	800c65a <__lshift+0xbe>
 800c602:	f1c9 0e20 	rsb	lr, r9, #32
 800c606:	468a      	mov	sl, r1
 800c608:	2200      	movs	r2, #0
 800c60a:	6818      	ldr	r0, [r3, #0]
 800c60c:	fa00 f009 	lsl.w	r0, r0, r9
 800c610:	4310      	orrs	r0, r2
 800c612:	f84a 0b04 	str.w	r0, [sl], #4
 800c616:	f853 2b04 	ldr.w	r2, [r3], #4
 800c61a:	459c      	cmp	ip, r3
 800c61c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c620:	d8f3      	bhi.n	800c60a <__lshift+0x6e>
 800c622:	ebac 0304 	sub.w	r3, ip, r4
 800c626:	3b15      	subs	r3, #21
 800c628:	f023 0303 	bic.w	r3, r3, #3
 800c62c:	3304      	adds	r3, #4
 800c62e:	f104 0015 	add.w	r0, r4, #21
 800c632:	4560      	cmp	r0, ip
 800c634:	bf88      	it	hi
 800c636:	2304      	movhi	r3, #4
 800c638:	50ca      	str	r2, [r1, r3]
 800c63a:	b10a      	cbz	r2, 800c640 <__lshift+0xa4>
 800c63c:	f108 0602 	add.w	r6, r8, #2
 800c640:	3e01      	subs	r6, #1
 800c642:	4638      	mov	r0, r7
 800c644:	612e      	str	r6, [r5, #16]
 800c646:	4621      	mov	r1, r4
 800c648:	f7ff fd98 	bl	800c17c <_Bfree>
 800c64c:	4628      	mov	r0, r5
 800c64e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c652:	f842 0f04 	str.w	r0, [r2, #4]!
 800c656:	3301      	adds	r3, #1
 800c658:	e7c5      	b.n	800c5e6 <__lshift+0x4a>
 800c65a:	3904      	subs	r1, #4
 800c65c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c660:	f841 2f04 	str.w	r2, [r1, #4]!
 800c664:	459c      	cmp	ip, r3
 800c666:	d8f9      	bhi.n	800c65c <__lshift+0xc0>
 800c668:	e7ea      	b.n	800c640 <__lshift+0xa4>
 800c66a:	bf00      	nop
 800c66c:	0800efc1 	.word	0x0800efc1
 800c670:	0800efd2 	.word	0x0800efd2

0800c674 <__mcmp>:
 800c674:	690a      	ldr	r2, [r1, #16]
 800c676:	4603      	mov	r3, r0
 800c678:	6900      	ldr	r0, [r0, #16]
 800c67a:	1a80      	subs	r0, r0, r2
 800c67c:	b530      	push	{r4, r5, lr}
 800c67e:	d10e      	bne.n	800c69e <__mcmp+0x2a>
 800c680:	3314      	adds	r3, #20
 800c682:	3114      	adds	r1, #20
 800c684:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c688:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c68c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c690:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c694:	4295      	cmp	r5, r2
 800c696:	d003      	beq.n	800c6a0 <__mcmp+0x2c>
 800c698:	d205      	bcs.n	800c6a6 <__mcmp+0x32>
 800c69a:	f04f 30ff 	mov.w	r0, #4294967295
 800c69e:	bd30      	pop	{r4, r5, pc}
 800c6a0:	42a3      	cmp	r3, r4
 800c6a2:	d3f3      	bcc.n	800c68c <__mcmp+0x18>
 800c6a4:	e7fb      	b.n	800c69e <__mcmp+0x2a>
 800c6a6:	2001      	movs	r0, #1
 800c6a8:	e7f9      	b.n	800c69e <__mcmp+0x2a>
	...

0800c6ac <__mdiff>:
 800c6ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b0:	4689      	mov	r9, r1
 800c6b2:	4606      	mov	r6, r0
 800c6b4:	4611      	mov	r1, r2
 800c6b6:	4648      	mov	r0, r9
 800c6b8:	4614      	mov	r4, r2
 800c6ba:	f7ff ffdb 	bl	800c674 <__mcmp>
 800c6be:	1e05      	subs	r5, r0, #0
 800c6c0:	d112      	bne.n	800c6e8 <__mdiff+0x3c>
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	4630      	mov	r0, r6
 800c6c6:	f7ff fd19 	bl	800c0fc <_Balloc>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	b928      	cbnz	r0, 800c6da <__mdiff+0x2e>
 800c6ce:	4b3f      	ldr	r3, [pc, #252]	@ (800c7cc <__mdiff+0x120>)
 800c6d0:	f240 2137 	movw	r1, #567	@ 0x237
 800c6d4:	483e      	ldr	r0, [pc, #248]	@ (800c7d0 <__mdiff+0x124>)
 800c6d6:	f001 fa67 	bl	800dba8 <__assert_func>
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6e0:	4610      	mov	r0, r2
 800c6e2:	b003      	add	sp, #12
 800c6e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e8:	bfbc      	itt	lt
 800c6ea:	464b      	movlt	r3, r9
 800c6ec:	46a1      	movlt	r9, r4
 800c6ee:	4630      	mov	r0, r6
 800c6f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c6f4:	bfba      	itte	lt
 800c6f6:	461c      	movlt	r4, r3
 800c6f8:	2501      	movlt	r5, #1
 800c6fa:	2500      	movge	r5, #0
 800c6fc:	f7ff fcfe 	bl	800c0fc <_Balloc>
 800c700:	4602      	mov	r2, r0
 800c702:	b918      	cbnz	r0, 800c70c <__mdiff+0x60>
 800c704:	4b31      	ldr	r3, [pc, #196]	@ (800c7cc <__mdiff+0x120>)
 800c706:	f240 2145 	movw	r1, #581	@ 0x245
 800c70a:	e7e3      	b.n	800c6d4 <__mdiff+0x28>
 800c70c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c710:	6926      	ldr	r6, [r4, #16]
 800c712:	60c5      	str	r5, [r0, #12]
 800c714:	f109 0310 	add.w	r3, r9, #16
 800c718:	f109 0514 	add.w	r5, r9, #20
 800c71c:	f104 0e14 	add.w	lr, r4, #20
 800c720:	f100 0b14 	add.w	fp, r0, #20
 800c724:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c728:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c72c:	9301      	str	r3, [sp, #4]
 800c72e:	46d9      	mov	r9, fp
 800c730:	f04f 0c00 	mov.w	ip, #0
 800c734:	9b01      	ldr	r3, [sp, #4]
 800c736:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c73a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c73e:	9301      	str	r3, [sp, #4]
 800c740:	fa1f f38a 	uxth.w	r3, sl
 800c744:	4619      	mov	r1, r3
 800c746:	b283      	uxth	r3, r0
 800c748:	1acb      	subs	r3, r1, r3
 800c74a:	0c00      	lsrs	r0, r0, #16
 800c74c:	4463      	add	r3, ip
 800c74e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c752:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c756:	b29b      	uxth	r3, r3
 800c758:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c75c:	4576      	cmp	r6, lr
 800c75e:	f849 3b04 	str.w	r3, [r9], #4
 800c762:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c766:	d8e5      	bhi.n	800c734 <__mdiff+0x88>
 800c768:	1b33      	subs	r3, r6, r4
 800c76a:	3b15      	subs	r3, #21
 800c76c:	f023 0303 	bic.w	r3, r3, #3
 800c770:	3415      	adds	r4, #21
 800c772:	3304      	adds	r3, #4
 800c774:	42a6      	cmp	r6, r4
 800c776:	bf38      	it	cc
 800c778:	2304      	movcc	r3, #4
 800c77a:	441d      	add	r5, r3
 800c77c:	445b      	add	r3, fp
 800c77e:	461e      	mov	r6, r3
 800c780:	462c      	mov	r4, r5
 800c782:	4544      	cmp	r4, r8
 800c784:	d30e      	bcc.n	800c7a4 <__mdiff+0xf8>
 800c786:	f108 0103 	add.w	r1, r8, #3
 800c78a:	1b49      	subs	r1, r1, r5
 800c78c:	f021 0103 	bic.w	r1, r1, #3
 800c790:	3d03      	subs	r5, #3
 800c792:	45a8      	cmp	r8, r5
 800c794:	bf38      	it	cc
 800c796:	2100      	movcc	r1, #0
 800c798:	440b      	add	r3, r1
 800c79a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c79e:	b191      	cbz	r1, 800c7c6 <__mdiff+0x11a>
 800c7a0:	6117      	str	r7, [r2, #16]
 800c7a2:	e79d      	b.n	800c6e0 <__mdiff+0x34>
 800c7a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c7a8:	46e6      	mov	lr, ip
 800c7aa:	0c08      	lsrs	r0, r1, #16
 800c7ac:	fa1c fc81 	uxtah	ip, ip, r1
 800c7b0:	4471      	add	r1, lr
 800c7b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c7b6:	b289      	uxth	r1, r1
 800c7b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c7bc:	f846 1b04 	str.w	r1, [r6], #4
 800c7c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c7c4:	e7dd      	b.n	800c782 <__mdiff+0xd6>
 800c7c6:	3f01      	subs	r7, #1
 800c7c8:	e7e7      	b.n	800c79a <__mdiff+0xee>
 800c7ca:	bf00      	nop
 800c7cc:	0800efc1 	.word	0x0800efc1
 800c7d0:	0800efd2 	.word	0x0800efd2

0800c7d4 <__ulp>:
 800c7d4:	b082      	sub	sp, #8
 800c7d6:	ed8d 0b00 	vstr	d0, [sp]
 800c7da:	9a01      	ldr	r2, [sp, #4]
 800c7dc:	4b0f      	ldr	r3, [pc, #60]	@ (800c81c <__ulp+0x48>)
 800c7de:	4013      	ands	r3, r2
 800c7e0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	dc08      	bgt.n	800c7fa <__ulp+0x26>
 800c7e8:	425b      	negs	r3, r3
 800c7ea:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c7ee:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c7f2:	da04      	bge.n	800c7fe <__ulp+0x2a>
 800c7f4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c7f8:	4113      	asrs	r3, r2
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	e008      	b.n	800c810 <__ulp+0x3c>
 800c7fe:	f1a2 0314 	sub.w	r3, r2, #20
 800c802:	2b1e      	cmp	r3, #30
 800c804:	bfda      	itte	le
 800c806:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c80a:	40da      	lsrle	r2, r3
 800c80c:	2201      	movgt	r2, #1
 800c80e:	2300      	movs	r3, #0
 800c810:	4619      	mov	r1, r3
 800c812:	4610      	mov	r0, r2
 800c814:	ec41 0b10 	vmov	d0, r0, r1
 800c818:	b002      	add	sp, #8
 800c81a:	4770      	bx	lr
 800c81c:	7ff00000 	.word	0x7ff00000

0800c820 <__b2d>:
 800c820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c824:	6906      	ldr	r6, [r0, #16]
 800c826:	f100 0814 	add.w	r8, r0, #20
 800c82a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c82e:	1f37      	subs	r7, r6, #4
 800c830:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c834:	4610      	mov	r0, r2
 800c836:	f7ff fd53 	bl	800c2e0 <__hi0bits>
 800c83a:	f1c0 0320 	rsb	r3, r0, #32
 800c83e:	280a      	cmp	r0, #10
 800c840:	600b      	str	r3, [r1, #0]
 800c842:	491b      	ldr	r1, [pc, #108]	@ (800c8b0 <__b2d+0x90>)
 800c844:	dc15      	bgt.n	800c872 <__b2d+0x52>
 800c846:	f1c0 0c0b 	rsb	ip, r0, #11
 800c84a:	fa22 f30c 	lsr.w	r3, r2, ip
 800c84e:	45b8      	cmp	r8, r7
 800c850:	ea43 0501 	orr.w	r5, r3, r1
 800c854:	bf34      	ite	cc
 800c856:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c85a:	2300      	movcs	r3, #0
 800c85c:	3015      	adds	r0, #21
 800c85e:	fa02 f000 	lsl.w	r0, r2, r0
 800c862:	fa23 f30c 	lsr.w	r3, r3, ip
 800c866:	4303      	orrs	r3, r0
 800c868:	461c      	mov	r4, r3
 800c86a:	ec45 4b10 	vmov	d0, r4, r5
 800c86e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c872:	45b8      	cmp	r8, r7
 800c874:	bf3a      	itte	cc
 800c876:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c87a:	f1a6 0708 	subcc.w	r7, r6, #8
 800c87e:	2300      	movcs	r3, #0
 800c880:	380b      	subs	r0, #11
 800c882:	d012      	beq.n	800c8aa <__b2d+0x8a>
 800c884:	f1c0 0120 	rsb	r1, r0, #32
 800c888:	fa23 f401 	lsr.w	r4, r3, r1
 800c88c:	4082      	lsls	r2, r0
 800c88e:	4322      	orrs	r2, r4
 800c890:	4547      	cmp	r7, r8
 800c892:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c896:	bf8c      	ite	hi
 800c898:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c89c:	2200      	movls	r2, #0
 800c89e:	4083      	lsls	r3, r0
 800c8a0:	40ca      	lsrs	r2, r1
 800c8a2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	e7de      	b.n	800c868 <__b2d+0x48>
 800c8aa:	ea42 0501 	orr.w	r5, r2, r1
 800c8ae:	e7db      	b.n	800c868 <__b2d+0x48>
 800c8b0:	3ff00000 	.word	0x3ff00000

0800c8b4 <__d2b>:
 800c8b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c8b8:	460f      	mov	r7, r1
 800c8ba:	2101      	movs	r1, #1
 800c8bc:	ec59 8b10 	vmov	r8, r9, d0
 800c8c0:	4616      	mov	r6, r2
 800c8c2:	f7ff fc1b 	bl	800c0fc <_Balloc>
 800c8c6:	4604      	mov	r4, r0
 800c8c8:	b930      	cbnz	r0, 800c8d8 <__d2b+0x24>
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	4b23      	ldr	r3, [pc, #140]	@ (800c95c <__d2b+0xa8>)
 800c8ce:	4824      	ldr	r0, [pc, #144]	@ (800c960 <__d2b+0xac>)
 800c8d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c8d4:	f001 f968 	bl	800dba8 <__assert_func>
 800c8d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8e0:	b10d      	cbz	r5, 800c8e6 <__d2b+0x32>
 800c8e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8e6:	9301      	str	r3, [sp, #4]
 800c8e8:	f1b8 0300 	subs.w	r3, r8, #0
 800c8ec:	d023      	beq.n	800c936 <__d2b+0x82>
 800c8ee:	4668      	mov	r0, sp
 800c8f0:	9300      	str	r3, [sp, #0]
 800c8f2:	f7ff fd14 	bl	800c31e <__lo0bits>
 800c8f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8fa:	b1d0      	cbz	r0, 800c932 <__d2b+0x7e>
 800c8fc:	f1c0 0320 	rsb	r3, r0, #32
 800c900:	fa02 f303 	lsl.w	r3, r2, r3
 800c904:	430b      	orrs	r3, r1
 800c906:	40c2      	lsrs	r2, r0
 800c908:	6163      	str	r3, [r4, #20]
 800c90a:	9201      	str	r2, [sp, #4]
 800c90c:	9b01      	ldr	r3, [sp, #4]
 800c90e:	61a3      	str	r3, [r4, #24]
 800c910:	2b00      	cmp	r3, #0
 800c912:	bf0c      	ite	eq
 800c914:	2201      	moveq	r2, #1
 800c916:	2202      	movne	r2, #2
 800c918:	6122      	str	r2, [r4, #16]
 800c91a:	b1a5      	cbz	r5, 800c946 <__d2b+0x92>
 800c91c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c920:	4405      	add	r5, r0
 800c922:	603d      	str	r5, [r7, #0]
 800c924:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c928:	6030      	str	r0, [r6, #0]
 800c92a:	4620      	mov	r0, r4
 800c92c:	b003      	add	sp, #12
 800c92e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c932:	6161      	str	r1, [r4, #20]
 800c934:	e7ea      	b.n	800c90c <__d2b+0x58>
 800c936:	a801      	add	r0, sp, #4
 800c938:	f7ff fcf1 	bl	800c31e <__lo0bits>
 800c93c:	9b01      	ldr	r3, [sp, #4]
 800c93e:	6163      	str	r3, [r4, #20]
 800c940:	3020      	adds	r0, #32
 800c942:	2201      	movs	r2, #1
 800c944:	e7e8      	b.n	800c918 <__d2b+0x64>
 800c946:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c94a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c94e:	6038      	str	r0, [r7, #0]
 800c950:	6918      	ldr	r0, [r3, #16]
 800c952:	f7ff fcc5 	bl	800c2e0 <__hi0bits>
 800c956:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c95a:	e7e5      	b.n	800c928 <__d2b+0x74>
 800c95c:	0800efc1 	.word	0x0800efc1
 800c960:	0800efd2 	.word	0x0800efd2

0800c964 <__ratio>:
 800c964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c968:	b085      	sub	sp, #20
 800c96a:	e9cd 1000 	strd	r1, r0, [sp]
 800c96e:	a902      	add	r1, sp, #8
 800c970:	f7ff ff56 	bl	800c820 <__b2d>
 800c974:	9800      	ldr	r0, [sp, #0]
 800c976:	a903      	add	r1, sp, #12
 800c978:	ec55 4b10 	vmov	r4, r5, d0
 800c97c:	f7ff ff50 	bl	800c820 <__b2d>
 800c980:	9b01      	ldr	r3, [sp, #4]
 800c982:	6919      	ldr	r1, [r3, #16]
 800c984:	9b00      	ldr	r3, [sp, #0]
 800c986:	691b      	ldr	r3, [r3, #16]
 800c988:	1ac9      	subs	r1, r1, r3
 800c98a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c98e:	1a9b      	subs	r3, r3, r2
 800c990:	ec5b ab10 	vmov	sl, fp, d0
 800c994:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c998:	2b00      	cmp	r3, #0
 800c99a:	bfce      	itee	gt
 800c99c:	462a      	movgt	r2, r5
 800c99e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c9a2:	465a      	movle	r2, fp
 800c9a4:	462f      	mov	r7, r5
 800c9a6:	46d9      	mov	r9, fp
 800c9a8:	bfcc      	ite	gt
 800c9aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c9ae:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c9b2:	464b      	mov	r3, r9
 800c9b4:	4652      	mov	r2, sl
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	4639      	mov	r1, r7
 800c9ba:	f7f3 ff47 	bl	800084c <__aeabi_ddiv>
 800c9be:	ec41 0b10 	vmov	d0, r0, r1
 800c9c2:	b005      	add	sp, #20
 800c9c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9c8 <__copybits>:
 800c9c8:	3901      	subs	r1, #1
 800c9ca:	b570      	push	{r4, r5, r6, lr}
 800c9cc:	1149      	asrs	r1, r1, #5
 800c9ce:	6914      	ldr	r4, [r2, #16]
 800c9d0:	3101      	adds	r1, #1
 800c9d2:	f102 0314 	add.w	r3, r2, #20
 800c9d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9de:	1f05      	subs	r5, r0, #4
 800c9e0:	42a3      	cmp	r3, r4
 800c9e2:	d30c      	bcc.n	800c9fe <__copybits+0x36>
 800c9e4:	1aa3      	subs	r3, r4, r2
 800c9e6:	3b11      	subs	r3, #17
 800c9e8:	f023 0303 	bic.w	r3, r3, #3
 800c9ec:	3211      	adds	r2, #17
 800c9ee:	42a2      	cmp	r2, r4
 800c9f0:	bf88      	it	hi
 800c9f2:	2300      	movhi	r3, #0
 800c9f4:	4418      	add	r0, r3
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	4288      	cmp	r0, r1
 800c9fa:	d305      	bcc.n	800ca08 <__copybits+0x40>
 800c9fc:	bd70      	pop	{r4, r5, r6, pc}
 800c9fe:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca02:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca06:	e7eb      	b.n	800c9e0 <__copybits+0x18>
 800ca08:	f840 3b04 	str.w	r3, [r0], #4
 800ca0c:	e7f4      	b.n	800c9f8 <__copybits+0x30>

0800ca0e <__any_on>:
 800ca0e:	f100 0214 	add.w	r2, r0, #20
 800ca12:	6900      	ldr	r0, [r0, #16]
 800ca14:	114b      	asrs	r3, r1, #5
 800ca16:	4298      	cmp	r0, r3
 800ca18:	b510      	push	{r4, lr}
 800ca1a:	db11      	blt.n	800ca40 <__any_on+0x32>
 800ca1c:	dd0a      	ble.n	800ca34 <__any_on+0x26>
 800ca1e:	f011 011f 	ands.w	r1, r1, #31
 800ca22:	d007      	beq.n	800ca34 <__any_on+0x26>
 800ca24:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca28:	fa24 f001 	lsr.w	r0, r4, r1
 800ca2c:	fa00 f101 	lsl.w	r1, r0, r1
 800ca30:	428c      	cmp	r4, r1
 800ca32:	d10b      	bne.n	800ca4c <__any_on+0x3e>
 800ca34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d803      	bhi.n	800ca44 <__any_on+0x36>
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	bd10      	pop	{r4, pc}
 800ca40:	4603      	mov	r3, r0
 800ca42:	e7f7      	b.n	800ca34 <__any_on+0x26>
 800ca44:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca48:	2900      	cmp	r1, #0
 800ca4a:	d0f5      	beq.n	800ca38 <__any_on+0x2a>
 800ca4c:	2001      	movs	r0, #1
 800ca4e:	e7f6      	b.n	800ca3e <__any_on+0x30>

0800ca50 <sulp>:
 800ca50:	b570      	push	{r4, r5, r6, lr}
 800ca52:	4604      	mov	r4, r0
 800ca54:	460d      	mov	r5, r1
 800ca56:	ec45 4b10 	vmov	d0, r4, r5
 800ca5a:	4616      	mov	r6, r2
 800ca5c:	f7ff feba 	bl	800c7d4 <__ulp>
 800ca60:	ec51 0b10 	vmov	r0, r1, d0
 800ca64:	b17e      	cbz	r6, 800ca86 <sulp+0x36>
 800ca66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca6a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	dd09      	ble.n	800ca86 <sulp+0x36>
 800ca72:	051b      	lsls	r3, r3, #20
 800ca74:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ca78:	2400      	movs	r4, #0
 800ca7a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ca7e:	4622      	mov	r2, r4
 800ca80:	462b      	mov	r3, r5
 800ca82:	f7f3 fdb9 	bl	80005f8 <__aeabi_dmul>
 800ca86:	ec41 0b10 	vmov	d0, r0, r1
 800ca8a:	bd70      	pop	{r4, r5, r6, pc}
 800ca8c:	0000      	movs	r0, r0
	...

0800ca90 <_strtod_l>:
 800ca90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca94:	b09f      	sub	sp, #124	@ 0x7c
 800ca96:	460c      	mov	r4, r1
 800ca98:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ca9e:	9005      	str	r0, [sp, #20]
 800caa0:	f04f 0a00 	mov.w	sl, #0
 800caa4:	f04f 0b00 	mov.w	fp, #0
 800caa8:	460a      	mov	r2, r1
 800caaa:	9219      	str	r2, [sp, #100]	@ 0x64
 800caac:	7811      	ldrb	r1, [r2, #0]
 800caae:	292b      	cmp	r1, #43	@ 0x2b
 800cab0:	d04a      	beq.n	800cb48 <_strtod_l+0xb8>
 800cab2:	d838      	bhi.n	800cb26 <_strtod_l+0x96>
 800cab4:	290d      	cmp	r1, #13
 800cab6:	d832      	bhi.n	800cb1e <_strtod_l+0x8e>
 800cab8:	2908      	cmp	r1, #8
 800caba:	d832      	bhi.n	800cb22 <_strtod_l+0x92>
 800cabc:	2900      	cmp	r1, #0
 800cabe:	d03b      	beq.n	800cb38 <_strtod_l+0xa8>
 800cac0:	2200      	movs	r2, #0
 800cac2:	920e      	str	r2, [sp, #56]	@ 0x38
 800cac4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cac6:	782a      	ldrb	r2, [r5, #0]
 800cac8:	2a30      	cmp	r2, #48	@ 0x30
 800caca:	f040 80b2 	bne.w	800cc32 <_strtod_l+0x1a2>
 800cace:	786a      	ldrb	r2, [r5, #1]
 800cad0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cad4:	2a58      	cmp	r2, #88	@ 0x58
 800cad6:	d16e      	bne.n	800cbb6 <_strtod_l+0x126>
 800cad8:	9302      	str	r3, [sp, #8]
 800cada:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cadc:	9301      	str	r3, [sp, #4]
 800cade:	ab1a      	add	r3, sp, #104	@ 0x68
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	4a8f      	ldr	r2, [pc, #572]	@ (800cd20 <_strtod_l+0x290>)
 800cae4:	9805      	ldr	r0, [sp, #20]
 800cae6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cae8:	a919      	add	r1, sp, #100	@ 0x64
 800caea:	f001 f8f7 	bl	800dcdc <__gethex>
 800caee:	f010 060f 	ands.w	r6, r0, #15
 800caf2:	4604      	mov	r4, r0
 800caf4:	d005      	beq.n	800cb02 <_strtod_l+0x72>
 800caf6:	2e06      	cmp	r6, #6
 800caf8:	d128      	bne.n	800cb4c <_strtod_l+0xbc>
 800cafa:	3501      	adds	r5, #1
 800cafc:	2300      	movs	r3, #0
 800cafe:	9519      	str	r5, [sp, #100]	@ 0x64
 800cb00:	930e      	str	r3, [sp, #56]	@ 0x38
 800cb02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	f040 858e 	bne.w	800d626 <_strtod_l+0xb96>
 800cb0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb0c:	b1cb      	cbz	r3, 800cb42 <_strtod_l+0xb2>
 800cb0e:	4652      	mov	r2, sl
 800cb10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cb14:	ec43 2b10 	vmov	d0, r2, r3
 800cb18:	b01f      	add	sp, #124	@ 0x7c
 800cb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb1e:	2920      	cmp	r1, #32
 800cb20:	d1ce      	bne.n	800cac0 <_strtod_l+0x30>
 800cb22:	3201      	adds	r2, #1
 800cb24:	e7c1      	b.n	800caaa <_strtod_l+0x1a>
 800cb26:	292d      	cmp	r1, #45	@ 0x2d
 800cb28:	d1ca      	bne.n	800cac0 <_strtod_l+0x30>
 800cb2a:	2101      	movs	r1, #1
 800cb2c:	910e      	str	r1, [sp, #56]	@ 0x38
 800cb2e:	1c51      	adds	r1, r2, #1
 800cb30:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb32:	7852      	ldrb	r2, [r2, #1]
 800cb34:	2a00      	cmp	r2, #0
 800cb36:	d1c5      	bne.n	800cac4 <_strtod_l+0x34>
 800cb38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb3a:	9419      	str	r4, [sp, #100]	@ 0x64
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f040 8570 	bne.w	800d622 <_strtod_l+0xb92>
 800cb42:	4652      	mov	r2, sl
 800cb44:	465b      	mov	r3, fp
 800cb46:	e7e5      	b.n	800cb14 <_strtod_l+0x84>
 800cb48:	2100      	movs	r1, #0
 800cb4a:	e7ef      	b.n	800cb2c <_strtod_l+0x9c>
 800cb4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cb4e:	b13a      	cbz	r2, 800cb60 <_strtod_l+0xd0>
 800cb50:	2135      	movs	r1, #53	@ 0x35
 800cb52:	a81c      	add	r0, sp, #112	@ 0x70
 800cb54:	f7ff ff38 	bl	800c9c8 <__copybits>
 800cb58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb5a:	9805      	ldr	r0, [sp, #20]
 800cb5c:	f7ff fb0e 	bl	800c17c <_Bfree>
 800cb60:	3e01      	subs	r6, #1
 800cb62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cb64:	2e04      	cmp	r6, #4
 800cb66:	d806      	bhi.n	800cb76 <_strtod_l+0xe6>
 800cb68:	e8df f006 	tbb	[pc, r6]
 800cb6c:	201d0314 	.word	0x201d0314
 800cb70:	14          	.byte	0x14
 800cb71:	00          	.byte	0x00
 800cb72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cb76:	05e1      	lsls	r1, r4, #23
 800cb78:	bf48      	it	mi
 800cb7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cb7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb82:	0d1b      	lsrs	r3, r3, #20
 800cb84:	051b      	lsls	r3, r3, #20
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d1bb      	bne.n	800cb02 <_strtod_l+0x72>
 800cb8a:	f7fe fbd1 	bl	800b330 <__errno>
 800cb8e:	2322      	movs	r3, #34	@ 0x22
 800cb90:	6003      	str	r3, [r0, #0]
 800cb92:	e7b6      	b.n	800cb02 <_strtod_l+0x72>
 800cb94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cb98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cb9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cba0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cba4:	e7e7      	b.n	800cb76 <_strtod_l+0xe6>
 800cba6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cd28 <_strtod_l+0x298>
 800cbaa:	e7e4      	b.n	800cb76 <_strtod_l+0xe6>
 800cbac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cbb0:	f04f 3aff 	mov.w	sl, #4294967295
 800cbb4:	e7df      	b.n	800cb76 <_strtod_l+0xe6>
 800cbb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbb8:	1c5a      	adds	r2, r3, #1
 800cbba:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbbc:	785b      	ldrb	r3, [r3, #1]
 800cbbe:	2b30      	cmp	r3, #48	@ 0x30
 800cbc0:	d0f9      	beq.n	800cbb6 <_strtod_l+0x126>
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d09d      	beq.n	800cb02 <_strtod_l+0x72>
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	2700      	movs	r7, #0
 800cbca:	9308      	str	r3, [sp, #32]
 800cbcc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbce:	930c      	str	r3, [sp, #48]	@ 0x30
 800cbd0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cbd2:	46b9      	mov	r9, r7
 800cbd4:	220a      	movs	r2, #10
 800cbd6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cbd8:	7805      	ldrb	r5, [r0, #0]
 800cbda:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cbde:	b2d9      	uxtb	r1, r3
 800cbe0:	2909      	cmp	r1, #9
 800cbe2:	d928      	bls.n	800cc36 <_strtod_l+0x1a6>
 800cbe4:	494f      	ldr	r1, [pc, #316]	@ (800cd24 <_strtod_l+0x294>)
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f7fe fad7 	bl	800b19a <strncmp>
 800cbec:	2800      	cmp	r0, #0
 800cbee:	d032      	beq.n	800cc56 <_strtod_l+0x1c6>
 800cbf0:	2000      	movs	r0, #0
 800cbf2:	462a      	mov	r2, r5
 800cbf4:	900a      	str	r0, [sp, #40]	@ 0x28
 800cbf6:	464d      	mov	r5, r9
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	2a65      	cmp	r2, #101	@ 0x65
 800cbfc:	d001      	beq.n	800cc02 <_strtod_l+0x172>
 800cbfe:	2a45      	cmp	r2, #69	@ 0x45
 800cc00:	d114      	bne.n	800cc2c <_strtod_l+0x19c>
 800cc02:	b91d      	cbnz	r5, 800cc0c <_strtod_l+0x17c>
 800cc04:	9a08      	ldr	r2, [sp, #32]
 800cc06:	4302      	orrs	r2, r0
 800cc08:	d096      	beq.n	800cb38 <_strtod_l+0xa8>
 800cc0a:	2500      	movs	r5, #0
 800cc0c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cc0e:	1c62      	adds	r2, r4, #1
 800cc10:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc12:	7862      	ldrb	r2, [r4, #1]
 800cc14:	2a2b      	cmp	r2, #43	@ 0x2b
 800cc16:	d07a      	beq.n	800cd0e <_strtod_l+0x27e>
 800cc18:	2a2d      	cmp	r2, #45	@ 0x2d
 800cc1a:	d07e      	beq.n	800cd1a <_strtod_l+0x28a>
 800cc1c:	f04f 0c00 	mov.w	ip, #0
 800cc20:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cc24:	2909      	cmp	r1, #9
 800cc26:	f240 8085 	bls.w	800cd34 <_strtod_l+0x2a4>
 800cc2a:	9419      	str	r4, [sp, #100]	@ 0x64
 800cc2c:	f04f 0800 	mov.w	r8, #0
 800cc30:	e0a5      	b.n	800cd7e <_strtod_l+0x2ee>
 800cc32:	2300      	movs	r3, #0
 800cc34:	e7c8      	b.n	800cbc8 <_strtod_l+0x138>
 800cc36:	f1b9 0f08 	cmp.w	r9, #8
 800cc3a:	bfd8      	it	le
 800cc3c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cc3e:	f100 0001 	add.w	r0, r0, #1
 800cc42:	bfda      	itte	le
 800cc44:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc48:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cc4a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cc4e:	f109 0901 	add.w	r9, r9, #1
 800cc52:	9019      	str	r0, [sp, #100]	@ 0x64
 800cc54:	e7bf      	b.n	800cbd6 <_strtod_l+0x146>
 800cc56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc58:	1c5a      	adds	r2, r3, #1
 800cc5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc5c:	785a      	ldrb	r2, [r3, #1]
 800cc5e:	f1b9 0f00 	cmp.w	r9, #0
 800cc62:	d03b      	beq.n	800ccdc <_strtod_l+0x24c>
 800cc64:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc66:	464d      	mov	r5, r9
 800cc68:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cc6c:	2b09      	cmp	r3, #9
 800cc6e:	d912      	bls.n	800cc96 <_strtod_l+0x206>
 800cc70:	2301      	movs	r3, #1
 800cc72:	e7c2      	b.n	800cbfa <_strtod_l+0x16a>
 800cc74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc76:	1c5a      	adds	r2, r3, #1
 800cc78:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc7a:	785a      	ldrb	r2, [r3, #1]
 800cc7c:	3001      	adds	r0, #1
 800cc7e:	2a30      	cmp	r2, #48	@ 0x30
 800cc80:	d0f8      	beq.n	800cc74 <_strtod_l+0x1e4>
 800cc82:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cc86:	2b08      	cmp	r3, #8
 800cc88:	f200 84d2 	bhi.w	800d630 <_strtod_l+0xba0>
 800cc8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc8e:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc90:	2000      	movs	r0, #0
 800cc92:	930c      	str	r3, [sp, #48]	@ 0x30
 800cc94:	4605      	mov	r5, r0
 800cc96:	3a30      	subs	r2, #48	@ 0x30
 800cc98:	f100 0301 	add.w	r3, r0, #1
 800cc9c:	d018      	beq.n	800ccd0 <_strtod_l+0x240>
 800cc9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cca0:	4419      	add	r1, r3
 800cca2:	910a      	str	r1, [sp, #40]	@ 0x28
 800cca4:	462e      	mov	r6, r5
 800cca6:	f04f 0e0a 	mov.w	lr, #10
 800ccaa:	1c71      	adds	r1, r6, #1
 800ccac:	eba1 0c05 	sub.w	ip, r1, r5
 800ccb0:	4563      	cmp	r3, ip
 800ccb2:	dc15      	bgt.n	800cce0 <_strtod_l+0x250>
 800ccb4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ccb8:	182b      	adds	r3, r5, r0
 800ccba:	2b08      	cmp	r3, #8
 800ccbc:	f105 0501 	add.w	r5, r5, #1
 800ccc0:	4405      	add	r5, r0
 800ccc2:	dc1a      	bgt.n	800ccfa <_strtod_l+0x26a>
 800ccc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ccc6:	230a      	movs	r3, #10
 800ccc8:	fb03 2301 	mla	r3, r3, r1, r2
 800cccc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccce:	2300      	movs	r3, #0
 800ccd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ccd2:	1c51      	adds	r1, r2, #1
 800ccd4:	9119      	str	r1, [sp, #100]	@ 0x64
 800ccd6:	7852      	ldrb	r2, [r2, #1]
 800ccd8:	4618      	mov	r0, r3
 800ccda:	e7c5      	b.n	800cc68 <_strtod_l+0x1d8>
 800ccdc:	4648      	mov	r0, r9
 800ccde:	e7ce      	b.n	800cc7e <_strtod_l+0x1ee>
 800cce0:	2e08      	cmp	r6, #8
 800cce2:	dc05      	bgt.n	800ccf0 <_strtod_l+0x260>
 800cce4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800cce6:	fb0e f606 	mul.w	r6, lr, r6
 800ccea:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ccec:	460e      	mov	r6, r1
 800ccee:	e7dc      	b.n	800ccaa <_strtod_l+0x21a>
 800ccf0:	2910      	cmp	r1, #16
 800ccf2:	bfd8      	it	le
 800ccf4:	fb0e f707 	mulle.w	r7, lr, r7
 800ccf8:	e7f8      	b.n	800ccec <_strtod_l+0x25c>
 800ccfa:	2b0f      	cmp	r3, #15
 800ccfc:	bfdc      	itt	le
 800ccfe:	230a      	movle	r3, #10
 800cd00:	fb03 2707 	mlale	r7, r3, r7, r2
 800cd04:	e7e3      	b.n	800ccce <_strtod_l+0x23e>
 800cd06:	2300      	movs	r3, #0
 800cd08:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	e77a      	b.n	800cc04 <_strtod_l+0x174>
 800cd0e:	f04f 0c00 	mov.w	ip, #0
 800cd12:	1ca2      	adds	r2, r4, #2
 800cd14:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd16:	78a2      	ldrb	r2, [r4, #2]
 800cd18:	e782      	b.n	800cc20 <_strtod_l+0x190>
 800cd1a:	f04f 0c01 	mov.w	ip, #1
 800cd1e:	e7f8      	b.n	800cd12 <_strtod_l+0x282>
 800cd20:	0800f1f4 	.word	0x0800f1f4
 800cd24:	0800f02b 	.word	0x0800f02b
 800cd28:	7ff00000 	.word	0x7ff00000
 800cd2c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd2e:	1c51      	adds	r1, r2, #1
 800cd30:	9119      	str	r1, [sp, #100]	@ 0x64
 800cd32:	7852      	ldrb	r2, [r2, #1]
 800cd34:	2a30      	cmp	r2, #48	@ 0x30
 800cd36:	d0f9      	beq.n	800cd2c <_strtod_l+0x29c>
 800cd38:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cd3c:	2908      	cmp	r1, #8
 800cd3e:	f63f af75 	bhi.w	800cc2c <_strtod_l+0x19c>
 800cd42:	3a30      	subs	r2, #48	@ 0x30
 800cd44:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd48:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cd4a:	f04f 080a 	mov.w	r8, #10
 800cd4e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd50:	1c56      	adds	r6, r2, #1
 800cd52:	9619      	str	r6, [sp, #100]	@ 0x64
 800cd54:	7852      	ldrb	r2, [r2, #1]
 800cd56:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cd5a:	f1be 0f09 	cmp.w	lr, #9
 800cd5e:	d939      	bls.n	800cdd4 <_strtod_l+0x344>
 800cd60:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cd62:	1a76      	subs	r6, r6, r1
 800cd64:	2e08      	cmp	r6, #8
 800cd66:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cd6a:	dc03      	bgt.n	800cd74 <_strtod_l+0x2e4>
 800cd6c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd6e:	4588      	cmp	r8, r1
 800cd70:	bfa8      	it	ge
 800cd72:	4688      	movge	r8, r1
 800cd74:	f1bc 0f00 	cmp.w	ip, #0
 800cd78:	d001      	beq.n	800cd7e <_strtod_l+0x2ee>
 800cd7a:	f1c8 0800 	rsb	r8, r8, #0
 800cd7e:	2d00      	cmp	r5, #0
 800cd80:	d14e      	bne.n	800ce20 <_strtod_l+0x390>
 800cd82:	9908      	ldr	r1, [sp, #32]
 800cd84:	4308      	orrs	r0, r1
 800cd86:	f47f aebc 	bne.w	800cb02 <_strtod_l+0x72>
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	f47f aed4 	bne.w	800cb38 <_strtod_l+0xa8>
 800cd90:	2a69      	cmp	r2, #105	@ 0x69
 800cd92:	d028      	beq.n	800cde6 <_strtod_l+0x356>
 800cd94:	dc25      	bgt.n	800cde2 <_strtod_l+0x352>
 800cd96:	2a49      	cmp	r2, #73	@ 0x49
 800cd98:	d025      	beq.n	800cde6 <_strtod_l+0x356>
 800cd9a:	2a4e      	cmp	r2, #78	@ 0x4e
 800cd9c:	f47f aecc 	bne.w	800cb38 <_strtod_l+0xa8>
 800cda0:	499a      	ldr	r1, [pc, #616]	@ (800d00c <_strtod_l+0x57c>)
 800cda2:	a819      	add	r0, sp, #100	@ 0x64
 800cda4:	f001 f9bc 	bl	800e120 <__match>
 800cda8:	2800      	cmp	r0, #0
 800cdaa:	f43f aec5 	beq.w	800cb38 <_strtod_l+0xa8>
 800cdae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdb0:	781b      	ldrb	r3, [r3, #0]
 800cdb2:	2b28      	cmp	r3, #40	@ 0x28
 800cdb4:	d12e      	bne.n	800ce14 <_strtod_l+0x384>
 800cdb6:	4996      	ldr	r1, [pc, #600]	@ (800d010 <_strtod_l+0x580>)
 800cdb8:	aa1c      	add	r2, sp, #112	@ 0x70
 800cdba:	a819      	add	r0, sp, #100	@ 0x64
 800cdbc:	f001 f9c4 	bl	800e148 <__hexnan>
 800cdc0:	2805      	cmp	r0, #5
 800cdc2:	d127      	bne.n	800ce14 <_strtod_l+0x384>
 800cdc4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cdc6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cdca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cdce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cdd2:	e696      	b.n	800cb02 <_strtod_l+0x72>
 800cdd4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdd6:	fb08 2101 	mla	r1, r8, r1, r2
 800cdda:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cdde:	9209      	str	r2, [sp, #36]	@ 0x24
 800cde0:	e7b5      	b.n	800cd4e <_strtod_l+0x2be>
 800cde2:	2a6e      	cmp	r2, #110	@ 0x6e
 800cde4:	e7da      	b.n	800cd9c <_strtod_l+0x30c>
 800cde6:	498b      	ldr	r1, [pc, #556]	@ (800d014 <_strtod_l+0x584>)
 800cde8:	a819      	add	r0, sp, #100	@ 0x64
 800cdea:	f001 f999 	bl	800e120 <__match>
 800cdee:	2800      	cmp	r0, #0
 800cdf0:	f43f aea2 	beq.w	800cb38 <_strtod_l+0xa8>
 800cdf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdf6:	4988      	ldr	r1, [pc, #544]	@ (800d018 <_strtod_l+0x588>)
 800cdf8:	3b01      	subs	r3, #1
 800cdfa:	a819      	add	r0, sp, #100	@ 0x64
 800cdfc:	9319      	str	r3, [sp, #100]	@ 0x64
 800cdfe:	f001 f98f 	bl	800e120 <__match>
 800ce02:	b910      	cbnz	r0, 800ce0a <_strtod_l+0x37a>
 800ce04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ce06:	3301      	adds	r3, #1
 800ce08:	9319      	str	r3, [sp, #100]	@ 0x64
 800ce0a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d028 <_strtod_l+0x598>
 800ce0e:	f04f 0a00 	mov.w	sl, #0
 800ce12:	e676      	b.n	800cb02 <_strtod_l+0x72>
 800ce14:	4881      	ldr	r0, [pc, #516]	@ (800d01c <_strtod_l+0x58c>)
 800ce16:	f000 febf 	bl	800db98 <nan>
 800ce1a:	ec5b ab10 	vmov	sl, fp, d0
 800ce1e:	e670      	b.n	800cb02 <_strtod_l+0x72>
 800ce20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce22:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ce24:	eba8 0303 	sub.w	r3, r8, r3
 800ce28:	f1b9 0f00 	cmp.w	r9, #0
 800ce2c:	bf08      	it	eq
 800ce2e:	46a9      	moveq	r9, r5
 800ce30:	2d10      	cmp	r5, #16
 800ce32:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce34:	462c      	mov	r4, r5
 800ce36:	bfa8      	it	ge
 800ce38:	2410      	movge	r4, #16
 800ce3a:	f7f3 fb63 	bl	8000504 <__aeabi_ui2d>
 800ce3e:	2d09      	cmp	r5, #9
 800ce40:	4682      	mov	sl, r0
 800ce42:	468b      	mov	fp, r1
 800ce44:	dc13      	bgt.n	800ce6e <_strtod_l+0x3de>
 800ce46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	f43f ae5a 	beq.w	800cb02 <_strtod_l+0x72>
 800ce4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce50:	dd78      	ble.n	800cf44 <_strtod_l+0x4b4>
 800ce52:	2b16      	cmp	r3, #22
 800ce54:	dc5f      	bgt.n	800cf16 <_strtod_l+0x486>
 800ce56:	4972      	ldr	r1, [pc, #456]	@ (800d020 <_strtod_l+0x590>)
 800ce58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce60:	4652      	mov	r2, sl
 800ce62:	465b      	mov	r3, fp
 800ce64:	f7f3 fbc8 	bl	80005f8 <__aeabi_dmul>
 800ce68:	4682      	mov	sl, r0
 800ce6a:	468b      	mov	fp, r1
 800ce6c:	e649      	b.n	800cb02 <_strtod_l+0x72>
 800ce6e:	4b6c      	ldr	r3, [pc, #432]	@ (800d020 <_strtod_l+0x590>)
 800ce70:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce74:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ce78:	f7f3 fbbe 	bl	80005f8 <__aeabi_dmul>
 800ce7c:	4682      	mov	sl, r0
 800ce7e:	4638      	mov	r0, r7
 800ce80:	468b      	mov	fp, r1
 800ce82:	f7f3 fb3f 	bl	8000504 <__aeabi_ui2d>
 800ce86:	4602      	mov	r2, r0
 800ce88:	460b      	mov	r3, r1
 800ce8a:	4650      	mov	r0, sl
 800ce8c:	4659      	mov	r1, fp
 800ce8e:	f7f3 f9fd 	bl	800028c <__adddf3>
 800ce92:	2d0f      	cmp	r5, #15
 800ce94:	4682      	mov	sl, r0
 800ce96:	468b      	mov	fp, r1
 800ce98:	ddd5      	ble.n	800ce46 <_strtod_l+0x3b6>
 800ce9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce9c:	1b2c      	subs	r4, r5, r4
 800ce9e:	441c      	add	r4, r3
 800cea0:	2c00      	cmp	r4, #0
 800cea2:	f340 8093 	ble.w	800cfcc <_strtod_l+0x53c>
 800cea6:	f014 030f 	ands.w	r3, r4, #15
 800ceaa:	d00a      	beq.n	800cec2 <_strtod_l+0x432>
 800ceac:	495c      	ldr	r1, [pc, #368]	@ (800d020 <_strtod_l+0x590>)
 800ceae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ceb2:	4652      	mov	r2, sl
 800ceb4:	465b      	mov	r3, fp
 800ceb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceba:	f7f3 fb9d 	bl	80005f8 <__aeabi_dmul>
 800cebe:	4682      	mov	sl, r0
 800cec0:	468b      	mov	fp, r1
 800cec2:	f034 040f 	bics.w	r4, r4, #15
 800cec6:	d073      	beq.n	800cfb0 <_strtod_l+0x520>
 800cec8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cecc:	dd49      	ble.n	800cf62 <_strtod_l+0x4d2>
 800cece:	2400      	movs	r4, #0
 800ced0:	46a0      	mov	r8, r4
 800ced2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ced4:	46a1      	mov	r9, r4
 800ced6:	9a05      	ldr	r2, [sp, #20]
 800ced8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d028 <_strtod_l+0x598>
 800cedc:	2322      	movs	r3, #34	@ 0x22
 800cede:	6013      	str	r3, [r2, #0]
 800cee0:	f04f 0a00 	mov.w	sl, #0
 800cee4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	f43f ae0b 	beq.w	800cb02 <_strtod_l+0x72>
 800ceec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ceee:	9805      	ldr	r0, [sp, #20]
 800cef0:	f7ff f944 	bl	800c17c <_Bfree>
 800cef4:	9805      	ldr	r0, [sp, #20]
 800cef6:	4649      	mov	r1, r9
 800cef8:	f7ff f940 	bl	800c17c <_Bfree>
 800cefc:	9805      	ldr	r0, [sp, #20]
 800cefe:	4641      	mov	r1, r8
 800cf00:	f7ff f93c 	bl	800c17c <_Bfree>
 800cf04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cf06:	9805      	ldr	r0, [sp, #20]
 800cf08:	f7ff f938 	bl	800c17c <_Bfree>
 800cf0c:	9805      	ldr	r0, [sp, #20]
 800cf0e:	4621      	mov	r1, r4
 800cf10:	f7ff f934 	bl	800c17c <_Bfree>
 800cf14:	e5f5      	b.n	800cb02 <_strtod_l+0x72>
 800cf16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	dbbc      	blt.n	800ce9a <_strtod_l+0x40a>
 800cf20:	4c3f      	ldr	r4, [pc, #252]	@ (800d020 <_strtod_l+0x590>)
 800cf22:	f1c5 050f 	rsb	r5, r5, #15
 800cf26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cf2a:	4652      	mov	r2, sl
 800cf2c:	465b      	mov	r3, fp
 800cf2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf32:	f7f3 fb61 	bl	80005f8 <__aeabi_dmul>
 800cf36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf38:	1b5d      	subs	r5, r3, r5
 800cf3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cf3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cf42:	e78f      	b.n	800ce64 <_strtod_l+0x3d4>
 800cf44:	3316      	adds	r3, #22
 800cf46:	dba8      	blt.n	800ce9a <_strtod_l+0x40a>
 800cf48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf4a:	eba3 0808 	sub.w	r8, r3, r8
 800cf4e:	4b34      	ldr	r3, [pc, #208]	@ (800d020 <_strtod_l+0x590>)
 800cf50:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cf54:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cf58:	4650      	mov	r0, sl
 800cf5a:	4659      	mov	r1, fp
 800cf5c:	f7f3 fc76 	bl	800084c <__aeabi_ddiv>
 800cf60:	e782      	b.n	800ce68 <_strtod_l+0x3d8>
 800cf62:	2300      	movs	r3, #0
 800cf64:	4f2f      	ldr	r7, [pc, #188]	@ (800d024 <_strtod_l+0x594>)
 800cf66:	1124      	asrs	r4, r4, #4
 800cf68:	4650      	mov	r0, sl
 800cf6a:	4659      	mov	r1, fp
 800cf6c:	461e      	mov	r6, r3
 800cf6e:	2c01      	cmp	r4, #1
 800cf70:	dc21      	bgt.n	800cfb6 <_strtod_l+0x526>
 800cf72:	b10b      	cbz	r3, 800cf78 <_strtod_l+0x4e8>
 800cf74:	4682      	mov	sl, r0
 800cf76:	468b      	mov	fp, r1
 800cf78:	492a      	ldr	r1, [pc, #168]	@ (800d024 <_strtod_l+0x594>)
 800cf7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cf7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cf82:	4652      	mov	r2, sl
 800cf84:	465b      	mov	r3, fp
 800cf86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf8a:	f7f3 fb35 	bl	80005f8 <__aeabi_dmul>
 800cf8e:	4b26      	ldr	r3, [pc, #152]	@ (800d028 <_strtod_l+0x598>)
 800cf90:	460a      	mov	r2, r1
 800cf92:	400b      	ands	r3, r1
 800cf94:	4925      	ldr	r1, [pc, #148]	@ (800d02c <_strtod_l+0x59c>)
 800cf96:	428b      	cmp	r3, r1
 800cf98:	4682      	mov	sl, r0
 800cf9a:	d898      	bhi.n	800cece <_strtod_l+0x43e>
 800cf9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cfa0:	428b      	cmp	r3, r1
 800cfa2:	bf86      	itte	hi
 800cfa4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d030 <_strtod_l+0x5a0>
 800cfa8:	f04f 3aff 	movhi.w	sl, #4294967295
 800cfac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	9308      	str	r3, [sp, #32]
 800cfb4:	e076      	b.n	800d0a4 <_strtod_l+0x614>
 800cfb6:	07e2      	lsls	r2, r4, #31
 800cfb8:	d504      	bpl.n	800cfc4 <_strtod_l+0x534>
 800cfba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfbe:	f7f3 fb1b 	bl	80005f8 <__aeabi_dmul>
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	3601      	adds	r6, #1
 800cfc6:	1064      	asrs	r4, r4, #1
 800cfc8:	3708      	adds	r7, #8
 800cfca:	e7d0      	b.n	800cf6e <_strtod_l+0x4de>
 800cfcc:	d0f0      	beq.n	800cfb0 <_strtod_l+0x520>
 800cfce:	4264      	negs	r4, r4
 800cfd0:	f014 020f 	ands.w	r2, r4, #15
 800cfd4:	d00a      	beq.n	800cfec <_strtod_l+0x55c>
 800cfd6:	4b12      	ldr	r3, [pc, #72]	@ (800d020 <_strtod_l+0x590>)
 800cfd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfdc:	4650      	mov	r0, sl
 800cfde:	4659      	mov	r1, fp
 800cfe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe4:	f7f3 fc32 	bl	800084c <__aeabi_ddiv>
 800cfe8:	4682      	mov	sl, r0
 800cfea:	468b      	mov	fp, r1
 800cfec:	1124      	asrs	r4, r4, #4
 800cfee:	d0df      	beq.n	800cfb0 <_strtod_l+0x520>
 800cff0:	2c1f      	cmp	r4, #31
 800cff2:	dd1f      	ble.n	800d034 <_strtod_l+0x5a4>
 800cff4:	2400      	movs	r4, #0
 800cff6:	46a0      	mov	r8, r4
 800cff8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cffa:	46a1      	mov	r9, r4
 800cffc:	9a05      	ldr	r2, [sp, #20]
 800cffe:	2322      	movs	r3, #34	@ 0x22
 800d000:	f04f 0a00 	mov.w	sl, #0
 800d004:	f04f 0b00 	mov.w	fp, #0
 800d008:	6013      	str	r3, [r2, #0]
 800d00a:	e76b      	b.n	800cee4 <_strtod_l+0x454>
 800d00c:	0800ef19 	.word	0x0800ef19
 800d010:	0800f1e0 	.word	0x0800f1e0
 800d014:	0800ef11 	.word	0x0800ef11
 800d018:	0800ef48 	.word	0x0800ef48
 800d01c:	0800f081 	.word	0x0800f081
 800d020:	0800f118 	.word	0x0800f118
 800d024:	0800f0f0 	.word	0x0800f0f0
 800d028:	7ff00000 	.word	0x7ff00000
 800d02c:	7ca00000 	.word	0x7ca00000
 800d030:	7fefffff 	.word	0x7fefffff
 800d034:	f014 0310 	ands.w	r3, r4, #16
 800d038:	bf18      	it	ne
 800d03a:	236a      	movne	r3, #106	@ 0x6a
 800d03c:	4ea9      	ldr	r6, [pc, #676]	@ (800d2e4 <_strtod_l+0x854>)
 800d03e:	9308      	str	r3, [sp, #32]
 800d040:	4650      	mov	r0, sl
 800d042:	4659      	mov	r1, fp
 800d044:	2300      	movs	r3, #0
 800d046:	07e7      	lsls	r7, r4, #31
 800d048:	d504      	bpl.n	800d054 <_strtod_l+0x5c4>
 800d04a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d04e:	f7f3 fad3 	bl	80005f8 <__aeabi_dmul>
 800d052:	2301      	movs	r3, #1
 800d054:	1064      	asrs	r4, r4, #1
 800d056:	f106 0608 	add.w	r6, r6, #8
 800d05a:	d1f4      	bne.n	800d046 <_strtod_l+0x5b6>
 800d05c:	b10b      	cbz	r3, 800d062 <_strtod_l+0x5d2>
 800d05e:	4682      	mov	sl, r0
 800d060:	468b      	mov	fp, r1
 800d062:	9b08      	ldr	r3, [sp, #32]
 800d064:	b1b3      	cbz	r3, 800d094 <_strtod_l+0x604>
 800d066:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d06a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d06e:	2b00      	cmp	r3, #0
 800d070:	4659      	mov	r1, fp
 800d072:	dd0f      	ble.n	800d094 <_strtod_l+0x604>
 800d074:	2b1f      	cmp	r3, #31
 800d076:	dd56      	ble.n	800d126 <_strtod_l+0x696>
 800d078:	2b34      	cmp	r3, #52	@ 0x34
 800d07a:	bfde      	ittt	le
 800d07c:	f04f 33ff 	movle.w	r3, #4294967295
 800d080:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d084:	4093      	lslle	r3, r2
 800d086:	f04f 0a00 	mov.w	sl, #0
 800d08a:	bfcc      	ite	gt
 800d08c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d090:	ea03 0b01 	andle.w	fp, r3, r1
 800d094:	2200      	movs	r2, #0
 800d096:	2300      	movs	r3, #0
 800d098:	4650      	mov	r0, sl
 800d09a:	4659      	mov	r1, fp
 800d09c:	f7f3 fd14 	bl	8000ac8 <__aeabi_dcmpeq>
 800d0a0:	2800      	cmp	r0, #0
 800d0a2:	d1a7      	bne.n	800cff4 <_strtod_l+0x564>
 800d0a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0a6:	9300      	str	r3, [sp, #0]
 800d0a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d0aa:	9805      	ldr	r0, [sp, #20]
 800d0ac:	462b      	mov	r3, r5
 800d0ae:	464a      	mov	r2, r9
 800d0b0:	f7ff f8cc 	bl	800c24c <__s2b>
 800d0b4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	f43f af09 	beq.w	800cece <_strtod_l+0x43e>
 800d0bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0c0:	2a00      	cmp	r2, #0
 800d0c2:	eba3 0308 	sub.w	r3, r3, r8
 800d0c6:	bfa8      	it	ge
 800d0c8:	2300      	movge	r3, #0
 800d0ca:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0cc:	2400      	movs	r4, #0
 800d0ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d0d2:	9316      	str	r3, [sp, #88]	@ 0x58
 800d0d4:	46a0      	mov	r8, r4
 800d0d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0d8:	9805      	ldr	r0, [sp, #20]
 800d0da:	6859      	ldr	r1, [r3, #4]
 800d0dc:	f7ff f80e 	bl	800c0fc <_Balloc>
 800d0e0:	4681      	mov	r9, r0
 800d0e2:	2800      	cmp	r0, #0
 800d0e4:	f43f aef7 	beq.w	800ced6 <_strtod_l+0x446>
 800d0e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0ea:	691a      	ldr	r2, [r3, #16]
 800d0ec:	3202      	adds	r2, #2
 800d0ee:	f103 010c 	add.w	r1, r3, #12
 800d0f2:	0092      	lsls	r2, r2, #2
 800d0f4:	300c      	adds	r0, #12
 800d0f6:	f7fe f948 	bl	800b38a <memcpy>
 800d0fa:	ec4b ab10 	vmov	d0, sl, fp
 800d0fe:	9805      	ldr	r0, [sp, #20]
 800d100:	aa1c      	add	r2, sp, #112	@ 0x70
 800d102:	a91b      	add	r1, sp, #108	@ 0x6c
 800d104:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d108:	f7ff fbd4 	bl	800c8b4 <__d2b>
 800d10c:	901a      	str	r0, [sp, #104]	@ 0x68
 800d10e:	2800      	cmp	r0, #0
 800d110:	f43f aee1 	beq.w	800ced6 <_strtod_l+0x446>
 800d114:	9805      	ldr	r0, [sp, #20]
 800d116:	2101      	movs	r1, #1
 800d118:	f7ff f92e 	bl	800c378 <__i2b>
 800d11c:	4680      	mov	r8, r0
 800d11e:	b948      	cbnz	r0, 800d134 <_strtod_l+0x6a4>
 800d120:	f04f 0800 	mov.w	r8, #0
 800d124:	e6d7      	b.n	800ced6 <_strtod_l+0x446>
 800d126:	f04f 32ff 	mov.w	r2, #4294967295
 800d12a:	fa02 f303 	lsl.w	r3, r2, r3
 800d12e:	ea03 0a0a 	and.w	sl, r3, sl
 800d132:	e7af      	b.n	800d094 <_strtod_l+0x604>
 800d134:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d136:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d138:	2d00      	cmp	r5, #0
 800d13a:	bfab      	itete	ge
 800d13c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d13e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d140:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d142:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d144:	bfac      	ite	ge
 800d146:	18ef      	addge	r7, r5, r3
 800d148:	1b5e      	sublt	r6, r3, r5
 800d14a:	9b08      	ldr	r3, [sp, #32]
 800d14c:	1aed      	subs	r5, r5, r3
 800d14e:	4415      	add	r5, r2
 800d150:	4b65      	ldr	r3, [pc, #404]	@ (800d2e8 <_strtod_l+0x858>)
 800d152:	3d01      	subs	r5, #1
 800d154:	429d      	cmp	r5, r3
 800d156:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d15a:	da50      	bge.n	800d1fe <_strtod_l+0x76e>
 800d15c:	1b5b      	subs	r3, r3, r5
 800d15e:	2b1f      	cmp	r3, #31
 800d160:	eba2 0203 	sub.w	r2, r2, r3
 800d164:	f04f 0101 	mov.w	r1, #1
 800d168:	dc3d      	bgt.n	800d1e6 <_strtod_l+0x756>
 800d16a:	fa01 f303 	lsl.w	r3, r1, r3
 800d16e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d170:	2300      	movs	r3, #0
 800d172:	9310      	str	r3, [sp, #64]	@ 0x40
 800d174:	18bd      	adds	r5, r7, r2
 800d176:	9b08      	ldr	r3, [sp, #32]
 800d178:	42af      	cmp	r7, r5
 800d17a:	4416      	add	r6, r2
 800d17c:	441e      	add	r6, r3
 800d17e:	463b      	mov	r3, r7
 800d180:	bfa8      	it	ge
 800d182:	462b      	movge	r3, r5
 800d184:	42b3      	cmp	r3, r6
 800d186:	bfa8      	it	ge
 800d188:	4633      	movge	r3, r6
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	bfc2      	ittt	gt
 800d18e:	1aed      	subgt	r5, r5, r3
 800d190:	1af6      	subgt	r6, r6, r3
 800d192:	1aff      	subgt	r7, r7, r3
 800d194:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d196:	2b00      	cmp	r3, #0
 800d198:	dd16      	ble.n	800d1c8 <_strtod_l+0x738>
 800d19a:	4641      	mov	r1, r8
 800d19c:	9805      	ldr	r0, [sp, #20]
 800d19e:	461a      	mov	r2, r3
 800d1a0:	f7ff f9a2 	bl	800c4e8 <__pow5mult>
 800d1a4:	4680      	mov	r8, r0
 800d1a6:	2800      	cmp	r0, #0
 800d1a8:	d0ba      	beq.n	800d120 <_strtod_l+0x690>
 800d1aa:	4601      	mov	r1, r0
 800d1ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d1ae:	9805      	ldr	r0, [sp, #20]
 800d1b0:	f7ff f8f8 	bl	800c3a4 <__multiply>
 800d1b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f43f ae8d 	beq.w	800ced6 <_strtod_l+0x446>
 800d1bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d1be:	9805      	ldr	r0, [sp, #20]
 800d1c0:	f7fe ffdc 	bl	800c17c <_Bfree>
 800d1c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1c8:	2d00      	cmp	r5, #0
 800d1ca:	dc1d      	bgt.n	800d208 <_strtod_l+0x778>
 800d1cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	dd23      	ble.n	800d21a <_strtod_l+0x78a>
 800d1d2:	4649      	mov	r1, r9
 800d1d4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d1d6:	9805      	ldr	r0, [sp, #20]
 800d1d8:	f7ff f986 	bl	800c4e8 <__pow5mult>
 800d1dc:	4681      	mov	r9, r0
 800d1de:	b9e0      	cbnz	r0, 800d21a <_strtod_l+0x78a>
 800d1e0:	f04f 0900 	mov.w	r9, #0
 800d1e4:	e677      	b.n	800ced6 <_strtod_l+0x446>
 800d1e6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d1ea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d1ee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d1f2:	35e2      	adds	r5, #226	@ 0xe2
 800d1f4:	fa01 f305 	lsl.w	r3, r1, r5
 800d1f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1fa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d1fc:	e7ba      	b.n	800d174 <_strtod_l+0x6e4>
 800d1fe:	2300      	movs	r3, #0
 800d200:	9310      	str	r3, [sp, #64]	@ 0x40
 800d202:	2301      	movs	r3, #1
 800d204:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d206:	e7b5      	b.n	800d174 <_strtod_l+0x6e4>
 800d208:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d20a:	9805      	ldr	r0, [sp, #20]
 800d20c:	462a      	mov	r2, r5
 800d20e:	f7ff f9c5 	bl	800c59c <__lshift>
 800d212:	901a      	str	r0, [sp, #104]	@ 0x68
 800d214:	2800      	cmp	r0, #0
 800d216:	d1d9      	bne.n	800d1cc <_strtod_l+0x73c>
 800d218:	e65d      	b.n	800ced6 <_strtod_l+0x446>
 800d21a:	2e00      	cmp	r6, #0
 800d21c:	dd07      	ble.n	800d22e <_strtod_l+0x79e>
 800d21e:	4649      	mov	r1, r9
 800d220:	9805      	ldr	r0, [sp, #20]
 800d222:	4632      	mov	r2, r6
 800d224:	f7ff f9ba 	bl	800c59c <__lshift>
 800d228:	4681      	mov	r9, r0
 800d22a:	2800      	cmp	r0, #0
 800d22c:	d0d8      	beq.n	800d1e0 <_strtod_l+0x750>
 800d22e:	2f00      	cmp	r7, #0
 800d230:	dd08      	ble.n	800d244 <_strtod_l+0x7b4>
 800d232:	4641      	mov	r1, r8
 800d234:	9805      	ldr	r0, [sp, #20]
 800d236:	463a      	mov	r2, r7
 800d238:	f7ff f9b0 	bl	800c59c <__lshift>
 800d23c:	4680      	mov	r8, r0
 800d23e:	2800      	cmp	r0, #0
 800d240:	f43f ae49 	beq.w	800ced6 <_strtod_l+0x446>
 800d244:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d246:	9805      	ldr	r0, [sp, #20]
 800d248:	464a      	mov	r2, r9
 800d24a:	f7ff fa2f 	bl	800c6ac <__mdiff>
 800d24e:	4604      	mov	r4, r0
 800d250:	2800      	cmp	r0, #0
 800d252:	f43f ae40 	beq.w	800ced6 <_strtod_l+0x446>
 800d256:	68c3      	ldr	r3, [r0, #12]
 800d258:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d25a:	2300      	movs	r3, #0
 800d25c:	60c3      	str	r3, [r0, #12]
 800d25e:	4641      	mov	r1, r8
 800d260:	f7ff fa08 	bl	800c674 <__mcmp>
 800d264:	2800      	cmp	r0, #0
 800d266:	da45      	bge.n	800d2f4 <_strtod_l+0x864>
 800d268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d26a:	ea53 030a 	orrs.w	r3, r3, sl
 800d26e:	d16b      	bne.n	800d348 <_strtod_l+0x8b8>
 800d270:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d274:	2b00      	cmp	r3, #0
 800d276:	d167      	bne.n	800d348 <_strtod_l+0x8b8>
 800d278:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d27c:	0d1b      	lsrs	r3, r3, #20
 800d27e:	051b      	lsls	r3, r3, #20
 800d280:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d284:	d960      	bls.n	800d348 <_strtod_l+0x8b8>
 800d286:	6963      	ldr	r3, [r4, #20]
 800d288:	b913      	cbnz	r3, 800d290 <_strtod_l+0x800>
 800d28a:	6923      	ldr	r3, [r4, #16]
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	dd5b      	ble.n	800d348 <_strtod_l+0x8b8>
 800d290:	4621      	mov	r1, r4
 800d292:	2201      	movs	r2, #1
 800d294:	9805      	ldr	r0, [sp, #20]
 800d296:	f7ff f981 	bl	800c59c <__lshift>
 800d29a:	4641      	mov	r1, r8
 800d29c:	4604      	mov	r4, r0
 800d29e:	f7ff f9e9 	bl	800c674 <__mcmp>
 800d2a2:	2800      	cmp	r0, #0
 800d2a4:	dd50      	ble.n	800d348 <_strtod_l+0x8b8>
 800d2a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d2aa:	9a08      	ldr	r2, [sp, #32]
 800d2ac:	0d1b      	lsrs	r3, r3, #20
 800d2ae:	051b      	lsls	r3, r3, #20
 800d2b0:	2a00      	cmp	r2, #0
 800d2b2:	d06a      	beq.n	800d38a <_strtod_l+0x8fa>
 800d2b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d2b8:	d867      	bhi.n	800d38a <_strtod_l+0x8fa>
 800d2ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d2be:	f67f ae9d 	bls.w	800cffc <_strtod_l+0x56c>
 800d2c2:	4b0a      	ldr	r3, [pc, #40]	@ (800d2ec <_strtod_l+0x85c>)
 800d2c4:	4650      	mov	r0, sl
 800d2c6:	4659      	mov	r1, fp
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	f7f3 f995 	bl	80005f8 <__aeabi_dmul>
 800d2ce:	4b08      	ldr	r3, [pc, #32]	@ (800d2f0 <_strtod_l+0x860>)
 800d2d0:	400b      	ands	r3, r1
 800d2d2:	4682      	mov	sl, r0
 800d2d4:	468b      	mov	fp, r1
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	f47f ae08 	bne.w	800ceec <_strtod_l+0x45c>
 800d2dc:	9a05      	ldr	r2, [sp, #20]
 800d2de:	2322      	movs	r3, #34	@ 0x22
 800d2e0:	6013      	str	r3, [r2, #0]
 800d2e2:	e603      	b.n	800ceec <_strtod_l+0x45c>
 800d2e4:	0800f208 	.word	0x0800f208
 800d2e8:	fffffc02 	.word	0xfffffc02
 800d2ec:	39500000 	.word	0x39500000
 800d2f0:	7ff00000 	.word	0x7ff00000
 800d2f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d2f8:	d165      	bne.n	800d3c6 <_strtod_l+0x936>
 800d2fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d2fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d300:	b35a      	cbz	r2, 800d35a <_strtod_l+0x8ca>
 800d302:	4a9f      	ldr	r2, [pc, #636]	@ (800d580 <_strtod_l+0xaf0>)
 800d304:	4293      	cmp	r3, r2
 800d306:	d12b      	bne.n	800d360 <_strtod_l+0x8d0>
 800d308:	9b08      	ldr	r3, [sp, #32]
 800d30a:	4651      	mov	r1, sl
 800d30c:	b303      	cbz	r3, 800d350 <_strtod_l+0x8c0>
 800d30e:	4b9d      	ldr	r3, [pc, #628]	@ (800d584 <_strtod_l+0xaf4>)
 800d310:	465a      	mov	r2, fp
 800d312:	4013      	ands	r3, r2
 800d314:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d318:	f04f 32ff 	mov.w	r2, #4294967295
 800d31c:	d81b      	bhi.n	800d356 <_strtod_l+0x8c6>
 800d31e:	0d1b      	lsrs	r3, r3, #20
 800d320:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d324:	fa02 f303 	lsl.w	r3, r2, r3
 800d328:	4299      	cmp	r1, r3
 800d32a:	d119      	bne.n	800d360 <_strtod_l+0x8d0>
 800d32c:	4b96      	ldr	r3, [pc, #600]	@ (800d588 <_strtod_l+0xaf8>)
 800d32e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d330:	429a      	cmp	r2, r3
 800d332:	d102      	bne.n	800d33a <_strtod_l+0x8aa>
 800d334:	3101      	adds	r1, #1
 800d336:	f43f adce 	beq.w	800ced6 <_strtod_l+0x446>
 800d33a:	4b92      	ldr	r3, [pc, #584]	@ (800d584 <_strtod_l+0xaf4>)
 800d33c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d33e:	401a      	ands	r2, r3
 800d340:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d344:	f04f 0a00 	mov.w	sl, #0
 800d348:	9b08      	ldr	r3, [sp, #32]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d1b9      	bne.n	800d2c2 <_strtod_l+0x832>
 800d34e:	e5cd      	b.n	800ceec <_strtod_l+0x45c>
 800d350:	f04f 33ff 	mov.w	r3, #4294967295
 800d354:	e7e8      	b.n	800d328 <_strtod_l+0x898>
 800d356:	4613      	mov	r3, r2
 800d358:	e7e6      	b.n	800d328 <_strtod_l+0x898>
 800d35a:	ea53 030a 	orrs.w	r3, r3, sl
 800d35e:	d0a2      	beq.n	800d2a6 <_strtod_l+0x816>
 800d360:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d362:	b1db      	cbz	r3, 800d39c <_strtod_l+0x90c>
 800d364:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d366:	4213      	tst	r3, r2
 800d368:	d0ee      	beq.n	800d348 <_strtod_l+0x8b8>
 800d36a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d36c:	9a08      	ldr	r2, [sp, #32]
 800d36e:	4650      	mov	r0, sl
 800d370:	4659      	mov	r1, fp
 800d372:	b1bb      	cbz	r3, 800d3a4 <_strtod_l+0x914>
 800d374:	f7ff fb6c 	bl	800ca50 <sulp>
 800d378:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d37c:	ec53 2b10 	vmov	r2, r3, d0
 800d380:	f7f2 ff84 	bl	800028c <__adddf3>
 800d384:	4682      	mov	sl, r0
 800d386:	468b      	mov	fp, r1
 800d388:	e7de      	b.n	800d348 <_strtod_l+0x8b8>
 800d38a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d38e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d392:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d396:	f04f 3aff 	mov.w	sl, #4294967295
 800d39a:	e7d5      	b.n	800d348 <_strtod_l+0x8b8>
 800d39c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d39e:	ea13 0f0a 	tst.w	r3, sl
 800d3a2:	e7e1      	b.n	800d368 <_strtod_l+0x8d8>
 800d3a4:	f7ff fb54 	bl	800ca50 <sulp>
 800d3a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3ac:	ec53 2b10 	vmov	r2, r3, d0
 800d3b0:	f7f2 ff6a 	bl	8000288 <__aeabi_dsub>
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	4682      	mov	sl, r0
 800d3ba:	468b      	mov	fp, r1
 800d3bc:	f7f3 fb84 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3c0:	2800      	cmp	r0, #0
 800d3c2:	d0c1      	beq.n	800d348 <_strtod_l+0x8b8>
 800d3c4:	e61a      	b.n	800cffc <_strtod_l+0x56c>
 800d3c6:	4641      	mov	r1, r8
 800d3c8:	4620      	mov	r0, r4
 800d3ca:	f7ff facb 	bl	800c964 <__ratio>
 800d3ce:	ec57 6b10 	vmov	r6, r7, d0
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d3d8:	4630      	mov	r0, r6
 800d3da:	4639      	mov	r1, r7
 800d3dc:	f7f3 fb88 	bl	8000af0 <__aeabi_dcmple>
 800d3e0:	2800      	cmp	r0, #0
 800d3e2:	d06f      	beq.n	800d4c4 <_strtod_l+0xa34>
 800d3e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d17a      	bne.n	800d4e0 <_strtod_l+0xa50>
 800d3ea:	f1ba 0f00 	cmp.w	sl, #0
 800d3ee:	d158      	bne.n	800d4a2 <_strtod_l+0xa12>
 800d3f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d15a      	bne.n	800d4b0 <_strtod_l+0xa20>
 800d3fa:	4b64      	ldr	r3, [pc, #400]	@ (800d58c <_strtod_l+0xafc>)
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	4630      	mov	r0, r6
 800d400:	4639      	mov	r1, r7
 800d402:	f7f3 fb6b 	bl	8000adc <__aeabi_dcmplt>
 800d406:	2800      	cmp	r0, #0
 800d408:	d159      	bne.n	800d4be <_strtod_l+0xa2e>
 800d40a:	4630      	mov	r0, r6
 800d40c:	4639      	mov	r1, r7
 800d40e:	4b60      	ldr	r3, [pc, #384]	@ (800d590 <_strtod_l+0xb00>)
 800d410:	2200      	movs	r2, #0
 800d412:	f7f3 f8f1 	bl	80005f8 <__aeabi_dmul>
 800d416:	4606      	mov	r6, r0
 800d418:	460f      	mov	r7, r1
 800d41a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d41e:	9606      	str	r6, [sp, #24]
 800d420:	9307      	str	r3, [sp, #28]
 800d422:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d426:	4d57      	ldr	r5, [pc, #348]	@ (800d584 <_strtod_l+0xaf4>)
 800d428:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d42c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d42e:	401d      	ands	r5, r3
 800d430:	4b58      	ldr	r3, [pc, #352]	@ (800d594 <_strtod_l+0xb04>)
 800d432:	429d      	cmp	r5, r3
 800d434:	f040 80b2 	bne.w	800d59c <_strtod_l+0xb0c>
 800d438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d43a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d43e:	ec4b ab10 	vmov	d0, sl, fp
 800d442:	f7ff f9c7 	bl	800c7d4 <__ulp>
 800d446:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d44a:	ec51 0b10 	vmov	r0, r1, d0
 800d44e:	f7f3 f8d3 	bl	80005f8 <__aeabi_dmul>
 800d452:	4652      	mov	r2, sl
 800d454:	465b      	mov	r3, fp
 800d456:	f7f2 ff19 	bl	800028c <__adddf3>
 800d45a:	460b      	mov	r3, r1
 800d45c:	4949      	ldr	r1, [pc, #292]	@ (800d584 <_strtod_l+0xaf4>)
 800d45e:	4a4e      	ldr	r2, [pc, #312]	@ (800d598 <_strtod_l+0xb08>)
 800d460:	4019      	ands	r1, r3
 800d462:	4291      	cmp	r1, r2
 800d464:	4682      	mov	sl, r0
 800d466:	d942      	bls.n	800d4ee <_strtod_l+0xa5e>
 800d468:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d46a:	4b47      	ldr	r3, [pc, #284]	@ (800d588 <_strtod_l+0xaf8>)
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d103      	bne.n	800d478 <_strtod_l+0x9e8>
 800d470:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d472:	3301      	adds	r3, #1
 800d474:	f43f ad2f 	beq.w	800ced6 <_strtod_l+0x446>
 800d478:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d588 <_strtod_l+0xaf8>
 800d47c:	f04f 3aff 	mov.w	sl, #4294967295
 800d480:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d482:	9805      	ldr	r0, [sp, #20]
 800d484:	f7fe fe7a 	bl	800c17c <_Bfree>
 800d488:	9805      	ldr	r0, [sp, #20]
 800d48a:	4649      	mov	r1, r9
 800d48c:	f7fe fe76 	bl	800c17c <_Bfree>
 800d490:	9805      	ldr	r0, [sp, #20]
 800d492:	4641      	mov	r1, r8
 800d494:	f7fe fe72 	bl	800c17c <_Bfree>
 800d498:	9805      	ldr	r0, [sp, #20]
 800d49a:	4621      	mov	r1, r4
 800d49c:	f7fe fe6e 	bl	800c17c <_Bfree>
 800d4a0:	e619      	b.n	800d0d6 <_strtod_l+0x646>
 800d4a2:	f1ba 0f01 	cmp.w	sl, #1
 800d4a6:	d103      	bne.n	800d4b0 <_strtod_l+0xa20>
 800d4a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	f43f ada6 	beq.w	800cffc <_strtod_l+0x56c>
 800d4b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d560 <_strtod_l+0xad0>
 800d4b4:	4f35      	ldr	r7, [pc, #212]	@ (800d58c <_strtod_l+0xafc>)
 800d4b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4ba:	2600      	movs	r6, #0
 800d4bc:	e7b1      	b.n	800d422 <_strtod_l+0x992>
 800d4be:	4f34      	ldr	r7, [pc, #208]	@ (800d590 <_strtod_l+0xb00>)
 800d4c0:	2600      	movs	r6, #0
 800d4c2:	e7aa      	b.n	800d41a <_strtod_l+0x98a>
 800d4c4:	4b32      	ldr	r3, [pc, #200]	@ (800d590 <_strtod_l+0xb00>)
 800d4c6:	4630      	mov	r0, r6
 800d4c8:	4639      	mov	r1, r7
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	f7f3 f894 	bl	80005f8 <__aeabi_dmul>
 800d4d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4d2:	4606      	mov	r6, r0
 800d4d4:	460f      	mov	r7, r1
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d09f      	beq.n	800d41a <_strtod_l+0x98a>
 800d4da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d4de:	e7a0      	b.n	800d422 <_strtod_l+0x992>
 800d4e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d568 <_strtod_l+0xad8>
 800d4e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4e8:	ec57 6b17 	vmov	r6, r7, d7
 800d4ec:	e799      	b.n	800d422 <_strtod_l+0x992>
 800d4ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d4f2:	9b08      	ldr	r3, [sp, #32]
 800d4f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d1c1      	bne.n	800d480 <_strtod_l+0x9f0>
 800d4fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d500:	0d1b      	lsrs	r3, r3, #20
 800d502:	051b      	lsls	r3, r3, #20
 800d504:	429d      	cmp	r5, r3
 800d506:	d1bb      	bne.n	800d480 <_strtod_l+0x9f0>
 800d508:	4630      	mov	r0, r6
 800d50a:	4639      	mov	r1, r7
 800d50c:	f7f3 fbd4 	bl	8000cb8 <__aeabi_d2lz>
 800d510:	f7f3 f844 	bl	800059c <__aeabi_l2d>
 800d514:	4602      	mov	r2, r0
 800d516:	460b      	mov	r3, r1
 800d518:	4630      	mov	r0, r6
 800d51a:	4639      	mov	r1, r7
 800d51c:	f7f2 feb4 	bl	8000288 <__aeabi_dsub>
 800d520:	460b      	mov	r3, r1
 800d522:	4602      	mov	r2, r0
 800d524:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d528:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d52c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d52e:	ea46 060a 	orr.w	r6, r6, sl
 800d532:	431e      	orrs	r6, r3
 800d534:	d06f      	beq.n	800d616 <_strtod_l+0xb86>
 800d536:	a30e      	add	r3, pc, #56	@ (adr r3, 800d570 <_strtod_l+0xae0>)
 800d538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d53c:	f7f3 face 	bl	8000adc <__aeabi_dcmplt>
 800d540:	2800      	cmp	r0, #0
 800d542:	f47f acd3 	bne.w	800ceec <_strtod_l+0x45c>
 800d546:	a30c      	add	r3, pc, #48	@ (adr r3, 800d578 <_strtod_l+0xae8>)
 800d548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d54c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d550:	f7f3 fae2 	bl	8000b18 <__aeabi_dcmpgt>
 800d554:	2800      	cmp	r0, #0
 800d556:	d093      	beq.n	800d480 <_strtod_l+0x9f0>
 800d558:	e4c8      	b.n	800ceec <_strtod_l+0x45c>
 800d55a:	bf00      	nop
 800d55c:	f3af 8000 	nop.w
 800d560:	00000000 	.word	0x00000000
 800d564:	bff00000 	.word	0xbff00000
 800d568:	00000000 	.word	0x00000000
 800d56c:	3ff00000 	.word	0x3ff00000
 800d570:	94a03595 	.word	0x94a03595
 800d574:	3fdfffff 	.word	0x3fdfffff
 800d578:	35afe535 	.word	0x35afe535
 800d57c:	3fe00000 	.word	0x3fe00000
 800d580:	000fffff 	.word	0x000fffff
 800d584:	7ff00000 	.word	0x7ff00000
 800d588:	7fefffff 	.word	0x7fefffff
 800d58c:	3ff00000 	.word	0x3ff00000
 800d590:	3fe00000 	.word	0x3fe00000
 800d594:	7fe00000 	.word	0x7fe00000
 800d598:	7c9fffff 	.word	0x7c9fffff
 800d59c:	9b08      	ldr	r3, [sp, #32]
 800d59e:	b323      	cbz	r3, 800d5ea <_strtod_l+0xb5a>
 800d5a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d5a4:	d821      	bhi.n	800d5ea <_strtod_l+0xb5a>
 800d5a6:	a328      	add	r3, pc, #160	@ (adr r3, 800d648 <_strtod_l+0xbb8>)
 800d5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ac:	4630      	mov	r0, r6
 800d5ae:	4639      	mov	r1, r7
 800d5b0:	f7f3 fa9e 	bl	8000af0 <__aeabi_dcmple>
 800d5b4:	b1a0      	cbz	r0, 800d5e0 <_strtod_l+0xb50>
 800d5b6:	4639      	mov	r1, r7
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	f7f3 faf5 	bl	8000ba8 <__aeabi_d2uiz>
 800d5be:	2801      	cmp	r0, #1
 800d5c0:	bf38      	it	cc
 800d5c2:	2001      	movcc	r0, #1
 800d5c4:	f7f2 ff9e 	bl	8000504 <__aeabi_ui2d>
 800d5c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5ca:	4606      	mov	r6, r0
 800d5cc:	460f      	mov	r7, r1
 800d5ce:	b9fb      	cbnz	r3, 800d610 <_strtod_l+0xb80>
 800d5d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5d4:	9014      	str	r0, [sp, #80]	@ 0x50
 800d5d6:	9315      	str	r3, [sp, #84]	@ 0x54
 800d5d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d5dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d5e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d5e6:	1b5b      	subs	r3, r3, r5
 800d5e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800d5ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d5ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d5f2:	f7ff f8ef 	bl	800c7d4 <__ulp>
 800d5f6:	4650      	mov	r0, sl
 800d5f8:	ec53 2b10 	vmov	r2, r3, d0
 800d5fc:	4659      	mov	r1, fp
 800d5fe:	f7f2 fffb 	bl	80005f8 <__aeabi_dmul>
 800d602:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d606:	f7f2 fe41 	bl	800028c <__adddf3>
 800d60a:	4682      	mov	sl, r0
 800d60c:	468b      	mov	fp, r1
 800d60e:	e770      	b.n	800d4f2 <_strtod_l+0xa62>
 800d610:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d614:	e7e0      	b.n	800d5d8 <_strtod_l+0xb48>
 800d616:	a30e      	add	r3, pc, #56	@ (adr r3, 800d650 <_strtod_l+0xbc0>)
 800d618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61c:	f7f3 fa5e 	bl	8000adc <__aeabi_dcmplt>
 800d620:	e798      	b.n	800d554 <_strtod_l+0xac4>
 800d622:	2300      	movs	r3, #0
 800d624:	930e      	str	r3, [sp, #56]	@ 0x38
 800d626:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d628:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d62a:	6013      	str	r3, [r2, #0]
 800d62c:	f7ff ba6d 	b.w	800cb0a <_strtod_l+0x7a>
 800d630:	2a65      	cmp	r2, #101	@ 0x65
 800d632:	f43f ab68 	beq.w	800cd06 <_strtod_l+0x276>
 800d636:	2a45      	cmp	r2, #69	@ 0x45
 800d638:	f43f ab65 	beq.w	800cd06 <_strtod_l+0x276>
 800d63c:	2301      	movs	r3, #1
 800d63e:	f7ff bba0 	b.w	800cd82 <_strtod_l+0x2f2>
 800d642:	bf00      	nop
 800d644:	f3af 8000 	nop.w
 800d648:	ffc00000 	.word	0xffc00000
 800d64c:	41dfffff 	.word	0x41dfffff
 800d650:	94a03595 	.word	0x94a03595
 800d654:	3fcfffff 	.word	0x3fcfffff

0800d658 <_strtod_r>:
 800d658:	4b01      	ldr	r3, [pc, #4]	@ (800d660 <_strtod_r+0x8>)
 800d65a:	f7ff ba19 	b.w	800ca90 <_strtod_l>
 800d65e:	bf00      	nop
 800d660:	200000d4 	.word	0x200000d4

0800d664 <_strtol_l.isra.0>:
 800d664:	2b24      	cmp	r3, #36	@ 0x24
 800d666:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d66a:	4686      	mov	lr, r0
 800d66c:	4690      	mov	r8, r2
 800d66e:	d801      	bhi.n	800d674 <_strtol_l.isra.0+0x10>
 800d670:	2b01      	cmp	r3, #1
 800d672:	d106      	bne.n	800d682 <_strtol_l.isra.0+0x1e>
 800d674:	f7fd fe5c 	bl	800b330 <__errno>
 800d678:	2316      	movs	r3, #22
 800d67a:	6003      	str	r3, [r0, #0]
 800d67c:	2000      	movs	r0, #0
 800d67e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d682:	4834      	ldr	r0, [pc, #208]	@ (800d754 <_strtol_l.isra.0+0xf0>)
 800d684:	460d      	mov	r5, r1
 800d686:	462a      	mov	r2, r5
 800d688:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d68c:	5d06      	ldrb	r6, [r0, r4]
 800d68e:	f016 0608 	ands.w	r6, r6, #8
 800d692:	d1f8      	bne.n	800d686 <_strtol_l.isra.0+0x22>
 800d694:	2c2d      	cmp	r4, #45	@ 0x2d
 800d696:	d110      	bne.n	800d6ba <_strtol_l.isra.0+0x56>
 800d698:	782c      	ldrb	r4, [r5, #0]
 800d69a:	2601      	movs	r6, #1
 800d69c:	1c95      	adds	r5, r2, #2
 800d69e:	f033 0210 	bics.w	r2, r3, #16
 800d6a2:	d115      	bne.n	800d6d0 <_strtol_l.isra.0+0x6c>
 800d6a4:	2c30      	cmp	r4, #48	@ 0x30
 800d6a6:	d10d      	bne.n	800d6c4 <_strtol_l.isra.0+0x60>
 800d6a8:	782a      	ldrb	r2, [r5, #0]
 800d6aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d6ae:	2a58      	cmp	r2, #88	@ 0x58
 800d6b0:	d108      	bne.n	800d6c4 <_strtol_l.isra.0+0x60>
 800d6b2:	786c      	ldrb	r4, [r5, #1]
 800d6b4:	3502      	adds	r5, #2
 800d6b6:	2310      	movs	r3, #16
 800d6b8:	e00a      	b.n	800d6d0 <_strtol_l.isra.0+0x6c>
 800d6ba:	2c2b      	cmp	r4, #43	@ 0x2b
 800d6bc:	bf04      	itt	eq
 800d6be:	782c      	ldrbeq	r4, [r5, #0]
 800d6c0:	1c95      	addeq	r5, r2, #2
 800d6c2:	e7ec      	b.n	800d69e <_strtol_l.isra.0+0x3a>
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d1f6      	bne.n	800d6b6 <_strtol_l.isra.0+0x52>
 800d6c8:	2c30      	cmp	r4, #48	@ 0x30
 800d6ca:	bf14      	ite	ne
 800d6cc:	230a      	movne	r3, #10
 800d6ce:	2308      	moveq	r3, #8
 800d6d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d6d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d6d8:	2200      	movs	r2, #0
 800d6da:	fbbc f9f3 	udiv	r9, ip, r3
 800d6de:	4610      	mov	r0, r2
 800d6e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800d6e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d6e8:	2f09      	cmp	r7, #9
 800d6ea:	d80f      	bhi.n	800d70c <_strtol_l.isra.0+0xa8>
 800d6ec:	463c      	mov	r4, r7
 800d6ee:	42a3      	cmp	r3, r4
 800d6f0:	dd1b      	ble.n	800d72a <_strtol_l.isra.0+0xc6>
 800d6f2:	1c57      	adds	r7, r2, #1
 800d6f4:	d007      	beq.n	800d706 <_strtol_l.isra.0+0xa2>
 800d6f6:	4581      	cmp	r9, r0
 800d6f8:	d314      	bcc.n	800d724 <_strtol_l.isra.0+0xc0>
 800d6fa:	d101      	bne.n	800d700 <_strtol_l.isra.0+0x9c>
 800d6fc:	45a2      	cmp	sl, r4
 800d6fe:	db11      	blt.n	800d724 <_strtol_l.isra.0+0xc0>
 800d700:	fb00 4003 	mla	r0, r0, r3, r4
 800d704:	2201      	movs	r2, #1
 800d706:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d70a:	e7eb      	b.n	800d6e4 <_strtol_l.isra.0+0x80>
 800d70c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d710:	2f19      	cmp	r7, #25
 800d712:	d801      	bhi.n	800d718 <_strtol_l.isra.0+0xb4>
 800d714:	3c37      	subs	r4, #55	@ 0x37
 800d716:	e7ea      	b.n	800d6ee <_strtol_l.isra.0+0x8a>
 800d718:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d71c:	2f19      	cmp	r7, #25
 800d71e:	d804      	bhi.n	800d72a <_strtol_l.isra.0+0xc6>
 800d720:	3c57      	subs	r4, #87	@ 0x57
 800d722:	e7e4      	b.n	800d6ee <_strtol_l.isra.0+0x8a>
 800d724:	f04f 32ff 	mov.w	r2, #4294967295
 800d728:	e7ed      	b.n	800d706 <_strtol_l.isra.0+0xa2>
 800d72a:	1c53      	adds	r3, r2, #1
 800d72c:	d108      	bne.n	800d740 <_strtol_l.isra.0+0xdc>
 800d72e:	2322      	movs	r3, #34	@ 0x22
 800d730:	f8ce 3000 	str.w	r3, [lr]
 800d734:	4660      	mov	r0, ip
 800d736:	f1b8 0f00 	cmp.w	r8, #0
 800d73a:	d0a0      	beq.n	800d67e <_strtol_l.isra.0+0x1a>
 800d73c:	1e69      	subs	r1, r5, #1
 800d73e:	e006      	b.n	800d74e <_strtol_l.isra.0+0xea>
 800d740:	b106      	cbz	r6, 800d744 <_strtol_l.isra.0+0xe0>
 800d742:	4240      	negs	r0, r0
 800d744:	f1b8 0f00 	cmp.w	r8, #0
 800d748:	d099      	beq.n	800d67e <_strtol_l.isra.0+0x1a>
 800d74a:	2a00      	cmp	r2, #0
 800d74c:	d1f6      	bne.n	800d73c <_strtol_l.isra.0+0xd8>
 800d74e:	f8c8 1000 	str.w	r1, [r8]
 800d752:	e794      	b.n	800d67e <_strtol_l.isra.0+0x1a>
 800d754:	0800f231 	.word	0x0800f231

0800d758 <_strtol_r>:
 800d758:	f7ff bf84 	b.w	800d664 <_strtol_l.isra.0>

0800d75c <__ssputs_r>:
 800d75c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d760:	688e      	ldr	r6, [r1, #8]
 800d762:	461f      	mov	r7, r3
 800d764:	42be      	cmp	r6, r7
 800d766:	680b      	ldr	r3, [r1, #0]
 800d768:	4682      	mov	sl, r0
 800d76a:	460c      	mov	r4, r1
 800d76c:	4690      	mov	r8, r2
 800d76e:	d82d      	bhi.n	800d7cc <__ssputs_r+0x70>
 800d770:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d774:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d778:	d026      	beq.n	800d7c8 <__ssputs_r+0x6c>
 800d77a:	6965      	ldr	r5, [r4, #20]
 800d77c:	6909      	ldr	r1, [r1, #16]
 800d77e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d782:	eba3 0901 	sub.w	r9, r3, r1
 800d786:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d78a:	1c7b      	adds	r3, r7, #1
 800d78c:	444b      	add	r3, r9
 800d78e:	106d      	asrs	r5, r5, #1
 800d790:	429d      	cmp	r5, r3
 800d792:	bf38      	it	cc
 800d794:	461d      	movcc	r5, r3
 800d796:	0553      	lsls	r3, r2, #21
 800d798:	d527      	bpl.n	800d7ea <__ssputs_r+0x8e>
 800d79a:	4629      	mov	r1, r5
 800d79c:	f7fc fcce 	bl	800a13c <_malloc_r>
 800d7a0:	4606      	mov	r6, r0
 800d7a2:	b360      	cbz	r0, 800d7fe <__ssputs_r+0xa2>
 800d7a4:	6921      	ldr	r1, [r4, #16]
 800d7a6:	464a      	mov	r2, r9
 800d7a8:	f7fd fdef 	bl	800b38a <memcpy>
 800d7ac:	89a3      	ldrh	r3, [r4, #12]
 800d7ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d7b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7b6:	81a3      	strh	r3, [r4, #12]
 800d7b8:	6126      	str	r6, [r4, #16]
 800d7ba:	6165      	str	r5, [r4, #20]
 800d7bc:	444e      	add	r6, r9
 800d7be:	eba5 0509 	sub.w	r5, r5, r9
 800d7c2:	6026      	str	r6, [r4, #0]
 800d7c4:	60a5      	str	r5, [r4, #8]
 800d7c6:	463e      	mov	r6, r7
 800d7c8:	42be      	cmp	r6, r7
 800d7ca:	d900      	bls.n	800d7ce <__ssputs_r+0x72>
 800d7cc:	463e      	mov	r6, r7
 800d7ce:	6820      	ldr	r0, [r4, #0]
 800d7d0:	4632      	mov	r2, r6
 800d7d2:	4641      	mov	r1, r8
 800d7d4:	f000 f9c6 	bl	800db64 <memmove>
 800d7d8:	68a3      	ldr	r3, [r4, #8]
 800d7da:	1b9b      	subs	r3, r3, r6
 800d7dc:	60a3      	str	r3, [r4, #8]
 800d7de:	6823      	ldr	r3, [r4, #0]
 800d7e0:	4433      	add	r3, r6
 800d7e2:	6023      	str	r3, [r4, #0]
 800d7e4:	2000      	movs	r0, #0
 800d7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ea:	462a      	mov	r2, r5
 800d7ec:	f000 fd59 	bl	800e2a2 <_realloc_r>
 800d7f0:	4606      	mov	r6, r0
 800d7f2:	2800      	cmp	r0, #0
 800d7f4:	d1e0      	bne.n	800d7b8 <__ssputs_r+0x5c>
 800d7f6:	6921      	ldr	r1, [r4, #16]
 800d7f8:	4650      	mov	r0, sl
 800d7fa:	f7fe fc35 	bl	800c068 <_free_r>
 800d7fe:	230c      	movs	r3, #12
 800d800:	f8ca 3000 	str.w	r3, [sl]
 800d804:	89a3      	ldrh	r3, [r4, #12]
 800d806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d80a:	81a3      	strh	r3, [r4, #12]
 800d80c:	f04f 30ff 	mov.w	r0, #4294967295
 800d810:	e7e9      	b.n	800d7e6 <__ssputs_r+0x8a>
	...

0800d814 <_svfiprintf_r>:
 800d814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d818:	4698      	mov	r8, r3
 800d81a:	898b      	ldrh	r3, [r1, #12]
 800d81c:	061b      	lsls	r3, r3, #24
 800d81e:	b09d      	sub	sp, #116	@ 0x74
 800d820:	4607      	mov	r7, r0
 800d822:	460d      	mov	r5, r1
 800d824:	4614      	mov	r4, r2
 800d826:	d510      	bpl.n	800d84a <_svfiprintf_r+0x36>
 800d828:	690b      	ldr	r3, [r1, #16]
 800d82a:	b973      	cbnz	r3, 800d84a <_svfiprintf_r+0x36>
 800d82c:	2140      	movs	r1, #64	@ 0x40
 800d82e:	f7fc fc85 	bl	800a13c <_malloc_r>
 800d832:	6028      	str	r0, [r5, #0]
 800d834:	6128      	str	r0, [r5, #16]
 800d836:	b930      	cbnz	r0, 800d846 <_svfiprintf_r+0x32>
 800d838:	230c      	movs	r3, #12
 800d83a:	603b      	str	r3, [r7, #0]
 800d83c:	f04f 30ff 	mov.w	r0, #4294967295
 800d840:	b01d      	add	sp, #116	@ 0x74
 800d842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d846:	2340      	movs	r3, #64	@ 0x40
 800d848:	616b      	str	r3, [r5, #20]
 800d84a:	2300      	movs	r3, #0
 800d84c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d84e:	2320      	movs	r3, #32
 800d850:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d854:	f8cd 800c 	str.w	r8, [sp, #12]
 800d858:	2330      	movs	r3, #48	@ 0x30
 800d85a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d9f8 <_svfiprintf_r+0x1e4>
 800d85e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d862:	f04f 0901 	mov.w	r9, #1
 800d866:	4623      	mov	r3, r4
 800d868:	469a      	mov	sl, r3
 800d86a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d86e:	b10a      	cbz	r2, 800d874 <_svfiprintf_r+0x60>
 800d870:	2a25      	cmp	r2, #37	@ 0x25
 800d872:	d1f9      	bne.n	800d868 <_svfiprintf_r+0x54>
 800d874:	ebba 0b04 	subs.w	fp, sl, r4
 800d878:	d00b      	beq.n	800d892 <_svfiprintf_r+0x7e>
 800d87a:	465b      	mov	r3, fp
 800d87c:	4622      	mov	r2, r4
 800d87e:	4629      	mov	r1, r5
 800d880:	4638      	mov	r0, r7
 800d882:	f7ff ff6b 	bl	800d75c <__ssputs_r>
 800d886:	3001      	adds	r0, #1
 800d888:	f000 80a7 	beq.w	800d9da <_svfiprintf_r+0x1c6>
 800d88c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d88e:	445a      	add	r2, fp
 800d890:	9209      	str	r2, [sp, #36]	@ 0x24
 800d892:	f89a 3000 	ldrb.w	r3, [sl]
 800d896:	2b00      	cmp	r3, #0
 800d898:	f000 809f 	beq.w	800d9da <_svfiprintf_r+0x1c6>
 800d89c:	2300      	movs	r3, #0
 800d89e:	f04f 32ff 	mov.w	r2, #4294967295
 800d8a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8a6:	f10a 0a01 	add.w	sl, sl, #1
 800d8aa:	9304      	str	r3, [sp, #16]
 800d8ac:	9307      	str	r3, [sp, #28]
 800d8ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8b4:	4654      	mov	r4, sl
 800d8b6:	2205      	movs	r2, #5
 800d8b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8bc:	484e      	ldr	r0, [pc, #312]	@ (800d9f8 <_svfiprintf_r+0x1e4>)
 800d8be:	f7f2 fc87 	bl	80001d0 <memchr>
 800d8c2:	9a04      	ldr	r2, [sp, #16]
 800d8c4:	b9d8      	cbnz	r0, 800d8fe <_svfiprintf_r+0xea>
 800d8c6:	06d0      	lsls	r0, r2, #27
 800d8c8:	bf44      	itt	mi
 800d8ca:	2320      	movmi	r3, #32
 800d8cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8d0:	0711      	lsls	r1, r2, #28
 800d8d2:	bf44      	itt	mi
 800d8d4:	232b      	movmi	r3, #43	@ 0x2b
 800d8d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8da:	f89a 3000 	ldrb.w	r3, [sl]
 800d8de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8e0:	d015      	beq.n	800d90e <_svfiprintf_r+0xfa>
 800d8e2:	9a07      	ldr	r2, [sp, #28]
 800d8e4:	4654      	mov	r4, sl
 800d8e6:	2000      	movs	r0, #0
 800d8e8:	f04f 0c0a 	mov.w	ip, #10
 800d8ec:	4621      	mov	r1, r4
 800d8ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8f2:	3b30      	subs	r3, #48	@ 0x30
 800d8f4:	2b09      	cmp	r3, #9
 800d8f6:	d94b      	bls.n	800d990 <_svfiprintf_r+0x17c>
 800d8f8:	b1b0      	cbz	r0, 800d928 <_svfiprintf_r+0x114>
 800d8fa:	9207      	str	r2, [sp, #28]
 800d8fc:	e014      	b.n	800d928 <_svfiprintf_r+0x114>
 800d8fe:	eba0 0308 	sub.w	r3, r0, r8
 800d902:	fa09 f303 	lsl.w	r3, r9, r3
 800d906:	4313      	orrs	r3, r2
 800d908:	9304      	str	r3, [sp, #16]
 800d90a:	46a2      	mov	sl, r4
 800d90c:	e7d2      	b.n	800d8b4 <_svfiprintf_r+0xa0>
 800d90e:	9b03      	ldr	r3, [sp, #12]
 800d910:	1d19      	adds	r1, r3, #4
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	9103      	str	r1, [sp, #12]
 800d916:	2b00      	cmp	r3, #0
 800d918:	bfbb      	ittet	lt
 800d91a:	425b      	neglt	r3, r3
 800d91c:	f042 0202 	orrlt.w	r2, r2, #2
 800d920:	9307      	strge	r3, [sp, #28]
 800d922:	9307      	strlt	r3, [sp, #28]
 800d924:	bfb8      	it	lt
 800d926:	9204      	strlt	r2, [sp, #16]
 800d928:	7823      	ldrb	r3, [r4, #0]
 800d92a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d92c:	d10a      	bne.n	800d944 <_svfiprintf_r+0x130>
 800d92e:	7863      	ldrb	r3, [r4, #1]
 800d930:	2b2a      	cmp	r3, #42	@ 0x2a
 800d932:	d132      	bne.n	800d99a <_svfiprintf_r+0x186>
 800d934:	9b03      	ldr	r3, [sp, #12]
 800d936:	1d1a      	adds	r2, r3, #4
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	9203      	str	r2, [sp, #12]
 800d93c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d940:	3402      	adds	r4, #2
 800d942:	9305      	str	r3, [sp, #20]
 800d944:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800da08 <_svfiprintf_r+0x1f4>
 800d948:	7821      	ldrb	r1, [r4, #0]
 800d94a:	2203      	movs	r2, #3
 800d94c:	4650      	mov	r0, sl
 800d94e:	f7f2 fc3f 	bl	80001d0 <memchr>
 800d952:	b138      	cbz	r0, 800d964 <_svfiprintf_r+0x150>
 800d954:	9b04      	ldr	r3, [sp, #16]
 800d956:	eba0 000a 	sub.w	r0, r0, sl
 800d95a:	2240      	movs	r2, #64	@ 0x40
 800d95c:	4082      	lsls	r2, r0
 800d95e:	4313      	orrs	r3, r2
 800d960:	3401      	adds	r4, #1
 800d962:	9304      	str	r3, [sp, #16]
 800d964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d968:	4824      	ldr	r0, [pc, #144]	@ (800d9fc <_svfiprintf_r+0x1e8>)
 800d96a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d96e:	2206      	movs	r2, #6
 800d970:	f7f2 fc2e 	bl	80001d0 <memchr>
 800d974:	2800      	cmp	r0, #0
 800d976:	d036      	beq.n	800d9e6 <_svfiprintf_r+0x1d2>
 800d978:	4b21      	ldr	r3, [pc, #132]	@ (800da00 <_svfiprintf_r+0x1ec>)
 800d97a:	bb1b      	cbnz	r3, 800d9c4 <_svfiprintf_r+0x1b0>
 800d97c:	9b03      	ldr	r3, [sp, #12]
 800d97e:	3307      	adds	r3, #7
 800d980:	f023 0307 	bic.w	r3, r3, #7
 800d984:	3308      	adds	r3, #8
 800d986:	9303      	str	r3, [sp, #12]
 800d988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d98a:	4433      	add	r3, r6
 800d98c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d98e:	e76a      	b.n	800d866 <_svfiprintf_r+0x52>
 800d990:	fb0c 3202 	mla	r2, ip, r2, r3
 800d994:	460c      	mov	r4, r1
 800d996:	2001      	movs	r0, #1
 800d998:	e7a8      	b.n	800d8ec <_svfiprintf_r+0xd8>
 800d99a:	2300      	movs	r3, #0
 800d99c:	3401      	adds	r4, #1
 800d99e:	9305      	str	r3, [sp, #20]
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	f04f 0c0a 	mov.w	ip, #10
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9ac:	3a30      	subs	r2, #48	@ 0x30
 800d9ae:	2a09      	cmp	r2, #9
 800d9b0:	d903      	bls.n	800d9ba <_svfiprintf_r+0x1a6>
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d0c6      	beq.n	800d944 <_svfiprintf_r+0x130>
 800d9b6:	9105      	str	r1, [sp, #20]
 800d9b8:	e7c4      	b.n	800d944 <_svfiprintf_r+0x130>
 800d9ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9be:	4604      	mov	r4, r0
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	e7f0      	b.n	800d9a6 <_svfiprintf_r+0x192>
 800d9c4:	ab03      	add	r3, sp, #12
 800d9c6:	9300      	str	r3, [sp, #0]
 800d9c8:	462a      	mov	r2, r5
 800d9ca:	4b0e      	ldr	r3, [pc, #56]	@ (800da04 <_svfiprintf_r+0x1f0>)
 800d9cc:	a904      	add	r1, sp, #16
 800d9ce:	4638      	mov	r0, r7
 800d9d0:	f7fc fce0 	bl	800a394 <_printf_float>
 800d9d4:	1c42      	adds	r2, r0, #1
 800d9d6:	4606      	mov	r6, r0
 800d9d8:	d1d6      	bne.n	800d988 <_svfiprintf_r+0x174>
 800d9da:	89ab      	ldrh	r3, [r5, #12]
 800d9dc:	065b      	lsls	r3, r3, #25
 800d9de:	f53f af2d 	bmi.w	800d83c <_svfiprintf_r+0x28>
 800d9e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9e4:	e72c      	b.n	800d840 <_svfiprintf_r+0x2c>
 800d9e6:	ab03      	add	r3, sp, #12
 800d9e8:	9300      	str	r3, [sp, #0]
 800d9ea:	462a      	mov	r2, r5
 800d9ec:	4b05      	ldr	r3, [pc, #20]	@ (800da04 <_svfiprintf_r+0x1f0>)
 800d9ee:	a904      	add	r1, sp, #16
 800d9f0:	4638      	mov	r0, r7
 800d9f2:	f7fc ff67 	bl	800a8c4 <_printf_i>
 800d9f6:	e7ed      	b.n	800d9d4 <_svfiprintf_r+0x1c0>
 800d9f8:	0800f02d 	.word	0x0800f02d
 800d9fc:	0800f037 	.word	0x0800f037
 800da00:	0800a395 	.word	0x0800a395
 800da04:	0800d75d 	.word	0x0800d75d
 800da08:	0800f033 	.word	0x0800f033

0800da0c <__sflush_r>:
 800da0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da14:	0716      	lsls	r6, r2, #28
 800da16:	4605      	mov	r5, r0
 800da18:	460c      	mov	r4, r1
 800da1a:	d454      	bmi.n	800dac6 <__sflush_r+0xba>
 800da1c:	684b      	ldr	r3, [r1, #4]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	dc02      	bgt.n	800da28 <__sflush_r+0x1c>
 800da22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da24:	2b00      	cmp	r3, #0
 800da26:	dd48      	ble.n	800daba <__sflush_r+0xae>
 800da28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da2a:	2e00      	cmp	r6, #0
 800da2c:	d045      	beq.n	800daba <__sflush_r+0xae>
 800da2e:	2300      	movs	r3, #0
 800da30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da34:	682f      	ldr	r7, [r5, #0]
 800da36:	6a21      	ldr	r1, [r4, #32]
 800da38:	602b      	str	r3, [r5, #0]
 800da3a:	d030      	beq.n	800da9e <__sflush_r+0x92>
 800da3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da3e:	89a3      	ldrh	r3, [r4, #12]
 800da40:	0759      	lsls	r1, r3, #29
 800da42:	d505      	bpl.n	800da50 <__sflush_r+0x44>
 800da44:	6863      	ldr	r3, [r4, #4]
 800da46:	1ad2      	subs	r2, r2, r3
 800da48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da4a:	b10b      	cbz	r3, 800da50 <__sflush_r+0x44>
 800da4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da4e:	1ad2      	subs	r2, r2, r3
 800da50:	2300      	movs	r3, #0
 800da52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da54:	6a21      	ldr	r1, [r4, #32]
 800da56:	4628      	mov	r0, r5
 800da58:	47b0      	blx	r6
 800da5a:	1c43      	adds	r3, r0, #1
 800da5c:	89a3      	ldrh	r3, [r4, #12]
 800da5e:	d106      	bne.n	800da6e <__sflush_r+0x62>
 800da60:	6829      	ldr	r1, [r5, #0]
 800da62:	291d      	cmp	r1, #29
 800da64:	d82b      	bhi.n	800dabe <__sflush_r+0xb2>
 800da66:	4a2a      	ldr	r2, [pc, #168]	@ (800db10 <__sflush_r+0x104>)
 800da68:	40ca      	lsrs	r2, r1
 800da6a:	07d6      	lsls	r6, r2, #31
 800da6c:	d527      	bpl.n	800dabe <__sflush_r+0xb2>
 800da6e:	2200      	movs	r2, #0
 800da70:	6062      	str	r2, [r4, #4]
 800da72:	04d9      	lsls	r1, r3, #19
 800da74:	6922      	ldr	r2, [r4, #16]
 800da76:	6022      	str	r2, [r4, #0]
 800da78:	d504      	bpl.n	800da84 <__sflush_r+0x78>
 800da7a:	1c42      	adds	r2, r0, #1
 800da7c:	d101      	bne.n	800da82 <__sflush_r+0x76>
 800da7e:	682b      	ldr	r3, [r5, #0]
 800da80:	b903      	cbnz	r3, 800da84 <__sflush_r+0x78>
 800da82:	6560      	str	r0, [r4, #84]	@ 0x54
 800da84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da86:	602f      	str	r7, [r5, #0]
 800da88:	b1b9      	cbz	r1, 800daba <__sflush_r+0xae>
 800da8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da8e:	4299      	cmp	r1, r3
 800da90:	d002      	beq.n	800da98 <__sflush_r+0x8c>
 800da92:	4628      	mov	r0, r5
 800da94:	f7fe fae8 	bl	800c068 <_free_r>
 800da98:	2300      	movs	r3, #0
 800da9a:	6363      	str	r3, [r4, #52]	@ 0x34
 800da9c:	e00d      	b.n	800daba <__sflush_r+0xae>
 800da9e:	2301      	movs	r3, #1
 800daa0:	4628      	mov	r0, r5
 800daa2:	47b0      	blx	r6
 800daa4:	4602      	mov	r2, r0
 800daa6:	1c50      	adds	r0, r2, #1
 800daa8:	d1c9      	bne.n	800da3e <__sflush_r+0x32>
 800daaa:	682b      	ldr	r3, [r5, #0]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d0c6      	beq.n	800da3e <__sflush_r+0x32>
 800dab0:	2b1d      	cmp	r3, #29
 800dab2:	d001      	beq.n	800dab8 <__sflush_r+0xac>
 800dab4:	2b16      	cmp	r3, #22
 800dab6:	d11e      	bne.n	800daf6 <__sflush_r+0xea>
 800dab8:	602f      	str	r7, [r5, #0]
 800daba:	2000      	movs	r0, #0
 800dabc:	e022      	b.n	800db04 <__sflush_r+0xf8>
 800dabe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dac2:	b21b      	sxth	r3, r3
 800dac4:	e01b      	b.n	800dafe <__sflush_r+0xf2>
 800dac6:	690f      	ldr	r7, [r1, #16]
 800dac8:	2f00      	cmp	r7, #0
 800daca:	d0f6      	beq.n	800daba <__sflush_r+0xae>
 800dacc:	0793      	lsls	r3, r2, #30
 800dace:	680e      	ldr	r6, [r1, #0]
 800dad0:	bf08      	it	eq
 800dad2:	694b      	ldreq	r3, [r1, #20]
 800dad4:	600f      	str	r7, [r1, #0]
 800dad6:	bf18      	it	ne
 800dad8:	2300      	movne	r3, #0
 800dada:	eba6 0807 	sub.w	r8, r6, r7
 800dade:	608b      	str	r3, [r1, #8]
 800dae0:	f1b8 0f00 	cmp.w	r8, #0
 800dae4:	dde9      	ble.n	800daba <__sflush_r+0xae>
 800dae6:	6a21      	ldr	r1, [r4, #32]
 800dae8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800daea:	4643      	mov	r3, r8
 800daec:	463a      	mov	r2, r7
 800daee:	4628      	mov	r0, r5
 800daf0:	47b0      	blx	r6
 800daf2:	2800      	cmp	r0, #0
 800daf4:	dc08      	bgt.n	800db08 <__sflush_r+0xfc>
 800daf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dafa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dafe:	81a3      	strh	r3, [r4, #12]
 800db00:	f04f 30ff 	mov.w	r0, #4294967295
 800db04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db08:	4407      	add	r7, r0
 800db0a:	eba8 0800 	sub.w	r8, r8, r0
 800db0e:	e7e7      	b.n	800dae0 <__sflush_r+0xd4>
 800db10:	20400001 	.word	0x20400001

0800db14 <_fflush_r>:
 800db14:	b538      	push	{r3, r4, r5, lr}
 800db16:	690b      	ldr	r3, [r1, #16]
 800db18:	4605      	mov	r5, r0
 800db1a:	460c      	mov	r4, r1
 800db1c:	b913      	cbnz	r3, 800db24 <_fflush_r+0x10>
 800db1e:	2500      	movs	r5, #0
 800db20:	4628      	mov	r0, r5
 800db22:	bd38      	pop	{r3, r4, r5, pc}
 800db24:	b118      	cbz	r0, 800db2e <_fflush_r+0x1a>
 800db26:	6a03      	ldr	r3, [r0, #32]
 800db28:	b90b      	cbnz	r3, 800db2e <_fflush_r+0x1a>
 800db2a:	f7fd fa83 	bl	800b034 <__sinit>
 800db2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d0f3      	beq.n	800db1e <_fflush_r+0xa>
 800db36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db38:	07d0      	lsls	r0, r2, #31
 800db3a:	d404      	bmi.n	800db46 <_fflush_r+0x32>
 800db3c:	0599      	lsls	r1, r3, #22
 800db3e:	d402      	bmi.n	800db46 <_fflush_r+0x32>
 800db40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db42:	f7fd fc20 	bl	800b386 <__retarget_lock_acquire_recursive>
 800db46:	4628      	mov	r0, r5
 800db48:	4621      	mov	r1, r4
 800db4a:	f7ff ff5f 	bl	800da0c <__sflush_r>
 800db4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db50:	07da      	lsls	r2, r3, #31
 800db52:	4605      	mov	r5, r0
 800db54:	d4e4      	bmi.n	800db20 <_fflush_r+0xc>
 800db56:	89a3      	ldrh	r3, [r4, #12]
 800db58:	059b      	lsls	r3, r3, #22
 800db5a:	d4e1      	bmi.n	800db20 <_fflush_r+0xc>
 800db5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db5e:	f7fd fc13 	bl	800b388 <__retarget_lock_release_recursive>
 800db62:	e7dd      	b.n	800db20 <_fflush_r+0xc>

0800db64 <memmove>:
 800db64:	4288      	cmp	r0, r1
 800db66:	b510      	push	{r4, lr}
 800db68:	eb01 0402 	add.w	r4, r1, r2
 800db6c:	d902      	bls.n	800db74 <memmove+0x10>
 800db6e:	4284      	cmp	r4, r0
 800db70:	4623      	mov	r3, r4
 800db72:	d807      	bhi.n	800db84 <memmove+0x20>
 800db74:	1e43      	subs	r3, r0, #1
 800db76:	42a1      	cmp	r1, r4
 800db78:	d008      	beq.n	800db8c <memmove+0x28>
 800db7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db82:	e7f8      	b.n	800db76 <memmove+0x12>
 800db84:	4402      	add	r2, r0
 800db86:	4601      	mov	r1, r0
 800db88:	428a      	cmp	r2, r1
 800db8a:	d100      	bne.n	800db8e <memmove+0x2a>
 800db8c:	bd10      	pop	{r4, pc}
 800db8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db96:	e7f7      	b.n	800db88 <memmove+0x24>

0800db98 <nan>:
 800db98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dba0 <nan+0x8>
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	00000000 	.word	0x00000000
 800dba4:	7ff80000 	.word	0x7ff80000

0800dba8 <__assert_func>:
 800dba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbaa:	4614      	mov	r4, r2
 800dbac:	461a      	mov	r2, r3
 800dbae:	4b09      	ldr	r3, [pc, #36]	@ (800dbd4 <__assert_func+0x2c>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	4605      	mov	r5, r0
 800dbb4:	68d8      	ldr	r0, [r3, #12]
 800dbb6:	b14c      	cbz	r4, 800dbcc <__assert_func+0x24>
 800dbb8:	4b07      	ldr	r3, [pc, #28]	@ (800dbd8 <__assert_func+0x30>)
 800dbba:	9100      	str	r1, [sp, #0]
 800dbbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dbc0:	4906      	ldr	r1, [pc, #24]	@ (800dbdc <__assert_func+0x34>)
 800dbc2:	462b      	mov	r3, r5
 800dbc4:	f000 fba8 	bl	800e318 <fiprintf>
 800dbc8:	f000 fbb8 	bl	800e33c <abort>
 800dbcc:	4b04      	ldr	r3, [pc, #16]	@ (800dbe0 <__assert_func+0x38>)
 800dbce:	461c      	mov	r4, r3
 800dbd0:	e7f3      	b.n	800dbba <__assert_func+0x12>
 800dbd2:	bf00      	nop
 800dbd4:	20000084 	.word	0x20000084
 800dbd8:	0800f046 	.word	0x0800f046
 800dbdc:	0800f053 	.word	0x0800f053
 800dbe0:	0800f081 	.word	0x0800f081

0800dbe4 <_calloc_r>:
 800dbe4:	b570      	push	{r4, r5, r6, lr}
 800dbe6:	fba1 5402 	umull	r5, r4, r1, r2
 800dbea:	b934      	cbnz	r4, 800dbfa <_calloc_r+0x16>
 800dbec:	4629      	mov	r1, r5
 800dbee:	f7fc faa5 	bl	800a13c <_malloc_r>
 800dbf2:	4606      	mov	r6, r0
 800dbf4:	b928      	cbnz	r0, 800dc02 <_calloc_r+0x1e>
 800dbf6:	4630      	mov	r0, r6
 800dbf8:	bd70      	pop	{r4, r5, r6, pc}
 800dbfa:	220c      	movs	r2, #12
 800dbfc:	6002      	str	r2, [r0, #0]
 800dbfe:	2600      	movs	r6, #0
 800dc00:	e7f9      	b.n	800dbf6 <_calloc_r+0x12>
 800dc02:	462a      	mov	r2, r5
 800dc04:	4621      	mov	r1, r4
 800dc06:	f7fd fac0 	bl	800b18a <memset>
 800dc0a:	e7f4      	b.n	800dbf6 <_calloc_r+0x12>

0800dc0c <rshift>:
 800dc0c:	6903      	ldr	r3, [r0, #16]
 800dc0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc16:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc1a:	f100 0414 	add.w	r4, r0, #20
 800dc1e:	dd45      	ble.n	800dcac <rshift+0xa0>
 800dc20:	f011 011f 	ands.w	r1, r1, #31
 800dc24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc2c:	d10c      	bne.n	800dc48 <rshift+0x3c>
 800dc2e:	f100 0710 	add.w	r7, r0, #16
 800dc32:	4629      	mov	r1, r5
 800dc34:	42b1      	cmp	r1, r6
 800dc36:	d334      	bcc.n	800dca2 <rshift+0x96>
 800dc38:	1a9b      	subs	r3, r3, r2
 800dc3a:	009b      	lsls	r3, r3, #2
 800dc3c:	1eea      	subs	r2, r5, #3
 800dc3e:	4296      	cmp	r6, r2
 800dc40:	bf38      	it	cc
 800dc42:	2300      	movcc	r3, #0
 800dc44:	4423      	add	r3, r4
 800dc46:	e015      	b.n	800dc74 <rshift+0x68>
 800dc48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc4c:	f1c1 0820 	rsb	r8, r1, #32
 800dc50:	40cf      	lsrs	r7, r1
 800dc52:	f105 0e04 	add.w	lr, r5, #4
 800dc56:	46a1      	mov	r9, r4
 800dc58:	4576      	cmp	r6, lr
 800dc5a:	46f4      	mov	ip, lr
 800dc5c:	d815      	bhi.n	800dc8a <rshift+0x7e>
 800dc5e:	1a9a      	subs	r2, r3, r2
 800dc60:	0092      	lsls	r2, r2, #2
 800dc62:	3a04      	subs	r2, #4
 800dc64:	3501      	adds	r5, #1
 800dc66:	42ae      	cmp	r6, r5
 800dc68:	bf38      	it	cc
 800dc6a:	2200      	movcc	r2, #0
 800dc6c:	18a3      	adds	r3, r4, r2
 800dc6e:	50a7      	str	r7, [r4, r2]
 800dc70:	b107      	cbz	r7, 800dc74 <rshift+0x68>
 800dc72:	3304      	adds	r3, #4
 800dc74:	1b1a      	subs	r2, r3, r4
 800dc76:	42a3      	cmp	r3, r4
 800dc78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dc7c:	bf08      	it	eq
 800dc7e:	2300      	moveq	r3, #0
 800dc80:	6102      	str	r2, [r0, #16]
 800dc82:	bf08      	it	eq
 800dc84:	6143      	streq	r3, [r0, #20]
 800dc86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc8a:	f8dc c000 	ldr.w	ip, [ip]
 800dc8e:	fa0c fc08 	lsl.w	ip, ip, r8
 800dc92:	ea4c 0707 	orr.w	r7, ip, r7
 800dc96:	f849 7b04 	str.w	r7, [r9], #4
 800dc9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dc9e:	40cf      	lsrs	r7, r1
 800dca0:	e7da      	b.n	800dc58 <rshift+0x4c>
 800dca2:	f851 cb04 	ldr.w	ip, [r1], #4
 800dca6:	f847 cf04 	str.w	ip, [r7, #4]!
 800dcaa:	e7c3      	b.n	800dc34 <rshift+0x28>
 800dcac:	4623      	mov	r3, r4
 800dcae:	e7e1      	b.n	800dc74 <rshift+0x68>

0800dcb0 <__hexdig_fun>:
 800dcb0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dcb4:	2b09      	cmp	r3, #9
 800dcb6:	d802      	bhi.n	800dcbe <__hexdig_fun+0xe>
 800dcb8:	3820      	subs	r0, #32
 800dcba:	b2c0      	uxtb	r0, r0
 800dcbc:	4770      	bx	lr
 800dcbe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dcc2:	2b05      	cmp	r3, #5
 800dcc4:	d801      	bhi.n	800dcca <__hexdig_fun+0x1a>
 800dcc6:	3847      	subs	r0, #71	@ 0x47
 800dcc8:	e7f7      	b.n	800dcba <__hexdig_fun+0xa>
 800dcca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dcce:	2b05      	cmp	r3, #5
 800dcd0:	d801      	bhi.n	800dcd6 <__hexdig_fun+0x26>
 800dcd2:	3827      	subs	r0, #39	@ 0x27
 800dcd4:	e7f1      	b.n	800dcba <__hexdig_fun+0xa>
 800dcd6:	2000      	movs	r0, #0
 800dcd8:	4770      	bx	lr
	...

0800dcdc <__gethex>:
 800dcdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dce0:	b085      	sub	sp, #20
 800dce2:	468a      	mov	sl, r1
 800dce4:	9302      	str	r3, [sp, #8]
 800dce6:	680b      	ldr	r3, [r1, #0]
 800dce8:	9001      	str	r0, [sp, #4]
 800dcea:	4690      	mov	r8, r2
 800dcec:	1c9c      	adds	r4, r3, #2
 800dcee:	46a1      	mov	r9, r4
 800dcf0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dcf4:	2830      	cmp	r0, #48	@ 0x30
 800dcf6:	d0fa      	beq.n	800dcee <__gethex+0x12>
 800dcf8:	eba9 0303 	sub.w	r3, r9, r3
 800dcfc:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd00:	f7ff ffd6 	bl	800dcb0 <__hexdig_fun>
 800dd04:	4605      	mov	r5, r0
 800dd06:	2800      	cmp	r0, #0
 800dd08:	d168      	bne.n	800dddc <__gethex+0x100>
 800dd0a:	49a0      	ldr	r1, [pc, #640]	@ (800df8c <__gethex+0x2b0>)
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	4648      	mov	r0, r9
 800dd10:	f7fd fa43 	bl	800b19a <strncmp>
 800dd14:	4607      	mov	r7, r0
 800dd16:	2800      	cmp	r0, #0
 800dd18:	d167      	bne.n	800ddea <__gethex+0x10e>
 800dd1a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd1e:	4626      	mov	r6, r4
 800dd20:	f7ff ffc6 	bl	800dcb0 <__hexdig_fun>
 800dd24:	2800      	cmp	r0, #0
 800dd26:	d062      	beq.n	800ddee <__gethex+0x112>
 800dd28:	4623      	mov	r3, r4
 800dd2a:	7818      	ldrb	r0, [r3, #0]
 800dd2c:	2830      	cmp	r0, #48	@ 0x30
 800dd2e:	4699      	mov	r9, r3
 800dd30:	f103 0301 	add.w	r3, r3, #1
 800dd34:	d0f9      	beq.n	800dd2a <__gethex+0x4e>
 800dd36:	f7ff ffbb 	bl	800dcb0 <__hexdig_fun>
 800dd3a:	fab0 f580 	clz	r5, r0
 800dd3e:	096d      	lsrs	r5, r5, #5
 800dd40:	f04f 0b01 	mov.w	fp, #1
 800dd44:	464a      	mov	r2, r9
 800dd46:	4616      	mov	r6, r2
 800dd48:	3201      	adds	r2, #1
 800dd4a:	7830      	ldrb	r0, [r6, #0]
 800dd4c:	f7ff ffb0 	bl	800dcb0 <__hexdig_fun>
 800dd50:	2800      	cmp	r0, #0
 800dd52:	d1f8      	bne.n	800dd46 <__gethex+0x6a>
 800dd54:	498d      	ldr	r1, [pc, #564]	@ (800df8c <__gethex+0x2b0>)
 800dd56:	2201      	movs	r2, #1
 800dd58:	4630      	mov	r0, r6
 800dd5a:	f7fd fa1e 	bl	800b19a <strncmp>
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	d13f      	bne.n	800dde2 <__gethex+0x106>
 800dd62:	b944      	cbnz	r4, 800dd76 <__gethex+0x9a>
 800dd64:	1c74      	adds	r4, r6, #1
 800dd66:	4622      	mov	r2, r4
 800dd68:	4616      	mov	r6, r2
 800dd6a:	3201      	adds	r2, #1
 800dd6c:	7830      	ldrb	r0, [r6, #0]
 800dd6e:	f7ff ff9f 	bl	800dcb0 <__hexdig_fun>
 800dd72:	2800      	cmp	r0, #0
 800dd74:	d1f8      	bne.n	800dd68 <__gethex+0x8c>
 800dd76:	1ba4      	subs	r4, r4, r6
 800dd78:	00a7      	lsls	r7, r4, #2
 800dd7a:	7833      	ldrb	r3, [r6, #0]
 800dd7c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dd80:	2b50      	cmp	r3, #80	@ 0x50
 800dd82:	d13e      	bne.n	800de02 <__gethex+0x126>
 800dd84:	7873      	ldrb	r3, [r6, #1]
 800dd86:	2b2b      	cmp	r3, #43	@ 0x2b
 800dd88:	d033      	beq.n	800ddf2 <__gethex+0x116>
 800dd8a:	2b2d      	cmp	r3, #45	@ 0x2d
 800dd8c:	d034      	beq.n	800ddf8 <__gethex+0x11c>
 800dd8e:	1c71      	adds	r1, r6, #1
 800dd90:	2400      	movs	r4, #0
 800dd92:	7808      	ldrb	r0, [r1, #0]
 800dd94:	f7ff ff8c 	bl	800dcb0 <__hexdig_fun>
 800dd98:	1e43      	subs	r3, r0, #1
 800dd9a:	b2db      	uxtb	r3, r3
 800dd9c:	2b18      	cmp	r3, #24
 800dd9e:	d830      	bhi.n	800de02 <__gethex+0x126>
 800dda0:	f1a0 0210 	sub.w	r2, r0, #16
 800dda4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dda8:	f7ff ff82 	bl	800dcb0 <__hexdig_fun>
 800ddac:	f100 3cff 	add.w	ip, r0, #4294967295
 800ddb0:	fa5f fc8c 	uxtb.w	ip, ip
 800ddb4:	f1bc 0f18 	cmp.w	ip, #24
 800ddb8:	f04f 030a 	mov.w	r3, #10
 800ddbc:	d91e      	bls.n	800ddfc <__gethex+0x120>
 800ddbe:	b104      	cbz	r4, 800ddc2 <__gethex+0xe6>
 800ddc0:	4252      	negs	r2, r2
 800ddc2:	4417      	add	r7, r2
 800ddc4:	f8ca 1000 	str.w	r1, [sl]
 800ddc8:	b1ed      	cbz	r5, 800de06 <__gethex+0x12a>
 800ddca:	f1bb 0f00 	cmp.w	fp, #0
 800ddce:	bf0c      	ite	eq
 800ddd0:	2506      	moveq	r5, #6
 800ddd2:	2500      	movne	r5, #0
 800ddd4:	4628      	mov	r0, r5
 800ddd6:	b005      	add	sp, #20
 800ddd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dddc:	2500      	movs	r5, #0
 800ddde:	462c      	mov	r4, r5
 800dde0:	e7b0      	b.n	800dd44 <__gethex+0x68>
 800dde2:	2c00      	cmp	r4, #0
 800dde4:	d1c7      	bne.n	800dd76 <__gethex+0x9a>
 800dde6:	4627      	mov	r7, r4
 800dde8:	e7c7      	b.n	800dd7a <__gethex+0x9e>
 800ddea:	464e      	mov	r6, r9
 800ddec:	462f      	mov	r7, r5
 800ddee:	2501      	movs	r5, #1
 800ddf0:	e7c3      	b.n	800dd7a <__gethex+0x9e>
 800ddf2:	2400      	movs	r4, #0
 800ddf4:	1cb1      	adds	r1, r6, #2
 800ddf6:	e7cc      	b.n	800dd92 <__gethex+0xb6>
 800ddf8:	2401      	movs	r4, #1
 800ddfa:	e7fb      	b.n	800ddf4 <__gethex+0x118>
 800ddfc:	fb03 0002 	mla	r0, r3, r2, r0
 800de00:	e7ce      	b.n	800dda0 <__gethex+0xc4>
 800de02:	4631      	mov	r1, r6
 800de04:	e7de      	b.n	800ddc4 <__gethex+0xe8>
 800de06:	eba6 0309 	sub.w	r3, r6, r9
 800de0a:	3b01      	subs	r3, #1
 800de0c:	4629      	mov	r1, r5
 800de0e:	2b07      	cmp	r3, #7
 800de10:	dc0a      	bgt.n	800de28 <__gethex+0x14c>
 800de12:	9801      	ldr	r0, [sp, #4]
 800de14:	f7fe f972 	bl	800c0fc <_Balloc>
 800de18:	4604      	mov	r4, r0
 800de1a:	b940      	cbnz	r0, 800de2e <__gethex+0x152>
 800de1c:	4b5c      	ldr	r3, [pc, #368]	@ (800df90 <__gethex+0x2b4>)
 800de1e:	4602      	mov	r2, r0
 800de20:	21e4      	movs	r1, #228	@ 0xe4
 800de22:	485c      	ldr	r0, [pc, #368]	@ (800df94 <__gethex+0x2b8>)
 800de24:	f7ff fec0 	bl	800dba8 <__assert_func>
 800de28:	3101      	adds	r1, #1
 800de2a:	105b      	asrs	r3, r3, #1
 800de2c:	e7ef      	b.n	800de0e <__gethex+0x132>
 800de2e:	f100 0a14 	add.w	sl, r0, #20
 800de32:	2300      	movs	r3, #0
 800de34:	4655      	mov	r5, sl
 800de36:	469b      	mov	fp, r3
 800de38:	45b1      	cmp	r9, r6
 800de3a:	d337      	bcc.n	800deac <__gethex+0x1d0>
 800de3c:	f845 bb04 	str.w	fp, [r5], #4
 800de40:	eba5 050a 	sub.w	r5, r5, sl
 800de44:	10ad      	asrs	r5, r5, #2
 800de46:	6125      	str	r5, [r4, #16]
 800de48:	4658      	mov	r0, fp
 800de4a:	f7fe fa49 	bl	800c2e0 <__hi0bits>
 800de4e:	016d      	lsls	r5, r5, #5
 800de50:	f8d8 6000 	ldr.w	r6, [r8]
 800de54:	1a2d      	subs	r5, r5, r0
 800de56:	42b5      	cmp	r5, r6
 800de58:	dd54      	ble.n	800df04 <__gethex+0x228>
 800de5a:	1bad      	subs	r5, r5, r6
 800de5c:	4629      	mov	r1, r5
 800de5e:	4620      	mov	r0, r4
 800de60:	f7fe fdd5 	bl	800ca0e <__any_on>
 800de64:	4681      	mov	r9, r0
 800de66:	b178      	cbz	r0, 800de88 <__gethex+0x1ac>
 800de68:	1e6b      	subs	r3, r5, #1
 800de6a:	1159      	asrs	r1, r3, #5
 800de6c:	f003 021f 	and.w	r2, r3, #31
 800de70:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800de74:	f04f 0901 	mov.w	r9, #1
 800de78:	fa09 f202 	lsl.w	r2, r9, r2
 800de7c:	420a      	tst	r2, r1
 800de7e:	d003      	beq.n	800de88 <__gethex+0x1ac>
 800de80:	454b      	cmp	r3, r9
 800de82:	dc36      	bgt.n	800def2 <__gethex+0x216>
 800de84:	f04f 0902 	mov.w	r9, #2
 800de88:	4629      	mov	r1, r5
 800de8a:	4620      	mov	r0, r4
 800de8c:	f7ff febe 	bl	800dc0c <rshift>
 800de90:	442f      	add	r7, r5
 800de92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de96:	42bb      	cmp	r3, r7
 800de98:	da42      	bge.n	800df20 <__gethex+0x244>
 800de9a:	9801      	ldr	r0, [sp, #4]
 800de9c:	4621      	mov	r1, r4
 800de9e:	f7fe f96d 	bl	800c17c <_Bfree>
 800dea2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dea4:	2300      	movs	r3, #0
 800dea6:	6013      	str	r3, [r2, #0]
 800dea8:	25a3      	movs	r5, #163	@ 0xa3
 800deaa:	e793      	b.n	800ddd4 <__gethex+0xf8>
 800deac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800deb0:	2a2e      	cmp	r2, #46	@ 0x2e
 800deb2:	d012      	beq.n	800deda <__gethex+0x1fe>
 800deb4:	2b20      	cmp	r3, #32
 800deb6:	d104      	bne.n	800dec2 <__gethex+0x1e6>
 800deb8:	f845 bb04 	str.w	fp, [r5], #4
 800debc:	f04f 0b00 	mov.w	fp, #0
 800dec0:	465b      	mov	r3, fp
 800dec2:	7830      	ldrb	r0, [r6, #0]
 800dec4:	9303      	str	r3, [sp, #12]
 800dec6:	f7ff fef3 	bl	800dcb0 <__hexdig_fun>
 800deca:	9b03      	ldr	r3, [sp, #12]
 800decc:	f000 000f 	and.w	r0, r0, #15
 800ded0:	4098      	lsls	r0, r3
 800ded2:	ea4b 0b00 	orr.w	fp, fp, r0
 800ded6:	3304      	adds	r3, #4
 800ded8:	e7ae      	b.n	800de38 <__gethex+0x15c>
 800deda:	45b1      	cmp	r9, r6
 800dedc:	d8ea      	bhi.n	800deb4 <__gethex+0x1d8>
 800dede:	492b      	ldr	r1, [pc, #172]	@ (800df8c <__gethex+0x2b0>)
 800dee0:	9303      	str	r3, [sp, #12]
 800dee2:	2201      	movs	r2, #1
 800dee4:	4630      	mov	r0, r6
 800dee6:	f7fd f958 	bl	800b19a <strncmp>
 800deea:	9b03      	ldr	r3, [sp, #12]
 800deec:	2800      	cmp	r0, #0
 800deee:	d1e1      	bne.n	800deb4 <__gethex+0x1d8>
 800def0:	e7a2      	b.n	800de38 <__gethex+0x15c>
 800def2:	1ea9      	subs	r1, r5, #2
 800def4:	4620      	mov	r0, r4
 800def6:	f7fe fd8a 	bl	800ca0e <__any_on>
 800defa:	2800      	cmp	r0, #0
 800defc:	d0c2      	beq.n	800de84 <__gethex+0x1a8>
 800defe:	f04f 0903 	mov.w	r9, #3
 800df02:	e7c1      	b.n	800de88 <__gethex+0x1ac>
 800df04:	da09      	bge.n	800df1a <__gethex+0x23e>
 800df06:	1b75      	subs	r5, r6, r5
 800df08:	4621      	mov	r1, r4
 800df0a:	9801      	ldr	r0, [sp, #4]
 800df0c:	462a      	mov	r2, r5
 800df0e:	f7fe fb45 	bl	800c59c <__lshift>
 800df12:	1b7f      	subs	r7, r7, r5
 800df14:	4604      	mov	r4, r0
 800df16:	f100 0a14 	add.w	sl, r0, #20
 800df1a:	f04f 0900 	mov.w	r9, #0
 800df1e:	e7b8      	b.n	800de92 <__gethex+0x1b6>
 800df20:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df24:	42bd      	cmp	r5, r7
 800df26:	dd6f      	ble.n	800e008 <__gethex+0x32c>
 800df28:	1bed      	subs	r5, r5, r7
 800df2a:	42ae      	cmp	r6, r5
 800df2c:	dc34      	bgt.n	800df98 <__gethex+0x2bc>
 800df2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df32:	2b02      	cmp	r3, #2
 800df34:	d022      	beq.n	800df7c <__gethex+0x2a0>
 800df36:	2b03      	cmp	r3, #3
 800df38:	d024      	beq.n	800df84 <__gethex+0x2a8>
 800df3a:	2b01      	cmp	r3, #1
 800df3c:	d115      	bne.n	800df6a <__gethex+0x28e>
 800df3e:	42ae      	cmp	r6, r5
 800df40:	d113      	bne.n	800df6a <__gethex+0x28e>
 800df42:	2e01      	cmp	r6, #1
 800df44:	d10b      	bne.n	800df5e <__gethex+0x282>
 800df46:	9a02      	ldr	r2, [sp, #8]
 800df48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df4c:	6013      	str	r3, [r2, #0]
 800df4e:	2301      	movs	r3, #1
 800df50:	6123      	str	r3, [r4, #16]
 800df52:	f8ca 3000 	str.w	r3, [sl]
 800df56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df58:	2562      	movs	r5, #98	@ 0x62
 800df5a:	601c      	str	r4, [r3, #0]
 800df5c:	e73a      	b.n	800ddd4 <__gethex+0xf8>
 800df5e:	1e71      	subs	r1, r6, #1
 800df60:	4620      	mov	r0, r4
 800df62:	f7fe fd54 	bl	800ca0e <__any_on>
 800df66:	2800      	cmp	r0, #0
 800df68:	d1ed      	bne.n	800df46 <__gethex+0x26a>
 800df6a:	9801      	ldr	r0, [sp, #4]
 800df6c:	4621      	mov	r1, r4
 800df6e:	f7fe f905 	bl	800c17c <_Bfree>
 800df72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df74:	2300      	movs	r3, #0
 800df76:	6013      	str	r3, [r2, #0]
 800df78:	2550      	movs	r5, #80	@ 0x50
 800df7a:	e72b      	b.n	800ddd4 <__gethex+0xf8>
 800df7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d1f3      	bne.n	800df6a <__gethex+0x28e>
 800df82:	e7e0      	b.n	800df46 <__gethex+0x26a>
 800df84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df86:	2b00      	cmp	r3, #0
 800df88:	d1dd      	bne.n	800df46 <__gethex+0x26a>
 800df8a:	e7ee      	b.n	800df6a <__gethex+0x28e>
 800df8c:	0800f02b 	.word	0x0800f02b
 800df90:	0800efc1 	.word	0x0800efc1
 800df94:	0800f082 	.word	0x0800f082
 800df98:	1e6f      	subs	r7, r5, #1
 800df9a:	f1b9 0f00 	cmp.w	r9, #0
 800df9e:	d130      	bne.n	800e002 <__gethex+0x326>
 800dfa0:	b127      	cbz	r7, 800dfac <__gethex+0x2d0>
 800dfa2:	4639      	mov	r1, r7
 800dfa4:	4620      	mov	r0, r4
 800dfa6:	f7fe fd32 	bl	800ca0e <__any_on>
 800dfaa:	4681      	mov	r9, r0
 800dfac:	117a      	asrs	r2, r7, #5
 800dfae:	2301      	movs	r3, #1
 800dfb0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dfb4:	f007 071f 	and.w	r7, r7, #31
 800dfb8:	40bb      	lsls	r3, r7
 800dfba:	4213      	tst	r3, r2
 800dfbc:	4629      	mov	r1, r5
 800dfbe:	4620      	mov	r0, r4
 800dfc0:	bf18      	it	ne
 800dfc2:	f049 0902 	orrne.w	r9, r9, #2
 800dfc6:	f7ff fe21 	bl	800dc0c <rshift>
 800dfca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dfce:	1b76      	subs	r6, r6, r5
 800dfd0:	2502      	movs	r5, #2
 800dfd2:	f1b9 0f00 	cmp.w	r9, #0
 800dfd6:	d047      	beq.n	800e068 <__gethex+0x38c>
 800dfd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfdc:	2b02      	cmp	r3, #2
 800dfde:	d015      	beq.n	800e00c <__gethex+0x330>
 800dfe0:	2b03      	cmp	r3, #3
 800dfe2:	d017      	beq.n	800e014 <__gethex+0x338>
 800dfe4:	2b01      	cmp	r3, #1
 800dfe6:	d109      	bne.n	800dffc <__gethex+0x320>
 800dfe8:	f019 0f02 	tst.w	r9, #2
 800dfec:	d006      	beq.n	800dffc <__gethex+0x320>
 800dfee:	f8da 3000 	ldr.w	r3, [sl]
 800dff2:	ea49 0903 	orr.w	r9, r9, r3
 800dff6:	f019 0f01 	tst.w	r9, #1
 800dffa:	d10e      	bne.n	800e01a <__gethex+0x33e>
 800dffc:	f045 0510 	orr.w	r5, r5, #16
 800e000:	e032      	b.n	800e068 <__gethex+0x38c>
 800e002:	f04f 0901 	mov.w	r9, #1
 800e006:	e7d1      	b.n	800dfac <__gethex+0x2d0>
 800e008:	2501      	movs	r5, #1
 800e00a:	e7e2      	b.n	800dfd2 <__gethex+0x2f6>
 800e00c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e00e:	f1c3 0301 	rsb	r3, r3, #1
 800e012:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e014:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e016:	2b00      	cmp	r3, #0
 800e018:	d0f0      	beq.n	800dffc <__gethex+0x320>
 800e01a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e01e:	f104 0314 	add.w	r3, r4, #20
 800e022:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e026:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e02a:	f04f 0c00 	mov.w	ip, #0
 800e02e:	4618      	mov	r0, r3
 800e030:	f853 2b04 	ldr.w	r2, [r3], #4
 800e034:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e038:	d01b      	beq.n	800e072 <__gethex+0x396>
 800e03a:	3201      	adds	r2, #1
 800e03c:	6002      	str	r2, [r0, #0]
 800e03e:	2d02      	cmp	r5, #2
 800e040:	f104 0314 	add.w	r3, r4, #20
 800e044:	d13c      	bne.n	800e0c0 <__gethex+0x3e4>
 800e046:	f8d8 2000 	ldr.w	r2, [r8]
 800e04a:	3a01      	subs	r2, #1
 800e04c:	42b2      	cmp	r2, r6
 800e04e:	d109      	bne.n	800e064 <__gethex+0x388>
 800e050:	1171      	asrs	r1, r6, #5
 800e052:	2201      	movs	r2, #1
 800e054:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e058:	f006 061f 	and.w	r6, r6, #31
 800e05c:	fa02 f606 	lsl.w	r6, r2, r6
 800e060:	421e      	tst	r6, r3
 800e062:	d13a      	bne.n	800e0da <__gethex+0x3fe>
 800e064:	f045 0520 	orr.w	r5, r5, #32
 800e068:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e06a:	601c      	str	r4, [r3, #0]
 800e06c:	9b02      	ldr	r3, [sp, #8]
 800e06e:	601f      	str	r7, [r3, #0]
 800e070:	e6b0      	b.n	800ddd4 <__gethex+0xf8>
 800e072:	4299      	cmp	r1, r3
 800e074:	f843 cc04 	str.w	ip, [r3, #-4]
 800e078:	d8d9      	bhi.n	800e02e <__gethex+0x352>
 800e07a:	68a3      	ldr	r3, [r4, #8]
 800e07c:	459b      	cmp	fp, r3
 800e07e:	db17      	blt.n	800e0b0 <__gethex+0x3d4>
 800e080:	6861      	ldr	r1, [r4, #4]
 800e082:	9801      	ldr	r0, [sp, #4]
 800e084:	3101      	adds	r1, #1
 800e086:	f7fe f839 	bl	800c0fc <_Balloc>
 800e08a:	4681      	mov	r9, r0
 800e08c:	b918      	cbnz	r0, 800e096 <__gethex+0x3ba>
 800e08e:	4b1a      	ldr	r3, [pc, #104]	@ (800e0f8 <__gethex+0x41c>)
 800e090:	4602      	mov	r2, r0
 800e092:	2184      	movs	r1, #132	@ 0x84
 800e094:	e6c5      	b.n	800de22 <__gethex+0x146>
 800e096:	6922      	ldr	r2, [r4, #16]
 800e098:	3202      	adds	r2, #2
 800e09a:	f104 010c 	add.w	r1, r4, #12
 800e09e:	0092      	lsls	r2, r2, #2
 800e0a0:	300c      	adds	r0, #12
 800e0a2:	f7fd f972 	bl	800b38a <memcpy>
 800e0a6:	4621      	mov	r1, r4
 800e0a8:	9801      	ldr	r0, [sp, #4]
 800e0aa:	f7fe f867 	bl	800c17c <_Bfree>
 800e0ae:	464c      	mov	r4, r9
 800e0b0:	6923      	ldr	r3, [r4, #16]
 800e0b2:	1c5a      	adds	r2, r3, #1
 800e0b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e0b8:	6122      	str	r2, [r4, #16]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	615a      	str	r2, [r3, #20]
 800e0be:	e7be      	b.n	800e03e <__gethex+0x362>
 800e0c0:	6922      	ldr	r2, [r4, #16]
 800e0c2:	455a      	cmp	r2, fp
 800e0c4:	dd0b      	ble.n	800e0de <__gethex+0x402>
 800e0c6:	2101      	movs	r1, #1
 800e0c8:	4620      	mov	r0, r4
 800e0ca:	f7ff fd9f 	bl	800dc0c <rshift>
 800e0ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e0d2:	3701      	adds	r7, #1
 800e0d4:	42bb      	cmp	r3, r7
 800e0d6:	f6ff aee0 	blt.w	800de9a <__gethex+0x1be>
 800e0da:	2501      	movs	r5, #1
 800e0dc:	e7c2      	b.n	800e064 <__gethex+0x388>
 800e0de:	f016 061f 	ands.w	r6, r6, #31
 800e0e2:	d0fa      	beq.n	800e0da <__gethex+0x3fe>
 800e0e4:	4453      	add	r3, sl
 800e0e6:	f1c6 0620 	rsb	r6, r6, #32
 800e0ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e0ee:	f7fe f8f7 	bl	800c2e0 <__hi0bits>
 800e0f2:	42b0      	cmp	r0, r6
 800e0f4:	dbe7      	blt.n	800e0c6 <__gethex+0x3ea>
 800e0f6:	e7f0      	b.n	800e0da <__gethex+0x3fe>
 800e0f8:	0800efc1 	.word	0x0800efc1

0800e0fc <L_shift>:
 800e0fc:	f1c2 0208 	rsb	r2, r2, #8
 800e100:	0092      	lsls	r2, r2, #2
 800e102:	b570      	push	{r4, r5, r6, lr}
 800e104:	f1c2 0620 	rsb	r6, r2, #32
 800e108:	6843      	ldr	r3, [r0, #4]
 800e10a:	6804      	ldr	r4, [r0, #0]
 800e10c:	fa03 f506 	lsl.w	r5, r3, r6
 800e110:	432c      	orrs	r4, r5
 800e112:	40d3      	lsrs	r3, r2
 800e114:	6004      	str	r4, [r0, #0]
 800e116:	f840 3f04 	str.w	r3, [r0, #4]!
 800e11a:	4288      	cmp	r0, r1
 800e11c:	d3f4      	bcc.n	800e108 <L_shift+0xc>
 800e11e:	bd70      	pop	{r4, r5, r6, pc}

0800e120 <__match>:
 800e120:	b530      	push	{r4, r5, lr}
 800e122:	6803      	ldr	r3, [r0, #0]
 800e124:	3301      	adds	r3, #1
 800e126:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e12a:	b914      	cbnz	r4, 800e132 <__match+0x12>
 800e12c:	6003      	str	r3, [r0, #0]
 800e12e:	2001      	movs	r0, #1
 800e130:	bd30      	pop	{r4, r5, pc}
 800e132:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e136:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e13a:	2d19      	cmp	r5, #25
 800e13c:	bf98      	it	ls
 800e13e:	3220      	addls	r2, #32
 800e140:	42a2      	cmp	r2, r4
 800e142:	d0f0      	beq.n	800e126 <__match+0x6>
 800e144:	2000      	movs	r0, #0
 800e146:	e7f3      	b.n	800e130 <__match+0x10>

0800e148 <__hexnan>:
 800e148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e14c:	680b      	ldr	r3, [r1, #0]
 800e14e:	6801      	ldr	r1, [r0, #0]
 800e150:	115e      	asrs	r6, r3, #5
 800e152:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e156:	f013 031f 	ands.w	r3, r3, #31
 800e15a:	b087      	sub	sp, #28
 800e15c:	bf18      	it	ne
 800e15e:	3604      	addne	r6, #4
 800e160:	2500      	movs	r5, #0
 800e162:	1f37      	subs	r7, r6, #4
 800e164:	4682      	mov	sl, r0
 800e166:	4690      	mov	r8, r2
 800e168:	9301      	str	r3, [sp, #4]
 800e16a:	f846 5c04 	str.w	r5, [r6, #-4]
 800e16e:	46b9      	mov	r9, r7
 800e170:	463c      	mov	r4, r7
 800e172:	9502      	str	r5, [sp, #8]
 800e174:	46ab      	mov	fp, r5
 800e176:	784a      	ldrb	r2, [r1, #1]
 800e178:	1c4b      	adds	r3, r1, #1
 800e17a:	9303      	str	r3, [sp, #12]
 800e17c:	b342      	cbz	r2, 800e1d0 <__hexnan+0x88>
 800e17e:	4610      	mov	r0, r2
 800e180:	9105      	str	r1, [sp, #20]
 800e182:	9204      	str	r2, [sp, #16]
 800e184:	f7ff fd94 	bl	800dcb0 <__hexdig_fun>
 800e188:	2800      	cmp	r0, #0
 800e18a:	d151      	bne.n	800e230 <__hexnan+0xe8>
 800e18c:	9a04      	ldr	r2, [sp, #16]
 800e18e:	9905      	ldr	r1, [sp, #20]
 800e190:	2a20      	cmp	r2, #32
 800e192:	d818      	bhi.n	800e1c6 <__hexnan+0x7e>
 800e194:	9b02      	ldr	r3, [sp, #8]
 800e196:	459b      	cmp	fp, r3
 800e198:	dd13      	ble.n	800e1c2 <__hexnan+0x7a>
 800e19a:	454c      	cmp	r4, r9
 800e19c:	d206      	bcs.n	800e1ac <__hexnan+0x64>
 800e19e:	2d07      	cmp	r5, #7
 800e1a0:	dc04      	bgt.n	800e1ac <__hexnan+0x64>
 800e1a2:	462a      	mov	r2, r5
 800e1a4:	4649      	mov	r1, r9
 800e1a6:	4620      	mov	r0, r4
 800e1a8:	f7ff ffa8 	bl	800e0fc <L_shift>
 800e1ac:	4544      	cmp	r4, r8
 800e1ae:	d952      	bls.n	800e256 <__hexnan+0x10e>
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	f1a4 0904 	sub.w	r9, r4, #4
 800e1b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e1ba:	f8cd b008 	str.w	fp, [sp, #8]
 800e1be:	464c      	mov	r4, r9
 800e1c0:	461d      	mov	r5, r3
 800e1c2:	9903      	ldr	r1, [sp, #12]
 800e1c4:	e7d7      	b.n	800e176 <__hexnan+0x2e>
 800e1c6:	2a29      	cmp	r2, #41	@ 0x29
 800e1c8:	d157      	bne.n	800e27a <__hexnan+0x132>
 800e1ca:	3102      	adds	r1, #2
 800e1cc:	f8ca 1000 	str.w	r1, [sl]
 800e1d0:	f1bb 0f00 	cmp.w	fp, #0
 800e1d4:	d051      	beq.n	800e27a <__hexnan+0x132>
 800e1d6:	454c      	cmp	r4, r9
 800e1d8:	d206      	bcs.n	800e1e8 <__hexnan+0xa0>
 800e1da:	2d07      	cmp	r5, #7
 800e1dc:	dc04      	bgt.n	800e1e8 <__hexnan+0xa0>
 800e1de:	462a      	mov	r2, r5
 800e1e0:	4649      	mov	r1, r9
 800e1e2:	4620      	mov	r0, r4
 800e1e4:	f7ff ff8a 	bl	800e0fc <L_shift>
 800e1e8:	4544      	cmp	r4, r8
 800e1ea:	d936      	bls.n	800e25a <__hexnan+0x112>
 800e1ec:	f1a8 0204 	sub.w	r2, r8, #4
 800e1f0:	4623      	mov	r3, r4
 800e1f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e1f6:	f842 1f04 	str.w	r1, [r2, #4]!
 800e1fa:	429f      	cmp	r7, r3
 800e1fc:	d2f9      	bcs.n	800e1f2 <__hexnan+0xaa>
 800e1fe:	1b3b      	subs	r3, r7, r4
 800e200:	f023 0303 	bic.w	r3, r3, #3
 800e204:	3304      	adds	r3, #4
 800e206:	3401      	adds	r4, #1
 800e208:	3e03      	subs	r6, #3
 800e20a:	42b4      	cmp	r4, r6
 800e20c:	bf88      	it	hi
 800e20e:	2304      	movhi	r3, #4
 800e210:	4443      	add	r3, r8
 800e212:	2200      	movs	r2, #0
 800e214:	f843 2b04 	str.w	r2, [r3], #4
 800e218:	429f      	cmp	r7, r3
 800e21a:	d2fb      	bcs.n	800e214 <__hexnan+0xcc>
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	b91b      	cbnz	r3, 800e228 <__hexnan+0xe0>
 800e220:	4547      	cmp	r7, r8
 800e222:	d128      	bne.n	800e276 <__hexnan+0x12e>
 800e224:	2301      	movs	r3, #1
 800e226:	603b      	str	r3, [r7, #0]
 800e228:	2005      	movs	r0, #5
 800e22a:	b007      	add	sp, #28
 800e22c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e230:	3501      	adds	r5, #1
 800e232:	2d08      	cmp	r5, #8
 800e234:	f10b 0b01 	add.w	fp, fp, #1
 800e238:	dd06      	ble.n	800e248 <__hexnan+0x100>
 800e23a:	4544      	cmp	r4, r8
 800e23c:	d9c1      	bls.n	800e1c2 <__hexnan+0x7a>
 800e23e:	2300      	movs	r3, #0
 800e240:	f844 3c04 	str.w	r3, [r4, #-4]
 800e244:	2501      	movs	r5, #1
 800e246:	3c04      	subs	r4, #4
 800e248:	6822      	ldr	r2, [r4, #0]
 800e24a:	f000 000f 	and.w	r0, r0, #15
 800e24e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e252:	6020      	str	r0, [r4, #0]
 800e254:	e7b5      	b.n	800e1c2 <__hexnan+0x7a>
 800e256:	2508      	movs	r5, #8
 800e258:	e7b3      	b.n	800e1c2 <__hexnan+0x7a>
 800e25a:	9b01      	ldr	r3, [sp, #4]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d0dd      	beq.n	800e21c <__hexnan+0xd4>
 800e260:	f1c3 0320 	rsb	r3, r3, #32
 800e264:	f04f 32ff 	mov.w	r2, #4294967295
 800e268:	40da      	lsrs	r2, r3
 800e26a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e26e:	4013      	ands	r3, r2
 800e270:	f846 3c04 	str.w	r3, [r6, #-4]
 800e274:	e7d2      	b.n	800e21c <__hexnan+0xd4>
 800e276:	3f04      	subs	r7, #4
 800e278:	e7d0      	b.n	800e21c <__hexnan+0xd4>
 800e27a:	2004      	movs	r0, #4
 800e27c:	e7d5      	b.n	800e22a <__hexnan+0xe2>

0800e27e <__ascii_mbtowc>:
 800e27e:	b082      	sub	sp, #8
 800e280:	b901      	cbnz	r1, 800e284 <__ascii_mbtowc+0x6>
 800e282:	a901      	add	r1, sp, #4
 800e284:	b142      	cbz	r2, 800e298 <__ascii_mbtowc+0x1a>
 800e286:	b14b      	cbz	r3, 800e29c <__ascii_mbtowc+0x1e>
 800e288:	7813      	ldrb	r3, [r2, #0]
 800e28a:	600b      	str	r3, [r1, #0]
 800e28c:	7812      	ldrb	r2, [r2, #0]
 800e28e:	1e10      	subs	r0, r2, #0
 800e290:	bf18      	it	ne
 800e292:	2001      	movne	r0, #1
 800e294:	b002      	add	sp, #8
 800e296:	4770      	bx	lr
 800e298:	4610      	mov	r0, r2
 800e29a:	e7fb      	b.n	800e294 <__ascii_mbtowc+0x16>
 800e29c:	f06f 0001 	mvn.w	r0, #1
 800e2a0:	e7f8      	b.n	800e294 <__ascii_mbtowc+0x16>

0800e2a2 <_realloc_r>:
 800e2a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2a6:	4607      	mov	r7, r0
 800e2a8:	4614      	mov	r4, r2
 800e2aa:	460d      	mov	r5, r1
 800e2ac:	b921      	cbnz	r1, 800e2b8 <_realloc_r+0x16>
 800e2ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2b2:	4611      	mov	r1, r2
 800e2b4:	f7fb bf42 	b.w	800a13c <_malloc_r>
 800e2b8:	b92a      	cbnz	r2, 800e2c6 <_realloc_r+0x24>
 800e2ba:	f7fd fed5 	bl	800c068 <_free_r>
 800e2be:	4625      	mov	r5, r4
 800e2c0:	4628      	mov	r0, r5
 800e2c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2c6:	f000 f840 	bl	800e34a <_malloc_usable_size_r>
 800e2ca:	4284      	cmp	r4, r0
 800e2cc:	4606      	mov	r6, r0
 800e2ce:	d802      	bhi.n	800e2d6 <_realloc_r+0x34>
 800e2d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e2d4:	d8f4      	bhi.n	800e2c0 <_realloc_r+0x1e>
 800e2d6:	4621      	mov	r1, r4
 800e2d8:	4638      	mov	r0, r7
 800e2da:	f7fb ff2f 	bl	800a13c <_malloc_r>
 800e2de:	4680      	mov	r8, r0
 800e2e0:	b908      	cbnz	r0, 800e2e6 <_realloc_r+0x44>
 800e2e2:	4645      	mov	r5, r8
 800e2e4:	e7ec      	b.n	800e2c0 <_realloc_r+0x1e>
 800e2e6:	42b4      	cmp	r4, r6
 800e2e8:	4622      	mov	r2, r4
 800e2ea:	4629      	mov	r1, r5
 800e2ec:	bf28      	it	cs
 800e2ee:	4632      	movcs	r2, r6
 800e2f0:	f7fd f84b 	bl	800b38a <memcpy>
 800e2f4:	4629      	mov	r1, r5
 800e2f6:	4638      	mov	r0, r7
 800e2f8:	f7fd feb6 	bl	800c068 <_free_r>
 800e2fc:	e7f1      	b.n	800e2e2 <_realloc_r+0x40>

0800e2fe <__ascii_wctomb>:
 800e2fe:	4603      	mov	r3, r0
 800e300:	4608      	mov	r0, r1
 800e302:	b141      	cbz	r1, 800e316 <__ascii_wctomb+0x18>
 800e304:	2aff      	cmp	r2, #255	@ 0xff
 800e306:	d904      	bls.n	800e312 <__ascii_wctomb+0x14>
 800e308:	228a      	movs	r2, #138	@ 0x8a
 800e30a:	601a      	str	r2, [r3, #0]
 800e30c:	f04f 30ff 	mov.w	r0, #4294967295
 800e310:	4770      	bx	lr
 800e312:	700a      	strb	r2, [r1, #0]
 800e314:	2001      	movs	r0, #1
 800e316:	4770      	bx	lr

0800e318 <fiprintf>:
 800e318:	b40e      	push	{r1, r2, r3}
 800e31a:	b503      	push	{r0, r1, lr}
 800e31c:	4601      	mov	r1, r0
 800e31e:	ab03      	add	r3, sp, #12
 800e320:	4805      	ldr	r0, [pc, #20]	@ (800e338 <fiprintf+0x20>)
 800e322:	f853 2b04 	ldr.w	r2, [r3], #4
 800e326:	6800      	ldr	r0, [r0, #0]
 800e328:	9301      	str	r3, [sp, #4]
 800e32a:	f000 f83f 	bl	800e3ac <_vfiprintf_r>
 800e32e:	b002      	add	sp, #8
 800e330:	f85d eb04 	ldr.w	lr, [sp], #4
 800e334:	b003      	add	sp, #12
 800e336:	4770      	bx	lr
 800e338:	20000084 	.word	0x20000084

0800e33c <abort>:
 800e33c:	b508      	push	{r3, lr}
 800e33e:	2006      	movs	r0, #6
 800e340:	f000 fa08 	bl	800e754 <raise>
 800e344:	2001      	movs	r0, #1
 800e346:	f7f5 fff5 	bl	8004334 <_exit>

0800e34a <_malloc_usable_size_r>:
 800e34a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e34e:	1f18      	subs	r0, r3, #4
 800e350:	2b00      	cmp	r3, #0
 800e352:	bfbc      	itt	lt
 800e354:	580b      	ldrlt	r3, [r1, r0]
 800e356:	18c0      	addlt	r0, r0, r3
 800e358:	4770      	bx	lr

0800e35a <__sfputc_r>:
 800e35a:	6893      	ldr	r3, [r2, #8]
 800e35c:	3b01      	subs	r3, #1
 800e35e:	2b00      	cmp	r3, #0
 800e360:	b410      	push	{r4}
 800e362:	6093      	str	r3, [r2, #8]
 800e364:	da08      	bge.n	800e378 <__sfputc_r+0x1e>
 800e366:	6994      	ldr	r4, [r2, #24]
 800e368:	42a3      	cmp	r3, r4
 800e36a:	db01      	blt.n	800e370 <__sfputc_r+0x16>
 800e36c:	290a      	cmp	r1, #10
 800e36e:	d103      	bne.n	800e378 <__sfputc_r+0x1e>
 800e370:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e374:	f000 b932 	b.w	800e5dc <__swbuf_r>
 800e378:	6813      	ldr	r3, [r2, #0]
 800e37a:	1c58      	adds	r0, r3, #1
 800e37c:	6010      	str	r0, [r2, #0]
 800e37e:	7019      	strb	r1, [r3, #0]
 800e380:	4608      	mov	r0, r1
 800e382:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e386:	4770      	bx	lr

0800e388 <__sfputs_r>:
 800e388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e38a:	4606      	mov	r6, r0
 800e38c:	460f      	mov	r7, r1
 800e38e:	4614      	mov	r4, r2
 800e390:	18d5      	adds	r5, r2, r3
 800e392:	42ac      	cmp	r4, r5
 800e394:	d101      	bne.n	800e39a <__sfputs_r+0x12>
 800e396:	2000      	movs	r0, #0
 800e398:	e007      	b.n	800e3aa <__sfputs_r+0x22>
 800e39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e39e:	463a      	mov	r2, r7
 800e3a0:	4630      	mov	r0, r6
 800e3a2:	f7ff ffda 	bl	800e35a <__sfputc_r>
 800e3a6:	1c43      	adds	r3, r0, #1
 800e3a8:	d1f3      	bne.n	800e392 <__sfputs_r+0xa>
 800e3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3ac <_vfiprintf_r>:
 800e3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3b0:	460d      	mov	r5, r1
 800e3b2:	b09d      	sub	sp, #116	@ 0x74
 800e3b4:	4614      	mov	r4, r2
 800e3b6:	4698      	mov	r8, r3
 800e3b8:	4606      	mov	r6, r0
 800e3ba:	b118      	cbz	r0, 800e3c4 <_vfiprintf_r+0x18>
 800e3bc:	6a03      	ldr	r3, [r0, #32]
 800e3be:	b90b      	cbnz	r3, 800e3c4 <_vfiprintf_r+0x18>
 800e3c0:	f7fc fe38 	bl	800b034 <__sinit>
 800e3c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3c6:	07d9      	lsls	r1, r3, #31
 800e3c8:	d405      	bmi.n	800e3d6 <_vfiprintf_r+0x2a>
 800e3ca:	89ab      	ldrh	r3, [r5, #12]
 800e3cc:	059a      	lsls	r2, r3, #22
 800e3ce:	d402      	bmi.n	800e3d6 <_vfiprintf_r+0x2a>
 800e3d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e3d2:	f7fc ffd8 	bl	800b386 <__retarget_lock_acquire_recursive>
 800e3d6:	89ab      	ldrh	r3, [r5, #12]
 800e3d8:	071b      	lsls	r3, r3, #28
 800e3da:	d501      	bpl.n	800e3e0 <_vfiprintf_r+0x34>
 800e3dc:	692b      	ldr	r3, [r5, #16]
 800e3de:	b99b      	cbnz	r3, 800e408 <_vfiprintf_r+0x5c>
 800e3e0:	4629      	mov	r1, r5
 800e3e2:	4630      	mov	r0, r6
 800e3e4:	f000 f938 	bl	800e658 <__swsetup_r>
 800e3e8:	b170      	cbz	r0, 800e408 <_vfiprintf_r+0x5c>
 800e3ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e3ec:	07dc      	lsls	r4, r3, #31
 800e3ee:	d504      	bpl.n	800e3fa <_vfiprintf_r+0x4e>
 800e3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800e3f4:	b01d      	add	sp, #116	@ 0x74
 800e3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3fa:	89ab      	ldrh	r3, [r5, #12]
 800e3fc:	0598      	lsls	r0, r3, #22
 800e3fe:	d4f7      	bmi.n	800e3f0 <_vfiprintf_r+0x44>
 800e400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e402:	f7fc ffc1 	bl	800b388 <__retarget_lock_release_recursive>
 800e406:	e7f3      	b.n	800e3f0 <_vfiprintf_r+0x44>
 800e408:	2300      	movs	r3, #0
 800e40a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e40c:	2320      	movs	r3, #32
 800e40e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e412:	f8cd 800c 	str.w	r8, [sp, #12]
 800e416:	2330      	movs	r3, #48	@ 0x30
 800e418:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e5c8 <_vfiprintf_r+0x21c>
 800e41c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e420:	f04f 0901 	mov.w	r9, #1
 800e424:	4623      	mov	r3, r4
 800e426:	469a      	mov	sl, r3
 800e428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e42c:	b10a      	cbz	r2, 800e432 <_vfiprintf_r+0x86>
 800e42e:	2a25      	cmp	r2, #37	@ 0x25
 800e430:	d1f9      	bne.n	800e426 <_vfiprintf_r+0x7a>
 800e432:	ebba 0b04 	subs.w	fp, sl, r4
 800e436:	d00b      	beq.n	800e450 <_vfiprintf_r+0xa4>
 800e438:	465b      	mov	r3, fp
 800e43a:	4622      	mov	r2, r4
 800e43c:	4629      	mov	r1, r5
 800e43e:	4630      	mov	r0, r6
 800e440:	f7ff ffa2 	bl	800e388 <__sfputs_r>
 800e444:	3001      	adds	r0, #1
 800e446:	f000 80a7 	beq.w	800e598 <_vfiprintf_r+0x1ec>
 800e44a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e44c:	445a      	add	r2, fp
 800e44e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e450:	f89a 3000 	ldrb.w	r3, [sl]
 800e454:	2b00      	cmp	r3, #0
 800e456:	f000 809f 	beq.w	800e598 <_vfiprintf_r+0x1ec>
 800e45a:	2300      	movs	r3, #0
 800e45c:	f04f 32ff 	mov.w	r2, #4294967295
 800e460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e464:	f10a 0a01 	add.w	sl, sl, #1
 800e468:	9304      	str	r3, [sp, #16]
 800e46a:	9307      	str	r3, [sp, #28]
 800e46c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e470:	931a      	str	r3, [sp, #104]	@ 0x68
 800e472:	4654      	mov	r4, sl
 800e474:	2205      	movs	r2, #5
 800e476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e47a:	4853      	ldr	r0, [pc, #332]	@ (800e5c8 <_vfiprintf_r+0x21c>)
 800e47c:	f7f1 fea8 	bl	80001d0 <memchr>
 800e480:	9a04      	ldr	r2, [sp, #16]
 800e482:	b9d8      	cbnz	r0, 800e4bc <_vfiprintf_r+0x110>
 800e484:	06d1      	lsls	r1, r2, #27
 800e486:	bf44      	itt	mi
 800e488:	2320      	movmi	r3, #32
 800e48a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e48e:	0713      	lsls	r3, r2, #28
 800e490:	bf44      	itt	mi
 800e492:	232b      	movmi	r3, #43	@ 0x2b
 800e494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e498:	f89a 3000 	ldrb.w	r3, [sl]
 800e49c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e49e:	d015      	beq.n	800e4cc <_vfiprintf_r+0x120>
 800e4a0:	9a07      	ldr	r2, [sp, #28]
 800e4a2:	4654      	mov	r4, sl
 800e4a4:	2000      	movs	r0, #0
 800e4a6:	f04f 0c0a 	mov.w	ip, #10
 800e4aa:	4621      	mov	r1, r4
 800e4ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4b0:	3b30      	subs	r3, #48	@ 0x30
 800e4b2:	2b09      	cmp	r3, #9
 800e4b4:	d94b      	bls.n	800e54e <_vfiprintf_r+0x1a2>
 800e4b6:	b1b0      	cbz	r0, 800e4e6 <_vfiprintf_r+0x13a>
 800e4b8:	9207      	str	r2, [sp, #28]
 800e4ba:	e014      	b.n	800e4e6 <_vfiprintf_r+0x13a>
 800e4bc:	eba0 0308 	sub.w	r3, r0, r8
 800e4c0:	fa09 f303 	lsl.w	r3, r9, r3
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	9304      	str	r3, [sp, #16]
 800e4c8:	46a2      	mov	sl, r4
 800e4ca:	e7d2      	b.n	800e472 <_vfiprintf_r+0xc6>
 800e4cc:	9b03      	ldr	r3, [sp, #12]
 800e4ce:	1d19      	adds	r1, r3, #4
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	9103      	str	r1, [sp, #12]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	bfbb      	ittet	lt
 800e4d8:	425b      	neglt	r3, r3
 800e4da:	f042 0202 	orrlt.w	r2, r2, #2
 800e4de:	9307      	strge	r3, [sp, #28]
 800e4e0:	9307      	strlt	r3, [sp, #28]
 800e4e2:	bfb8      	it	lt
 800e4e4:	9204      	strlt	r2, [sp, #16]
 800e4e6:	7823      	ldrb	r3, [r4, #0]
 800e4e8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e4ea:	d10a      	bne.n	800e502 <_vfiprintf_r+0x156>
 800e4ec:	7863      	ldrb	r3, [r4, #1]
 800e4ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4f0:	d132      	bne.n	800e558 <_vfiprintf_r+0x1ac>
 800e4f2:	9b03      	ldr	r3, [sp, #12]
 800e4f4:	1d1a      	adds	r2, r3, #4
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	9203      	str	r2, [sp, #12]
 800e4fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e4fe:	3402      	adds	r4, #2
 800e500:	9305      	str	r3, [sp, #20]
 800e502:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e5d8 <_vfiprintf_r+0x22c>
 800e506:	7821      	ldrb	r1, [r4, #0]
 800e508:	2203      	movs	r2, #3
 800e50a:	4650      	mov	r0, sl
 800e50c:	f7f1 fe60 	bl	80001d0 <memchr>
 800e510:	b138      	cbz	r0, 800e522 <_vfiprintf_r+0x176>
 800e512:	9b04      	ldr	r3, [sp, #16]
 800e514:	eba0 000a 	sub.w	r0, r0, sl
 800e518:	2240      	movs	r2, #64	@ 0x40
 800e51a:	4082      	lsls	r2, r0
 800e51c:	4313      	orrs	r3, r2
 800e51e:	3401      	adds	r4, #1
 800e520:	9304      	str	r3, [sp, #16]
 800e522:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e526:	4829      	ldr	r0, [pc, #164]	@ (800e5cc <_vfiprintf_r+0x220>)
 800e528:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e52c:	2206      	movs	r2, #6
 800e52e:	f7f1 fe4f 	bl	80001d0 <memchr>
 800e532:	2800      	cmp	r0, #0
 800e534:	d03f      	beq.n	800e5b6 <_vfiprintf_r+0x20a>
 800e536:	4b26      	ldr	r3, [pc, #152]	@ (800e5d0 <_vfiprintf_r+0x224>)
 800e538:	bb1b      	cbnz	r3, 800e582 <_vfiprintf_r+0x1d6>
 800e53a:	9b03      	ldr	r3, [sp, #12]
 800e53c:	3307      	adds	r3, #7
 800e53e:	f023 0307 	bic.w	r3, r3, #7
 800e542:	3308      	adds	r3, #8
 800e544:	9303      	str	r3, [sp, #12]
 800e546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e548:	443b      	add	r3, r7
 800e54a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e54c:	e76a      	b.n	800e424 <_vfiprintf_r+0x78>
 800e54e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e552:	460c      	mov	r4, r1
 800e554:	2001      	movs	r0, #1
 800e556:	e7a8      	b.n	800e4aa <_vfiprintf_r+0xfe>
 800e558:	2300      	movs	r3, #0
 800e55a:	3401      	adds	r4, #1
 800e55c:	9305      	str	r3, [sp, #20]
 800e55e:	4619      	mov	r1, r3
 800e560:	f04f 0c0a 	mov.w	ip, #10
 800e564:	4620      	mov	r0, r4
 800e566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e56a:	3a30      	subs	r2, #48	@ 0x30
 800e56c:	2a09      	cmp	r2, #9
 800e56e:	d903      	bls.n	800e578 <_vfiprintf_r+0x1cc>
 800e570:	2b00      	cmp	r3, #0
 800e572:	d0c6      	beq.n	800e502 <_vfiprintf_r+0x156>
 800e574:	9105      	str	r1, [sp, #20]
 800e576:	e7c4      	b.n	800e502 <_vfiprintf_r+0x156>
 800e578:	fb0c 2101 	mla	r1, ip, r1, r2
 800e57c:	4604      	mov	r4, r0
 800e57e:	2301      	movs	r3, #1
 800e580:	e7f0      	b.n	800e564 <_vfiprintf_r+0x1b8>
 800e582:	ab03      	add	r3, sp, #12
 800e584:	9300      	str	r3, [sp, #0]
 800e586:	462a      	mov	r2, r5
 800e588:	4b12      	ldr	r3, [pc, #72]	@ (800e5d4 <_vfiprintf_r+0x228>)
 800e58a:	a904      	add	r1, sp, #16
 800e58c:	4630      	mov	r0, r6
 800e58e:	f7fb ff01 	bl	800a394 <_printf_float>
 800e592:	4607      	mov	r7, r0
 800e594:	1c78      	adds	r0, r7, #1
 800e596:	d1d6      	bne.n	800e546 <_vfiprintf_r+0x19a>
 800e598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e59a:	07d9      	lsls	r1, r3, #31
 800e59c:	d405      	bmi.n	800e5aa <_vfiprintf_r+0x1fe>
 800e59e:	89ab      	ldrh	r3, [r5, #12]
 800e5a0:	059a      	lsls	r2, r3, #22
 800e5a2:	d402      	bmi.n	800e5aa <_vfiprintf_r+0x1fe>
 800e5a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5a6:	f7fc feef 	bl	800b388 <__retarget_lock_release_recursive>
 800e5aa:	89ab      	ldrh	r3, [r5, #12]
 800e5ac:	065b      	lsls	r3, r3, #25
 800e5ae:	f53f af1f 	bmi.w	800e3f0 <_vfiprintf_r+0x44>
 800e5b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5b4:	e71e      	b.n	800e3f4 <_vfiprintf_r+0x48>
 800e5b6:	ab03      	add	r3, sp, #12
 800e5b8:	9300      	str	r3, [sp, #0]
 800e5ba:	462a      	mov	r2, r5
 800e5bc:	4b05      	ldr	r3, [pc, #20]	@ (800e5d4 <_vfiprintf_r+0x228>)
 800e5be:	a904      	add	r1, sp, #16
 800e5c0:	4630      	mov	r0, r6
 800e5c2:	f7fc f97f 	bl	800a8c4 <_printf_i>
 800e5c6:	e7e4      	b.n	800e592 <_vfiprintf_r+0x1e6>
 800e5c8:	0800f02d 	.word	0x0800f02d
 800e5cc:	0800f037 	.word	0x0800f037
 800e5d0:	0800a395 	.word	0x0800a395
 800e5d4:	0800e389 	.word	0x0800e389
 800e5d8:	0800f033 	.word	0x0800f033

0800e5dc <__swbuf_r>:
 800e5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5de:	460e      	mov	r6, r1
 800e5e0:	4614      	mov	r4, r2
 800e5e2:	4605      	mov	r5, r0
 800e5e4:	b118      	cbz	r0, 800e5ee <__swbuf_r+0x12>
 800e5e6:	6a03      	ldr	r3, [r0, #32]
 800e5e8:	b90b      	cbnz	r3, 800e5ee <__swbuf_r+0x12>
 800e5ea:	f7fc fd23 	bl	800b034 <__sinit>
 800e5ee:	69a3      	ldr	r3, [r4, #24]
 800e5f0:	60a3      	str	r3, [r4, #8]
 800e5f2:	89a3      	ldrh	r3, [r4, #12]
 800e5f4:	071a      	lsls	r2, r3, #28
 800e5f6:	d501      	bpl.n	800e5fc <__swbuf_r+0x20>
 800e5f8:	6923      	ldr	r3, [r4, #16]
 800e5fa:	b943      	cbnz	r3, 800e60e <__swbuf_r+0x32>
 800e5fc:	4621      	mov	r1, r4
 800e5fe:	4628      	mov	r0, r5
 800e600:	f000 f82a 	bl	800e658 <__swsetup_r>
 800e604:	b118      	cbz	r0, 800e60e <__swbuf_r+0x32>
 800e606:	f04f 37ff 	mov.w	r7, #4294967295
 800e60a:	4638      	mov	r0, r7
 800e60c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e60e:	6823      	ldr	r3, [r4, #0]
 800e610:	6922      	ldr	r2, [r4, #16]
 800e612:	1a98      	subs	r0, r3, r2
 800e614:	6963      	ldr	r3, [r4, #20]
 800e616:	b2f6      	uxtb	r6, r6
 800e618:	4283      	cmp	r3, r0
 800e61a:	4637      	mov	r7, r6
 800e61c:	dc05      	bgt.n	800e62a <__swbuf_r+0x4e>
 800e61e:	4621      	mov	r1, r4
 800e620:	4628      	mov	r0, r5
 800e622:	f7ff fa77 	bl	800db14 <_fflush_r>
 800e626:	2800      	cmp	r0, #0
 800e628:	d1ed      	bne.n	800e606 <__swbuf_r+0x2a>
 800e62a:	68a3      	ldr	r3, [r4, #8]
 800e62c:	3b01      	subs	r3, #1
 800e62e:	60a3      	str	r3, [r4, #8]
 800e630:	6823      	ldr	r3, [r4, #0]
 800e632:	1c5a      	adds	r2, r3, #1
 800e634:	6022      	str	r2, [r4, #0]
 800e636:	701e      	strb	r6, [r3, #0]
 800e638:	6962      	ldr	r2, [r4, #20]
 800e63a:	1c43      	adds	r3, r0, #1
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d004      	beq.n	800e64a <__swbuf_r+0x6e>
 800e640:	89a3      	ldrh	r3, [r4, #12]
 800e642:	07db      	lsls	r3, r3, #31
 800e644:	d5e1      	bpl.n	800e60a <__swbuf_r+0x2e>
 800e646:	2e0a      	cmp	r6, #10
 800e648:	d1df      	bne.n	800e60a <__swbuf_r+0x2e>
 800e64a:	4621      	mov	r1, r4
 800e64c:	4628      	mov	r0, r5
 800e64e:	f7ff fa61 	bl	800db14 <_fflush_r>
 800e652:	2800      	cmp	r0, #0
 800e654:	d0d9      	beq.n	800e60a <__swbuf_r+0x2e>
 800e656:	e7d6      	b.n	800e606 <__swbuf_r+0x2a>

0800e658 <__swsetup_r>:
 800e658:	b538      	push	{r3, r4, r5, lr}
 800e65a:	4b29      	ldr	r3, [pc, #164]	@ (800e700 <__swsetup_r+0xa8>)
 800e65c:	4605      	mov	r5, r0
 800e65e:	6818      	ldr	r0, [r3, #0]
 800e660:	460c      	mov	r4, r1
 800e662:	b118      	cbz	r0, 800e66c <__swsetup_r+0x14>
 800e664:	6a03      	ldr	r3, [r0, #32]
 800e666:	b90b      	cbnz	r3, 800e66c <__swsetup_r+0x14>
 800e668:	f7fc fce4 	bl	800b034 <__sinit>
 800e66c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e670:	0719      	lsls	r1, r3, #28
 800e672:	d422      	bmi.n	800e6ba <__swsetup_r+0x62>
 800e674:	06da      	lsls	r2, r3, #27
 800e676:	d407      	bmi.n	800e688 <__swsetup_r+0x30>
 800e678:	2209      	movs	r2, #9
 800e67a:	602a      	str	r2, [r5, #0]
 800e67c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e680:	81a3      	strh	r3, [r4, #12]
 800e682:	f04f 30ff 	mov.w	r0, #4294967295
 800e686:	e033      	b.n	800e6f0 <__swsetup_r+0x98>
 800e688:	0758      	lsls	r0, r3, #29
 800e68a:	d512      	bpl.n	800e6b2 <__swsetup_r+0x5a>
 800e68c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e68e:	b141      	cbz	r1, 800e6a2 <__swsetup_r+0x4a>
 800e690:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e694:	4299      	cmp	r1, r3
 800e696:	d002      	beq.n	800e69e <__swsetup_r+0x46>
 800e698:	4628      	mov	r0, r5
 800e69a:	f7fd fce5 	bl	800c068 <_free_r>
 800e69e:	2300      	movs	r3, #0
 800e6a0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6a2:	89a3      	ldrh	r3, [r4, #12]
 800e6a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e6a8:	81a3      	strh	r3, [r4, #12]
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	6063      	str	r3, [r4, #4]
 800e6ae:	6923      	ldr	r3, [r4, #16]
 800e6b0:	6023      	str	r3, [r4, #0]
 800e6b2:	89a3      	ldrh	r3, [r4, #12]
 800e6b4:	f043 0308 	orr.w	r3, r3, #8
 800e6b8:	81a3      	strh	r3, [r4, #12]
 800e6ba:	6923      	ldr	r3, [r4, #16]
 800e6bc:	b94b      	cbnz	r3, 800e6d2 <__swsetup_r+0x7a>
 800e6be:	89a3      	ldrh	r3, [r4, #12]
 800e6c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e6c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e6c8:	d003      	beq.n	800e6d2 <__swsetup_r+0x7a>
 800e6ca:	4621      	mov	r1, r4
 800e6cc:	4628      	mov	r0, r5
 800e6ce:	f000 f883 	bl	800e7d8 <__smakebuf_r>
 800e6d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6d6:	f013 0201 	ands.w	r2, r3, #1
 800e6da:	d00a      	beq.n	800e6f2 <__swsetup_r+0x9a>
 800e6dc:	2200      	movs	r2, #0
 800e6de:	60a2      	str	r2, [r4, #8]
 800e6e0:	6962      	ldr	r2, [r4, #20]
 800e6e2:	4252      	negs	r2, r2
 800e6e4:	61a2      	str	r2, [r4, #24]
 800e6e6:	6922      	ldr	r2, [r4, #16]
 800e6e8:	b942      	cbnz	r2, 800e6fc <__swsetup_r+0xa4>
 800e6ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e6ee:	d1c5      	bne.n	800e67c <__swsetup_r+0x24>
 800e6f0:	bd38      	pop	{r3, r4, r5, pc}
 800e6f2:	0799      	lsls	r1, r3, #30
 800e6f4:	bf58      	it	pl
 800e6f6:	6962      	ldrpl	r2, [r4, #20]
 800e6f8:	60a2      	str	r2, [r4, #8]
 800e6fa:	e7f4      	b.n	800e6e6 <__swsetup_r+0x8e>
 800e6fc:	2000      	movs	r0, #0
 800e6fe:	e7f7      	b.n	800e6f0 <__swsetup_r+0x98>
 800e700:	20000084 	.word	0x20000084

0800e704 <_raise_r>:
 800e704:	291f      	cmp	r1, #31
 800e706:	b538      	push	{r3, r4, r5, lr}
 800e708:	4605      	mov	r5, r0
 800e70a:	460c      	mov	r4, r1
 800e70c:	d904      	bls.n	800e718 <_raise_r+0x14>
 800e70e:	2316      	movs	r3, #22
 800e710:	6003      	str	r3, [r0, #0]
 800e712:	f04f 30ff 	mov.w	r0, #4294967295
 800e716:	bd38      	pop	{r3, r4, r5, pc}
 800e718:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e71a:	b112      	cbz	r2, 800e722 <_raise_r+0x1e>
 800e71c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e720:	b94b      	cbnz	r3, 800e736 <_raise_r+0x32>
 800e722:	4628      	mov	r0, r5
 800e724:	f000 f830 	bl	800e788 <_getpid_r>
 800e728:	4622      	mov	r2, r4
 800e72a:	4601      	mov	r1, r0
 800e72c:	4628      	mov	r0, r5
 800e72e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e732:	f000 b817 	b.w	800e764 <_kill_r>
 800e736:	2b01      	cmp	r3, #1
 800e738:	d00a      	beq.n	800e750 <_raise_r+0x4c>
 800e73a:	1c59      	adds	r1, r3, #1
 800e73c:	d103      	bne.n	800e746 <_raise_r+0x42>
 800e73e:	2316      	movs	r3, #22
 800e740:	6003      	str	r3, [r0, #0]
 800e742:	2001      	movs	r0, #1
 800e744:	e7e7      	b.n	800e716 <_raise_r+0x12>
 800e746:	2100      	movs	r1, #0
 800e748:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e74c:	4620      	mov	r0, r4
 800e74e:	4798      	blx	r3
 800e750:	2000      	movs	r0, #0
 800e752:	e7e0      	b.n	800e716 <_raise_r+0x12>

0800e754 <raise>:
 800e754:	4b02      	ldr	r3, [pc, #8]	@ (800e760 <raise+0xc>)
 800e756:	4601      	mov	r1, r0
 800e758:	6818      	ldr	r0, [r3, #0]
 800e75a:	f7ff bfd3 	b.w	800e704 <_raise_r>
 800e75e:	bf00      	nop
 800e760:	20000084 	.word	0x20000084

0800e764 <_kill_r>:
 800e764:	b538      	push	{r3, r4, r5, lr}
 800e766:	4d07      	ldr	r5, [pc, #28]	@ (800e784 <_kill_r+0x20>)
 800e768:	2300      	movs	r3, #0
 800e76a:	4604      	mov	r4, r0
 800e76c:	4608      	mov	r0, r1
 800e76e:	4611      	mov	r1, r2
 800e770:	602b      	str	r3, [r5, #0]
 800e772:	f7f5 fdcf 	bl	8004314 <_kill>
 800e776:	1c43      	adds	r3, r0, #1
 800e778:	d102      	bne.n	800e780 <_kill_r+0x1c>
 800e77a:	682b      	ldr	r3, [r5, #0]
 800e77c:	b103      	cbz	r3, 800e780 <_kill_r+0x1c>
 800e77e:	6023      	str	r3, [r4, #0]
 800e780:	bd38      	pop	{r3, r4, r5, pc}
 800e782:	bf00      	nop
 800e784:	2000e034 	.word	0x2000e034

0800e788 <_getpid_r>:
 800e788:	f7f5 bdbc 	b.w	8004304 <_getpid>

0800e78c <__swhatbuf_r>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	460c      	mov	r4, r1
 800e790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e794:	2900      	cmp	r1, #0
 800e796:	b096      	sub	sp, #88	@ 0x58
 800e798:	4615      	mov	r5, r2
 800e79a:	461e      	mov	r6, r3
 800e79c:	da0d      	bge.n	800e7ba <__swhatbuf_r+0x2e>
 800e79e:	89a3      	ldrh	r3, [r4, #12]
 800e7a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e7a4:	f04f 0100 	mov.w	r1, #0
 800e7a8:	bf14      	ite	ne
 800e7aa:	2340      	movne	r3, #64	@ 0x40
 800e7ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e7b0:	2000      	movs	r0, #0
 800e7b2:	6031      	str	r1, [r6, #0]
 800e7b4:	602b      	str	r3, [r5, #0]
 800e7b6:	b016      	add	sp, #88	@ 0x58
 800e7b8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ba:	466a      	mov	r2, sp
 800e7bc:	f000 f848 	bl	800e850 <_fstat_r>
 800e7c0:	2800      	cmp	r0, #0
 800e7c2:	dbec      	blt.n	800e79e <__swhatbuf_r+0x12>
 800e7c4:	9901      	ldr	r1, [sp, #4]
 800e7c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e7ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e7ce:	4259      	negs	r1, r3
 800e7d0:	4159      	adcs	r1, r3
 800e7d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e7d6:	e7eb      	b.n	800e7b0 <__swhatbuf_r+0x24>

0800e7d8 <__smakebuf_r>:
 800e7d8:	898b      	ldrh	r3, [r1, #12]
 800e7da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e7dc:	079d      	lsls	r5, r3, #30
 800e7de:	4606      	mov	r6, r0
 800e7e0:	460c      	mov	r4, r1
 800e7e2:	d507      	bpl.n	800e7f4 <__smakebuf_r+0x1c>
 800e7e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e7e8:	6023      	str	r3, [r4, #0]
 800e7ea:	6123      	str	r3, [r4, #16]
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	6163      	str	r3, [r4, #20]
 800e7f0:	b003      	add	sp, #12
 800e7f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7f4:	ab01      	add	r3, sp, #4
 800e7f6:	466a      	mov	r2, sp
 800e7f8:	f7ff ffc8 	bl	800e78c <__swhatbuf_r>
 800e7fc:	9f00      	ldr	r7, [sp, #0]
 800e7fe:	4605      	mov	r5, r0
 800e800:	4639      	mov	r1, r7
 800e802:	4630      	mov	r0, r6
 800e804:	f7fb fc9a 	bl	800a13c <_malloc_r>
 800e808:	b948      	cbnz	r0, 800e81e <__smakebuf_r+0x46>
 800e80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e80e:	059a      	lsls	r2, r3, #22
 800e810:	d4ee      	bmi.n	800e7f0 <__smakebuf_r+0x18>
 800e812:	f023 0303 	bic.w	r3, r3, #3
 800e816:	f043 0302 	orr.w	r3, r3, #2
 800e81a:	81a3      	strh	r3, [r4, #12]
 800e81c:	e7e2      	b.n	800e7e4 <__smakebuf_r+0xc>
 800e81e:	89a3      	ldrh	r3, [r4, #12]
 800e820:	6020      	str	r0, [r4, #0]
 800e822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e826:	81a3      	strh	r3, [r4, #12]
 800e828:	9b01      	ldr	r3, [sp, #4]
 800e82a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e82e:	b15b      	cbz	r3, 800e848 <__smakebuf_r+0x70>
 800e830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e834:	4630      	mov	r0, r6
 800e836:	f000 f81d 	bl	800e874 <_isatty_r>
 800e83a:	b128      	cbz	r0, 800e848 <__smakebuf_r+0x70>
 800e83c:	89a3      	ldrh	r3, [r4, #12]
 800e83e:	f023 0303 	bic.w	r3, r3, #3
 800e842:	f043 0301 	orr.w	r3, r3, #1
 800e846:	81a3      	strh	r3, [r4, #12]
 800e848:	89a3      	ldrh	r3, [r4, #12]
 800e84a:	431d      	orrs	r5, r3
 800e84c:	81a5      	strh	r5, [r4, #12]
 800e84e:	e7cf      	b.n	800e7f0 <__smakebuf_r+0x18>

0800e850 <_fstat_r>:
 800e850:	b538      	push	{r3, r4, r5, lr}
 800e852:	4d07      	ldr	r5, [pc, #28]	@ (800e870 <_fstat_r+0x20>)
 800e854:	2300      	movs	r3, #0
 800e856:	4604      	mov	r4, r0
 800e858:	4608      	mov	r0, r1
 800e85a:	4611      	mov	r1, r2
 800e85c:	602b      	str	r3, [r5, #0]
 800e85e:	f7f5 fdb9 	bl	80043d4 <_fstat>
 800e862:	1c43      	adds	r3, r0, #1
 800e864:	d102      	bne.n	800e86c <_fstat_r+0x1c>
 800e866:	682b      	ldr	r3, [r5, #0]
 800e868:	b103      	cbz	r3, 800e86c <_fstat_r+0x1c>
 800e86a:	6023      	str	r3, [r4, #0]
 800e86c:	bd38      	pop	{r3, r4, r5, pc}
 800e86e:	bf00      	nop
 800e870:	2000e034 	.word	0x2000e034

0800e874 <_isatty_r>:
 800e874:	b538      	push	{r3, r4, r5, lr}
 800e876:	4d06      	ldr	r5, [pc, #24]	@ (800e890 <_isatty_r+0x1c>)
 800e878:	2300      	movs	r3, #0
 800e87a:	4604      	mov	r4, r0
 800e87c:	4608      	mov	r0, r1
 800e87e:	602b      	str	r3, [r5, #0]
 800e880:	f7f5 fdb8 	bl	80043f4 <_isatty>
 800e884:	1c43      	adds	r3, r0, #1
 800e886:	d102      	bne.n	800e88e <_isatty_r+0x1a>
 800e888:	682b      	ldr	r3, [r5, #0]
 800e88a:	b103      	cbz	r3, 800e88e <_isatty_r+0x1a>
 800e88c:	6023      	str	r3, [r4, #0]
 800e88e:	bd38      	pop	{r3, r4, r5, pc}
 800e890:	2000e034 	.word	0x2000e034

0800e894 <_init>:
 800e894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e896:	bf00      	nop
 800e898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e89a:	bc08      	pop	{r3}
 800e89c:	469e      	mov	lr, r3
 800e89e:	4770      	bx	lr

0800e8a0 <_fini>:
 800e8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8a2:	bf00      	nop
 800e8a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e8a6:	bc08      	pop	{r3}
 800e8a8:	469e      	mov	lr, r3
 800e8aa:	4770      	bx	lr
