/* Boot support: low-level UART/GPIO helpers for ESP32-S3 Master-Slave bootloader */

#include "boot_support_function.h"

const char *TAG = "boot-support";
static int selected_boot_partition(const bootloader_state_t *bs);

// Get UART hardware instance pointer
static uart_dev_t *uart_ll_get_hw(uint8_t uart_num) {
  switch (uart_num) {
  case 0:
    return &UART0;
  case 1:
    return &UART1;
  case 2:
    return &UART2;
  default:
    return NULL;
  }
}

// Helper: GPIO read for pins > 31
static int gpio_get_level_safe(int gpio_num) {
  if (gpio_num < 32) {
    return (REG_READ(GPIO_IN_REG) >> gpio_num) & 0x1;
  } else {
    return (REG_READ(GPIO_IN1_REG) >> (gpio_num - 32)) & 0x1;
  }
}

// Helper: Configure GPIO as input with pullup
static void gpio_input_enable_safe(int gpio_num) {
  if (gpio_num < 32) {
    REG_WRITE(GPIO_ENABLE_W1TC_REG, (1UL << gpio_num)); // Disable output
  } else {
    REG_WRITE(GPIO_ENABLE1_W1TC_REG, (1UL << (gpio_num - 32)));
  }
}

// Helper: UART0 RX/TX using LL (PC communication)
int uart0_rx_one_char(uint8_t *c) {
  if (uart_ll_get_rxfifo_len(&UART0) == 0) {
    return -1;
  }
  uart_ll_read_rxfifo(&UART0, c, 1);
  return 0;
}

void uart0_tx_one_char(uint8_t c) { uart_ll_write_txfifo(&UART0, &c, 1); }

// Helper: GPIO control for pins > 31
void gpio_set_level_safe(int gpio_num, int level) {
  if (gpio_num < 32) {
    if (level)
      REG_WRITE(GPIO_OUT_W1TS_REG, (1UL << gpio_num));
    else
      REG_WRITE(GPIO_OUT_W1TC_REG, (1UL << gpio_num));
  } else {
    if (level)
      REG_WRITE(GPIO_OUT1_W1TS_REG, (1UL << (gpio_num - 32)));
    else
      REG_WRITE(GPIO_OUT1_W1TC_REG, (1UL << (gpio_num - 32)));
  }
}

void gpio_output_enable_safe(int gpio_num) {
  if (gpio_num < 32)
    REG_WRITE(GPIO_ENABLE_W1TS_REG, (1UL << gpio_num));
  else
    REG_WRITE(GPIO_ENABLE1_W1TS_REG, (1UL << (gpio_num - 32)));
}

// Initialize GPIO pins for controlling slave ESP32
void init_slave_control_gpios(void) {
  // Configure SLAVE_BOOT_PIN as output (default HIGH)
  esp_rom_gpio_pad_select_gpio(SLAVE_BOOT_PIN);
  esp_rom_gpio_pad_set_drv(SLAVE_BOOT_PIN, 2);
  gpio_output_enable_safe(SLAVE_BOOT_PIN);
  gpio_set_level_safe(SLAVE_BOOT_PIN, 1);

  // Configure SLAVE_RESET_PIN as output (default HIGH)
  esp_rom_gpio_pad_select_gpio(SLAVE_RESET_PIN);
  esp_rom_gpio_pad_set_drv(SLAVE_RESET_PIN, 2);
  gpio_output_enable_safe(SLAVE_RESET_PIN);
  gpio_set_level_safe(SLAVE_RESET_PIN, 1);

  esp_rom_gpio_pad_select_gpio(SKIP_FLASH_BRIDGE_PIN);
  gpio_input_enable_safe(SKIP_FLASH_BRIDGE_PIN);

  // Configure SLAVE_RX_PIN and SLAVE_TX_PIN for UART
  esp_rom_gpio_pad_select_gpio(SLAVE_RX_PIN);
  esp_rom_gpio_pad_select_gpio(SLAVE_TX_PIN);
}

// Put slave into bootloader mode
void enter_slave_bootloader_mode(void) {
  esp_rom_printf("[%s] Entering slave bootloader mode\n", TAG);

  gpio_set_level_safe(SLAVE_BOOT_PIN, 0);
  esp_rom_delay_us(10000);

  gpio_set_level_safe(SLAVE_RESET_PIN, 0);
  esp_rom_delay_us(100000);

  gpio_set_level_safe(SLAVE_RESET_PIN, 1);
  esp_rom_delay_us(50000);

  gpio_set_level_safe(SLAVE_BOOT_PIN, 1);

  esp_rom_printf("[%s] Slave in bootloader mode\n", TAG);
}

// Reset slave to normal mode
void reset_slave_normal_mode(void) {
  esp_rom_printf("[%s] Resetting slave to normal mode\n", TAG);

  gpio_set_level_safe(SLAVE_BOOT_PIN, 1);
  esp_rom_delay_us(10000);

  gpio_set_level_safe(SLAVE_RESET_PIN, 0);
  esp_rom_delay_us(100000);
  gpio_set_level_safe(SLAVE_RESET_PIN, 1);

  esp_rom_printf("[%s] Slave reset to normal mode\n", TAG);
}

// Initialize USB switch GPIO (GPIO 3)
void init_usb_switch_gpio(void) {
  // Configure USB_SWITCH_PIN as output
  esp_rom_gpio_pad_select_gpio(USB_SWITCH_PIN);
  esp_rom_gpio_pad_set_drv(USB_SWITCH_PIN, 2);
  gpio_output_enable_safe(USB_SWITCH_PIN);

  // Set HIGH to enable USB routing to ESP32-S3
  gpio_set_level_safe(USB_SWITCH_PIN, 1);

  // Small delay for hardware switch to settle
  esp_rom_delay_us(50000); // 50ms

  esp_rom_printf("[%s] USB switch enabled (GPIO %d = HIGH)\n", TAG,
                 USB_SWITCH_PIN);
}

// Initialize USB Serial/JTAG: flush stale FIFOs from previous session.
// No blocking delay - it would overflow UART2 RX before the bridge loop starts.
void init_usb_serial_jtag(void) {
  uint8_t dummy;
  while (usb_serial_jtag_ll_rxfifo_data_available())
    usb_serial_jtag_ll_read_rxfifo(&dummy, 1);
  usb_serial_jtag_ll_txfifo_flush();
  esp_rom_printf("[%s] USB Serial/JTAG initialized\n", TAG);
}

// Non-blocking read from USB RX FIFO
int usb_rx_one_char(uint8_t *c) {
  if (usb_serial_jtag_ll_rxfifo_data_available()) {
    usb_serial_jtag_ll_read_rxfifo(c, 1);
    return 0;
  }
  return -1;
}

// Write one byte to USB TX FIFO. Returns -1 on timeout (non-blocking escape).
int usb_tx_one_char(uint8_t c) {
  uint32_t timeout = 10000;
  while (!usb_serial_jtag_ll_txfifo_writable()) {
    if (--timeout == 0) return -1;
  }
  usb_serial_jtag_ll_write_txfifo(&c, 1);
  return 0;
}

// Flush USB TX buffer
void usb_flush(void) { usb_serial_jtag_ll_txfifo_flush(); }

// Configure UART2 for slave communication using LL
void configure_uart2_for_slave(void) {
  periph_ll_enable_clk_clear_rst(PERIPH_UART2_MODULE);

  uart_dev_t *uart = uart_ll_get_hw(UART_NUM_SLAVE);
  if (!uart) {
    esp_rom_printf("[%s] UART2 hardware not found!\n", TAG);
    return;
  }

  const uint32_t sclk_freq = 40000000;
  const uint32_t baud_rate = UART_BAUD_RATE;

  uart_ll_txfifo_rst(uart);
  uart_ll_rxfifo_rst(uart);
  uart_ll_set_baudrate(uart, baud_rate, sclk_freq);
  uart_ll_set_data_bit_num(uart, UART_DATA_8_BITS);
  uart_ll_set_stop_bits(uart, UART_STOP_BITS_1);
  uart_ll_set_parity(uart, UART_PARITY_DISABLE);
  uart_ll_set_hw_flow_ctrl(uart, UART_HW_FLOWCTRL_DISABLE, 0);
  uart_ll_set_tx_idle_num(uart, 0);
  uart_ll_clr_intsts_mask(uart, UART_LL_INTR_MASK);
  uart_ll_disable_intr_mask(uart, UART_LL_INTR_MASK);

  // Map GPIOs to UART2
  esp_rom_gpio_connect_out_signal(SLAVE_RX_PIN, U2TXD_OUT_IDX, false, false);
  esp_rom_gpio_pad_select_gpio(SLAVE_RX_PIN);
  esp_rom_gpio_connect_in_signal(SLAVE_TX_PIN, U2RXD_IN_IDX, false);
  esp_rom_gpio_pad_select_gpio(SLAVE_TX_PIN);

  esp_rom_printf("[%s] UART2: %d baud, 8N1, TX=GPIO%d, RX=GPIO%d\n", TAG,
                 baud_rate, SLAVE_RX_PIN, SLAVE_TX_PIN);
}

// UART2 TX one byte using LL (non-blocking)
void uart2_tx_one_char(uint8_t c) {
  uart_dev_t *uart = uart_ll_get_hw(UART_NUM_SLAVE);
  uart_ll_write_txfifo(uart, &c, 1);
}

// UART2 RX one byte using LL
int uart2_rx_one_char(uint8_t *c) {
  uart_dev_t *uart = uart_ll_get_hw(UART_NUM_SLAVE);
  if (uart_ll_get_rxfifo_len(uart) == 0) {
    return -1;
  }
  uart_ll_read_rxfifo(uart, c, 1);
  return 0;
}

// Select boot partition
int select_partition_number(bootloader_state_t *bs) {
  if (!bootloader_utility_load_partition_table(bs)) {
    ESP_LOGE(TAG, "load partition table error!");
    return INVALID_INDEX;
  }
  return selected_boot_partition(bs);
}

static int selected_boot_partition(const bootloader_state_t *bs) {
  int boot_index = bootloader_utility_get_selected_boot_partition(bs);
  if (boot_index == INVALID_INDEX) {
    return boot_index;
  }
  if (esp_rom_get_reset_reason(0) != RESET_REASON_CORE_DEEP_SLEEP) {
#ifdef CONFIG_BOOTLOADER_FACTORY_RESET
    bool reset_level = false;
#if CONFIG_BOOTLOADER_FACTORY_RESET_PIN_HIGH
    reset_level = true;
#endif
    if (bootloader_common_check_long_hold_gpio_level(
            CONFIG_BOOTLOADER_NUM_PIN_FACTORY_RESET,
            CONFIG_BOOTLOADER_HOLD_TIME_GPIO, reset_level) == GPIO_LONG_HOLD) {
      ESP_LOGI(TAG, "Factory reset detected");
      bool ota_data_erase = false;
#ifdef CONFIG_BOOTLOADER_OTA_DATA_ERASE
      ota_data_erase = true;
#endif
      const char *list_erase = CONFIG_BOOTLOADER_DATA_FACTORY_RESET;
      ESP_LOGI(TAG, "Erasing: %s", list_erase);
      if (bootloader_common_erase_part_type_data(list_erase, ota_data_erase) ==
          false) {
        ESP_LOGE(TAG, "Not all partitions erased");
      }
#ifdef CONFIG_BOOTLOADER_RESERVE_RTC_MEM
      bootloader_common_set_rtc_retain_mem_factory_reset_state();
#endif
      return bootloader_utility_get_selected_boot_partition(bs);
    }
#endif
#ifdef CONFIG_BOOTLOADER_APP_TEST
    bool app_test_level = false;
#if CONFIG_BOOTLOADER_APP_TEST_PIN_HIGH
    app_test_level = true;
#endif
    if (bootloader_common_check_long_hold_gpio_level(
            CONFIG_BOOTLOADER_NUM_PIN_APP_TEST,
            CONFIG_BOOTLOADER_HOLD_TIME_GPIO,
            app_test_level) == GPIO_LONG_HOLD) {
      ESP_LOGI(TAG, "Test firmware boot");
      if (bs->test.offset != 0) {
        boot_index = TEST_APP_INDEX;
        return boot_index;
      } else {
        ESP_LOGE(TAG, "Test firmware not found");
        return INVALID_INDEX;
      }
    }
#endif
  }
  return boot_index;
}

// Configure watchdog
void bootloader_disable_rtc_wdt(void) {
  // RTC WDT
  REG_WRITE(RTC_CNTL_WDTWPROTECT_REG, 0x50D83AA1U);
  REG_WRITE(RTC_CNTL_WDTCONFIG1_REG, 0xFFFFU);
  REG_WRITE(RTC_CNTL_WDTCONFIG2_REG, 0x30000U);
  REG_WRITE(RTC_CNTL_WDTCONFIG3_REG, 0xFFFFU);
  REG_CLR_BIT(RTC_CNTL_WDTCONFIG0_REG, BIT(30) | BIT(29));
  REG_WRITE(RTC_CNTL_WDTFEED_REG, 0xA5U);
  REG_WRITE(RTC_CNTL_WDTWPROTECT_REG, 0U);

  // Super WDT
  REG_WRITE(RTC_CNTL_SWD_WPROTECT_REG, 0x8F1D312AU);
  uint32_t swd_conf = REG_READ(RTC_CNTL_SWD_CONF_REG);
  swd_conf &= ~0x1FFF;
  swd_conf |= 0x1FFF;
  REG_WRITE(RTC_CNTL_SWD_CONF_REG, swd_conf);
  REG_SET_BIT(RTC_CNTL_SWD_CONF_REG, BIT(1));
  REG_WRITE(RTC_CNTL_SWD_WPROTECT_REG, 0U);

  esp_rom_printf("[boot-support] WDT configured\n");
}

void bootloader_feed_wdt(void) {
  REG_WRITE(RTC_CNTL_WDTWPROTECT_REG, 0x50D83AA1U);
  REG_WRITE(RTC_CNTL_WDTFEED_REG, 0xA5U);
  REG_WRITE(RTC_CNTL_WDTWPROTECT_REG, 0U);

  REG_WRITE(RTC_CNTL_SWD_WPROTECT_REG, 0x8F1D312AU);
  REG_SET_BIT(RTC_CNTL_SWD_CONF_REG, BIT(1));
  REG_WRITE(RTC_CNTL_SWD_WPROTECT_REG, 0U);
}
/* Dual-mode UART/USB bridge. Two ring buffers, fully non-blocking:
 *   PC → [USB/UART0 RX] → pc_ring[1024] → UART2 TX FIFO → Slave
 *   PC ← [USB/UART0 TX] ← slave_ring[512] ← UART2 RX FIFO ← Slave
 * USB RX is always drained first to prevent USB NAK → Write timeout. */
#define PC_TO_SLAVE_RING_SIZE    1024
#define SLAVE_TO_PC_RING_SIZE    512

static uint8_t _pc_ring[PC_TO_SLAVE_RING_SIZE];
static int     _pc_ring_head = 0;
static int     _pc_ring_tail = 0;

static uint8_t _slave_ring[SLAVE_TO_PC_RING_SIZE];
static int     _slave_ring_head = 0;
static int     _slave_ring_tail = 0;

static inline bool  pc_ring_full(void)  { return ((_pc_ring_head + 1) % PC_TO_SLAVE_RING_SIZE) == _pc_ring_tail; }
static inline bool  pc_ring_empty(void) { return _pc_ring_head == _pc_ring_tail; }
static inline void  pc_ring_push(uint8_t c) { _pc_ring[_pc_ring_head] = c; _pc_ring_head = (_pc_ring_head + 1) % PC_TO_SLAVE_RING_SIZE; }
static inline uint8_t pc_ring_pop(void) { uint8_t c = _pc_ring[_pc_ring_tail]; _pc_ring_tail = (_pc_ring_tail + 1) % PC_TO_SLAVE_RING_SIZE; return c; }

static inline bool  slave_ring_full(void)  { return ((_slave_ring_head + 1) % SLAVE_TO_PC_RING_SIZE) == _slave_ring_tail; }
static inline bool  slave_ring_empty(void) { return _slave_ring_head == _slave_ring_tail; }
static inline void  slave_ring_push(uint8_t c) { _slave_ring[_slave_ring_head] = c; _slave_ring_head = (_slave_ring_head + 1) % SLAVE_TO_PC_RING_SIZE; }
static inline uint8_t slave_ring_pop(void) { uint8_t c = _slave_ring[_slave_ring_tail]; _slave_ring_tail = (_slave_ring_tail + 1) % SLAVE_TO_PC_RING_SIZE; return c; }

void uart_bridge_passthrough(void) {
  uint32_t pc_to_slave = 0;
  uint32_t slave_to_pc = 0;
  bool flash_in_progress = false;
  uint32_t idle_counter = 0;
  uint32_t wdt_feed_counter = 0;
  uint32_t gpio_check_counter = 0;
  uint32_t max_idle = 60000;

  typedef enum { SOURCE_NONE = 0, SOURCE_UART = 1, SOURCE_USB = 2 } source_t;
  source_t active_source = SOURCE_NONE;

  _pc_ring_head = _pc_ring_tail = 0;
  _slave_ring_head = _slave_ring_tail = 0;

  configure_uart2_for_slave();
  init_usb_serial_jtag();

  esp_rom_printf("[%s] Dual-mode bridge active (UART + USB)\n", TAG);

  while (1) {
    bool data_activity = false;

    // Step 1: USB RX → pc_ring (highest priority, prevents USB NAK)
    {
      uint8_t b;
      while (!pc_ring_full() && usb_rx_one_char(&b) == 0) {
        if (active_source == SOURCE_NONE) {
          esp_rom_printf("[%s] Detected USB connection\n", TAG);
          active_source = SOURCE_USB;
        }
        if (b == SLIP_END) flash_in_progress = true;
        pc_ring_push(b);
        pc_to_slave++;
        data_activity = true;
      }
    }

    // Step 1b: UART0 RX → pc_ring
    if (active_source == SOURCE_NONE || active_source == SOURCE_UART) {
      uint8_t b;
      while (!pc_ring_full() && uart0_rx_one_char(&b) == 0) {
        if (active_source == SOURCE_NONE) {
          esp_rom_printf("[%s] Detected UART connection\n", TAG);
          active_source = SOURCE_UART;
        }
        if (b == SLIP_END) flash_in_progress = true;
        pc_ring_push(b);
        pc_to_slave++;
        data_activity = true;
      }
    }

    // Step 2: pc_ring → UART2 TX FIFO (non-blocking, fill available space only)
    if (!pc_ring_empty()) {
      uart_dev_t *uart = uart_ll_get_hw(UART_NUM_SLAVE);
      uint32_t space = uart_ll_get_txfifo_len(uart);
      while (space > 0 && !pc_ring_empty()) {
        uint8_t b = pc_ring_pop();
        uart_ll_write_txfifo(uart, &b, 1);
        space--;
        data_activity = true;
      }
    }

    // Step 3: UART2 RX → slave_ring.
    // Before esptool connects: discard slave boot messages (~500 bytes) to
    // prevent slave_ring overflow and UART2 RX FIFO loss before sync.
    {
      uint8_t b;
      if (active_source == SOURCE_NONE) {
        while (uart2_rx_one_char(&b) == 0) { /* discard boot messages */ }
      } else {
        while (!slave_ring_full() && uart2_rx_one_char(&b) == 0) {
          slave_ring_push(b);
          slave_to_pc++;
          data_activity = true;
        }
      }
    }

    // Step 4: slave_ring → USB/UART TX (stop if USB TX FIFO full, retry next iter)
    if (!slave_ring_empty()) {
      bool sent_any = false;
      while (!slave_ring_empty()) {
        uint8_t b = slave_ring_pop();
        if (active_source == SOURCE_USB) {
          if (!usb_serial_jtag_ll_txfifo_writable()) {
            // FIFO full: undo pop, retry next iteration
            _slave_ring_tail = (_slave_ring_tail - 1 + SLAVE_TO_PC_RING_SIZE) % SLAVE_TO_PC_RING_SIZE;
            break;
          }
          usb_serial_jtag_ll_write_txfifo(&b, 1);
          sent_any = true;
        } else {
          uart0_tx_one_char(b);
          sent_any = true;
        }
      }
      if (sent_any && active_source == SOURCE_USB) {
        usb_serial_jtag_ll_txfifo_flush();
      }
    }

    // Step 5: Idle handling
    if (data_activity) {
      idle_counter = 0;
    } else {
      idle_counter++;
      wdt_feed_counter++;
      gpio_check_counter++;
      esp_rom_delay_us(1000);

      if (gpio_check_counter >= 100) {
        gpio_check_counter = 0;
        int button_count = 0;
        for (int i = 0; i < 3; i++) {
          if (gpio_get_level_safe(SKIP_FLASH_BRIDGE_PIN) == 0) button_count++;
          esp_rom_delay_us(1000);
        }
        if (button_count >= 2) {
          esp_rom_printf("\n[%s] GPIO%d pressed - exiting bridge\n", TAG, SKIP_FLASH_BRIDGE_PIN);
          esp_rom_printf("[%s] Stats: PC->Slave=%d, Slave->PC=%d bytes\n", TAG, pc_to_slave, slave_to_pc);
          reset_slave_normal_mode();
          return;
        }
      }

      if (flash_in_progress && idle_counter > max_idle) {
        esp_rom_printf("[%s] Flash done: %d/%d bytes\n", TAG, pc_to_slave, slave_to_pc);
        reset_slave_normal_mode();
        return;
      }

      if (wdt_feed_counter >= 5000) {
        bootloader_feed_wdt();
        wdt_feed_counter = 0;
      }

      if (idle_counter > 60000) {
        esp_rom_printf("[%s] Timeout\n", TAG);
        reset_slave_normal_mode();
        return;
      }
    }
  }
}
