 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Thu May  5 22:57:22 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 19.06%

  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11715/ZN (IOA21D0BWP)                                  0.04 @     0.56 r
  U199/ZN (CKND0BWP)                                      0.04 &     0.61 f
  U8445/ZN (NR2D0BWP)                                     0.05 &     0.66 r
  node0/mult_139_4/S1_2_0/CO (FA1D0BWP)                   0.08 &     0.74 r
  node0/mult_139_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.81 r
  node0/mult_139_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.88 r
  node0/mult_139_4/S1_5_0/CO (FA1D0BWP)                   0.08 &     0.96 r
  node0/mult_139_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     1.03 r
  node0/mult_139_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.10 r
  node0/mult_139_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.18 r
  node0/mult_139_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.24 r
  node0/mult_139_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.32 r
  node0/mult_139_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.38 r
  node0/mult_139_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.45 r
  node0/mult_139_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.52 r
  node0/mult_139_4/S4_0/CO (FA1D0BWP)                     0.07 &     1.59 r
  U5265/Z (XOR2D0BWP)                                     0.05 &     1.64 f
  U7697/Z (CKAN2D0BWP)                                    0.03 &     1.68 f
  U7547/ZN (NR2D0BWP)                                     0.02 &     1.70 r
  U5261/Z (XOR2D0BWP)                                     0.05 &     1.75 r
  node0/add_1_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07 &     1.82 r
  node0/add_1_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.86 r
  node0/add_1_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.90 r
  node0/add_1_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.94 r
  node0/add_1_root_add_0_root_add_139_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     1.98 r
  node0/add_1_root_add_0_root_add_139_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 &     2.03 f
  node0/add_0_root_add_0_root_add_139_3/U1_20/Z (XOR3D0BWP)
                                                          0.07 &     2.10 r
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00 &     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node0/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                      0.00       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.13 r
  U2/Z (DEL025D1BWP)                                      0.06 @     0.19 r
  U6856/ZN (INR2XD1BWP)                                   0.06 @     0.26 r
  U6724/ZN (CKND2D0BWP)                                   0.03 &     0.29 f
  U11823/ZN (CKND0BWP)                                    0.04 &     0.33 r
  add_1_root_add_0_root_add_191_2/U1_1/S (FA1D0BWP)       0.08 &     0.41 f
  add_0_root_add_0_root_add_191_2/U1_1/CO (FA1D0BWP)      0.06 &     0.47 f
  add_0_root_add_0_root_add_191_2/U1_2/S (FA1D0BWP)       0.06 &     0.53 r
  U11745/ZN (IOA21D0BWP)                                  0.04 &     0.58 r
  U186/ZN (CKND0BWP)                                      0.04 &     0.62 f
  U8859/ZN (NR2D0BWP)                                     0.04 &     0.66 r
  node1/mult_140_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.75 r
  node1/mult_140_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.82 r
  node1/mult_140_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node1/mult_140_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node1/mult_140_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node1/mult_140_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node1/mult_140_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.16 r
  node1/mult_140_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_140_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_140_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_140_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_140_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.49 r
  node1/mult_140_4/S4_1/S (FA1D0BWP)                      0.08 &     1.57 r
  U2486/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7752/ZN (NR2D0BWP)                                     0.03 &     1.64 r
  U7556/ZN (NR2D0BWP)                                     0.02 &     1.66 f
  U2482/Z (XOR2D0BWP)                                     0.07 &     1.73 r
  node1/add_1_root_add_0_root_add_140_3/U1_15/S (FA1D0BWP)
                                                          0.09 &     1.82 f
  node1/add_0_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.88 f
  node1/add_0_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.92 f
  node1/add_0_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.96 f
  node1/add_0_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.99 f
  node1/add_0_root_add_0_root_add_140_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     2.03 f
  node1/add_0_root_add_0_root_add_140_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 &     2.08 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00 &     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node1/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                      0.00       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11715/ZN (IOA21D0BWP)                                  0.04 @     0.56 r
  U199/ZN (CKND0BWP)                                      0.04 &     0.61 f
  U8771/ZN (NR2D0BWP)                                     0.04 &     0.65 r
  node0/mult_140_4/S2_2_1/CO (FA1D0BWP)                   0.09 &     0.74 r
  node0/mult_140_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.81 r
  node0/mult_140_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node0/mult_140_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node0/mult_140_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node0/mult_140_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node0/mult_140_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.16 r
  node0/mult_140_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.23 r
  node0/mult_140_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node0/mult_140_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node0/mult_140_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node0/mult_140_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.50 r
  node0/mult_140_4/S4_1/S (FA1D0BWP)                      0.08 &     1.58 r
  U5001/Z (XOR2D0BWP)                                     0.05 &     1.62 f
  U7698/Z (CKAN2D0BWP)                                    0.03 &     1.66 f
  U7548/ZN (NR2D0BWP)                                     0.02 &     1.68 r
  U4997/Z (XOR2D0BWP)                                     0.05 &     1.73 r
  node0/add_1_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.07 &     1.80 r
  node0/add_1_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.84 r
  node0/add_1_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.88 r
  node0/add_1_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.92 r
  node0/add_1_root_add_0_root_add_140_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     1.95 r
  node0/add_1_root_add_0_root_add_140_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 &     2.00 f
  node0/add_0_root_add_0_root_add_140_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 &     2.08 r
  node0/mul4_reg[20]/D (DFQD1BWP)                         0.00 &     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node0/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.13 r
  U2/Z (DEL025D1BWP)                                      0.06 @     0.19 r
  U6834/ZN (INR2XD1BWP)                                   0.07 @     0.26 r
  U6819/ZN (CKND2D1BWP)                                   0.03 @     0.29 f
  U64/ZN (CKND0BWP)                                       0.04 &     0.33 r
  add_1_root_add_0_root_add_190_2/U1_1/S (FA1D0BWP)       0.08 &     0.42 f
  add_0_root_add_0_root_add_190_2/U1_1/CO (FA1D0BWP)      0.06 &     0.48 f
  add_0_root_add_0_root_add_190_2/U1_2/S (FA1D0BWP)       0.05 &     0.52 r
  U11717/ZN (IOA21D0BWP)                                  0.05 &     0.57 r
  U201/ZN (CKND0BWP)                                      0.05 &     0.62 f
  U8875/ZN (NR2D0BWP)                                     0.04 &     0.66 r
  node1/mult_139_3/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.74 r
  node1/mult_139_3/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.81 r
  node1/mult_139_3/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node1/mult_139_3/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node1/mult_139_3/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node1/mult_139_3/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node1/mult_139_3/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.15 r
  node1/mult_139_3/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_139_3/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_139_3/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_139_3/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_139_3/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.49 r
  node1/mult_139_3/S4_1/S (FA1D0BWP)                      0.07 &     1.57 r
  U2805/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7754/ZN (NR2D0BWP)                                     0.03 &     1.64 r
  U7561/ZN (NR2D0BWP)                                     0.02 &     1.66 f
  U2801/Z (XOR2D0BWP)                                     0.05 &     1.71 r
  node1/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07 &     1.78 r
  node1/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.82 r
  node1/add_2_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.85 r
  node1/add_2_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.89 r
  node1/add_2_root_add_0_root_add_139_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     1.93 r
  node1/add_2_root_add_0_root_add_139_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 &     1.99 f
  node1/add_0_root_add_0_root_add_139_3/U1_20/Z (XOR3D0BWP)
                                                          0.09 &     2.08 r
  node1/mul3_reg[20]/D (DFQD1BWP)                         0.00 &     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node1/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                      0.00       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11714/ZN (IOA21D4BWP)                                  0.03 @     0.56 r
  U187/ZN (CKND1BWP)                                      0.03 @     0.58 f
  U8443/ZN (NR2D0BWP)                                     0.03 &     0.62 r
  node0/mult_137_4/S1_2_0/CO (FA1D0BWP)                   0.08 &     0.70 r
  node0/mult_137_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.77 r
  node0/mult_137_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.84 r
  node0/mult_137_4/S1_5_0/CO (FA1D0BWP)                   0.07 &     0.91 r
  node0/mult_137_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     0.98 r
  node0/mult_137_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.04 r
  node0/mult_137_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.11 r
  node0/mult_137_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.17 r
  node0/mult_137_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.24 r
  node0/mult_137_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.31 r
  node0/mult_137_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.37 r
  node0/mult_137_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.44 r
  node0/mult_137_4/S4_0/S (FA1D0BWP)                      0.08 &     1.52 f
  U5545/Z (XOR2D0BWP)                                     0.05 &     1.56 r
  U5543/Z (XOR2D0BWP)                                     0.05 &     1.61 f
  U466/ZN (CKND2D0BWP)                                    0.02 &     1.64 r
  U451/ZN (ND3D1BWP)                                      0.03 &     1.66 f
  U386/Z (XOR2D0BWP)                                      0.05 &     1.72 r
  U449/ZN (CKND0BWP)                                      0.01 &     1.73 f
  U411/ZN (CKND2D1BWP)                                    0.01 &     1.74 r
  U419/ZN (ND2D1BWP)                                      0.03 &     1.77 f
  node0/add_0_root_add_0_root_add_137_3/U1_15/CO (FA1D1BWP)
                                                          0.07 &     1.84 f
  node0/add_0_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.88 f
  U246/ZN (ND2D0BWP)                                      0.02 &     1.90 r
  U380/ZN (ND3D1BWP)                                      0.02 &     1.92 f
  U393/Z (BUFFD1BWP)                                      0.03 &     1.95 f
  node0/add_0_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.99 f
  node0/add_0_root_add_0_root_add_137_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     2.03 f
  node0/add_0_root_add_0_root_add_137_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 &     2.07 r
  node0/mul2_reg[20]/D (DFQD1BWP)                         0.00 &     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node0/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                      0.00       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11714/ZN (IOA21D4BWP)                                  0.03 @     0.56 r
  U187/ZN (CKND1BWP)                                      0.03 @     0.58 f
  U8441/ZN (NR2D0BWP)                                     0.04 &     0.62 r
  node0/mult_136_4/S1_2_0/CO (FA1D0BWP)                   0.09 &     0.71 r
  node0/mult_136_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.78 r
  node0/mult_136_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.85 r
  node0/mult_136_4/S1_5_0/CO (FA1D0BWP)                   0.08 &     0.93 r
  node0/mult_136_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     1.00 r
  node0/mult_136_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.07 r
  node0/mult_136_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.14 r
  node0/mult_136_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.21 r
  node0/mult_136_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.28 r
  node0/mult_136_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.35 r
  node0/mult_136_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.42 r
  node0/mult_136_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.49 r
  node0/mult_136_4/S4_0/CO (FA1D0BWP)                     0.07 &     1.56 r
  U5809/Z (XOR2D0BWP)                                     0.05 &     1.61 f
  U7695/Z (CKAN2D0BWP)                                    0.03 &     1.64 f
  U7545/ZN (NR2D0BWP)                                     0.02 &     1.66 r
  U5805/Z (XOR2D0BWP)                                     0.05 &     1.72 f
  node0/add_1_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.78 f
  node0/add_1_root_add_0_root_add_136_3/U1_16/S (FA1D0BWP)
                                                          0.07 &     1.85 r
  node0/add_0_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.07 &     1.92 r
  node0/add_0_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.96 r
  node0/add_0_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     2.00 r
  node0/add_0_root_add_0_root_add_136_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     2.03 r
  node0/add_0_root_add_0_root_add_136_3/U1_20/Z (XOR3D0BWP)
                                                          0.03 &     2.07 r
  node0/mul1_reg[20]/D (DFQD1BWP)                         0.00 &     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node0/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                      0.00       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11715/ZN (IOA21D0BWP)                                  0.04 @     0.56 r
  U199/ZN (CKND0BWP)                                      0.04 &     0.61 f
  U8445/ZN (NR2D0BWP)                                     0.05 &     0.66 r
  node0/mult_139_4/S1_2_0/CO (FA1D0BWP)                   0.08 &     0.74 r
  node0/mult_139_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.81 r
  node0/mult_139_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.88 r
  node0/mult_139_4/S1_5_0/CO (FA1D0BWP)                   0.08 &     0.96 r
  node0/mult_139_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     1.03 r
  node0/mult_139_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.10 r
  node0/mult_139_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.18 r
  node0/mult_139_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.24 r
  node0/mult_139_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.32 r
  node0/mult_139_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.38 r
  node0/mult_139_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.45 r
  node0/mult_139_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.52 r
  node0/mult_139_4/S4_0/CO (FA1D0BWP)                     0.07 &     1.59 r
  U5265/Z (XOR2D0BWP)                                     0.05 &     1.64 f
  U7697/Z (CKAN2D0BWP)                                    0.03 &     1.68 f
  U7547/ZN (NR2D0BWP)                                     0.02 &     1.70 r
  U5261/Z (XOR2D0BWP)                                     0.05 &     1.75 r
  node0/add_1_root_add_0_root_add_139_3/U1_15/S (FA1D0BWP)
                                                          0.08 &     1.83 f
  node0/add_0_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.89 f
  node0/add_0_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.93 f
  node0/add_0_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.97 f
  node0/add_0_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     2.01 f
  node0/add_0_root_add_0_root_add_139_3/U1_19/S (FA1D0BWP)
                                                          0.05 &     2.07 r
  node0/mul3_reg[19]/D (DFQD1BWP)                         0.00 &     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node0/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: node1/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.06 r
  node1/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.10       0.16 r
  U6852/ZN (INR2XD1BWP)                                   0.06 &     0.22 r
  U6722/ZN (CKND2D1BWP)                                   0.04 &     0.26 f
  U70/ZN (CKND0BWP)                                       0.05 &     0.31 r
  add_1_root_add_0_root_add_186_2/U1_1/S (FA1D0BWP)       0.09 &     0.40 f
  add_0_root_add_0_root_add_186_2/U1_1/CO (FA1D0BWP)      0.06 &     0.46 f
  add_0_root_add_0_root_add_186_2/U1_2/S (FA1D0BWP)       0.05 &     0.51 r
  U11744/ZN (IOA21D0BWP)                                  0.05 &     0.56 r
  U192/ZN (CKND0BWP)                                      0.05 &     0.61 f
  U8857/ZN (NR2D0BWP)                                     0.04 &     0.65 r
  node1/mult_137_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.74 r
  node1/mult_137_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.80 r
  node1/mult_137_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.87 r
  node1/mult_137_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.94 r
  node1/mult_137_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.01 r
  node1/mult_137_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.08 r
  node1/mult_137_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.15 r
  node1/mult_137_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_137_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_137_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_137_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_137_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.50 r
  node1/mult_137_4/S4_1/S (FA1D0BWP)                      0.07 &     1.57 r
  U3011/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7751/ZN (NR2D0BWP)                                     0.03 &     1.65 r
  U7555/ZN (NR2D0BWP)                                     0.02 &     1.67 f
  U3007/Z (XOR2D0BWP)                                     0.05 &     1.72 r
  node1/add_1_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.78 r
  node1/add_1_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.82 r
  node1/add_1_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.86 r
  node1/add_1_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.89 r
  node1/add_1_root_add_0_root_add_137_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     1.93 r
  node1/add_1_root_add_0_root_add_137_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 &     1.98 f
  node1/add_0_root_add_0_root_add_137_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 &     2.06 r
  node1/mul2_reg[20]/D (DFQD1BWP)                         0.00 &     2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node1/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                      0.00       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11715/ZN (IOA21D0BWP)                                  0.04 @     0.56 r
  U199/ZN (CKND0BWP)                                      0.04 &     0.61 f
  U8771/ZN (NR2D0BWP)                                     0.04 &     0.65 r
  node0/mult_140_4/S2_2_1/CO (FA1D0BWP)                   0.09 &     0.74 r
  node0/mult_140_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.81 r
  node0/mult_140_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node0/mult_140_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node0/mult_140_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node0/mult_140_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node0/mult_140_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.16 r
  node0/mult_140_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.23 r
  node0/mult_140_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node0/mult_140_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node0/mult_140_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node0/mult_140_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.50 r
  node0/mult_140_4/S4_1/S (FA1D0BWP)                      0.08 &     1.58 r
  U5001/Z (XOR2D0BWP)                                     0.05 &     1.62 f
  U7698/Z (CKAN2D0BWP)                                    0.03 &     1.66 f
  U7548/ZN (NR2D0BWP)                                     0.02 &     1.68 r
  U4997/Z (XOR2D0BWP)                                     0.06 &     1.74 f
  node0/add_1_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.80 f
  node0/add_1_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.84 f
  node0/add_1_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.88 f
  node0/add_1_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.92 f
  node0/add_1_root_add_0_root_add_140_3/U1_19/S (FA1D0BWP)
                                                          0.05 &     1.97 r
  node0/add_0_root_add_0_root_add_140_3/U1_19/S (FA1D0BWP)
                                                          0.08 &     2.05 r
  node0/mul4_reg[19]/D (DFQD1BWP)                         0.00 &     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node0/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node1/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.06 r
  node1/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.10       0.16 r
  U6852/ZN (INR2XD1BWP)                                   0.06 &     0.22 r
  U6722/ZN (CKND2D1BWP)                                   0.04 &     0.26 f
  U70/ZN (CKND0BWP)                                       0.05 &     0.31 r
  add_1_root_add_0_root_add_186_2/U1_1/S (FA1D0BWP)       0.09 &     0.40 f
  add_0_root_add_0_root_add_186_2/U1_1/CO (FA1D0BWP)      0.06 &     0.46 f
  add_0_root_add_0_root_add_186_2/U1_2/S (FA1D0BWP)       0.05 &     0.51 r
  U11744/ZN (IOA21D0BWP)                                  0.05 &     0.56 r
  U192/ZN (CKND0BWP)                                      0.05 &     0.61 f
  U8921/ZN (NR2D0BWP)                                     0.04 &     0.65 r
  node1/mult_136_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.73 r
  node1/mult_136_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.80 r
  node1/mult_136_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.87 r
  node1/mult_136_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.94 r
  node1/mult_136_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.01 r
  node1/mult_136_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.07 r
  node1/mult_136_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.14 r
  node1/mult_136_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.21 r
  node1/mult_136_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.28 r
  node1/mult_136_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.35 r
  node1/mult_136_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.41 r
  node1/mult_136_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.48 r
  node1/mult_136_4/S4_1/S (FA1D0BWP)                      0.08 &     1.56 r
  U3355/Z (XOR2D0BWP)                                     0.04 &     1.60 f
  U7747/Z (CKAN2D0BWP)                                    0.03 &     1.63 f
  U7563/ZN (NR2D0BWP)                                     0.02 &     1.66 r
  U3351/Z (XOR2D0BWP)                                     0.05 &     1.70 r
  node1/add_1_root_add_0_root_add_136_3/U1_15/S (FA1D0BWP)
                                                          0.08 &     1.78 f
  node1/add_0_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.84 f
  node1/add_0_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.88 f
  node1/add_0_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.92 f
  node1/add_0_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.96 f
  node1/add_0_root_add_0_root_add_136_3/U1_19/CO (FA1D0BWP)
                                                          0.04 &     2.00 f
  node1/add_0_root_add_0_root_add_136_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 &     2.05 r
  node1/mul1_reg[20]/D (DFQD1BWP)                         0.00 &     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node1/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.13 r
  U2/Z (DEL025D1BWP)                                      0.06 @     0.19 r
  U6856/ZN (INR2XD1BWP)                                   0.06 @     0.26 r
  U6724/ZN (CKND2D0BWP)                                   0.03 &     0.29 f
  U11823/ZN (CKND0BWP)                                    0.04 &     0.33 r
  add_1_root_add_0_root_add_191_2/U1_1/S (FA1D0BWP)       0.08 &     0.41 f
  add_0_root_add_0_root_add_191_2/U1_1/CO (FA1D0BWP)      0.06 &     0.47 f
  add_0_root_add_0_root_add_191_2/U1_2/S (FA1D0BWP)       0.06 &     0.53 r
  U11745/ZN (IOA21D0BWP)                                  0.04 &     0.58 r
  U186/ZN (CKND0BWP)                                      0.04 &     0.62 f
  U8859/ZN (NR2D0BWP)                                     0.04 &     0.66 r
  node1/mult_140_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.75 r
  node1/mult_140_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.82 r
  node1/mult_140_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node1/mult_140_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node1/mult_140_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node1/mult_140_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node1/mult_140_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.16 r
  node1/mult_140_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_140_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_140_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_140_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_140_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.49 r
  node1/mult_140_4/S4_1/S (FA1D0BWP)                      0.08 &     1.57 r
  U2486/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7752/ZN (NR2D0BWP)                                     0.03 &     1.64 r
  U7556/ZN (NR2D0BWP)                                     0.02 &     1.66 f
  U2482/Z (XOR2D0BWP)                                     0.07 &     1.73 r
  node1/add_1_root_add_0_root_add_140_3/U1_15/S (FA1D0BWP)
                                                          0.09 &     1.82 f
  node1/add_0_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.88 f
  node1/add_0_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.92 f
  node1/add_0_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.96 f
  node1/add_0_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.99 f
  node1/add_0_root_add_0_root_add_140_3/U1_19/S (FA1D0BWP)
                                                          0.05 &     2.04 r
  node1/mul4_reg[19]/D (DFQD1BWP)                         0.00 &     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node1/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                      0.00       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11714/ZN (IOA21D4BWP)                                  0.03 @     0.56 r
  U187/ZN (CKND1BWP)                                      0.03 @     0.58 f
  U8443/ZN (NR2D0BWP)                                     0.03 &     0.62 r
  node0/mult_137_4/S1_2_0/CO (FA1D0BWP)                   0.08 &     0.70 r
  node0/mult_137_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.77 r
  node0/mult_137_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.84 r
  node0/mult_137_4/S1_5_0/CO (FA1D0BWP)                   0.07 &     0.91 r
  node0/mult_137_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     0.98 r
  node0/mult_137_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.04 r
  node0/mult_137_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.11 r
  node0/mult_137_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.17 r
  node0/mult_137_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.24 r
  node0/mult_137_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.31 r
  node0/mult_137_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.37 r
  node0/mult_137_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.44 r
  node0/mult_137_4/S4_0/S (FA1D0BWP)                      0.08 &     1.52 f
  U5545/Z (XOR2D0BWP)                                     0.05 &     1.56 r
  U5543/Z (XOR2D0BWP)                                     0.05 &     1.61 f
  U466/ZN (CKND2D0BWP)                                    0.02 &     1.64 r
  U451/ZN (ND3D1BWP)                                      0.03 &     1.66 f
  U386/Z (XOR2D0BWP)                                      0.05 &     1.72 r
  U449/ZN (CKND0BWP)                                      0.01 &     1.73 f
  U411/ZN (CKND2D1BWP)                                    0.01 &     1.74 r
  U419/ZN (ND2D1BWP)                                      0.03 &     1.77 f
  node0/add_0_root_add_0_root_add_137_3/U1_15/CO (FA1D1BWP)
                                                          0.07 &     1.84 f
  node0/add_0_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.88 f
  U246/ZN (ND2D0BWP)                                      0.02 &     1.90 r
  U380/ZN (ND3D1BWP)                                      0.02 &     1.92 f
  U393/Z (BUFFD1BWP)                                      0.03 &     1.95 f
  node0/add_0_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.99 f
  node0/add_0_root_add_0_root_add_137_3/U1_19/S (FA1D0BWP)
                                                          0.05 &     2.04 r
  node0/mul2_reg[19]/D (DFQD1BWP)                         0.00 &     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node0/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11715/ZN (IOA21D0BWP)                                  0.04 @     0.56 r
  U199/ZN (CKND0BWP)                                      0.04 &     0.61 f
  U8445/ZN (NR2D0BWP)                                     0.05 &     0.66 r
  node0/mult_139_4/S1_2_0/CO (FA1D0BWP)                   0.08 &     0.74 r
  node0/mult_139_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.81 r
  node0/mult_139_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.88 r
  node0/mult_139_4/S1_5_0/CO (FA1D0BWP)                   0.08 &     0.96 r
  node0/mult_139_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     1.03 r
  node0/mult_139_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.10 r
  node0/mult_139_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.18 r
  node0/mult_139_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.24 r
  node0/mult_139_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.32 r
  node0/mult_139_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.38 r
  node0/mult_139_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.45 r
  node0/mult_139_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.52 r
  node0/mult_139_4/S4_0/CO (FA1D0BWP)                     0.07 &     1.59 r
  U5265/Z (XOR2D0BWP)                                     0.05 &     1.64 f
  U7697/Z (CKAN2D0BWP)                                    0.03 &     1.68 f
  U7547/ZN (NR2D0BWP)                                     0.02 &     1.70 r
  U5261/Z (XOR2D0BWP)                                     0.05 &     1.75 r
  node0/add_1_root_add_0_root_add_139_3/U1_15/S (FA1D0BWP)
                                                          0.08 &     1.83 f
  node0/add_0_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.89 f
  node0/add_0_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.93 f
  node0/add_0_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.97 f
  node0/add_0_root_add_0_root_add_139_3/U1_18/S (FA1D0BWP)
                                                          0.07 &     2.04 r
  node0/mul3_reg[18]/D (DFQD1BWP)                         0.00 &     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node0/mul3_reg[18]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.13 r
  U2/Z (DEL025D1BWP)                                      0.06 @     0.19 r
  U6834/ZN (INR2XD1BWP)                                   0.07 @     0.26 r
  U6819/ZN (CKND2D1BWP)                                   0.03 @     0.29 f
  U64/ZN (CKND0BWP)                                       0.04 &     0.33 r
  add_1_root_add_0_root_add_190_2/U1_1/S (FA1D0BWP)       0.08 &     0.42 f
  add_0_root_add_0_root_add_190_2/U1_1/CO (FA1D0BWP)      0.06 &     0.48 f
  add_0_root_add_0_root_add_190_2/U1_2/S (FA1D0BWP)       0.05 &     0.52 r
  U11717/ZN (IOA21D0BWP)                                  0.05 &     0.57 r
  U201/ZN (CKND0BWP)                                      0.05 &     0.62 f
  U8875/ZN (NR2D0BWP)                                     0.04 &     0.66 r
  node1/mult_139_3/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.74 r
  node1/mult_139_3/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.81 r
  node1/mult_139_3/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node1/mult_139_3/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node1/mult_139_3/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node1/mult_139_3/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node1/mult_139_3/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.15 r
  node1/mult_139_3/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_139_3/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_139_3/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_139_3/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_139_3/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.49 r
  node1/mult_139_3/S4_1/S (FA1D0BWP)                      0.07 &     1.57 r
  U2805/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7754/ZN (NR2D0BWP)                                     0.03 &     1.64 r
  U7561/ZN (NR2D0BWP)                                     0.02 &     1.66 f
  U2801/Z (XOR2D0BWP)                                     0.05 &     1.71 r
  node1/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07 &     1.78 r
  node1/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.82 r
  node1/add_2_root_add_0_root_add_139_3/U1_17/S (FA1D0BWP)
                                                          0.06 &     1.87 f
  node1/add_0_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.08 &     1.95 f
  node1/add_0_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.99 f
  node1/add_0_root_add_0_root_add_139_3/U1_19/S (FA1D0BWP)
                                                          0.05 &     2.04 r
  node1/mul3_reg[19]/D (DFQD1BWP)                         0.00 &     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node1/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11714/ZN (IOA21D4BWP)                                  0.03 @     0.56 r
  U187/ZN (CKND1BWP)                                      0.03 @     0.58 f
  U8441/ZN (NR2D0BWP)                                     0.04 &     0.62 r
  node0/mult_136_4/S1_2_0/CO (FA1D0BWP)                   0.09 &     0.71 r
  node0/mult_136_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.78 r
  node0/mult_136_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.85 r
  node0/mult_136_4/S1_5_0/CO (FA1D0BWP)                   0.08 &     0.93 r
  node0/mult_136_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     1.00 r
  node0/mult_136_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.07 r
  node0/mult_136_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.14 r
  node0/mult_136_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.21 r
  node0/mult_136_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.28 r
  node0/mult_136_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.35 r
  node0/mult_136_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.42 r
  node0/mult_136_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.49 r
  node0/mult_136_4/S4_0/CO (FA1D0BWP)                     0.07 &     1.56 r
  U5809/Z (XOR2D0BWP)                                     0.05 &     1.61 f
  U7695/Z (CKAN2D0BWP)                                    0.03 &     1.64 f
  U7545/ZN (NR2D0BWP)                                     0.02 &     1.66 r
  U5805/Z (XOR2D0BWP)                                     0.05 &     1.72 f
  node0/add_1_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.78 f
  node0/add_1_root_add_0_root_add_136_3/U1_16/S (FA1D0BWP)
                                                          0.07 &     1.85 r
  node0/add_0_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.07 &     1.92 r
  node0/add_0_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.96 r
  node0/add_0_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     2.00 r
  node0/add_0_root_add_0_root_add_136_3/U1_19/S (FA1D0BWP)
                                                          0.04 &     2.04 r
  node0/mul1_reg[19]/D (DFQD1BWP)                         0.00 &     2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node0/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                      0.00       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 @     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 @     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 &     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 &     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 &     0.37 f
  U949/S (FA1D0BWP)                                       0.07 &     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 &     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 @     0.53 f
  U11714/ZN (IOA21D4BWP)                                  0.03 @     0.56 r
  U187/ZN (CKND1BWP)                                      0.03 @     0.58 f
  U8443/ZN (NR2D0BWP)                                     0.03 &     0.62 r
  node0/mult_137_4/S1_2_0/CO (FA1D0BWP)                   0.08 &     0.70 r
  node0/mult_137_4/S1_3_0/CO (FA1D0BWP)                   0.07 &     0.77 r
  node0/mult_137_4/S1_4_0/CO (FA1D0BWP)                   0.07 &     0.84 r
  node0/mult_137_4/S1_5_0/CO (FA1D0BWP)                   0.07 &     0.91 r
  node0/mult_137_4/S1_6_0/CO (FA1D0BWP)                   0.07 &     0.98 r
  node0/mult_137_4/S1_7_0/CO (FA1D0BWP)                   0.07 &     1.04 r
  node0/mult_137_4/S1_8_0/CO (FA1D0BWP)                   0.07 &     1.11 r
  node0/mult_137_4/S1_9_0/CO (FA1D0BWP)                   0.07 &     1.17 r
  node0/mult_137_4/S1_10_0/CO (FA1D0BWP)                  0.07 &     1.24 r
  node0/mult_137_4/S1_11_0/CO (FA1D0BWP)                  0.07 &     1.31 r
  node0/mult_137_4/S1_12_0/CO (FA1D0BWP)                  0.07 &     1.37 r
  node0/mult_137_4/S1_13_0/CO (FA1D0BWP)                  0.07 &     1.44 r
  node0/mult_137_4/S4_0/S (FA1D0BWP)                      0.08 &     1.52 f
  U5545/Z (XOR2D0BWP)                                     0.05 &     1.56 r
  U5543/Z (XOR2D0BWP)                                     0.05 &     1.61 f
  U466/ZN (CKND2D0BWP)                                    0.02 &     1.64 r
  U451/ZN (ND3D1BWP)                                      0.03 &     1.66 f
  U386/Z (XOR2D0BWP)                                      0.05 &     1.72 r
  U449/ZN (CKND0BWP)                                      0.01 &     1.73 f
  U411/ZN (CKND2D1BWP)                                    0.01 &     1.74 r
  U419/ZN (ND2D1BWP)                                      0.03 &     1.77 f
  node0/add_0_root_add_0_root_add_137_3/U1_15/CO (FA1D1BWP)
                                                          0.07 &     1.84 f
  node0/add_0_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.88 f
  U244/Z (XOR3D0BWP)                                      0.09 &     1.97 r
  U448/Z (BUFFD2BWP)                                      0.05 @     2.01 r
  node0/mul2_reg[17]/D (DFQD1BWP)                         0.01 @     2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node0/mul2_reg[17]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.13 r
  U2/Z (DEL025D1BWP)                                      0.06 @     0.19 r
  U6856/ZN (INR2XD1BWP)                                   0.06 @     0.26 r
  U6724/ZN (CKND2D0BWP)                                   0.03 &     0.29 f
  U11823/ZN (CKND0BWP)                                    0.04 &     0.33 r
  add_1_root_add_0_root_add_191_2/U1_1/S (FA1D0BWP)       0.08 &     0.41 f
  add_0_root_add_0_root_add_191_2/U1_1/CO (FA1D0BWP)      0.06 &     0.47 f
  add_0_root_add_0_root_add_191_2/U1_2/S (FA1D0BWP)       0.06 &     0.53 r
  U11745/ZN (IOA21D0BWP)                                  0.04 &     0.58 r
  U186/ZN (CKND0BWP)                                      0.04 &     0.62 f
  U8859/ZN (NR2D0BWP)                                     0.04 &     0.66 r
  node1/mult_140_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.75 r
  node1/mult_140_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.82 r
  node1/mult_140_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node1/mult_140_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node1/mult_140_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node1/mult_140_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node1/mult_140_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.16 r
  node1/mult_140_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_140_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_140_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_140_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_140_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.49 r
  node1/mult_140_4/S4_1/S (FA1D0BWP)                      0.08 &     1.57 r
  U2486/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7752/ZN (NR2D0BWP)                                     0.03 &     1.64 r
  U7556/ZN (NR2D0BWP)                                     0.02 &     1.66 f
  U2482/Z (XOR2D0BWP)                                     0.07 &     1.73 r
  node1/add_1_root_add_0_root_add_140_3/U1_15/S (FA1D0BWP)
                                                          0.09 &     1.82 f
  node1/add_0_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.88 f
  node1/add_0_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.92 f
  node1/add_0_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.96 f
  node1/add_0_root_add_0_root_add_140_3/U1_18/S (FA1D0BWP)
                                                          0.06 &     2.02 r
  node1/mul4_reg[18]/D (DFQD1BWP)                         0.00 &     2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node1/mul4_reg[18]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.13 r
  U2/Z (DEL025D1BWP)                                      0.06 @     0.19 r
  U6834/ZN (INR2XD1BWP)                                   0.07 @     0.26 r
  U6819/ZN (CKND2D1BWP)                                   0.03 @     0.29 f
  U64/ZN (CKND0BWP)                                       0.04 &     0.33 r
  add_1_root_add_0_root_add_190_2/U1_1/S (FA1D0BWP)       0.08 &     0.42 f
  add_0_root_add_0_root_add_190_2/U1_1/CO (FA1D0BWP)      0.06 &     0.48 f
  add_0_root_add_0_root_add_190_2/U1_2/S (FA1D0BWP)       0.05 &     0.52 r
  U11717/ZN (IOA21D0BWP)                                  0.05 &     0.57 r
  U201/ZN (CKND0BWP)                                      0.05 &     0.62 f
  U8875/ZN (NR2D0BWP)                                     0.04 &     0.66 r
  node1/mult_139_3/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.74 r
  node1/mult_139_3/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.81 r
  node1/mult_139_3/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.88 r
  node1/mult_139_3/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.95 r
  node1/mult_139_3/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.02 r
  node1/mult_139_3/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.09 r
  node1/mult_139_3/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.15 r
  node1/mult_139_3/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_139_3/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_139_3/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_139_3/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_139_3/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.49 r
  node1/mult_139_3/S4_1/S (FA1D0BWP)                      0.07 &     1.57 r
  U2805/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7754/ZN (NR2D0BWP)                                     0.03 &     1.64 r
  U7561/ZN (NR2D0BWP)                                     0.02 &     1.66 f
  U2801/Z (XOR2D0BWP)                                     0.05 &     1.71 r
  node1/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07 &     1.78 r
  node1/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.82 r
  node1/add_2_root_add_0_root_add_139_3/U1_17/S (FA1D0BWP)
                                                          0.06 &     1.87 f
  node1/add_0_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.08 &     1.95 f
  node1/add_0_root_add_0_root_add_139_3/U1_18/S (FA1D0BWP)
                                                          0.06 &     2.02 r
  node1/mul3_reg[18]/D (DFQD1BWP)                         0.00 &     2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock uncertainty                                      -0.15       2.12
  node1/mul3_reg[18]/CP (DFQD1BWP)                        0.00       2.12 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: node1/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.06 r
  node1/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.10       0.16 r
  U6852/ZN (INR2XD1BWP)                                   0.06 &     0.22 r
  U6722/ZN (CKND2D1BWP)                                   0.04 &     0.26 f
  U70/ZN (CKND0BWP)                                       0.05 &     0.31 r
  add_1_root_add_0_root_add_186_2/U1_1/S (FA1D0BWP)       0.09 &     0.40 f
  add_0_root_add_0_root_add_186_2/U1_1/CO (FA1D0BWP)      0.06 &     0.46 f
  add_0_root_add_0_root_add_186_2/U1_2/S (FA1D0BWP)       0.05 &     0.51 r
  U11744/ZN (IOA21D0BWP)                                  0.05 &     0.56 r
  U192/ZN (CKND0BWP)                                      0.05 &     0.61 f
  U8857/ZN (NR2D0BWP)                                     0.04 &     0.65 r
  node1/mult_137_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.74 r
  node1/mult_137_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.80 r
  node1/mult_137_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.87 r
  node1/mult_137_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.94 r
  node1/mult_137_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.01 r
  node1/mult_137_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.08 r
  node1/mult_137_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.15 r
  node1/mult_137_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.22 r
  node1/mult_137_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.29 r
  node1/mult_137_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.36 r
  node1/mult_137_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.43 r
  node1/mult_137_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.50 r
  node1/mult_137_4/S4_1/S (FA1D0BWP)                      0.07 &     1.57 r
  U3011/Z (XOR2D0BWP)                                     0.04 &     1.61 f
  U7751/ZN (NR2D0BWP)                                     0.03 &     1.65 r
  U7555/ZN (NR2D0BWP)                                     0.02 &     1.67 f
  U3007/Z (XOR2D0BWP)                                     0.05 &     1.72 r
  node1/add_1_root_add_0_root_add_137_3/U1_15/S (FA1D0BWP)
                                                          0.07 &     1.79 f
  node1/add_0_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.85 f
  node1/add_0_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.89 f
  node1/add_0_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.93 f
  node1/add_0_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.97 f
  node1/add_0_root_add_0_root_add_137_3/U1_19/S (FA1D0BWP)
                                                          0.05 &     2.02 r
  node1/mul2_reg[19]/D (DFQD1BWP)                         0.00 &     2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node1/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: node1/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node1/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.06 r
  node1/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.10       0.16 r
  U6852/ZN (INR2XD1BWP)                                   0.06 &     0.22 r
  U6722/ZN (CKND2D1BWP)                                   0.04 &     0.26 f
  U70/ZN (CKND0BWP)                                       0.05 &     0.31 r
  add_1_root_add_0_root_add_186_2/U1_1/S (FA1D0BWP)       0.09 &     0.40 f
  add_0_root_add_0_root_add_186_2/U1_1/CO (FA1D0BWP)      0.06 &     0.46 f
  add_0_root_add_0_root_add_186_2/U1_2/S (FA1D0BWP)       0.05 &     0.51 r
  U11744/ZN (IOA21D0BWP)                                  0.05 &     0.56 r
  U192/ZN (CKND0BWP)                                      0.05 &     0.61 f
  U8921/ZN (NR2D0BWP)                                     0.04 &     0.65 r
  node1/mult_136_4/S2_2_1/CO (FA1D0BWP)                   0.08 &     0.73 r
  node1/mult_136_4/S2_3_1/CO (FA1D0BWP)                   0.07 &     0.80 r
  node1/mult_136_4/S2_4_1/CO (FA1D0BWP)                   0.07 &     0.87 r
  node1/mult_136_4/S2_5_1/CO (FA1D0BWP)                   0.07 &     0.94 r
  node1/mult_136_4/S2_6_1/CO (FA1D0BWP)                   0.07 &     1.01 r
  node1/mult_136_4/S2_7_1/CO (FA1D0BWP)                   0.07 &     1.07 r
  node1/mult_136_4/S2_8_1/CO (FA1D0BWP)                   0.07 &     1.14 r
  node1/mult_136_4/S2_9_1/CO (FA1D0BWP)                   0.07 &     1.21 r
  node1/mult_136_4/S2_10_1/CO (FA1D0BWP)                  0.07 &     1.28 r
  node1/mult_136_4/S2_11_1/CO (FA1D0BWP)                  0.07 &     1.35 r
  node1/mult_136_4/S2_12_1/CO (FA1D0BWP)                  0.07 &     1.41 r
  node1/mult_136_4/S2_13_1/CO (FA1D0BWP)                  0.07 &     1.48 r
  node1/mult_136_4/S4_1/S (FA1D0BWP)                      0.08 &     1.56 r
  U3355/Z (XOR2D0BWP)                                     0.04 &     1.60 f
  U7747/Z (CKAN2D0BWP)                                    0.03 &     1.63 f
  U7563/ZN (NR2D0BWP)                                     0.02 &     1.66 r
  U3351/Z (XOR2D0BWP)                                     0.05 &     1.70 r
  node1/add_1_root_add_0_root_add_136_3/U1_15/S (FA1D0BWP)
                                                          0.08 &     1.78 f
  node1/add_0_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.06 &     1.84 f
  node1/add_0_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04 &     1.88 f
  node1/add_0_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04 &     1.92 f
  node1/add_0_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04 &     1.96 f
  node1/add_0_root_add_0_root_add_136_3/U1_19/S (FA1D0BWP)
                                                          0.06 &     2.02 r
  node1/mul1_reg[19]/D (DFQD1BWP)                         0.00 &     2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.06       2.28
  clock uncertainty                                      -0.15       2.13
  node1/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.13 r
  library setup time                                     -0.01       2.12
  data required time                                                 2.12
  --------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
