/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_bus_cr.h
//[Revision time]   : Mon Oct 30 23:14:45 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_BUS_CR_REGS_H__
#define __CONN_BUS_CR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_BUS_CR CR Definitions                     
//
//****************************************************************************

#define CONN_BUS_CR_BASE                                       (0x1804F000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR       (CONN_BUS_CR_BASE + 0x000u) // F000
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR       (CONN_BUS_CR_BASE + 0x004u) // F004
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR       (CONN_BUS_CR_BASE + 0x008u) // F008
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR       (CONN_BUS_CR_BASE + 0x00Cu) // F00C
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR (CONN_BUS_CR_BASE + 0x010u) // F010
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_ADDR (CONN_BUS_CR_BASE + 0x014u) // F014
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_ADDR (CONN_BUS_CR_BASE + 0x018u) // F018
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR      (CONN_BUS_CR_BASE + 0x01Cu) // F01C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_ADDR (CONN_BUS_CR_BASE + 0x050u) // F050
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR  (CONN_BUS_CR_BASE + 0x100u) // F100
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR (CONN_BUS_CR_BASE + 0x104u) // F104
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR (CONN_BUS_CR_BASE + 0x108u) // F108
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR      (CONN_BUS_CR_BASE + 0x10Cu) // F10C
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR      (CONN_BUS_CR_BASE + 0x110u) // F110
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR      (CONN_BUS_CR_BASE + 0x114u) // F114
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x118u) // F118
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x11Cu) // F11C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR     (CONN_BUS_CR_BASE + 0x120u) // F120
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR     (CONN_BUS_CR_BASE + 0x124u) // F124
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x128u) // F128
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_ADDR         (CONN_BUS_CR_BASE + 0x12Cu) // F12C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR       (CONN_BUS_CR_BASE + 0x130u) // F130
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x134u) // F134
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x138u) // F138
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x13Cu) // F13C
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x140u) // F140
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x144u) // F144
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x148u) // F148
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x14Cu) // F14C
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x150u) // F150
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x154u) // F154
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_ADDR               (CONN_BUS_CR_BASE + 0x158u) // F158
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_SLP_PROT_INFO_LATCH_ADDR (CONN_BUS_CR_BASE + 0x16cu) // F16C
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_SLP_PROT_LATCH_ADDR (CONN_BUS_CR_BASE + 0x170u) // F170
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR (CONN_BUS_CR_BASE + 0x17Cu) // F17C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR (CONN_BUS_CR_BASE + 0x180u) // F180
#define CONN_BUS_CR_ADDR_ZB_ICAP_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x27Cu) // F27C
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x280u) // F280
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x284u) // F284
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x288u) // F288
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x290u) // F290
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x294u) // F294
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR             (CONN_BUS_CR_BASE + 0x298u) // F298
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR            (CONN_BUS_CR_BASE + 0x29Cu) // F29C
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR      (CONN_BUS_CR_BASE + 0x2A0u) // F2A0
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR              (CONN_BUS_CR_BASE + 0x2A4u) // F2A4
#define CONN_BUS_CR_ADDR_AP2CONN_AR_HADDR_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x2A8u) // F2A8
#define CONN_BUS_CR_ADDR_AP2CONN_AW_HADDR_LATCH_ADDR           (CONN_BUS_CR_BASE + 0x2ACu) // F2AC
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR        (CONN_BUS_CR_BASE + 0x2B0u) // F2B0
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x304u) // F304
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_ADDR      (CONN_BUS_CR_BASE + 0x308u) // F308
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x30Cu) // F30C
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_ADDR      (CONN_BUS_CR_BASE + 0x310u) // F310
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_ADDR       (CONN_BUS_CR_BASE + 0x314u) // F314
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_ADDR             (CONN_BUS_CR_BASE + 0x318u) // F318
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_ADDR                 (CONN_BUS_CR_BASE + 0x32Cu) // F32C
#define CONN_BUS_CR_ADDR_ZB_ICAP_GALS_DBG_ADDR                 (CONN_BUS_CR_BASE + 0x330u) // F330
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR (CONN_BUS_CR_BASE + 0x400u) // F400
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR (CONN_BUS_CR_BASE + 0x450u) // F450
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR (CONN_BUS_CR_BASE + 0x454u) // F454
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_ADDR (CONN_BUS_CR_BASE + 0x458u) // F458
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR            (CONN_BUS_CR_BASE + 0x610u) // F610
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_ADDR                (CONN_BUS_CR_BASE + 0x614u) // F614
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_ADDR                (CONN_BUS_CR_BASE + 0x618u) // F618
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_ADDR               (CONN_BUS_CR_BASE + 0x61Cu) // F61C
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR                 (CONN_BUS_CR_BASE + 0x650u) // F650
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR (CONN_BUS_CR_BASE + 0x670u) // F670
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x680u) // F680
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x684u) // F684
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x688u) // F688
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR      (CONN_BUS_CR_BASE + 0x68Cu) // F68C
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x690u) // F690
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x694u) // F694
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_ADDR    (CONN_BUS_CR_BASE + 0x698u) // F698
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR      (CONN_BUS_CR_BASE + 0x69cu) // F69C
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_CLR_ADDR (CONN_BUS_CR_BASE + 0x700u) // F700
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_CLR_ADDR (CONN_BUS_CR_BASE + 0x704u) // F704
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_CLR_ADDR (CONN_BUS_CR_BASE + 0x708u) // F708
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR  (CONN_BUS_CR_BASE + 0x70cu) // F70C
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_CLR_ADDR (CONN_BUS_CR_BASE + 0x710u) // F710
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_CLR_ADDR (CONN_BUS_CR_BASE + 0x714u) // F714
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_CLR_ADDR (CONN_BUS_CR_BASE + 0x718u) // F718
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR  (CONN_BUS_CR_BASE + 0x71cu) // F71C
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_ADDR       (CONN_BUS_CR_BASE + 0x720u) // F720
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_ADDR       (CONN_BUS_CR_BASE + 0x724u) // F724
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_ADDR       (CONN_BUS_CR_BASE + 0x728u) // F728
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR         (CONN_BUS_CR_BASE + 0x72cu) // F72C
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_ADDR (CONN_BUS_CR_BASE + 0x730u) // F730
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_ADDR (CONN_BUS_CR_BASE + 0x734u) // F734
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_ADDR          (CONN_BUS_CR_BASE + 0x738u) // F738
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x800u) // F800
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x804u) // F804
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x808u) // F808
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x80Cu) // F80C
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_ADDR      (CONN_BUS_CR_BASE + 0x810u) // F810
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x814u) // F814
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR             (CONN_BUS_CR_BASE + 0x818u) // F818
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x81Cu) // F81C
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x820u) // F820
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x824u) // F824
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR       (CONN_BUS_CR_BASE + 0x828u) // F828
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_ADDR             (CONN_BUS_CR_BASE + 0x830u) // F830
#define CONN_BUS_CR_ADDR_ZB_ICAP_2CONN_AHB_GALS_CFG_ADDR       (CONN_BUS_CR_BASE + 0x834u) // F834
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_ADDR       (CONN_BUS_CR_BASE + 0xB1Cu) // FB1C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR (CONN_BUS_CR_BASE + 0xC04u) // FC04
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR (CONN_BUS_CR_BASE + 0xC08u) // FC08
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_BASE + 0xC40u) // FC40
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_BASE + 0xC50u) // FC50
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_BASE + 0xC58u) // FC58
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR           (CONN_BUS_CR_BASE + 0xC60u) // FC60
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR           (CONN_BUS_CR_BASE + 0xC64u) // FC64
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_ADDR                      (CONN_BUS_CR_BASE + 0xC68u) // FC68
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR       (CONN_BUS_CR_BASE + 0xC6Cu) // FC6C
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_2_ADDR (CONN_BUS_CR_BASE + 0xC70u) // FC70
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_ADDR    (CONN_BUS_CR_BASE + 0xC74u) // FC74
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_ADDR      (CONN_BUS_CR_BASE + 0xC78u) // FC78
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD00u) // FD00
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD04u) // FD04
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD08u) // FD08
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD0Cu) // FD0C
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD10u) // FD10
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD14u) // FD14
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD18u) // FD18
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD1Cu) // FD1C
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD20u) // FD20
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD24u) // FD24
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD28u) // FD28
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD2Cu) // FD2C
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD30u) // FD30
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD34u) // FD34
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD38u) // FD38
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD3Cu) // FD3C
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD40u) // FD40
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD44u) // FD44
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD48u) // FD48
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD4Cu) // FD4C
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD50u) // FD50
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD54u) // FD54
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD58u) // FD58
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD5Cu) // FD5C
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD60u) // FD60
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD64u) // FD64
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD68u) // FD68
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD6Cu) // FD6C
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD70u) // FD70
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD74u) // FD74
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD78u) // FD78
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD7Cu) // FD7C
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD80u) // FD80
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD84u) // FD84
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD88u) // FD88
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD8Cu) // FD8C
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD90u) // FD90
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD94u) // FD94
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xD98u) // FD98
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xD9Cu) // FD9C
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDA0u) // FDA0
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDA4u) // FDA4
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDA8u) // FDA8
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDACu) // FDAC
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDB0u) // FDB0
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDB4u) // FDB4
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDB8u) // FDB8
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDBCu) // FDBC
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDC0u) // FDC0
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDC4u) // FDC4
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDC8u) // FDC8
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDCCu) // FDCC
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xDD0u) // FDD0
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xDD4u) // FDD4
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_0_ADDR         (CONN_BUS_CR_BASE + 0xDD8u) // FDD8
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_ADDR         (CONN_BUS_CR_BASE + 0xDDCu) // FDDC
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_0_ADDR         (CONN_BUS_CR_BASE + 0xDE0u) // FDE0
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_ADDR         (CONN_BUS_CR_BASE + 0xDE4u) // FDE4
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_0_ADDR         (CONN_BUS_CR_BASE + 0xDE8u) // FDE8
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_ADDR         (CONN_BUS_CR_BASE + 0xDECu) // FDEC
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_0_ADDR         (CONN_BUS_CR_BASE + 0xDF0u) // FDF0
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_ADDR         (CONN_BUS_CR_BASE + 0xDF4u) // FDF4
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_0_ADDR         (CONN_BUS_CR_BASE + 0xDF8u) // FDF8
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR         (CONN_BUS_CR_BASE + 0xDFCu) // FDFC
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_0_ADDR (CONN_BUS_CR_BASE + 0xE00u) // FE00
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_ADDR (CONN_BUS_CR_BASE + 0xE04u) // FE04
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_0_ADDR (CONN_BUS_CR_BASE + 0xE08u) // FE08
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR (CONN_BUS_CR_BASE + 0xE0Cu) // FE0C
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_0_ADDR (CONN_BUS_CR_BASE + 0xE10u) // FE10
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR (CONN_BUS_CR_BASE + 0xE14u) // FE14
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_0_ADDR                    (CONN_BUS_CR_BASE + 0xE18u) // FE18
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR                    (CONN_BUS_CR_BASE + 0xE1Cu) // FE1C
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_0_ADDR   (CONN_BUS_CR_BASE + 0xE20u) // FE20
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_ADDR   (CONN_BUS_CR_BASE + 0xE24u) // FE24
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_0_ADDR   (CONN_BUS_CR_BASE + 0xE28u) // FE28
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_ADDR   (CONN_BUS_CR_BASE + 0xE2Cu) // FE2C




/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_0 (0x1804F000 + 0x000u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_0[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask0,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_0_CR_CONN_INFRA_BUS_IDLE_MASK_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_1 (0x1804F000 + 0x004u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_1[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask1,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_1[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_1_CR_CONN_INFRA_BUS_IDLE_MASK_1_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_2 (0x1804F000 + 0x008u)---

    CR_CONN_INFRA_BUS_IDLE_MASK_2[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask2,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_2[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_2_CR_CONN_INFRA_BUS_IDLE_MASK_2_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_IDLE_MASK_3 (0x1804F000 + 0x00Cu)---

    CR_CONN_INFRA_BUS_IDLE_MASK_3[31..0] - (RW) conn infra bus off domain hclk DCM idle signal mask3,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_BUS_IDLE_MASK_3[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_IDLE_MASK_3_CR_CONN_INFRA_BUS_IDLE_MASK_3_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME (0x1804F000 + 0x010u)---

    CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME[4..0] - (RW) conn infra bus off domain wakeup idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_MASK 0x0000001Fu                // CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME[4..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OSC_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_WAKEUP_IDLE_DEBOUNCE_TIME_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0 (0x1804F000 + 0x014u)---

    CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0[31..0] - (RW) conn infra bus off domain aclk DCM idle signal mask0,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_0_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1 (0x1804F000 + 0x018u)---

    CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1[31..0] - (RW) conn infra bus off domain aclk DCM idle signal mask1,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_CR_CONN_INFRA_AXI_LAYER_0_BUS_IDLE_MASK_1_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_WAKEUP_IDLE_MASK (0x1804F000 + 0x01Cu)---

    CR_CONN_INFRA_WAKEUP_IDLE_MASK[31..0] - (RW) conn infra bus off domain wakeup idle signal mask,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_MASK 0xFFFFFFFFu                // CR_CONN_INFRA_WAKEUP_IDLE_MASK[31..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_WAKEUP_IDLE_MASK_CR_CONN_INFRA_WAKEUP_IDLE_MASK_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL (0x1804F000 + 0x050u)---

    CR_FORCED_RELEASE_OSC_CLK_DCM[0] - (RW) bit=1 will force conn infra bus off domain osc clk free run
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_MASK 0x00000001u                // CR_FORCED_RELEASE_OSC_CLK_DCM[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_OSC_DCM_CTRL_CR_FORCED_RELEASE_OSC_CLK_DCM_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN (0x1804F000 + 0x100u)---

    CR_H_D_N25_TIMEOUT_EN[0]     - (RW) enable h_d_n17 timeout protector.
    CR_H_D_N39_TIMEOUT_EN[1]     - (RW) enable h_d_n30 timeout protector.
    CR_CONN2AP_TIMEOUT_EN[2]     - (RW) enable conn2ap timeout protector.
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_MASK 0x00000004u                // CR_CONN2AP_TIMEOUT_EN[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_CONN2AP_TIMEOUT_EN_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_MASK 0x00000002u                // CR_H_D_N39_TIMEOUT_EN[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N39_TIMEOUT_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_MASK 0x00000001u                // CR_H_D_N25_TIMEOUT_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_EN_CR_H_D_N25_TIMEOUT_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR (0x1804F000 + 0x104u)---

    CR_H_D_N25_TIMEOUT_CLR[0]    - (RW) clear h_d_n17 timeout protector counter
    CR_H_D_N39_TIMEOUT_CLR[1]    - (RW) clear h_d_n30 timeout protector counter
    CR_CONN2AP_TIMEOUT_CLR[2]    - (RW) clear conn2ap timeout protector.
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_MASK 0x00000004u                // CR_CONN2AP_TIMEOUT_CLR[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_CONN2AP_TIMEOUT_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_MASK 0x00000002u                // CR_H_D_N39_TIMEOUT_CLR[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N39_TIMEOUT_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_MASK 0x00000001u                // CR_H_D_N25_TIMEOUT_CLR[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_CLR_CR_H_D_N25_TIMEOUT_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE (0x1804F000 + 0x108u)---

    CR_H_D_N25_TIMEOUT_THRESHOLD[7..0] - (RW) set  h_d_n17 timeout protector counter threshold value.
    CR_H_D_N39_TIMEOUT_THRESHOLD[15..8] - (RW) set h_d_n30 timeout protector counter threshold value.
    CR_CONN2AP_TIMEOUT_THRESHOLD[23..16] - (RW) set conn2ap timeout protector counter threshold value.
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_MASK 0x00FF0000u                // CR_CONN2AP_TIMEOUT_THRESHOLD[23..16]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_CONN2AP_TIMEOUT_THRESHOLD_SHFT 16u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_MASK 0x0000FF00u                // CR_H_D_N39_TIMEOUT_THRESHOLD[15..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N39_TIMEOUT_THRESHOLD_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_MASK 0x000000FFu                // CR_H_D_N25_TIMEOUT_THRESHOLD[7..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_THRE_CR_H_D_N25_TIMEOUT_THRESHOLD_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_0 (0x1804F000 + 0x10Cu)---

    OSC_DOMAIN_APB_INFO_LATCH_0[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian  every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_MASK 0xFFFFFFFFu                // OSC_DOMAIN_APB_INFO_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_0_OSC_DOMAIN_APB_INFO_LATCH_0_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_1 (0x1804F000 + 0x110u)---

    OSC_DOMAIN_APB_INFO_LATCH_1[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian every apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_MASK 0xFFFFFFFFu                // OSC_DOMAIN_APB_INFO_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_1_OSC_DOMAIN_APB_INFO_LATCH_1_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_APB_INFO_LATCH_2 (0x1804F000 + 0x114u)---

    OSC_DOMAIN_APB_INFO_LATCH_2[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian every apb  slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_MASK 0xFFFFFFFFu                // OSC_DOMAIN_APB_INFO_LATCH_2[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_APB_INFO_LATCH_2_OSC_DOMAIN_APB_INFO_LATCH_2_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PADDR_LATCH (0x1804F000 + 0x118u)---

    OSC_DOMAIN_PADDR_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_MASK 0xFFFFFFFFu                // OSC_DOMAIN_PADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PADDR_LATCH_OSC_DOMAIN_PADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_OSC_DOMAIN_PWDATA_LATCH (0x1804F000 + 0x11Cu)---

    OSC_DOMAIN_PWDATA_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch ocs domian the apb  transaction's data.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_ADDR CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_ADDR
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_MASK 0xFFFFFFFFu                // OSC_DOMAIN_PWDATA_LATCH[31..0]
#define CONN_BUS_CR_ADDR_OSC_DOMAIN_PWDATA_LATCH_OSC_DOMAIN_PWDATA_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0 (0x1804F000 + 0x120u)---

    HCLK_DOMAIN_APB_INFO_LATCH_0[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch every hclk domain apb slave's pwrite and psel.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_APB_INFO_LATCH_0[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_0_HCLK_DOMAIN_APB_INFO_LATCH_0_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1 (0x1804F000 + 0x124u)---

    HCLK_DOMAIN_APB_INFO_LATCH_1[31..0] - (RO) reserve

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_APB_INFO_LATCH_1[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_APB_INFO_LATCH_1_HCLK_DOMAIN_APB_INFO_LATCH_1_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PADDR_LATCH (0x1804F000 + 0x128u)---

    HCLK_DOMAIN_PADDR_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch hclk domian the apb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_PADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PADDR_LATCH_HCLK_DOMAIN_PADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_PWDATA_LATCH (0x1804F000 + 0x12Cu)---

    HCLK_DOMAIN_PWDATA_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch hclk domian the apb transaction's data.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_PWDATA_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_PWDATA_LATCH_HCLK_DOMAIN_PWDATA_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_AHB_INFO_LATCH (0x1804F000 + 0x130u)---

    HCLK_DOMAIN_AHB_INFO_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch the ahb transaction's information.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_INFO_LATCH_HCLK_DOMAIN_AHB_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_HADDR_LATCH (0x1804F000 + 0x134u)---

    HCLK_DOMAIN_HADDR_LATCH[31..0] - (RO) h_d_n17 timeout occurs, this cr will latch the ahb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_MASK 0xFFFFFFFFu                // HCLK_DOMAIN_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_LATCH_HCLK_DOMAIN_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AHB_INFO_LATCH (0x1804F000 + 0x138u)---

    CONN2AP_AHB_INFO_LATCH[31..0] - (RO) h_d_n30 or conn2ap timeout occurs, this cr will latch h_a_n30 -->h2x_n31 ahb protocol info.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_AHB_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AHB_INFO_LATCH_CONN2AP_AHB_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_HADDR_LATCH (0x1804F000 + 0x13Cu)---

    CONN2AP_HADDR_LATCH[31..0]   - (RO) h_d_n30 or conn2ap timeout occurs, this cr will latch h_a_n30 -->h2x_n31 ahb addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_HADDR_LATCH_CONN2AP_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AR_INFO_LATCH (0x1804F000 + 0x140u)---

    CONN2AP_AR_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's ar command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_AR_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AR_INFO_LATCH_CONN2AP_AR_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AW_INFO_LATCH (0x1804F000 + 0x144u)---

    CONN2AP_AW_INFO_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's aw command.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_AW_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AW_INFO_LATCH_CONN2AP_AW_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_R_INFO_LATCH (0x1804F000 + 0x148u)---

    CONN2AP_R_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's read infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_R_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_R_INFO_LATCH_CONN2AP_R_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_W_INFO_LATCH (0x1804F000 + 0x14Cu)---

    CONN2AP_W_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's write infomation.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_W_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_W_INFO_LATCH_CONN2AP_W_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_B_INFO_LATCH (0x1804F000 + 0x150u)---

    CONN2AP_B_INFO_LATCH[31..0]  - (RO) conn2ap timeout occurs, this cr will latch the axi transaction's response information

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_B_INFO_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_B_INFO_LATCH_CONN2AP_B_INFO_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_RW_BUSY_LATCH (0x1804F000 + 0x154u)---

    CONN2AP_RW_BUSY_LATCH[31..0] - (RO) conn2ap timeout occurs, this cr will latch the axi transaction path node's read or write busy signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_RW_BUSY_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_RW_BUSY_LATCH_CONN2AP_RW_BUSY_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_IDLE_LATCH (0x1804F000 + 0x158u)---

    CONN2AP_IDLE_LATCH[31..0]    - (RO) conn2ap timeout occurs, this cr will latch the axi transaction path node's idle signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_ADDR CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_MASK 0xFFFFFFFFu                // CONN2AP_IDLE_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_IDLE_LATCH_CONN2AP_IDLE_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_AHB_SLP_PROT_INFO_LATCH (0x1804F000 + 0x16cu)---

    H_D_N39_AHB_INFO_SLP_PROT_LATCH[31..0] - (RO) h_d_n39 timeout occurs, this cr will latch the ahb transaction's information.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_SLP_PROT_INFO_LATCH_H_D_N39_AHB_INFO_SLP_PROT_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_SLP_PROT_INFO_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_SLP_PROT_INFO_LATCH_H_D_N39_AHB_INFO_SLP_PROT_LATCH_MASK 0xFFFFFFFFu                // H_D_N39_AHB_INFO_SLP_PROT_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_AHB_SLP_PROT_INFO_LATCH_H_D_N39_AHB_INFO_SLP_PROT_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_HCLK_DOMAIN_HADDR_SLP_PROT_LATCH (0x1804F000 + 0x170u)---

    H_D_N39_HADDR_SLP_PROT_LATCH[31..0] - (RO) h_d_n39 timeout occurs, this cr will latch the ahb transaction's addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_SLP_PROT_LATCH_H_D_N39_HADDR_SLP_PROT_LATCH_ADDR CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_SLP_PROT_LATCH_ADDR
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_SLP_PROT_LATCH_H_D_N39_HADDR_SLP_PROT_LATCH_MASK 0xFFFFFFFFu                // H_D_N39_HADDR_SLP_PROT_LATCH[31..0]
#define CONN_BUS_CR_ADDR_HCLK_DOMAIN_HADDR_SLP_PROT_LATCH_H_D_N39_HADDR_SLP_PROT_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ (0x1804F000 + 0x17Cu)---

    CONN_INFRA_H_D_N25_TIMEOUT_IRQ[0] - (RO) h_d_n17 timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_H_D_N39_TIMEOUT_IRQ[1] - (RO) h_d_n30 timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_CONN2AP_TIMEOUT_IRQ[2] - (RO) conn2ap timeout occurs, this cr will latch this timeout protector irq signal.
    CONN_INFRA_OFF_BUS_TIMEOUT_IRQ[3] - (RO) any h_d_n17 or h_d_n30 or conn2ap or conn_dma2ap irq occurs,this cr will latch this timeout irq signal.
    CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ[4] - (RO) VDNR auto gen DA2_debug_ctrl_ao_off_pwr timeout irq
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_MASK 0x00000010u                // CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_VDNR_GEN_DEBUG_CTRL_AO_OFF_PWR_INFRABUS_TIMEOUT_IRQ_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_MASK 0x00000008u                // CONN_INFRA_OFF_BUS_TIMEOUT_IRQ[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_OFF_BUS_TIMEOUT_IRQ_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_MASK 0x00000004u                // CONN_INFRA_CONN2AP_TIMEOUT_IRQ[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_CONN2AP_TIMEOUT_IRQ_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_MASK 0x00000002u                // CONN_INFRA_H_D_N39_TIMEOUT_IRQ[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N39_TIMEOUT_IRQ_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_MASK 0x00000001u                // CONN_INFRA_H_D_N25_TIMEOUT_IRQ[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_IRQ_CONN_INFRA_H_D_N25_TIMEOUT_IRQ_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK (0x1804F000 + 0x180u)---

    CR_H_D_N25_TIMEOUT_IRQ_MASK[0] - (RW) timeout irq mask
    CR_H_D_N39_TIMEOUT_IRQ_MASK[1] - (RW) timeout irq mask
    CR_CONN2AP_TIMEOUT_IRQ_MASK[2] - (RW) timeout irq mask
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_MASK 0x00000004u                // CR_CONN2AP_TIMEOUT_IRQ_MASK[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_CONN2AP_TIMEOUT_IRQ_MASK_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_MASK 0x00000002u                // CR_H_D_N39_TIMEOUT_IRQ_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N39_TIMEOUT_IRQ_MASK_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_MASK 0x00000001u                // CR_H_D_N25_TIMEOUT_IRQ_MASK[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_TIMEOUT_MASK_CR_H_D_N25_TIMEOUT_IRQ_MASK_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_ICAP_HADDR_LATCH (0x1804F000 + 0x27Cu)---

    ADDR_ZB_ICAP_HADDR_LATCH[31..0] - (RO) if zb_icap access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ZB_ICAP_HADDR_LATCH_ADDR_ZB_ICAP_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_ZB_ICAP_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_ZB_ICAP_HADDR_LATCH_ADDR_ZB_ICAP_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_ZB_ICAP_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_ZB_ICAP_HADDR_LATCH_ADDR_ZB_ICAP_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_HADDR_LATCH (0x1804F000 + 0x280u)---

    SUBSYS_0_ARADDR_LATCH[31..0] - (RO) if subsys0 access protector blocked transaction, this cr will latch araddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_0_ARADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_HADDR_LATCH_SUBSYS_0_ARADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_HADDR_LATCH (0x1804F000 + 0x284u)---

    SUBSYS_1_HADDR_LATCH[31..0]  - (RO) if subsys1 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_HADDR_LATCH_SUBSYS_1_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_HADDR_LATCH (0x1804F000 + 0x288u)---

    SUBSYS_2_HADDR_LATCH[31..0]  - (RO) if subsys2 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_MASK 0xFFFFFFFFu                // SUBSYS_2_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_HADDR_LATCH_SUBSYS_2_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_0_HADDR_LATCH (0x1804F000 + 0x290u)---

    ADDR_CMDBT_0_HADDR_LATCH[31..0] - (RO) if cmdbt_0 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_CMDBT_0_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_0_HADDR_LATCH_ADDR_CMDBT_0_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT_1_HADDR_LATCH (0x1804F000 + 0x294u)---

    ADDR_CMDBT_1_HADDR_LATCH[31..0] - (RO) if cmdbt_1 access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_CMDBT_1_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CMDBT_1_HADDR_LATCH_ADDR_CMDBT_1_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_MET_HADDR_LATCH (0x1804F000 + 0x298u)---

    ADDR_CONN_MET_HADDR_LATCH[31..0] - (RO) if conn_met access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_CONN_MET_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_CONN_MET_HADDR_LATCH_ADDR_CONN_MET_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_COEX_ICER_HADDR_LATCH (0x1804F000 + 0x29Cu)---

    ADDR_COEX_ICER_HADDR_LATCH[31..0] - (RO) if coex_icer access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR_COEX_ICER_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR_COEX_ICER_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_COEX_ICER_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_COEX_ICER_HADDR_LATCH_ADDR_COEX_ICER_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_ACCESS_PROTECTOR_IRQ_STATUS (0x1804F000 + 0x2A0u)---

    SUBSYS_0_SECURITY_IRQ_B_LATCH[0] - (RO) if subsys0 access protector blocked transaction, this cr will latch subsys2 security irq_b
    SUBSYS_1_SECURITY_IRQ_B_LATCH[1] - (RO) if subsys1 access protector blocked transaction, this cr will latch subsys1 security irq_b
    SUBSYS_2_SECURITY_IRQ_B_LATCH[2] - (RO) if subsys2 access protector blocked transaction, this cr will latch subsys0 security irq_b
    CMDBT_0_SECURITY_IRQ_B_LATCH[3] - (RO) if CMDBT0 access protector blocked transaction, this cr will latch CMDBT0 security irq_b
    CMDBT_1_SECURITY_IRQ_B_LATCH[4] - (RO) if CMDBT1 access protector blocked transaction, this cr will latch  CMDBT1 security irq_b
    CONN_MET_SECURITY_IRQ_B_LATCH[5] - (RO) if conn_met access protector blocked transaction, this cr will latch conn_met security irq_b
    COEX_ICER_SECURITY_IRQ_B_LATCH[6] - (RO) if coex_icer access protector blocked transaction, this cr will latch coex_icer security irq_b
    AP2CONN_SECURITY_IRQ_B_LATCH[7] - (RO) if ap2conn access protector blocked transaction, this cr will latch ap2conn security irq_b
    BT_ICAP_SECURITY_IRQ_B_LATCH[8] - (RO) if  bt_icap access protector blocked transaction, this cr will latch bt_icap security irq_b
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_BT_ICAP_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_BT_ICAP_SECURITY_IRQ_B_LATCH_MASK 0x00000100u                // BT_ICAP_SECURITY_IRQ_B_LATCH[8]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_BT_ICAP_SECURITY_IRQ_B_LATCH_SHFT 8u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_AP2CONN_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_AP2CONN_SECURITY_IRQ_B_LATCH_MASK 0x00000080u                // AP2CONN_SECURITY_IRQ_B_LATCH[7]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_AP2CONN_SECURITY_IRQ_B_LATCH_SHFT 7u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_COEX_ICER_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_COEX_ICER_SECURITY_IRQ_B_LATCH_MASK 0x00000040u                // COEX_ICER_SECURITY_IRQ_B_LATCH[6]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_COEX_ICER_SECURITY_IRQ_B_LATCH_SHFT 6u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CONN_MET_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CONN_MET_SECURITY_IRQ_B_LATCH_MASK 0x00000020u                // CONN_MET_SECURITY_IRQ_B_LATCH[5]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CONN_MET_SECURITY_IRQ_B_LATCH_SHFT 5u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_1_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_1_SECURITY_IRQ_B_LATCH_MASK 0x00000010u                // CMDBT_1_SECURITY_IRQ_B_LATCH[4]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_1_SECURITY_IRQ_B_LATCH_SHFT 4u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_0_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_0_SECURITY_IRQ_B_LATCH_MASK 0x00000008u                // CMDBT_0_SECURITY_IRQ_B_LATCH[3]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_CMDBT_0_SECURITY_IRQ_B_LATCH_SHFT 3u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_LATCH_MASK 0x00000004u                // SUBSYS_2_SECURITY_IRQ_B_LATCH[2]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_2_SECURITY_IRQ_B_LATCH_SHFT 2u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_LATCH_MASK 0x00000002u                // SUBSYS_1_SECURITY_IRQ_B_LATCH[1]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_1_SECURITY_IRQ_B_LATCH_SHFT 1u
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_LATCH_ADDR CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_ADDR
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_LATCH_MASK 0x00000001u                // SUBSYS_0_SECURITY_IRQ_B_LATCH[0]
#define CONN_BUS_CR_ADDR_ACCESS_PROTECTOR_IRQ_STATUS_SUBSYS_0_SECURITY_IRQ_B_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_ICAP_HADDR_LATCH (0x1804F000 + 0x2A4u)---

    ADDR_BT_ICAP_HADDR_LATCH[31..0] - (RO) if bt_icap access protector blocked transaction, this cr will latch haddr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR_BT_ICAP_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR_BT_ICAP_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_BT_ICAP_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_HADDR_LATCH_ADDR_BT_ICAP_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_AR_HADDR_LATCH (0x1804F000 + 0x2A8u)---

    ADDR_AP2CONN_AR_ADDR_LATCH[31..0] - (RO) if ap2conn access protector blocked transaction, this cr will latch AR addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_AR_HADDR_LATCH_ADDR_AP2CONN_AR_ADDR_LATCH_ADDR CONN_BUS_CR_ADDR_AP2CONN_AR_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_AR_HADDR_LATCH_ADDR_AP2CONN_AR_ADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_AR_ADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_AR_HADDR_LATCH_ADDR_AP2CONN_AR_ADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_AW_HADDR_LATCH (0x1804F000 + 0x2ACu)---

    ADDR_AP2CONN_AW_HADDR_LATCH[31..0] - (RO) if ap2conn access protector blocked transaction, this cr will latch AW addr.

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_AP2CONN_AW_HADDR_LATCH_ADDR_AP2CONN_AW_HADDR_LATCH_ADDR CONN_BUS_CR_ADDR_AP2CONN_AW_HADDR_LATCH_ADDR
#define CONN_BUS_CR_ADDR_AP2CONN_AW_HADDR_LATCH_ADDR_AP2CONN_AW_HADDR_LATCH_MASK 0xFFFFFFFFu                // ADDR_AP2CONN_AW_HADDR_LATCH[31..0]
#define CONN_BUS_CR_ADDR_AP2CONN_AW_HADDR_LATCH_ADDR_AP2CONN_AW_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_OFF_DECERR_IRQ (0x1804F000 + 0x2B0u)---

    A_D_N_18_SI_VIO_DECERR[0]    - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H2S_N27_VIO_DECERR[1]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H2S_N29_VIO_DECERR[2]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H2S_N31_VIO_DECERR[3]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H2S_N45_VIO_DECERR[4]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N20_VIO_DECERR[5]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N22_VIO_DECERR[6]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N25_VIO_DECERR[7]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N36_VIO_DECERR[8]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N39_VIO_DECERR[9]        - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N41_VIO_DECERR[10]       - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N48_VIO_DECERR[11]       - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    H_D_N53_VIO_DECERR[12]       - (RO) if the decerr issue happen and caused by this node, this signal will be 0
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N53_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N53_VIO_DECERR_MASK 0x00001000u                // H_D_N53_VIO_DECERR[12]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N53_VIO_DECERR_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N48_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N48_VIO_DECERR_MASK 0x00000800u                // H_D_N48_VIO_DECERR[11]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N48_VIO_DECERR_SHFT 11u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N41_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N41_VIO_DECERR_MASK 0x00000400u                // H_D_N41_VIO_DECERR[10]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N41_VIO_DECERR_SHFT 10u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N39_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N39_VIO_DECERR_MASK 0x00000200u                // H_D_N39_VIO_DECERR[9]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N39_VIO_DECERR_SHFT 9u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N36_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N36_VIO_DECERR_MASK 0x00000100u                // H_D_N36_VIO_DECERR[8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N36_VIO_DECERR_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N25_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N25_VIO_DECERR_MASK 0x00000080u                // H_D_N25_VIO_DECERR[7]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N25_VIO_DECERR_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N22_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N22_VIO_DECERR_MASK 0x00000040u                // H_D_N22_VIO_DECERR[6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N22_VIO_DECERR_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N20_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N20_VIO_DECERR_MASK 0x00000020u                // H_D_N20_VIO_DECERR[5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H_D_N20_VIO_DECERR_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N45_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N45_VIO_DECERR_MASK 0x00000010u                // H2S_N45_VIO_DECERR[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N45_VIO_DECERR_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N31_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N31_VIO_DECERR_MASK 0x00000008u                // H2S_N31_VIO_DECERR[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N31_VIO_DECERR_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N29_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N29_VIO_DECERR_MASK 0x00000004u                // H2S_N29_VIO_DECERR[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N29_VIO_DECERR_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N27_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N27_VIO_DECERR_MASK 0x00000002u                // H2S_N27_VIO_DECERR[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_H2S_N27_VIO_DECERR_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_A_D_N_18_SI_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_A_D_N_18_SI_VIO_DECERR_MASK 0x00000001u                // A_D_N_18_SI_VIO_DECERR[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_OFF_DECERR_IRQ_A_D_N_18_SI_VIO_DECERR_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_GALS_DBG (0x1804F000 + 0x304u)---

    CONN2SUBSYS_0_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_0 gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFFu                // CONN2SUBSYS_0_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_DBG_CONN2SUBSYS_0_GALS_TX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG (0x1804F000 + 0x308u)---

    SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT[31..0] - (RO) subys_1_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT_MASK 0xFFFFFFFFu                // SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_DBG_SUBSYS_1_2CONN_GALS_RX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_1_AHB_GALS_DBG (0x1804F000 + 0x30Cu)---

    CONN2SUBSYS_1_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_1 gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_CONN2SUBSYS_1_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_CONN2SUBSYS_1_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFFu                // CONN2SUBSYS_1_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_DBG_CONN2SUBSYS_1_GALS_TX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG (0x1804F000 + 0x310u)---

    SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT[31..0] - (RO) subys_2_2conn gals slv dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT_MASK 0xFFFFFFFFu                // SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_DBG_SUBSYS_2_2CONN_GALS_RX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_2_AHB_GALS_DBG (0x1804F000 + 0x314u)---

    CONN2SUBSYS_2_GALS_TX_DEBUG_OUT[31..0] - (RO) conn_2subsys_12gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_CONN2SUBSYS_2_GALS_TX_DEBUG_OUT_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_CONN2SUBSYS_2_GALS_TX_DEBUG_OUT_MASK 0xFFFFFFFFu                // CONN2SUBSYS_2_GALS_TX_DEBUG_OUT[31..0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_DBG_CONN2SUBSYS_2_GALS_TX_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_GALS_DBG (0x1804F000 + 0x318u)---

    CONN2AP_GALS_TX_GALS_AXI_DBG_MST[31..0] - (RO) conn_2ap gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // CONN2AP_GALS_TX_GALS_AXI_DBG_MST[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_DBG_CONN2AP_GALS_TX_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_ICAP_GALS_DBG (0x1804F000 + 0x32Cu)---

    BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV[31..0] - (RO) bt_icap_gals slv debug signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV_ADDR CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV_MASK 0xFFFFFFFFu                // BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV[31..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_GALS_DBG_BT_ICAP_GALS_RX_GALS_AHB_DBG_SLV_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_ICAP_GALS_DBG (0x1804F000 + 0x330u)---

    ZB_ICAP_GALS_RX_GALS_AHB_DBG_SLV[31..0] - (RO) zb_icap_gals slv debug signals

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ZB_ICAP_GALS_DBG_ZB_ICAP_GALS_RX_GALS_AHB_DBG_SLV_ADDR CONN_BUS_CR_ADDR_ZB_ICAP_GALS_DBG_ADDR
#define CONN_BUS_CR_ADDR_ZB_ICAP_GALS_DBG_ZB_ICAP_GALS_RX_GALS_AHB_DBG_SLV_MASK 0xFFFFFFFFu                // ZB_ICAP_GALS_RX_GALS_AHB_DBG_SLV[31..0]
#define CONN_BUS_CR_ADDR_ZB_ICAP_GALS_DBG_ZB_ICAP_GALS_RX_GALS_AHB_DBG_SLV_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME (0x1804F000 + 0x400u)---

    CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME[4..0] - (RW) conn infra hclk DCM idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_MASK 0x0000001Fu                // CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME[4..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_HCLK_DOMAIN_IDLE_DEBOUNCE_TIME_CR_CONN_INFRA_BUS_IDLE_DEBOUNCE_TIME_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0 (0x1804F000 + 0x450u)---

    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0] - (RW) disable DCM. tie 0.not use this bit
    RESERVED1[1]                 - (RO) Reserved bits
    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2] - (RW) disable DCM. tie 0.not use this bit
    CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN[3] - (RW) DCM off mode choice
    CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN[4] - (RW) DCM slow mode choice
    CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF[5] - (RW) force DCM change to off mode
    CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW[6] - (RW) force DCM change to slow mode
    CR_CONN_INFRA_HCLK_CTRL_FORCE_ON[7] - (RW) force DCM clk free run
    CR_CONN_INFRA_HCLK_CTRL_FSEL[12..8] - (RW) normal mode's clk divider num
    CR_CONN_INFRA_HCLK_CTRL_SFSEL[17..13] - (RW) slow mode's clk divider num
    CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM[29..18] - (RW) DCM idle debounce counter number
    CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN[30] - (RW) DCM idle debounce enable
    CR_FORCE_ON_CONN_INFRA_HCLK_DCM[31] - (RW) forece DCM clk release gating

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_MASK 0x80000000u                // CR_FORCE_ON_CONN_INFRA_HCLK_DCM[31]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_HCLK_DCM_SHFT 31u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_MASK 0x40000000u                // CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN[30]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_EN_SHFT 30u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_MASK 0x3FFC0000u                // CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM[29..18]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_DBC_CTRL_DBC_NUM_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_MASK 0x0003E000u                // CR_CONN_INFRA_HCLK_CTRL_SFSEL[17..13]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_SFSEL_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_MASK 0x00001F00u                // CR_CONN_INFRA_HCLK_CTRL_FSEL[12..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FSEL_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_MASK 0x00000080u                // CR_CONN_INFRA_HCLK_CTRL_FORCE_ON[7]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_ON_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_MASK 0x00000040u                // CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW[6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKSLOW_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_MASK 0x00000020u                // CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF[5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_FORCE_CLKOFF_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_MASK 0x00000010u                // CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKSLOW_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_MASK 0x00000008u                // CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CTRL_CLKOFF_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_MASK 0x00000004u                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_MASK 0x00000001u                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_0_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1 (0x1804F000 + 0x454u)---

    CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS[0] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK[1] - (RW) mask sync idle, DCM will change to "one cycle wake up"  mode
    RO_CONN_INFRA_HCLK_DCM_RDY_ON[2] - (RO) conn infra hclk DCM generate clk ready signal
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_MASK 0x00000004u                // RO_CONN_INFRA_HCLK_DCM_RDY_ON[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_RO_CONN_INFRA_HCLK_DCM_RDY_ON_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_MASK 0x00000002u                // CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_BUS_IDLE_SYNC_MASK_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_MASK 0x00000001u                // CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_1_CR_CONN_INFRA_HCLK_SC_AXI_DCM_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2 (0x1804F000 + 0x458u)---

    CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0] - (RW) bit= 1 will enable conn infra hclk DCM.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000001u                // CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_HCLK_DCM_CTRL_2_CR_CONN_INFRA_HCLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 0u

/* =====================================================================================

  ---ADDR_SCPSYS_SRAM_BASE_ADDR (0x1804F000 + 0x610u)---

    CR_SCPSYS_SRAM_BASE_ADDR[19..0] - (RW) conn2ap remapping cr_scpsys_sram base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_MASK 0x000FFFFFu                // CR_SCPSYS_SRAM_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_SCPSYS_SRAM_BASE_ADDR_CR_SCPSYS_SRAM_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_PERI_WF_BASE_ADDR (0x1804F000 + 0x614u)---

    CR_PERI_WF_BASE_ADDR[19..0]  - (RW) conn2ap remapping cr_peri_wf base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_MASK 0x000FFFFFu                // CR_PERI_WF_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_WF_BASE_ADDR_CR_PERI_WF_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_PERI_BT_BASE_ADDR (0x1804F000 + 0x618u)---

    CR_PERI_BT_BASE_ADDR[19..0]  - (RW) conn2ap remapping cr_peri_bt base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_MASK 0x000FFFFFu                // CR_PERI_BT_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_BT_BASE_ADDR_CR_PERI_BT_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_PERI_GPS_BASE_ADDR (0x1804F000 + 0x61Cu)---

    CR_PERI_GPS_BASE_ADDR[19..0] - (RW) conn2ap remapping cr_peri_gps base addr
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_ADDR CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_ADDR
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_MASK 0x000FFFFFu                // CR_PERI_GPS_BASE_ADDR[19..0]
#define CONN_BUS_CR_ADDR_PERI_GPS_BASE_ADDR_CR_PERI_GPS_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_REMAP_EN (0x1804F000 + 0x650u)---

    CR_CONN2AP_REMAP_BYPASS[0]   - (RW) conn2ap remapping bypass , tie1 will do remap,tie0 will bypass remap
    CR_REMAP_MCU_0_EMI_EN[1]     - (RW) conn2ap remapping mcu_0_emi window remap enable
    CR_REMAP_MD_SHARED_EN[2]     - (RW) conn2ap remapping md_shared window remap enable
    CR_REMAP_GPS_EMI_EN[3]       - (RW) conn2ap remapping gps_emi window remap enable
    CR_REMAP_SCPSYS_SRAM_EN[4]   - (RW) conn2ap remapping scpsys_sram window remap enable
    CR_REMAP_PERI_WF_EN[5]       - (RW) conn2ap remapping peri_wf window remap enable
    CR_REMAP_PERI_BT_EN[6]       - (RW) conn2ap remapping peri_bt window remap enable
    CR_REMAP_PERI_GPS_EN[7]      - (RW) conn2ap remapping peri_gps window remap enable
    RESERVED8[10..8]             - (RO) Reserved bits
    CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[11] - (RW) set mcu_0_emi window as non_cacheable transfer type
    CR_REMAP_MD_SHARED_IF_NON_CACHEABLE[12] - (RW) set md_shared window as non_cacheable transfer type
    CR_REMAP_GPS_EMI_IF_NON_CACHEABLE[13] - (RW) set gps_emi as non_cacheable transfer type
    CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[14] - (RW) set scpsys_sram as non_cacheable transfer type
    CR_REMAP_PERI_WF_IF_NON_CACHEABLE[15] - (RW) set peri_wf as non_cacheable transfer type
    CR_REMAP_PERI_BT_IF_NON_CACHEABLE[16] - (RW) set peri_bt as non_cacheable transfer type
    CR_REMAP_PERI_GPS_IF_NON_CACHEABLE[17] - (RW) set peri_gps as non_cacheable transfer type
    RESERVED18[20..18]           - (RO) Reserved bits
    CR_REMAP_MCU_0_EMI_IF_CACHEABLE[21] - (RW) set mcu_0_emi window as cacheable transfer type
    CR_REMAP_MD_SHARED_IF_CACHEABLE[22] - (RW) set md_shared window as cacheable transfer type
    CR_REMAP_GPS_EMI_IF_CACHEABLE[23] - (RW) set gps_emi as cacheable transfer type
    CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE[24] - (RW) set scpsys_sram as cacheable transfer type
    CR_REMAP_PERI_WF_IF_CACHEABLE[25] - (RW) set peri_wf as cacheable transfer type
    CR_REMAP_PERI_BT_IF_CACHEABLE[26] - (RW) set peri_bt as cacheable transfer type
    CR_REMAP_PERI_GPS_IF_CACHEABLE[27] - (RW) set peri_gps as cacheable transfer type
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_MASK 0x08000000u                // CR_REMAP_PERI_GPS_IF_CACHEABLE[27]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_CACHEABLE_SHFT 27u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_MASK 0x04000000u                // CR_REMAP_PERI_BT_IF_CACHEABLE[26]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_CACHEABLE_SHFT 26u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_MASK 0x02000000u                // CR_REMAP_PERI_WF_IF_CACHEABLE[25]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_CACHEABLE_SHFT 25u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_MASK 0x01000000u                // CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE[24]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_CACHEABLE_SHFT 24u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_MASK 0x00800000u                // CR_REMAP_GPS_EMI_IF_CACHEABLE[23]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_CACHEABLE_SHFT 23u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_MASK 0x00400000u                // CR_REMAP_MD_SHARED_IF_CACHEABLE[22]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_CACHEABLE_SHFT 22u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_MASK 0x00200000u                // CR_REMAP_MCU_0_EMI_IF_CACHEABLE[21]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_CACHEABLE_SHFT 21u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_MASK 0x00020000u                // CR_REMAP_PERI_GPS_IF_NON_CACHEABLE[17]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_IF_NON_CACHEABLE_SHFT 17u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_MASK 0x00010000u                // CR_REMAP_PERI_BT_IF_NON_CACHEABLE[16]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_IF_NON_CACHEABLE_SHFT 16u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_MASK 0x00008000u                // CR_REMAP_PERI_WF_IF_NON_CACHEABLE[15]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_IF_NON_CACHEABLE_SHFT 15u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_MASK 0x00004000u                // CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[14]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_MASK 0x00002000u                // CR_REMAP_GPS_EMI_IF_NON_CACHEABLE[13]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_IF_NON_CACHEABLE_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_MASK 0x00001000u                // CR_REMAP_MD_SHARED_IF_NON_CACHEABLE[12]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_IF_NON_CACHEABLE_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_MASK 0x00000800u                // CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[11]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_SHFT 11u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_MASK 0x00000080u                // CR_REMAP_PERI_GPS_EN[7]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_GPS_EN_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_MASK 0x00000040u                // CR_REMAP_PERI_BT_EN[6]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_BT_EN_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_MASK 0x00000020u                // CR_REMAP_PERI_WF_EN[5]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_PERI_WF_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_MASK 0x00000010u                // CR_REMAP_SCPSYS_SRAM_EN[4]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_SCPSYS_SRAM_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_MASK 0x00000008u                // CR_REMAP_GPS_EMI_EN[3]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_GPS_EMI_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_MASK 0x00000004u                // CR_REMAP_MD_SHARED_EN[2]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MD_SHARED_EN_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_MASK 0x00000002u                // CR_REMAP_MCU_0_EMI_EN[1]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_REMAP_MCU_0_EMI_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_ADDR CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_MASK 0x00000001u                // CR_CONN2AP_REMAP_BYPASS[0]
#define CONN_BUS_CR_ADDR_CONN2AP_REMAP_EN_CR_CONN2AP_REMAP_BYPASS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE (0x1804F000 + 0x670u)---

    CR_H_D_N39_WAY_EN_MASK_ENABLE[2..0] - (RW) when mask enble=1, way_en function wil be mask
    CR_H_A_N42_WAY_EN_MASK_ENABLE[8..3] - (RW) when mask enble=1, way_en function wil be mask
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_MASK 0x000001F8u                // CR_H_A_N42_WAY_EN_MASK_ENABLE[8..3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_A_N42_WAY_EN_MASK_ENABLE_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_MASK 0x00000007u                // CR_H_D_N39_WAY_EN_MASK_ENABLE[2..0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_TIMEOUT_WAY_EN_MASK_ENABLE_CR_H_D_N39_WAY_EN_MASK_ENABLE_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH (0x1804F000 + 0x680u)---

    ADDR_VIO_R_DETECTED_SUBSYS0_LATCH[4..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_MASK 0x0000001Fu                // ADDR_VIO_R_DETECTED_SUBSYS0_LATCH[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH (0x1804F000 + 0x684u)---

    ADDR_VIO_R_DETECTED_SUBSYS1_LATCH[4..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_MASK 0x0000001Fu                // ADDR_VIO_R_DETECTED_SUBSYS1_LATCH[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH (0x1804F000 + 0x688u)---

    ADDR_VIO_R_DETECTED_SUBSYS2_LATCH[4..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_MASK 0x0000001Fu                // ADDR_VIO_R_DETECTED_SUBSYS2_LATCH[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_COMMON_VIO_R_DETECTED_LATCH (0x1804F000 + 0x68Cu)---

    ADDR_VIO_R_DETECTED_CMDBT0_LATCH[0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_CMDBT1_LATCH[1] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_CONN_MET_LATCH[2] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_COEX_ICER_LATCH[3] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_AP2CONN_LATCH[8..4] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_BTICAP_LATCH[9] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    ADDR_VIO_R_DETECTED_ZBICAP_LATCH[10] - (RO) if any bits =1 ,means theaccess protect window has been tigger by read command
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_MASK 0x00000400u                // ADDR_VIO_R_DETECTED_ZBICAP_LATCH[10]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_SHFT 10u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_BTICAP_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_BTICAP_LATCH_MASK 0x00000200u                // ADDR_VIO_R_DETECTED_BTICAP_LATCH[9]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_BTICAP_LATCH_SHFT 9u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_MASK 0x000001F0u                // ADDR_VIO_R_DETECTED_AP2CONN_LATCH[8..4]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_SHFT 4u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_MASK 0x00000008u                // ADDR_VIO_R_DETECTED_COEX_ICER_LATCH[3]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_SHFT 3u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_MASK 0x00000004u                // ADDR_VIO_R_DETECTED_CONN_MET_LATCH[2]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_SHFT 2u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_MASK 0x00000002u                // ADDR_VIO_R_DETECTED_CMDBT1_LATCH[1]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_SHFT 1u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_MASK 0x00000001u                // ADDR_VIO_R_DETECTED_CMDBT0_LATCH[0]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH (0x1804F000 + 0x690u)---

    ADDR_VIO_W_DETECTED_SUBSYS0_LATCH[4..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_MASK 0x0000001Fu                // ADDR_VIO_W_DETECTED_SUBSYS0_LATCH[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH (0x1804F000 + 0x694u)---

    ADDR_VIO_W_DETECTED_SUBSYS1_LATCH[4..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_MASK 0x0000001Fu                // ADDR_VIO_W_DETECTED_SUBSYS1_LATCH[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH (0x1804F000 + 0x698u)---

    ADDR_VIO_W_DETECTED_SUBSYS2_LATCH[4..0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_MASK 0x0000001Fu                // ADDR_VIO_W_DETECTED_SUBSYS2_LATCH[4..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_COMMON_VIO_W_DETECTED_LATCH (0x1804F000 + 0x69cu)---

    ADDR_VIO_W_DETECTED_CMDBT0_LATCH[0] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    ADDR_VIO_W_DETECTED_CMDBT1_LATCH[1] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    ADDR_VIO_W_DETECTED_CONN_MET_LATCH[2] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    ADDR_VIO_W_DETECTED_COEX_ICER_LATCH[3] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    ADDR_VIO_W_DETECTED_AP2CONN_LATCH[8..4] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    ADDR_VIO_W_DETECTED_BTICAP_LATCH[9] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    ADDR_VIO_W_DETECTED_ZBICAP_LATCH[10] - (RO) if any bits =1 ,means theaccess protect window has been tigger by write command
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_MASK 0x00000400u                // ADDR_VIO_W_DETECTED_ZBICAP_LATCH[10]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_SHFT 10u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_BTICAP_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_BTICAP_LATCH_MASK 0x00000200u                // ADDR_VIO_W_DETECTED_BTICAP_LATCH[9]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_BTICAP_LATCH_SHFT 9u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_MASK 0x000001F0u                // ADDR_VIO_W_DETECTED_AP2CONN_LATCH[8..4]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_SHFT 4u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_MASK 0x00000008u                // ADDR_VIO_W_DETECTED_COEX_ICER_LATCH[3]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_SHFT 3u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_MASK 0x00000004u                // ADDR_VIO_W_DETECTED_CONN_MET_LATCH[2]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_SHFT 2u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_MASK 0x00000002u                // ADDR_VIO_W_DETECTED_CMDBT1_LATCH[1]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_SHFT 1u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_MASK 0x00000001u                // ADDR_VIO_W_DETECTED_CMDBT0_LATCH[0]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_CLR (0x1804F000 + 0x700u)---

    ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS0_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_CLR (0x1804F000 + 0x704u)---

    ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS1_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_CLR (0x1804F000 + 0x708u)---

    ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_SUBSYS2_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR (0x1804F000 + 0x70cu)---

    ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR[1] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR[2] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_CLR[3] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR[4] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_BTICAP_LATCH_CLR[5] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_R_DETECTED_ZBICAP_LATCH_CLR[6] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_CLR_MASK 0x00000040u                // ADDR_VIO_R_DETECTED_ZBICAP_LATCH_CLR[6]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_ZBICAP_LATCH_CLR_SHFT 6u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_BTICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_BTICAP_LATCH_CLR_MASK 0x00000020u                // ADDR_VIO_R_DETECTED_BTICAP_LATCH_CLR[5]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_BTICAP_LATCH_CLR_SHFT 5u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR_MASK 0x00000010u                // ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR[4]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_AP2CONN_LATCH_CLR_SHFT 4u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_CLR_MASK 0x00000008u                // ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_CLR[3]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_COEX_ICER_LATCH_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR_MASK 0x00000004u                // ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR[2]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CONN_MET_LATCH_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR_MASK 0x00000002u                // ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT1_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_COMMON_VIO_R_DETECTED_LATCH_CLR_ADDR_VIO_R_DETECTED_CMDBT0_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_CLR (0x1804F000 + 0x710u)---

    ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS0_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_CLR (0x1804F000 + 0x714u)---

    ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS1_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_CLR (0x1804F000 + 0x718u)---

    ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_SUBSYS2_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR (0x1804F000 + 0x71cu)---

    ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR[0] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR[1] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR[2] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_CLR[3] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR[4] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_BTICAP_LATCH_CLR[5] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    ADDR_VIO_W_DETECTED_ZBICAP_LATCH_CLR[6] - (RW) if any bits =1 ,means theaccess protect latch will be clear
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_CLR_MASK 0x00000040u                // ADDR_VIO_W_DETECTED_ZBICAP_LATCH_CLR[6]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_ZBICAP_LATCH_CLR_SHFT 6u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_BTICAP_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_BTICAP_LATCH_CLR_MASK 0x00000020u                // ADDR_VIO_W_DETECTED_BTICAP_LATCH_CLR[5]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_BTICAP_LATCH_CLR_SHFT 5u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR_MASK 0x00000010u                // ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR[4]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_AP2CONN_LATCH_CLR_SHFT 4u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_CLR_MASK 0x00000008u                // ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_CLR[3]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_COEX_ICER_LATCH_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR_MASK 0x00000004u                // ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR[2]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CONN_MET_LATCH_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR_MASK 0x00000002u                // ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT1_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR_MASK 0x00000001u                // ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR[0]
#define CONN_BUS_CR_ADDR_COMMON_VIO_W_DETECTED_LATCH_CLR_ADDR_VIO_W_DETECTED_CMDBT0_LATCH_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_EASY_SECURITY_CLR (0x1804F000 + 0x720u)---

    CR_SUBSYS_0_SECURITY_IRQ_CLR[0] - (RW) subys_0 access protector irq clear command
    CR_SUBSYS_0_HADDR_LATCH_CLR[1] - (RW) subys_0 access protector haddr latch clear command
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_MASK 0x00000002u                // CR_SUBSYS_0_HADDR_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_MASK 0x00000001u                // CR_SUBSYS_0_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_EASY_SECURITY_CLR_CR_SUBSYS_0_SECURITY_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_EASY_SECURITY_CLR (0x1804F000 + 0x724u)---

    CR_SUBSYS_1_SECURITY_IRQ_CLR[0] - (RW) subys_1 access protector irq clear command
    CR_SUBSYS_1_HADDR_LATCH_CLR[1] - (RW) subys_1_access protector haddr latch clear command
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_MASK 0x00000002u                // CR_SUBSYS_1_HADDR_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_MASK 0x00000001u                // CR_SUBSYS_1_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_EASY_SECURITY_CLR_CR_SUBSYS_1_SECURITY_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_EASY_SECURITY_CLR (0x1804F000 + 0x728u)---

    CR_SUBSYS_2_SECURITY_IRQ_CLR[0] - (RW) subys_2 access protector irq clear command
    CR_SUBSYS_2_HADDR_LATCH_CLR[1] - (RW) subys_2 access protector haddr latch clear command
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_MASK 0x00000002u                // CR_SUBSYS_2_HADDR_LATCH_CLR[1]
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_MASK 0x00000001u                // CR_SUBSYS_2_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_EASY_SECURITY_CLR_CR_SUBSYS_2_SECURITY_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_COMMON_EASY_SECURITY_CLR (0x1804F000 + 0x72cu)---

    CR_AP2CONN_SECURITY_IRQ_CLR[0] - (RW) ap2conn access protector irq clear command
    CR_CMDBT0_SECURITY_IRQ_CLR[1] - (RW) cmdbt0 access protector irq clear command
    CR_CMDBT1_SECURITY_IRQ_CLR[2] - (RW) cmdbt1 access protector irq clear command
    CR_CONN_MET_SECURITY_IRQ_CLR[3] - (RW) conn met access protector irq clear command
    CR_COEX_ICER_SECURITY_IRQ_CLR[4] - (RW) coex_icer access protector irq clear command
    CR_BT_ICAP_SECURITY_IRQ_CLR[5] - (RW) bt_icap access protector irq clear command
    CR_SUBSYS_0_HADDR_LATCH_CLR[6] - (RW) subys_0 access protector haddr latch clear command
    CR_SUBSYS_1_HADDR_LATCH_CLR[7] - (RW) subys_1 access protector haddr latch clear command
    CR_SUBSYS_2_HADDR_LATCH_CLR[8] - (RW) subys_2 access protector haddr latch clear command
    CR_AP2CONN_HADDR_LATCH_CLR[9] - (RW) ap2conn access protector  haddr latch clear command
    CR_CMDBT0_HADDR_LATCH_CLR[10] - (RW) cmdbt0 access protector haddr latch clear command
    CR_CMDBT1_HADDR_LATCH_CLR[11] - (RW) cmdbt1 access protector  haddr latch clear command
    CR_CONN_MET_HADDR_LATCH_CLR[12] - (RW) conn met access protector  haddr latch clear command
    CR_COEX_ICER_HADDR_LATCH_CLR[13] - (RW) coex_icer access protector haddr latch clear command
    CR_BT_ICAP_HADDR_LATCH_CLR[14] - (RW) bt_icap access protector haddr latch clear command
    CR_ZB_ICAP_HADDR_LATCH_CLR[15] - (RW) zb_icap access protector haddr latch clear command
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_ZB_ICAP_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_ZB_ICAP_HADDR_LATCH_CLR_MASK 0x00008000u                // CR_ZB_ICAP_HADDR_LATCH_CLR[15]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_ZB_ICAP_HADDR_LATCH_CLR_SHFT 15u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_BT_ICAP_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_BT_ICAP_HADDR_LATCH_CLR_MASK 0x00004000u                // CR_BT_ICAP_HADDR_LATCH_CLR[14]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_BT_ICAP_HADDR_LATCH_CLR_SHFT 14u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_COEX_ICER_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_COEX_ICER_HADDR_LATCH_CLR_MASK 0x00002000u                // CR_COEX_ICER_HADDR_LATCH_CLR[13]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_COEX_ICER_HADDR_LATCH_CLR_SHFT 13u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CONN_MET_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CONN_MET_HADDR_LATCH_CLR_MASK 0x00001000u                // CR_CONN_MET_HADDR_LATCH_CLR[12]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CONN_MET_HADDR_LATCH_CLR_SHFT 12u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT1_HADDR_LATCH_CLR_MASK 0x00000800u                // CR_CMDBT1_HADDR_LATCH_CLR[11]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT1_HADDR_LATCH_CLR_SHFT 11u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT0_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT0_HADDR_LATCH_CLR_MASK 0x00000400u                // CR_CMDBT0_HADDR_LATCH_CLR[10]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT0_HADDR_LATCH_CLR_SHFT 10u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_AP2CONN_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_AP2CONN_HADDR_LATCH_CLR_MASK 0x00000200u                // CR_AP2CONN_HADDR_LATCH_CLR[9]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_AP2CONN_HADDR_LATCH_CLR_SHFT 9u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_MASK 0x00000100u                // CR_SUBSYS_2_HADDR_LATCH_CLR[8]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_2_HADDR_LATCH_CLR_SHFT 8u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_MASK 0x00000080u                // CR_SUBSYS_1_HADDR_LATCH_CLR[7]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_1_HADDR_LATCH_CLR_SHFT 7u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_MASK 0x00000040u                // CR_SUBSYS_0_HADDR_LATCH_CLR[6]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_SUBSYS_0_HADDR_LATCH_CLR_SHFT 6u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_BT_ICAP_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_BT_ICAP_SECURITY_IRQ_CLR_MASK 0x00000020u                // CR_BT_ICAP_SECURITY_IRQ_CLR[5]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_BT_ICAP_SECURITY_IRQ_CLR_SHFT 5u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_COEX_ICER_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_COEX_ICER_SECURITY_IRQ_CLR_MASK 0x00000010u                // CR_COEX_ICER_SECURITY_IRQ_CLR[4]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_COEX_ICER_SECURITY_IRQ_CLR_SHFT 4u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CONN_MET_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CONN_MET_SECURITY_IRQ_CLR_MASK 0x00000008u                // CR_CONN_MET_SECURITY_IRQ_CLR[3]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CONN_MET_SECURITY_IRQ_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT1_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT1_SECURITY_IRQ_CLR_MASK 0x00000004u                // CR_CMDBT1_SECURITY_IRQ_CLR[2]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT1_SECURITY_IRQ_CLR_SHFT 2u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT0_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT0_SECURITY_IRQ_CLR_MASK 0x00000002u                // CR_CMDBT0_SECURITY_IRQ_CLR[1]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_CMDBT0_SECURITY_IRQ_CLR_SHFT 1u
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_AP2CONN_SECURITY_IRQ_CLR_ADDR CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_ADDR
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_AP2CONN_SECURITY_IRQ_CLR_MASK 0x00000001u                // CR_AP2CONN_SECURITY_IRQ_CLR[0]
#define CONN_BUS_CR_ADDR_COMMON_EASY_SECURITY_CLR_CR_AP2CONN_SECURITY_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH (0x1804F000 + 0x730u)---

    ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH[0] - (RO) for sysram security access
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_MASK 0x00000001u                // ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH[0]
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_ADDR_CMDBT1_SYSRAM_VIO_W_DETECTED_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH (0x1804F000 + 0x734u)---

    ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH[0] - (RO) for sysram security access
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_MASK 0x00000001u                // ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH[0]
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_ADDR_CMDBT1_SYSRAM_VIO_R_DETECTED_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_CMDBT1_SYSRAM_IRQ_LATCH (0x1804F000 + 0x738u)---

    ADDR_CMDBT1_SYSRAM_IRQ_LATCH[0] - (RO) for sysram security access
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_ADDR CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_ADDR
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_MASK 0x00000001u                // ADDR_CMDBT1_SYSRAM_IRQ_LATCH[0]
#define CONN_BUS_CR_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_ADDR_CMDBT1_SYSRAM_IRQ_LATCH_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG (0x1804F000 + 0x800u)---

    SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL[3..2] - (RW) Selects slaver synchronizer step
    SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_MASK 0x00000010u                // SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL_MASK 0x0000000Cu                // SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL_MASK 0x00000003u                // SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_0_2CONN_AXI_GALS_CFG_SUBSYS_0_2CONN_GALS_RX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_GALS_CFG (0x1804F000 + 0x804u)---

    CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0u                // CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_AHB_FLUSH_THRE_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030u                // CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008u                // CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_CMD_CNT_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004u                // CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_RG_MONITOR_MODE_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002u                // CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_ERROR_FLAG_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_MASK 0x00000001u                // CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_GALS_CFG_CONN2SUBSYS_0_GALS_TX_POSTWRITE_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG (0x1804F000 + 0x808u)---

    SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0] - (RW) specify synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_MASK 0x00000003u                // SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_1_2CONN_AHB_GALS_CFG_SUBSYS_1_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_1_AHB_GALS_CFG (0x1804F000 + 0x80Cu)---

    CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0u                // CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_AHB_FLUSH_THRE_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030u                // CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008u                // CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_CMD_CNT_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004u                // CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_RG_MONITOR_MODE_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002u                // CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_ERROR_FLAG_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS_MASK 0x00000001u                // CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_GALS_CFG_CONN2SUBSYS_1_GALS_TX_POSTWRITE_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG (0x1804F000 + 0x810u)---

    SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_MASK 0x00000003u                // SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_SUBSYS_2_2CONN_AHB_GALS_CFG_SUBSYS_2_2CONN_GALS_RX_RG_AFIFO_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_2_AHB_GALS_CFG (0x1804F000 + 0x814u)---

    CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS[0] - (RW) Disables the post write feature,postwrite_dis=1 means the bridge only supports non-bufferable transaction
    CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN[1] - (RW) Enables TX error debugging flag
                                     1'b1: Enable error flag function
                                     1'b0: Disable error flag function
    CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE[2] - (RW) Monitor TX command counter mode
                                     1'b1: Record both NONSEQ and SEQ
                                     1'b0: Record only NONSEQ
    CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR[3] - (RW) Clears TX monitor command counter in debugging mode
                                     1'b1: Clear counter
                                     1'b0: Start counter
    CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL[5..4] - (RW) specify TX synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE[7..6] - (RW) Enable TX flush signals by bit, bit=1 means enable flush thre
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE_MASK 0x000000C0u                // CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE[7..6]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_AHB_FLUSH_THRE_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL_MASK 0x00000030u                // CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL[5..4]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_AFIFO_SYNC_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR_MASK 0x00000008u                // CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR[3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_CMD_CNT_CLR_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE_MASK 0x00000004u                // CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_RG_MONITOR_MODE_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN_MASK 0x00000002u                // CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_ERROR_FLAG_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS_MASK 0x00000001u                // CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_GALS_CFG_CONN2SUBSYS_2_GALS_TX_POSTWRITE_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_GALS_CFG (0x1804F000 + 0x818u)---

    CONN2AP_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    CONN2AP_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slaver synchronizer step
    CONN2AP_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    CONN2AP_GALS_TX_IN_AWFLUSH_THRE[6..5] - (RW) QoS ultra from input AW channel
    CONN2AP_GLAS_TX_IN_ARFLUSH_THRE[8..7] - (RW) QoS flush from input AW channel
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_MASK 0x00000180u                // CONN2AP_GLAS_TX_IN_ARFLUSH_THRE[8..7]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GLAS_TX_IN_ARFLUSH_THRE_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_MASK 0x00000060u                // CONN2AP_GALS_TX_IN_AWFLUSH_THRE[6..5]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_IN_AWFLUSH_THRE_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_MASK 0x00000010u                // CONN2AP_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000Cu                // CONN2AP_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_MASK 0x00000003u                // CONN2AP_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_GALS_CFG_CONN2AP_GALS_TX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_ICAP_2CONN_AHB_GALS_CFG (0x1804F000 + 0x81Cu)---

    BT_ICAP_GALS_RX_SLV_SYNC_SEL[1..0] - (RW) Selects slaver synchronizer step
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_BT_ICAP_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_BT_ICAP_GALS_RX_SLV_SYNC_SEL_MASK 0x00000003u                // BT_ICAP_GALS_RX_SLV_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_BT_ICAP_2CONN_AHB_GALS_CFG_BT_ICAP_GALS_RX_SLV_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_0_AHB_BIST_CFG (0x1804F000 + 0x820u)---

    CONN2SUBSYS_0_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_0_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_0_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000u                // CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_SIDEBAND_EN_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000u                // CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_WR_RD_EN_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_MASK 0x0003C000u                // CONN2SUBSYS_0_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_DATA_EN_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_MASK 0x00003000u                // CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HPROT_EN_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_MASK 0x00000F00u                // CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HBURST_EN_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0u                // CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HSIZE_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_MASK 0x00000018u                // CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_REG_HADDR_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_MASK 0x00000004u                // CONN2SUBSYS_0_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_MASK 0x00000002u                // CONN2SUBSYS_0_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_MASK 0x00000001u                // CONN2SUBSYS_0_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_0_AHB_BIST_CFG_CONN2SUBSYS_0_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_1_AHB_BIST_CFG (0x1804F000 + 0x824u)---

    CONN2SUBSYS_1_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_1_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000u                // CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000u                // CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_MASK 0x0003C000u                // CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_MASK 0x00003000u                // CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_MASK 0x00000F00u                // CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0u                // CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_MASK 0x00000018u                // CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_MASK 0x00000004u                // CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_MASK 0x00000002u                // CONN2SUBSYS_1_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_MASK 0x00000001u                // CONN2SUBSYS_1_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_1_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2SUBSYS_2_AHB_BIST_CFG (0x1804F000 + 0x828u)---

    CONN2SUBSYS_1_BIST_TX_BIST_EN[0] - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2SUBSYS_1_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3] - (RW) burst initial address enable/disable
                                     [1]:initial address pattern 0xFFFFFFC0 disable/enable
                                     [0]:initial address pattern 0x00000000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5] - (RW) hsize pattern enable/disable
                                     [2]:hsize pattern 2'b10(word) disable/enable
                                     [1]:hsize pattern 2'b01(half word) disable/enable
                                     [0]:hsize pattern 2'b00(byte) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8] - (RW) hburst pattern enable/disable
                                     [3]:hburst pattern 3'b111(INCR16) disable/enable
                                     [2]:hburst pattern 3'b101(INCR8) disable/enable
                                     [1]:hburst pattern 2'b010(WRAP4) disable/enable
                                     [0]:hburst pattern 2'b000(SINGLE) disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12] - (RW) hprot pattern enable/disable
                                     [1]:hprot pattern 4'b1111 disable/enable
                                     [0]:hprot pattern 4'b0000 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14] - (RW) hwdata &hwstrb & hrdata pattern enable/disable
                                     [3]:data pattern 0x0/0xffffffff alternates every beat disable/enable
                                     [2]:data pattern 0x55555555/0xaaaaaaaa alternates every beat disable/enable
                                     [1]:data pattern 0xffffffff disable/enable
                                     [0]:data pattern 0x0 disable/enable
                                     hwstrb pattern is same as data pattern except bit width
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18] - (RW) hwrite pattern enable/disable
                                     [1]:write pattern disable/enable
                                     [0]:read pattern disable/enable
                                     1'b1:enable
                                     1'b0:disable
    CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20] - (RW) sideband &QOS signal pattern enable/disable
                                     [1]:sideband &hsecure_b & QOS signal all 1 disable/enable
                                     [0]:sideband &hsecure_b & QOS signal all 0 disable/enable
                                     1'b1:enable
                                     1'b0:disable
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_MASK 0x00300000u                // CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_2_BIST_TX_REG_SIDEBAND_EN_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_MASK 0x000C0000u                // CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_WR_RD_EN_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_MASK 0x0003C000u                // CONN2SUBSYS_1_BIST_TX_REG_DATA_EN[17..14]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_DATA_EN_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_MASK 0x00003000u                // CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HPROT_EN_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_MASK 0x00000F00u                // CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN[11..8]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HBURST_EN_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_MASK 0x000000E0u                // CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN[7..5]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HSIZE_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_MASK 0x00000018u                // CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_REG_HADDR_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_MASK 0x00000004u                // CONN2SUBSYS_1_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_MASK 0x00000002u                // CONN2SUBSYS_1_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_MASK 0x00000001u                // CONN2SUBSYS_1_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2SUBSYS_2_AHB_BIST_CFG_CONN2SUBSYS_1_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_VON2OFF_AXI_GALS_CFG (0x1804F000 + 0x830u)---

    VON2OFF_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    VON2OFF_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slaver synchronizer step
    VON2OFF_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SAMPLE_SEL_MASK 0x00000010u                // VON2OFF_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000Cu                // VON2OFF_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_MST_SYNC_SEL_MASK 0x00000003u                // VON2OFF_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_ZB_ICAP_2CONN_AHB_GALS_CFG (0x1804F000 + 0x834u)---

    ZB_ICAP_GALS_RX_SLV_SYNC_SEL[1..0] - (RW) Selects slaver synchronizer step
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_ZB_ICAP_2CONN_AHB_GALS_CFG_ZB_ICAP_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_ZB_ICAP_2CONN_AHB_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_ZB_ICAP_2CONN_AHB_GALS_CFG_ZB_ICAP_GALS_RX_SLV_SYNC_SEL_MASK 0x00000003u                // ZB_ICAP_GALS_RX_SLV_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_ZB_ICAP_2CONN_AHB_GALS_CFG_ZB_ICAP_GALS_RX_SLV_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_BUS_UPSIZER_CFG (0x1804F000 + 0xB1Cu)---

    A_UP_N46_NO_DUMMY_READ_EN[0] - (RW) Dummy read will cause functional bug when slave has read-clear behavior,tie1 will change to no dummy read mode
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_A_UP_N46_NO_DUMMY_READ_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_A_UP_N46_NO_DUMMY_READ_EN_MASK 0x00000001u                // A_UP_N46_NO_DUMMY_READ_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_BUS_UPSIZER_CFG_A_UP_N46_NO_DUMMY_READ_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0 (0x1804F000 + 0xC04u)---

    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[1] - (RW) bit = 1 will enable conn infra hclk DCM.
    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2] - (RW) tie 0.not use this bit
    CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN[3] - (RW) DCM off mode choice
    CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN[4] - (RW) DCM slow mode choice
    CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF[5] - (RW) force DCM change to off mode
    CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW[6] - (RW) force DCM change to slow mode
    CR_CONN_INFRA_ACLK_CTRL_FORCE_ON[7] - (RW) force DCM clk free run
    CR_CONN_INFRA_ACLK_CTRL_FSEL[12..8] - (RW) normal mode's clk divider num
    CR_CONN_INFRA_ACLK_CTRL_SFSEL[17..13] - (RW) slow mode's clk divider num
    CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM[29..18] - (RW) DCM idle debounce counter number
    CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN[30] - (RW) DCM idle debounce enable
    CR_FORCE_ON_CONN_INFRA_ACLK_DCM[31] - (RW) forece DCM clk release gating

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_ACLK_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_ACLK_DCM_MASK 0x80000000u                // CR_FORCE_ON_CONN_INFRA_ACLK_DCM[31]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_FORCE_ON_CONN_INFRA_ACLK_DCM_SHFT 31u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN_MASK 0x40000000u                // CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN[30]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_EN_SHFT 30u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM_MASK 0x3FFC0000u                // CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM[29..18]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_DBC_CTRL_DBC_NUM_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_SFSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_SFSEL_MASK 0x0003E000u                // CR_CONN_INFRA_ACLK_CTRL_SFSEL[17..13]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_SFSEL_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FSEL_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FSEL_MASK 0x00001F00u                // CR_CONN_INFRA_ACLK_CTRL_FSEL[12..8]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FSEL_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_ON_MASK 0x00000080u                // CR_CONN_INFRA_ACLK_CTRL_FORCE_ON[7]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_ON_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW_MASK 0x00000040u                // CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW[6]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKSLOW_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF_MASK 0x00000020u                // CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF[5]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_FORCE_CLKOFF_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN_MASK 0x00000010u                // CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN[4]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKSLOW_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN_MASK 0x00000008u                // CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CTRL_CLKOFF_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_MASK 0x00000004u                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000002u                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_MASK 0x00000001u                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_0_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1 (0x1804F000 + 0xC08u)---

    CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS[0] - (RW) tie 1.not use this bit
    CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK[1] - (RW) mask sync idle, DCM will change to "one cycle wake up"  mode
    RO_CONN_INFRA_ACLK_DCM_RDY_ON[2] - (RO) conn infra hclk DCM generate clk ready signal
    RO_CONN_INFRA_ACLK_DCM_IDLE[3] - (RO) conn infra hclk DCM related nodes all in idle signal
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_IDLE_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_IDLE_MASK 0x00000008u                // RO_CONN_INFRA_ACLK_DCM_IDLE[3]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_IDLE_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_RDY_ON_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_RDY_ON_MASK 0x00000004u                // RO_CONN_INFRA_ACLK_DCM_RDY_ON[2]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_RO_CONN_INFRA_ACLK_DCM_RDY_ON_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK_MASK 0x00000002u                // CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK[1]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_BUS_IDLE_SYNC_MASK_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS_MASK 0x00000001u                // CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_1_CR_CONN_INFRA_ACLK_SC_AXI_DCM_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_DMA2CONN_AXI_GALS_CFG (0x1804F000 + 0xC40u)---

    BT_DMA2CONN_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    BT_DMA2CONN_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SAMPLE_SEL_MASK 0x00000010u                // BT_DMA2CONN_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000Cu                // BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_MST_SYNC_SEL_MASK 0x00000003u                // BT_DMA2CONN_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_BT_DMA2CONN_AXI_GALS_CFG_BT_DMA2CONN_GALS_TX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_DMA2CONN_AXI_GALS_CFG (0x1804F000 + 0xC50u)---

    WF_DMA2CONN_GALS_RX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    WF_DMA2CONN_GALS_RX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SAMPLE_SEL_MASK 0x00000010u                // WF_DMA2CONN_GALS_RX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL_MASK 0x0000000Cu                // WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_MST_SYNC_SEL_MASK 0x00000003u                // WF_DMA2CONN_GALS_RX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_WF_DMA2CONN_AXI_GALS_CFG_WF_DMA2CONN_GALS_RX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_DMA2AP_AXI_GALS_CFG (0x1804F000 + 0xC58u)---

    CONN_DMA2AP_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    CONN_DMA2AP_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE[6..5] - (RW) QoS ultra from input AW channel
    CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE[8..7] - (RW) QoS flush from input AW channel
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE_MASK 0x00000180u                // CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE[8..7]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_ARFLUSH_THRE_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE_MASK 0x00000060u                // CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE[6..5]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_IN_AWFLUSH_THRE_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SAMPLE_SEL_MASK 0x00000010u                // CONN_DMA2AP_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000Cu                // CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_MST_SYNC_SEL_MASK 0x00000003u                // CONN_DMA2AP_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_ADDR_CONN_DMA2AP_AXI_GALS_CFG_CONN_DMA2AP_GALS_TX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_BIST_CFG_0 (0x1804F000 + 0xC60u)---

    CONN2AP_BIST_TX_BIST_EN[0]   - (RW) Start the built-in-self functional pattern test when bist_en==1.
    CONN2AP_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    CONN2AP_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    CONN2AP_BIST_TX_REG_AWID_EN[4..3] - (RW) reg_awid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWLEN_EN[6..5] - (RW) reg_awlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWADDR_EN[8..7] - (RW) reg_awaddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN2AP_BIST_TX_REG_AWSIZE_EN[10..9] - (RW) reg_awsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWBURST_EN[12..11] - (RW) reg_awburst_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN2AP_BIST_TX_REG_AWCACHE_EN[14..13] - (RW) reg_awcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWPROT_EN[16..15] - (RW) reg_awprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWUSER_EN[18..17] - (RW) reg_awuser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19] - (RW) reg_awdomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_AWULTRA_EN[22..21] - (RW) reg_awultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_MASK 0x00600000u                // CONN2AP_BIST_TX_REG_AWULTRA_EN[22..21]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWULTRA_EN_SHFT 21u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_MASK 0x00180000u                // CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN[20..19]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWDOMAIN_APC_EN_SHFT 19u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_MASK 0x00060000u                // CONN2AP_BIST_TX_REG_AWUSER_EN[18..17]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWUSER_EN_SHFT 17u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_MASK 0x00018000u                // CONN2AP_BIST_TX_REG_AWPROT_EN[16..15]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWPROT_EN_SHFT 15u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_MASK 0x00006000u                // CONN2AP_BIST_TX_REG_AWCACHE_EN[14..13]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWCACHE_EN_SHFT 13u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_MASK 0x00001800u                // CONN2AP_BIST_TX_REG_AWBURST_EN[12..11]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWBURST_EN_SHFT 11u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_MASK 0x00000600u                // CONN2AP_BIST_TX_REG_AWSIZE_EN[10..9]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWSIZE_EN_SHFT 9u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_MASK 0x00000180u                // CONN2AP_BIST_TX_REG_AWADDR_EN[8..7]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWADDR_EN_SHFT 7u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_MASK 0x00000060u                // CONN2AP_BIST_TX_REG_AWLEN_EN[6..5]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWLEN_EN_SHFT 5u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_MASK 0x00000018u                // CONN2AP_BIST_TX_REG_AWID_EN[4..3]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_REG_AWID_EN_SHFT 3u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_MASK 0x00000004u                // CONN2AP_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_MASK 0x00000002u                // CONN2AP_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_MASK 0x00000001u                // CONN2AP_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_0_CONN2AP_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_AXI_BIST_CFG_1 (0x1804F000 + 0xC64u)---

    CONN2AP_BIST_TX_REG_ARID_EN[1..0] - (RW) reg_arid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARLEN_EN[3..2] - (RW) reg_arlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARADDR_EN[5..4] - (RW) reg_araddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    CONN2AP_BIST_TX_REG_ARSIZE_EN[7..6] - (RW) reg_arsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARBURST_EN[9..8] - (RW) reg_arburst_en[1:-]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    CONN2AP_BIST_TX_REG_ARCACHE_EN[11..10] - (RW) reg_arcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARPROT_EN[13..12] - (RW) reg_arprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARUSER_EN[15..14] - (RW) reg_aruser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16] - (RW) reg_ardomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_ARULTRA_EN[19..18] - (RW) reg_arultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_WDATA_EN[21..20] - (RW) reg_wdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_WSTRB_EN[23..22] - (RW) reg_wstrb_en[1:0]
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_BRESP_EN[25..24] - (RW) reg_bresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    CONN2AP_BIST_TX_REG_RDATA_EN[27..26] - (RW) reg_rdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    CONN2AP_BIST_TX_REG_RRESP_EN[29..28] - (RW) reg_rresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_MASK 0x30000000u                // CONN2AP_BIST_TX_REG_RRESP_EN[29..28]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RRESP_EN_SHFT 28u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_MASK 0x0C000000u                // CONN2AP_BIST_TX_REG_RDATA_EN[27..26]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_RDATA_EN_SHFT 26u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_MASK 0x03000000u                // CONN2AP_BIST_TX_REG_BRESP_EN[25..24]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_BRESP_EN_SHFT 24u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_MASK 0x00C00000u                // CONN2AP_BIST_TX_REG_WSTRB_EN[23..22]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WSTRB_EN_SHFT 22u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_MASK 0x00300000u                // CONN2AP_BIST_TX_REG_WDATA_EN[21..20]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_WDATA_EN_SHFT 20u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_MASK 0x000C0000u                // CONN2AP_BIST_TX_REG_ARULTRA_EN[19..18]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARULTRA_EN_SHFT 18u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_MASK 0x00030000u                // CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN[17..16]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARDOMAIN_APC_EN_SHFT 16u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_MASK 0x0000C000u                // CONN2AP_BIST_TX_REG_ARUSER_EN[15..14]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARUSER_EN_SHFT 14u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_MASK 0x00003000u                // CONN2AP_BIST_TX_REG_ARPROT_EN[13..12]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARPROT_EN_SHFT 12u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_MASK 0x00000C00u                // CONN2AP_BIST_TX_REG_ARCACHE_EN[11..10]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARCACHE_EN_SHFT 10u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_MASK 0x00000300u                // CONN2AP_BIST_TX_REG_ARBURST_EN[9..8]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARBURST_EN_SHFT 8u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_MASK 0x000000C0u                // CONN2AP_BIST_TX_REG_ARSIZE_EN[7..6]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARSIZE_EN_SHFT 6u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_MASK 0x00000030u                // CONN2AP_BIST_TX_REG_ARADDR_EN[5..4]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARADDR_EN_SHFT 4u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_MASK 0x0000000Cu                // CONN2AP_BIST_TX_REG_ARLEN_EN[3..2]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARLEN_EN_SHFT 2u
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_ADDR CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_MASK 0x00000003u                // CONN2AP_BIST_TX_REG_ARID_EN[1..0]
#define CONN_BUS_CR_ADDR_CONN2AP_AXI_BIST_CFG_1_CONN2AP_BIST_TX_REG_ARID_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_ICAP_DBG (0x1804F000 + 0xC68u)---

    CR_BT_ICAP_DBG[0]            - (RW) btdma2conn data path mux, 0: axi_layer to EMI, 1:off bus conn infra sysram or wfsys syram
    CR_FORCE_CONN_INFRA_ACLK_CG_EN[1] - (RW) force conn infra aclk cg disable, TBD
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_FORCE_CONN_INFRA_ACLK_CG_EN_ADDR CONN_BUS_CR_ADDR_BT_ICAP_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_FORCE_CONN_INFRA_ACLK_CG_EN_MASK 0x00000002u                // CR_FORCE_CONN_INFRA_ACLK_CG_EN[1]
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_FORCE_CONN_INFRA_ACLK_CG_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_BT_ICAP_DBG_ADDR       CONN_BUS_CR_ADDR_BT_ICAP_DBG_ADDR
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_BT_ICAP_DBG_MASK       0x00000001u                // CR_BT_ICAP_DBG[0]
#define CONN_BUS_CR_ADDR_BT_ICAP_DBG_CR_BT_ICAP_DBG_SHFT       0u

/* =====================================================================================

  ---CONN_INFRA_LOW_POWER_LAYER_CTRL (0x1804F000 + 0xC6Cu)---

    CR_FORCE_CONN2AP_CR_PATH[0]  - (RW) force all transaction go to conn2ap port directly
    CR_DECODE_BY_EMI_WINDOW[1]   - (RW) use decode window to distinguish whether transfer to conn_dma2ap port
    CR_DECODE_BY_ADDR_MSB[2]     - (RW) use decode addr MSB value to distinguish whether transfer to conn_dma2ap port
    CR_EMI_PATH_SWITCH_MODE[3]   - (RW) use this bit will switch transaction to conn_dma2ap port
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_EMI_PATH_SWITCH_MODE_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_EMI_PATH_SWITCH_MODE_MASK 0x00000008u                // CR_EMI_PATH_SWITCH_MODE[3]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_EMI_PATH_SWITCH_MODE_SHFT 3u
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_ADDR_MSB_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_ADDR_MSB_MASK 0x00000004u                // CR_DECODE_BY_ADDR_MSB[2]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_ADDR_MSB_SHFT 2u
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_EMI_WINDOW_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_EMI_WINDOW_MASK 0x00000002u                // CR_DECODE_BY_EMI_WINDOW[1]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_DECODE_BY_EMI_WINDOW_SHFT 1u
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_FORCE_CONN2AP_CR_PATH_ADDR CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_ADDR
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_FORCE_CONN2AP_CR_PATH_MASK 0x00000001u                // CR_FORCE_CONN2AP_CR_PATH[0]
#define CONN_BUS_CR_CONN_INFRA_LOW_POWER_LAYER_CTRL_CR_FORCE_CONN2AP_CR_PATH_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_2 (0x1804F000 + 0xC70u)---

    CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0] - (RW) bit = 1 will enable conn infra hclk DCM.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_2_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_2_ADDR
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_2_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000001u                // CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0]
#define CONN_BUS_CR_ADDR_CONN_INFRA_VDNR_GLUE_ACLK_DCM_CTRL_2_CR_CONN_INFRA_ACLK_CLOCK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_EMI_WINDOW_ADDR_START (0x1804F000 + 0xC74u)---

    CR_CONN2AP_EMI_WINDOW_ADDR_START[31..0] - (RW) define decode window start addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_CR_CONN2AP_EMI_WINDOW_ADDR_START_ADDR CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_CR_CONN2AP_EMI_WINDOW_ADDR_START_MASK 0xFFFFFFFFu                // CR_CONN2AP_EMI_WINDOW_ADDR_START[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_START_CR_CONN2AP_EMI_WINDOW_ADDR_START_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN2AP_EMI_WINDOW_ADDR_END (0x1804F000 + 0xC78u)---

    CR_CONN2AP_EMI_WINDOW_ADDR_END[31..0] - (RW) define decode window end addr

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_CR_CONN2AP_EMI_WINDOW_ADDR_END_ADDR CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_ADDR
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_CR_CONN2AP_EMI_WINDOW_ADDR_END_MASK 0xFFFFFFFFu                // CR_CONN2AP_EMI_WINDOW_ADDR_END[31..0]
#define CONN_BUS_CR_ADDR_CONN2AP_EMI_WINDOW_ADDR_END_CR_CONN2AP_EMI_WINDOW_ADDR_END_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_VIO_0 (0x1804F000 + 0xD00u)---

    A_D_N18_SI_VIO_ADDR[31..0]   - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_0_A_D_N18_SI_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_A_D_N18_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_0_A_D_N18_SI_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N18_SI_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_0_A_D_N18_SI_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_VIO_1 (0x1804F000 + 0xD04u)---

    A_D_N18_SI_VIO_WR[0]         - (RO) Current transaction is write or not when error flag is active
    A_D_N18_SI_VIO_WAY_EN[4..1]  - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    A_D_N18_SI_VIO_RD[5]         - (RO) Current transaction is read or not when error flag is active
    A_D_N18_SI_VIO_ID[15..6]     - (RO) Master ID output when error flag is active
    A_D_N18_SI_VIO_DOMAIN[19..16] - (RO) Master domain output when error flag is active
    A_D_N18_SI_VIO_DECERR[20]    - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_DECERR_MASK 0x00100000u                // A_D_N18_SI_VIO_DECERR[20]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_DECERR_SHFT 20u
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_DOMAIN_MASK 0x000F0000u                // A_D_N18_SI_VIO_DOMAIN[19..16]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_DOMAIN_SHFT 16u
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_ID_ADDR  CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_ID_MASK  0x0000FFC0u                // A_D_N18_SI_VIO_ID[15..6]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_ID_SHFT  6u
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_RD_ADDR  CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_RD_MASK  0x00000020u                // A_D_N18_SI_VIO_RD[5]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_RD_SHFT  5u
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_WAY_EN_ADDR CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_WAY_EN_MASK 0x0000001Eu                // A_D_N18_SI_VIO_WAY_EN[4..1]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_WAY_EN_SHFT 1u
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_WR_ADDR  CONN_BUS_CR_ADDR_A_D_N18_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_WR_MASK  0x00000001u                // A_D_N18_SI_VIO_WR[0]
#define CONN_BUS_CR_ADDR_A_D_N18_VIO_1_A_D_N18_SI_VIO_WR_SHFT  0u

/* =====================================================================================

  ---ADDR_H2S_N27_VIO_0 (0x1804F000 + 0xD08u)---

    H2S_N27_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_0_H2S_N27_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H2S_N27_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_0_H2S_N27_VIO_ADDR_MASK   0xFFFFFFFFu                // H2S_N27_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_0_H2S_N27_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H2S_N27_VIO_1 (0x1804F000 + 0xD0Cu)---

    H2S_N27_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H2S_N27_VIO_WAY_EN_SLAVE[1]  - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H2S_N27_VIO_RD[2]            - (RO) Current transaction is read or not when error flag is active
    H2S_N27_VIO_ID[12..3]        - (RO) Master ID output when error flag is active
    H2S_N27_VIO_DOMAIN[16..13]   - (RO) Master domain output when error flag is active
    H2S_N27_VIO_DECERR[17]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    H2S_N27_VIO_ADDR_UNALIGN[18] - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_ADDR_UNALIGN_MASK 0x00040000u                // H2S_N27_VIO_ADDR_UNALIGN[18]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_ADDR_UNALIGN_SHFT 18u
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_DECERR_MASK 0x00020000u                // H2S_N27_VIO_DECERR[17]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_DECERR_SHFT 17u
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_DOMAIN_MASK 0x0001E000u                // H2S_N27_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_ID_MASK     0x00001FF8u                // H2S_N27_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_ID_SHFT     3u
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_RD_MASK     0x00000004u                // H2S_N27_VIO_RD[2]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_RD_SHFT     2u
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H2S_N27_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H2S_N27_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_WR_MASK     0x00000001u                // H2S_N27_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H2S_N27_VIO_1_H2S_N27_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H2S_N29_VIO_0 (0x1804F000 + 0xD10u)---

    H2S_N29_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_0_H2S_N29_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H2S_N29_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_0_H2S_N29_VIO_ADDR_MASK   0xFFFFFFFFu                // H2S_N29_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_0_H2S_N29_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H2S_N29_VIO_1 (0x1804F000 + 0xD14u)---

    H2S_N29_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H2S_N29_VIO_WAY_EN_SLAVE[1]  - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H2S_N29_VIO_RD[2]            - (RO) Current transaction is read or not when error flag is active
    H2S_N29_VIO_ID[12..3]        - (RO) Master ID output when error flag is active
    H2S_N29_VIO_DOMAIN[16..13]   - (RO) Master domain output when error flag is active
    H2S_N29_VIO_DECERR[17]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    H2S_N29_VIO_ADDR_UNALIGN[18] - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_ADDR_UNALIGN_MASK 0x00040000u                // H2S_N29_VIO_ADDR_UNALIGN[18]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_ADDR_UNALIGN_SHFT 18u
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_DECERR_MASK 0x00020000u                // H2S_N29_VIO_DECERR[17]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_DECERR_SHFT 17u
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_DOMAIN_MASK 0x0001E000u                // H2S_N29_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_ID_MASK     0x00001FF8u                // H2S_N29_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_ID_SHFT     3u
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_RD_MASK     0x00000004u                // H2S_N29_VIO_RD[2]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_RD_SHFT     2u
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H2S_N29_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H2S_N29_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_WR_MASK     0x00000001u                // H2S_N29_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H2S_N29_VIO_1_H2S_N29_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H2S_N45_VIO_0 (0x1804F000 + 0xD18u)---

    H2S_N45_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_0_H2S_N45_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H2S_N45_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_0_H2S_N45_VIO_ADDR_MASK   0xFFFFFFFFu                // H2S_N45_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_0_H2S_N45_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H2S_N45_VIO_1 (0x1804F000 + 0xD1Cu)---

    H2S_N45_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H2S_N45_VIO_WAY_EN_SLAVE[1]  - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H2S_N45_VIO_RD[2]            - (RO) Current transaction is read or not when error flag is active
    H2S_N45_VIO_ID[12..3]        - (RO) Master ID output when error flag is active
    H2S_N45_VIO_DOMAIN[16..13]   - (RO) Master domain output when error flag is active
    H2S_N45_VIO_DECERR[17]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    H2S_N45_VIO_ADDR_UNALIGN[18] - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_ADDR_UNALIGN_MASK 0x00040000u                // H2S_N45_VIO_ADDR_UNALIGN[18]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_ADDR_UNALIGN_SHFT 18u
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_DECERR_MASK 0x00020000u                // H2S_N45_VIO_DECERR[17]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_DECERR_SHFT 17u
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_DOMAIN_MASK 0x0001E000u                // H2S_N45_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_ID_MASK     0x00001FF8u                // H2S_N45_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_ID_SHFT     3u
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_RD_MASK     0x00000004u                // H2S_N45_VIO_RD[2]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_RD_SHFT     2u
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H2S_N45_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H2S_N45_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_WR_MASK     0x00000001u                // H2S_N45_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H2S_N45_VIO_1_H2S_N45_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H2S_N44_VIO_0 (0x1804F000 + 0xD20u)---

    H2S_N44_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_0_H2S_N44_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H2S_N44_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_0_H2S_N44_VIO_ADDR_MASK   0xFFFFFFFFu                // H2S_N44_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_0_H2S_N44_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H2S_N44_VIO_1 (0x1804F000 + 0xD24u)---

    H2S_N44_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H2S_N44_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H2S_N44_VIO_ID[11..2]        - (RO) Master ID output when error flag is active
    H2S_N44_VIO_DOMAIN[15..12]   - (RO) Master domain output when error flag is active
    H2S_N44_VIO_ADDR_UNALIGN[16] - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_H2S_N44_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_ADDR_UNALIGN_MASK 0x00010000u                // H2S_N44_VIO_ADDR_UNALIGN[16]
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_ADDR_UNALIGN_SHFT 16u
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H2S_N44_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_DOMAIN_MASK 0x0000F000u                // H2S_N44_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H2S_N44_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_ID_MASK     0x00000FFCu                // H2S_N44_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H2S_N44_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_RD_MASK     0x00000002u                // H2S_N44_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H2S_N44_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_WR_MASK     0x00000001u                // H2S_N44_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H2S_N44_VIO_1_H2S_N44_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N23_VIO_0 (0x1804F000 + 0xD28u)---

    H_A_N23_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_0_H_A_N23_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N23_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_0_H_A_N23_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N23_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_0_H_A_N23_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N23_VIO_1 (0x1804F000 + 0xD2Cu)---

    H_A_N23_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N23_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N23_VIO_WAY_EN_MASTER[6..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N23_VIO_RD[7]            - (RO) Current transaction is read or not when error flag is active
    H_A_N23_VIO_ID[17..8]        - (RO) Master ID output when error flag is active
    H_A_N23_VIO_DOMAIN[21..18]   - (RO) Master domain output when error flag is active
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_DOMAIN_MASK 0x003C0000u                // H_A_N23_VIO_DOMAIN[21..18]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_DOMAIN_SHFT 18u
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_ID_MASK     0x0003FF00u                // H_A_N23_VIO_ID[17..8]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_ID_SHFT     8u
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_RD_MASK     0x00000080u                // H_A_N23_VIO_RD[7]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_RD_SHFT     7u
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WAY_EN_MASTER_MASK 0x0000007Cu                // H_A_N23_VIO_WAY_EN_MASTER[6..2]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N23_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N23_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WR_MASK     0x00000001u                // H_A_N23_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N23_VIO_1_H_A_N23_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N26_VIO_0 (0x1804F000 + 0xD30u)---

    H_A_N26_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_0_H_A_N26_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N26_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_0_H_A_N26_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N26_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_0_H_A_N26_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N26_VIO_1 (0x1804F000 + 0xD34u)---

    H_A_N26_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N26_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N26_VIO_WAY_EN_MASTER[5..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N26_VIO_RD[6]            - (RO) Current transaction is read or not when error flag is active
    H_A_N26_VIO_ID[16..7]        - (RO) Master ID output when error flag is active
    H_A_N26_VIO_DOMAIN[20..17]   - (RO) Master domain output when error flag is active
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_DOMAIN_MASK 0x001E0000u                // H_A_N26_VIO_DOMAIN[20..17]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_DOMAIN_SHFT 17u
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_ID_MASK     0x0001FF80u                // H_A_N26_VIO_ID[16..7]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_ID_SHFT     7u
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_RD_MASK     0x00000040u                // H_A_N26_VIO_RD[6]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_RD_SHFT     6u
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WAY_EN_MASTER_MASK 0x0000003Cu                // H_A_N26_VIO_WAY_EN_MASTER[5..2]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N26_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N26_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WR_MASK     0x00000001u                // H_A_N26_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N26_VIO_1_H_A_N26_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N37_VIO_0 (0x1804F000 + 0xD38u)---

    H_A_N37_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_0_H_A_N37_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N37_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_0_H_A_N37_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N37_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_0_H_A_N37_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N37_VIO_1 (0x1804F000 + 0xD3Cu)---

    H_A_N37_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N37_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N37_VIO_WAY_EN_MASTER[5..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N37_VIO_RD[6]            - (RO) Current transaction is read or not when error flag is active
    H_A_N37_VIO_ID[14..7]        - (RO) Master ID output when error flag is active
    H_A_N37_VIO_DOMAIN[18..15]   - (RO) Master domain output when error flag is active
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_DOMAIN_MASK 0x00078000u                // H_A_N37_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_ID_MASK     0x00007F80u                // H_A_N37_VIO_ID[14..7]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_ID_SHFT     7u
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_RD_MASK     0x00000040u                // H_A_N37_VIO_RD[6]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_RD_SHFT     6u
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WAY_EN_MASTER_MASK 0x0000003Cu                // H_A_N37_VIO_WAY_EN_MASTER[5..2]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N37_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N37_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WR_MASK     0x00000001u                // H_A_N37_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N37_VIO_1_H_A_N37_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N42_VIO_0 (0x1804F000 + 0xD40u)---

    H_A_N42_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_0_H_A_N42_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N42_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_0_H_A_N42_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N42_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_0_H_A_N42_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N42_VIO_1 (0x1804F000 + 0xD44u)---

    H_A_N42_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N42_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N42_VIO_WAY_EN_MASTER[7..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N42_VIO_RD[8]            - (RO) Current transaction is read or not when error flag is active
    H_A_N42_VIO_ID[18..9]        - (RO) Master ID output when error flag is active
    H_A_N42_VIO_DOMAIN[22..19]   - (RO) Master domain output when error flag is active
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_DOMAIN_MASK 0x00780000u                // H_A_N42_VIO_DOMAIN[22..19]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_DOMAIN_SHFT 19u
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_ID_MASK     0x0007FE00u                // H_A_N42_VIO_ID[18..9]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_ID_SHFT     9u
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_RD_MASK     0x00000100u                // H_A_N42_VIO_RD[8]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_RD_SHFT     8u
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WAY_EN_MASTER_MASK 0x000000FCu                // H_A_N42_VIO_WAY_EN_MASTER[7..2]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N42_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N42_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WR_MASK     0x00000001u                // H_A_N42_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N42_VIO_1_H_A_N42_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N50_VIO_0 (0x1804F000 + 0xD48u)---

    H_A_N50_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_0_H_A_N50_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N50_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_0_H_A_N50_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N50_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_0_H_A_N50_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N50_VIO_1 (0x1804F000 + 0xD4Cu)---

    H_A_N50_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N50_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N50_VIO_WAY_EN_MASTER[3..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N50_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_A_N50_VIO_ID[14..5]        - (RO) Master ID output when error flag is active
    H_A_N50_VIO_DOMAIN[18..15]   - (RO) Master domain output when error flag is active
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_DOMAIN_MASK 0x00078000u                // H_A_N50_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_ID_MASK     0x00007FE0u                // H_A_N50_VIO_ID[14..5]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_RD_MASK     0x00000010u                // H_A_N50_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WAY_EN_MASTER_MASK 0x0000000Cu                // H_A_N50_VIO_WAY_EN_MASTER[3..2]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N50_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WR_MASK     0x00000001u                // H_A_N50_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N50_VIO_1_H_A_N50_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N51_VIO_0 (0x1804F000 + 0xD50u)---

    H_A_N51_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_0_H_A_N51_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N51_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_0_H_A_N51_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N51_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_0_H_A_N51_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N51_VIO_1 (0x1804F000 + 0xD54u)---

    H_A_N51_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N51_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N51_VIO_WAY_EN_MASTER[3..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N51_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_A_N51_VIO_ID[14..5]        - (RO) Master ID output when error flag is active
    H_A_N51_VIO_DOMAIN[18..15]   - (RO) Master domain output when error flag is active
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_DOMAIN_MASK 0x00078000u                // H_A_N51_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_ID_MASK     0x00007FE0u                // H_A_N51_VIO_ID[14..5]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_RD_MASK     0x00000010u                // H_A_N51_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WAY_EN_MASTER_MASK 0x0000000Cu                // H_A_N51_VIO_WAY_EN_MASTER[3..2]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N51_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WR_MASK     0x00000001u                // H_A_N51_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N51_VIO_1_H_A_N51_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N52_VIO_0 (0x1804F000 + 0xD58u)---

    H_A_N52_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_0_H_A_N52_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N52_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_0_H_A_N52_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N52_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_0_H_A_N52_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N52_VIO_1 (0x1804F000 + 0xD5Cu)---

    H_A_N52_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N52_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N52_VIO_WAY_EN_MASTER[3..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N52_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_A_N52_VIO_ID[14..5]        - (RO) Master ID output when error flag is active
    H_A_N52_VIO_DOMAIN[18..15]   - (RO) Master domain output when error flag is active
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_DOMAIN_MASK 0x00078000u                // H_A_N52_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_ID_MASK     0x00007FE0u                // H_A_N52_VIO_ID[14..5]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_RD_MASK     0x00000010u                // H_A_N52_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WAY_EN_MASTER_MASK 0x0000000Cu                // H_A_N52_VIO_WAY_EN_MASTER[3..2]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N52_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WR_MASK     0x00000001u                // H_A_N52_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N52_VIO_1_H_A_N52_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_A_N55_VIO_0 (0x1804F000 + 0xD60u)---

    H_A_N55_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_0_H_A_N55_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_A_N55_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_0_H_A_N55_VIO_ADDR_MASK   0xFFFFFFFFu                // H_A_N55_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_0_H_A_N55_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N55_VIO_1 (0x1804F000 + 0xD64u)---

    H_A_N55_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_A_N55_VIO_WAY_EN_SLAVE[1]  - (RO) If the disable slave is accessed, it will be 1
    H_A_N55_VIO_WAY_EN_MASTER[3..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N55_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_A_N55_VIO_ID[14..5]        - (RO) Master ID output when error flag is active
    H_A_N55_VIO_DOMAIN[18..15]   - (RO) Master domain output when error flag is active
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_DOMAIN_MASK 0x00078000u                // H_A_N55_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_ID_MASK     0x00007FE0u                // H_A_N55_VIO_ID[14..5]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_RD_MASK     0x00000010u                // H_A_N55_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WAY_EN_MASTER_MASK 0x0000000Cu                // H_A_N55_VIO_WAY_EN_MASTER[3..2]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N55_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_A_N55_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WR_MASK     0x00000001u                // H_A_N55_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_A_N55_VIO_1_H_A_N55_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N20_VIO_0 (0x1804F000 + 0xD68u)---

    H_D_N20_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_0_H_D_N20_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N20_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_0_H_D_N20_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N20_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_0_H_D_N20_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N20_VIO_1 (0x1804F000 + 0xD6Cu)---

    H_D_N20_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N20_VIO_WAY_EN_SLAVE[3..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N20_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_D_N20_VIO_ID[10..5]        - (RO) Master ID output when error flag is active
    H_D_N20_VIO_DOMAIN[14..11]   - (RO) Master domain output when error flag is active
    H_D_N20_VIO_DEVAPC[17..15]   - (RO) Master no access permission flag
    H_D_N20_VIO_DECERR[18]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DECERR_MASK 0x00040000u                // H_D_N20_VIO_DECERR[18]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DECERR_SHFT 18u
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DEVAPC_MASK 0x00038000u                // H_D_N20_VIO_DEVAPC[17..15]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DEVAPC_SHFT 15u
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DOMAIN_MASK 0x00007800u                // H_D_N20_VIO_DOMAIN[14..11]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_DOMAIN_SHFT 11u
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_ID_MASK     0x000007E0u                // H_D_N20_VIO_ID[10..5]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_RD_MASK     0x00000010u                // H_D_N20_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_WAY_EN_SLAVE_MASK 0x0000000Eu                // H_D_N20_VIO_WAY_EN_SLAVE[3..1]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N20_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_WR_MASK     0x00000001u                // H_D_N20_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N20_VIO_1_H_D_N20_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N22_VIO_0 (0x1804F000 + 0xD70u)---

    H_D_N22_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_0_H_D_N22_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N22_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_0_H_D_N22_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N22_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_0_H_D_N22_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N22_VIO_1 (0x1804F000 + 0xD74u)---

    H_D_N22_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N22_VIO_WAY_EN_SLAVE[3..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N22_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_D_N22_VIO_ID[9..5]         - (RO) Master ID output when error flag is active
    H_D_N22_VIO_DOMAIN[13..10]   - (RO) Master domain output when error flag is active
    H_D_N22_VIO_DEVAPC[16..14]   - (RO) Master no access permission flag
    H_D_N22_VIO_DECERR[17]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DECERR_MASK 0x00020000u                // H_D_N22_VIO_DECERR[17]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DECERR_SHFT 17u
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DEVAPC_MASK 0x0001C000u                // H_D_N22_VIO_DEVAPC[16..14]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DEVAPC_SHFT 14u
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DOMAIN_MASK 0x00003C00u                // H_D_N22_VIO_DOMAIN[13..10]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_DOMAIN_SHFT 10u
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_ID_MASK     0x000003E0u                // H_D_N22_VIO_ID[9..5]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_RD_MASK     0x00000010u                // H_D_N22_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_WAY_EN_SLAVE_MASK 0x0000000Eu                // H_D_N22_VIO_WAY_EN_SLAVE[3..1]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N22_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_WR_MASK     0x00000001u                // H_D_N22_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N22_VIO_1_H_D_N22_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N25_VIO_0 (0x1804F000 + 0xD78u)---

    H_D_N25_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_0_H_D_N25_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N25_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_0_H_D_N25_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N25_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_0_H_D_N25_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N25_VIO_1 (0x1804F000 + 0xD7Cu)---

    H_D_N25_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N25_VIO_WAY_EN_SLAVE[5..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N25_VIO_RD[6]            - (RO) Current transaction is read or not when error flag is active
    H_D_N25_VIO_ID[16..7]        - (RO) Master ID output when error flag is active
    H_D_N25_VIO_DOMAIN[20..17]   - (RO) Master domain output when error flag is active
    H_D_N25_VIO_DEVAPC[25..21]   - (RO) Master no access permission flag
    H_D_N25_VIO_DECERR[26]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DECERR_MASK 0x04000000u                // H_D_N25_VIO_DECERR[26]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DECERR_SHFT 26u
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DEVAPC_MASK 0x03E00000u                // H_D_N25_VIO_DEVAPC[25..21]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DEVAPC_SHFT 21u
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DOMAIN_MASK 0x001E0000u                // H_D_N25_VIO_DOMAIN[20..17]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_DOMAIN_SHFT 17u
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_ID_MASK     0x0001FF80u                // H_D_N25_VIO_ID[16..7]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_ID_SHFT     7u
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_RD_MASK     0x00000040u                // H_D_N25_VIO_RD[6]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_RD_SHFT     6u
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_WAY_EN_SLAVE_MASK 0x0000003Eu                // H_D_N25_VIO_WAY_EN_SLAVE[5..1]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N25_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_WR_MASK     0x00000001u                // H_D_N25_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N25_VIO_1_H_D_N25_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N36_VIO_0 (0x1804F000 + 0xD80u)---

    H_D_N36_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_0_H_D_N36_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N36_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_0_H_D_N36_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N36_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_0_H_D_N36_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N36_VIO_1 (0x1804F000 + 0xD84u)---

    H_D_N36_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N36_VIO_WAY_EN_SLAVE[3..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N36_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_D_N36_VIO_ID[9..5]         - (RO) Master ID output when error flag is active
    H_D_N36_VIO_DOMAIN[13..10]   - (RO) Master domain output when error flag is active
    H_D_N36_VIO_DEVAPC[16..14]   - (RO) Master no access permission flag
    H_D_N36_VIO_DECERR[17]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DECERR_MASK 0x00020000u                // H_D_N36_VIO_DECERR[17]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DECERR_SHFT 17u
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DEVAPC_MASK 0x0001C000u                // H_D_N36_VIO_DEVAPC[16..14]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DEVAPC_SHFT 14u
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DOMAIN_MASK 0x00003C00u                // H_D_N36_VIO_DOMAIN[13..10]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_DOMAIN_SHFT 10u
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_ID_MASK     0x000003E0u                // H_D_N36_VIO_ID[9..5]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_RD_MASK     0x00000010u                // H_D_N36_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_WAY_EN_SLAVE_MASK 0x0000000Eu                // H_D_N36_VIO_WAY_EN_SLAVE[3..1]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N36_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_WR_MASK     0x00000001u                // H_D_N36_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N36_VIO_1_H_D_N36_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N39_VIO_0 (0x1804F000 + 0xD88u)---

    H_D_N39_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_0_H_D_N39_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N39_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_0_H_D_N39_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N39_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_0_H_D_N39_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N39_VIO_1 (0x1804F000 + 0xD8Cu)---

    H_D_N39_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N39_VIO_WAY_EN_SLAVE[3..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N39_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_D_N39_VIO_ID[12..5]        - (RO) Master ID output when error flag is active
    H_D_N39_VIO_DOMAIN[16..13]   - (RO) Master domain output when error flag is active
    H_D_N39_VIO_DEVAPC[19..17]   - (RO) Master no access permission flag
    H_D_N39_VIO_DECERR[20]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DECERR_MASK 0x00100000u                // H_D_N39_VIO_DECERR[20]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DECERR_SHFT 20u
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DEVAPC_MASK 0x000E0000u                // H_D_N39_VIO_DEVAPC[19..17]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DEVAPC_SHFT 17u
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DOMAIN_MASK 0x0001E000u                // H_D_N39_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_ID_MASK     0x00001FE0u                // H_D_N39_VIO_ID[12..5]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_RD_MASK     0x00000010u                // H_D_N39_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_WAY_EN_SLAVE_MASK 0x0000000Eu                // H_D_N39_VIO_WAY_EN_SLAVE[3..1]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N39_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_WR_MASK     0x00000001u                // H_D_N39_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N39_VIO_1_H_D_N39_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N41_VIO_0 (0x1804F000 + 0xD90u)---

    H_D_N41_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_0_H_D_N41_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N41_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_0_H_D_N41_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N41_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_0_H_D_N41_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N41_VIO_1 (0x1804F000 + 0xD94u)---

    H_D_N41_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N41_VIO_WAY_EN_SLAVE[3..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N41_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H_D_N41_VIO_ID[12..5]        - (RO) Master ID output when error flag is active
    H_D_N41_VIO_DOMAIN[16..13]   - (RO) Master domain output when error flag is active
    H_D_N41_VIO_DEVAPC[19..17]   - (RO) Master no access permission flag
    H_D_N41_VIO_DECERR[20]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DECERR_MASK 0x00100000u                // H_D_N41_VIO_DECERR[20]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DECERR_SHFT 20u
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DEVAPC_MASK 0x000E0000u                // H_D_N41_VIO_DEVAPC[19..17]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DEVAPC_SHFT 17u
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DOMAIN_MASK 0x0001E000u                // H_D_N41_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_ID_MASK     0x00001FE0u                // H_D_N41_VIO_ID[12..5]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_RD_MASK     0x00000010u                // H_D_N41_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_WAY_EN_SLAVE_MASK 0x0000000Eu                // H_D_N41_VIO_WAY_EN_SLAVE[3..1]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N41_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_WR_MASK     0x00000001u                // H_D_N41_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N41_VIO_1_H_D_N41_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N48_VIO_0 (0x1804F000 + 0xD98u)---

    H_D_N48_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_0_H_D_N48_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N48_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_0_H_D_N48_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N48_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_0_H_D_N48_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N48_VIO_1 (0x1804F000 + 0xD9Cu)---

    H_D_N48_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N48_VIO_WAY_EN_SLAVE[2..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N48_VIO_RD[3]            - (RO) Current transaction is read or not when error flag is active
    H_D_N48_VIO_ID[9..4]         - (RO) Master ID output when error flag is active
    H_D_N48_VIO_DOMAIN[13..10]   - (RO) Master domain output when error flag is active
    H_D_N48_VIO_DEVAPC[15..14]   - (RO) Master no access permission flag
    H_D_N48_VIO_DECERR[16]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DECERR_MASK 0x00010000u                // H_D_N48_VIO_DECERR[16]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DECERR_SHFT 16u
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DEVAPC_MASK 0x0000C000u                // H_D_N48_VIO_DEVAPC[15..14]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DEVAPC_SHFT 14u
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DOMAIN_MASK 0x00003C00u                // H_D_N48_VIO_DOMAIN[13..10]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_DOMAIN_SHFT 10u
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_ID_MASK     0x000003F0u                // H_D_N48_VIO_ID[9..4]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_ID_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_RD_MASK     0x00000008u                // H_D_N48_VIO_RD[3]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_RD_SHFT     3u
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_WAY_EN_SLAVE_MASK 0x00000006u                // H_D_N48_VIO_WAY_EN_SLAVE[2..1]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N48_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_WR_MASK     0x00000001u                // H_D_N48_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N48_VIO_1_H_D_N48_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_D_N53_VIO_0 (0x1804F000 + 0xDA0u)---

    H_D_N53_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_0_H_D_N53_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_D_N53_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_0_H_D_N53_VIO_ADDR_MASK   0xFFFFFFFFu                // H_D_N53_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_0_H_D_N53_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N53_VIO_1 (0x1804F000 + 0xDA4u)---

    H_D_N53_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N53_VIO_WAY_EN_SLAVE[2..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N53_VIO_RD[3]            - (RO) Current transaction is read or not when error flag is active
    H_D_N53_VIO_ID[13..4]        - (RO) Master ID output when error flag is active
    H_D_N53_VIO_DOMAIN[17..14]   - (RO) Master domain output when error flag is active
    H_D_N53_VIO_DEVAPC[19..18]   - (RO) Master no access permission flag
    H_D_N53_VIO_DECERR[20]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DECERR_MASK 0x00100000u                // H_D_N53_VIO_DECERR[20]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DECERR_SHFT 20u
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DEVAPC_ADDR CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DEVAPC_MASK 0x000C0000u                // H_D_N53_VIO_DEVAPC[19..18]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DEVAPC_SHFT 18u
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DOMAIN_MASK 0x0003C000u                // H_D_N53_VIO_DOMAIN[17..14]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_DOMAIN_SHFT 14u
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_ID_MASK     0x00003FF0u                // H_D_N53_VIO_ID[13..4]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_ID_SHFT     4u
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_RD_MASK     0x00000008u                // H_D_N53_VIO_RD[3]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_RD_SHFT     3u
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_WAY_EN_SLAVE_MASK 0x00000006u                // H_D_N53_VIO_WAY_EN_SLAVE[2..1]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_D_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_WR_MASK     0x00000001u                // H_D_N53_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N53_VIO_1_H_D_N53_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_S_N21_VIO_0 (0x1804F000 + 0xDA8u)---

    H_S_N21_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_0_H_S_N21_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_S_N21_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_0_H_S_N21_VIO_ADDR_MASK   0xFFFFFFFFu                // H_S_N21_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_0_H_S_N21_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_S_N21_VIO_1 (0x1804F000 + 0xDACu)---

    H_S_N21_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_S_N21_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H_S_N21_VIO_ID[6..2]         - (RO) Master ID output when error flag is active
    H_S_N21_VIO_DOMAIN[10..7]    - (RO) Master domain output when error flag is active
    H_S_N21_ERR_SIZE[12..11]     - (RO) Report error hsize when 1K boundary case happen
    H_S_N21_ERR_FLAG_DROP_BOUNDARY[13] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDR width
    H_S_N21_ERR_FLAG_1K_BOUNDARY[14] - (RO) 1: error of crossing 1K boundary case happen;
    H_S_N21_ERR_BURST[17..15]    - (RO) Report error hburst when 1K boundary case happen
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_BURST_ADDR  CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_BURST_MASK  0x00038000u                // H_S_N21_ERR_BURST[17..15]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_BURST_SHFT  15u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_FLAG_1K_BOUNDARY_MASK 0x00004000u                // H_S_N21_ERR_FLAG_1K_BOUNDARY[14]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_FLAG_1K_BOUNDARY_SHFT 14u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_FLAG_DROP_BOUNDARY_MASK 0x00002000u                // H_S_N21_ERR_FLAG_DROP_BOUNDARY[13]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_FLAG_DROP_BOUNDARY_SHFT 13u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_SIZE_ADDR   CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_SIZE_MASK   0x00001800u                // H_S_N21_ERR_SIZE[12..11]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_ERR_SIZE_SHFT   11u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_DOMAIN_MASK 0x00000780u                // H_S_N21_VIO_DOMAIN[10..7]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_DOMAIN_SHFT 7u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_ID_MASK     0x0000007Cu                // H_S_N21_VIO_ID[6..2]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_RD_MASK     0x00000002u                // H_S_N21_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_S_N21_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_WR_MASK     0x00000001u                // H_S_N21_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_S_N21_VIO_1_H_S_N21_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_S_N24_VIO_0 (0x1804F000 + 0xDB0u)---

    H_S_N24_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_0_H_S_N24_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_S_N24_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_0_H_S_N24_VIO_ADDR_MASK   0xFFFFFFFFu                // H_S_N24_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_0_H_S_N24_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_S_N24_VIO_1 (0x1804F000 + 0xDB4u)---

    H_S_N24_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_S_N24_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H_S_N24_VIO_ID[6..2]         - (RO) Master ID output when error flag is active
    H_S_N24_VIO_DOMAIN[10..7]    - (RO) Master domain output when error flag is active
    H_S_N24_ERR_SIZE[12..11]     - (RO) Report error hsize when 1K boundary case happen
    H_S_N24_ERR_FLAG_DROP_BOUNDARY[13] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_S_N24_ERR_FLAG_1K_BOUNDARY[14] - (RO) 1: error of crossing 1K boundary case happen;
    H_S_N24_ERR_BURST[17..15]    - (RO) Report error hburst when 1K boundary case happen
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_BURST_ADDR  CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_BURST_MASK  0x00038000u                // H_S_N24_ERR_BURST[17..15]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_BURST_SHFT  15u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_FLAG_1K_BOUNDARY_MASK 0x00004000u                // H_S_N24_ERR_FLAG_1K_BOUNDARY[14]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_FLAG_1K_BOUNDARY_SHFT 14u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_FLAG_DROP_BOUNDARY_MASK 0x00002000u                // H_S_N24_ERR_FLAG_DROP_BOUNDARY[13]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_FLAG_DROP_BOUNDARY_SHFT 13u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_SIZE_ADDR   CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_SIZE_MASK   0x00001800u                // H_S_N24_ERR_SIZE[12..11]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_ERR_SIZE_SHFT   11u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_DOMAIN_MASK 0x00000780u                // H_S_N24_VIO_DOMAIN[10..7]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_DOMAIN_SHFT 7u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_ID_MASK     0x0000007Cu                // H_S_N24_VIO_ID[6..2]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_RD_MASK     0x00000002u                // H_S_N24_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_S_N24_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_WR_MASK     0x00000001u                // H_S_N24_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_S_N24_VIO_1_H_S_N24_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_S_N35_VIO_0 (0x1804F000 + 0xDB8u)---

    H_S_N35_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_0_H_S_N35_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_S_N35_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_0_H_S_N35_VIO_ADDR_MASK   0xFFFFFFFFu                // H_S_N35_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_0_H_S_N35_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_S_N35_VIO_1 (0x1804F000 + 0xDBCu)---

    H_S_N35_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_S_N35_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H_S_N35_VIO_ID[6..2]         - (RO) Master ID output when error flag is active
    H_S_N35_VIO_DOMAIN[10..7]    - (RO) Master domain output when error flag is active
    H_S_N35_ERR_SIZE[12..11]     - (RO) Report error hsize when 1K boundary case happen
    H_S_N35_ERR_FLAG_DROP_BOUNDARY[13] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_S_N35_ERR_FLAG_1K_BOUNDARY[14] - (RO) 1: error of crossing 1K boundary case happen;
    H_S_N35_ERR_BURST[17..15]    - (RO) Report error hburst when 1K boundary case happen
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_BURST_ADDR  CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_BURST_MASK  0x00038000u                // H_S_N35_ERR_BURST[17..15]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_BURST_SHFT  15u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_FLAG_1K_BOUNDARY_MASK 0x00004000u                // H_S_N35_ERR_FLAG_1K_BOUNDARY[14]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_FLAG_1K_BOUNDARY_SHFT 14u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_FLAG_DROP_BOUNDARY_MASK 0x00002000u                // H_S_N35_ERR_FLAG_DROP_BOUNDARY[13]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_FLAG_DROP_BOUNDARY_SHFT 13u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_SIZE_ADDR   CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_SIZE_MASK   0x00001800u                // H_S_N35_ERR_SIZE[12..11]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_ERR_SIZE_SHFT   11u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_DOMAIN_MASK 0x00000780u                // H_S_N35_VIO_DOMAIN[10..7]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_DOMAIN_SHFT 7u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_ID_MASK     0x0000007Cu                // H_S_N35_VIO_ID[6..2]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_RD_MASK     0x00000002u                // H_S_N35_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_S_N35_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_WR_MASK     0x00000001u                // H_S_N35_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_S_N35_VIO_1_H_S_N35_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_S_N38_VIO_0 (0x1804F000 + 0xDC0u)---

    H_S_N38_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_0_H_S_N38_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_S_N38_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_0_H_S_N38_VIO_ADDR_MASK   0xFFFFFFFFu                // H_S_N38_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_0_H_S_N38_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_S_N38_VIO_1 (0x1804F000 + 0xDC4u)---

    H_S_N38_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_S_N38_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H_S_N38_VIO_ID[9..2]         - (RO) Master ID output when error flag is active
    H_S_N38_VIO_DOMAIN[13..10]   - (RO) Master domain output when error flag is active
    H_S_N38_ERR_SIZE[15..14]     - (RO) Report error hsize when 1K boundary case happen
    H_S_N38_ERR_FLAG_DROP_BOUNDARY[16] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_S_N38_ERR_FLAG_1K_BOUNDARY[17] - (RO) 1: error of crossing 1K boundary case happen;
    H_S_N38_ERR_BURST[20..18]    - (RO) Report error hburst when 1K boundary case happen
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_BURST_ADDR  CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_BURST_MASK  0x001C0000u                // H_S_N38_ERR_BURST[20..18]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_BURST_SHFT  18u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_FLAG_1K_BOUNDARY_MASK 0x00020000u                // H_S_N38_ERR_FLAG_1K_BOUNDARY[17]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_FLAG_1K_BOUNDARY_SHFT 17u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_FLAG_DROP_BOUNDARY_MASK 0x00010000u                // H_S_N38_ERR_FLAG_DROP_BOUNDARY[16]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_FLAG_DROP_BOUNDARY_SHFT 16u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_SIZE_ADDR   CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_SIZE_MASK   0x0000C000u                // H_S_N38_ERR_SIZE[15..14]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_ERR_SIZE_SHFT   14u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_DOMAIN_MASK 0x00003C00u                // H_S_N38_VIO_DOMAIN[13..10]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_DOMAIN_SHFT 10u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_ID_MASK     0x000003FCu                // H_S_N38_VIO_ID[9..2]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_RD_MASK     0x00000002u                // H_S_N38_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_S_N38_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_WR_MASK     0x00000001u                // H_S_N38_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_S_N38_VIO_1_H_S_N38_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_S_N40_VIO_0 (0x1804F000 + 0xDC8u)---

    H_S_N40_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_0_H_S_N40_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_S_N40_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_0_H_S_N40_VIO_ADDR_MASK   0xFFFFFFFFu                // H_S_N40_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_0_H_S_N40_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_S_N40_VIO_1 (0x1804F000 + 0xDCCu)---

    H_S_N40_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_S_N40_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H_S_N40_VIO_ID[9..2]         - (RO) Master ID output when error flag is active
    H_S_N40_VIO_DOMAIN[13..10]   - (RO) Master domain output when error flag is active
    H_S_N40_ERR_SIZE[15..14]     - (RO) Report error hsize when 1K boundary case happen
    H_S_N40_ERR_FLAG_DROP_BOUNDARY[16] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_S_N40_ERR_FLAG_1K_BOUNDARY[17] - (RO) 1: error of crossing 1K boundary case happen;
    H_S_N40_ERR_BURST[20..18]    - (RO) Report error hburst when 1K boundary case happen
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_BURST_ADDR  CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_BURST_MASK  0x001C0000u                // H_S_N40_ERR_BURST[20..18]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_BURST_SHFT  18u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_FLAG_1K_BOUNDARY_MASK 0x00020000u                // H_S_N40_ERR_FLAG_1K_BOUNDARY[17]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_FLAG_1K_BOUNDARY_SHFT 17u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_FLAG_DROP_BOUNDARY_MASK 0x00010000u                // H_S_N40_ERR_FLAG_DROP_BOUNDARY[16]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_FLAG_DROP_BOUNDARY_SHFT 16u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_SIZE_ADDR   CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_SIZE_MASK   0x0000C000u                // H_S_N40_ERR_SIZE[15..14]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_ERR_SIZE_SHFT   14u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_DOMAIN_MASK 0x00003C00u                // H_S_N40_VIO_DOMAIN[13..10]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_DOMAIN_SHFT 10u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_ID_MASK     0x000003FCu                // H_S_N40_VIO_ID[9..2]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_RD_MASK     0x00000002u                // H_S_N40_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_S_N40_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_WR_MASK     0x00000001u                // H_S_N40_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_S_N40_VIO_1_H_S_N40_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_H_S_N43_VIO_0 (0x1804F000 + 0xDD0u)---

    H_S_N43_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_0_H_S_N43_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H_S_N43_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_0_H_S_N43_VIO_ADDR_MASK   0xFFFFFFFFu                // H_S_N43_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_0_H_S_N43_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_S_N43_VIO_1 (0x1804F000 + 0xDD4u)---

    H_S_N43_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_S_N43_VIO_RD[1]            - (RO) Current transaction is read or not when error flag is active
    H_S_N43_VIO_ID[11..2]        - (RO) Master ID output when error flag is active
    H_S_N43_VIO_DOMAIN[15..12]   - (RO) Master domain output when error flag is active
    H_S_N43_ERR_SIZE[17..16]     - (RO) Report error hsize when 1K boundary case happen
    H_S_N43_ERR_FLAG_DROP_BOUNDARY[18] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_S_N43_ERR_FLAG_1K_BOUNDARY[19] - (RO) 1: error of crossing 1K boundary case happen;
    H_S_N43_ERR_BURST[22..20]    - (RO) Report error hburst when 1K boundary case happen
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_BURST_ADDR  CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_BURST_MASK  0x00700000u                // H_S_N43_ERR_BURST[22..20]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_BURST_SHFT  20u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_FLAG_1K_BOUNDARY_MASK 0x00080000u                // H_S_N43_ERR_FLAG_1K_BOUNDARY[19]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_FLAG_1K_BOUNDARY_SHFT 19u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_FLAG_DROP_BOUNDARY_MASK 0x00040000u                // H_S_N43_ERR_FLAG_DROP_BOUNDARY[18]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_FLAG_DROP_BOUNDARY_SHFT 18u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_SIZE_ADDR   CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_SIZE_MASK   0x00030000u                // H_S_N43_ERR_SIZE[17..16]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_ERR_SIZE_SHFT   16u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_DOMAIN_MASK 0x0000F000u                // H_S_N43_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_ID_MASK     0x00000FFCu                // H_S_N43_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_ID_SHFT     2u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_RD_MASK     0x00000002u                // H_S_N43_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_RD_SHFT     1u
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H_S_N43_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_WR_MASK     0x00000001u                // H_S_N43_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_S_N43_VIO_1_H_S_N43_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N50_VIO_0 (0x1804F000 + 0xDD8u)---

    A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_0_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_0_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_0_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N50_VIO_1 (0x1804F000 + 0xDDCu)---

    A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_UNALIGN[16] - (RO) decoding address error flag
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_UNALIGN_MASK 0x00010000u                // A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_UNALIGN[16]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ADDR_UNALIGN_SHFT 16u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_DOMAIN_MASK 0x0000F000u                // A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ID_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ID_MASK 0x00000FFCu                // A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_ID_SHFT 2u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_RD_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_RD_MASK 0x00000002u                // A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_RD[1]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_RD_SHFT 1u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_WR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_WR_MASK 0x00000001u                // A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_WR[0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N50_VIO_1_A_D_N18_TO_H_A_N50_AXI2AHB_S_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N51_VIO_0 (0x1804F000 + 0xDE0u)---

    A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_0_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_0_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_0_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N51_VIO_1 (0x1804F000 + 0xDE4u)---

    A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_UNALIGN[16] - (RO) decoding address error flag
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_UNALIGN_MASK 0x00010000u                // A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_UNALIGN[16]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ADDR_UNALIGN_SHFT 16u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_DOMAIN_MASK 0x0000F000u                // A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ID_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ID_MASK 0x00000FFCu                // A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_ID_SHFT 2u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_RD_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_RD_MASK 0x00000002u                // A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_RD[1]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_RD_SHFT 1u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_WR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_WR_MASK 0x00000001u                // A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_WR[0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N51_VIO_1_A_D_N18_TO_H_A_N51_AXI2AHB_S_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N52_VIO_0 (0x1804F000 + 0xDE8u)---

    A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_0_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_0_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_0_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N52_VIO_1 (0x1804F000 + 0xDECu)---

    A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_UNALIGN[16] - (RO) decoding address error flag
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_UNALIGN_MASK 0x00010000u                // A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_UNALIGN[16]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ADDR_UNALIGN_SHFT 16u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_DOMAIN_MASK 0x0000F000u                // A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ID_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ID_MASK 0x00000FFCu                // A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_ID_SHFT 2u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_RD_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_RD_MASK 0x00000002u                // A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_RD[1]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_RD_SHFT 1u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_WR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_WR_MASK 0x00000001u                // A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_WR[0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N52_VIO_1_A_D_N18_TO_H_A_N52_AXI2AHB_S_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N53_VIO_0 (0x1804F000 + 0xDF0u)---

    A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_0_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_0_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_0_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N18_TO_H_A_N53_VIO_1 (0x1804F000 + 0xDF4u)---

    A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_UNALIGN[16] - (RO) decoding address error flag
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_UNALIGN_MASK 0x00010000u                // A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_UNALIGN[16]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ADDR_UNALIGN_SHFT 16u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_DOMAIN_MASK 0x0000F000u                // A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ID_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ID_MASK 0x00000FFCu                // A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_ID_SHFT 2u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_RD_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_RD_MASK 0x00000002u                // A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_RD[1]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_RD_SHFT 1u
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_WR_ADDR CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_WR_MASK 0x00000001u                // A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_WR[0]
#define CONN_BUS_CR_ADDR_A_D_N18_TO_H_A_N53_VIO_1_A_D_N18_TO_H_A_N53_AXI2AHB_S_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_H_D_N25_TO_H2S_N31_VIO_0 (0x1804F000 + 0xDF8u)---

    H_D_N25_TO_H2S_N31_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_0_H_D_N25_TO_H2S_N31_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_0_H_D_N25_TO_H2S_N31_VIO_ADDR_MASK 0xFFFFFFFFu                // H_D_N25_TO_H2S_N31_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_0_H_D_N25_TO_H2S_N31_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_H_D_N25_TO_H2S_N31_VIO_1 (0x1804F000 + 0xDFCu)---

    H_D_N25_TO_H2S_N31_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    H_D_N25_TO_H2S_N31_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    H_D_N25_TO_H2S_N31_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    H_D_N25_TO_H2S_N31_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    H_D_N25_TO_H2S_N31_ERR_SIZE[17..16] - (RO) Report error hsize when 1K boundary case happen
    H_D_N25_TO_H2S_N31_ERR_FLAG_DROP_BOUNDARY[18] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_D_N25_TO_H2S_N31_ERR_FLAG_1K_BOUNDARY[19] - (RO) 1: error of crossing 1K boundary case happen;
    H_D_N25_TO_H2S_N31_ERR_BURST[22..20] - (RO) Report error hburst when 1K boundary case happen
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_BURST_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_BURST_MASK 0x00700000u                // H_D_N25_TO_H2S_N31_ERR_BURST[22..20]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_BURST_SHFT 20u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_FLAG_1K_BOUNDARY_MASK 0x00080000u                // H_D_N25_TO_H2S_N31_ERR_FLAG_1K_BOUNDARY[19]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_FLAG_1K_BOUNDARY_SHFT 19u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_FLAG_DROP_BOUNDARY_MASK 0x00040000u                // H_D_N25_TO_H2S_N31_ERR_FLAG_DROP_BOUNDARY[18]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_FLAG_DROP_BOUNDARY_SHFT 18u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_SIZE_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_SIZE_MASK 0x00030000u                // H_D_N25_TO_H2S_N31_ERR_SIZE[17..16]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_ERR_SIZE_SHFT 16u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_DOMAIN_MASK 0x0000F000u                // H_D_N25_TO_H2S_N31_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_ID_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_ID_MASK 0x00000FFCu                // H_D_N25_TO_H2S_N31_VIO_ID[11..2]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_ID_SHFT 2u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_RD_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_RD_MASK 0x00000002u                // H_D_N25_TO_H2S_N31_VIO_RD[1]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_RD_SHFT 1u
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_WR_ADDR CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_WR_MASK 0x00000001u                // H_D_N25_TO_H2S_N31_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H_D_N25_TO_H2S_N31_VIO_1_H_D_N25_TO_H2S_N31_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_0 (0x1804F000 + 0xE00u)---

    P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ADDR[31..0] - (RO) It will indicate the error command's addr (error: no pready)

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_0_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_0_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ADDR_MASK 0xFFFFFFFFu                // P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_0_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1 (0x1804F000 + 0xE04u)---

    P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_WR[0] - (RO) It will indicate the error command is write (error: no pready)
    P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_TIMEOUT[1] - (RO) It will indicate the error command's timeout status (error: no pready)
    P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_RD[2] - (RO) It will indicate the error command is read (error: no pready)
    P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ID[12..3] - (RO) It will indicate the error command's ID (error: no pready)
    P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_DOMAIN[16..13] - (RO) It will indicate the error command's domain (error: no pready)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_DOMAIN_MASK 0x0001E000u                // P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ID_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ID_MASK 0x00001FF8u                // P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_ID_SHFT 3u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_RD_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_RD_MASK 0x00000004u                // P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_RD[2]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_RD_SHFT 2u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_TIMEOUT_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_TIMEOUT_MASK 0x00000002u                // P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_TIMEOUT[1]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_TIMEOUT_SHFT 1u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_WR_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_WR_MASK 0x00000001u                // P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_WR[0]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_1_P_A_N49_TO_OFF2ON_APB_GALS_TX_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_0 (0x1804F000 + 0xE08u)---

    P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_0_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_0_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_0_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1 (0x1804F000 + 0xE0Cu)---

    P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ID[12..3] - (RO) In protect state,  indicate the id of command
    P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN[16..13] - (RO) In protect state,  indicate the domain of command
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN_MASK 0x0001E000u                // P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ID_MASK 0x00001FF8u                // P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_ADDR_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N49_TO_OFF2ON_APB_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_0 (0x1804F000 + 0xE10u)---

    P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_0_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_0_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_0_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1 (0x1804F000 + 0xE14u)---

    P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ID[12..3] - (RO) In protect state,  indicate the id of command
    P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN[16..13] - (RO) In protect state,  indicate the domain of command
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN_MASK 0x0001E000u                // P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ID_MASK 0x00001FF8u                // P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_ADDR_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_1_P_A_N56_TO_OFF2ON_APB_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_H2S_N31_VIO_0 (0x1804F000 + 0xE18u)---

    H2S_N31_VIO_ADDR[31..0]      - (RO)  xxx 

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_0_H2S_N31_VIO_ADDR_ADDR   CONN_BUS_CR_ADDR_H2S_N31_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_0_H2S_N31_VIO_ADDR_MASK   0xFFFFFFFFu                // H2S_N31_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_0_H2S_N31_VIO_ADDR_SHFT   0u

/* =====================================================================================

  ---ADDR_H2S_N31_VIO_1 (0x1804F000 + 0xE1Cu)---

    H2S_N31_VIO_WR[0]            - (RO) Current address output when error flag is active
    H2S_N31_VIO_WAY_EN_SLAVE[3..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H2S_N31_VIO_RD[4]            - (RO) Current transaction is read or not when error flag is active
    H2S_N31_VIO_ID[14..5]        - (RO) Master ID output when error flag is active
    H2S_N31_VIO_DOMAIN[18..15]   - (RO) Master domain output when error flag is active
    H2S_N31_VIO_DECERR[19]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    H2S_N31_VIO_ADDR_UNALIGN[20] - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_ADDR_UNALIGN_MASK 0x00100000u                // H2S_N31_VIO_ADDR_UNALIGN[20]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_ADDR_UNALIGN_SHFT 20u
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_DECERR_ADDR CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_DECERR_MASK 0x00080000u                // H2S_N31_VIO_DECERR[19]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_DECERR_SHFT 19u
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_DOMAIN_MASK 0x00078000u                // H2S_N31_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_ID_ADDR     CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_ID_MASK     0x00007FE0u                // H2S_N31_VIO_ID[14..5]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_ID_SHFT     5u
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_RD_ADDR     CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_RD_MASK     0x00000010u                // H2S_N31_VIO_RD[4]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_RD_SHFT     4u
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_WAY_EN_SLAVE_MASK 0x0000000Eu                // H2S_N31_VIO_WAY_EN_SLAVE[3..1]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_WR_ADDR     CONN_BUS_CR_ADDR_H2S_N31_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_WR_MASK     0x00000001u                // H2S_N31_VIO_WR[0]
#define CONN_BUS_CR_ADDR_H2S_N31_VIO_1_H2S_N31_VIO_WR_SHFT     0u

/* =====================================================================================

  ---ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_0 (0x1804F000 + 0xE20u)---

    S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_0_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_0_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ADDR_MASK 0xFFFFFFFFu                // S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_0_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1 (0x1804F000 + 0xE24u)---

    S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_TIMEOUT[1] - (RO) 1 T pulse single in TX clock to indicate there is a timeout APB command
    S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_RD[2] - (RO) Current transaction is read or not when error flag is active
    S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ID[12..3] - (RO) Master ID output when error flag is active
    S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_DOMAIN[16..13] - (RO) Master domain output when error flag is active
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_DOMAIN_MASK 0x0001E000u                // S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ID_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ID_MASK 0x00001FF8u                // S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_ID_SHFT 3u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_RD_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_RD_MASK 0x00000004u                // S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_RD[2]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_RD_SHFT 2u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_TIMEOUT_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_TIMEOUT_MASK 0x00000002u                // S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_TIMEOUT[1]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_TIMEOUT_SHFT 1u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_WR_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_WR_MASK 0x00000001u                // S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_WR[0]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_ACLK_VIO_1_S2P_N34_TO_OFF_2_SF_ACLK_ASYNC_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_0 (0x1804F000 + 0xE28u)---

    S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_0_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ADDR_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_0_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_0_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ADDR_MASK 0xFFFFFFFFu                // S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ADDR[31..0]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_0_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1 (0x1804F000 + 0xE2Cu)---

    S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_TIMEOUT[1] - (RO) 1 T pulse single in TX clock to indicate there is a timeout APB command
    S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_RD[2] - (RO) Current transaction is read or not when error flag is active
    S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ID[12..3] - (RO) Master ID output when error flag is active
    S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_DOMAIN[16..13] - (RO) Master domain output when error flag is active
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_DOMAIN_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_DOMAIN_MASK 0x0001E000u                // S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ID_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ID_MASK 0x00001FF8u                // S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ID[12..3]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_ID_SHFT 3u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_RD_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_RD_MASK 0x00000004u                // S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_RD[2]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_RD_SHFT 2u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_TIMEOUT_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_TIMEOUT_MASK 0x00000002u                // S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_TIMEOUT[1]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_TIMEOUT_SHFT 1u
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_WR_ADDR CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_ADDR
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_WR_MASK 0x00000001u                // S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_WR[0]
#define CONN_BUS_CR_ADDR_S2P_N34_TO_OFF_2_SF_HCLK_VIO_1_S2P_N34_TO_OFF_2_SF_HCLK_ASYNC_VIO_WR_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_BUS_CR_REGS_H__
