// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_15_address0,
        C_15_ce0,
        C_15_we0,
        C_15_d0,
        C_14_address0,
        C_14_ce0,
        C_14_we0,
        C_14_d0,
        C_13_address0,
        C_13_ce0,
        C_13_we0,
        C_13_d0,
        C_12_address0,
        C_12_ce0,
        C_12_we0,
        C_12_d0,
        C_11_address0,
        C_11_ce0,
        C_11_we0,
        C_11_d0,
        C_10_address0,
        C_10_ce0,
        C_10_we0,
        C_10_d0,
        C_9_address0,
        C_9_ce0,
        C_9_we0,
        C_9_d0,
        C_8_address0,
        C_8_ce0,
        C_8_we0,
        C_8_d0,
        C_7_address0,
        C_7_ce0,
        C_7_we0,
        C_7_d0,
        C_6_address0,
        C_6_ce0,
        C_6_we0,
        C_6_d0,
        C_5_address0,
        C_5_ce0,
        C_5_we0,
        C_5_d0,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_0_address0,
        C_0_ce0,
        C_0_we0,
        C_0_d0,
        scale_reload,
        scale_16_reload,
        scale_32_reload,
        scale_48_reload,
        scale_1_reload,
        scale_17_reload,
        scale_33_reload,
        scale_49_reload,
        scale_2_reload,
        scale_18_reload,
        scale_34_reload,
        scale_50_reload,
        scale_3_reload,
        scale_19_reload,
        scale_35_reload,
        scale_51_reload,
        scale_4_reload,
        scale_20_reload,
        scale_36_reload,
        scale_52_reload,
        scale_5_reload,
        scale_21_reload,
        scale_37_reload,
        scale_53_reload,
        scale_6_reload,
        scale_22_reload,
        scale_38_reload,
        scale_54_reload,
        scale_7_reload,
        scale_23_reload,
        scale_39_reload,
        scale_55_reload,
        scale_8_reload,
        scale_24_reload,
        scale_40_reload,
        scale_56_reload,
        scale_9_reload,
        scale_25_reload,
        scale_41_reload,
        scale_57_reload,
        scale_10_reload,
        scale_26_reload,
        scale_42_reload,
        scale_58_reload,
        scale_11_reload,
        scale_27_reload,
        scale_43_reload,
        scale_59_reload,
        scale_12_reload,
        scale_28_reload,
        scale_44_reload,
        scale_60_reload,
        scale_13_reload,
        scale_29_reload,
        scale_45_reload,
        scale_61_reload,
        scale_14_reload,
        scale_30_reload,
        scale_46_reload,
        scale_62_reload,
        scale_15_reload,
        scale_31_reload,
        scale_47_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] C_15_address0;
output   C_15_ce0;
output   C_15_we0;
output  [23:0] C_15_d0;
output  [9:0] C_14_address0;
output   C_14_ce0;
output   C_14_we0;
output  [23:0] C_14_d0;
output  [9:0] C_13_address0;
output   C_13_ce0;
output   C_13_we0;
output  [23:0] C_13_d0;
output  [9:0] C_12_address0;
output   C_12_ce0;
output   C_12_we0;
output  [23:0] C_12_d0;
output  [9:0] C_11_address0;
output   C_11_ce0;
output   C_11_we0;
output  [23:0] C_11_d0;
output  [9:0] C_10_address0;
output   C_10_ce0;
output   C_10_we0;
output  [23:0] C_10_d0;
output  [9:0] C_9_address0;
output   C_9_ce0;
output   C_9_we0;
output  [23:0] C_9_d0;
output  [9:0] C_8_address0;
output   C_8_ce0;
output   C_8_we0;
output  [23:0] C_8_d0;
output  [9:0] C_7_address0;
output   C_7_ce0;
output   C_7_we0;
output  [23:0] C_7_d0;
output  [9:0] C_6_address0;
output   C_6_ce0;
output   C_6_we0;
output  [23:0] C_6_d0;
output  [9:0] C_5_address0;
output   C_5_ce0;
output   C_5_we0;
output  [23:0] C_5_d0;
output  [9:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [23:0] C_4_d0;
output  [9:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [23:0] C_3_d0;
output  [9:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [23:0] C_2_d0;
output  [9:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [9:0] C_0_address0;
output   C_0_ce0;
output   C_0_we0;
output  [23:0] C_0_d0;
input  [23:0] scale_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_63_reload;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0;
output  [9:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln102_fu_1186_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln108_16_fu_1264_p1;
reg   [63:0] zext_ln108_16_reg_5218;
reg   [63:0] zext_ln108_16_reg_5218_pp0_iter1_reg;
wire   [23:0] tmp_102_fu_1284_p11;
reg  signed [23:0] tmp_102_reg_5318;
wire   [23:0] tmp_110_fu_1308_p11;
reg  signed [23:0] tmp_110_reg_5323;
wire   [23:0] tmp_118_fu_1332_p11;
reg  signed [23:0] tmp_118_reg_5328;
wire   [23:0] tmp_126_fu_1356_p11;
reg  signed [23:0] tmp_126_reg_5333;
wire   [23:0] tmp_134_fu_1380_p11;
reg  signed [23:0] tmp_134_reg_5338;
wire   [23:0] tmp_142_fu_1404_p11;
reg  signed [23:0] tmp_142_reg_5343;
wire   [23:0] tmp_150_fu_1428_p11;
reg  signed [23:0] tmp_150_reg_5348;
wire   [23:0] tmp_158_fu_1452_p11;
reg  signed [23:0] tmp_158_reg_5353;
wire   [23:0] tmp_166_fu_1476_p11;
reg  signed [23:0] tmp_166_reg_5358;
wire   [23:0] tmp_169_fu_1500_p11;
reg  signed [23:0] tmp_169_reg_5363;
wire   [23:0] tmp_172_fu_1524_p11;
reg  signed [23:0] tmp_172_reg_5368;
wire   [23:0] tmp_175_fu_1548_p11;
reg  signed [23:0] tmp_175_reg_5373;
wire   [23:0] tmp_178_fu_1572_p11;
reg  signed [23:0] tmp_178_reg_5378;
wire   [23:0] tmp_181_fu_1596_p11;
reg  signed [23:0] tmp_181_reg_5383;
wire   [23:0] tmp_184_fu_1620_p11;
reg  signed [23:0] tmp_184_reg_5388;
wire   [23:0] tmp_187_fu_1644_p11;
reg  signed [23:0] tmp_187_reg_5393;
wire   [23:0] select_ln108_3_fu_1900_p3;
reg   [23:0] select_ln108_3_reg_5398;
wire   [23:0] select_ln108_7_fu_2119_p3;
reg   [23:0] select_ln108_7_reg_5403;
wire   [23:0] select_ln108_11_fu_2338_p3;
reg   [23:0] select_ln108_11_reg_5408;
wire   [23:0] select_ln108_15_fu_2557_p3;
reg   [23:0] select_ln108_15_reg_5413;
wire   [23:0] select_ln108_19_fu_2776_p3;
reg   [23:0] select_ln108_19_reg_5418;
wire   [23:0] select_ln108_23_fu_2995_p3;
reg   [23:0] select_ln108_23_reg_5423;
wire   [23:0] select_ln108_27_fu_3214_p3;
reg   [23:0] select_ln108_27_reg_5428;
wire   [23:0] select_ln108_31_fu_3433_p3;
reg   [23:0] select_ln108_31_reg_5433;
wire   [23:0] select_ln108_35_fu_3652_p3;
reg   [23:0] select_ln108_35_reg_5438;
wire   [23:0] select_ln108_39_fu_3871_p3;
reg   [23:0] select_ln108_39_reg_5443;
wire   [23:0] select_ln108_43_fu_4090_p3;
reg   [23:0] select_ln108_43_reg_5448;
wire   [23:0] select_ln108_47_fu_4309_p3;
reg   [23:0] select_ln108_47_reg_5453;
wire   [23:0] select_ln108_51_fu_4528_p3;
reg   [23:0] select_ln108_51_reg_5458;
wire   [23:0] select_ln108_55_fu_4747_p3;
reg   [23:0] select_ln108_55_reg_5463;
wire   [23:0] select_ln108_59_fu_4966_p3;
reg   [23:0] select_ln108_59_reg_5468;
wire   [23:0] select_ln108_63_fu_5185_p3;
reg   [23:0] select_ln108_63_reg_5473;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_292;
wire   [6:0] add_ln103_fu_1668_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_296;
wire   [8:0] select_ln102_fu_1234_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [10:0] indvar_flatten_fu_300;
wire   [10:0] add_ln102_1_fu_1192_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;
reg    C_0_we0_local;
reg    C_0_ce0_local;
reg    C_1_we0_local;
reg    C_1_ce0_local;
reg    C_2_we0_local;
reg    C_2_ce0_local;
reg    C_3_we0_local;
reg    C_3_ce0_local;
reg    C_4_we0_local;
reg    C_4_ce0_local;
reg    C_5_we0_local;
reg    C_5_ce0_local;
reg    C_6_we0_local;
reg    C_6_ce0_local;
reg    C_7_we0_local;
reg    C_7_ce0_local;
reg    C_8_we0_local;
reg    C_8_ce0_local;
reg    C_9_we0_local;
reg    C_9_ce0_local;
reg    C_10_we0_local;
reg    C_10_ce0_local;
reg    C_11_we0_local;
reg    C_11_ce0_local;
reg    C_12_we0_local;
reg    C_12_ce0_local;
reg    C_13_we0_local;
reg    C_13_ce0_local;
reg    C_14_we0_local;
reg    C_14_ce0_local;
reg    C_15_we0_local;
reg    C_15_ce0_local;
wire   [0:0] tmp_fu_1214_p3;
wire   [5:0] trunc_ln102_fu_1204_p1;
wire   [5:0] select_ln103_fu_1222_p3;
wire   [8:0] add_ln102_fu_1208_p2;
wire   [7:0] trunc_ln103_fu_1242_p1;
wire   [1:0] lshr_ln1_fu_1246_p4;
wire   [9:0] tmp_s_fu_1256_p3;
wire   [23:0] tmp_102_fu_1284_p9;
wire   [23:0] tmp_110_fu_1308_p9;
wire   [23:0] tmp_118_fu_1332_p9;
wire   [23:0] tmp_126_fu_1356_p9;
wire   [23:0] tmp_134_fu_1380_p9;
wire   [23:0] tmp_142_fu_1404_p9;
wire   [23:0] tmp_150_fu_1428_p9;
wire   [23:0] tmp_158_fu_1452_p9;
wire   [23:0] tmp_166_fu_1476_p9;
wire   [23:0] tmp_169_fu_1500_p9;
wire   [23:0] tmp_172_fu_1524_p9;
wire   [23:0] tmp_175_fu_1548_p9;
wire   [23:0] tmp_178_fu_1572_p9;
wire   [23:0] tmp_181_fu_1596_p9;
wire   [23:0] tmp_184_fu_1620_p9;
wire   [23:0] tmp_187_fu_1644_p9;
wire   [6:0] zext_ln102_fu_1230_p1;
wire   [47:0] mul_ln108_fu_1104_p2;
wire   [0:0] tmp_201_fu_1716_p3;
wire   [23:0] trunc_ln4_fu_1706_p4;
wire   [23:0] zext_ln108_fu_1732_p1;
wire   [23:0] add_ln108_fu_1736_p2;
wire   [0:0] tmp_203_fu_1742_p3;
wire   [0:0] tmp_202_fu_1724_p3;
wire   [0:0] xor_ln108_fu_1750_p2;
wire   [6:0] tmp_108_fu_1770_p3;
wire   [7:0] tmp_109_fu_1784_p3;
wire   [0:0] and_ln108_fu_1756_p2;
wire   [0:0] icmp_ln108_1_fu_1792_p2;
wire   [0:0] icmp_ln108_2_fu_1798_p2;
wire   [0:0] tmp_207_fu_1762_p3;
wire   [0:0] icmp_ln108_fu_1778_p2;
wire   [0:0] xor_ln108_1_fu_1812_p2;
wire   [0:0] and_ln108_1_fu_1818_p2;
wire   [0:0] select_ln108_fu_1804_p3;
wire   [0:0] xor_ln108_2_fu_1838_p2;
wire   [0:0] tmp_200_fu_1698_p3;
wire   [0:0] or_ln108_fu_1844_p2;
wire   [0:0] xor_ln108_3_fu_1850_p2;
wire   [0:0] select_ln108_1_fu_1824_p3;
wire   [0:0] and_ln108_2_fu_1832_p2;
wire   [0:0] and_ln108_4_fu_1862_p2;
wire   [0:0] or_ln108_32_fu_1868_p2;
wire   [0:0] xor_ln108_4_fu_1874_p2;
wire   [0:0] and_ln108_3_fu_1856_p2;
wire   [0:0] and_ln108_5_fu_1880_p2;
wire   [0:0] or_ln108_1_fu_1894_p2;
wire   [23:0] select_ln108_2_fu_1886_p3;
wire   [47:0] mul_ln108_1_fu_1108_p2;
wire   [0:0] tmp_209_fu_1935_p3;
wire   [23:0] trunc_ln108_1_fu_1925_p4;
wire   [23:0] zext_ln108_1_fu_1951_p1;
wire   [23:0] add_ln108_1_fu_1955_p2;
wire   [0:0] tmp_211_fu_1961_p3;
wire   [0:0] tmp_210_fu_1943_p3;
wire   [0:0] xor_ln108_5_fu_1969_p2;
wire   [6:0] tmp_116_fu_1989_p3;
wire   [7:0] tmp_117_fu_2003_p3;
wire   [0:0] and_ln108_6_fu_1975_p2;
wire   [0:0] icmp_ln108_4_fu_2011_p2;
wire   [0:0] icmp_ln108_5_fu_2017_p2;
wire   [0:0] tmp_215_fu_1981_p3;
wire   [0:0] icmp_ln108_3_fu_1997_p2;
wire   [0:0] xor_ln108_6_fu_2031_p2;
wire   [0:0] and_ln108_7_fu_2037_p2;
wire   [0:0] select_ln108_4_fu_2023_p3;
wire   [0:0] xor_ln108_7_fu_2057_p2;
wire   [0:0] tmp_208_fu_1917_p3;
wire   [0:0] or_ln108_2_fu_2063_p2;
wire   [0:0] xor_ln108_8_fu_2069_p2;
wire   [0:0] select_ln108_5_fu_2043_p3;
wire   [0:0] and_ln108_8_fu_2051_p2;
wire   [0:0] and_ln108_10_fu_2081_p2;
wire   [0:0] or_ln108_33_fu_2087_p2;
wire   [0:0] xor_ln108_9_fu_2093_p2;
wire   [0:0] and_ln108_9_fu_2075_p2;
wire   [0:0] and_ln108_11_fu_2099_p2;
wire   [0:0] or_ln108_3_fu_2113_p2;
wire   [23:0] select_ln108_6_fu_2105_p3;
wire   [47:0] mul_ln108_2_fu_1112_p2;
wire   [0:0] tmp_217_fu_2154_p3;
wire   [23:0] trunc_ln108_2_fu_2144_p4;
wire   [23:0] zext_ln108_2_fu_2170_p1;
wire   [23:0] add_ln108_2_fu_2174_p2;
wire   [0:0] tmp_219_fu_2180_p3;
wire   [0:0] tmp_218_fu_2162_p3;
wire   [0:0] xor_ln108_10_fu_2188_p2;
wire   [6:0] tmp_124_fu_2208_p3;
wire   [7:0] tmp_125_fu_2222_p3;
wire   [0:0] and_ln108_12_fu_2194_p2;
wire   [0:0] icmp_ln108_7_fu_2230_p2;
wire   [0:0] icmp_ln108_8_fu_2236_p2;
wire   [0:0] tmp_223_fu_2200_p3;
wire   [0:0] icmp_ln108_6_fu_2216_p2;
wire   [0:0] xor_ln108_11_fu_2250_p2;
wire   [0:0] and_ln108_13_fu_2256_p2;
wire   [0:0] select_ln108_8_fu_2242_p3;
wire   [0:0] xor_ln108_12_fu_2276_p2;
wire   [0:0] tmp_216_fu_2136_p3;
wire   [0:0] or_ln108_4_fu_2282_p2;
wire   [0:0] xor_ln108_13_fu_2288_p2;
wire   [0:0] select_ln108_9_fu_2262_p3;
wire   [0:0] and_ln108_14_fu_2270_p2;
wire   [0:0] and_ln108_16_fu_2300_p2;
wire   [0:0] or_ln108_34_fu_2306_p2;
wire   [0:0] xor_ln108_14_fu_2312_p2;
wire   [0:0] and_ln108_15_fu_2294_p2;
wire   [0:0] and_ln108_17_fu_2318_p2;
wire   [0:0] or_ln108_5_fu_2332_p2;
wire   [23:0] select_ln108_10_fu_2324_p3;
wire   [47:0] mul_ln108_3_fu_1116_p2;
wire   [0:0] tmp_225_fu_2373_p3;
wire   [23:0] trunc_ln108_3_fu_2363_p4;
wire   [23:0] zext_ln108_3_fu_2389_p1;
wire   [23:0] add_ln108_3_fu_2393_p2;
wire   [0:0] tmp_227_fu_2399_p3;
wire   [0:0] tmp_226_fu_2381_p3;
wire   [0:0] xor_ln108_15_fu_2407_p2;
wire   [6:0] tmp_132_fu_2427_p3;
wire   [7:0] tmp_133_fu_2441_p3;
wire   [0:0] and_ln108_18_fu_2413_p2;
wire   [0:0] icmp_ln108_10_fu_2449_p2;
wire   [0:0] icmp_ln108_11_fu_2455_p2;
wire   [0:0] tmp_230_fu_2419_p3;
wire   [0:0] icmp_ln108_9_fu_2435_p2;
wire   [0:0] xor_ln108_16_fu_2469_p2;
wire   [0:0] and_ln108_19_fu_2475_p2;
wire   [0:0] select_ln108_12_fu_2461_p3;
wire   [0:0] xor_ln108_17_fu_2495_p2;
wire   [0:0] tmp_224_fu_2355_p3;
wire   [0:0] or_ln108_6_fu_2501_p2;
wire   [0:0] xor_ln108_18_fu_2507_p2;
wire   [0:0] select_ln108_13_fu_2481_p3;
wire   [0:0] and_ln108_20_fu_2489_p2;
wire   [0:0] and_ln108_22_fu_2519_p2;
wire   [0:0] or_ln108_35_fu_2525_p2;
wire   [0:0] xor_ln108_19_fu_2531_p2;
wire   [0:0] and_ln108_21_fu_2513_p2;
wire   [0:0] and_ln108_23_fu_2537_p2;
wire   [0:0] or_ln108_7_fu_2551_p2;
wire   [23:0] select_ln108_14_fu_2543_p3;
wire   [47:0] mul_ln108_4_fu_1120_p2;
wire   [0:0] tmp_232_fu_2592_p3;
wire   [23:0] trunc_ln108_4_fu_2582_p4;
wire   [23:0] zext_ln108_4_fu_2608_p1;
wire   [23:0] add_ln108_4_fu_2612_p2;
wire   [0:0] tmp_234_fu_2618_p3;
wire   [0:0] tmp_233_fu_2600_p3;
wire   [0:0] xor_ln108_20_fu_2626_p2;
wire   [6:0] tmp_140_fu_2646_p3;
wire   [7:0] tmp_141_fu_2660_p3;
wire   [0:0] and_ln108_24_fu_2632_p2;
wire   [0:0] icmp_ln108_13_fu_2668_p2;
wire   [0:0] icmp_ln108_14_fu_2674_p2;
wire   [0:0] tmp_235_fu_2638_p3;
wire   [0:0] icmp_ln108_12_fu_2654_p2;
wire   [0:0] xor_ln108_21_fu_2688_p2;
wire   [0:0] and_ln108_25_fu_2694_p2;
wire   [0:0] select_ln108_16_fu_2680_p3;
wire   [0:0] xor_ln108_22_fu_2714_p2;
wire   [0:0] tmp_231_fu_2574_p3;
wire   [0:0] or_ln108_8_fu_2720_p2;
wire   [0:0] xor_ln108_23_fu_2726_p2;
wire   [0:0] select_ln108_17_fu_2700_p3;
wire   [0:0] and_ln108_26_fu_2708_p2;
wire   [0:0] and_ln108_28_fu_2738_p2;
wire   [0:0] or_ln108_36_fu_2744_p2;
wire   [0:0] xor_ln108_24_fu_2750_p2;
wire   [0:0] and_ln108_27_fu_2732_p2;
wire   [0:0] and_ln108_29_fu_2756_p2;
wire   [0:0] or_ln108_9_fu_2770_p2;
wire   [23:0] select_ln108_18_fu_2762_p3;
wire   [47:0] mul_ln108_5_fu_1124_p2;
wire   [0:0] tmp_237_fu_2811_p3;
wire   [23:0] trunc_ln108_5_fu_2801_p4;
wire   [23:0] zext_ln108_5_fu_2827_p1;
wire   [23:0] add_ln108_5_fu_2831_p2;
wire   [0:0] tmp_239_fu_2837_p3;
wire   [0:0] tmp_238_fu_2819_p3;
wire   [0:0] xor_ln108_25_fu_2845_p2;
wire   [6:0] tmp_148_fu_2865_p3;
wire   [7:0] tmp_149_fu_2879_p3;
wire   [0:0] and_ln108_30_fu_2851_p2;
wire   [0:0] icmp_ln108_16_fu_2887_p2;
wire   [0:0] icmp_ln108_17_fu_2893_p2;
wire   [0:0] tmp_240_fu_2857_p3;
wire   [0:0] icmp_ln108_15_fu_2873_p2;
wire   [0:0] xor_ln108_26_fu_2907_p2;
wire   [0:0] and_ln108_31_fu_2913_p2;
wire   [0:0] select_ln108_20_fu_2899_p3;
wire   [0:0] xor_ln108_27_fu_2933_p2;
wire   [0:0] tmp_236_fu_2793_p3;
wire   [0:0] or_ln108_10_fu_2939_p2;
wire   [0:0] xor_ln108_28_fu_2945_p2;
wire   [0:0] select_ln108_21_fu_2919_p3;
wire   [0:0] and_ln108_32_fu_2927_p2;
wire   [0:0] and_ln108_34_fu_2957_p2;
wire   [0:0] or_ln108_37_fu_2963_p2;
wire   [0:0] xor_ln108_29_fu_2969_p2;
wire   [0:0] and_ln108_33_fu_2951_p2;
wire   [0:0] and_ln108_35_fu_2975_p2;
wire   [0:0] or_ln108_11_fu_2989_p2;
wire   [23:0] select_ln108_22_fu_2981_p3;
wire   [47:0] mul_ln108_6_fu_1128_p2;
wire   [0:0] tmp_242_fu_3030_p3;
wire   [23:0] trunc_ln108_6_fu_3020_p4;
wire   [23:0] zext_ln108_6_fu_3046_p1;
wire   [23:0] add_ln108_6_fu_3050_p2;
wire   [0:0] tmp_244_fu_3056_p3;
wire   [0:0] tmp_243_fu_3038_p3;
wire   [0:0] xor_ln108_30_fu_3064_p2;
wire   [6:0] tmp_156_fu_3084_p3;
wire   [7:0] tmp_157_fu_3098_p3;
wire   [0:0] and_ln108_36_fu_3070_p2;
wire   [0:0] icmp_ln108_19_fu_3106_p2;
wire   [0:0] icmp_ln108_20_fu_3112_p2;
wire   [0:0] tmp_245_fu_3076_p3;
wire   [0:0] icmp_ln108_18_fu_3092_p2;
wire   [0:0] xor_ln108_31_fu_3126_p2;
wire   [0:0] and_ln108_37_fu_3132_p2;
wire   [0:0] select_ln108_24_fu_3118_p3;
wire   [0:0] xor_ln108_32_fu_3152_p2;
wire   [0:0] tmp_241_fu_3012_p3;
wire   [0:0] or_ln108_12_fu_3158_p2;
wire   [0:0] xor_ln108_33_fu_3164_p2;
wire   [0:0] select_ln108_25_fu_3138_p3;
wire   [0:0] and_ln108_38_fu_3146_p2;
wire   [0:0] and_ln108_40_fu_3176_p2;
wire   [0:0] or_ln108_38_fu_3182_p2;
wire   [0:0] xor_ln108_34_fu_3188_p2;
wire   [0:0] and_ln108_39_fu_3170_p2;
wire   [0:0] and_ln108_41_fu_3194_p2;
wire   [0:0] or_ln108_13_fu_3208_p2;
wire   [23:0] select_ln108_26_fu_3200_p3;
wire   [47:0] mul_ln108_7_fu_1132_p2;
wire   [0:0] tmp_247_fu_3249_p3;
wire   [23:0] trunc_ln108_7_fu_3239_p4;
wire   [23:0] zext_ln108_7_fu_3265_p1;
wire   [23:0] add_ln108_7_fu_3269_p2;
wire   [0:0] tmp_249_fu_3275_p3;
wire   [0:0] tmp_248_fu_3257_p3;
wire   [0:0] xor_ln108_35_fu_3283_p2;
wire   [6:0] tmp_164_fu_3303_p3;
wire   [7:0] tmp_165_fu_3317_p3;
wire   [0:0] and_ln108_42_fu_3289_p2;
wire   [0:0] icmp_ln108_22_fu_3325_p2;
wire   [0:0] icmp_ln108_23_fu_3331_p2;
wire   [0:0] tmp_250_fu_3295_p3;
wire   [0:0] icmp_ln108_21_fu_3311_p2;
wire   [0:0] xor_ln108_36_fu_3345_p2;
wire   [0:0] and_ln108_43_fu_3351_p2;
wire   [0:0] select_ln108_28_fu_3337_p3;
wire   [0:0] xor_ln108_37_fu_3371_p2;
wire   [0:0] tmp_246_fu_3231_p3;
wire   [0:0] or_ln108_14_fu_3377_p2;
wire   [0:0] xor_ln108_38_fu_3383_p2;
wire   [0:0] select_ln108_29_fu_3357_p3;
wire   [0:0] and_ln108_44_fu_3365_p2;
wire   [0:0] and_ln108_46_fu_3395_p2;
wire   [0:0] or_ln108_39_fu_3401_p2;
wire   [0:0] xor_ln108_39_fu_3407_p2;
wire   [0:0] and_ln108_45_fu_3389_p2;
wire   [0:0] and_ln108_47_fu_3413_p2;
wire   [0:0] or_ln108_15_fu_3427_p2;
wire   [23:0] select_ln108_30_fu_3419_p3;
wire   [47:0] mul_ln108_8_fu_1136_p2;
wire   [0:0] tmp_252_fu_3468_p3;
wire   [23:0] trunc_ln108_8_fu_3458_p4;
wire   [23:0] zext_ln108_8_fu_3484_p1;
wire   [23:0] add_ln108_8_fu_3488_p2;
wire   [0:0] tmp_254_fu_3494_p3;
wire   [0:0] tmp_253_fu_3476_p3;
wire   [0:0] xor_ln108_40_fu_3502_p2;
wire   [6:0] tmp_167_fu_3522_p3;
wire   [7:0] tmp_168_fu_3536_p3;
wire   [0:0] and_ln108_48_fu_3508_p2;
wire   [0:0] icmp_ln108_25_fu_3544_p2;
wire   [0:0] icmp_ln108_26_fu_3550_p2;
wire   [0:0] tmp_255_fu_3514_p3;
wire   [0:0] icmp_ln108_24_fu_3530_p2;
wire   [0:0] xor_ln108_41_fu_3564_p2;
wire   [0:0] and_ln108_49_fu_3570_p2;
wire   [0:0] select_ln108_32_fu_3556_p3;
wire   [0:0] xor_ln108_42_fu_3590_p2;
wire   [0:0] tmp_251_fu_3450_p3;
wire   [0:0] or_ln108_16_fu_3596_p2;
wire   [0:0] xor_ln108_43_fu_3602_p2;
wire   [0:0] select_ln108_33_fu_3576_p3;
wire   [0:0] and_ln108_50_fu_3584_p2;
wire   [0:0] and_ln108_52_fu_3614_p2;
wire   [0:0] or_ln108_40_fu_3620_p2;
wire   [0:0] xor_ln108_44_fu_3626_p2;
wire   [0:0] and_ln108_51_fu_3608_p2;
wire   [0:0] and_ln108_53_fu_3632_p2;
wire   [0:0] or_ln108_17_fu_3646_p2;
wire   [23:0] select_ln108_34_fu_3638_p3;
wire   [47:0] mul_ln108_9_fu_1140_p2;
wire   [0:0] tmp_257_fu_3687_p3;
wire   [23:0] trunc_ln108_9_fu_3677_p4;
wire   [23:0] zext_ln108_9_fu_3703_p1;
wire   [23:0] add_ln108_9_fu_3707_p2;
wire   [0:0] tmp_259_fu_3713_p3;
wire   [0:0] tmp_258_fu_3695_p3;
wire   [0:0] xor_ln108_45_fu_3721_p2;
wire   [6:0] tmp_170_fu_3741_p3;
wire   [7:0] tmp_171_fu_3755_p3;
wire   [0:0] and_ln108_54_fu_3727_p2;
wire   [0:0] icmp_ln108_28_fu_3763_p2;
wire   [0:0] icmp_ln108_29_fu_3769_p2;
wire   [0:0] tmp_260_fu_3733_p3;
wire   [0:0] icmp_ln108_27_fu_3749_p2;
wire   [0:0] xor_ln108_46_fu_3783_p2;
wire   [0:0] and_ln108_55_fu_3789_p2;
wire   [0:0] select_ln108_36_fu_3775_p3;
wire   [0:0] xor_ln108_47_fu_3809_p2;
wire   [0:0] tmp_256_fu_3669_p3;
wire   [0:0] or_ln108_18_fu_3815_p2;
wire   [0:0] xor_ln108_48_fu_3821_p2;
wire   [0:0] select_ln108_37_fu_3795_p3;
wire   [0:0] and_ln108_56_fu_3803_p2;
wire   [0:0] and_ln108_58_fu_3833_p2;
wire   [0:0] or_ln108_41_fu_3839_p2;
wire   [0:0] xor_ln108_49_fu_3845_p2;
wire   [0:0] and_ln108_57_fu_3827_p2;
wire   [0:0] and_ln108_59_fu_3851_p2;
wire   [0:0] or_ln108_19_fu_3865_p2;
wire   [23:0] select_ln108_38_fu_3857_p3;
wire   [47:0] mul_ln108_10_fu_1144_p2;
wire   [0:0] tmp_262_fu_3906_p3;
wire   [23:0] trunc_ln108_s_fu_3896_p4;
wire   [23:0] zext_ln108_10_fu_3922_p1;
wire   [23:0] add_ln108_10_fu_3926_p2;
wire   [0:0] tmp_264_fu_3932_p3;
wire   [0:0] tmp_263_fu_3914_p3;
wire   [0:0] xor_ln108_50_fu_3940_p2;
wire   [6:0] tmp_173_fu_3960_p3;
wire   [7:0] tmp_174_fu_3974_p3;
wire   [0:0] and_ln108_60_fu_3946_p2;
wire   [0:0] icmp_ln108_31_fu_3982_p2;
wire   [0:0] icmp_ln108_32_fu_3988_p2;
wire   [0:0] tmp_265_fu_3952_p3;
wire   [0:0] icmp_ln108_30_fu_3968_p2;
wire   [0:0] xor_ln108_51_fu_4002_p2;
wire   [0:0] and_ln108_61_fu_4008_p2;
wire   [0:0] select_ln108_40_fu_3994_p3;
wire   [0:0] xor_ln108_52_fu_4028_p2;
wire   [0:0] tmp_261_fu_3888_p3;
wire   [0:0] or_ln108_20_fu_4034_p2;
wire   [0:0] xor_ln108_53_fu_4040_p2;
wire   [0:0] select_ln108_41_fu_4014_p3;
wire   [0:0] and_ln108_62_fu_4022_p2;
wire   [0:0] and_ln108_64_fu_4052_p2;
wire   [0:0] or_ln108_42_fu_4058_p2;
wire   [0:0] xor_ln108_54_fu_4064_p2;
wire   [0:0] and_ln108_63_fu_4046_p2;
wire   [0:0] and_ln108_65_fu_4070_p2;
wire   [0:0] or_ln108_21_fu_4084_p2;
wire   [23:0] select_ln108_42_fu_4076_p3;
wire   [47:0] mul_ln108_11_fu_1148_p2;
wire   [0:0] tmp_267_fu_4125_p3;
wire   [23:0] trunc_ln108_10_fu_4115_p4;
wire   [23:0] zext_ln108_11_fu_4141_p1;
wire   [23:0] add_ln108_11_fu_4145_p2;
wire   [0:0] tmp_269_fu_4151_p3;
wire   [0:0] tmp_268_fu_4133_p3;
wire   [0:0] xor_ln108_55_fu_4159_p2;
wire   [6:0] tmp_176_fu_4179_p3;
wire   [7:0] tmp_177_fu_4193_p3;
wire   [0:0] and_ln108_66_fu_4165_p2;
wire   [0:0] icmp_ln108_34_fu_4201_p2;
wire   [0:0] icmp_ln108_35_fu_4207_p2;
wire   [0:0] tmp_270_fu_4171_p3;
wire   [0:0] icmp_ln108_33_fu_4187_p2;
wire   [0:0] xor_ln108_56_fu_4221_p2;
wire   [0:0] and_ln108_67_fu_4227_p2;
wire   [0:0] select_ln108_44_fu_4213_p3;
wire   [0:0] xor_ln108_57_fu_4247_p2;
wire   [0:0] tmp_266_fu_4107_p3;
wire   [0:0] or_ln108_22_fu_4253_p2;
wire   [0:0] xor_ln108_58_fu_4259_p2;
wire   [0:0] select_ln108_45_fu_4233_p3;
wire   [0:0] and_ln108_68_fu_4241_p2;
wire   [0:0] and_ln108_70_fu_4271_p2;
wire   [0:0] or_ln108_43_fu_4277_p2;
wire   [0:0] xor_ln108_59_fu_4283_p2;
wire   [0:0] and_ln108_69_fu_4265_p2;
wire   [0:0] and_ln108_71_fu_4289_p2;
wire   [0:0] or_ln108_23_fu_4303_p2;
wire   [23:0] select_ln108_46_fu_4295_p3;
wire   [47:0] mul_ln108_12_fu_1152_p2;
wire   [0:0] tmp_272_fu_4344_p3;
wire   [23:0] trunc_ln108_11_fu_4334_p4;
wire   [23:0] zext_ln108_12_fu_4360_p1;
wire   [23:0] add_ln108_12_fu_4364_p2;
wire   [0:0] tmp_274_fu_4370_p3;
wire   [0:0] tmp_273_fu_4352_p3;
wire   [0:0] xor_ln108_60_fu_4378_p2;
wire   [6:0] tmp_179_fu_4398_p3;
wire   [7:0] tmp_180_fu_4412_p3;
wire   [0:0] and_ln108_72_fu_4384_p2;
wire   [0:0] icmp_ln108_37_fu_4420_p2;
wire   [0:0] icmp_ln108_38_fu_4426_p2;
wire   [0:0] tmp_275_fu_4390_p3;
wire   [0:0] icmp_ln108_36_fu_4406_p2;
wire   [0:0] xor_ln108_61_fu_4440_p2;
wire   [0:0] and_ln108_73_fu_4446_p2;
wire   [0:0] select_ln108_48_fu_4432_p3;
wire   [0:0] xor_ln108_62_fu_4466_p2;
wire   [0:0] tmp_271_fu_4326_p3;
wire   [0:0] or_ln108_24_fu_4472_p2;
wire   [0:0] xor_ln108_63_fu_4478_p2;
wire   [0:0] select_ln108_49_fu_4452_p3;
wire   [0:0] and_ln108_74_fu_4460_p2;
wire   [0:0] and_ln108_76_fu_4490_p2;
wire   [0:0] or_ln108_44_fu_4496_p2;
wire   [0:0] xor_ln108_64_fu_4502_p2;
wire   [0:0] and_ln108_75_fu_4484_p2;
wire   [0:0] and_ln108_77_fu_4508_p2;
wire   [0:0] or_ln108_25_fu_4522_p2;
wire   [23:0] select_ln108_50_fu_4514_p3;
wire   [47:0] mul_ln108_13_fu_1156_p2;
wire   [0:0] tmp_277_fu_4563_p3;
wire   [23:0] trunc_ln108_12_fu_4553_p4;
wire   [23:0] zext_ln108_13_fu_4579_p1;
wire   [23:0] add_ln108_13_fu_4583_p2;
wire   [0:0] tmp_279_fu_4589_p3;
wire   [0:0] tmp_278_fu_4571_p3;
wire   [0:0] xor_ln108_65_fu_4597_p2;
wire   [6:0] tmp_182_fu_4617_p3;
wire   [7:0] tmp_183_fu_4631_p3;
wire   [0:0] and_ln108_78_fu_4603_p2;
wire   [0:0] icmp_ln108_40_fu_4639_p2;
wire   [0:0] icmp_ln108_41_fu_4645_p2;
wire   [0:0] tmp_280_fu_4609_p3;
wire   [0:0] icmp_ln108_39_fu_4625_p2;
wire   [0:0] xor_ln108_66_fu_4659_p2;
wire   [0:0] and_ln108_79_fu_4665_p2;
wire   [0:0] select_ln108_52_fu_4651_p3;
wire   [0:0] xor_ln108_67_fu_4685_p2;
wire   [0:0] tmp_276_fu_4545_p3;
wire   [0:0] or_ln108_26_fu_4691_p2;
wire   [0:0] xor_ln108_68_fu_4697_p2;
wire   [0:0] select_ln108_53_fu_4671_p3;
wire   [0:0] and_ln108_80_fu_4679_p2;
wire   [0:0] and_ln108_82_fu_4709_p2;
wire   [0:0] or_ln108_45_fu_4715_p2;
wire   [0:0] xor_ln108_69_fu_4721_p2;
wire   [0:0] and_ln108_81_fu_4703_p2;
wire   [0:0] and_ln108_83_fu_4727_p2;
wire   [0:0] or_ln108_27_fu_4741_p2;
wire   [23:0] select_ln108_54_fu_4733_p3;
wire   [47:0] mul_ln108_14_fu_1160_p2;
wire   [0:0] tmp_282_fu_4782_p3;
wire   [23:0] trunc_ln108_13_fu_4772_p4;
wire   [23:0] zext_ln108_14_fu_4798_p1;
wire   [23:0] add_ln108_14_fu_4802_p2;
wire   [0:0] tmp_284_fu_4808_p3;
wire   [0:0] tmp_283_fu_4790_p3;
wire   [0:0] xor_ln108_70_fu_4816_p2;
wire   [6:0] tmp_185_fu_4836_p3;
wire   [7:0] tmp_186_fu_4850_p3;
wire   [0:0] and_ln108_84_fu_4822_p2;
wire   [0:0] icmp_ln108_43_fu_4858_p2;
wire   [0:0] icmp_ln108_44_fu_4864_p2;
wire   [0:0] tmp_285_fu_4828_p3;
wire   [0:0] icmp_ln108_42_fu_4844_p2;
wire   [0:0] xor_ln108_71_fu_4878_p2;
wire   [0:0] and_ln108_85_fu_4884_p2;
wire   [0:0] select_ln108_56_fu_4870_p3;
wire   [0:0] xor_ln108_72_fu_4904_p2;
wire   [0:0] tmp_281_fu_4764_p3;
wire   [0:0] or_ln108_28_fu_4910_p2;
wire   [0:0] xor_ln108_73_fu_4916_p2;
wire   [0:0] select_ln108_57_fu_4890_p3;
wire   [0:0] and_ln108_86_fu_4898_p2;
wire   [0:0] and_ln108_88_fu_4928_p2;
wire   [0:0] or_ln108_46_fu_4934_p2;
wire   [0:0] xor_ln108_74_fu_4940_p2;
wire   [0:0] and_ln108_87_fu_4922_p2;
wire   [0:0] and_ln108_89_fu_4946_p2;
wire   [0:0] or_ln108_29_fu_4960_p2;
wire   [23:0] select_ln108_58_fu_4952_p3;
wire   [47:0] mul_ln108_15_fu_1164_p2;
wire   [0:0] tmp_287_fu_5001_p3;
wire   [23:0] trunc_ln108_14_fu_4991_p4;
wire   [23:0] zext_ln108_15_fu_5017_p1;
wire   [23:0] add_ln108_15_fu_5021_p2;
wire   [0:0] tmp_289_fu_5027_p3;
wire   [0:0] tmp_288_fu_5009_p3;
wire   [0:0] xor_ln108_75_fu_5035_p2;
wire   [6:0] tmp_188_fu_5055_p3;
wire   [7:0] tmp_189_fu_5069_p3;
wire   [0:0] and_ln108_90_fu_5041_p2;
wire   [0:0] icmp_ln108_46_fu_5077_p2;
wire   [0:0] icmp_ln108_47_fu_5083_p2;
wire   [0:0] tmp_290_fu_5047_p3;
wire   [0:0] icmp_ln108_45_fu_5063_p2;
wire   [0:0] xor_ln108_76_fu_5097_p2;
wire   [0:0] and_ln108_91_fu_5103_p2;
wire   [0:0] select_ln108_60_fu_5089_p3;
wire   [0:0] xor_ln108_77_fu_5123_p2;
wire   [0:0] tmp_286_fu_4983_p3;
wire   [0:0] or_ln108_30_fu_5129_p2;
wire   [0:0] xor_ln108_78_fu_5135_p2;
wire   [0:0] select_ln108_61_fu_5109_p3;
wire   [0:0] and_ln108_92_fu_5117_p2;
wire   [0:0] and_ln108_94_fu_5147_p2;
wire   [0:0] or_ln108_47_fu_5153_p2;
wire   [0:0] xor_ln108_79_fu_5159_p2;
wire   [0:0] and_ln108_93_fu_5141_p2;
wire   [0:0] and_ln108_95_fu_5165_p2;
wire   [0:0] or_ln108_31_fu_5179_p2;
wire   [23:0] select_ln108_62_fu_5171_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_102_fu_1284_p1;
wire   [5:0] tmp_102_fu_1284_p3;
wire  signed [5:0] tmp_102_fu_1284_p5;
wire  signed [5:0] tmp_102_fu_1284_p7;
wire   [5:0] tmp_110_fu_1308_p1;
wire   [5:0] tmp_110_fu_1308_p3;
wire  signed [5:0] tmp_110_fu_1308_p5;
wire  signed [5:0] tmp_110_fu_1308_p7;
wire   [5:0] tmp_118_fu_1332_p1;
wire   [5:0] tmp_118_fu_1332_p3;
wire  signed [5:0] tmp_118_fu_1332_p5;
wire  signed [5:0] tmp_118_fu_1332_p7;
wire   [5:0] tmp_126_fu_1356_p1;
wire   [5:0] tmp_126_fu_1356_p3;
wire  signed [5:0] tmp_126_fu_1356_p5;
wire  signed [5:0] tmp_126_fu_1356_p7;
wire   [5:0] tmp_134_fu_1380_p1;
wire   [5:0] tmp_134_fu_1380_p3;
wire  signed [5:0] tmp_134_fu_1380_p5;
wire  signed [5:0] tmp_134_fu_1380_p7;
wire   [5:0] tmp_142_fu_1404_p1;
wire   [5:0] tmp_142_fu_1404_p3;
wire  signed [5:0] tmp_142_fu_1404_p5;
wire  signed [5:0] tmp_142_fu_1404_p7;
wire   [5:0] tmp_150_fu_1428_p1;
wire   [5:0] tmp_150_fu_1428_p3;
wire  signed [5:0] tmp_150_fu_1428_p5;
wire  signed [5:0] tmp_150_fu_1428_p7;
wire   [5:0] tmp_158_fu_1452_p1;
wire   [5:0] tmp_158_fu_1452_p3;
wire  signed [5:0] tmp_158_fu_1452_p5;
wire  signed [5:0] tmp_158_fu_1452_p7;
wire   [5:0] tmp_166_fu_1476_p1;
wire   [5:0] tmp_166_fu_1476_p3;
wire  signed [5:0] tmp_166_fu_1476_p5;
wire  signed [5:0] tmp_166_fu_1476_p7;
wire   [5:0] tmp_169_fu_1500_p1;
wire   [5:0] tmp_169_fu_1500_p3;
wire  signed [5:0] tmp_169_fu_1500_p5;
wire  signed [5:0] tmp_169_fu_1500_p7;
wire   [5:0] tmp_172_fu_1524_p1;
wire   [5:0] tmp_172_fu_1524_p3;
wire  signed [5:0] tmp_172_fu_1524_p5;
wire  signed [5:0] tmp_172_fu_1524_p7;
wire   [5:0] tmp_175_fu_1548_p1;
wire   [5:0] tmp_175_fu_1548_p3;
wire  signed [5:0] tmp_175_fu_1548_p5;
wire  signed [5:0] tmp_175_fu_1548_p7;
wire   [5:0] tmp_178_fu_1572_p1;
wire   [5:0] tmp_178_fu_1572_p3;
wire  signed [5:0] tmp_178_fu_1572_p5;
wire  signed [5:0] tmp_178_fu_1572_p7;
wire   [5:0] tmp_181_fu_1596_p1;
wire   [5:0] tmp_181_fu_1596_p3;
wire  signed [5:0] tmp_181_fu_1596_p5;
wire  signed [5:0] tmp_181_fu_1596_p7;
wire   [5:0] tmp_184_fu_1620_p1;
wire   [5:0] tmp_184_fu_1620_p3;
wire  signed [5:0] tmp_184_fu_1620_p5;
wire  signed [5:0] tmp_184_fu_1620_p7;
wire   [5:0] tmp_187_fu_1644_p1;
wire   [5:0] tmp_187_fu_1644_p3;
wire  signed [5:0] tmp_187_fu_1644_p5;
wire  signed [5:0] tmp_187_fu_1644_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_292 = 7'd0;
#0 i_fu_296 = 9'd0;
#0 indvar_flatten_fu_300 = 11'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U440(
    .din0(tmp_102_reg_5318),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0),
    .dout(mul_ln108_fu_1104_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U441(
    .din0(tmp_110_reg_5323),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0),
    .dout(mul_ln108_1_fu_1108_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U442(
    .din0(tmp_118_reg_5328),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),
    .dout(mul_ln108_2_fu_1112_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U443(
    .din0(tmp_126_reg_5333),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),
    .dout(mul_ln108_3_fu_1116_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U444(
    .din0(tmp_134_reg_5338),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0),
    .dout(mul_ln108_4_fu_1120_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U445(
    .din0(tmp_142_reg_5343),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0),
    .dout(mul_ln108_5_fu_1124_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U446(
    .din0(tmp_150_reg_5348),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),
    .dout(mul_ln108_6_fu_1128_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U447(
    .din0(tmp_158_reg_5353),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0),
    .dout(mul_ln108_7_fu_1132_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U448(
    .din0(tmp_166_reg_5358),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .dout(mul_ln108_8_fu_1136_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U449(
    .din0(tmp_169_reg_5363),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0),
    .dout(mul_ln108_9_fu_1140_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U450(
    .din0(tmp_172_reg_5368),
    .din1(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0),
    .dout(mul_ln108_10_fu_1144_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U451(
    .din0(tmp_175_reg_5373),
    .din1(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0),
    .dout(mul_ln108_11_fu_1148_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U452(
    .din0(tmp_178_reg_5378),
    .din1(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0),
    .dout(mul_ln108_12_fu_1152_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U453(
    .din0(tmp_181_reg_5383),
    .din1(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0),
    .dout(mul_ln108_13_fu_1156_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U454(
    .din0(tmp_184_reg_5388),
    .din1(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0),
    .dout(mul_ln108_14_fu_1160_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U455(
    .din0(tmp_187_reg_5393),
    .din1(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0),
    .dout(mul_ln108_15_fu_1164_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U456(
    .din0(scale_reload),
    .din1(scale_16_reload),
    .din2(scale_32_reload),
    .din3(scale_48_reload),
    .def(tmp_102_fu_1284_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_102_fu_1284_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U457(
    .din0(scale_1_reload),
    .din1(scale_17_reload),
    .din2(scale_33_reload),
    .din3(scale_49_reload),
    .def(tmp_110_fu_1308_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_110_fu_1308_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U458(
    .din0(scale_2_reload),
    .din1(scale_18_reload),
    .din2(scale_34_reload),
    .din3(scale_50_reload),
    .def(tmp_118_fu_1332_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_118_fu_1332_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U459(
    .din0(scale_3_reload),
    .din1(scale_19_reload),
    .din2(scale_35_reload),
    .din3(scale_51_reload),
    .def(tmp_126_fu_1356_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_126_fu_1356_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U460(
    .din0(scale_4_reload),
    .din1(scale_20_reload),
    .din2(scale_36_reload),
    .din3(scale_52_reload),
    .def(tmp_134_fu_1380_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_134_fu_1380_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U461(
    .din0(scale_5_reload),
    .din1(scale_21_reload),
    .din2(scale_37_reload),
    .din3(scale_53_reload),
    .def(tmp_142_fu_1404_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_142_fu_1404_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U462(
    .din0(scale_6_reload),
    .din1(scale_22_reload),
    .din2(scale_38_reload),
    .din3(scale_54_reload),
    .def(tmp_150_fu_1428_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_150_fu_1428_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U463(
    .din0(scale_7_reload),
    .din1(scale_23_reload),
    .din2(scale_39_reload),
    .din3(scale_55_reload),
    .def(tmp_158_fu_1452_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_158_fu_1452_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U464(
    .din0(scale_8_reload),
    .din1(scale_24_reload),
    .din2(scale_40_reload),
    .din3(scale_56_reload),
    .def(tmp_166_fu_1476_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_166_fu_1476_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U465(
    .din0(scale_9_reload),
    .din1(scale_25_reload),
    .din2(scale_41_reload),
    .din3(scale_57_reload),
    .def(tmp_169_fu_1500_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_169_fu_1500_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U466(
    .din0(scale_10_reload),
    .din1(scale_26_reload),
    .din2(scale_42_reload),
    .din3(scale_58_reload),
    .def(tmp_172_fu_1524_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_172_fu_1524_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U467(
    .din0(scale_11_reload),
    .din1(scale_27_reload),
    .din2(scale_43_reload),
    .din3(scale_59_reload),
    .def(tmp_175_fu_1548_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_175_fu_1548_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U468(
    .din0(scale_12_reload),
    .din1(scale_28_reload),
    .din2(scale_44_reload),
    .din3(scale_60_reload),
    .def(tmp_178_fu_1572_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_178_fu_1572_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U469(
    .din0(scale_13_reload),
    .din1(scale_29_reload),
    .din2(scale_45_reload),
    .din3(scale_61_reload),
    .def(tmp_181_fu_1596_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_181_fu_1596_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U470(
    .din0(scale_14_reload),
    .din1(scale_30_reload),
    .din2(scale_46_reload),
    .din3(scale_62_reload),
    .def(tmp_184_fu_1620_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_184_fu_1620_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U471(
    .din0(scale_15_reload),
    .din1(scale_31_reload),
    .din2(scale_47_reload),
    .din3(scale_63_reload),
    .def(tmp_187_fu_1644_p9),
    .sel(select_ln103_fu_1222_p3),
    .dout(tmp_187_fu_1644_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln102_fu_1186_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_296 <= select_ln102_fu_1234_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_296 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln102_fu_1186_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_300 <= add_ln102_1_fu_1192_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_300 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln102_fu_1186_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_292 <= add_ln103_fu_1668_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_292 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        select_ln108_11_reg_5408 <= select_ln108_11_fu_2338_p3;
        select_ln108_15_reg_5413 <= select_ln108_15_fu_2557_p3;
        select_ln108_19_reg_5418 <= select_ln108_19_fu_2776_p3;
        select_ln108_23_reg_5423 <= select_ln108_23_fu_2995_p3;
        select_ln108_27_reg_5428 <= select_ln108_27_fu_3214_p3;
        select_ln108_31_reg_5433 <= select_ln108_31_fu_3433_p3;
        select_ln108_35_reg_5438 <= select_ln108_35_fu_3652_p3;
        select_ln108_39_reg_5443 <= select_ln108_39_fu_3871_p3;
        select_ln108_3_reg_5398 <= select_ln108_3_fu_1900_p3;
        select_ln108_43_reg_5448 <= select_ln108_43_fu_4090_p3;
        select_ln108_47_reg_5453 <= select_ln108_47_fu_4309_p3;
        select_ln108_51_reg_5458 <= select_ln108_51_fu_4528_p3;
        select_ln108_55_reg_5463 <= select_ln108_55_fu_4747_p3;
        select_ln108_59_reg_5468 <= select_ln108_59_fu_4966_p3;
        select_ln108_63_reg_5473 <= select_ln108_63_fu_5185_p3;
        select_ln108_7_reg_5403 <= select_ln108_7_fu_2119_p3;
        tmp_102_reg_5318 <= tmp_102_fu_1284_p11;
        tmp_110_reg_5323 <= tmp_110_fu_1308_p11;
        tmp_118_reg_5328 <= tmp_118_fu_1332_p11;
        tmp_126_reg_5333 <= tmp_126_fu_1356_p11;
        tmp_134_reg_5338 <= tmp_134_fu_1380_p11;
        tmp_142_reg_5343 <= tmp_142_fu_1404_p11;
        tmp_150_reg_5348 <= tmp_150_fu_1428_p11;
        tmp_158_reg_5353 <= tmp_158_fu_1452_p11;
        tmp_166_reg_5358 <= tmp_166_fu_1476_p11;
        tmp_169_reg_5363 <= tmp_169_fu_1500_p11;
        tmp_172_reg_5368 <= tmp_172_fu_1524_p11;
        tmp_175_reg_5373 <= tmp_175_fu_1548_p11;
        tmp_178_reg_5378 <= tmp_178_fu_1572_p11;
        tmp_181_reg_5383 <= tmp_181_fu_1596_p11;
        tmp_184_reg_5388 <= tmp_184_fu_1620_p11;
        tmp_187_reg_5393 <= tmp_187_fu_1644_p11;
        zext_ln108_16_reg_5218[9 : 0] <= zext_ln108_16_fu_1264_p1[9 : 0];
        zext_ln108_16_reg_5218_pp0_iter1_reg[9 : 0] <= zext_ln108_16_reg_5218[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_0_ce0_local = 1'b1;
    end else begin
        C_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_0_we0_local = 1'b1;
    end else begin
        C_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_10_ce0_local = 1'b1;
    end else begin
        C_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_10_we0_local = 1'b1;
    end else begin
        C_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_11_ce0_local = 1'b1;
    end else begin
        C_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_11_we0_local = 1'b1;
    end else begin
        C_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_12_ce0_local = 1'b1;
    end else begin
        C_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_12_we0_local = 1'b1;
    end else begin
        C_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_13_ce0_local = 1'b1;
    end else begin
        C_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_13_we0_local = 1'b1;
    end else begin
        C_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_14_ce0_local = 1'b1;
    end else begin
        C_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_14_we0_local = 1'b1;
    end else begin
        C_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_15_ce0_local = 1'b1;
    end else begin
        C_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_15_we0_local = 1'b1;
    end else begin
        C_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we0_local = 1'b1;
    end else begin
        C_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we0_local = 1'b1;
    end else begin
        C_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we0_local = 1'b1;
    end else begin
        C_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_ce0_local = 1'b1;
    end else begin
        C_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_we0_local = 1'b1;
    end else begin
        C_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_ce0_local = 1'b1;
    end else begin
        C_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_we0_local = 1'b1;
    end else begin
        C_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_ce0_local = 1'b1;
    end else begin
        C_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_we0_local = 1'b1;
    end else begin
        C_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_ce0_local = 1'b1;
    end else begin
        C_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_we0_local = 1'b1;
    end else begin
        C_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_ce0_local = 1'b1;
    end else begin
        C_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_we0_local = 1'b1;
    end else begin
        C_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_9_ce0_local = 1'b1;
    end else begin
        C_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_9_we0_local = 1'b1;
    end else begin
        C_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_1186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_296;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_300;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_292;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_0_ce0 = C_0_ce0_local;

assign C_0_d0 = select_ln108_3_reg_5398;

assign C_0_we0 = C_0_we0_local;

assign C_10_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_10_ce0 = C_10_ce0_local;

assign C_10_d0 = select_ln108_43_reg_5448;

assign C_10_we0 = C_10_we0_local;

assign C_11_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_11_ce0 = C_11_ce0_local;

assign C_11_d0 = select_ln108_47_reg_5453;

assign C_11_we0 = C_11_we0_local;

assign C_12_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_12_ce0 = C_12_ce0_local;

assign C_12_d0 = select_ln108_51_reg_5458;

assign C_12_we0 = C_12_we0_local;

assign C_13_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_13_ce0 = C_13_ce0_local;

assign C_13_d0 = select_ln108_55_reg_5463;

assign C_13_we0 = C_13_we0_local;

assign C_14_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_14_ce0 = C_14_ce0_local;

assign C_14_d0 = select_ln108_59_reg_5468;

assign C_14_we0 = C_14_we0_local;

assign C_15_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_15_ce0 = C_15_ce0_local;

assign C_15_d0 = select_ln108_63_reg_5473;

assign C_15_we0 = C_15_we0_local;

assign C_1_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_1_ce0 = C_1_ce0_local;

assign C_1_d0 = select_ln108_7_reg_5403;

assign C_1_we0 = C_1_we0_local;

assign C_2_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_2_ce0 = C_2_ce0_local;

assign C_2_d0 = select_ln108_11_reg_5408;

assign C_2_we0 = C_2_we0_local;

assign C_3_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_3_ce0 = C_3_ce0_local;

assign C_3_d0 = select_ln108_15_reg_5413;

assign C_3_we0 = C_3_we0_local;

assign C_4_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_4_ce0 = C_4_ce0_local;

assign C_4_d0 = select_ln108_19_reg_5418;

assign C_4_we0 = C_4_we0_local;

assign C_5_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_5_ce0 = C_5_ce0_local;

assign C_5_d0 = select_ln108_23_reg_5423;

assign C_5_we0 = C_5_we0_local;

assign C_6_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_6_ce0 = C_6_ce0_local;

assign C_6_d0 = select_ln108_27_reg_5428;

assign C_6_we0 = C_6_we0_local;

assign C_7_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_7_ce0 = C_7_ce0_local;

assign C_7_d0 = select_ln108_31_reg_5433;

assign C_7_we0 = C_7_we0_local;

assign C_8_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_8_ce0 = C_8_ce0_local;

assign C_8_d0 = select_ln108_35_reg_5438;

assign C_8_we0 = C_8_we0_local;

assign C_9_address0 = zext_ln108_16_reg_5218_pp0_iter1_reg;

assign C_9_ce0 = C_9_ce0_local;

assign C_9_d0 = select_ln108_39_reg_5443;

assign C_9_we0 = C_9_we0_local;

assign add_ln102_1_fu_1192_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln102_fu_1208_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln103_fu_1668_p2 = (zext_ln102_fu_1230_p1 + 7'd16);

assign add_ln108_10_fu_3926_p2 = (trunc_ln108_s_fu_3896_p4 + zext_ln108_10_fu_3922_p1);

assign add_ln108_11_fu_4145_p2 = (trunc_ln108_10_fu_4115_p4 + zext_ln108_11_fu_4141_p1);

assign add_ln108_12_fu_4364_p2 = (trunc_ln108_11_fu_4334_p4 + zext_ln108_12_fu_4360_p1);

assign add_ln108_13_fu_4583_p2 = (trunc_ln108_12_fu_4553_p4 + zext_ln108_13_fu_4579_p1);

assign add_ln108_14_fu_4802_p2 = (trunc_ln108_13_fu_4772_p4 + zext_ln108_14_fu_4798_p1);

assign add_ln108_15_fu_5021_p2 = (trunc_ln108_14_fu_4991_p4 + zext_ln108_15_fu_5017_p1);

assign add_ln108_1_fu_1955_p2 = (trunc_ln108_1_fu_1925_p4 + zext_ln108_1_fu_1951_p1);

assign add_ln108_2_fu_2174_p2 = (trunc_ln108_2_fu_2144_p4 + zext_ln108_2_fu_2170_p1);

assign add_ln108_3_fu_2393_p2 = (trunc_ln108_3_fu_2363_p4 + zext_ln108_3_fu_2389_p1);

assign add_ln108_4_fu_2612_p2 = (trunc_ln108_4_fu_2582_p4 + zext_ln108_4_fu_2608_p1);

assign add_ln108_5_fu_2831_p2 = (trunc_ln108_5_fu_2801_p4 + zext_ln108_5_fu_2827_p1);

assign add_ln108_6_fu_3050_p2 = (trunc_ln108_6_fu_3020_p4 + zext_ln108_6_fu_3046_p1);

assign add_ln108_7_fu_3269_p2 = (trunc_ln108_7_fu_3239_p4 + zext_ln108_7_fu_3265_p1);

assign add_ln108_8_fu_3488_p2 = (trunc_ln108_8_fu_3458_p4 + zext_ln108_8_fu_3484_p1);

assign add_ln108_9_fu_3707_p2 = (trunc_ln108_9_fu_3677_p4 + zext_ln108_9_fu_3703_p1);

assign add_ln108_fu_1736_p2 = (trunc_ln4_fu_1706_p4 + zext_ln108_fu_1732_p1);

assign and_ln108_10_fu_2081_p2 = (tmp_211_fu_1961_p3 & select_ln108_5_fu_2043_p3);

assign and_ln108_11_fu_2099_p2 = (xor_ln108_9_fu_2093_p2 & tmp_208_fu_1917_p3);

assign and_ln108_12_fu_2194_p2 = (xor_ln108_10_fu_2188_p2 & tmp_218_fu_2162_p3);

assign and_ln108_13_fu_2256_p2 = (xor_ln108_11_fu_2250_p2 & icmp_ln108_6_fu_2216_p2);

assign and_ln108_14_fu_2270_p2 = (icmp_ln108_7_fu_2230_p2 & and_ln108_12_fu_2194_p2);

assign and_ln108_15_fu_2294_p2 = (xor_ln108_13_fu_2288_p2 & or_ln108_4_fu_2282_p2);

assign and_ln108_16_fu_2300_p2 = (tmp_219_fu_2180_p3 & select_ln108_9_fu_2262_p3);

assign and_ln108_17_fu_2318_p2 = (xor_ln108_14_fu_2312_p2 & tmp_216_fu_2136_p3);

assign and_ln108_18_fu_2413_p2 = (xor_ln108_15_fu_2407_p2 & tmp_226_fu_2381_p3);

assign and_ln108_19_fu_2475_p2 = (xor_ln108_16_fu_2469_p2 & icmp_ln108_9_fu_2435_p2);

assign and_ln108_1_fu_1818_p2 = (xor_ln108_1_fu_1812_p2 & icmp_ln108_fu_1778_p2);

assign and_ln108_20_fu_2489_p2 = (icmp_ln108_10_fu_2449_p2 & and_ln108_18_fu_2413_p2);

assign and_ln108_21_fu_2513_p2 = (xor_ln108_18_fu_2507_p2 & or_ln108_6_fu_2501_p2);

assign and_ln108_22_fu_2519_p2 = (tmp_227_fu_2399_p3 & select_ln108_13_fu_2481_p3);

assign and_ln108_23_fu_2537_p2 = (xor_ln108_19_fu_2531_p2 & tmp_224_fu_2355_p3);

assign and_ln108_24_fu_2632_p2 = (xor_ln108_20_fu_2626_p2 & tmp_233_fu_2600_p3);

assign and_ln108_25_fu_2694_p2 = (xor_ln108_21_fu_2688_p2 & icmp_ln108_12_fu_2654_p2);

assign and_ln108_26_fu_2708_p2 = (icmp_ln108_13_fu_2668_p2 & and_ln108_24_fu_2632_p2);

assign and_ln108_27_fu_2732_p2 = (xor_ln108_23_fu_2726_p2 & or_ln108_8_fu_2720_p2);

assign and_ln108_28_fu_2738_p2 = (tmp_234_fu_2618_p3 & select_ln108_17_fu_2700_p3);

assign and_ln108_29_fu_2756_p2 = (xor_ln108_24_fu_2750_p2 & tmp_231_fu_2574_p3);

assign and_ln108_2_fu_1832_p2 = (icmp_ln108_1_fu_1792_p2 & and_ln108_fu_1756_p2);

assign and_ln108_30_fu_2851_p2 = (xor_ln108_25_fu_2845_p2 & tmp_238_fu_2819_p3);

assign and_ln108_31_fu_2913_p2 = (xor_ln108_26_fu_2907_p2 & icmp_ln108_15_fu_2873_p2);

assign and_ln108_32_fu_2927_p2 = (icmp_ln108_16_fu_2887_p2 & and_ln108_30_fu_2851_p2);

assign and_ln108_33_fu_2951_p2 = (xor_ln108_28_fu_2945_p2 & or_ln108_10_fu_2939_p2);

assign and_ln108_34_fu_2957_p2 = (tmp_239_fu_2837_p3 & select_ln108_21_fu_2919_p3);

assign and_ln108_35_fu_2975_p2 = (xor_ln108_29_fu_2969_p2 & tmp_236_fu_2793_p3);

assign and_ln108_36_fu_3070_p2 = (xor_ln108_30_fu_3064_p2 & tmp_243_fu_3038_p3);

assign and_ln108_37_fu_3132_p2 = (xor_ln108_31_fu_3126_p2 & icmp_ln108_18_fu_3092_p2);

assign and_ln108_38_fu_3146_p2 = (icmp_ln108_19_fu_3106_p2 & and_ln108_36_fu_3070_p2);

assign and_ln108_39_fu_3170_p2 = (xor_ln108_33_fu_3164_p2 & or_ln108_12_fu_3158_p2);

assign and_ln108_3_fu_1856_p2 = (xor_ln108_3_fu_1850_p2 & or_ln108_fu_1844_p2);

assign and_ln108_40_fu_3176_p2 = (tmp_244_fu_3056_p3 & select_ln108_25_fu_3138_p3);

assign and_ln108_41_fu_3194_p2 = (xor_ln108_34_fu_3188_p2 & tmp_241_fu_3012_p3);

assign and_ln108_42_fu_3289_p2 = (xor_ln108_35_fu_3283_p2 & tmp_248_fu_3257_p3);

assign and_ln108_43_fu_3351_p2 = (xor_ln108_36_fu_3345_p2 & icmp_ln108_21_fu_3311_p2);

assign and_ln108_44_fu_3365_p2 = (icmp_ln108_22_fu_3325_p2 & and_ln108_42_fu_3289_p2);

assign and_ln108_45_fu_3389_p2 = (xor_ln108_38_fu_3383_p2 & or_ln108_14_fu_3377_p2);

assign and_ln108_46_fu_3395_p2 = (tmp_249_fu_3275_p3 & select_ln108_29_fu_3357_p3);

assign and_ln108_47_fu_3413_p2 = (xor_ln108_39_fu_3407_p2 & tmp_246_fu_3231_p3);

assign and_ln108_48_fu_3508_p2 = (xor_ln108_40_fu_3502_p2 & tmp_253_fu_3476_p3);

assign and_ln108_49_fu_3570_p2 = (xor_ln108_41_fu_3564_p2 & icmp_ln108_24_fu_3530_p2);

assign and_ln108_4_fu_1862_p2 = (tmp_203_fu_1742_p3 & select_ln108_1_fu_1824_p3);

assign and_ln108_50_fu_3584_p2 = (icmp_ln108_25_fu_3544_p2 & and_ln108_48_fu_3508_p2);

assign and_ln108_51_fu_3608_p2 = (xor_ln108_43_fu_3602_p2 & or_ln108_16_fu_3596_p2);

assign and_ln108_52_fu_3614_p2 = (tmp_254_fu_3494_p3 & select_ln108_33_fu_3576_p3);

assign and_ln108_53_fu_3632_p2 = (xor_ln108_44_fu_3626_p2 & tmp_251_fu_3450_p3);

assign and_ln108_54_fu_3727_p2 = (xor_ln108_45_fu_3721_p2 & tmp_258_fu_3695_p3);

assign and_ln108_55_fu_3789_p2 = (xor_ln108_46_fu_3783_p2 & icmp_ln108_27_fu_3749_p2);

assign and_ln108_56_fu_3803_p2 = (icmp_ln108_28_fu_3763_p2 & and_ln108_54_fu_3727_p2);

assign and_ln108_57_fu_3827_p2 = (xor_ln108_48_fu_3821_p2 & or_ln108_18_fu_3815_p2);

assign and_ln108_58_fu_3833_p2 = (tmp_259_fu_3713_p3 & select_ln108_37_fu_3795_p3);

assign and_ln108_59_fu_3851_p2 = (xor_ln108_49_fu_3845_p2 & tmp_256_fu_3669_p3);

assign and_ln108_5_fu_1880_p2 = (xor_ln108_4_fu_1874_p2 & tmp_200_fu_1698_p3);

assign and_ln108_60_fu_3946_p2 = (xor_ln108_50_fu_3940_p2 & tmp_263_fu_3914_p3);

assign and_ln108_61_fu_4008_p2 = (xor_ln108_51_fu_4002_p2 & icmp_ln108_30_fu_3968_p2);

assign and_ln108_62_fu_4022_p2 = (icmp_ln108_31_fu_3982_p2 & and_ln108_60_fu_3946_p2);

assign and_ln108_63_fu_4046_p2 = (xor_ln108_53_fu_4040_p2 & or_ln108_20_fu_4034_p2);

assign and_ln108_64_fu_4052_p2 = (tmp_264_fu_3932_p3 & select_ln108_41_fu_4014_p3);

assign and_ln108_65_fu_4070_p2 = (xor_ln108_54_fu_4064_p2 & tmp_261_fu_3888_p3);

assign and_ln108_66_fu_4165_p2 = (xor_ln108_55_fu_4159_p2 & tmp_268_fu_4133_p3);

assign and_ln108_67_fu_4227_p2 = (xor_ln108_56_fu_4221_p2 & icmp_ln108_33_fu_4187_p2);

assign and_ln108_68_fu_4241_p2 = (icmp_ln108_34_fu_4201_p2 & and_ln108_66_fu_4165_p2);

assign and_ln108_69_fu_4265_p2 = (xor_ln108_58_fu_4259_p2 & or_ln108_22_fu_4253_p2);

assign and_ln108_6_fu_1975_p2 = (xor_ln108_5_fu_1969_p2 & tmp_210_fu_1943_p3);

assign and_ln108_70_fu_4271_p2 = (tmp_269_fu_4151_p3 & select_ln108_45_fu_4233_p3);

assign and_ln108_71_fu_4289_p2 = (xor_ln108_59_fu_4283_p2 & tmp_266_fu_4107_p3);

assign and_ln108_72_fu_4384_p2 = (xor_ln108_60_fu_4378_p2 & tmp_273_fu_4352_p3);

assign and_ln108_73_fu_4446_p2 = (xor_ln108_61_fu_4440_p2 & icmp_ln108_36_fu_4406_p2);

assign and_ln108_74_fu_4460_p2 = (icmp_ln108_37_fu_4420_p2 & and_ln108_72_fu_4384_p2);

assign and_ln108_75_fu_4484_p2 = (xor_ln108_63_fu_4478_p2 & or_ln108_24_fu_4472_p2);

assign and_ln108_76_fu_4490_p2 = (tmp_274_fu_4370_p3 & select_ln108_49_fu_4452_p3);

assign and_ln108_77_fu_4508_p2 = (xor_ln108_64_fu_4502_p2 & tmp_271_fu_4326_p3);

assign and_ln108_78_fu_4603_p2 = (xor_ln108_65_fu_4597_p2 & tmp_278_fu_4571_p3);

assign and_ln108_79_fu_4665_p2 = (xor_ln108_66_fu_4659_p2 & icmp_ln108_39_fu_4625_p2);

assign and_ln108_7_fu_2037_p2 = (xor_ln108_6_fu_2031_p2 & icmp_ln108_3_fu_1997_p2);

assign and_ln108_80_fu_4679_p2 = (icmp_ln108_40_fu_4639_p2 & and_ln108_78_fu_4603_p2);

assign and_ln108_81_fu_4703_p2 = (xor_ln108_68_fu_4697_p2 & or_ln108_26_fu_4691_p2);

assign and_ln108_82_fu_4709_p2 = (tmp_279_fu_4589_p3 & select_ln108_53_fu_4671_p3);

assign and_ln108_83_fu_4727_p2 = (xor_ln108_69_fu_4721_p2 & tmp_276_fu_4545_p3);

assign and_ln108_84_fu_4822_p2 = (xor_ln108_70_fu_4816_p2 & tmp_283_fu_4790_p3);

assign and_ln108_85_fu_4884_p2 = (xor_ln108_71_fu_4878_p2 & icmp_ln108_42_fu_4844_p2);

assign and_ln108_86_fu_4898_p2 = (icmp_ln108_43_fu_4858_p2 & and_ln108_84_fu_4822_p2);

assign and_ln108_87_fu_4922_p2 = (xor_ln108_73_fu_4916_p2 & or_ln108_28_fu_4910_p2);

assign and_ln108_88_fu_4928_p2 = (tmp_284_fu_4808_p3 & select_ln108_57_fu_4890_p3);

assign and_ln108_89_fu_4946_p2 = (xor_ln108_74_fu_4940_p2 & tmp_281_fu_4764_p3);

assign and_ln108_8_fu_2051_p2 = (icmp_ln108_4_fu_2011_p2 & and_ln108_6_fu_1975_p2);

assign and_ln108_90_fu_5041_p2 = (xor_ln108_75_fu_5035_p2 & tmp_288_fu_5009_p3);

assign and_ln108_91_fu_5103_p2 = (xor_ln108_76_fu_5097_p2 & icmp_ln108_45_fu_5063_p2);

assign and_ln108_92_fu_5117_p2 = (icmp_ln108_46_fu_5077_p2 & and_ln108_90_fu_5041_p2);

assign and_ln108_93_fu_5141_p2 = (xor_ln108_78_fu_5135_p2 & or_ln108_30_fu_5129_p2);

assign and_ln108_94_fu_5147_p2 = (tmp_289_fu_5027_p3 & select_ln108_61_fu_5109_p3);

assign and_ln108_95_fu_5165_p2 = (xor_ln108_79_fu_5159_p2 & tmp_286_fu_4983_p3);

assign and_ln108_9_fu_2075_p2 = (xor_ln108_8_fu_2069_p2 & or_ln108_2_fu_2063_p2);

assign and_ln108_fu_1756_p2 = (xor_ln108_fu_1750_p2 & tmp_202_fu_1724_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln102_fu_1186_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln108_10_fu_2449_p2 = ((tmp_133_fu_2441_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_11_fu_2455_p2 = ((tmp_133_fu_2441_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_12_fu_2654_p2 = ((tmp_140_fu_2646_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_13_fu_2668_p2 = ((tmp_141_fu_2660_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_14_fu_2674_p2 = ((tmp_141_fu_2660_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_15_fu_2873_p2 = ((tmp_148_fu_2865_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_16_fu_2887_p2 = ((tmp_149_fu_2879_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_17_fu_2893_p2 = ((tmp_149_fu_2879_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_18_fu_3092_p2 = ((tmp_156_fu_3084_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_19_fu_3106_p2 = ((tmp_157_fu_3098_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_1_fu_1792_p2 = ((tmp_109_fu_1784_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_20_fu_3112_p2 = ((tmp_157_fu_3098_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_21_fu_3311_p2 = ((tmp_164_fu_3303_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_22_fu_3325_p2 = ((tmp_165_fu_3317_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_23_fu_3331_p2 = ((tmp_165_fu_3317_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_24_fu_3530_p2 = ((tmp_167_fu_3522_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_25_fu_3544_p2 = ((tmp_168_fu_3536_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_26_fu_3550_p2 = ((tmp_168_fu_3536_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_27_fu_3749_p2 = ((tmp_170_fu_3741_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_28_fu_3763_p2 = ((tmp_171_fu_3755_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_29_fu_3769_p2 = ((tmp_171_fu_3755_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_2_fu_1798_p2 = ((tmp_109_fu_1784_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_30_fu_3968_p2 = ((tmp_173_fu_3960_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_31_fu_3982_p2 = ((tmp_174_fu_3974_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_32_fu_3988_p2 = ((tmp_174_fu_3974_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_33_fu_4187_p2 = ((tmp_176_fu_4179_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_34_fu_4201_p2 = ((tmp_177_fu_4193_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_35_fu_4207_p2 = ((tmp_177_fu_4193_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_36_fu_4406_p2 = ((tmp_179_fu_4398_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_37_fu_4420_p2 = ((tmp_180_fu_4412_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_38_fu_4426_p2 = ((tmp_180_fu_4412_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_39_fu_4625_p2 = ((tmp_182_fu_4617_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_3_fu_1997_p2 = ((tmp_116_fu_1989_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_40_fu_4639_p2 = ((tmp_183_fu_4631_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_41_fu_4645_p2 = ((tmp_183_fu_4631_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_42_fu_4844_p2 = ((tmp_185_fu_4836_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_43_fu_4858_p2 = ((tmp_186_fu_4850_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_44_fu_4864_p2 = ((tmp_186_fu_4850_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_45_fu_5063_p2 = ((tmp_188_fu_5055_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_46_fu_5077_p2 = ((tmp_189_fu_5069_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_47_fu_5083_p2 = ((tmp_189_fu_5069_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_4_fu_2011_p2 = ((tmp_117_fu_2003_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_5_fu_2017_p2 = ((tmp_117_fu_2003_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_6_fu_2216_p2 = ((tmp_124_fu_2208_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_7_fu_2230_p2 = ((tmp_125_fu_2222_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln108_8_fu_2236_p2 = ((tmp_125_fu_2222_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_9_fu_2435_p2 = ((tmp_132_fu_2427_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_1778_p2 = ((tmp_108_fu_1770_p3 == 7'd127) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1246_p4 = {{select_ln103_fu_1222_p3[5:4]}};

assign or_ln108_10_fu_2939_p2 = (xor_ln108_27_fu_2933_p2 | tmp_239_fu_2837_p3);

assign or_ln108_11_fu_2989_p2 = (and_ln108_35_fu_2975_p2 | and_ln108_33_fu_2951_p2);

assign or_ln108_12_fu_3158_p2 = (xor_ln108_32_fu_3152_p2 | tmp_244_fu_3056_p3);

assign or_ln108_13_fu_3208_p2 = (and_ln108_41_fu_3194_p2 | and_ln108_39_fu_3170_p2);

assign or_ln108_14_fu_3377_p2 = (xor_ln108_37_fu_3371_p2 | tmp_249_fu_3275_p3);

assign or_ln108_15_fu_3427_p2 = (and_ln108_47_fu_3413_p2 | and_ln108_45_fu_3389_p2);

assign or_ln108_16_fu_3596_p2 = (xor_ln108_42_fu_3590_p2 | tmp_254_fu_3494_p3);

assign or_ln108_17_fu_3646_p2 = (and_ln108_53_fu_3632_p2 | and_ln108_51_fu_3608_p2);

assign or_ln108_18_fu_3815_p2 = (xor_ln108_47_fu_3809_p2 | tmp_259_fu_3713_p3);

assign or_ln108_19_fu_3865_p2 = (and_ln108_59_fu_3851_p2 | and_ln108_57_fu_3827_p2);

assign or_ln108_1_fu_1894_p2 = (and_ln108_5_fu_1880_p2 | and_ln108_3_fu_1856_p2);

assign or_ln108_20_fu_4034_p2 = (xor_ln108_52_fu_4028_p2 | tmp_264_fu_3932_p3);

assign or_ln108_21_fu_4084_p2 = (and_ln108_65_fu_4070_p2 | and_ln108_63_fu_4046_p2);

assign or_ln108_22_fu_4253_p2 = (xor_ln108_57_fu_4247_p2 | tmp_269_fu_4151_p3);

assign or_ln108_23_fu_4303_p2 = (and_ln108_71_fu_4289_p2 | and_ln108_69_fu_4265_p2);

assign or_ln108_24_fu_4472_p2 = (xor_ln108_62_fu_4466_p2 | tmp_274_fu_4370_p3);

assign or_ln108_25_fu_4522_p2 = (and_ln108_77_fu_4508_p2 | and_ln108_75_fu_4484_p2);

assign or_ln108_26_fu_4691_p2 = (xor_ln108_67_fu_4685_p2 | tmp_279_fu_4589_p3);

assign or_ln108_27_fu_4741_p2 = (and_ln108_83_fu_4727_p2 | and_ln108_81_fu_4703_p2);

assign or_ln108_28_fu_4910_p2 = (xor_ln108_72_fu_4904_p2 | tmp_284_fu_4808_p3);

assign or_ln108_29_fu_4960_p2 = (and_ln108_89_fu_4946_p2 | and_ln108_87_fu_4922_p2);

assign or_ln108_2_fu_2063_p2 = (xor_ln108_7_fu_2057_p2 | tmp_211_fu_1961_p3);

assign or_ln108_30_fu_5129_p2 = (xor_ln108_77_fu_5123_p2 | tmp_289_fu_5027_p3);

assign or_ln108_31_fu_5179_p2 = (and_ln108_95_fu_5165_p2 | and_ln108_93_fu_5141_p2);

assign or_ln108_32_fu_1868_p2 = (and_ln108_4_fu_1862_p2 | and_ln108_2_fu_1832_p2);

assign or_ln108_33_fu_2087_p2 = (and_ln108_8_fu_2051_p2 | and_ln108_10_fu_2081_p2);

assign or_ln108_34_fu_2306_p2 = (and_ln108_16_fu_2300_p2 | and_ln108_14_fu_2270_p2);

assign or_ln108_35_fu_2525_p2 = (and_ln108_22_fu_2519_p2 | and_ln108_20_fu_2489_p2);

assign or_ln108_36_fu_2744_p2 = (and_ln108_28_fu_2738_p2 | and_ln108_26_fu_2708_p2);

assign or_ln108_37_fu_2963_p2 = (and_ln108_34_fu_2957_p2 | and_ln108_32_fu_2927_p2);

assign or_ln108_38_fu_3182_p2 = (and_ln108_40_fu_3176_p2 | and_ln108_38_fu_3146_p2);

assign or_ln108_39_fu_3401_p2 = (and_ln108_46_fu_3395_p2 | and_ln108_44_fu_3365_p2);

assign or_ln108_3_fu_2113_p2 = (and_ln108_9_fu_2075_p2 | and_ln108_11_fu_2099_p2);

assign or_ln108_40_fu_3620_p2 = (and_ln108_52_fu_3614_p2 | and_ln108_50_fu_3584_p2);

assign or_ln108_41_fu_3839_p2 = (and_ln108_58_fu_3833_p2 | and_ln108_56_fu_3803_p2);

assign or_ln108_42_fu_4058_p2 = (and_ln108_64_fu_4052_p2 | and_ln108_62_fu_4022_p2);

assign or_ln108_43_fu_4277_p2 = (and_ln108_70_fu_4271_p2 | and_ln108_68_fu_4241_p2);

assign or_ln108_44_fu_4496_p2 = (and_ln108_76_fu_4490_p2 | and_ln108_74_fu_4460_p2);

assign or_ln108_45_fu_4715_p2 = (and_ln108_82_fu_4709_p2 | and_ln108_80_fu_4679_p2);

assign or_ln108_46_fu_4934_p2 = (and_ln108_88_fu_4928_p2 | and_ln108_86_fu_4898_p2);

assign or_ln108_47_fu_5153_p2 = (and_ln108_94_fu_5147_p2 | and_ln108_92_fu_5117_p2);

assign or_ln108_4_fu_2282_p2 = (xor_ln108_12_fu_2276_p2 | tmp_219_fu_2180_p3);

assign or_ln108_5_fu_2332_p2 = (and_ln108_17_fu_2318_p2 | and_ln108_15_fu_2294_p2);

assign or_ln108_6_fu_2501_p2 = (xor_ln108_17_fu_2495_p2 | tmp_227_fu_2399_p3);

assign or_ln108_7_fu_2551_p2 = (and_ln108_23_fu_2537_p2 | and_ln108_21_fu_2513_p2);

assign or_ln108_8_fu_2720_p2 = (xor_ln108_22_fu_2714_p2 | tmp_234_fu_2618_p3);

assign or_ln108_9_fu_2770_p2 = (and_ln108_29_fu_2756_p2 | and_ln108_27_fu_2732_p2);

assign or_ln108_fu_1844_p2 = (xor_ln108_2_fu_1838_p2 | tmp_203_fu_1742_p3);

assign select_ln102_fu_1234_p3 = ((tmp_fu_1214_p3[0:0] == 1'b1) ? add_ln102_fu_1208_p2 : ap_sig_allocacmp_i_load);

assign select_ln103_fu_1222_p3 = ((tmp_fu_1214_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln102_fu_1204_p1);

assign select_ln108_10_fu_2324_p3 = ((and_ln108_15_fu_2294_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_11_fu_2338_p3 = ((or_ln108_5_fu_2332_p2[0:0] == 1'b1) ? select_ln108_10_fu_2324_p3 : add_ln108_2_fu_2174_p2);

assign select_ln108_12_fu_2461_p3 = ((and_ln108_18_fu_2413_p2[0:0] == 1'b1) ? icmp_ln108_10_fu_2449_p2 : icmp_ln108_11_fu_2455_p2);

assign select_ln108_13_fu_2481_p3 = ((and_ln108_18_fu_2413_p2[0:0] == 1'b1) ? and_ln108_19_fu_2475_p2 : icmp_ln108_10_fu_2449_p2);

assign select_ln108_14_fu_2543_p3 = ((and_ln108_21_fu_2513_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_15_fu_2557_p3 = ((or_ln108_7_fu_2551_p2[0:0] == 1'b1) ? select_ln108_14_fu_2543_p3 : add_ln108_3_fu_2393_p2);

assign select_ln108_16_fu_2680_p3 = ((and_ln108_24_fu_2632_p2[0:0] == 1'b1) ? icmp_ln108_13_fu_2668_p2 : icmp_ln108_14_fu_2674_p2);

assign select_ln108_17_fu_2700_p3 = ((and_ln108_24_fu_2632_p2[0:0] == 1'b1) ? and_ln108_25_fu_2694_p2 : icmp_ln108_13_fu_2668_p2);

assign select_ln108_18_fu_2762_p3 = ((and_ln108_27_fu_2732_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_19_fu_2776_p3 = ((or_ln108_9_fu_2770_p2[0:0] == 1'b1) ? select_ln108_18_fu_2762_p3 : add_ln108_4_fu_2612_p2);

assign select_ln108_1_fu_1824_p3 = ((and_ln108_fu_1756_p2[0:0] == 1'b1) ? and_ln108_1_fu_1818_p2 : icmp_ln108_1_fu_1792_p2);

assign select_ln108_20_fu_2899_p3 = ((and_ln108_30_fu_2851_p2[0:0] == 1'b1) ? icmp_ln108_16_fu_2887_p2 : icmp_ln108_17_fu_2893_p2);

assign select_ln108_21_fu_2919_p3 = ((and_ln108_30_fu_2851_p2[0:0] == 1'b1) ? and_ln108_31_fu_2913_p2 : icmp_ln108_16_fu_2887_p2);

assign select_ln108_22_fu_2981_p3 = ((and_ln108_33_fu_2951_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_23_fu_2995_p3 = ((or_ln108_11_fu_2989_p2[0:0] == 1'b1) ? select_ln108_22_fu_2981_p3 : add_ln108_5_fu_2831_p2);

assign select_ln108_24_fu_3118_p3 = ((and_ln108_36_fu_3070_p2[0:0] == 1'b1) ? icmp_ln108_19_fu_3106_p2 : icmp_ln108_20_fu_3112_p2);

assign select_ln108_25_fu_3138_p3 = ((and_ln108_36_fu_3070_p2[0:0] == 1'b1) ? and_ln108_37_fu_3132_p2 : icmp_ln108_19_fu_3106_p2);

assign select_ln108_26_fu_3200_p3 = ((and_ln108_39_fu_3170_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_27_fu_3214_p3 = ((or_ln108_13_fu_3208_p2[0:0] == 1'b1) ? select_ln108_26_fu_3200_p3 : add_ln108_6_fu_3050_p2);

assign select_ln108_28_fu_3337_p3 = ((and_ln108_42_fu_3289_p2[0:0] == 1'b1) ? icmp_ln108_22_fu_3325_p2 : icmp_ln108_23_fu_3331_p2);

assign select_ln108_29_fu_3357_p3 = ((and_ln108_42_fu_3289_p2[0:0] == 1'b1) ? and_ln108_43_fu_3351_p2 : icmp_ln108_22_fu_3325_p2);

assign select_ln108_2_fu_1886_p3 = ((and_ln108_3_fu_1856_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_30_fu_3419_p3 = ((and_ln108_45_fu_3389_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_31_fu_3433_p3 = ((or_ln108_15_fu_3427_p2[0:0] == 1'b1) ? select_ln108_30_fu_3419_p3 : add_ln108_7_fu_3269_p2);

assign select_ln108_32_fu_3556_p3 = ((and_ln108_48_fu_3508_p2[0:0] == 1'b1) ? icmp_ln108_25_fu_3544_p2 : icmp_ln108_26_fu_3550_p2);

assign select_ln108_33_fu_3576_p3 = ((and_ln108_48_fu_3508_p2[0:0] == 1'b1) ? and_ln108_49_fu_3570_p2 : icmp_ln108_25_fu_3544_p2);

assign select_ln108_34_fu_3638_p3 = ((and_ln108_51_fu_3608_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_35_fu_3652_p3 = ((or_ln108_17_fu_3646_p2[0:0] == 1'b1) ? select_ln108_34_fu_3638_p3 : add_ln108_8_fu_3488_p2);

assign select_ln108_36_fu_3775_p3 = ((and_ln108_54_fu_3727_p2[0:0] == 1'b1) ? icmp_ln108_28_fu_3763_p2 : icmp_ln108_29_fu_3769_p2);

assign select_ln108_37_fu_3795_p3 = ((and_ln108_54_fu_3727_p2[0:0] == 1'b1) ? and_ln108_55_fu_3789_p2 : icmp_ln108_28_fu_3763_p2);

assign select_ln108_38_fu_3857_p3 = ((and_ln108_57_fu_3827_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_39_fu_3871_p3 = ((or_ln108_19_fu_3865_p2[0:0] == 1'b1) ? select_ln108_38_fu_3857_p3 : add_ln108_9_fu_3707_p2);

assign select_ln108_3_fu_1900_p3 = ((or_ln108_1_fu_1894_p2[0:0] == 1'b1) ? select_ln108_2_fu_1886_p3 : add_ln108_fu_1736_p2);

assign select_ln108_40_fu_3994_p3 = ((and_ln108_60_fu_3946_p2[0:0] == 1'b1) ? icmp_ln108_31_fu_3982_p2 : icmp_ln108_32_fu_3988_p2);

assign select_ln108_41_fu_4014_p3 = ((and_ln108_60_fu_3946_p2[0:0] == 1'b1) ? and_ln108_61_fu_4008_p2 : icmp_ln108_31_fu_3982_p2);

assign select_ln108_42_fu_4076_p3 = ((and_ln108_63_fu_4046_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_43_fu_4090_p3 = ((or_ln108_21_fu_4084_p2[0:0] == 1'b1) ? select_ln108_42_fu_4076_p3 : add_ln108_10_fu_3926_p2);

assign select_ln108_44_fu_4213_p3 = ((and_ln108_66_fu_4165_p2[0:0] == 1'b1) ? icmp_ln108_34_fu_4201_p2 : icmp_ln108_35_fu_4207_p2);

assign select_ln108_45_fu_4233_p3 = ((and_ln108_66_fu_4165_p2[0:0] == 1'b1) ? and_ln108_67_fu_4227_p2 : icmp_ln108_34_fu_4201_p2);

assign select_ln108_46_fu_4295_p3 = ((and_ln108_69_fu_4265_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_47_fu_4309_p3 = ((or_ln108_23_fu_4303_p2[0:0] == 1'b1) ? select_ln108_46_fu_4295_p3 : add_ln108_11_fu_4145_p2);

assign select_ln108_48_fu_4432_p3 = ((and_ln108_72_fu_4384_p2[0:0] == 1'b1) ? icmp_ln108_37_fu_4420_p2 : icmp_ln108_38_fu_4426_p2);

assign select_ln108_49_fu_4452_p3 = ((and_ln108_72_fu_4384_p2[0:0] == 1'b1) ? and_ln108_73_fu_4446_p2 : icmp_ln108_37_fu_4420_p2);

assign select_ln108_4_fu_2023_p3 = ((and_ln108_6_fu_1975_p2[0:0] == 1'b1) ? icmp_ln108_4_fu_2011_p2 : icmp_ln108_5_fu_2017_p2);

assign select_ln108_50_fu_4514_p3 = ((and_ln108_75_fu_4484_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_51_fu_4528_p3 = ((or_ln108_25_fu_4522_p2[0:0] == 1'b1) ? select_ln108_50_fu_4514_p3 : add_ln108_12_fu_4364_p2);

assign select_ln108_52_fu_4651_p3 = ((and_ln108_78_fu_4603_p2[0:0] == 1'b1) ? icmp_ln108_40_fu_4639_p2 : icmp_ln108_41_fu_4645_p2);

assign select_ln108_53_fu_4671_p3 = ((and_ln108_78_fu_4603_p2[0:0] == 1'b1) ? and_ln108_79_fu_4665_p2 : icmp_ln108_40_fu_4639_p2);

assign select_ln108_54_fu_4733_p3 = ((and_ln108_81_fu_4703_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_55_fu_4747_p3 = ((or_ln108_27_fu_4741_p2[0:0] == 1'b1) ? select_ln108_54_fu_4733_p3 : add_ln108_13_fu_4583_p2);

assign select_ln108_56_fu_4870_p3 = ((and_ln108_84_fu_4822_p2[0:0] == 1'b1) ? icmp_ln108_43_fu_4858_p2 : icmp_ln108_44_fu_4864_p2);

assign select_ln108_57_fu_4890_p3 = ((and_ln108_84_fu_4822_p2[0:0] == 1'b1) ? and_ln108_85_fu_4884_p2 : icmp_ln108_43_fu_4858_p2);

assign select_ln108_58_fu_4952_p3 = ((and_ln108_87_fu_4922_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_59_fu_4966_p3 = ((or_ln108_29_fu_4960_p2[0:0] == 1'b1) ? select_ln108_58_fu_4952_p3 : add_ln108_14_fu_4802_p2);

assign select_ln108_5_fu_2043_p3 = ((and_ln108_6_fu_1975_p2[0:0] == 1'b1) ? and_ln108_7_fu_2037_p2 : icmp_ln108_4_fu_2011_p2);

assign select_ln108_60_fu_5089_p3 = ((and_ln108_90_fu_5041_p2[0:0] == 1'b1) ? icmp_ln108_46_fu_5077_p2 : icmp_ln108_47_fu_5083_p2);

assign select_ln108_61_fu_5109_p3 = ((and_ln108_90_fu_5041_p2[0:0] == 1'b1) ? and_ln108_91_fu_5103_p2 : icmp_ln108_46_fu_5077_p2);

assign select_ln108_62_fu_5171_p3 = ((and_ln108_93_fu_5141_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_63_fu_5185_p3 = ((or_ln108_31_fu_5179_p2[0:0] == 1'b1) ? select_ln108_62_fu_5171_p3 : add_ln108_15_fu_5021_p2);

assign select_ln108_6_fu_2105_p3 = ((and_ln108_9_fu_2075_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_7_fu_2119_p3 = ((or_ln108_3_fu_2113_p2[0:0] == 1'b1) ? select_ln108_6_fu_2105_p3 : add_ln108_1_fu_1955_p2);

assign select_ln108_8_fu_2242_p3 = ((and_ln108_12_fu_2194_p2[0:0] == 1'b1) ? icmp_ln108_7_fu_2230_p2 : icmp_ln108_8_fu_2236_p2);

assign select_ln108_9_fu_2262_p3 = ((and_ln108_12_fu_2194_p2[0:0] == 1'b1) ? and_ln108_13_fu_2256_p2 : icmp_ln108_7_fu_2230_p2);

assign select_ln108_fu_1804_p3 = ((and_ln108_fu_1756_p2[0:0] == 1'b1) ? icmp_ln108_1_fu_1792_p2 : icmp_ln108_2_fu_1798_p2);

assign tmp_102_fu_1284_p9 = 'bx;

assign tmp_108_fu_1770_p3 = {{mul_ln108_fu_1104_p2[47:41]}};

assign tmp_109_fu_1784_p3 = {{mul_ln108_fu_1104_p2[47:40]}};

assign tmp_110_fu_1308_p9 = 'bx;

assign tmp_116_fu_1989_p3 = {{mul_ln108_1_fu_1108_p2[47:41]}};

assign tmp_117_fu_2003_p3 = {{mul_ln108_1_fu_1108_p2[47:40]}};

assign tmp_118_fu_1332_p9 = 'bx;

assign tmp_124_fu_2208_p3 = {{mul_ln108_2_fu_1112_p2[47:41]}};

assign tmp_125_fu_2222_p3 = {{mul_ln108_2_fu_1112_p2[47:40]}};

assign tmp_126_fu_1356_p9 = 'bx;

assign tmp_132_fu_2427_p3 = {{mul_ln108_3_fu_1116_p2[47:41]}};

assign tmp_133_fu_2441_p3 = {{mul_ln108_3_fu_1116_p2[47:40]}};

assign tmp_134_fu_1380_p9 = 'bx;

assign tmp_140_fu_2646_p3 = {{mul_ln108_4_fu_1120_p2[47:41]}};

assign tmp_141_fu_2660_p3 = {{mul_ln108_4_fu_1120_p2[47:40]}};

assign tmp_142_fu_1404_p9 = 'bx;

assign tmp_148_fu_2865_p3 = {{mul_ln108_5_fu_1124_p2[47:41]}};

assign tmp_149_fu_2879_p3 = {{mul_ln108_5_fu_1124_p2[47:40]}};

assign tmp_150_fu_1428_p9 = 'bx;

assign tmp_156_fu_3084_p3 = {{mul_ln108_6_fu_1128_p2[47:41]}};

assign tmp_157_fu_3098_p3 = {{mul_ln108_6_fu_1128_p2[47:40]}};

assign tmp_158_fu_1452_p9 = 'bx;

assign tmp_164_fu_3303_p3 = {{mul_ln108_7_fu_1132_p2[47:41]}};

assign tmp_165_fu_3317_p3 = {{mul_ln108_7_fu_1132_p2[47:40]}};

assign tmp_166_fu_1476_p9 = 'bx;

assign tmp_167_fu_3522_p3 = {{mul_ln108_8_fu_1136_p2[47:41]}};

assign tmp_168_fu_3536_p3 = {{mul_ln108_8_fu_1136_p2[47:40]}};

assign tmp_169_fu_1500_p9 = 'bx;

assign tmp_170_fu_3741_p3 = {{mul_ln108_9_fu_1140_p2[47:41]}};

assign tmp_171_fu_3755_p3 = {{mul_ln108_9_fu_1140_p2[47:40]}};

assign tmp_172_fu_1524_p9 = 'bx;

assign tmp_173_fu_3960_p3 = {{mul_ln108_10_fu_1144_p2[47:41]}};

assign tmp_174_fu_3974_p3 = {{mul_ln108_10_fu_1144_p2[47:40]}};

assign tmp_175_fu_1548_p9 = 'bx;

assign tmp_176_fu_4179_p3 = {{mul_ln108_11_fu_1148_p2[47:41]}};

assign tmp_177_fu_4193_p3 = {{mul_ln108_11_fu_1148_p2[47:40]}};

assign tmp_178_fu_1572_p9 = 'bx;

assign tmp_179_fu_4398_p3 = {{mul_ln108_12_fu_1152_p2[47:41]}};

assign tmp_180_fu_4412_p3 = {{mul_ln108_12_fu_1152_p2[47:40]}};

assign tmp_181_fu_1596_p9 = 'bx;

assign tmp_182_fu_4617_p3 = {{mul_ln108_13_fu_1156_p2[47:41]}};

assign tmp_183_fu_4631_p3 = {{mul_ln108_13_fu_1156_p2[47:40]}};

assign tmp_184_fu_1620_p9 = 'bx;

assign tmp_185_fu_4836_p3 = {{mul_ln108_14_fu_1160_p2[47:41]}};

assign tmp_186_fu_4850_p3 = {{mul_ln108_14_fu_1160_p2[47:40]}};

assign tmp_187_fu_1644_p9 = 'bx;

assign tmp_188_fu_5055_p3 = {{mul_ln108_15_fu_1164_p2[47:41]}};

assign tmp_189_fu_5069_p3 = {{mul_ln108_15_fu_1164_p2[47:40]}};

assign tmp_200_fu_1698_p3 = mul_ln108_fu_1104_p2[32'd47];

assign tmp_201_fu_1716_p3 = mul_ln108_fu_1104_p2[32'd15];

assign tmp_202_fu_1724_p3 = mul_ln108_fu_1104_p2[32'd39];

assign tmp_203_fu_1742_p3 = add_ln108_fu_1736_p2[32'd23];

assign tmp_207_fu_1762_p3 = mul_ln108_fu_1104_p2[32'd40];

assign tmp_208_fu_1917_p3 = mul_ln108_1_fu_1108_p2[32'd47];

assign tmp_209_fu_1935_p3 = mul_ln108_1_fu_1108_p2[32'd15];

assign tmp_210_fu_1943_p3 = mul_ln108_1_fu_1108_p2[32'd39];

assign tmp_211_fu_1961_p3 = add_ln108_1_fu_1955_p2[32'd23];

assign tmp_215_fu_1981_p3 = mul_ln108_1_fu_1108_p2[32'd40];

assign tmp_216_fu_2136_p3 = mul_ln108_2_fu_1112_p2[32'd47];

assign tmp_217_fu_2154_p3 = mul_ln108_2_fu_1112_p2[32'd15];

assign tmp_218_fu_2162_p3 = mul_ln108_2_fu_1112_p2[32'd39];

assign tmp_219_fu_2180_p3 = add_ln108_2_fu_2174_p2[32'd23];

assign tmp_223_fu_2200_p3 = mul_ln108_2_fu_1112_p2[32'd40];

assign tmp_224_fu_2355_p3 = mul_ln108_3_fu_1116_p2[32'd47];

assign tmp_225_fu_2373_p3 = mul_ln108_3_fu_1116_p2[32'd15];

assign tmp_226_fu_2381_p3 = mul_ln108_3_fu_1116_p2[32'd39];

assign tmp_227_fu_2399_p3 = add_ln108_3_fu_2393_p2[32'd23];

assign tmp_230_fu_2419_p3 = mul_ln108_3_fu_1116_p2[32'd40];

assign tmp_231_fu_2574_p3 = mul_ln108_4_fu_1120_p2[32'd47];

assign tmp_232_fu_2592_p3 = mul_ln108_4_fu_1120_p2[32'd15];

assign tmp_233_fu_2600_p3 = mul_ln108_4_fu_1120_p2[32'd39];

assign tmp_234_fu_2618_p3 = add_ln108_4_fu_2612_p2[32'd23];

assign tmp_235_fu_2638_p3 = mul_ln108_4_fu_1120_p2[32'd40];

assign tmp_236_fu_2793_p3 = mul_ln108_5_fu_1124_p2[32'd47];

assign tmp_237_fu_2811_p3 = mul_ln108_5_fu_1124_p2[32'd15];

assign tmp_238_fu_2819_p3 = mul_ln108_5_fu_1124_p2[32'd39];

assign tmp_239_fu_2837_p3 = add_ln108_5_fu_2831_p2[32'd23];

assign tmp_240_fu_2857_p3 = mul_ln108_5_fu_1124_p2[32'd40];

assign tmp_241_fu_3012_p3 = mul_ln108_6_fu_1128_p2[32'd47];

assign tmp_242_fu_3030_p3 = mul_ln108_6_fu_1128_p2[32'd15];

assign tmp_243_fu_3038_p3 = mul_ln108_6_fu_1128_p2[32'd39];

assign tmp_244_fu_3056_p3 = add_ln108_6_fu_3050_p2[32'd23];

assign tmp_245_fu_3076_p3 = mul_ln108_6_fu_1128_p2[32'd40];

assign tmp_246_fu_3231_p3 = mul_ln108_7_fu_1132_p2[32'd47];

assign tmp_247_fu_3249_p3 = mul_ln108_7_fu_1132_p2[32'd15];

assign tmp_248_fu_3257_p3 = mul_ln108_7_fu_1132_p2[32'd39];

assign tmp_249_fu_3275_p3 = add_ln108_7_fu_3269_p2[32'd23];

assign tmp_250_fu_3295_p3 = mul_ln108_7_fu_1132_p2[32'd40];

assign tmp_251_fu_3450_p3 = mul_ln108_8_fu_1136_p2[32'd47];

assign tmp_252_fu_3468_p3 = mul_ln108_8_fu_1136_p2[32'd15];

assign tmp_253_fu_3476_p3 = mul_ln108_8_fu_1136_p2[32'd39];

assign tmp_254_fu_3494_p3 = add_ln108_8_fu_3488_p2[32'd23];

assign tmp_255_fu_3514_p3 = mul_ln108_8_fu_1136_p2[32'd40];

assign tmp_256_fu_3669_p3 = mul_ln108_9_fu_1140_p2[32'd47];

assign tmp_257_fu_3687_p3 = mul_ln108_9_fu_1140_p2[32'd15];

assign tmp_258_fu_3695_p3 = mul_ln108_9_fu_1140_p2[32'd39];

assign tmp_259_fu_3713_p3 = add_ln108_9_fu_3707_p2[32'd23];

assign tmp_260_fu_3733_p3 = mul_ln108_9_fu_1140_p2[32'd40];

assign tmp_261_fu_3888_p3 = mul_ln108_10_fu_1144_p2[32'd47];

assign tmp_262_fu_3906_p3 = mul_ln108_10_fu_1144_p2[32'd15];

assign tmp_263_fu_3914_p3 = mul_ln108_10_fu_1144_p2[32'd39];

assign tmp_264_fu_3932_p3 = add_ln108_10_fu_3926_p2[32'd23];

assign tmp_265_fu_3952_p3 = mul_ln108_10_fu_1144_p2[32'd40];

assign tmp_266_fu_4107_p3 = mul_ln108_11_fu_1148_p2[32'd47];

assign tmp_267_fu_4125_p3 = mul_ln108_11_fu_1148_p2[32'd15];

assign tmp_268_fu_4133_p3 = mul_ln108_11_fu_1148_p2[32'd39];

assign tmp_269_fu_4151_p3 = add_ln108_11_fu_4145_p2[32'd23];

assign tmp_270_fu_4171_p3 = mul_ln108_11_fu_1148_p2[32'd40];

assign tmp_271_fu_4326_p3 = mul_ln108_12_fu_1152_p2[32'd47];

assign tmp_272_fu_4344_p3 = mul_ln108_12_fu_1152_p2[32'd15];

assign tmp_273_fu_4352_p3 = mul_ln108_12_fu_1152_p2[32'd39];

assign tmp_274_fu_4370_p3 = add_ln108_12_fu_4364_p2[32'd23];

assign tmp_275_fu_4390_p3 = mul_ln108_12_fu_1152_p2[32'd40];

assign tmp_276_fu_4545_p3 = mul_ln108_13_fu_1156_p2[32'd47];

assign tmp_277_fu_4563_p3 = mul_ln108_13_fu_1156_p2[32'd15];

assign tmp_278_fu_4571_p3 = mul_ln108_13_fu_1156_p2[32'd39];

assign tmp_279_fu_4589_p3 = add_ln108_13_fu_4583_p2[32'd23];

assign tmp_280_fu_4609_p3 = mul_ln108_13_fu_1156_p2[32'd40];

assign tmp_281_fu_4764_p3 = mul_ln108_14_fu_1160_p2[32'd47];

assign tmp_282_fu_4782_p3 = mul_ln108_14_fu_1160_p2[32'd15];

assign tmp_283_fu_4790_p3 = mul_ln108_14_fu_1160_p2[32'd39];

assign tmp_284_fu_4808_p3 = add_ln108_14_fu_4802_p2[32'd23];

assign tmp_285_fu_4828_p3 = mul_ln108_14_fu_1160_p2[32'd40];

assign tmp_286_fu_4983_p3 = mul_ln108_15_fu_1164_p2[32'd47];

assign tmp_287_fu_5001_p3 = mul_ln108_15_fu_1164_p2[32'd15];

assign tmp_288_fu_5009_p3 = mul_ln108_15_fu_1164_p2[32'd39];

assign tmp_289_fu_5027_p3 = add_ln108_15_fu_5021_p2[32'd23];

assign tmp_290_fu_5047_p3 = mul_ln108_15_fu_1164_p2[32'd40];

assign tmp_fu_1214_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_1256_p3 = {{trunc_ln103_fu_1242_p1}, {lshr_ln1_fu_1246_p4}};

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln108_16_fu_1264_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln102_fu_1204_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln103_fu_1242_p1 = select_ln102_fu_1234_p3[7:0];

assign trunc_ln108_10_fu_4115_p4 = {{mul_ln108_11_fu_1148_p2[39:16]}};

assign trunc_ln108_11_fu_4334_p4 = {{mul_ln108_12_fu_1152_p2[39:16]}};

assign trunc_ln108_12_fu_4553_p4 = {{mul_ln108_13_fu_1156_p2[39:16]}};

assign trunc_ln108_13_fu_4772_p4 = {{mul_ln108_14_fu_1160_p2[39:16]}};

assign trunc_ln108_14_fu_4991_p4 = {{mul_ln108_15_fu_1164_p2[39:16]}};

assign trunc_ln108_1_fu_1925_p4 = {{mul_ln108_1_fu_1108_p2[39:16]}};

assign trunc_ln108_2_fu_2144_p4 = {{mul_ln108_2_fu_1112_p2[39:16]}};

assign trunc_ln108_3_fu_2363_p4 = {{mul_ln108_3_fu_1116_p2[39:16]}};

assign trunc_ln108_4_fu_2582_p4 = {{mul_ln108_4_fu_1120_p2[39:16]}};

assign trunc_ln108_5_fu_2801_p4 = {{mul_ln108_5_fu_1124_p2[39:16]}};

assign trunc_ln108_6_fu_3020_p4 = {{mul_ln108_6_fu_1128_p2[39:16]}};

assign trunc_ln108_7_fu_3239_p4 = {{mul_ln108_7_fu_1132_p2[39:16]}};

assign trunc_ln108_8_fu_3458_p4 = {{mul_ln108_8_fu_1136_p2[39:16]}};

assign trunc_ln108_9_fu_3677_p4 = {{mul_ln108_9_fu_1140_p2[39:16]}};

assign trunc_ln108_s_fu_3896_p4 = {{mul_ln108_10_fu_1144_p2[39:16]}};

assign trunc_ln4_fu_1706_p4 = {{mul_ln108_fu_1104_p2[39:16]}};

assign xor_ln108_10_fu_2188_p2 = (tmp_219_fu_2180_p3 ^ 1'd1);

assign xor_ln108_11_fu_2250_p2 = (tmp_223_fu_2200_p3 ^ 1'd1);

assign xor_ln108_12_fu_2276_p2 = (select_ln108_8_fu_2242_p3 ^ 1'd1);

assign xor_ln108_13_fu_2288_p2 = (tmp_216_fu_2136_p3 ^ 1'd1);

assign xor_ln108_14_fu_2312_p2 = (or_ln108_34_fu_2306_p2 ^ 1'd1);

assign xor_ln108_15_fu_2407_p2 = (tmp_227_fu_2399_p3 ^ 1'd1);

assign xor_ln108_16_fu_2469_p2 = (tmp_230_fu_2419_p3 ^ 1'd1);

assign xor_ln108_17_fu_2495_p2 = (select_ln108_12_fu_2461_p3 ^ 1'd1);

assign xor_ln108_18_fu_2507_p2 = (tmp_224_fu_2355_p3 ^ 1'd1);

assign xor_ln108_19_fu_2531_p2 = (or_ln108_35_fu_2525_p2 ^ 1'd1);

assign xor_ln108_1_fu_1812_p2 = (tmp_207_fu_1762_p3 ^ 1'd1);

assign xor_ln108_20_fu_2626_p2 = (tmp_234_fu_2618_p3 ^ 1'd1);

assign xor_ln108_21_fu_2688_p2 = (tmp_235_fu_2638_p3 ^ 1'd1);

assign xor_ln108_22_fu_2714_p2 = (select_ln108_16_fu_2680_p3 ^ 1'd1);

assign xor_ln108_23_fu_2726_p2 = (tmp_231_fu_2574_p3 ^ 1'd1);

assign xor_ln108_24_fu_2750_p2 = (or_ln108_36_fu_2744_p2 ^ 1'd1);

assign xor_ln108_25_fu_2845_p2 = (tmp_239_fu_2837_p3 ^ 1'd1);

assign xor_ln108_26_fu_2907_p2 = (tmp_240_fu_2857_p3 ^ 1'd1);

assign xor_ln108_27_fu_2933_p2 = (select_ln108_20_fu_2899_p3 ^ 1'd1);

assign xor_ln108_28_fu_2945_p2 = (tmp_236_fu_2793_p3 ^ 1'd1);

assign xor_ln108_29_fu_2969_p2 = (or_ln108_37_fu_2963_p2 ^ 1'd1);

assign xor_ln108_2_fu_1838_p2 = (select_ln108_fu_1804_p3 ^ 1'd1);

assign xor_ln108_30_fu_3064_p2 = (tmp_244_fu_3056_p3 ^ 1'd1);

assign xor_ln108_31_fu_3126_p2 = (tmp_245_fu_3076_p3 ^ 1'd1);

assign xor_ln108_32_fu_3152_p2 = (select_ln108_24_fu_3118_p3 ^ 1'd1);

assign xor_ln108_33_fu_3164_p2 = (tmp_241_fu_3012_p3 ^ 1'd1);

assign xor_ln108_34_fu_3188_p2 = (or_ln108_38_fu_3182_p2 ^ 1'd1);

assign xor_ln108_35_fu_3283_p2 = (tmp_249_fu_3275_p3 ^ 1'd1);

assign xor_ln108_36_fu_3345_p2 = (tmp_250_fu_3295_p3 ^ 1'd1);

assign xor_ln108_37_fu_3371_p2 = (select_ln108_28_fu_3337_p3 ^ 1'd1);

assign xor_ln108_38_fu_3383_p2 = (tmp_246_fu_3231_p3 ^ 1'd1);

assign xor_ln108_39_fu_3407_p2 = (or_ln108_39_fu_3401_p2 ^ 1'd1);

assign xor_ln108_3_fu_1850_p2 = (tmp_200_fu_1698_p3 ^ 1'd1);

assign xor_ln108_40_fu_3502_p2 = (tmp_254_fu_3494_p3 ^ 1'd1);

assign xor_ln108_41_fu_3564_p2 = (tmp_255_fu_3514_p3 ^ 1'd1);

assign xor_ln108_42_fu_3590_p2 = (select_ln108_32_fu_3556_p3 ^ 1'd1);

assign xor_ln108_43_fu_3602_p2 = (tmp_251_fu_3450_p3 ^ 1'd1);

assign xor_ln108_44_fu_3626_p2 = (or_ln108_40_fu_3620_p2 ^ 1'd1);

assign xor_ln108_45_fu_3721_p2 = (tmp_259_fu_3713_p3 ^ 1'd1);

assign xor_ln108_46_fu_3783_p2 = (tmp_260_fu_3733_p3 ^ 1'd1);

assign xor_ln108_47_fu_3809_p2 = (select_ln108_36_fu_3775_p3 ^ 1'd1);

assign xor_ln108_48_fu_3821_p2 = (tmp_256_fu_3669_p3 ^ 1'd1);

assign xor_ln108_49_fu_3845_p2 = (or_ln108_41_fu_3839_p2 ^ 1'd1);

assign xor_ln108_4_fu_1874_p2 = (or_ln108_32_fu_1868_p2 ^ 1'd1);

assign xor_ln108_50_fu_3940_p2 = (tmp_264_fu_3932_p3 ^ 1'd1);

assign xor_ln108_51_fu_4002_p2 = (tmp_265_fu_3952_p3 ^ 1'd1);

assign xor_ln108_52_fu_4028_p2 = (select_ln108_40_fu_3994_p3 ^ 1'd1);

assign xor_ln108_53_fu_4040_p2 = (tmp_261_fu_3888_p3 ^ 1'd1);

assign xor_ln108_54_fu_4064_p2 = (or_ln108_42_fu_4058_p2 ^ 1'd1);

assign xor_ln108_55_fu_4159_p2 = (tmp_269_fu_4151_p3 ^ 1'd1);

assign xor_ln108_56_fu_4221_p2 = (tmp_270_fu_4171_p3 ^ 1'd1);

assign xor_ln108_57_fu_4247_p2 = (select_ln108_44_fu_4213_p3 ^ 1'd1);

assign xor_ln108_58_fu_4259_p2 = (tmp_266_fu_4107_p3 ^ 1'd1);

assign xor_ln108_59_fu_4283_p2 = (or_ln108_43_fu_4277_p2 ^ 1'd1);

assign xor_ln108_5_fu_1969_p2 = (tmp_211_fu_1961_p3 ^ 1'd1);

assign xor_ln108_60_fu_4378_p2 = (tmp_274_fu_4370_p3 ^ 1'd1);

assign xor_ln108_61_fu_4440_p2 = (tmp_275_fu_4390_p3 ^ 1'd1);

assign xor_ln108_62_fu_4466_p2 = (select_ln108_48_fu_4432_p3 ^ 1'd1);

assign xor_ln108_63_fu_4478_p2 = (tmp_271_fu_4326_p3 ^ 1'd1);

assign xor_ln108_64_fu_4502_p2 = (or_ln108_44_fu_4496_p2 ^ 1'd1);

assign xor_ln108_65_fu_4597_p2 = (tmp_279_fu_4589_p3 ^ 1'd1);

assign xor_ln108_66_fu_4659_p2 = (tmp_280_fu_4609_p3 ^ 1'd1);

assign xor_ln108_67_fu_4685_p2 = (select_ln108_52_fu_4651_p3 ^ 1'd1);

assign xor_ln108_68_fu_4697_p2 = (tmp_276_fu_4545_p3 ^ 1'd1);

assign xor_ln108_69_fu_4721_p2 = (or_ln108_45_fu_4715_p2 ^ 1'd1);

assign xor_ln108_6_fu_2031_p2 = (tmp_215_fu_1981_p3 ^ 1'd1);

assign xor_ln108_70_fu_4816_p2 = (tmp_284_fu_4808_p3 ^ 1'd1);

assign xor_ln108_71_fu_4878_p2 = (tmp_285_fu_4828_p3 ^ 1'd1);

assign xor_ln108_72_fu_4904_p2 = (select_ln108_56_fu_4870_p3 ^ 1'd1);

assign xor_ln108_73_fu_4916_p2 = (tmp_281_fu_4764_p3 ^ 1'd1);

assign xor_ln108_74_fu_4940_p2 = (or_ln108_46_fu_4934_p2 ^ 1'd1);

assign xor_ln108_75_fu_5035_p2 = (tmp_289_fu_5027_p3 ^ 1'd1);

assign xor_ln108_76_fu_5097_p2 = (tmp_290_fu_5047_p3 ^ 1'd1);

assign xor_ln108_77_fu_5123_p2 = (select_ln108_60_fu_5089_p3 ^ 1'd1);

assign xor_ln108_78_fu_5135_p2 = (tmp_286_fu_4983_p3 ^ 1'd1);

assign xor_ln108_79_fu_5159_p2 = (or_ln108_47_fu_5153_p2 ^ 1'd1);

assign xor_ln108_7_fu_2057_p2 = (select_ln108_4_fu_2023_p3 ^ 1'd1);

assign xor_ln108_8_fu_2069_p2 = (tmp_208_fu_1917_p3 ^ 1'd1);

assign xor_ln108_9_fu_2093_p2 = (or_ln108_33_fu_2087_p2 ^ 1'd1);

assign xor_ln108_fu_1750_p2 = (tmp_203_fu_1742_p3 ^ 1'd1);

assign zext_ln102_fu_1230_p1 = select_ln103_fu_1222_p3;

assign zext_ln108_10_fu_3922_p1 = tmp_262_fu_3906_p3;

assign zext_ln108_11_fu_4141_p1 = tmp_267_fu_4125_p3;

assign zext_ln108_12_fu_4360_p1 = tmp_272_fu_4344_p3;

assign zext_ln108_13_fu_4579_p1 = tmp_277_fu_4563_p3;

assign zext_ln108_14_fu_4798_p1 = tmp_282_fu_4782_p3;

assign zext_ln108_15_fu_5017_p1 = tmp_287_fu_5001_p3;

assign zext_ln108_16_fu_1264_p1 = tmp_s_fu_1256_p3;

assign zext_ln108_1_fu_1951_p1 = tmp_209_fu_1935_p3;

assign zext_ln108_2_fu_2170_p1 = tmp_217_fu_2154_p3;

assign zext_ln108_3_fu_2389_p1 = tmp_225_fu_2373_p3;

assign zext_ln108_4_fu_2608_p1 = tmp_232_fu_2592_p3;

assign zext_ln108_5_fu_2827_p1 = tmp_237_fu_2811_p3;

assign zext_ln108_6_fu_3046_p1 = tmp_242_fu_3030_p3;

assign zext_ln108_7_fu_3265_p1 = tmp_247_fu_3249_p3;

assign zext_ln108_8_fu_3484_p1 = tmp_252_fu_3468_p3;

assign zext_ln108_9_fu_3703_p1 = tmp_257_fu_3687_p3;

assign zext_ln108_fu_1732_p1 = tmp_201_fu_1716_p3;

always @ (posedge ap_clk) begin
    zext_ln108_16_reg_5218[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln108_16_reg_5218_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_9_VITIS_LOOP_103_10
