

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.645 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|    120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U502  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_28_fu_150_p2          |         +|   0|  0|  10|           3|           1|
    |icmp_ln31_fu_144_p2     |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln33_fu_184_p2     |      icmp|   0|  0|  32|          25|           1|
    |d_activation_fu_190_p3  |    select|   0|  0|  19|           1|          19|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  73|          32|          25|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_26_fu_64          |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    7|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i_26_fu_64      |  3|   0|    3|          0|
    |output_5_fu_80  |  1|   0|   18|         17|
    |output_6_fu_76  |  1|   0|   18|         17|
    |output_7_fu_72  |  1|   0|   18|         17|
    |output_8_fu_68  |  1|   0|   18|         17|
    +----------------+---+----+-----+-----------+
    |Total           |  9|   0|   77|         68|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|net_load_reload              |   in|   25|     ap_none|                              net_load_reload|        scalar|
|net_1_load_reload            |   in|   25|     ap_none|                            net_1_load_reload|        scalar|
|net_2_load_reload            |   in|   25|     ap_none|                            net_2_load_reload|        scalar|
|net_3_load_reload            |   in|   25|     ap_none|                            net_3_load_reload|        scalar|
|output_load_out              |  out|   18|      ap_vld|                              output_load_out|       pointer|
|output_load_out_ap_vld       |  out|    1|      ap_vld|                              output_load_out|       pointer|
|output_10_load_out           |  out|   18|      ap_vld|                           output_10_load_out|       pointer|
|output_10_load_out_ap_vld    |  out|    1|      ap_vld|                           output_10_load_out|       pointer|
|output_13_load_1_out         |  out|   18|      ap_vld|                         output_13_load_1_out|       pointer|
|output_13_load_1_out_ap_vld  |  out|    1|      ap_vld|                         output_13_load_1_out|       pointer|
|output_16_load_out           |  out|   18|      ap_vld|                           output_16_load_out|       pointer|
|output_16_load_out_ap_vld    |  out|    1|      ap_vld|                           output_16_load_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+

