# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_sram_16_32_time_impl.v" \
"../../../../../assignment4_1.srcs/sim_1/new/test_sram.v" \

# Do not sort compile order
nosort
