TimeQuest Timing Analyzer report for dp_mod
Fri Mar 07 11:25:10 2025
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock_m'
 14. Slow 1200mV 85C Model Hold: 'clock_m'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clock_m'
 23. Slow 1200mV 0C Model Hold: 'clock_m'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clock_m'
 31. Fast 1200mV 0C Model Hold: 'clock_m'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; dp_mod                                                           ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C7                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   0.7%      ;
;     Processor 4            ;   0.6%      ;
;     Processors 5-12        ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; sdc/dp_mod.sdc ; OK     ; Fri Mar 07 11:25:07 2025 ;
+----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clock_m    ; Base ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 114.3 MHz ; 114.3 MHz       ; clock_m    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clock_m ; -0.749 ; -3.510           ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clock_m ; 0.347 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+-------+---------------------------------+
; Clock   ; Slack ; End Point TNS                   ;
+---------+-------+---------------------------------+
; clock_m ; 3.497 ; 0.000                           ;
+---------+-------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_m'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.749 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 8.270      ;
; -0.564 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 8.085      ;
; -0.508 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 8.029      ;
; -0.418 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.939      ;
; -0.347 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.868      ;
; -0.323 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.844      ;
; -0.254 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.775      ;
; -0.211 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.732      ;
; -0.080 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.601      ;
; -0.056 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.577      ;
; 0.015  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.506      ;
; 0.061  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 7.458      ;
; 0.071  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.450      ;
; 0.135  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 7.410      ;
; 0.138  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[2]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.383      ;
; 0.166  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.355      ;
; 0.176  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 7.360      ;
; 0.183  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[3]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.338      ;
; 0.195  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 7.334      ;
; 0.214  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 7.305      ;
; 0.263  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 7.255      ;
; 0.296  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 7.249      ;
; 0.302  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 7.217      ;
; 0.316  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 7.202      ;
; 0.319  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.202      ;
; 0.331  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[1]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.190      ;
; 0.347  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 7.187      ;
; 0.361  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 7.175      ;
; 0.364  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 7.155      ;
; 0.368  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 7.161      ;
; 0.376  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 7.169      ;
; 0.392  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 7.144      ;
; 0.400  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 7.134      ;
; 0.407  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.114      ;
; 0.410  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 7.110      ;
; 0.413  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 7.105      ;
; 0.417  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 7.119      ;
; 0.436  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 7.093      ;
; 0.437  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 7.099      ;
; 0.446  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 7.099      ;
; 0.463  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 7.057      ;
; 0.463  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 7.056      ;
; 0.469  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 7.052      ;
; 0.487  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.258     ; 7.051      ;
; 0.487  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 7.032      ;
; 0.497  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 7.037      ;
; 0.507  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 7.029      ;
; 0.518  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 7.022      ;
; 0.518  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 7.011      ;
; 0.530  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.273     ; 6.993      ;
; 0.537  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 7.008      ;
; 0.542  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 6.994      ;
; 0.543  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.975      ;
; 0.556  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 6.963      ;
; 0.560  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 6.960      ;
; 0.564  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.954      ;
; 0.568  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.953      ;
; 0.578  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 6.958      ;
; 0.583  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.273     ; 6.940      ;
; 0.592  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.258     ; 6.946      ;
; 0.592  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.929      ;
; 0.597  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 6.932      ;
; 0.599  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 6.920      ;
; 0.602  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 6.934      ;
; 0.621  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 6.908      ;
; 0.627  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.907      ;
; 0.660  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.270     ; 6.866      ;
; 0.661  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.860      ;
; 0.663  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.871      ;
; 0.678  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 6.858      ;
; 0.680  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.273     ; 6.843      ;
; 0.690  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 6.830      ;
; 0.690  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 6.839      ;
; 0.704  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.817      ;
; 0.714  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.260     ; 6.822      ;
; 0.720  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 6.800      ;
; 0.722  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.291     ; 6.783      ;
; 0.725  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.793      ;
; 0.728  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 6.791      ;
; 0.733  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.267     ; 6.796      ;
; 0.754  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 6.765      ;
; 0.769  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.291     ; 6.736      ;
; 0.777  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.741      ;
; 0.778  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[0]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.743      ;
; 0.793  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 6.726      ;
; 0.804  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.714      ;
; 0.810  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.273     ; 6.713      ;
; 0.828  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.706      ;
; 0.833  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.688      ;
; 0.836  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.273     ; 6.687      ;
; 0.842  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.676      ;
; 0.859  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.662      ;
; 0.861  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.657      ;
; 0.872  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.291     ; 6.633      ;
; 0.878  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.277     ; 6.641      ;
; 0.881  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 6.639      ;
; 0.898  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.275     ; 6.623      ;
; 0.901  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.270     ; 6.625      ;
; 0.924  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.276     ; 6.596      ;
; 0.927  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.278     ; 6.591      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_m'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[8]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.435      ; 1.004      ;
; 0.373 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.034      ;
; 0.374 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[11] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.435      ; 1.031      ;
; 0.374 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[12] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.435      ; 1.031      ;
; 0.378 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[0]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.435      ; 1.035      ;
; 0.382 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.037      ;
; 0.389 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.437      ; 1.048      ;
; 0.394 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.454      ; 1.070      ;
; 0.401 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.062      ;
; 0.405 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[6]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.057      ;
; 0.408 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.069      ;
; 0.412 ; id_data_r[1]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][1]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.098      ; 0.696      ;
; 0.417 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[11] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.437      ; 1.076      ;
; 0.421 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.437      ; 1.080      ;
; 0.421 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.073      ;
; 0.422 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[6]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.077      ;
; 0.427 ; dp_mod:DP1|b1_id_data_delayed_r[0][4]                ; dp_mod:DP1|b1_id_data_delayed_r[1][4]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; dp_mod:DP1|b4_delayed_val_data_r[0]                  ; dp_mod:DP1|b4_delayed_val_data_r[1]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; dp_mod:DP1|b3_mult_res_r[15]                         ; od_data_r[15]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; dp_mod:DP1|b3_mult_res_r[12]                         ; od_data_r[12]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; dp_mod:DP1|b1_id_data_delayed_r[0][0]                ; dp_mod:DP1|b1_id_data_delayed_r[1][0]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; id_data_r[6]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][6]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; dp_mod:DP1|b4_delayed_val_data_r[6]                  ; val_out_r                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b4_delayed_val_data_r[3]                  ; dp_mod:DP1|b4_delayed_val_data_r[4]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b4_delayed_val_data_r[2]                  ; dp_mod:DP1|b4_delayed_val_data_r[3]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b4_delayed_val_data_r[1]                  ; dp_mod:DP1|b4_delayed_val_data_r[2]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b3_mult_res_r[9]                          ; od_data_r[9]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b3_mult_res_r[8]                          ; od_data_r[8]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b3_mult_res_r[5]                          ; od_data_r[5]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b3_mult_res_r[2]                          ; od_data_r[2]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b3_mult_res_r[0]                          ; od_data_r[0]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b1_mult_res_r[3]                          ; dp_mod:DP1|b1_mult_res_added_r[3]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b1_mult_res_r[5]                          ; dp_mod:DP1|b1_mult_res_added_r[5]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; id_data_r[4]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][4]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; id_data_r[8]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][8]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; dp_mod:DP1|b1_id_data_delayed_r[0][9]                ; dp_mod:DP1|b1_id_data_delayed_r[1][9]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; id_data_r[9]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][9]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; id_data_r[10]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][10]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; id_data_r[11]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][11]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; dp_mod:DP1|b4_delayed_val_data_r[5]                  ; dp_mod:DP1|b4_delayed_val_data_r[6]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; dp_mod:DP1|b3_mult_res_r[14]                         ; od_data_r[14]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; dp_mod:DP1|b1_mult_res_r[7]                          ; dp_mod:DP1|b1_mult_res_added_r[7]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; id_data_r[2]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][2]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; id_data_r[3]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][3]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; id_data_r[5]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][5]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; dp_mod:DP1|b1_id_data_delayed_r[0][8]                ; dp_mod:DP1|b1_id_data_delayed_r[1][8]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; dp_mod:DP1|b1_id_data_delayed_r[0][13]               ; dp_mod:DP1|b1_id_data_delayed_r[1][13]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; id_data_r[13]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][13]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; dp_mod:DP1|b1_id_data_delayed_r[0][14]               ; dp_mod:DP1|b1_id_data_delayed_r[1][14]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; id_data_r[14]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][14]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; dp_mod:DP1|b1_id_data_delayed_r[0][15]               ; dp_mod:DP1|b1_id_data_delayed_r[1][15]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; dp_mod:DP1|b1_mult_res_r[4]                          ; dp_mod:DP1|b1_mult_res_added_r[4]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.092      ;
; 0.431 ; dp_mod:DP1|b1_id_data_delayed_r[0][2]                ; dp_mod:DP1|b1_id_data_delayed_r[1][2]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; id_data_r[15]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][15]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; id_data_r[7]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][7]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.699      ;
; 0.435 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.087      ;
; 0.442 ; dp_mod:DP1|b2_rst_delayed_r[1]                       ; dp_mod:DP1|dds_mod_dds:dds|b3_delayed_control_r[1]                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.709      ;
; 0.543 ; dp_mod:DP1|b1_mult_res_r[15]                         ; dp_mod:DP1|b1_mult_res_added_r[15]                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.810      ;
; 0.551 ; dp_mod:DP1|b1_id_data_delayed_r[0][5]                ; dp_mod:DP1|b1_id_data_delayed_r[1][5]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; dp_mod:DP1|b3_mult_res_r[10]                         ; od_data_r[10]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; dp_mod:DP1|b1_id_data_delayed_r[0][11]               ; dp_mod:DP1|b1_id_data_delayed_r[1][11]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; dp_mod:DP1|b3_mult_res_r[7]                          ; od_data_r[7]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; dp_mod:DP1|b3_mult_res_r[6]                          ; od_data_r[6]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; dp_mod:DP1|b3_mult_res_r[13]                         ; od_data_r[13]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; dp_mod:DP1|b1_mult_res_r[6]                          ; dp_mod:DP1|b1_mult_res_added_r[6]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; id_data_r[12]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][12]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; dp_mod:DP1|b1_mult_res_r[10]                         ; dp_mod:DP1|b1_mult_res_added_r[10]                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.822      ;
; 0.564 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]            ; dp_mod:DP1|dds_mod_dds:dds|b3_delayed_control_r[0]                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.829      ;
; 0.584 ; dp_mod:DP1|b0_sum_res_r[23]                          ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.077      ; 0.847      ;
; 0.586 ; dp_mod:DP1|b1_id_data_delayed_r[0][10]               ; dp_mod:DP1|b1_id_data_delayed_r[1][10]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.852      ;
; 0.635 ; dp_mod:DP1|b4_delayed_val_data_r[4]                  ; dp_mod:DP1|b4_delayed_val_data_r[5]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; dp_mod:DP1|b1_id_data_delayed_r[0][7]                ; dp_mod:DP1|b1_id_data_delayed_r[1][7]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[2]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[2]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.900      ;
; 0.636 ; id_data_r[0]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][0]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.903      ;
; 0.638 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[8]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[8]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.902      ;
; 0.638 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[7]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[7]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.902      ;
; 0.638 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[6]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[6]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.902      ;
; 0.638 ; dp_mod:DP1|b0_mult_res_r[4]                          ; dp_mod:DP1|b0_sum_res_r[4]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[1]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[1]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.902      ;
; 0.639 ; dp_mod:DP1|b0_mult_res_r[9]                          ; dp_mod:DP1|b0_sum_res_r[9]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[4]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[4]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; dp_mod:DP1|b1_id_data_delayed_r[0][6]                ; dp_mod:DP1|b1_id_data_delayed_r[1][6]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[5]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[5]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.905      ;
; 0.642 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[3]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[3]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.906      ;
; 0.644 ; dp_mod:DP1|b0_mult_res_r[11]                         ; dp_mod:DP1|b0_sum_res_r[11]                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.909      ;
; 0.647 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[12] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.302      ;
; 0.648 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.913      ;
; 0.653 ; dp_mod:DP1|b0_mult_res_r[0]                          ; dp_mod:DP1|b0_sum_res_r[0]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.918      ;
; 0.655 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[0]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[0]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.919      ;
; 0.658 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[12]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[12]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[3]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.320      ;
; 0.659 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[4]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.320      ;
; 0.659 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[15]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[15]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[11]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[11]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[10]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[10]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[17]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[17]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[16]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[16]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[22]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[22]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[20]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[20]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.926      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 124.63 MHz ; 124.63 MHz      ; clock_m    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_m ; -0.024 ; -0.024          ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_m ; 0.355 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; clock_m ; 3.531 ; 0.000                          ;
+---------+-------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.024 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.576      ;
; 0.129  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.423      ;
; 0.192  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.360      ;
; 0.277  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.275      ;
; 0.335  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.217      ;
; 0.388  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.164      ;
; 0.408  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.144      ;
; 0.454  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 7.098      ;
; 0.588  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.964      ;
; 0.590  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.962      ;
; 0.657  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.895      ;
; 0.723  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.829      ;
; 0.737  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.813      ;
; 0.744  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[2]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.808      ;
; 0.800  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[3]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.752      ;
; 0.809  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.233     ; 6.769      ;
; 0.845  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.710      ;
; 0.856  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.694      ;
; 0.874  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.686      ;
; 0.905  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.663      ;
; 0.926  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.622      ;
; 0.928  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.233     ; 6.650      ;
; 0.933  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[1]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.619      ;
; 0.953  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.597      ;
; 0.964  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.591      ;
; 0.975  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.573      ;
; 0.993  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.567      ;
; 1.004  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.546      ;
; 1.020  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.244     ; 6.547      ;
; 1.025  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.233     ; 6.553      ;
; 1.027  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.541      ;
; 1.040  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.246     ; 6.525      ;
; 1.061  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.494      ;
; 1.069  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.244     ; 6.498      ;
; 1.069  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.480      ;
; 1.074  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.474      ;
; 1.076  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.233     ; 6.502      ;
; 1.089  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.246     ; 6.476      ;
; 1.090  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.470      ;
; 1.096  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.454      ;
; 1.105  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.241     ; 6.465      ;
; 1.112  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.443      ;
; 1.115  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.435      ;
; 1.118  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.431      ;
; 1.121  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.447      ;
; 1.141  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.419      ;
; 1.165  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.390      ;
; 1.168  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.244     ; 6.399      ;
; 1.168  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.233     ; 6.410      ;
; 1.169  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.381      ;
; 1.175  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.393      ;
; 1.185  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.363      ;
; 1.188  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.246     ; 6.377      ;
; 1.191  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.238     ; 6.382      ;
; 1.191  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.357      ;
; 1.204  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.241     ; 6.366      ;
; 1.204  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.351      ;
; 1.214  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.341      ;
; 1.215  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.335      ;
; 1.217  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.332      ;
; 1.223  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.332      ;
; 1.233  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.327      ;
; 1.252  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.308      ;
; 1.264  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.304      ;
; 1.277  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.278      ;
; 1.285  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.244     ; 6.282      ;
; 1.286  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.282      ;
; 1.287  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.254     ; 6.270      ;
; 1.299  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.246     ; 6.266      ;
; 1.305  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.246     ; 6.260      ;
; 1.306  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.254      ;
; 1.313  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.242      ;
; 1.317  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.233      ;
; 1.319  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.274     ; 6.218      ;
; 1.322  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[0]  ; clock_m      ; clock_m     ; 8.000        ; -0.259     ; 6.230      ;
; 1.323  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.232      ;
; 1.328  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.221      ;
; 1.334  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.215      ;
; 1.334  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.214      ;
; 1.349  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.201      ;
; 1.352  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.208      ;
; 1.368  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.274     ; 6.169      ;
; 1.383  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.243     ; 6.185      ;
; 1.384  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.166      ;
; 1.387  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.161      ;
; 1.407  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.141      ;
; 1.424  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.131      ;
; 1.425  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.130      ;
; 1.430  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.125      ;
; 1.448  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.246     ; 6.117      ;
; 1.450  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.261     ; 6.100      ;
; 1.453  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.095      ;
; 1.454  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.094      ;
; 1.457  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.098      ;
; 1.467  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.274     ; 6.070      ;
; 1.477  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.262     ; 6.072      ;
; 1.492  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.256     ; 6.063      ;
; 1.503  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.254     ; 6.054      ;
; 1.520  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.263     ; 6.028      ;
; 1.521  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.251     ; 6.039      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[8]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.387      ; 0.943      ;
; 0.373 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.393      ; 0.967      ;
; 0.379 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.385      ; 0.965      ;
; 0.379 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[11] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.387      ; 0.967      ;
; 0.380 ; id_data_r[1]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][1]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.088      ; 0.639      ;
; 0.382 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[12] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.387      ; 0.970      ;
; 0.383 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[0]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.387      ; 0.971      ;
; 0.383 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.390      ; 0.974      ;
; 0.390 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.405      ; 0.996      ;
; 0.395 ; dp_mod:DP1|b3_mult_res_r[15]                         ; od_data_r[15]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; dp_mod:DP1|b3_mult_res_r[12]                         ; od_data_r[12]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; dp_mod:DP1|b3_mult_res_r[9]                          ; od_data_r[9]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; dp_mod:DP1|b3_mult_res_r[5]                          ; od_data_r[5]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; dp_mod:DP1|b3_mult_res_r[2]                          ; od_data_r[2]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; dp_mod:DP1|b3_mult_res_r[0]                          ; od_data_r[0]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.392      ; 0.988      ;
; 0.395 ; dp_mod:DP1|b1_id_data_delayed_r[0][4]                ; dp_mod:DP1|b1_id_data_delayed_r[1][4]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; id_data_r[6]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][6]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; dp_mod:DP1|b4_delayed_val_data_r[6]                  ; val_out_r                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; dp_mod:DP1|b4_delayed_val_data_r[1]                  ; dp_mod:DP1|b4_delayed_val_data_r[2]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; dp_mod:DP1|b4_delayed_val_data_r[0]                  ; dp_mod:DP1|b4_delayed_val_data_r[1]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; dp_mod:DP1|b3_mult_res_r[8]                          ; od_data_r[8]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; dp_mod:DP1|b1_id_data_delayed_r[0][0]                ; dp_mod:DP1|b1_id_data_delayed_r[1][0]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; id_data_r[4]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][4]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; id_data_r[9]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][9]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; id_data_r[11]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][11]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; dp_mod:DP1|b1_id_data_delayed_r[0][14]               ; dp_mod:DP1|b1_id_data_delayed_r[1][14]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; dp_mod:DP1|b1_id_data_delayed_r[0][15]               ; dp_mod:DP1|b1_id_data_delayed_r[1][15]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; dp_mod:DP1|b4_delayed_val_data_r[5]                  ; dp_mod:DP1|b4_delayed_val_data_r[6]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b4_delayed_val_data_r[3]                  ; dp_mod:DP1|b4_delayed_val_data_r[4]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b4_delayed_val_data_r[2]                  ; dp_mod:DP1|b4_delayed_val_data_r[3]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b3_mult_res_r[14]                         ; od_data_r[14]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; dp_mod:DP1|b1_mult_res_r[3]                          ; dp_mod:DP1|b1_mult_res_added_r[3]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b1_mult_res_r[5]                          ; dp_mod:DP1|b1_mult_res_added_r[5]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b1_id_data_delayed_r[0][2]                ; dp_mod:DP1|b1_id_data_delayed_r[1][2]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[2]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][2]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[3]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][3]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b1_id_data_delayed_r[0][8]                ; dp_mod:DP1|b1_id_data_delayed_r[1][8]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[8]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][8]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b1_id_data_delayed_r[0][9]                ; dp_mod:DP1|b1_id_data_delayed_r[1][9]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[10]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][10]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; dp_mod:DP1|b1_id_data_delayed_r[0][13]               ; dp_mod:DP1|b1_id_data_delayed_r[1][13]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[13]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][13]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[14]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][14]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; id_data_r[15]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][15]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; dp_mod:DP1|b1_mult_res_r[7]                          ; dp_mod:DP1|b1_mult_res_added_r[7]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; id_data_r[5]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][5]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; dp_mod:DP1|b1_mult_res_r[4]                          ; dp_mod:DP1|b1_mult_res_added_r[4]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; id_data_r[7]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][7]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[6]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.382      ; 0.983      ;
; 0.400 ; dp_mod:DP1|b2_rst_delayed_r[1]                       ; dp_mod:DP1|dds_mod_dds:dds|b3_delayed_control_r[1]                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.393      ; 0.996      ;
; 0.412 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[11] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.390      ; 1.003      ;
; 0.417 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.390      ; 1.008      ;
; 0.417 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.382      ; 1.000      ;
; 0.421 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[6]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.385      ; 1.007      ;
; 0.427 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.392      ; 1.020      ;
; 0.432 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.382      ; 1.015      ;
; 0.493 ; dp_mod:DP1|b1_mult_res_r[15]                         ; dp_mod:DP1|b1_mult_res_added_r[15]                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.736      ;
; 0.505 ; dp_mod:DP1|b3_mult_res_r[10]                         ; od_data_r[10]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; dp_mod:DP1|b1_id_data_delayed_r[0][5]                ; dp_mod:DP1|b1_id_data_delayed_r[1][5]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; dp_mod:DP1|b3_mult_res_r[7]                          ; od_data_r[7]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; dp_mod:DP1|b3_mult_res_r[6]                          ; od_data_r[6]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; dp_mod:DP1|b1_id_data_delayed_r[0][11]               ; dp_mod:DP1|b1_id_data_delayed_r[1][11]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; dp_mod:DP1|b3_mult_res_r[13]                         ; od_data_r[13]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; id_data_r[12]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][12]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; dp_mod:DP1|b1_mult_res_r[6]                          ; dp_mod:DP1|b1_mult_res_added_r[6]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; dp_mod:DP1|b1_mult_res_r[10]                         ; dp_mod:DP1|b1_mult_res_added_r[10]                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.752      ;
; 0.518 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]            ; dp_mod:DP1|dds_mod_dds:dds|b3_delayed_control_r[0]                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.760      ;
; 0.539 ; dp_mod:DP1|b0_sum_res_r[23]                          ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.069      ; 0.779      ;
; 0.542 ; dp_mod:DP1|b1_id_data_delayed_r[0][10]               ; dp_mod:DP1|b1_id_data_delayed_r[1][10]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.784      ;
; 0.580 ; dp_mod:DP1|b1_id_data_delayed_r[0][7]                ; dp_mod:DP1|b1_id_data_delayed_r[1][7]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; dp_mod:DP1|b4_delayed_val_data_r[4]                  ; dp_mod:DP1|b4_delayed_val_data_r[5]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[2]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[2]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.822      ;
; 0.582 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[7]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[7]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.823      ;
; 0.582 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[1]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[1]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.823      ;
; 0.582 ; id_data_r[0]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][0]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; dp_mod:DP1|b0_mult_res_r[9]                          ; dp_mod:DP1|b0_sum_res_r[9]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[8]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[8]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[6]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[6]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[4]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[4]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; dp_mod:DP1|b0_mult_res_r[4]                          ; dp_mod:DP1|b0_sum_res_r[4]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.826      ;
; 0.587 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[5]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[5]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[3]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[3]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; dp_mod:DP1|b1_id_data_delayed_r[0][6]                ; dp_mod:DP1|b1_id_data_delayed_r[1][6]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.072      ; 0.830      ;
; 0.590 ; dp_mod:DP1|b0_mult_res_r[11]                         ; dp_mod:DP1|b0_sum_res_r[11]                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.833      ;
; 0.600 ; dp_mod:DP1|b0_mult_res_r[0]                          ; dp_mod:DP1|b0_sum_res_r[0]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.841      ;
; 0.601 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[15]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[15]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[11]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[11]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[0]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[0]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[17]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[17]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[12]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[12]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[10]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[10]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[16]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[16]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[22]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[22]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[20]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[20]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[13]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[13]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[19]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[19]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.071      ; 0.849      ;
; 0.622 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[12] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.385      ; 1.208      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clock_m ; 4.008 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_m ; 0.145 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; clock_m ; 3.373 ; 0.000                          ;
+---------+-------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.008 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.750      ;
; 4.022 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.736      ;
; 4.093 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.665      ;
; 4.137 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.621      ;
; 4.154 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.604      ;
; 4.220 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.538      ;
; 4.259 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.499      ;
; 4.278 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.480      ;
; 4.291 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.467      ;
; 4.303 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.452      ;
; 4.318 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.440      ;
; 4.335 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.109     ; 3.448      ;
; 4.339 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.435      ;
; 4.353 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.411      ;
; 4.355 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.403      ;
; 4.363 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.395      ;
; 4.367 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.399      ;
; 4.368 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.387      ;
; 4.390 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[2]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.368      ;
; 4.400 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.109     ; 3.383      ;
; 4.404 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.370      ;
; 4.413 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.340      ;
; 4.418 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.335      ;
; 4.418 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.346      ;
; 4.432 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.334      ;
; 4.432 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.323      ;
; 4.438 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.121     ; 3.333      ;
; 4.439 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.316      ;
; 4.443 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.121     ; 3.328      ;
; 4.464 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.109     ; 3.319      ;
; 4.468 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.306      ;
; 4.471 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.109     ; 3.312      ;
; 4.475 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.299      ;
; 4.476 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.119     ; 3.297      ;
; 4.481 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.119     ; 3.292      ;
; 4.482 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.282      ;
; 4.489 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.265      ;
; 4.489 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.264      ;
; 4.489 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.275      ;
; 4.491 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[3]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.267      ;
; 4.494 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.260      ;
; 4.496 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.270      ;
; 4.500 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.255      ;
; 4.503 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.263      ;
; 4.505 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.116     ; 3.271      ;
; 4.514 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.121     ; 3.257      ;
; 4.515 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.240      ;
; 4.516 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.114     ; 3.262      ;
; 4.536 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.238      ;
; 4.542 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.211      ;
; 4.547 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.109     ; 3.236      ;
; 4.549 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.132     ; 3.211      ;
; 4.550 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.203      ;
; 4.550 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.214      ;
; 4.551 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.223      ;
; 4.552 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.119     ; 3.221      ;
; 4.554 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.132     ; 3.206      ;
; 4.554 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.201      ;
; 4.564 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.202      ;
; 4.565 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.189      ;
; 4.565 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.199      ;
; 4.567 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[1]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.191      ;
; 4.567 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.121     ; 3.204      ;
; 4.575 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.121     ; 3.196      ;
; 4.579 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.187      ;
; 4.581 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.116     ; 3.195      ;
; 4.586 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.169      ;
; 4.599 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.130     ; 3.163      ;
; 4.604 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.160      ;
; 4.605 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.119     ; 3.168      ;
; 4.618 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.136      ;
; 4.618 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.148      ;
; 4.622 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.118     ; 3.152      ;
; 4.624 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.131      ;
; 4.625 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.132     ; 3.135      ;
; 4.625 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.128      ;
; 4.626 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.128      ;
; 4.636 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.128      ;
; 4.650 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a9~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.121     ; 3.121      ;
; 4.650 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.116      ;
; 4.658 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.097      ;
; 4.663 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a0~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[0]  ; clock_m      ; clock_m     ; 8.000        ; -0.134     ; 3.095      ;
; 4.664 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.089      ;
; 4.664 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.091      ;
; 4.666 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[15] ; clock_m      ; clock_m     ; 8.000        ; -0.144     ; 3.082      ;
; 4.671 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a7~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[12] ; clock_m      ; clock_m     ; 8.000        ; -0.144     ; 3.077      ;
; 4.674 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.079      ;
; 4.678 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.132     ; 3.082      ;
; 4.686 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a5~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[10] ; clock_m      ; clock_m     ; 8.000        ; -0.132     ; 3.074      ;
; 4.688 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[6]  ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.078      ;
; 4.696 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[9]  ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.057      ;
; 4.701 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[11] ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.053      ;
; 4.701 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a2~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[4]  ; clock_m      ; clock_m     ; 8.000        ; -0.137     ; 3.054      ;
; 4.714 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a1~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.139     ; 3.039      ;
; 4.714 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a6~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.128     ; 3.050      ;
; 4.722 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[5]  ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.044      ;
; 4.728 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[13] ; clock_m      ; clock_m     ; 8.000        ; -0.130     ; 3.034      ;
; 4.728 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[8]  ; clock_m      ; clock_m     ; 8.000        ; -0.126     ; 3.038      ;
; 4.735 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a12~porta_address_reg0 ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[14] ; clock_m      ; clock_m     ; 8.000        ; -0.130     ; 3.027      ;
; 4.740 ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a3~porta_address_reg0  ; dp_mod:DP1|dds_mod_dds:dds|b3_posproc_data_r[7]  ; clock_m      ; clock_m     ; 8.000        ; -0.138     ; 3.014      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[8]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.472      ;
; 0.157 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.489      ;
; 0.158 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[0]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[12] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.488      ;
; 0.160 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[11] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a14~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.487      ;
; 0.168 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[11] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.497      ;
; 0.170 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.501      ;
; 0.170 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.235      ; 0.509      ;
; 0.173 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.502      ;
; 0.175 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[6]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[6]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.220      ; 0.500      ;
; 0.176 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.508      ;
; 0.180 ; id_data_r[1]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][1]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[5]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.218      ; 0.503      ;
; 0.182 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.513      ;
; 0.188 ; dp_mod:DP1|b4_delayed_val_data_r[6]                  ; val_out_r                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b4_delayed_val_data_r[3]                  ; dp_mod:DP1|b4_delayed_val_data_r[4]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b4_delayed_val_data_r[1]                  ; dp_mod:DP1|b4_delayed_val_data_r[2]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b4_delayed_val_data_r[0]                  ; dp_mod:DP1|b4_delayed_val_data_r[1]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b3_mult_res_r[15]                         ; od_data_r[15]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b3_mult_res_r[12]                         ; od_data_r[12]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b3_mult_res_r[9]                          ; od_data_r[9]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b3_mult_res_r[5]                          ; od_data_r[5]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b3_mult_res_r[2]                          ; od_data_r[2]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b3_mult_res_r[0]                          ; od_data_r[0]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[7]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a10~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.218      ; 0.510      ;
; 0.188 ; dp_mod:DP1|b1_id_data_delayed_r[0][0]                ; dp_mod:DP1|b1_id_data_delayed_r[1][0]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; dp_mod:DP1|b1_id_data_delayed_r[0][4]                ; dp_mod:DP1|b1_id_data_delayed_r[1][4]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; dp_mod:DP1|b4_delayed_val_data_r[2]                  ; dp_mod:DP1|b4_delayed_val_data_r[3]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; dp_mod:DP1|b3_mult_res_r[14]                         ; od_data_r[14]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; dp_mod:DP1|b3_mult_res_r[8]                          ; od_data_r[8]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; id_data_r[4]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][4]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; id_data_r[6]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][6]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; id_data_r[8]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][8]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; id_data_r[9]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][9]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; id_data_r[10]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][10]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; id_data_r[11]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][11]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; dp_mod:DP1|b1_id_data_delayed_r[0][14]               ; dp_mod:DP1|b1_id_data_delayed_r[1][14]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; id_data_r[14]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][14]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; dp_mod:DP1|b1_id_data_delayed_r[0][15]               ; dp_mod:DP1|b1_id_data_delayed_r[1][15]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; dp_mod:DP1|b4_delayed_val_data_r[5]                  ; dp_mod:DP1|b4_delayed_val_data_r[6]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; dp_mod:DP1|b1_mult_res_r[3]                          ; dp_mod:DP1|b1_mult_res_added_r[3]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; dp_mod:DP1|b1_mult_res_r[5]                          ; dp_mod:DP1|b1_mult_res_added_r[5]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; dp_mod:DP1|b1_id_data_delayed_r[0][2]                ; dp_mod:DP1|b1_id_data_delayed_r[1][2]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; id_data_r[2]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][2]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; id_data_r[3]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][3]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; dp_mod:DP1|b1_id_data_delayed_r[0][8]                ; dp_mod:DP1|b1_id_data_delayed_r[1][8]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; dp_mod:DP1|b1_id_data_delayed_r[0][9]                ; dp_mod:DP1|b1_id_data_delayed_r[1][9]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; dp_mod:DP1|b1_id_data_delayed_r[0][13]               ; dp_mod:DP1|b1_id_data_delayed_r[1][13]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; id_data_r[15]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][15]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; dp_mod:DP1|b1_mult_res_r[7]                          ; dp_mod:DP1|b1_mult_res_added_r[7]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; id_data_r[5]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][5]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; id_data_r[13]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][13]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; dp_mod:DP1|b1_mult_res_r[4]                          ; dp_mod:DP1|b1_mult_res_added_r[4]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; id_data_r[7]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][7]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.317      ;
; 0.204 ; dp_mod:DP1|b2_rst_delayed_r[1]                       ; dp_mod:DP1|dds_mod_dds:dds|b3_delayed_control_r[1]                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.330      ;
; 0.246 ; dp_mod:DP1|b3_mult_res_r[10]                         ; od_data_r[10]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; dp_mod:DP1|b1_id_data_delayed_r[0][5]                ; dp_mod:DP1|b1_id_data_delayed_r[1][5]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; dp_mod:DP1|b3_mult_res_r[7]                          ; od_data_r[7]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; dp_mod:DP1|b3_mult_res_r[6]                          ; od_data_r[6]                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; dp_mod:DP1|b1_mult_res_r[15]                         ; dp_mod:DP1|b1_mult_res_added_r[15]                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; dp_mod:DP1|b1_id_data_delayed_r[0][11]               ; dp_mod:DP1|b1_id_data_delayed_r[1][11]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; dp_mod:DP1|b3_mult_res_r[13]                         ; od_data_r[13]                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; id_data_r[12]~_Duplicate_1                           ; dp_mod:DP1|b1_id_data_delayed_r[0][12]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; dp_mod:DP1|b1_mult_res_r[6]                          ; dp_mod:DP1|b1_mult_res_added_r[6]                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; dp_mod:DP1|b1_mult_res_r[10]                         ; dp_mod:DP1|b1_mult_res_added_r[10]                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.375      ;
; 0.255 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]            ; dp_mod:DP1|dds_mod_dds:dds|b3_delayed_control_r[0]                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.378      ;
; 0.256 ; dp_mod:DP1|b1_id_data_delayed_r[0][10]               ; dp_mod:DP1|b1_id_data_delayed_r[1][10]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.380      ;
; 0.259 ; dp_mod:DP1|b0_sum_res_r[23]                          ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.037      ; 0.380      ;
; 0.274 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[12] ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a15~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.220      ; 0.598      ;
; 0.287 ; dp_mod:DP1|b4_delayed_val_data_r[4]                  ; dp_mod:DP1|b4_delayed_val_data_r[5]                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; id_data_r[0]~_Duplicate_1                            ; dp_mod:DP1|b1_id_data_delayed_r[0][0]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; dp_mod:DP1|b1_id_data_delayed_r[0][7]                ; dp_mod:DP1|b1_id_data_delayed_r[1][7]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[2]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[2]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[7]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[7]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[4]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[4]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[1]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[1]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[8]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[8]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[6]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[6]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[3]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[3]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[5]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[5]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; dp_mod:DP1|b0_mult_res_r[4]                          ; dp_mod:DP1|b0_sum_res_r[4]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; dp_mod:DP1|b1_id_data_delayed_r[0][6]                ; dp_mod:DP1|b1_id_data_delayed_r[1][6]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; dp_mod:DP1|b0_mult_res_r[9]                          ; dp_mod:DP1|b0_sum_res_r[9]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.417      ;
; 0.295 ; dp_mod:DP1|b0_mult_res_r[11]                         ; dp_mod:DP1|b0_sum_res_r[11]                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[0]             ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[0]                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; dp_mod:DP1|b0_mult_res_r[0]                          ; dp_mod:DP1|b0_sum_res_r[0]                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[23]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.420      ;
; 0.301 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[4]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a8~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.632      ;
; 0.301 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[8]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a4~porta_address_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.235      ; 0.640      ;
; 0.301 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[11]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[11]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[10]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[10]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[3]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a11~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.634      ;
; 0.302 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[12]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[12]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; dp_mod:DP1|dds_mod_dds:dds|b1_preproc_rom_addr_r[3]  ; dp_mod:DP1|dds_mod_dds:dds|dds_mod_dds_rom:sine_wave_rom|altsyncram:rom_rtl_0|altsyncram_3p71:auto_generated|ram_block1a13~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.632      ;
; 0.303 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[20]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[20]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[17]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[17]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[16]            ; dp_mod:DP1|dds_mod_dds:dds|b0_accum_r[16]                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.426      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.749 ; 0.145 ; N/A      ; N/A     ; 3.373               ;
;  clock_m         ; -0.749 ; 0.145 ; N/A      ; N/A     ; 3.373               ;
; Design-wide TNS  ; -3.51  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_m         ; -3.510 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; od_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; od_data[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oc_val_data   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ic_rst                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ic_fm_am                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ic_val_data             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_frec_por[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_am[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_data[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; id_im_fm[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; od_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; od_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; od_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; od_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; od_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; od_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; od_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; od_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oc_val_data   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; od_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; od_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; od_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; od_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; od_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; od_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; od_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; od_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oc_val_data   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; od_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; od_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; od_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; od_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; od_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; od_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; od_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; od_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oc_val_data   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_m    ; clock_m  ; 3857     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_m    ; clock_m  ; 3857     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 75    ; 75   ;
; Unconstrained Input Port Paths  ; 91    ; 91   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+---------------------------------------+
; Clock Status Summary                  ;
+--------+---------+------+-------------+
; Target ; Clock   ; Type ; Status      ;
+--------+---------+------+-------------+
; clk    ; clock_m ; Base ; Constrained ;
+--------+---------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; ic_fm_am        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ic_rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ic_val_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oc_val_data ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; ic_fm_am        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ic_rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ic_val_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_data[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_frec_por[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_am[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; id_im_fm[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oc_val_data ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; od_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Fri Mar 07 11:24:50 2025
Info: Command: quartus_sta dp_mod -c dp_mod
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdc/dp_mod.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clock_m (Rise) to clock_m (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.749              -3.510 clock_m 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 clock_m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.497               0.000 clock_m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clock_m (Rise) to clock_m (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.024              -0.024 clock_m 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 clock_m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.531               0.000 clock_m 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clock_m (Rise) to clock_m (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 4.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.008               0.000 clock_m 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 clock_m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.373               0.000 clock_m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 841 megabytes
    Info: Processing ended: Fri Mar 07 11:25:10 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:03


