{"componentChunkName":"component---src-templates-blog-post-js","path":"/announcements/guidelines-for-sharing-fpga-designs-published/","result":{"data":{"contentfulBlogPost":{"id":"12ae5b94-e9b0-5e4f-98e8-3edfc364fc0d","title":"Guidelines for sharing FPGA designs published","date":"2021-10-03","sidebarGallery":null,"oshwaAuthor":{"displayName":"Javier Serrano"},"body":{"raw":"{\"data\":{},\"content\":[{\"data\":{},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"OSHWA is concerned with all types of hardware designs. This includes designs which target Field Programmable Gate Arrays (FPGAs), typically expressed using Hardware Description Languages (HDLs) like VHDL, Verilog and SystemVerilog.\",\"nodeType\":\"text\"}],\"nodeType\":\"paragraph\"},{\"data\":{},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"While finding a place on the Web to host your HDL code is straight-forward, reusability of these designs has in some cases suffered from a number of issues. These include absence of ancillary files, lack of high-quality testbenches and documentation, awkward licensing choices and publishing of all-rights-reserved code automatically generated by the tools provided by FPGA vendors.\",\"nodeType\":\"text\"}],\"nodeType\":\"paragraph\"},{\"data\":{},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"OSHWA has teamed up with the \",\"nodeType\":\"text\"},{\"data\":{\"uri\":\"https://www.fossi-foundation.org/\"},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"FOSSi Foundation\",\"nodeType\":\"text\"}],\"nodeType\":\"hyperlink\"},{\"data\":{},\"marks\":[],\"value\":\" to provide \",\"nodeType\":\"text\"},{\"data\":{\"uri\":\"https://www.oshwa.org/best-practices-for-sharing-fpga-designs/\"},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"a set of guidelines\",\"nodeType\":\"text\"}],\"nodeType\":\"hyperlink\"},{\"data\":{},\"marks\":[],\"value\":\" to help designers share HDL code efficiently. For those of you who are starting with FPGA design, the \",\"nodeType\":\"text\"},{\"data\":{\"uri\":\"https://www.oshwa.org/best-practices-for-sharing-fpga-designs/\"},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"document\",\"nodeType\":\"text\"}],\"nodeType\":\"hyperlink\"},{\"data\":{},\"marks\":[],\"value\":\" provides an introduction and a short section on nomenclature before moving on to the best practices proper. These guidelines may become the basis for an HDL certification program in the future. For the time being, we hope they are useful to all FPGA designers and we invite you to post questions and comments in the \",\"nodeType\":\"text\"},{\"data\":{\"uri\":\"https://community.oshwa.org/\"},\"content\":[{\"data\":{},\"marks\":[],\"value\":\"forums\",\"nodeType\":\"text\"}],\"nodeType\":\"hyperlink\"},{\"data\":{},\"marks\":[],\"value\":\" to help us make them better.\",\"nodeType\":\"text\"}],\"nodeType\":\"paragraph\"}],\"nodeType\":\"document\"}","references":[]}}},"pageContext":{"id":"12ae5b94-e9b0-5e4f-98e8-3edfc364fc0d","title":"Guidelines for sharing FPGA designs published"}},"staticQueryHashes":["3016634669","3649515864"],"slicesMap":{}}