project_new de10-nano-picorv32-wb-soc_0 -overwrite
set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEBA6U23I7
set_global_assignment -name TOP_LEVEL_ENTITY de10_nano_picorv32_wb_soc
set_global_assignment -name VERILOG_FILE src/altera_clkgen_0/wrapped_altpll.v
set_global_assignment -name VERILOG_FILE src/altera_clkgen_0/altpll_wb_clkgen.v
set_global_assignment -name VERILOG_FILE src/altera_clkgen_0/wrapped_altera_pll.v
set_global_assignment -name VERILOG_FILE src/altera_clkgen_0/altera_pll_wb_clkgen.v
set_global_assignment -name VERILOG_FILE src/gpio_0/gpio.v
set_global_assignment -name VERILOG_FILE src/or1k_bootloaders_0.9/wb_bootrom.v
set_global_assignment -name VERILOG_FILE src/picorv32_0/axi4_memory.v
set_global_assignment -name VERILOG_FILE src/picorv32_0/picorv32.v
set_global_assignment -name VERILOG_FILE src/picorv32_0/picorv32_top.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
set_global_assignment -name VERILOG_FILE src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
set_global_assignment -name VERILOG_FILE src/verilog-arbiter_0-r1/src/arbiter.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v
set_global_assignment -name VERILOG_FILE src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v
set_global_assignment -name VERILOG_FILE src/wb_spimemio_0/wb_spimemio.v
set_global_assignment -name VERILOG_FILE src/wb_spimemio_0/spiflash.v
set_global_assignment -name VERILOG_FILE src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v
set_global_assignment -name VERILOG_FILE src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v
set_global_assignment -name VERILOG_FILE src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v
set_global_assignment -name VERILOG_FILE src/wb_intercon_1.0/rtl/verilog/wb_mux.v
set_global_assignment -name VERILOG_FILE src/wb_ram_1.0/rtl/verilog/wb_ram.v
set_global_assignment -name VERILOG_FILE src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v
set_global_assignment -name VERILOG_FILE src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v
set_global_assignment -name VERILOG_FILE src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v
source src/de10-nano-picorv32-wb-soc_0/data/de10-nano-pinmap.tcl
source src/de10-nano-picorv32-wb-soc_0/data/options.tcl
set_global_assignment -name SDC_FILE src/de10-nano-picorv32-wb-soc_0/data/de10-nano.sdc
set_global_assignment -name SEARCH_PATH src/or1k_bootloaders_0.9
set_global_assignment -name SEARCH_PATH src/riscv-nmon_0
set_global_assignment -name SEARCH_PATH src/uart16550_1.5.5-r1/rtl/verilog
set_global_assignment -name SEARCH_PATH src/verilog_utils_0
set_global_assignment -name SEARCH_PATH src/wb_common_0
set_global_assignment -name SEARCH_PATH src/picorv32-wb-soc_0/rtl/verilog/wb_intercon
