# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do sinais_e_variaveis_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/sinais_e_variaveis.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sinais_e_variaveis
# -- Compiling architecture arch of sinais_e_variaveis
# 
vcom -reportprogress 300 -work work C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex1
# -- Compiling architecture arch of ex1
vcom -reportprogress 300 -work work C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex1_tb
# -- Compiling architecture test of ex1_tb
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(16): near "signal": expecting END
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(17): (vcom-1294) Declaration with designator "signal_out" already exists in this region.
# ** =====> Prior declaration of "signal_out" is at C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(13).
# 
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(17): (vcom-1294) Declaration with designator "var_out" already exists in this region.
# ** =====> Prior declaration of "var_out" is at C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(14).
# 
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(24): (vcom-1484) Unknown formal identifier "clk".
# 
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(25): (vcom-1484) Unknown formal identifier "rst".
# 
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(26): (vcom-1484) Unknown formal identifier "signal_out".
# 
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(27): (vcom-1484) Unknown formal identifier "var_out".
# 
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(32): Cannot drive signal 'rst' of mode IN.
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(34): Cannot drive signal 'rst' of mode IN.
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(40): Cannot drive signal 'clk' of mode IN.
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(42): Cannot drive signal 'clk' of mode IN.
# ** Error: C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd(45): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex1
# -- Compiling architecture arch of ex1
vcom -reportprogress 300 -work work C:/Users/DAELN/Downloads/laboratorios-logica-reconfiguravel/sinais_e_variaveis/ex1_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex1_tb
# -- Compiling architecture test of ex1_tb
vsim rtl_work.ex1_tb(test)
# vsim rtl_work.ex1_tb(test) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.ex1_tb(test)
# Loading rtl_work.ex1(arch)
add wave -r /*
run for 1 us
# ** Error: (vsim-4001) Incorrect number of arguments.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run 1 us
