Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 20 15:06:21 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_uart_rx_timing_summary_routed.rpt -pb my_uart_rx_timing_summary_routed.pb -rpx my_uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : my_uart_rx
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (170)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_FSM_uut/current_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (170)
--------------------------------------------------
 There are 170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  178          inf        0.000                      0                  178           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 6.134ns (44.423%)  route 7.674ns (55.577%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X43Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.470 f  my_S2P_uut/P_DATA_reg[3]/Q
                         net (fo=1, routed)           1.134     6.604    p_data[3]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.728 f  digit_inferred_i_1/O
                         net (fo=7, routed)           0.772     7.500    uut/DIGIT[3]
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.624 f  uut/AN[2]_INST_0/O
                         net (fo=1, routed)           2.658    10.282    RX_DATA_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526    13.808 f  RX_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.808    RX_DATA[2]
    V16                                                               f  RX_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.598ns  (logic 6.139ns (45.144%)  route 7.460ns (54.856%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X43Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.470 f  my_S2P_uut/P_DATA_reg[3]/Q
                         net (fo=1, routed)           1.134     6.604    p_data[3]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.728 f  digit_inferred_i_1/O
                         net (fo=7, routed)           0.512     7.240    uut/DIGIT[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.364 r  uut/AN[1]_INST_0/O
                         net (fo=1, routed)           2.704    10.068    RX_DATA_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    13.598 r  RX_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.598    RX_DATA[1]
    W16                                                               r  RX_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.339ns  (logic 6.448ns (48.342%)  route 6.891ns (51.658%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X43Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.470 f  my_S2P_uut/P_DATA_reg[3]/Q
                         net (fo=1, routed)           1.134     6.604    p_data[3]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.728 f  digit_inferred_i_1/O
                         net (fo=7, routed)           0.772     7.500    uut/DIGIT[3]
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.148     7.648 r  uut/AN[3]_INST_0/O
                         net (fo=1, routed)           1.875     9.523    RX_DATA_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.816    13.339 r  RX_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.339    RX_DATA[3]
    T10                                                               r  RX_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.228ns  (logic 6.497ns (49.117%)  route 6.731ns (50.883%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X42Y40         LDCE (SetClr_ldce_CLR_Q)     0.898     5.483 f  my_S2P_uut/P_DATA_reg[2]/Q
                         net (fo=1, routed)           0.859     6.342    p_data[2]
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.466 f  digit_inferred_i_2/O
                         net (fo=7, routed)           0.746     7.212    uut/DIGIT[2]
    SLICE_X43Y40         LUT4 (Prop_lut4_I3_O)        0.152     7.364 r  uut/AN[5]_INST_0/O
                         net (fo=1, routed)           2.016     9.380    RX_DATA_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.848    13.228 r  RX_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.228    RX_DATA[5]
    Y14                                                               r  RX_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.989ns  (logic 6.246ns (48.083%)  route 6.744ns (51.917%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X43Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.470 f  my_S2P_uut/P_DATA_reg[3]/Q
                         net (fo=1, routed)           1.134     6.604    p_data[3]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.728 f  digit_inferred_i_1/O
                         net (fo=7, routed)           0.770     7.498    uut/DIGIT[3]
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.622 r  uut/AN[6]_INST_0/O
                         net (fo=1, routed)           1.730     9.352    RX_DATA_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.638    12.989 r  RX_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.989    RX_DATA[6]
    W14                                                               r  RX_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.954ns  (logic 6.392ns (49.339%)  route 6.563ns (50.661%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X43Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.470 f  my_S2P_uut/P_DATA_reg[3]/Q
                         net (fo=1, routed)           1.134     6.604    p_data[3]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.728 f  digit_inferred_i_1/O
                         net (fo=7, routed)           0.512     7.240    uut/DIGIT[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.118     7.358 r  uut/AN[0]_INST_0/O
                         net (fo=1, routed)           1.807     9.165    RX_DATA_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.789    12.954 r  RX_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.954    RX_DATA[0]
    V12                                                               r  RX_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RX_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.851ns  (logic 6.228ns (48.461%)  route 6.623ns (51.539%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          3.110     4.585    my_S2P_uut/RST
    SLICE_X43Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.470 f  my_S2P_uut/P_DATA_reg[3]/Q
                         net (fo=1, routed)           1.134     6.604    p_data[3]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.728 f  digit_inferred_i_1/O
                         net (fo=7, routed)           0.516     7.244    uut/DIGIT[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.368 r  uut/AN[4]_INST_0/O
                         net (fo=1, routed)           1.864     9.232    RX_DATA_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.620    12.851 r  RX_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.851    RX_DATA[4]
    T11                                                               r  RX_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            my_tick_uut/cnt_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 1.723ns (21.333%)  route 6.354ns (78.667%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=41, routed)          4.389     5.864    my_tick_uut/RST
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.988 f  my_tick_uut/tick_enable_inferred_i_1/O
                         net (fo=3, routed)           0.717     6.705    my_tick_uut/tick_enable
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.829 r  my_tick_uut/cnt[13]_i_1/O
                         net (fo=13, routed)          1.248     8.077    my_tick_uut/cnt[13]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  my_tick_uut/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            my_tick_uut/TICK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 1.847ns (23.057%)  route 6.164ns (76.943%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  RST_IBUF_inst/O
                         net (fo=41, routed)          4.389     5.864    my_tick_uut/RST
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  my_tick_uut/tick_enable_inferred_i_1/O
                         net (fo=3, routed)           1.083     7.072    my_tick_uut/tick_enable
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.196 r  my_tick_uut/TICK_i_3/O
                         net (fo=2, routed)           0.691     7.887    my_tick_uut/TICK_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.011 r  my_tick_uut/TICK_i_1/O
                         net (fo=1, routed)           0.000     8.011    my_tick_uut/TICK_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  my_tick_uut/TICK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            my_tick_uut/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 1.847ns (23.086%)  route 6.154ns (76.914%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  RST_IBUF_inst/O
                         net (fo=41, routed)          4.389     5.864    my_tick_uut/RST
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  my_tick_uut/tick_enable_inferred_i_1/O
                         net (fo=3, routed)           1.083     7.072    my_tick_uut/tick_enable
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.196 r  my_tick_uut/TICK_i_3/O
                         net (fo=2, routed)           0.681     7.877    my_tick_uut/TICK_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.001 r  my_tick_uut/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.001    my_tick_uut/cnt[0]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  my_tick_uut/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_FSM_uut/tick_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSM_uut/tick_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.365%)  route 0.127ns (40.635%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  my_FSM_uut/tick_cnt_reg[3]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSM_uut/tick_cnt_reg[3]/Q
                         net (fo=3, routed)           0.127     0.268    my_FSM_uut/tick_cnt[3]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.313 r  my_FSM_uut/tick_done_i_1/O
                         net (fo=1, routed)           0.000     0.313    my_FSM_uut/tick_done_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  my_FSM_uut/tick_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_S2P_uut/index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_S2P_uut/p_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.295%)  route 0.139ns (42.705%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  my_S2P_uut/index_reg[3]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_S2P_uut/index_reg[3]/Q
                         net (fo=12, routed)          0.139     0.280    my_S2P_uut/index[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  my_S2P_uut/p_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    my_S2P_uut/p_0_in1_in[3]
    SLICE_X42Y39         FDRE                                         r  my_S2P_uut/p_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_uut/TICK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_S2P_uut/enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.371%)  route 0.121ns (36.629%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE                         0.000     0.000 r  my_tick_uut/TICK_reg/C
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_tick_uut/TICK_reg/Q
                         net (fo=13, routed)          0.121     0.285    my_S2P_uut/TICK
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  my_S2P_uut/enable_i_1/O
                         net (fo=1, routed)           0.000     0.330    my_S2P_uut/enable_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  my_S2P_uut/enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_uut/tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_tick_uut/tick_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  my_tick_uut/tick_cnt_reg[1]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_tick_uut/tick_cnt_reg[1]/Q
                         net (fo=6, routed)           0.152     0.293    my_tick_uut/tick_cnt[1]
    SLICE_X40Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.338 r  my_tick_uut/tick_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.338    my_tick_uut/tick_cnt__0[3]
    SLICE_X40Y26         FDRE                                         r  my_tick_uut/tick_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_uut/tick_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_tick_uut/tick_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.805%)  route 0.153ns (45.195%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  my_tick_uut/tick_cnt_reg[1]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_tick_uut/tick_cnt_reg[1]/Q
                         net (fo=6, routed)           0.153     0.294    my_tick_uut/tick_cnt[1]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.339 r  my_tick_uut/tick_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    my_tick_uut/tick_cnt__0[0]
    SLICE_X40Y26         FDRE                                         r  my_tick_uut/tick_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_uut/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_tick_uut/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE                         0.000     0.000 r  my_tick_uut/cnt_reg[2]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_tick_uut/cnt_reg[2]/Q
                         net (fo=4, routed)           0.157     0.298    my_tick_uut/cnt[2]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  my_tick_uut/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    my_tick_uut/cnt[0]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  my_tick_uut/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_S2P_uut/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_S2P_uut/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  my_S2P_uut/cnt_reg[4]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_S2P_uut/cnt_reg[4]/Q
                         net (fo=6, routed)           0.158     0.299    my_S2P_uut/cnt[4]
    SLICE_X39Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  my_S2P_uut/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    my_S2P_uut/p_1_in__0[4]
    SLICE_X39Y38         FDRE                                         r  my_S2P_uut/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_tick_10ms_uut/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_tick_10ms_uut/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  gen_tick_10ms_uut/cnt_reg[0]/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  gen_tick_10ms_uut/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    gen_tick_10ms_uut/cnt[0]
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  gen_tick_10ms_uut/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    gen_tick_10ms_uut/p_1_in[0]
    SLICE_X41Y40         FDRE                                         r  gen_tick_10ms_uut/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSM_uut/current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_S2P_uut/p_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.876%)  route 0.213ns (60.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  my_FSM_uut/current_state_reg/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSM_uut/current_state_reg/Q
                         net (fo=20, routed)          0.213     0.354    my_S2P_uut/C_STATE
    SLICE_X41Y39         FDRE                                         r  my_S2P_uut/p_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSM_uut/current_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_S2P_uut/p_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.876%)  route 0.213ns (60.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  my_FSM_uut/current_state_reg/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSM_uut/current_state_reg/Q
                         net (fo=20, routed)          0.213     0.354    my_S2P_uut/C_STATE
    SLICE_X41Y39         FDRE                                         r  my_S2P_uut/p_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------





