{"execution time similar": 0.0014938492361881133, "based four": 0.0014208435391350944, "number of": 0.00019608998068538106, "could not": 0.00048073118015100634, "l1 mshrs": 0.005683374156540378, "the second": 6.328776152950035e-05, "the most": 0.00029161565918918344, "discussed in this": 0.0007395023954727041, "dynamic": 4.0582424170732954e-05, "the bar": 0.0008214821934209966, "techniques improve the": 0.0014938492361881133, "four": -6.408085376376664e-05, "optimization turned on": 0.0014938492361881133, "techniques to fully": 0.0014938492361881133, "section iii": 0.0022306761982063047, "lines into": 0.0023440607141368935, "appli cations": 0.0007613330510497848, "all instructions hit": 0.0014938492361881133, "lation a few": 0.0014938492361881133, "byna yong": 0.0012964694902785692, "gcc 2 5": 0.0014938492361881133, "relative memory component": 0.0014938492361881133, "but its effect": 0.0014938492361881133, "calculate": 0.00024374010240834902, "superscalar compiler": 0.0014208435391350944, "dynamic instructions before": 0.0014938492361881133, "not change": 0.0012577626713386482, "a mispredicted branch": 0.001296702040859785, "applications when moving": 0.0014938492361881133, "presents": 8.524721117358343e-05, "these techniques as": 0.001296702040859785, "from l1": 0.0012236883289734016, "to the loop": 0.0010074925735724792, "memory multiprocessors built": 0.0013694745610305906, "addressing the specific": 0.0014938492361881133, "collectively as ilp": 0.0014938492361881133, "accesses thus ilp": 0.0014938492361881133, "models aggressive": 0.0014208435391350944, "microprocessors are being": 0.0014938492361881133, "systems for most": 0.0013694745610305906, "speedups than": 0.0012236883289734016, "execution time reductions": 0.001296702040859785, "with other computation": 0.0014938492361881133, "paper evaluates": 0.00351609107120534, "we use rsim": 0.0014938492361881133, "fully exploit": 0.0009744838600348351, "connects": 0.00048391828225161803, "see longer": 0.0014208435391350944, "128 bits split": 0.0014938492361881133, "system we": 0.0004505569626929905, "is over": 0.0006441433435937973, "any benefits": 0.0014208435391350944, "simple equivalent": 0.0014208435391350944, "in luopt the": 0.0029876984723762267, "bar lengths": 0.0014208435391350944, "affect": 0.00018741535407502003, "mhz fetch": 0.0014208435391350944, "bringing": 0.001232556378486061, "or reducing techniques": 0.0014938492361881133, "3 shows the": 0.0006193914410418521, "larger relative": 0.002447376657946803, "multiprocessor performance we": 0.0014938492361881133, "the effectiveness of": 0.0033080774405854743, "performance to": 0.001353347077375398, "sarita": 0.0040285250834976305, "uniprocessor additionally": 0.0014208435391350944, "overlap of these": 0.0014938492361881133, "more aggressive mesi": 0.0014938492361881133, "load miss speedup": 0.0014938492361881133, "metric used to": 0.0011722405867289074, "behind other load": 0.0014938492361881133, "and blocking loads": 0.0014938492361881133, "additional benefits in": 0.0014938492361881133, "indicates that": 0.0007112116558562752, "from lu": 0.0012236883289734016, "cda 9502791 and": 0.0014938492361881133, "6 load": 0.0014208435391350944, "five applications": 0.002263893403569912, "16 18 1999": 0.0009849547961705261, "in processor cycles": 0.0012450565121198878, "simple ilp41 5": 0.0014938492361881133, "in substantial": 0.00104746084242708, "the average load": 0.001063299596966407, "32 in ilp": 0.0014938492361881133, "generally a larger": 0.0014938492361881133, "memory bound on": 0.0014938492361881133, "22 n": 0.0005574976435826051, "of current ilp": 0.0014938492361881133, "270": 0.0005739534022201064, "hide with": 0.0012964694902785692, "second": -0.0008808360727847626, "effectively address": 0.0014208435391350944, "blocking loads and": 0.007469246180940567, "94x simple": 0.0014208435391350944, "previous conference": 0.0014208435391350944, "variability in": 0.000770905950507449, "sc 4 2": 0.0029876984723762267, "implemented": -5.9384889004354e-05, "trends ffl": 0.0014208435391350944, "demand access decreasing": 0.0014938492361881133, "technology for shared": 0.0014938492361881133, "even": -0.0017655576731486627, "ibm partnership": 0.0012964694902785692, "on performance": 0.0006368158946506349, "a fannie": 0.0014208435391350944, "define an": 0.0005336042422725664, "ratio of": 0.0011886804063585606, "lengths of simple": 0.0014938492361881133, "architectural tradeoffs": 0.0012236883289734016, "dimensional mesh network": 0.0013694745610305906, "bottleneck from memory": 0.0029876984723762267, "parameters status": 0.0012964694902785692, "expose more potential": 0.0014938492361881133, "these figures": 0.0007393697730918806, "increased contention with": 0.0014938492361881133, "modifications traded off": 0.0014938492361881133, "net": 0.000255973765980867, "contributes": 0.0008367428339706399, "ever": 0.0002251318223267759, "any architectural tradeoffs": 0.0014938492361881133, "overlapped part": 0.0014208435391350944, "5 to account": 0.0014938492361881133, "that can either": 0.0013694745610305906, "in many": 0.00028957396075459887, "never": 8.03158425821306e-05, "positively or": 0.0012236883289734016, "reported": 0.0002770248961077519, "the average": 0.0011015875556891583, "mshrs utilization number": 0.0014938492361881133, "our in order": 0.0014938492361881133, "hidden in": 0.0009116919201724152, "all accesses": 0.0009600637246473705, "100": 0.00010024143337697462, "load clustered": 0.0014208435391350944, "controlled non": 0.005683374156540378, "combines results from": 0.0014938492361881133, "early speculative prefetches": 0.0014938492361881133, "1 load miss": 0.0013694745610305906, "a overall": 0.002263893403569912, "clock rate 300": 0.0014938492361881133, "10 summarizes": 0.0012964694902785692, "of these factors": 0.0010804390301275394, "has been": 0.000125503444697116, "include ilp specific": 0.0014938492361881133, "tolerating": 0.002706208823182793, "attributed as": 0.0014208435391350944, "they overlap multiple": 0.0014938492361881133, "system in contrast": 0.0011722405867289074, "comparing execution": 0.0014208435391350944, "suitable": 0.00010588004778552305, "expressed as a": 0.0007043787655465286, "of section iii": 0.0011205516212663127, "that best": 0.0008151232588750414, "it takes application": 0.0014938492361881133, "efficiency than": 0.0011720303570684468, "ditionally at the": 0.0014938492361881133, "computer architecture": 0.0005828952578067033, "computation in ilp": 0.0014938492361881133, "overlap however": 0.0012964694902785692, "misses additionally": 0.0014208435391350944, "range of 11": 0.0014938492361881133, "misses does": 0.0012964694902785692, "only 3 on": 0.0014938492361881133, "the processor pipelines": 0.001296702040859785, "a portion": 0.0005979344413557038, "multiprocessors with simple": 0.0014938492361881133, "scheduling non blocking": 0.002738949122061181, "that radix has": 0.0014938492361881133, "in their effectiveness": 0.0013694745610305906, "unit": 0.00012494520616908067, "fore load": 0.0014208435391350944, "and radix figure": 0.0014938492361881133, "first two": 0.0004300386070298369, "branches were": 0.0012236883289734016, "for software": 0.000581094980533528, "provides a": 0.0002661898797489409, "multiprocessor theta 1": 0.0014938492361881133, "luopt reduces": 0.0014208435391350944, "our applications by": 0.0014938492361881133, "v adve memory": 0.0014938492361881133, "no specu": 0.0014208435391350944, "studied 10": 0.0014208435391350944, "studies model": 0.0014208435391350944, "needed lines": 0.0014208435391350944, "10 summarizes the": 0.0013694745610305906, "call": -5.4467217441298744e-05, "therefore": -0.0005069726861423723, "described in": 0.0001470305710069671, "positively or negatively": 0.001296702040859785, "widely recommended for": 0.0014938492361881133, "improve by": 0.0012236883289734016, "of our ilp": 0.0014938492361881133, "cycle functional": 0.0014208435391350944, "that access": 0.0008280699999863234, "not contribute to": 0.0009015374174396583, "that even": 0.000447765621849893, "ctr vijay": 0.0014208435391350944, "successful": 0.00047482591079170514, "binding": 0.001892815011379063, "expose": 0.0005846075714522, "system our": 0.00078100352324389, "hurt": 0.0014954211857370345, "results include": 0.0010991840405417048, "of design": 0.0006953256360164465, "aggressive memory and": 0.0014938492361881133, "simple systems because": 0.0014938492361881133, "computation between": 0.0011720303570684468, "level parallelism on": 0.00259340408171957, "processors on": 0.001470546894762452, "this prefetch": 0.0012236883289734016, "94": 0.00032142821144708593, "time is dominated": 0.0011205516212663127, "of ilp": 0.015109678347381382, "of our ap": 0.0013694745610305906, "as also": 0.0010262724504283278, "impact of": 0.008059134207785618, "two factors": 0.0007862679497202865, "help or hurt": 0.0014938492361881133, "difficult to prefetch": 0.0014938492361881133, "impact on": 0.000447765621849893, "detailed analysis": 0.0013653739202906456, "ilp systems such": 0.0014938492361881133, "memory hi": 0.0014208435391350944, "therefore focus on": 0.0012049873892419176, "akin": 0.0007087541537476669, "example": -0.0005363414841345043, "early prefetches can": 0.0014938492361881133, "optimization of": 0.001078624345307112, "up computation in": 0.0014938492361881133, "in radix causes": 0.0014938492361881133, "applications have very": 0.0013694745610305906, "effective at": 0.0007916875576361386, "separated by": 0.0005998995190940908, "can be": 2.599132670383122e-06, "speedup all": 0.0012964694902785692, "coalesce multiple requests": 0.0014938492361881133, "parallelism proceedings of": 0.0012450565121198878, "4 impact of": 0.0012049873892419176, "the specific instruction": 0.0014938492361881133, "each application": 0.002768340228437516, "ilp features": 0.0014208435391350944, "of instruction level": 0.0020398229108577358, "in simple and": 0.0014938492361881133, "mp3d": 0.009425457220075414, "be overlapped with": 0.002160878060255079, "analysis of": 0.00032014713602006507, "tends to decrease": 0.0012049873892419176, "p 1 12": 0.0010476487277799817, "how": -0.0021406005199170524, "methodology": 0.0006936379628300281, "improve by about": 0.0014938492361881133, "effectiveness of prefetching": 0.004980226048479551, "hop": 0.0005542482433850307, "symposium": 0.00012487176370714752, "the processor": 0.0018523998465654618, "pf indicates": 0.0014208435391350944, "mowry et": 0.0012236883289734016, "stall utilization number": 0.0014938492361881133, "system section ii": 0.0014938492361881133, "or other latency": 0.0014938492361881133, "replacing": 0.00019148810345979227, "be shaped": 0.0014208435391350944, "are those where": 0.0011205516212663127, "of memory": 0.001365878739995113, "the average ilp": 0.0014938492361881133, "significant latency increase": 0.0014938492361881133, "29x simple ilp75": 0.0014938492361881133, "the l2 cache": 0.003022477720717438, "ilp ranging": 0.0014208435391350944, "ilp decreasing the": 0.0014938492361881133, "how ilp techniques": 0.0014938492361881133, "the system parameters": 0.001099381203598304, "speculatively": 0.0007087541537476669, "results suggest": 0.0013972467740488203, "functional unit latencies": 0.0012450565121198878, "luopt mp3d radix": 0.0014938492361881133, "ilp multiprocessor hardware": 0.0014938492361881133, "memory component becomes": 0.0014938492361881133, "the prefetches": 0.0010714735215364589, "or greater than": 0.002126599193932814, "third": -2.9169203113956414e-05, "and memory stalls": 0.0014938492361881133, "and increased": 0.007211005885546766, "the memory sys": 0.0013694745610305906, "ilp techniques effectively": 0.0014938492361881133, "ilp based systems": 0.00448154770856434, "we tried": 0.000692085057109379, "replaced before": 0.0011720303570684468, "the prefetched": 0.0010262724504283278, "6 to insert": 0.0014938492361881133, "more effective section": 0.0013694745610305906, "technology v 22": 0.0012450565121198878, "improve overall": 0.0009600637246473705, "use the": 0.0002279130702728703, "stall time these": 0.0013694745610305906, "restriction": 0.00019560654279590807, "to understand the": 0.0006459266886364685, "7 ilp speedup": 0.0014938492361881133, "cations most": 0.0014208435391350944, "are insufficient": 0.0010714735215364589, "reducing rather": 0.0014208435391350944, "does not schedule": 0.0013694745610305906, "by cpu": 0.0012236883289734016, "vary": 0.0002289187198331108, "multiprocessor 8": 0.0014208435391350944, "software prefetching results": 0.0014938492361881133, "parameters clock rate": 0.0014938492361881133, "next investigate": 0.0011720303570684468, "that software prefetching": 0.0013694745610305906, "effectively hide": 0.0012964694902785692, "are not": 0.0001351727484335336, "simple system": 0.015388576567583865, "which a load": 0.0014938492361881133, "do not see": 0.0009958726677842277, "vari": 0.00052524424854686, "also report": 0.0008823495204139393, "systems not": 0.001131946701784956, "before": -0.0007240561925669449, "system which": 0.0005559163233833578, "ilp28 2": 0.0014208435391350944, "luopt 256x256 matrix": 0.0014938492361881133, "fit": 0.0005624047755224963, "how to assign": 0.001296702040859785, "a generally poorer": 0.0014938492361881133, "among all": 0.0004953121682209079, "does not provide": 0.0007021063250522797, "better": -0.0007073555676826906, "thus ilp based": 0.0014938492361881133, "beneficial for": 0.0008823495204139393, "fig": 0.0016703571884614371, "ilp specific": 0.004262530617405283, "hidden": 0.0010274118153862654, "4 2 or": 0.0013694745610305906, "techniques motivated by": 0.0014938492361881133, "simulated ilp system": 0.0014938492361881133, "increasingly used to": 0.0014938492361881133, "into the cache": 0.0018769795279746796, "network cycles nodes": 0.0014938492361881133, "window size": 0.0007124299155955469, "combination": 9.187229990586317e-05, "advanced technology": 0.0010714735215364589, "14 59 fig": 0.0014938492361881133, "represents commonly studied": 0.0014938492361881133, "load misses for": 0.00448154770856434, "hand radix cannot": 0.0014938492361881133, "effi ciency": 0.001131946701784956, "which a": 0.00032201739556038785, "however luopt can": 0.0014938492361881133, "cache we therefore": 0.0014938492361881133, "bus connects the": 0.0014938492361881133, "need for additional": 0.0038901061225793555, "effects": 0.0004245834903206994, "ilp systems and": 0.0014938492361881133, "reason for this": 0.0006616380087393996, "d miss": 0.0014208435391350944, "load overlapped": 0.0014208435391350944, "represents": -2.9169203113956414e-05, "remote miss latencies": 0.0014938492361881133, "suitable for": 0.0004505569626929905, "the latencies are": 0.0013694745610305906, "a consistent comparison": 0.0014938492361881133, "even after prefetching": 0.0014938492361881133, "the maximum": 0.00020331843767564203, "7 8 9": 0.0007694135405469789, "loads and out": 0.0014938492361881133, "and full simulation": 0.0014938492361881133, "thus ilp": 0.002841687078270189, "manuel e acacio": 0.0014938492361881133, "israel manuel e": 0.0014938492361881133, "parallel efficiencies": 0.0036710649869202043, "by the instruction": 0.0010332478335948062, "side": 3.860871895875931e-05, "the limited": 0.0006679996795996163, "is reasonable since": 0.0010804390301275394, "system sees 1": 0.0014938492361881133, "to loads and": 0.0013694745610305906, "in overall execution": 0.001296702040859785, "the network": 0.00039695702789868594, "also find that": 0.0011445468458217791, "rather than tolerating": 0.0014938492361881133, "applications 4 fft": 0.0014938492361881133, "substantially": 0.0003069832935262689, "for stall cycles": 0.0014938492361881133, "2 p 254": 0.0013694745610305906, "however limited by": 0.0014938492361881133, "from prefetching compared": 0.0014938492361881133, "loop interchanges used": 0.0014938492361881133, "fine grain producer": 0.0014938492361881133, "conflicts resulting": 0.0014208435391350944, "memory cpu": 0.008204212499479125, "applications by hand": 0.0014938492361881133, "particles water 512": 0.0014938492361881133, "previous simple": 0.0014208435391350944, "of lu are": 0.0014938492361881133, "the full benefit": 0.0014938492361881133, "is about 10": 0.0010476487277799817, "particles": 0.0006440278436218421, "re": 5.310961840364072e-05, "lu lu": 0.0014208435391350944, "implemented in any": 0.0012450565121198878, "size further": 0.001131946701784956, "vs average 59": 0.0014938492361881133, "aggressive techniques to": 0.0014938492361881133, "maximum retire": 0.0014208435391350944, "intel corporation the": 0.0014938492361881133, "luopt memory": 0.0014208435391350944, "techniques the results": 0.0012450565121198878, "foundation": 0.0004827041283779633, "first factor": 0.0009467079011321123, "axis this figure": 0.0014938492361881133, "efficiencies to": 0.002841687078270189, "suggest that compared": 0.0014938492361881133, "8 functional": 0.0012236883289734016, "lu by": 0.0014208435391350944, "prefetching the previous": 0.0014938492361881133, "thus ilp speedup": 0.0014938492361881133, "systems for": 0.000508521788475801, "ex ist": 0.0010714735215364589, "increased hardware": 0.0014208435391350944, "latency from": 0.0010262724504283278, "comes primarily": 0.0012964694902785692, "misses below the": 0.0013694745610305906, "global shared": 0.001131946701784956, "9410457 ccr 9502500": 0.0014938492361881133, "effectiveness in addressing": 0.0014938492361881133, "does not change": 0.0017508112457537818, "speedups in the": 0.0012049873892419176, "in ilp and": 0.0014938492361881133, "in radix": 0.0021983680810834095, "dexecution time lu": 0.0014938492361881133, "results show that": 0.001615337788246821, "ist": 0.0008492376633305533, "we doubled and": 0.0014938492361881133, "parallel efficiency for": 0.00259340408171957, "configurations suitable": 0.0014208435391350944, "parallelism ilp": 0.0018452594213077458, "prefetch": 0.007255487151062154, "moving": 0.00024135206418898165, "to provide high": 0.0013694745610305906, "2 programs characterization": 0.0011445468458217791, "vijay": 0.0014318382314669538, "it is about": 0.0011205516212663127, "from two previous": 0.0014938492361881133, "multiprocessors adaptive and": 0.0014938492361881133, "features": 0.00034538927663641157, "the parallel": 0.0009746640685971585, "structures for processor": 0.0014938492361881133, "numa shared memory": 0.001296702040859785, "set of": 3.65134424751147e-05, "multiprocessors we": 0.003214420564609376, "interconnection network": 0.0007522323131148069, "of simple": 0.0005574976435826051, "of 2": 0.00029335638822659143, "of 1": 0.0002614839624902059, "water memory cpu": 0.0014938492361881133, "not prefetched": 0.001131946701784956, "line early": 0.0014208435391350944, "170": 0.0005047423338854084, "to simple systems": 0.0014938492361881133, "system compiler optimizations": 0.0014938492361881133, "section of": 0.0006121315853978354, "appear more effective": 0.0014938492361881133, "3 80 more": 0.0014938492361881133, "prefetches issued past": 0.0014938492361881133, "alleviating late": 0.0014208435391350944, "lu see a": 0.0014938492361881133, "needed": -0.0003244490192183228, "memory multiprocessor": 0.0007758855324270612, "dynamic scheduling non": 0.0014938492361881133, "ilp by": 0.001131946701784956, "exhibited by": 0.0007758855324270612, "such as": 0.0003377532159669648, "mshrs 64": 0.002841687078270189, "non blocking": 0.0029250627287702438, "overlapping load": 0.0014208435391350944, "reported are with": 0.0014938492361881133, "ranging": 0.0007062230692594652, "on ilp we": 0.0014938492361881133, "further load misses": 0.0014938492361881133, "a greater bottleneck": 0.0014938492361881133, "average 59 and": 0.0014938492361881133, "nodes b": 0.0010262724504283278, "primary working sets": 0.0014938492361881133, "data in figures": 0.001296702040859785, "of a": 0.0, "part of": 0.0002393011815483087, "directory controller and": 0.0014938492361881133, "rsim the rice": 0.0014938492361881133, "also accessed": 0.0012236883289734016, "in 6 assumes": 0.0014938492361881133, "that while": 0.001640059930240223, "to comparing": 0.0010262724504283278, "hurt performance": 0.0010714735215364589, "than in previous": 0.002738949122061181, "processor 2 iii": 0.0014938492361881133, "used to application": 0.0014938492361881133, "of execution": 0.0033837222700291306, "positively": 0.0006078580027010992, "distance": 0.0005379074215491638, "compiler for": 0.0006953256360164465, "detail it": 0.0010991840405417048, "ilp speedups however": 0.0014938492361881133, "line l2 cache": 0.0014938492361881133, "bits": 0.0004763935082376327, "adve code": 0.0014208435391350944, "see better memory": 0.0014938492361881133, "outweighs any": 0.0014208435391350944, "instruction window there": 0.0014938492361881133, "between successive misses": 0.0014938492361881133, "ilp processor the": 0.0014938492361881133, "of an intervening": 0.001296702040859785, "that were exhibited": 0.0013694745610305906, "l1 cache": 0.0036905188426154915, "figure 6 a": 0.0007538535022680264, "tion": 7.976978466271309e-05, "for luopt and": 0.0029876984723762267, "software clustering of": 0.0029876984723762267, "vi conclusions": 0.00104746084242708, "a larger bottleneck": 0.00448154770856434, "cycles fig 1": 0.0014938492361881133, "sees": 0.0035331963371978596, "access versus": 0.0014208435391350944, "systems previous work": 0.0014938492361881133, "we tried several": 0.0012049873892419176, "are less effective": 0.0014938492361881133, "ilp one reason": 0.0014938492361881133, "consistently reduce": 0.0014208435391350944, "identical clock rates": 0.0014938492361881133, "i e not": 0.000839756731642321, "the computation time": 0.0008173650514535082, "vijay s": 0.0021983680810834095, "seen": -2.3943229805365364e-05, "c l1 mshr": 0.0014938492361881133, "to overlap with": 0.0029876984723762267, "evaluates the impact": 0.0038901061225793555, "most of our": 0.003303982962367734, "ffl change": 0.0012964694902785692, "that exhibits overlap": 0.0014938492361881133, "high memory": 0.0010073118898254255, "systems increased late": 0.0014938492361881133, "4 we model": 0.0014938492361881133, "order simple": 0.0014208435391350944, "successful in": 0.001470546894762452, "to hide": 0.0021820280008691927, "interface directory": 0.0014208435391350944, "a sparc compiler": 0.0014938492361881133, "recommended": 0.0005638525903317922, "are either": 0.0005012100185129878, "the software clustering": 0.0014938492361881133, "when the": 7.569931753483777e-05, "see better": 0.0012236883289734016, "we followed the": 0.001296702040859785, "prefetches speculative": 0.0014208435391350944, "and consistently reduce": 0.0014938492361881133, "re order buffer": 0.0012450565121198878, "a larger": 0.003008143863344492, "state of the": 0.0017791459772605192, "speculatively issued": 0.0014208435391350944, "g 5 to": 0.0014938492361881133, "remote misses and": 0.0014938492361881133, "9502791 and cda": 0.0014938492361881133, "metrics": 0.0003840940481695362, "a similar number": 0.0012450565121198878, "illustrate the": 0.0003780271658895928, "such processors on": 0.0014938492361881133, "only behind": 0.0014208435391350944, "uniprocessor configuration for": 0.0014938492361881133, "maining memory": 0.0014208435391350944, "unit latencies": 0.001131946701784956, "may be overlapped": 0.002738949122061181, "partic ular": 0.0009226297106538729, "two previous": 0.0008823495204139393, "systems thus": 0.001131946701784956, "systems are": 0.00046309996164136546, "algorithms that": 0.00045625303588606766, "that otherwise": 0.0010073118898254255, "restriction when": 0.0012964694902785692, "latency of": 0.0006441433435937973, "our systems with": 0.0014938492361881133, "increase is": 0.000873534026459766, "m": -0.0002933037871169937, "increase opportunities": 0.0014208435391350944, "ratio of the": 0.0018283634347667367, "points": -3.440756819259555e-05, "a needed line": 0.0014938492361881133, "increase in": 0.0003780271658895928, "the store": 0.000770905950507449, "baltimore maryland": 0.0007393697730918806, "using a": 0.0002550703796255447, "fftopt appears in": 0.0014938492361881133, "ns access": 0.0012964694902785692, "from increased contention": 0.0014938492361881133, "caused by": 0.00039916214771526927, "relative to": 0.0011260564384927242, "incorporate": 0.0002981078963148733, "resources more than": 0.0014938492361881133, "on execution": 0.0008823495204139393, "also report the": 0.0011205516212663127, "early speculative": 0.0014208435391350944, "theta 1": 0.0007160475086882355, "retire": 0.0017299410265340068, "speedup": 0.011948456627756903, "within the": 0.00023010487058669954, "rice simulator for": 0.0013694745610305906, "larger bottleneck from": 0.0014938492361881133, "also accessed on": 0.0014938492361881133, "systems see less": 0.0014938492361881133, "of such processors": 0.0014938492361881133, "these factors": 0.0007235008318063837, "effi": 0.0008347542548435383, "in our appli": 0.0014938492361881133, "other and techniques": 0.0014938492361881133, "14 the primary": 0.0013694745610305906, "addressing the": 0.0008570881443887248, "is required": 0.0003055376616173926, "to model": 0.00040667465372634177, "busy": 0.0009300295114872047, "optimization turned": 0.0014208435391350944, "applied to ilp": 0.0014938492361881133, "on ilp 13": 0.0014938492361881133, "release consistency": 0.002014623779650851, "improve performance": 0.0006038909307723232, "of prefetching": 0.005760382347884222, "chen server": 0.0012964694902785692, "resulting contentionless latencies": 0.0014938492361881133, "our results motivate": 0.0014938492361881133, "erarchy resulting in": 0.0014938492361881133, "past mispredicted": 0.0014208435391350944, "for which": 0.00020191020925937832, "29 in mp3d": 0.0014938492361881133, "rice": 0.0007159191157334769, "6 to": 0.000514824106282677, "14 and": 0.00048181669115214147, "512 molecules fig": 0.0014938492361881133, "ever software": 0.0014208435391350944, "of early prefetches": 0.0014938492361881133, "cycles remote memory": 0.0014938492361881133, "separated by too": 0.0014938492361881133, "the load": 0.0016537420849411782, "contention compared to": 0.0014938492361881133, "with software": 0.0025712644331661746, "of our knowledge": 0.0007630312704615912, "fftopt are": 0.0014208435391350944, "christopher": 0.001096193770850766, "a larger instruction": 0.0013694745610305906, "other caches without": 0.0014938492361881133, "help performance by": 0.0014938492361881133, "award intel": 0.0014208435391350944, "in any current": 0.0014938492361881133, "higher frequency": 0.0012964694902785692, "private memory": 0.0010991840405417048, "of these optimizations": 0.0010804390301275394, "increasing": 3.440756819259553e-05, "bar": 0.00044768533394925645, "ilp duces the": 0.0014938492361881133, "not fit": 0.0007660573930209874, "speedup the": 0.004613148553269364, "shows that for": 0.0007451100109386445, "the art ilp": 0.002738949122061181, "mesi directory coherence": 0.0014938492361881133, "this assumption is": 0.000691141171436491, "and their input": 0.0012450565121198878, "system performance to": 0.0029876984723762267, "speculative ex": 0.0014208435391350944, "modified slightly to": 0.0012049873892419176, "load balance since": 0.0014938492361881133, "architecture": 0.0006010459233692588, "second ilp systems": 0.0014938492361881133, "release": 0.0008667811947673655, "2 5x": 0.0014208435391350944, "we also report": 0.0010332478335948062, "misses is not": 0.0012450565121198878, "we find": 0.0015562098506787102, "it is unclear": 0.000859882344926048, "vi conclusions this": 0.0013694745610305906, "misses for the": 0.0010804390301275394, "requests outstanding simultaneously": 0.0014938492361881133, "reference": 0.00025326134557191967, "coherent non uniform": 0.0011445468458217791, "bringing unnecessary lines": 0.0014938492361881133, "we next": 0.0010700318010989191, "even after the": 0.0010199114554288679, "outstanding load": 0.0012964694902785692, "applications see a": 0.0014938492361881133, "assumes that": 0.0004404970209756654, "result": -0.000426586191061993, "l1 cache while": 0.0014938492361881133, "3 the parallel": 0.0013694745610305906, "contention with": 0.0011720303570684468, "lower memory ilp": 0.0029876984723762267, "bits per hop": 0.0014938492361881133, "systems and": 0.0008179581376400384, "best": -0.0001681912277782263, "however limited": 0.0014208435391350944, "88 in": 0.0011720303570684468, "ilp processor 2": 0.0014938492361881133, "specific instruction grouping": 0.0014938492361881133, "prefetching and": 0.003494136105839064, "with both": 0.0005656015752357892, "assumption is": 0.000488453141614656, "05": 0.00025514227977401307, "section ii a": 0.0022890936916435583, "32nd annual acm": 0.0009849547961705261, "cache both": 0.0011720303570684468, "59 fig 9": 0.0014938492361881133, "fig 3": 0.00041604092555875454, "fig 2": 0.00040064444496472535, "fig 1": 0.0004021366897775102, "system both": 0.0010073118898254255, "fig 7": 0.0005060550282044872, "fig 6": 0.00048073118015100634, "fig 5": 0.00045338572841700304, "fig 4": 0.0004308909176812921, "fig 9": 0.000581094980533528, "widely recommended": 0.0014208435391350944, "tolerance": 0.000666780570284865, "latencies in": 0.0028028081884010517, "the busy time": 0.002738949122061181, "multiprocessor performance parallel": 0.0014938492361881133, "65 n": 0.0007393697730918806, "nature": 0.0002520874461569473, "some cases": 0.00044319366945067435, "for linked data": 0.0012450565121198878, "these systems": 0.0005639537116715218, "prefetching for ilp": 0.0014938492361881133, "two systems ilp": 0.0014938492361881133, "2 memory": 0.0008493899656374634, "prefetches further": 0.0014208435391350944, "al 6 to": 0.0013694745610305906, "g through a": 0.001296702040859785, "s pai sarita": 0.0014938492361881133, "limitations 12 specifically": 0.0014938492361881133, "14 and water": 0.0014938492361881133, "to coalesce": 0.0010991840405417048, "sigarch": 0.0005573976798667036, "appear more": 0.0009600637246473705, "built from": 0.001390651272032893, "execution time compared": 0.0012049873892419176, "systems and how": 0.0013694745610305906, "both without and": 0.0038901061225793555, "the lack": 0.0005322025460163728, "cache latency results": 0.0014938492361881133, "contribute to": 0.0011213981384021565, "so does not": 0.0012049873892419176, "therefore the": 0.00024060333073207927, "misses have longer": 0.0014938492361881133, "reducing stall": 0.0014208435391350944, "motivate latency reducing": 0.0014938492361881133, "l1 mshr occupancy": 0.00448154770856434, "memory systems journal": 0.001296702040859785, "indicates the addition": 0.0014938492361881133, "6 assumes": 0.0012964694902785692, "initiating a prefetch": 0.0013694745610305906, "previous generation multiprocessors": 0.00448154770856434, "issues 6": 0.0012236883289734016, "times are normalized": 0.0012450565121198878, "where the prefetched": 0.0013694745610305906, "and fftopt have": 0.0014938492361881133, "more aggressive compiler": 0.0014938492361881133, "misses and increased": 0.005975396944752453, "initiated communication b": 0.0014938492361881133, "that are sensitive": 0.001296702040859785, "mshrs 3": 0.0014208435391350944, "techniques to": 0.0020922322386362348, "achieves the best": 0.001063299596966407, "components for the": 0.0010804390301275394, "demand for resources": 0.0013694745610305906, "254": 0.0006440278436218421, "enable these load": 0.0014938492361881133, "related latency": 0.0014208435391350944, "only behind other": 0.0014938492361881133, "performance than": 0.0006517655629891588, "targeting": 0.0006650757781861007, "other contention compared": 0.0014938492361881133, "time despite": 0.0012236883289734016, "the results": 0.0001179137374750827, "for these": 0.0008235206368285443, "luopt and radix": 0.00448154770856434, "three": -0.002075792223777559, "prefetch and": 0.00209492168485416, "latency increase from": 0.0014938492361881133, "prefetching execution times": 0.0014938492361881133, "line pipelined": 0.0014208435391350944, "ilp75 3 simple": 0.0014938492361881133, "ctr vijay s": 0.0014938492361881133, "hiding memory latency": 0.0012049873892419176, "the ilp processor": 0.0029876984723762267, "this work": 0.000202261736614127, "data push": 0.0012964694902785692, "memory and network": 0.0012049873892419176, "sparc sc": 0.0014208435391350944, "any architectural": 0.0014208435391350944, "4 fft": 0.0014208435391350944, "exhibited by the": 0.0009849547961705261, "and distributed computing": 0.0006828094152054384, "this difference arises": 0.0014938492361881133, "mshrs a": 0.0014208435391350944, "full optimization turned": 0.0014938492361881133, "also stalls": 0.0014208435391350944, "latency hiding or": 0.0014938492361881133, "cessors to": 0.0014208435391350944, "surendra": 0.0010071312708744076, "the memory hi": 0.0014938492361881133, "exploiting ilp": 0.002263893403569912, "using an": 0.00034838623145619666, "vary widely in": 0.0012049873892419176, "a larger part": 0.001296702040859785, "in section": 0.0001330199350540491, "turned on": 0.000873534026459766, "prefetching on ilp": 0.0029876984723762267, "all the": 8.663812960194855e-05, "time between a": 0.001296702040859785, "latencies than": 0.0012236883289734016, "exception": 0.00027490222689094065, "for resources": 0.003960614932113971, "13 on": 0.0010714735215364589, "illustrate the d": 0.0014938492361881133, "12 water average": 0.0014938492361881133, "same or": 0.0007197368277238234, "in that cycle": 0.001296702040859785, "iv interaction": 0.0014208435391350944, "because of": 0.001249755688785774, "of all our": 0.001296702040859785, "our appli": 0.0014208435391350944, "interacts with": 0.0007088812617379373, "as cpu time": 0.0014938492361881133, "time luopt": 0.0014208435391350944, "discussed non ilp": 0.0014938492361881133, "time these applications": 0.0014938492361881133, "ilp prefetch": 0.0014208435391350944, "ditionally": 0.0009224642758841662, "miss latency can": 0.0013694745610305906, "ilp based": 0.008204212499479125, "detail it is": 0.0012450565121198878, "fftopt see better": 0.0014938492361881133, "we calculate": 0.0006986233870244101, "improving the": 0.0009362636987827285, "using the two": 0.0009015374174396583, "is": 0, "it": 0, "iv": 0.0010035210539468995, "ii": 0.00023278355352007458, "characterize": 0.0006261479101451861, "we refer": 0.00033456700848050327, "state mesi": 0.0014208435391350944, "cache too early": 0.0014938492361881133, "ilp41 5 2": 0.0014938492361881133, "in": 0, "is however": 0.0006142483137525709, "overlap has a": 0.0014938492361881133, "by hand with": 0.0013694745610305906, "analyzes the impact": 0.0029876984723762267, "if": -0.001171820202799652, "for hiding": 0.0009744838600348351, "analogously define": 0.0012964694902785692, "under grant no": 0.0019113457107765312, "cache prefetching": 0.001131946701784956, "than lu with": 0.0029876984723762267, "based systems thus": 0.0014938492361881133, "references sors however": 0.0014938492361881133, "accesses and": 0.0007916875576361386, "make": -0.00044426811187977763, "latencies are too": 0.0014938492361881133, "see why the": 0.0011445468458217791, "load and": 0.0006441433435937973, "the bottom": 0.00045243858025455463, "increases in all": 0.0013694745610305906, "potentially": 0.0006014149405730022, "split": 0.0004701467735715052, "similar leeway increased": 0.0014938492361881133, "preceding and": 0.00104746084242708, "sors however": 0.0014208435391350944, "is a latency": 0.0014938492361881133, "resources it takes": 0.0013694745610305906, "of current": 0.0006368158946506349, "and technology": 0.0005481951811365425, "slower than simple": 0.0014938492361881133, "hidden in both": 0.0014938492361881133, "pf indicates the": 0.0014938492361881133, "contributes to": 0.0006986233870244101, "side prefetching": 0.0012964694902785692, "cpu normalized": 0.007104217695675472, "address these": 0.0007916875576361386, "occupancy for": 0.0014208435391350944, "is defined as": 0.0003874803405065999, "factors that make": 0.0012450565121198878, "blocking loads the": 0.0014938492361881133, "attributed largely to": 0.0014938492361881133, "opportunity": 0.0004571355873992418, "8 and": 0.000351968651639262, "software clustering": 0.0025929389805571385, "v 65": 0.0007393697730918806, "previous optimizations": 0.0014208435391350944, "programs": 8.414867582381361e-05, "miss can overlap": 0.0014938492361881133, "data from the": 0.00072363060774034, "to specific instructions": 0.0014938492361881133, "generation 2shared": 0.0014208435391350944, "not be": 0.00014215867573654563, "holding registers mshrs": 0.0014938492361881133, "radix lu and": 0.0014938492361881133, "prefetches across": 0.0014208435391350944, "likelihood of an": 0.0012450565121198878, "simulated": 0.0005203342836485377, "the key reasons": 0.0013694745610305906, "fft fftopt": 0.002841687078270189, "there fore load": 0.0014938492361881133, "pipelined memory 4": 0.0014938492361881133, "sets for our": 0.0013694745610305906, "sees lower memory": 0.0014938492361881133, "radix each": 0.0014208435391350944, "protocol": 0.00048748020481669804, "4 2": 0.00028250153473873257, "indicates that the": 0.0005800080318983563, "and gcc": 0.0010714735215364589, "n 5": 0.0003562174884767141, "n 4": 0.0002576900749476322, "time for which": 0.001099381203598304, "include clustering": 0.0014208435391350944, "and contention related": 0.0014938492361881133, "8 interaction between": 0.0014938492361881133, "n 2": 0.00013078127502417735, "speedup and": 0.000934269396133684, "their purpose": 0.001131946701784956, "identify": 0.00010474832946335995, "and the exposed": 0.0013694745610305906, "early prefetches": 0.008525061234810566, "stall time to": 0.00448154770856434, "in memory ilp": 0.0014938492361881133, "4 illustrate": 0.0012236883289734016, "previous": -0.0036021091572284144, "iii impact": 0.0012964694902785692, "mp3d radix water": 0.0014938492361881133, "on an ilp": 0.0014938492361881133, "ilp processors while": 0.0014938492361881133, "misses the ilp": 0.0014938492361881133, "conference papers 11": 0.0014938492361881133, "increased the": 0.0006737375532188302, "mp3d memory cpu": 0.0014938492361881133, "store information": 0.0009744838600348351, "the combination of": 0.0005910018589537648, "line pipelined memory": 0.0014938492361881133, "only needs": 0.0007758855324270612, "chip multiprocessor": 0.0010073118898254255, "of ilp processors": 0.0029876984723762267, "alfred p sloan": 0.0011722405867289074, "cations": 0.0005705279815649726, "has": 0, "6 section iv": 0.0014938492361881133, "both lu and": 0.0014938492361881133, "alus": 0.0016984753266611067, "opt": 0.0010346172754082234, "and ilp both": 0.0014938492361881133, "their corresponding": 0.0013035311259783175, "4 p": 0.0002780841844352882, "ilp systems see": 0.0014938492361881133, "a consistent": 0.0005512473616470595, "possible": -0.0004316692046457999, "footprints c": 0.0014208435391350944, "through software": 0.0009467079011321123, "difference arises because": 0.001296702040859785, "clustered": 0.0019534622324857962, "including contention": 0.0012964694902785692, "c l1": 0.0014208435391350944, "per cycle": 0.0007613330510497848, "a proces sor": 0.001296702040859785, "memory simulators luopt": 0.0014938492361881133, "latency simple": 0.0014208435391350944, "that contributes": 0.0010262724504283278, "manual": 0.00036937842134171316, "unnecessary": 0.0003333902851424325, "reduction not available": 0.0014938492361881133, "speedups in": 0.0009901537330284928, "preceding and following": 0.001296702040859785, "misses for": 0.002504711879086664, "of instructions behind": 0.0014938492361881133, "provide a significant": 0.0011205516212663127, "some key data": 0.0013694745610305906, "on a": 4.5466849648576405e-05, "results from": 0.0007467322537010316, "beneficial": 0.0004571355873992418, "9 but do": 0.0014938492361881133, "in removing memory": 0.0014938492361881133, "store latencies": 0.0014208435391350944, "in multiprocessor 8": 0.0014938492361881133, "tem the": 0.0009744838600348351, "n processors is": 0.001296702040859785, "other latency reduction": 0.0014938492361881133, "replaced before their": 0.0014938492361881133, "producer initiated": 0.007104217695675472, "rate 4": 0.0010262724504283278, "being used": 0.0005512473616470595, "its latency": 0.0011720303570684468, "in luopt but": 0.0014938492361881133, "fft are": 0.0011720303570684468, "the sgi origin": 0.0012049873892419176, "results reported": 0.0007088812617379373, "in an applica": 0.0014938492361881133, "a generally": 0.0010262724504283278, "d alleviating late": 0.0014938492361881133, "how software": 0.0012236883289734016, "for": 0, "bottom": 0.00021112979443794683, "our ap plications": 0.0029876984723762267, "rather than gcc": 0.0014938492361881133, "memory ilp speedups": 0.0029876984723762267, "ilp speedups for": 0.0014938492361881133, "contributing": 0.0017761514364090828, "in memory stall": 0.002738949122061181, "are non blocking": 0.0012049873892419176, "however these modifications": 0.0013694745610305906, "of this scheduling": 0.0013694745610305906, "for two main": 0.001099381203598304, "mshrs however": 0.0014208435391350944, "this paper combines": 0.0013694745610305906, "generation multiproces sors": 0.0014938492361881133, "2 41x simple": 0.0014938492361881133, "loads the entire": 0.0014938492361881133, "ilp multiprocessor": 0.004262530617405283, "with each": 0.0005606875171917378, "negative effects": 0.0009744838600348351, "clock rates": 0.0010714735215364589, "because of a": 0.0008350537182533475, "to target those": 0.0014938492361881133, "cda 9617383 and": 0.0014938492361881133, "2001 christopher": 0.0012964694902785692, "intervening invalidation": 0.0014208435391350944, "300 mhz": 0.00104746084242708, "two are the": 0.0011445468458217791, "in an": 0.00012343254137594576, "s l1": 0.0012964694902785692, "scheduling prefetched": 0.0014208435391350944, "in ilp since": 0.0014938492361881133, "than cpu ilp": 0.0029876984723762267, "the distance": 0.00038694399966509696, "calculate the ratio": 0.0014938492361881133, "ilp system as": 0.0014938492361881133, "a split": 0.0007758855324270612, "the fraction of": 0.0006671798061512098, "ilp and the": 0.0014938492361881133, "improves memory": 0.0014208435391350944, "load miss latencies": 0.001296702040859785, "techniques impact": 0.0014208435391350944, "memory bound even": 0.0014938492361881133, "slightly": 0.000129235002983704, "below including": 0.0012964694902785692, "work is": 0.0003362520157557036, "normally be completely": 0.0014938492361881133, "that multiple": 0.0008280699999863234, "help performance": 0.0014208435391350944, "sections iii and": 0.0012450565121198878, "slightly to use": 0.0014938492361881133, "stall reduction": 0.0014208435391350944, "techniques integrated": 0.0012964694902785692, "these speedups along": 0.0014938492361881133, "reduction of 32": 0.0013694745610305906, "most applications 4": 0.0013694745610305906, "9 the processing": 0.0014938492361881133, "net effect": 0.000934269396133684, "sor": 0.0006206314546180394, "load balance": 0.0008349039596955547, "or reducing": 0.0010262724504283278, "memory ac cesses": 0.0013694745610305906, "exploiting ilp processors": 0.0014938492361881133, "reducing": 0.0009325677287456417, "misses thus": 0.0012236883289734016, "0 2 94x": 0.0014938492361881133, "software prefetching less": 0.0014938492361881133, "b shows": 0.0005740563350397298, "by 13": 0.0008493899656374634, "and increasing the": 0.0010199114554288679, "latencies incurred in": 0.0014938492361881133, "multiprocessor often tends": 0.0014938492361881133, "support": -7.2772601963561644e-06, "fftopt have": 0.0014208435391350944, "inlining and": 0.0010714735215364589, "from 1 29": 0.0014938492361881133, "luopt improves by": 0.0014938492361881133, "m garca": 0.0014208435391350944, "stall time together": 0.0014938492361881133, "fraction": 0.0013221112334976, "attributed as stall": 0.0014938492361881133, "science foundation under": 0.0007090084153274866, "overhead": 0.000168962878073407, "clock rates and": 0.0013694745610305906, "system and interconnection": 0.0014938492361881133, "generally less": 0.0009901537330284928, "is an execution": 0.0010199114554288679, "than previous": 0.0016561399999726468, "latencies the section": 0.0014938492361881133, "greater impact in": 0.0014938492361881133, "synchronization ac": 0.0014208435391350944, "two factors that": 0.0013694745610305906, "fewer early prefetches": 0.0014938492361881133, "application input": 0.0012964694902785692, "fore": 0.00049291170459384, "2 network cycles": 0.0014938492361881133, "lines in lu": 0.0014938492361881133, "multiprocessor": 0.00787682391796137, "similar latencies 4": 0.0014938492361881133, "with other load": 0.0014938492361881133, "versus a common": 0.0014938492361881133, "220": 0.0005846075714522, "cycle is attributed": 0.0014938492361881133, "system to": 0.0008195051895123886, "thus leading to": 0.0011205516212663127, "effi ciency figure": 0.0014938492361881133, "the first part": 0.0006314192670467703, "fig 3 impact": 0.0014938492361881133, "together as cpu": 0.0014938492361881133, "techniques but the": 0.0014938492361881133, "re dexecution": 0.0014208435391350944, "can hinder demand": 0.0014938492361881133, "bottom the": 0.0008493899656374634, "non ilp": 0.0014208435391350944, "these optimizations": 0.0008089776733351597, "processor in": 0.0011767974231663035, "system consequently the": 0.0014938492361881133, "hardware cache": 0.0010714735215364589, "communication in": 0.000581094980533528, "henceforth we": 0.0007862679497202865, "the compilers deficiencies": 0.0014938492361881133, "not have": 0.00024780694280239675, "with both preceding": 0.0014938492361881133, "all our applications": 0.005975396944752453, "and distributed": 0.00041683982303045733, "155": 0.0005023203561135886, "in mp3d to": 0.0014938492361881133, "three cases": 0.0011730935704453947, "with clustered": 0.0012964694902785692, "techniques effectively": 0.0014208435391350944, "acacio": 0.0012962370230936529, "10 with": 0.0007312656821925609, "hide memory latency": 0.0012450565121198878, "impact of ilp": 0.014938492361881134, "improve the effectiveness": 0.0024901130242397755, "ilp system in": 0.0014938492361881133, "working sets do": 0.0014938492361881133, "at reducing memory": 0.0014938492361881133, "65536": 0.0010071312708744076, "component in the": 0.000844583996376316, "a detailed analysis": 0.0008495423225819723, "based multiprocessors see": 0.0014938492361881133, "performance bottlenecks": 0.0010714735215364589, "an invalidation": 0.00104746084242708, "d alleviating": 0.0014208435391350944, "connected using a": 0.0013694745610305906, "locality": 0.0003642518060773669, "section iv": 0.0015134532658450887, "generally": 0.0006009028510817309, "of opportunity": 0.0012236883289734016, "the out": 0.00078100352324389, "of non": 0.00037870082859379383, "latencies are already": 0.0014938492361881133, "results of section": 0.0008495423225819723, "computer science": 0.0003188448924310706, "multiprocessors adaptive": 0.0012236883289734016, "prefetches are": 0.002263893403569912, "out of": 0.0014883845604453782, "ciency figure 7": 0.0014938492361881133, "resource usage": 0.0008570881443887248, "a similar": 0.0002180957321291726, "level parallelism ilp": 0.0019917453355684555, "is attributed": 0.000934269396133684, "overlap this": 0.00104746084242708, "4 way": 0.0015321147860419748, "are clustered": 0.0008823495204139393, "models": -0.00013800106611582907, "by the ilp": 0.0012450565121198878, "12 november": 0.0010991840405417048, "hurt ilp": 0.0014208435391350944, "to understand how": 0.0008652808165901484, "variable": -7.721743791751866e-05, "increase demand for": 0.0014938492361881133, "despite the inherent": 0.002738949122061181, "park jayanth srinivasan": 0.0014938492361881133, "in detail it": 0.0013694745610305906, "the application on": 0.0010332478335948062, "the original applications": 0.0013694745610305906, "important components of": 0.0012049873892419176, "erarchy resulting": 0.0014208435391350944, "assume": -0.0005444907701625053, "has more than": 0.0007900048867459554, "stall component and": 0.0014938492361881133, "and or increased": 0.0014938492361881133, "by cpu ilp": 0.0014938492361881133, "generation multiprocessors the": 0.0014938492361881133, "overlapped with other": 0.0012450565121198878, "ilp both of": 0.0014938492361881133, "time": -0.0328165506953067, "push": 0.0004999270053390257, "all of our": 0.0008259957405919335, "window targeting contention": 0.0014938492361881133, "execution time with": 0.001063299596966407, "simple second": 0.0012964694902785692, "a simulated architectures": 0.0014938492361881133, "652 september 2007": 0.0013694745610305906, "l1 mshrs a": 0.0014938492361881133, "at reducing": 0.0008823495204139393, "enough to improve": 0.0013694745610305906, "a prefetch": 0.002970461199085478, "section iv show": 0.0014938492361881133, "interface a": 0.0008823495204139393, "mp3d water radix": 0.0014938492361881133, "8 mshrs": 0.0012964694902785692, "to decrease memory": 0.0014938492361881133, "nodes are connected": 0.0010476487277799817, "intervening invalidation or": 0.0014938492361881133, "for total": 0.0019803074660569857, "applications on our": 0.0014938492361881133, "larger portion of": 0.0011205516212663127, "performance 9 the": 0.0014938492361881133, "by woo": 0.0012964694902785692, "of increased contention": 0.0014938492361881133, "are not already": 0.0012049873892419176, "system both lu": 0.0014938492361881133, "ilp78 2 1": 0.0014938492361881133, "technique": -0.0002524460274714408, "are difficult": 0.0006708467339800083, "multiprocessor configuration we": 0.0014938492361881133, "these modifications": 0.0016987799312749268, "occupancy due to": 0.00448154770856434, "0": -0.001039838053792752, "cause software": 0.0025929389805571385, "memory cpu normalized": 0.007469246180940567, "86 82": 0.0014208435391350944, "miss overlap and": 0.00448154770856434, "to 29": 0.0010991840405417048, "section evaluates": 0.0011720303570684468, "reducing rather than": 0.0014938492361881133, "data cache": 0.0006737375532188302, "tried varying": 0.0014208435391350944, "applications and the": 0.0010804390301275394, "higher in": 0.0008349039596955547, "resource contention as": 0.0014938492361881133, "recommended for previous": 0.0014938492361881133, "systems because ilp": 0.0014938492361881133, "bound nature": 0.002841687078270189, "benefit of the": 0.000908350588733887, "mp3d are": 0.0014208435391350944, "removing memory": 0.0014208435391350944, "lower and more": 0.0014938492361881133, "an evaluation of": 0.001651991481183867, "for accelerating": 0.0010073118898254255, "to target": 0.0009013757356933457, "the difference in": 0.0006634672260030681, "fig 4 impact": 0.0014938492361881133, "and ilp indicates": 0.0014938492361881133, "we therefore focus": 0.001296702040859785, "techniques but": 0.0009467079011321123, "manuel e": 0.0012964694902785692, "did": 0.00022657509779358895, "parallel applications": 0.000770905950507449, "a multi": 0.00045818656052278213, "we assume that": 0.00029182620087562643, "find that": 0.0014454500734564244, "overlapped early prefetches": 0.0014938492361881133, "with ilp processors": 0.00518680816343914, "which can improve": 0.0011722405867289074, "models aggressive ilp": 0.0014938492361881133, "speculation": 0.0006206314546180394, "invalidated or replaced": 0.0013694745610305906, "that shared": 0.00104746084242708, "owner prediction for": 0.0014938492361881133, "by 3": 0.0005590918184731947, "this paper clustering": 0.0014938492361881133, "by three factors": 0.0012450565121198878, "cda 9617383": 0.0014208435391350944, "processors 2": 0.0008570881443887248, "fig 5 ilp": 0.0013694745610305906, "below including the": 0.0013694745610305906, "prefetches resource": 0.0014208435391350944, "can normally be": 0.0014938492361881133, "instruction window in": 0.0029876984723762267, "computation d": 0.0010991840405417048, "prediction": 0.00032463392872410663, "memory latencies the": 0.001296702040859785, "static scheduling": 0.0008916139019254566, "the simple loop": 0.001296702040859785, "the entire load": 0.0014938492361881133, "and the rest": 0.0007261834387372869, "and speculative": 0.0019803074660569857, "increased hardware resources": 0.0014938492361881133, "ilp processors it": 0.0029876984723762267, "these techniques": 0.0014105375872097332, "components for each": 0.0013694745610305906, "maining memory stall": 0.0014938492361881133, "a more aggressive": 0.002160878060255079, "modifications to": 0.0006059181569023806, "pai by": 0.0014208435391350944, "fftopt memory": 0.0014208435391350944, "latency specific": 0.0014208435391350944, "speedup is generally": 0.0014938492361881133, "but their impact": 0.0013694745610305906, "current": -0.0003719294289174418, "suggest that": 0.00048290796503210466, "flit delay": 0.0014208435391350944, "software controlled data": 0.0012450565121198878, "ular ilp techniques": 0.0014938492361881133, "international": 2.655480920182036e-05, "bound thus": 0.0010073118898254255, "ii a 1": 0.0013694745610305906, "time reduction in": 0.001296702040859785, "duato owner prediction": 0.0014938492361881133, "any time this": 0.0011722405867289074, "commodity microprocessors are": 0.0014938492361881133, "is reasonable": 0.0005623196226558734, "overlapped by": 0.002263893403569912, "the data in": 0.0006890232301298161, "data to": 0.0004505569626929905, "time together as": 0.0014938492361881133, "1 vi conclusions": 0.0014938492361881133, "by a": 3.746150049052991e-05, "execution time relative": 0.001296702040859785, "cycles at every": 0.0014938492361881133, "address": 0.00026967760606665906, "ilp systems normalized": 0.0029876984723762267, "and range": 0.0016561399999726468, "along": -3.178669447080765e-05, "ilp case lu": 0.0014938492361881133, "fft lu": 0.0011720303570684468, "the data of": 0.0008708440660535825, "figure shows that": 0.001816701177467774, "rate 4 per": 0.0014938492361881133, "in ilp however": 0.0014938492361881133, "models include": 0.0010262724504283278, "is unclear": 0.0007660573930209874, "balance since": 0.0014208435391350944, "on issues": 0.0009600637246473705, "contention without": 0.0014208435391350944, "remain largely": 0.002447376657946803, "studied": 0.00016659397687797517, "sarita adve": 0.002447376657946803, "commonly": 0.0002493866803452182, "queue": 0.00031307395507259304, "section v ii": 0.0014938492361881133, "imply a": 0.0008214821934209966, "data shows": 0.001131946701784956, "lower memory": 0.0023440607141368935, "decision is discussed": 0.0014938492361881133, "built from commodity": 0.0014938492361881133, "studies": 0.0005663039183281265, "as ilp processors": 0.0014938492361881133, "our applications remain": 0.0029876984723762267, "software prefetching we": 0.0014938492361881133, "network cycles": 0.0014208435391350944, "prefetches are scheduled": 0.0014938492361881133, "to increase opportunities": 0.0014938492361881133, "useful": -9.744029984730482e-05, "exposed as stall": 0.0014938492361881133, "simple fewer early": 0.0014938492361881133, "from contention we": 0.0014938492361881133, "one reason for": 0.0009468777142085484, "is that": 0.00014434960312100306, "supported in part": 0.0005123713374386516, "see fewer or": 0.0014938492361881133, "system resources more": 0.0014938492361881133, "or that": 0.0005998995190940908, "cache coherent non": 0.0011445468458217791, "that achieved by": 0.001063299596966407, "multiprocessor remote latencies": 0.0014938492361881133, "compiler optimizations": 0.0007862679497202865, "2 56x simple": 0.0014938492361881133, "becomes a greater": 0.0014938492361881133, "comes primarily from": 0.0013694745610305906, "the other": 4.52027622042962e-05, "water and": 0.0009901537330284928, "working": 0.00041223019399838585, "and a network": 0.001099381203598304, "of the study": 0.0009746586553460519, "function inlining and": 0.0013694745610305906, "prefetching all": 0.0012236883289734016, "cannot overlap": 0.0011720303570684468, "scientific and commercial": 0.0013694745610305906, "on l1 load": 0.0014938492361881133, "average 59": 0.0014208435391350944, "with one exception": 0.0010804390301275394, "instruction s execution": 0.0013694745610305906, "decreasing the computation": 0.0013694745610305906, "50000 particles water": 0.0014938492361881133, "support for": 0.00041130785678457197, "the bottom the": 0.0011722405867289074, "applications how": 0.0014208435391350944, "outweighs": 0.0007861269656877025, "misses are clustered": 0.0014938492361881133, "cc numa": 0.0021429470430729177, "and contention using": 0.0014938492361881133, "4 way interleaved": 0.0013694745610305906, "1 12": 0.0012833385557412679, "misses contribute to": 0.0014938492361881133, "both simple": 0.0010262724504283278, "n on": 0.0006986233870244101, "1 port 8": 0.0014938492361881133, "less effective at": 0.0013694745610305906, "to 72 vs": 0.0014938492361881133, "the busy": 0.001920127449294741, "tends to": 0.00043346832166585346, "expected latency": 0.0014208435391350944, "incurred in this": 0.001296702040859785, "latency comes": 0.0014208435391350944, "the net": 0.0005689396140530372, "contention as": 0.0010714735215364589, "input sizes": 0.003214420564609376, "assume single": 0.0012964694902785692, "a fannie and": 0.0014938492361881133, "nodes b simulation": 0.0014938492361881133, "incorporate techniques to": 0.0014938492361881133, "following": -0.0017993758571644162, "arrive": 0.0003079884341176857, "these load misses": 0.0014938492361881133, "plications the": 0.0012236883289734016, "chanik": 0.0010989869481908814, "are not prefetched": 0.001296702040859785, "the expected": 0.00039405031874752865, "this paper is": 0.00033952778709790715, "applications for shared": 0.0011445468458217791, "amount of store": 0.0014938492361881133, "largely to insufficient": 0.0014938492361881133, "memory references sors": 0.0014938492361881133, "remote miss": 0.0014208435391350944, "software prefetching most": 0.0029876984723762267, "65536 points mp3d": 0.0014938492361881133, "characterize the performance": 0.0011445468458217791, "or the": 0.00019357620637378445, "for load miss": 0.0029876984723762267, "not analyze": 0.0010714735215364589, "shows that the": 0.0012587982024907538, "so that they": 0.0006932833560644299, "prefetched lines in": 0.0014938492361881133, "from more": 0.0018027514713866914, "on simple without": 0.0014938492361881133, "e the": 0.0001800937238516921, "techniques integrated within": 0.0014938492361881133, "to the higher": 0.0009649169779681393, "rules of": 0.0006207427586809192, "147": 0.00052524424854686, "time in multiprocessors": 0.0014938492361881133, "140": 0.000495223354850239, "may": -0.0033635911886661773, "widely in": 0.0009013757356933457, "applications remain": 0.002841687078270189, "fellowship and": 0.0009600637246473705, "include identical aggressive": 0.0014938492361881133, "applications": -0.007564843538318575, "but their": 0.0006953256360164465, "miss overlap exploited": 0.0014938492361881133, "improving": 0.0005683383941621423, "such": -0.007330911171169767, "greater than": 0.000571688186357127, "data": -0.0033882844646432263, "stress": 0.0004774229562534432, "stalls on": 0.002841687078270189, "a single": 9.299903268797401e-05, "the methodology described": 0.0012049873892419176, "contributes a": 0.0008916139019254566, "variable memory ilp": 0.0014938492361881133, "luopt but": 0.0014208435391350944, "times to": 0.0006163887125911731, "systems normalized": 0.002841687078270189, "memory stall and": 0.0014938492361881133, "behind which": 0.0014208435391350944, "so": -0.001764879621187549, "cpu component of": 0.0029876984723762267, "jain": 0.0005920504788030276, "uniprocessor system for": 0.0014938492361881133, "sc": 0.001121197062888726, "studies model state": 0.0014938492361881133, "the load miss": 0.0037351695363596637, "negatively affecting": 0.0025929389805571385, "in ilp improving": 0.0014938492361881133, "based shared memory": 0.003361654863798938, "and address generation": 0.0014938492361881133, "exploiting ilp on": 0.0014938492361881133, "is generally less": 0.0011722405867289074, "summarizes some key": 0.0014938492361881133, "this study radix": 0.0014938492361881133, "reduce memory latency": 0.0024901130242397755, "working sets for": 0.0014938492361881133, "in ilp than": 0.0029876984723762267, "experiments": 3.537048715855385e-05, "the 2002 acm": 0.000839756731642321, "also modified slightly": 0.0014938492361881133, "cycle latency memory": 0.0014938492361881133, "11 12": 0.0005253384458654659, "access decreasing the": 0.0014938492361881133, "group": 0.00011042774004990117, "on the simple": 0.0020398229108577358, "detail including": 0.0010262724504283278, "are cpu time": 0.0013694745610305906, "misses and producer": 0.0014938492361881133, "the fraction": 0.0005775437806277055, "hardware enhancements can": 0.0014938492361881133, "overlap since the": 0.001296702040859785, "processors that": 0.0013653739202906456, "decreases": 0.0002089716307895843, "replacing needed data": 0.0014938492361881133, "such systems is": 0.001099381203598304, "policy": 0.00032249222811788305, "21 to 88": 0.0014938492361881133, "generation systems": 0.0010991840405417048, "main": -0.00027822804246191814, "texas": 0.0004404180363923813, "by invalidating": 0.0011720303570684468, "times to characterize": 0.0014938492361881133, "thereby": 0.0007240561925669449, "re order": 0.0010991840405417048, "an execution driven": 0.0011722405867289074, "transaction network": 0.0014208435391350944, "consistent comparison the": 0.0014938492361881133, "greater bottleneck from": 0.0014938492361881133, "overlap multiple load": 0.005477898244122362, "study the key": 0.0014938492361881133, "the maximum retire": 0.0014938492361881133, "overlap figure": 0.0012964694902785692, "behind which a": 0.0014938492361881133, "more contention": 0.0012964694902785692, "straightforward modifications to": 0.0013694745610305906, "the input sets": 0.0013694745610305906, "applications by": 0.0008349039596955547, "single issue in": 0.002738949122061181, "software prefetching to": 0.0029876984723762267, "by insufficient": 0.0014208435391350944, "path app reduction": 0.0014938492361881133, "sarita v adve": 0.00259340408171957, "investigate the": 0.0009202761827927126, "generation to": 0.0009116919201724152, "and so": 0.000273619705248357, "mp3d 43": 0.0014208435391350944, "support for software": 0.0012450565121198878, "and remote miss": 0.0014938492361881133, "for a variety": 0.0007599210567713158, "a 2 figure": 0.0011722405867289074, "the ilp and": 0.0029876984723762267, "05 ffl": 0.0014208435391350944, "increased the number": 0.0011722405867289074, "sparc compiler for": 0.0014938492361881133, "scheduling and": 0.0006163887125911731, "ilp accesses that": 0.0014938492361881133, "maryland christopher": 0.0014208435391350944, "are caused by": 0.0008949704568537753, "those in": 0.0004701791957365778, "art processors": 0.002841687078270189, "the simple": 0.008316597649571041, "following instructions": 0.0012964694902785692, "to processors that": 0.0012450565121198878, "significant execution time": 0.0014938492361881133, "improve the execution": 0.001296702040859785, "four state": 0.0010991840405417048, "an increase in": 0.0006709670652327401, "commensurate with": 0.0010262724504283278, "branches 8 functional": 0.0014938492361881133, "incur a": 0.000803031441216498, "fft fftopt lu": 0.0014938492361881133, "input size lu": 0.0014938492361881133, "through a": 0.0003568307358792863, "time due": 0.0008214821934209966, "3 on": 0.0006517655629891588, "paper combines results": 0.0014938492361881133, "second decreases": 0.0014208435391350944, "load misses and": 0.006847372805152953, "miss overlap": 0.012964694902785692, "3 of": 0.00045338572841700304, "that late prefetches": 0.0014938492361881133, "this section d": 0.0014938492361881133, "insufficient and variable": 0.0014938492361881133, "however luopt": 0.0014208435391350944, "many instructions in": 0.0013694745610305906, "contrast luopt improves": 0.0014938492361881133, "clustering optimization used": 0.0014938492361881133, "correct": 4.176646183976558e-05, "29 62 1": 0.0014938492361881133, "of the execution": 0.0006932833560644299, "about 10 times": 0.001296702040859785, "use a write": 0.001296702040859785, "fannie and": 0.0014208435391350944, "or other": 0.0010994307141251325, "the cache or": 0.0011205516212663127, "invalidation": 0.001572253931375405, "applications memory stall": 0.0014938492361881133, "state of": 0.0012161824618999902, "binding prefetching": 0.005185877961114277, "equivalent in": 0.000770905950507449, "cache coherent": 0.0017832278038509132, "discussion our": 0.0010714735215364589, "performance parallel efficiency": 0.0014938492361881133, "without the": 0.00041524493927961036, "byte": 0.0008599229954449958, "than 1": 0.0004496224111842473, "overlap and contention": 0.00448154770856434, "art ilp": 0.0025929389805571385, "have shown that": 0.00046451326380313483, "to overlap": 0.0039313397486014316, "data software": 0.0014208435391350944, "potential for load": 0.0014938492361881133, "memory multiproces": 0.0011720303570684468, "improvements from the": 0.0012450565121198878, "system may see": 0.0014938492361881133, "prefetching compared": 0.0014208435391350944, "poorer in ilp": 0.0029876984723762267, "ilp specific technique": 0.0014938492361881133, "and remote": 0.0008420033877309686, "and simple systems": 0.0029876984723762267, "prefetches the last": 0.0014938492361881133, "memory cpu fig": 0.0014938492361881133, "need for": 0.0010967653901849746, "a 13 reduction": 0.0014938492361881133, "built from ilp": 0.0014938492361881133, "widely in partic": 0.0014938492361881133, "instructions for our": 0.001296702040859785, "frequent": 0.0007519011198677105, "first": -0.0031955622716561246, "than that for": 0.0008825077893862107, "ilp processors multiprocessors": 0.0014938492361881133, "cycle instruction window": 0.0014938492361881133, "previous studies have": 0.0011205516212663127, "most ap plications": 0.0014938492361881133, "of computer": 0.00030355016501214856, "optimizations is": 0.0010073118898254255, "and interconnection network": 0.001296702040859785, "factor that can": 0.001296702040859785, "thereby allowing other": 0.0014938492361881133, "multiprocessors without": 0.0014208435391350944, "on the": 1.1696107252788977e-05, "including luopt and": 0.0014938492361881133, "one": -0.005184948092374611, "be an effective": 0.0010476487277799817, "iv show": 0.0012964694902785692, "compare the ilp": 0.0014938492361881133, "a cc": 0.0010714735215364589, "load misses below": 0.0014938492361881133, "methodological": 0.0006542587825975482, "tolerating features of": 0.0014938492361881133, "already hidden in": 0.0014938492361881133, "potential for": 0.0006229575745559101, "interchange": 0.0012157160054021984, "instruction window re": 0.0014938492361881133, "processor microprocessor": 0.0014208435391350944, "at every cycle": 0.0013694745610305906, "300 mhz fetch": 0.0014938492361881133, "completely hidden only": 0.0014938492361881133, "issue and out": 0.0014938492361881133, "be shaped primarily": 0.0014938492361881133, "to provide": 0.0002771855165795494, "however have": 0.0009467079011321123, "2": 0, "time fftopt": 0.0014208435391350944, "alfred": 0.0008088326172703694, "uniprocessor system consequently": 0.0014938492361881133, "structures": 7.324463797424788e-05, "1 12 water": 0.0014938492361881133, "resource contention clustered": 0.0014938492361881133, "technology program": 0.0010991840405417048, "a high number": 0.0010804390301275394, "specifically we": 0.0010644050920327456, "4 shows": 0.00041130785678457197, "jos m": 0.0010262724504283278, "the rest": 0.0002560196723234031, "were chosen to": 0.0009556728553882656, "we did": 0.0004496224111842473, "water and mp3d": 0.0014938492361881133, "uniprocessor technology for": 0.0014938492361881133, "simulators": 0.000625086297110788, "data memory stall": 0.00448154770856434, "misses must": 0.0014208435391350944, "programs characterization and": 0.0011445468458217791, "also increase": 0.0008214821934209966, "11": -0.0009767311162428981, "10": -0.002869767011100532, "13": -0.0015474984702403304, "12": -0.0021413361875564263, "14": -0.0014620916420229322, "16": -0.0008114642247682301, "registers mshrs": 0.0012964694902785692, "18": -0.00018606761249593761, "p sloan": 0.0010991840405417048, "multiprocessors a detailed": 0.0013694745610305906, "processor parameters clock": 0.0014938492361881133, "model release consistency": 0.0014938492361881133, "ilp processors": 0.015109678347381382, "radix cannot": 0.0014208435391350944, "substantial reductions in": 0.0014938492361881133, "were": -0.001033930098472254, "example the": 0.00019015963093563357, "since it": 0.00027053658426186153, "section of the": 0.0007864089843301016, "sloan research": 0.001131946701784956, "than cpu": 0.0023440607141368935, "addressing memory stall": 0.0014938492361881133, "addressing": 0.000830340965186698, "and fft that": 0.0014938492361881133, "the study": 0.00047224694907093106, "an evaluation": 0.0013715351183238508, "to reducing": 0.000934269396133684, "2 or the": 0.0012049873892419176, "less than cpu": 0.0014938492361881133, "turned": 0.0004199896877259469, "performance this section": 0.0014938492361881133, "technique widely recommended": 0.0014938492361881133, "to contention": 0.0009901537330284928, "large number": 0.00034311108196995085, "prefetching only to": 0.0014938492361881133, "overlap of": 0.0015321147860419748, "cache coherence protocol": 0.0010332478335948062, "key results from": 0.0013694745610305906, "fft that include": 0.0014938492361881133, "occupied": 0.0005511485186559088, "not to suggest": 0.0014938492361881133, "exhibits overlap has": 0.0014938492361881133, "cache misses in": 0.0010332478335948062, "cache transfer 170": 0.0014938492361881133, "to loads that": 0.0014938492361881133, "instruction overhead": 0.0010991840405417048, "ilp case": 0.0014208435391350944, "radix opt": 0.0014208435391350944, "configurations suitable for": 0.0014938492361881133, "potential": 8.469774841997394e-05, "cache we": 0.0008420033877309686, "performance": -0.0029329532249740783, "how they interact": 0.001296702040859785, "parameters mshrs 64": 0.0014938492361881133, "are also modified": 0.0014938492361881133, "200": 0.00026961352429942227, "buffer": 0.00032142821144708593, "and luopt only": 0.0014938492361881133, "techniques as": 0.0007235008318063837, "and range of": 0.002409974778483835, "ilp speedups in": 0.0014938492361881133, "implications for architecture": 0.0014938492361881133, "to use flags": 0.0014938492361881133, "overlap all": 0.0012964694902785692, "less able": 0.001131946701784956, "news v": 0.0006297606597616608, "considered since it": 0.001296702040859785, "limited in": 0.00078100352324389, "technology v": 0.000692085057109379, "uniprocessor system": 0.0021983680810834095, "commonly studied shared": 0.0014938492361881133, "at any time": 0.000602659314031667, "stanford parallel": 0.0010991840405417048, "fine grain": 0.0007613330510497848, "6 a": 0.0004120896367003924, "multiprocessor because of": 0.0014938492361881133, "6 c": 0.0006826869601453228, "6 b": 0.001823901047918237, "system the": 0.0003556058279281376, "characterization and": 0.0007862679497202865, "average": 0.0002813664128210507, "efficiencies to be": 0.0029876984723762267, "analysis we": 0.0009465772344387584, "overhead from prefetching": 0.0014938492361881133, "such as producer": 0.00448154770856434, "figure than": 0.0012964694902785692, "greater fraction of": 0.0013694745610305906, "sizes evaluate": 0.0014208435391350944, "a mispredicted": 0.0011720303570684468, "resources from more": 0.0029876984723762267, "rsim is an": 0.0013694745610305906, "12 v": 0.0012236883289734016, "clustered load overlapped": 0.0014938492361881133, "the time for": 0.0006828094152054384, "show": -0.0020918570849265995, "and its components": 0.0012049873892419176, "outstanding misses": 0.0010991840405417048, "prediction for accelerating": 0.0014938492361881133, "various times in": 0.0014938492361881133, "motivate prefetching": 0.0014208435391350944, "to ilp the": 0.0014938492361881133, "reason for": 0.0004404970209756654, "frequent memory": 0.002841687078270189, "maining": 0.001171820202799652, "to denote the": 0.0005696037013013845, "speedup since store": 0.0014938492361881133, "aggressive": 0.002719826596722118, "the ilp memory": 0.0014938492361881133, "for two": 0.00035317486166248544, "lines are either": 0.0014938492361881133, "both versions of": 0.0010804390301275394, "processor we": 0.0007478446873076974, "mowry": 0.0008649705132670034, "that are late": 0.0014938492361881133, "aggressive ilp techniques": 0.0013694745610305906, "and input sizes": 0.0014938492361881133, "by bringing needed": 0.0014938492361881133, "in latency": 0.001131946701784956, "overlap all its": 0.0014938492361881133, "memory multiprocessors all": 0.0014938492361881133, "for shared memory": 0.003286518177948324, "enough": -1.4554520392712329e-05, "prefetches can hinder": 0.0014938492361881133, "for architecture acm": 0.0014938492361881133, "opportunities for load": 0.0014938492361881133, "such as software": 0.001099381203598304, "implications for": 0.0007088812617379373, "subsequent demand access": 0.0014938492361881133, "impact of these": 0.0011722405867289074, "lu with": 0.002447376657946803, "common set": 0.0009116919201724152, "are partly": 0.001131946701784956, "less than that": 0.0008091227814379999, "synchronization stall times": 0.0014938492361881133, "and fftopt": 0.007104217695675472, "5 p 641": 0.0012450565121198878, "time on uniprocessor": 0.0014938492361881133, "are non": 0.0005110190904450868, "tion the simple": 0.0014938492361881133, "memory slowdown in": 0.0014938492361881133, "indicates the": 0.0008973839548697994, "the entire": 0.00025560355948786475, "that achieved": 0.000934269396133684, "on average": 0.0004953121682209079, "thus for significant": 0.0014938492361881133, "the total mshr": 0.0014938492361881133, "larger part": 0.0011720303570684468, "techniques however while": 0.0014938492361881133, "same or other": 0.0014938492361881133, "defined as execution": 0.0014938492361881133, "ilp techniques": 0.02447376657946803, "studied 10 rsim": 0.0014938492361881133, "simple prefetches": 0.0014208435391350944, "secondary": 0.00045521127572845316, "and fft": 0.0020525449008566557, "original applications i": 0.0014938492361881133, "tem the analysis": 0.0014938492361881133, "resource": 0.0015012125612632703, "technique for": 0.000348979581968313, "hiding technique": 0.0012236883289734016, "national science": 0.0005024104422606679, "greater bottleneck": 0.0014208435391350944, "issue and": 0.0007972719003162888, "without prefetching": 0.0010991840405417048, "in improving": 0.0007522323131148069, "is determined by": 0.0004900454604707987, "load misses that": 0.0013694745610305906, "while software": 0.002447376657946803, "ilp improving the": 0.0014938492361881133, "how software prefetching": 0.0014938492361881133, "accesses that": 0.002970461199085478, "3 shows": 0.0004089790688200192, "where": -0.0009465381489533186, "hide or reduce": 0.0013694745610305906, "94 to 3": 0.0014938492361881133, "chanik park jayanth": 0.0014938492361881133, "at the cache": 0.0012049873892419176, "cesses we removed": 0.0014938492361881133, "our experiments fft": 0.0013694745610305906, "for shared": 0.002730747840581291, "small fraction": 0.0007393697730918806, "relative": 5.198785875053731e-05, "uniprocessor because load": 0.0014938492361881133, "41x simple": 0.0014208435391350944, "invalidating": 0.0007392371982715305, "mhz fetch decode": 0.0014938492361881133, "be a larger": 0.0029876984723762267, "147 155 november": 0.0014938492361881133, "both of these": 0.0006193914410418521, "b factors contributing": 0.0029876984723762267, "have longer": 0.0010714735215364589, "work reducing": 0.0014208435391350944, "in memory systems": 0.0014938492361881133, "for a needed": 0.0014938492361881133, "a abstractcurrent": 0.0014208435391350944, "include support for": 0.001296702040859785, "the uniprocessor additionally": 0.0014938492361881133, "that best characterize": 0.0014938492361881133, "exception the": 0.0010262724504283278, "execution may": 0.0009744838600348351, "behind": 0.0005136152453668747, "previous section": 0.00034137805169283153, "late prefetches": 0.01278759185221585, "systems such": 0.0006100379919974572, "affecting": 0.0014010958072774497, "of execution time": 0.005191684899540892, "across": 0.0002603324380071495, "rates and include": 0.0014938492361881133, "execution may be": 0.0012450565121198878, "further increase": 0.0009467079011321123, "the systems studied": 0.0014938492361881133, "and radix in": 0.0014938492361881133, "systems without": 0.000873534026459766, "3 simple": 0.0010073118898254255, "processor 2": 0.0008823495204139393, "these lines": 0.0007613330510497848, "data structures": 0.0004043940435660735, "sparc": 0.0009767311162428981, "part that": 0.0010073118898254255, "we group the": 0.0012049873892419176, "simple without prefetching": 0.0014938492361881133, "case for a": 0.0009154292893709361, "may either increase": 0.001296702040859785, "opportunity for": 0.0008089776733351597, "application dependent": 0.0008280699999863234, "invalidating or": 0.0014208435391350944, "ilp these techniques": 0.0014938492361881133, "many": -0.0007937717007577812, "base simple": 0.0014208435391350944, "according": -6.033212060627809e-05, "important components": 0.0010714735215364589, "speedups along": 0.0014208435391350944, "s": -0.0034598820530680136, "and following instructions": 0.0014938492361881133, "p 448 463": 0.0013694745610305906, "large amount": 0.0006392270727771237, "to be generally": 0.0024901130242397755, "summarizes some": 0.0009467079011321123, "increased contention in": 0.0013694745610305906, "traded": 0.0007861269656877025, "simple systems not": 0.0014938492361881133, "executables": 0.0007087541537476669, "among": -0.0001356869924082385, "execution driven simulator": 0.0011205516212663127, "with other": 0.001108333997035187, "lu mp3d": 0.002841687078270189, "luopt memory cpu": 0.0014938492361881133, "architectures to determine": 0.0014938492361881133, "effective": 0.00063922542564631, "the algorithm in": 0.0005673652100021174, "that contributes to": 0.0011205516212663127, "hughes sarita v": 0.0014938492361881133, "of these systems": 0.000821629544487081, "maintained": 0.00027668765472655326, "first memory stall": 0.0014938492361881133, "ilp system are": 0.0014938492361881133, "overlap exploited": 0.0014208435391350944, "ilp specific optimizations": 0.0014938492361881133, "100 mhz 128": 0.0014938492361881133, "these factors enough": 0.0014938492361881133, "mesh 150mhz 64": 0.0014938492361881133, "2 94": 0.0011720303570684468, "combines": 0.00034016854668923816, "following convention similar": 0.0014938492361881133, "latency reducing": 0.0023440607141368935, "v 29 n": 0.0006377305939891324, "two systems": 0.0015226661020995697, "for example": 6.00756345535331e-05, "related latencies": 0.0014208435391350944, "scheduled identically": 0.0014208435391350944, "lu are": 0.0011720303570684468, "it while the": 0.001296702040859785, "the speedup": 0.0006857675591619254, "to move load": 0.0014938492361881133, "these five applications": 0.0014938492361881133, "to the uniprocessor": 0.0029876984723762267, "for luopt": 0.002841687078270189, "time between": 0.0005979344413557038, "misses contribute": 0.0014208435391350944, "assign stall time": 0.0014938492361881133, "the instruction window": 0.005861202933644537, "journal of computer": 0.0005544470768355723, "proceedings of": 0.0003418596502858219, "enable": 0.00025514227977401307, "window re order": 0.0014938492361881133, "any additional latency": 0.0014938492361881133, "processors most previous": 0.0014938492361881133, "access according": 0.0012964694902785692, "most of": 0.0011853215370271777, "c impact": 0.0012964694902785692, "use a configuration": 0.0014938492361881133, "1 to 29": 0.0014938492361881133, "ilp improving": 0.0014208435391350944, "used in luopt": 0.0029876984723762267, "figures 6": 0.000743558732735435, "with similar": 0.0013087522347727857, "execution time luopt": 0.0014938492361881133, "use flags": 0.0014208435391350944, "water these": 0.0014208435391350944, "those": -0.000838162785393518, "speedups however": 0.0014208435391350944, "on average l1": 0.0014938492361881133, "a compiler that": 0.0010804390301275394, "versus msi": 0.0014208435391350944, "an applica tion": 0.0014938492361881133, "one exception the": 0.001296702040859785, "be completely": 0.000692085057109379, "impact of exploiting": 0.0029876984723762267, "than in the": 0.0020670696903894487, "miss can": 0.0012236883289734016, "promising": 0.0003567667533195088, "mshrs number of": 0.0029876984723762267, "and ilp": 0.014684259947680817, "optimizations to cluster": 0.0014938492361881133, "parallel and distributed": 0.0005413490379834908, "partly hidden": 0.0014208435391350944, "the term memory": 0.0013694745610305906, "section v": 0.0007660573930209874, "across synchronization ac": 0.0014938492361881133, "water average": 0.0014208435391350944, "cluster": 0.0003257117098269289, "simple ilp75 3": 0.0014938492361881133, "and techniques": 0.0007053989196668184, "greater impact": 0.0012964694902785692, "section d": 0.001131946701784956, "mispredicted": 0.0016695085096870765, "technology": 0.000448377094212453, "256x256 matrix": 0.0014208435391350944, "account for stall": 0.0014938492361881133, "448 463 april": 0.0014938492361881133, "from commodity": 0.0014208435391350944, "improving the combination": 0.0014938492361881133, "with ilp in": 0.0014938492361881133, "kaul sarita v": 0.0014938492361881133, "other outstanding": 0.0012964694902785692, "proces sor two": 0.0014938492361881133, "same": -0.001478474396543061, "models the processor": 0.0013694745610305906, "than tolerating techniques": 0.0014938492361881133, "paper use": 0.0009467079011321123, "of figure 6": 0.0007900048867459554, "stud ies": 0.0010714735215364589, "time relative to": 0.001099381203598304, "pai": 0.0016695085096870765, "2 programs": 0.0010262724504283278, "the number": 0.0002997845138789519, "versus a": 0.0009901537330284928, "impact on the": 0.0006361330081925041, "international symposium": 0.0005012100185129878, "an intervening": 0.0010714735215364589, "two main": 0.0005497153570625662, "speedup is similar": 0.0014938492361881133, "window in luopt": 0.0014938492361881133, "652 september": 0.0012964694902785692, "of how ilp": 0.0014938492361881133, "to a large": 0.000691141171436491, "invalidation or": 0.0014208435391350944, "times since rsim": 0.0014938492361881133, "size outstanding branches": 0.0014938492361881133, "and speculative ex": 0.0014938492361881133, "henceforth we use": 0.0012450565121198878, "using the above": 0.0007599210567713158, "shows a wide": 0.0012450565121198878, "tolerating latency": 0.001131946701784956, "decreasing the": 0.0014039608185675966, "execution time d": 0.0013694745610305906, "be a": 0.00017768873572493864, "contention due": 0.0012964694902785692, "christopher j": 0.0021429470430729177, "latencies for": 0.0009467079011321123, "slightly to": 0.0009600637246473705, "largely": 0.0014672039495819069, "fraction of the": 0.0011947819653637367, "speedup the figure": 0.0014938492361881133, "a prefetch for": 0.001296702040859785, "8 mshrs 64": 0.0014938492361881133, "ilp speedup all": 0.0014938492361881133, "simulation methodology": 0.0009901537330284928, "latencies in processor": 0.0014938492361881133, "and water these": 0.0014938492361881133, "network interface a": 0.0014938492361881133, "prefetching luopt": 0.0014208435391350944, "term memory stall": 0.0014938492361881133, "than other instructions": 0.0014938492361881133, "as producer": 0.004262530617405283, "by the": 1.247596784173518e-05, "remote misses": 0.0014208435391350944, "n mshrs": 0.0014208435391350944, "ranganathan by a": 0.0014938492361881133, "efficiency using": 0.0011720303570684468, "being": -0.0006269148923687527, "stall time maining": 0.0014938492361881133, "several straightforward modifications": 0.0014938492361881133, "1 outstanding": 0.0014208435391350944, "ilp system allows": 0.0014938492361881133, "rest": 7.162095871861114e-05, "6 b by": 0.001296702040859785, "prefetches across synchronization": 0.0014938492361881133, "mhz 128 bits": 0.0014938492361881133, "leeway": 0.0010989869481908814, "misses the": 0.0016179553466703193, "described below": 0.0005226576199549111, "move load misses": 0.0014938492361881133, "to tolerate": 0.0007567266329225443, "the following convention": 0.0012049873892419176, "remote memory": 0.0008570881443887248, "for additional latency": 0.0014938492361881133, "significant performance benefit": 0.0014938492361881133, "it does": 0.00026190859635466507, "variability in the": 0.0009468777142085484, "of 32": 0.000735273447381226, "to hide its": 0.0014938492361881133, "times since": 0.000934269396133684, "not only with": 0.0011722405867289074, "arrival including": 0.0014208435391350944, "memory multiprocessors with": 0.0011722405867289074, "4": 0, "on our ilp": 0.0014938492361881133, "performance by": 0.0024075394770651064, "to coalesce multiple": 0.0014938492361881133, "ilp techniques with": 0.0014938492361881133, "or replacing": 0.0012964694902785692, "prefetches early": 0.002841687078270189, "because of insufficient": 0.001296702040859785, "ilp speedup on": 0.0014938492361881133, "of store miss": 0.0014938492361881133, "we doubled": 0.0012964694902785692, "coherent multiprocessors adaptive": 0.0014938492361881133, "techniques impact multiprocessor": 0.0014938492361881133, "use of current": 0.0014938492361881133, "formance therefore": 0.0014208435391350944, "than 1 outstanding": 0.0014938492361881133, "overlap since": 0.0011720303570684468, "ilp28 2 3": 0.0014938492361881133, "of the cycle": 0.0017772648455287548, "system uses": 0.003103542129708245, "59 29 62": 0.0014938492361881133, "mainly due": 0.000770905950507449, "techniques and": 0.0005161086224429477, "intel": 0.0004610380417446734, "motivated by our": 0.0012049873892419176, "pipelined memory": 0.0011720303570684468, "and represents": 0.0007522323131148069, "bottlenecks in our": 0.0014938492361881133, "instructions hit in": 0.0014938492361881133, "radix209 2 overlapped": 0.0014938492361881133, "exploit": 0.0010592612053737468, "server": 0.0003161745861234225, "write allocate": 0.00104746084242708, "latency results in": 0.0014938492361881133, "our evaluations": 0.0012964694902785692, "either": -0.0008972378977307104, "and simulation": 0.0006416692778706339, "foundation fellowship": 0.0012236883289734016, "misses and to": 0.001296702040859785, "cache to": 0.0015945438006325775, "needed lines into": 0.0014938492361881133, "and directory and": 0.0014938492361881133, "are less": 0.001072875343263318, "grouping": 0.00046703193575915, "displaying the total": 0.0014938492361881133, "the overlap of": 0.0009649169779681393, "misses but its": 0.0014938492361881133, "which each prefetch": 0.0014938492361881133, "in the multiprocessor": 0.00518680816343914, "primarily by": 0.00104746084242708, "lists the": 0.0005689396140530372, "stall time component": 0.0014938492361881133, "foundation under": 0.0006344349421004362, "least 200 dynamic": 0.0014938492361881133, "9 detailed": 0.0012964694902785692, "rice simulator": 0.0012964694902785692, "the latency": 0.0030712415687628543, "doubled and": 0.0012236883289734016, "fig 1 system": 0.0014938492361881133, "256x256": 0.0010071312708744076, "mesh network each": 0.0014938492361881133, "architecture studies": 0.0012236883289734016, "limited benefits": 0.0025929389805571385, "radix water": 0.0012964694902785692, "execution time they": 0.0013694745610305906, "of multimedia": 0.0008420033877309686, "a provides the": 0.0013694745610305906, "or negatively affecting": 0.0014938492361881133, "late to": 0.0010714735215364589, "processors in": 0.001102494723294119, "the ilp configuration": 0.0014938492361881133, "node both caches": 0.0014938492361881133, "a reduction in": 0.0007760247047198731, "2 figure": 0.0005543476422809032, "processors it": 0.0016561399999726468, "processors is": 0.0006059181569023806, "software prefetching does": 0.0014938492361881133, "addressing memory": 0.0014208435391350944, "on better simulated": 0.0014938492361881133, "prefetching luopt with": 0.0014938492361881133, "determined by": 0.00025937011601352873, "its three components": 0.0014938492361881133, "refer": 4.677861948054128e-06, "dominated by": 0.0005828952578067033, "network interface": 0.0015833751152722771, "scientific": 0.00028394735553956984, "requests outstanding": 0.0014208435391350944, "to application": 0.0007916875576361386, "the simple system": 0.01815382857203699, "molecules fig 2": 0.0014938492361881133, "dexecution time": 0.0014208435391350944, "this restriction when": 0.0014938492361881133, "processing nodes are": 0.001296702040859785, "study five applications": 0.0014938492361881133, "the dichotomy": 0.001131946701784956, "their input": 0.0008151232588750414, "better memory": 0.0010991840405417048, "cycle we": 0.0015517710648541225, "up our simulations": 0.0014938492361881133, "speculative prefetches fig": 0.0014938492361881133, "discussed below including": 0.0014938492361881133, "we focus": 0.0004144518405116351, "v 29": 0.0005623196226558734, "can potentially": 0.0019710697522218328, "to 72": 0.0012964694902785692, "stall time and": 0.0012049873892419176, "and radix each": 0.0014938492361881133, "leeway increased": 0.0014208435391350944, "except the": 0.000539312172653556, "fig 2 applications": 0.0014938492361881133, "v 22": 0.0005590918184731947, "every cycle we": 0.0013694745610305906, "and its subsequent": 0.0012450565121198878, "acm": -0.00017138794454780177, "may see": 0.0009744838600348351, "than tolerating": 0.0014208435391350944, "in order simple": 0.0014938492361881133, "splash stanford": 0.0010991840405417048, "ilp system generally": 0.0014938492361881133, "more aggressive": 0.001541811901014898, "impact in": 0.0010714735215364589, "are partly hidden": 0.0014938492361881133, "allowing": 0.00014213318556696762, "when moving": 0.0009600637246473705, "high levels of": 0.0009958726677842277, "of barriers for": 0.0014938492361881133, "9 but": 0.0009226297106538729, "analysis of section": 0.0009556728553882656, "decision is": 0.0007053989196668184, "best of our": 0.0007630312704615912, "simple ilp78 2": 0.0014938492361881133, "jain chanik park": 0.0014938492361881133, "references": 0.00022213405593988881, "the processing nodes": 0.0012450565121198878, "miss requests": 0.0011720303570684468, "prefetching for the": 0.0012049873892419176, "the net effect": 0.0010074925735724792, "detail including contention": 0.0014938492361881133, "including contention at": 0.0014938492361881133, "systems 6": 0.0008823495204139393, "vaughan": 0.0009465381489533186, "tried several straightforward": 0.0014938492361881133, "have shown": 0.00032095544046357815, "applications the": 0.0004775085773001171, "of private memory": 0.0014938492361881133, "and v both": 0.0014938492361881133, "slightly better than": 0.000844583996376316, "analysis we analogously": 0.0014938492361881133, "memory stud": 0.0014208435391350944, "distance for all": 0.0014938492361881133, "decode": 0.0006037826483748385, "simple without": 0.0012964694902785692, "poorer parallel": 0.002841687078270189, "see a larger": 0.0012450565121198878, "too long": 0.0008916139019254566, "and variable memory": 0.0014938492361881133, "generally less than": 0.0011445468458217791, "rsim": 0.004189092097811295, "that even after": 0.0013694745610305906, "software prefetching achieves": 0.0029876984723762267, "8 load miss": 0.0014938492361881133, "issues 6 figure": 0.0014938492361881133, "stores fig 6": 0.0014938492361881133, "mesh 150mhz": 0.0014208435391350944, "contention for resources": 0.00448154770856434, "larger portion": 0.00104746084242708, "a 1 processor": 0.001296702040859785, "aggressive ilp": 0.002263893403569912, "fftopt": 0.011666133207842875, "hertz foundation fellowship": 0.0014938492361881133, "controller and the": 0.0010804390301275394, "a common": 0.000674763685890432, "generation multiprocessors one": 0.0014938492361881133, "summarizes all": 0.001131946701784956, "prefetching overlapped": 0.0014208435391350944, "prefetching appear": 0.0014208435391350944, "several straightforward": 0.0012964694902785692, "with": 0, "simple and one": 0.001296702040859785, "that for the": 0.0005423262831436037, "window to enable": 0.0014938492361881133, "prefetching improves memory": 0.0014938492361881133, "memory systems": 0.004937792437667728, "system fig 7": 0.0014938492361881133, "increased late prefetches": 0.00448154770856434, "the expected latency": 0.0014938492361881133, "were cache ports": 0.0014938492361881133, "the main reasons": 0.001099381203598304, "to that achieved": 0.0012049873892419176, "manuel": 0.0007018545386706938, "c impact of": 0.0014938492361881133, "2 lists": 0.000873534026459766, "and john hertz": 0.0014938492361881133, "bottleneck and parallel": 0.0029876984723762267, "n processors": 0.0007478446873076974, "latency measured": 0.0012236883289734016, "detailed": 0.00043173659579551443, "ac": 0.0006872598111532543, "network in detail": 0.0014938492361881133, "ad": 0.0003110276233437523, "the national science": 0.0006493070103366789, "summarizes these speedups": 0.0014938492361881133, "figure 10": 0.0003580620304652203, "overlapped by ilp": 0.0014938492361881133, "outstanding simultaneously": 0.0014208435391350944, "al": 2.8079917666759113e-05, "overlap exploited by": 0.0014938492361881133, "an": 0, "techniques collectively as": 0.0014938492361881133, "ap": 0.0014570072243094677, "as": 0, "and resource contention": 0.002738949122061181, "at": -0.011666133207842875, "and its three": 0.0013694745610305906, "factor increases": 0.0012964694902785692, "other instructions": 0.0009226297106538729, "insufficient opportunities in": 0.0029876984723762267, "efficiency using the": 0.0014938492361881133, "we simulate a": 0.001063299596966407, "optimization used in": 0.0013694745610305906, "controlled data": 0.0011720303570684468, "9502500 cda 9502791": 0.0014938492361881133, "order buffer sizememory": 0.0014938492361881133, "across synchronization": 0.002841687078270189, "shared memory multiproces": 0.0012450565121198878, "modifications achieved": 0.0014208435391350944, "be generally poorer": 0.0029876984723762267, "and multiprocessor": 0.0009600637246473705, "can overlap is": 0.0013694745610305906, "lines are": 0.0006708467339800083, "they interact with": 0.001296702040859785, "significant load miss": 0.0014938492361881133, "of insufficient opportunities": 0.0014938492361881133, "b l1": 0.0012964694902785692, "simple average": 0.0014208435391350944, "we find memory": 0.0029876984723762267, "ilp techniques substantially": 0.0014938492361881133, "before being used": 0.0012049873892419176, "at least 200": 0.0013694745610305906, "all resources it": 0.0014938492361881133, "important": -0.0005069726861423723, "to 3 54": 0.0014938492361881133, "longer remote": 0.0014208435391350944, "same cache line": 0.0010332478335948062, "effectively hide memory": 0.0014938492361881133, "suite 14": 0.0014208435391350944, "suite 13": 0.0014208435391350944, "have a": 0.000204455312925406, "factors affecting": 0.0009744838600348351, "latency to": 0.0008570881443887248, "remote": 0.0018404306350536706, "small fraction of": 0.0008259957405919335, "water fig": 0.0014208435391350944, "figures 3": 0.0007478446873076974, "adve code transformations": 0.0014938492361881133, "misses is": 0.0008916139019254566, "uses previous generation": 0.0014938492361881133, "the texas": 0.0010714735215364589, "processor cycles local": 0.0014938492361881133, "parallelism": 0.0015299102462938495, "our applications the": 0.0013694745610305906, "these systems for": 0.0012450565121198878, "directory coherence": 0.0012964694902785692, "3 on the": 0.0008765825586364599, "therefore the two": 0.0011722405867289074, "below the first": 0.0011722405867289074, "to exploit": 0.0009724340670040668, "original": -9.744029984730482e-05, "versions of lu": 0.0029876984723762267, "lapped": 0.0010071312708744076, "suffer from l1": 0.0014938492361881133, "to aggressively": 0.0011720303570684468, "incurred in": 0.0008916139019254566, "caused": 0.0002082552662921964, "average reduction": 0.0011720303570684468, "miss overlap since": 0.0014938492361881133, "systems previous": 0.0012964694902785692, "overlapped stall": 0.0014208435391350944, "time to the": 0.0008350537182533475, "overlapped load misses": 0.0014938492361881133, "jos m garca": 0.0014938492361881133, "and radix": 0.0036710649869202043, "latency comes primarily": 0.0014938492361881133, "algorithm developed": 0.0009013757356933457, "and luopt": 0.004262530617405283, "ilp c": 0.0014208435391350944, "causes": 0.0005868196283877242, "miss ilp speedup": 0.007469246180940567, "prefetches and resource": 0.0029876984723762267, "cache latency": 0.0011720303570684468, "this difference": 0.0006416692778706339, "lu fft": 0.0014208435391350944, "in our systems": 0.001296702040859785, "prefetching algorithm": 0.001131946701784956, "single issue": 0.0020525449008566557, "application to overlap": 0.0014938492361881133, "tr": 0, "b by": 0.000581094980533528, "to": 0, "protocol 4": 0.0009600637246473705, "155 november": 0.0012236883289734016, "fftopt may": 0.0014208435391350944, "tolerating features": 0.0014208435391350944, "13 to": 0.0007019804092837983, "prefetch instructions": 0.0009901537330284928, "demand accesses the": 0.0014938492361881133, "is mitigated since": 0.0014938492361881133, "multiple issue out": 0.0014938492361881133, "in the applications": 0.0019917453355684555, "v 65 n": 0.0008131975843589385, "straightforward": 6.140182025375816e-05, "to loads c": 0.0014938492361881133, "sors these": 0.0012236883289734016, "applications this reduction": 0.0014938492361881133, "ilp and": 0.004396736162166819, "studies have shown": 0.0009849547961705261, "prefetching for": 0.006458407974577109, "that luopt achieves": 0.0014938492361881133, "poorer parallel efficiencies": 0.0014938492361881133, "optimizations akin to": 0.0014938492361881133, "overlap and": 0.00254816989691239, "ilp memory slowdown": 0.0014938492361881133, "for processor": 0.0007972719003162888, "time is 39": 0.0014938492361881133, "considerations tr": 0.001131946701784956, "bottleneck": 0.0016799587509037876, "nodes in": 0.00039768964876038223, "this l2 cache": 0.0014938492361881133, "performance benefit for": 0.0014938492361881133, "within the instruction": 0.0013694745610305906, "can appear more": 0.0014938492361881133, "benefits in latency": 0.0014938492361881133, "non blocking and": 0.0011445468458217791, "protocol a": 0.0007197368277238234, "among late prefetches": 0.0014938492361881133, "641 652 september": 0.0013694745610305906, "cycle we calculate": 0.0014938492361881133, "by bringing": 0.0023440607141368935, "large": -0.000879911361350981, "simple ilp radix209": 0.0014938492361881133, "small": -0.0004890806114649007, "parallelism on shared": 0.0014938492361881133, "a split transaction": 0.0012450565121198878, "1 29": 0.0008916139019254566, "in ilp only": 0.0014938492361881133, "september 2007": 0.0007862679497202865, "multiprocessors the main": 0.001296702040859785, "memory ac": 0.0012236883289734016, "hiding memory": 0.001131946701784956, "grant no 003604": 0.0014938492361881133, "to each other": 0.0006013286488776185, "to speed up": 0.0007568623686414541, "mp3d and": 0.0025929389805571385, "past": 0.0004939074326778636, "ilp44 9": 0.0014208435391350944, "use miss processor": 0.0014938492361881133, "a write": 0.0006888996606839536, "latencies in a": 0.0014938492361881133, "further": -0.0007360278943610609, "not ex": 0.0012964694902785692, "cycle to": 0.001572535899440573, "distance for each": 0.0011722405867289074, "the code": 0.00039768964876038223, "and increased contention": 0.010456944653316792, "9617383 and": 0.0014208435391350944, "processors we find": 0.0029876984723762267, "microprocessors improve performance": 0.0014938492361881133, "clock": 0.0006826336798419325, "stall component": 0.004262530617405283, "used to": 0.00017301844913600913, "section": -0.009471730881139777, "3 and 4": 0.0005149164514138487, "work has discussed": 0.0013694745610305906, "the ratio": 0.0012200239611790252, "application figure 4": 0.0014938492361881133, "not be retired": 0.0014938492361881133, "application figure 3": 0.0014938492361881133, "and technology v": 0.0007900048867459554, "caches are non": 0.0014938492361881133, "multiprocessors see a": 0.0014938492361881133, "to these": 0.00035929979101540784, "clustered together within": 0.0014938492361881133, "contrast": 0.00013568699240823853, "applications on": 0.0007273426669563976, "effective in ilp": 0.0014938492361881133, "full": -2.6511746235527135e-05, "misses are": 0.0008151232588750414, "interchange used in": 0.0014938492361881133, "software prefetching is": 0.001296702040859785, "component": 0.00020609390774380918, "execution time mp3d": 0.0014938492361881133, "release consistency the": 0.001296702040859785, "policy the cache": 0.0013694745610305906, "ilp processors most": 0.0014938492361881133, "time are cpu": 0.0014938492361881133, "technology program under": 0.0013694745610305906, "described by woo": 0.0014938492361881133, "traded off": 0.0011720303570684468, "surendra byna yong": 0.0013694745610305906, "november": 0.00016500753833459871, "6 figure 10": 0.0013694745610305906, "no 003604": 0.0014208435391350944, "to expose": 0.000803031441216498, "mshrs utilization": 0.0014208435391350944, "load misses but": 0.0029876984723762267, "time software prefetching": 0.0014938492361881133, "primarily by cpu": 0.0014938492361881133, "byna yong chen": 0.0013694745610305906, "the negative": 0.0005590918184731947, "footprints c performance": 0.0014938492361881133, "difference in": 0.00044684330539814367, "on execution time": 0.001063299596966407, "to further investigate": 0.0012450565121198878, "or by": 0.0004308909176812921, "its three": 0.0009600637246473705, "followed": 0.00013851244805387596, "access cc": 0.0012964694902785692, "5 8": 0.0005451895579899118, "additional latency hiding": 0.0014938492361881133, "5 2": 0.00021443151028472542, "software prefetching for": 0.004108423683091772, "time mp3d": 0.0014208435391350944, "overlapped in the": 0.0013694745610305906, "latencies from": 0.0012964694902785692, "uniprocessor also generally": 0.0014938492361881133, "correct path app": 0.0014938492361881133, "very small": 0.0004105288501501932, "both the simple": 0.0024901130242397755, "latencies in these": 0.0014938492361881133, "duces the": 0.0014208435391350944, "to 65": 0.001131946701784956, "we compiled our": 0.0013694745610305906, "ilp both without": 0.0014938492361881133, "ilp system section": 0.0014938492361881133, "two": 0, "memory 45 cycles": 0.0014938492361881133, "ffl ilp techniques": 0.0014938492361881133, "comparing": 0.0002746230461538164, "splash": 0.00314450786275081, "6": -0.009224642758841661, "hide or": 0.0012236883289734016, "factors enough to": 0.0014938492361881133, "dominated by stalls": 0.0014938492361881133, "specu lation a": 0.0014938492361881133, "the prefetches are": 0.0013694745610305906, "more": -0.012304995936393141, "address generation": 0.002704127207080037, "8 and full": 0.0014938492361881133, "the experiments": 0.00041524493927961036, "leading to a": 0.0007113670805621601, "includes a proces": 0.0014938492361881133, "bringing unnecessary": 0.0014208435391350944, "initiated": 0.002075852412966745, "dependent consequently despite": 0.0014938492361881133, "reduce memory": 0.0018934158022642245, "of the 2002": 0.0007694135405469789, "5 p": 0.00038694399966509696, "bus 100 mhz": 0.0014938492361881133, "levels of caches": 0.0014938492361881133, "generate luopt and": 0.0014938492361881133, "the national": 0.000536437671631659, "varying": 0.0004578374396662216, "12 specifically": 0.0014208435391350944, "factor lu lu": 0.0014938492361881133, "increase or": 0.0008280699999863234, "resources or": 0.0010073118898254255, "reduction in overall": 0.001296702040859785, "accesses in ilp": 0.0014938492361881133, "their effectiveness": 0.000873534026459766, "reordering of": 0.001747068052919532, "characterize the": 0.0005543476422809032, "duces the execution": 0.0014938492361881133, "science": 5.520042644633165e-05, "their input sizes": 0.0014938492361881133, "contention figure": 0.0014208435391350944, "latency increases in": 0.001296702040859785, "prefetch for a": 0.0014938492361881133, "of private": 0.0009901537330284928, "significant among": 0.0012964694902785692, "remain": 0.000268643898939676, "effectiveness in": 0.0019803074660569857, "multiprocessor hardware": 0.0014208435391350944, "cpu time henceforth": 0.0014938492361881133, "srinivasan variability": 0.0014208435391350944, "due to": 0.0009244368782684593, "applied to": 0.00018142053652770443, "latency in": 0.0024269330200054787, "simple second ilp": 0.0014938492361881133, "in that": 0.00020722067431293878, "system performance with": 0.002409974778483835, "late prefetches and": 0.00896309541712868, "be overlapped in": 0.0013694745610305906, "write back policy": 0.001296702040859785, "compare": 4.997508370468401e-05, "the gcc 2": 0.0013694745610305906, "multiprocessor performance and": 0.0014938492361881133, "mispredicted branch": 0.0011720303570684468, "cache sizes": 0.000873534026459766, "this scheduling": 0.0009744838600348351, "that reduce latency": 0.0014938492361881133, "the same or": 0.0007936725416715286, "re dexecution time": 0.0014938492361881133, "interaction of software": 0.0013694745610305906, "are caused": 0.0008089776733351597, "time d": 0.0009116919201724152, "with software prefetching": 0.004108423683091772, "i e the": 0.0003097835254723522, "hardware resources or": 0.0014938492361881133, "radix in the": 0.0014938492361881133, "axis": 0.00027224538508125264, "information": -0.00023663113784498264, "needs": 2.0291212085366477e-05, "ilp speedup and": 0.0014938492361881133, "the overlapped part": 0.0014938492361881133, "and memory": 0.002034087153903204, "data arrival including": 0.0014938492361881133, "interchange to": 0.0012236883289734016, "percentage these figures": 0.0014938492361881133, "2shared": 0.0012962370230936529, "studied shared": 0.0014208435391350944, "srinivasan": 0.0006440278436218421, "compiler the better": 0.0014938492361881133, "we compare the": 0.0005960961148327253, "for which at": 0.0011722405867289074, "in ilp ranging": 0.0014938492361881133, "garca jos duato": 0.0014938492361881133, "time with the": 0.0009304727902853372, "and contention": 0.004950768665142464, "techniques on multiprocessor": 0.0029876984723762267, "multiprocessors the sgi": 0.0013694745610305906, "memory latency": 0.0039313397486014316, "split transaction bus": 0.0012450565121198878, "due to limited": 0.0011205516212663127, "either invalidated or": 0.0014938492361881133, "in lu": 0.001131946701784956, "system and": 0.0003720515627838105, "instruction window size": 0.0011205516212663127, "ilp outweighs any": 0.0014938492361881133, "evaluations": 0.0004404180363923813, "systems ilp": 0.002841687078270189, "can also help": 0.0011205516212663127, "to enable these": 0.0013694745610305906, "synchronization and so": 0.0014938492361881133, "lu on an": 0.0014938492361881133, "an invalidation based": 0.0012450565121198878, "group the busy": 0.0014938492361881133, "39 on": 0.0012964694902785692, "misses closer": 0.0014208435391350944, "generation systems increased": 0.0014938492361881133, "cpu ilp": 0.005683374156540378, "the loop": 0.0004895804278405733, "and fftopt are": 0.0014938492361881133, "lu see": 0.0012236883289734016, "effects the": 0.0007567266329225443, "only with other": 0.001296702040859785, "small instruction": 0.0012236883289734016, "10 with prefetching": 0.0014938492361881133, "when beneficial for": 0.0014938492361881133, "p 147": 0.00078100352324389, "we illustrate": 0.0005200122691895784, "instead of barriers": 0.0014938492361881133, "summarizes these": 0.00104746084242708, "mshrs alus and": 0.0014938492361881133, "prefetch instructions can": 0.0014938492361881133, "lu lu fft": 0.0014938492361881133, "number of l1": 0.005477898244122362, "two main reasons": 0.0009849547961705261, "our applications 12": 0.0014938492361881133, "a system with": 0.0007395023954727041, "radix figure 6": 0.0014938492361881133, "a significant": 0.0007414888830916717, "paper": -0.004375604079775516, "through": -0.00043832727947553757, "in cache": 0.0007660573930209874, "time similar to": 0.0013694745610305906, "suffer": 0.00040890573565365376, "its": -0.0054605163919961555, "the figure the": 0.0007828820472290784, "jayanth": 0.0012962370230936529, "corporation the": 0.0011720303570684468, "21": -0.00014761668301973405, "22": -0.00015378723281235998, "memory stud ies": 0.0014938492361881133, "4 shows the": 0.0005986946112034233, "29": 1.2473905477403076e-05, "side prefetching for": 0.0013694745610305906, "late": 0.0053282469372684235, "contributes to stall": 0.0014938492361881133, "average 14": 0.0012964694902785692, "generally sees": 0.004262530617405283, "full benefit of": 0.0014938492361881133, "change the memory": 0.002738949122061181, "those accesses that": 0.0014938492361881133, "affecting load": 0.002841687078270189, "consistency the": 0.0008349039596955547, "unnecessary lines": 0.0014208435391350944, "performance metrics in": 0.0012450565121198878, "radix209": 0.0012962370230936529, "fetch decode": 0.0010991840405417048, "clustered misses": 0.0014208435391350944, "times slower": 0.0008651256371036726, "achieves significant reductions": 0.0014938492361881133, "schedule prefetches": 0.0014208435391350944, "e g": 0.0002544821802587786, "utilization number of": 0.00259340408171957, "reduction techniques": 0.0009013757356933457, "to 43 for": 0.0013694745610305906, "effectiveness of": 0.003167070061781882, "impact of such": 0.0012450565121198878, "configuration with": 0.0007567266329225443, "this reduction": 0.0006737375532188302, "executables as": 0.0012964694902785692, "conference papers": 0.0011720303570684468, "fftopt lu luopt": 0.0014938492361881133, "fpus 2 address": 0.0014938492361881133, "of figure 9": 0.0009958726677842277, "29 62": 0.0012964694902785692, "any time": 0.00048733203429857926, "simple and ilp": 0.013444643125693021, "less instruction overhead": 0.001296702040859785, "by hand": 0.0006392270727771237, "2d": 0.00035070562921142784, "accesses the impact": 0.0013694745610305906, "reductions in": 0.0014394736554476468, "and quadrupled the": 0.0014938492361881133, "techniques with": 0.0007972719003162888, "each possible": 0.0006651950528952447, "shows the total": 0.0008495423225819723, "cycle we group": 0.0014938492361881133, "cc numa shared": 0.0014938492361881133, "april 2005 xian": 0.0014938492361881133, "adve rohit": 0.0014208435391350944, "or greater": 0.0016840067754619371, "ports": 0.0004999270053390257, "cluster load": 0.0014208435391350944, "to the expected": 0.0008765825586364599, "to hide or": 0.001296702040859785, "memory systems are": 0.0014938492361881133, "current superscalar": 0.0011720303570684468, "reduce": -0.00023796368111183303, "slowdown": 0.0012412629092360787, "of these": 0.0002843651324393364, "cache line all": 0.0014938492361881133, "sors these deficiencies": 0.0014938492361881133, "similar and significant": 0.0014938492361881133, "the systems": 0.0005757922381054221, "overlapped not only": 0.0014938492361881133, "used to generate": 0.0006598263651279841, "without and": 0.003214420564609376, "or decrease": 0.0008823495204139393, "memory slowdown": 0.0014208435391350944, "pai by a": 0.0014938492361881133, "either increase or": 0.001296702040859785, "on effectiveness of": 0.0013694745610305906, "schedule prefetches across": 0.0014938492361881133, "the two key": 0.0012049873892419176, "for the memory": 0.0010074925735724792, "research": -0.0001155854652439098, "haifa israel manuel": 0.0014938492361881133, "misses": 0.01813217731148079, "affecting the performance": 0.0010804390301275394, "sloan": 0.0007477105928685173, "evaluation": 5.4618837665101025e-05, "occurs": 1.4560518757614476e-05, "p 448": 0.0011720303570684468, "and greater memory": 0.0013694745610305906, "mp3d water": 0.0012964694902785692, "after prefetching": 0.0012236883289734016, "mshrs however these": 0.0014938492361881133, "prefetching most of": 0.0029876984723762267, "on the x": 0.000839756731642321, "chanik park": 0.0012236883289734016, "block 8": 0.0012236883289734016, "by the demand": 0.0013694745610305906, "see the": 0.0003733661268505158, "prefetching with ilp": 0.0013694745610305906, "and john": 0.0009744838600348351, "and directory": 0.0010991840405417048, "62 1 12": 0.0014938492361881133, "benefits are": 0.0010991840405417048, "barriers for": 0.00104746084242708, "and the system": 0.0007599210567713158, "memory the splash": 0.0014938492361881133, "address generation units": 0.002738949122061181, "implies that the": 0.0004969573882456006, "benefits": 0.0014617665840019355, "increasing the": 0.0004136616058578879, "in addressing the": 0.0012049873892419176, "use rsim": 0.0014208435391350944, "2 to": 0.0002900438502378911, "we assume single": 0.0013694745610305906, "about 10 with": 0.0013694745610305906, "must be": 9.801716398279591e-05, "ilp39 0": 0.0014208435391350944, "understand the reduced": 0.0014938492361881133, "removed this": 0.0009116919201724152, "increase demand": 0.0014208435391350944, "other so": 0.0009744838600348351, "contention as shown": 0.0014938492361881133, "annual acm": 0.00045625303588606766, "time relative": 0.0010073118898254255, "exhibited": 0.0004975615675090839, "ilp techniques and": 0.0014938492361881133, "memory latencies": 0.0009600637246473705, "we model release": 0.0014938492361881133, "by invalidating or": 0.0014938492361881133, "in a compiler": 0.0010804390301275394, "ccr 9410457": 0.0014208435391350944, "measured from address": 0.0014938492361881133, "is over lapped": 0.0014938492361881133, "a range of": 0.0006238134700926508, "latency specific techniques": 0.0014938492361881133, "number": -0.008308461906305924, "range of 1": 0.0011205516212663127, "initiated communication that": 0.0029876984723762267, "network in": 0.0005921566571528848, "bottleneck and": 0.0021983680810834095, "deficiencies in": 0.0011720303570684468, "is lower and": 0.0013694745610305906, "results in substantial": 0.0013694745610305906, "multiprocessor because": 0.002841687078270189, "not see the": 0.0012049873892419176, "introduction": -0.001171820202799652, "kb 4": 0.001131946701784956, "considered since": 0.0009744838600348351, "multiprocessor performance": 0.004105089801713311, "least": -0.00047796509814197757, "when beneficial": 0.0014208435391350944, "increased resource": 0.0014208435391350944, "assumption": -1.3519458039127083e-05, "and include identical": 0.0014938492361881133, "processors we": 0.0013715351183238508, "of prefetching appear": 0.0014938492361881133, "as shown": 0.00023784725405821984, "interaction of ilp": 0.0014938492361881133, "fft mp3d water": 0.0014938492361881133, "texas advanced technology": 0.0012450565121198878, "similar multiprocessor remote": 0.0014938492361881133, "papers 11": 0.0011720303570684468, "ilp speedup for": 0.010456944653316792, "by displaying the": 0.0012450565121198878, "and simple equivalent": 0.0014938492361881133, "allows less time": 0.0014938492361881133, "systems even": 0.0010991840405417048, "caused by insufficient": 0.0014938492361881133, "park": 0.00043339059738368275, "the ratio of": 0.0016540387202927372, "the instructions": 0.0007053989196668184, "of non blocking": 0.001099381203598304, "part": -0.0012715657253342216, "alternatives for": 0.0008280699999863234, "information on outstanding": 0.0014938492361881133, "latency of that": 0.0013694745610305906, "time of lu": 0.0014938492361881133, "for such systems": 0.0009746586553460519, "a larger relative": 0.0029876984723762267, "a wide vari": 0.0014938492361881133, "exception the algorithm": 0.0014938492361881133, "b": 0, "almost never": 0.0009467079011321123, "an intervening invalidation": 0.0014938492361881133, "each application on": 0.0014938492361881133, "processor pipelines memory": 0.0014938492361881133, "for multi": 0.0005672634587090754, "and contention without": 0.0014938492361881133, "simple the": 0.0007862679497202865, "techniques allow": 0.0009744838600348351, "together as": 0.0008280699999863234, "each other contention": 0.0014938492361881133, "determined": -5.393552121333182e-05, "average memory": 0.0009600637246473705, "longer remote latencies": 0.0014938492361881133, "load misses in": 0.00259340408171957, "water radix opt": 0.0014938492361881133, "latency added": 0.0014208435391350944, "270 cycles": 0.0014208435391350944, "on ilp by": 0.0014938492361881133, "late to completely": 0.0014938492361881133, "times slower than": 0.0009649169779681393, "as input": 0.0004732886172193792, "which we call": 0.0006013286488776185, "variable ilp": 0.0014208435391350944, "store miss overlap": 0.0029876984723762267, "for the": 0.0, "of the global": 0.0007186277849298874, "order dynamic": 0.0014208435391350944, "cycle is": 0.0006708467339800083, "recommended for": 0.0010714735215364589, "chosen commensurate with": 0.0014938492361881133, "needed data": 0.0010714735215364589, "in simple fewer": 0.0014938492361881133, "of sparc": 0.0011720303570684468, "dy namic": 0.0010991840405417048, "data in": 0.0003876446367887626, "the individual components": 0.0009958726677842277, "the longer latencies": 0.0014938492361881133, "on multiprocessor theta": 0.0014938492361881133, "built": 0.0003251471541904164, "use flags instead": 0.0014938492361881133, "for each access": 0.0011722405867289074, "understand how aggressive": 0.0014938492361881133, "ation": 0.0005920504788030276, "luopt achieves": 0.0014208435391350944, "in partic ular": 0.0009958726677842277, "also": -0.015233662636395475, "in ilp prefetch": 0.0014938492361881133, "simultaneously at various": 0.0014938492361881133, "interconnection": 0.0004610380417446734, "scheduling speed": 0.0014208435391350944, "accesses in": 0.0007862679497202865, "papers 11 12": 0.0013694745610305906, "applications 4": 0.0010073118898254255, "optimization identified": 0.0012964694902785692, "memory multiprocessors the": 0.001063299596966407, "the lower": 0.00030703834791893865, "compiler based on": 0.0012450565121198878, "demand accesses by": 0.0014938492361881133, "without improving the": 0.0014938492361881133, "is supported in": 0.0008708440660535825, "greater than that": 0.0008708440660535825, "balance since a": 0.0014938492361881133, "processor parameters": 0.0014208435391350944, "usage they": 0.0014208435391350944, "ilp on average": 0.0014938492361881133, "most": -0.00640785215971992, "we use the": 0.0008830896846873272, "fraction of": 0.0021333134752086935, "significant": 0.0001712573382933515, "interface a split": 0.0014938492361881133, "in simple": 0.006624559999890587, "ilp only": 0.0014208435391350944, "achieves significant overlap": 0.0014938492361881133, "on supercomputing": 0.0005979344413557038, "2 7 8": 0.0011722405867289074, "kb": 0.0005023203561135886, "prefetches and contention": 0.0029876984723762267, "protocol 4 we": 0.0014938492361881133, "simple processor": 0.0061184416448670075, "in the uniprocessor": 0.0024901130242397755, "invalidation based four": 0.0014938492361881133, "2 7 2": 0.0018308585787418722, "blocking loads": 0.00703218214241068, "cache to cache": 0.002738949122061181, "configuration for": 0.0007862679497202865, "processors with single": 0.0014938492361881133, "a effect of": 0.0014938492361881133, "initiated communication in": 0.0014938492361881133, "the system to": 0.0006580319520400546, "the splash": 0.0028028081884010517, "our ilp": 0.00351609107120534, "lines into the": 0.00259340408171957, "difference in the": 0.0006848578786494261, "assume that all": 0.0006013286488776185, "system can": 0.00048073118015100634, "these lines being": 0.0014938492361881133, "system ffl parallel": 0.0014938492361881133, "than simple processor": 0.0014938492361881133, "prefetches scheduled identically": 0.0014938492361881133, "with single": 0.0016179553466703193, "every cycle": 0.0008280699999863234, "techniques collectively": 0.0012236883289734016, "the exposed": 0.0010991840405417048, "water these reductions": 0.0014938492361881133, "most stressed in": 0.0014938492361881133, "both processor": 0.00104746084242708, "fine": 0.0003039910977028127, "find": -0.0005952484568887207, "overlap does not": 0.0013694745610305906, "impact": 0.003717183317614954, "access": 0.000623732397568095, "we removed": 0.0010073118898254255, "since prefetching": 0.0012236883289734016, "processors rsim": 0.0014208435391350944, "contention using": 0.0014208435391350944, "prefetches that are": 0.00259340408171957, "distributed": -4.176646183976556e-05, "the sgi": 0.0009116919201724152, "and parallel efficiency": 0.001296702040859785, "ilp speedup will": 0.0014938492361881133, "in multiprocessors they": 0.0014938492361881133, "to comparing execution": 0.0014938492361881133, "l2 cache": 0.004107410967104983, "from our experiments": 0.001063299596966407, "factor": 3.587486524942019e-05, "convention similar to": 0.0013694745610305906, "8": -0.006088969852161285, "speedup fft fftopt": 0.0014938492361881133, "to aggressively exploit": 0.0014938492361881133, "prefetch may": 0.0012964694902785692, "and cda 9617383": 0.0014938492361881133, "are late": 0.0012236883289734016, "cache coherent multiprocessors": 0.0012450565121198878, "has blocking": 0.0014208435391350944, "dependent": 7.867875696982692e-05, "prefetching and ilp": 0.00448154770856434, "configuration for reference": 0.0014938492361881133, "5x fewer": 0.0014208435391350944, "multiprocessor theta": 0.0014208435391350944, "synchronization": 0.0008856449466022365, "performance for": 0.0004895804278405733, "flags instead of": 0.0014938492361881133, "relative memory": 0.002841687078270189, "scheduling blocking loads": 0.0014938492361881133, "2 address generation": 0.0014938492361881133, "similar number of": 0.0012049873892419176, "consequently despite the": 0.0029876984723762267, "b and c": 0.0005800080318983563, "overlap multiple": 0.004894753315893606, "prefetching is slightly": 0.0014938492361881133, "a reordering of": 0.0012049873892419176, "local memory": 0.0007053989196668184, "memory stalls": 0.0025929389805571385, "which each": 0.000488453141614656, "be an": 0.0002486180705021325, "are normalized to": 0.0009849547961705261, "and out": 0.0014248598311910937, "in processor": 0.0007916875576361386, "doubled": 0.0006440278436218421, "byte line pipelined": 0.0014938492361881133, "collectively as": 0.0010991840405417048, "the applications because": 0.0014938492361881133, "figure the": 0.0005590918184731947, "ilp prefetch instructions": 0.0014938492361881133, "common": -0.00013892108039263728, "following the": 0.00039477346500433247, "fewer misses": 0.0012236883289734016, "outweighs any additional": 0.0014938492361881133, "change in the": 0.0006193914410418521, "analysis we can": 0.0009649169779681393, "and ilp case": 0.0014938492361881133, "allowing other outstanding": 0.0014938492361881133, "parallelism ilp these": 0.0014938492361881133, "bits split": 0.0014208435391350944, "set": -0.0006887761355520396, "allow ilp additional": 0.0014938492361881133, "luopt but typically": 0.0014938492361881133, "data on effectiveness": 0.0014938492361881133, "we next identify": 0.001296702040859785, "the lower memory": 0.001296702040859785, "ac cesses": 0.00209492168485416, "64 byte line": 0.0029876984723762267, "collectively": 0.0005846075714522, "see": -0.005071418459191407, "individual": 7.867875696982692e-05, "hide memory": 0.0010991840405417048, "results show": 0.0012875689756894754, "time prefetches that": 0.0014938492361881133, "the cycle is": 0.001099381203598304, "cache misses": 0.0006543761173863928, "by 3 the": 0.0010804390301275394, "time they are": 0.0010074925735724792, "cpu normalized execution": 0.007469246180940567, "contention related": 0.002841687078270189, "opt late": 0.0014208435391350944, "an ibm": 0.0007478446873076974, "five applications and": 0.0014938492361881133, "also motivate": 0.0012236883289734016, "similar to": 0.0003843716514545677, "multiprocessor generally": 0.0014208435391350944, "simple multiprocessor": 0.0012964694902785692, "computation time with": 0.0012450565121198878, "techniques supported by": 0.001296702040859785, "schedules instructions for": 0.0014938492361881133, "those where": 0.000934269396133684, "available": -9.855934321001517e-05, "computation in": 0.0005407652217859794, "splash suite 14": 0.0014938492361881133, "those accesses": 0.0012236883289734016, "determine the": 0.0002465943520220694, "along with the": 0.000578824116878417, "are from": 0.0013972467740488203, "78 59 29": 0.0014938492361881133, "2 compiler": 0.001131946701784956, "prefetching figure 9": 0.001296702040859785, "software prefetching b": 0.0014938492361881133, "system relative": 0.0012964694902785692, "interface": 0.00037348175536243904, "are either invalidated": 0.0014938492361881133, "that exhibits": 0.0009013757356933457, "the multiprocessor than": 0.0014938492361881133, "system to understand": 0.0013694745610305906, "before their corresponding": 0.0029876984723762267, "sys tem": 0.0006651950528952447, "number of instructions": 0.000859882344926048, "last": -0.00013911402123095907, "processor the impact": 0.0014938492361881133, "uniprocessor": 0.0051655806199809575, "annual": 0.00018405500457265313, "according to the": 0.00033952778709790715, "generation shared memory": 0.0014938492361881133, "bar lengths of": 0.0014938492361881133, "improves": 0.00045936304302028483, "we calculate the": 0.000859882344926048, "memory hi erarchy": 0.0014938492361881133, "binding prefetching is": 0.0014938492361881133, "they are less": 0.0024901130242397755, "baltimore": 0.000580990785629362, "load": 0.010112727984155969, "performance of prefetching": 0.0013694745610305906, "its subsequent": 0.00104746084242708, "to data": 0.000542229022332423, "both versions": 0.000873534026459766, "simple": -0.02075028134804353, "iii ilp processors": 0.0014938492361881133, "only fftopt": 0.0014208435391350944, "most previous": 0.001606062882432996, "latency shown is": 0.0014938492361881133, "dimensional": 8.469774841997394e-05, "three components": 0.0007567266329225443, "store information on": 0.0013694745610305906, "application rather than": 0.0012450565121198878, "also assumed": 0.0008651256371036726, "using the": 8.987744700444897e-05, "transfer misses in": 0.0014938492361881133, "order dynamic scheduling": 0.0014938492361881133, "on the compilers": 0.0014938492361881133, "optimizations that can": 0.0011445468458217791, "by insufficient opportunities": 0.0014938492361881133, "prefetching for example": 0.0013694745610305906, "transformations": 0.00024776250906691124, "order static": 0.0014208435391350944, "figure and": 0.0008420033877309686, "when moving from": 0.0011722405867289074, "speculative execution the": 0.0012450565121198878, "surendra byna": 0.0012964694902785692, "systems studied 10": 0.0014938492361881133, "we refer to": 0.0004515766579018661, "with prefetching is": 0.0013694745610305906, "in a": 1.5595399308755968e-05, "number of early": 0.0014938492361881133, "primary working": 0.0014208435391350944, "between successive": 0.0007613330510497848, "previous work has": 0.000854639096035357, "the previous": 0.00013793634998885714, "ffl ilp": 0.0014208435391350944, "mshr occupancy due": 0.00448154770856434, "fftopt 65536 points": 0.0014938492361881133, "architecture acm sigarch": 0.0010804390301275394, "the negative effects": 0.001099381203598304, "vari 2 to": 0.0014938492361881133, "consistency because": 0.0011720303570684468, "the applications and": 0.0011445468458217791, "rsim is": 0.0012964694902785692, "the key results": 0.001296702040859785, "aggressively exploit": 0.0014208435391350944, "exposed part": 0.0014208435391350944, "analyzes the": 0.0022435340619230922, "microarchitecture p 147": 0.0014938492361881133, "understand": 0.00043390661806156256, "in order scheduling": 0.0014938492361881133, "successive misses contributing": 0.0014938492361881133, "usage they also": 0.0014938492361881133, "instruction footprints c": 0.0014938492361881133, "thereby positively": 0.0014208435391350944, "to ensure": 0.0003055376616173926, "compiler for our": 0.0014938492361881133, "factors contributing to": 0.00259340408171957, "with the simple": 0.0009958726677842277, "contrast radix almost": 0.0014938492361881133, "evaluates the": 0.001987294731036926, "times we also": 0.0014938492361881133, "other contention": 0.0014208435391350944, "parallelism proceedings": 0.0011720303570684468, "hidden by": 0.0009467079011321123, "effects of": 0.0004082082508135858, "tolerate": 0.0005279610864562382, "evaluates how": 0.0012964694902785692, "optimization": 0.00033114587006100786, "replaced": 0.00022772235523441553, "in the figure": 0.0005860384951094982, "of lu by": 0.0014938492361881133, "other latency": 0.0012964694902785692, "on microarchitecture": 0.0007053989196668184, "scheduled at least": 0.0013694745610305906, "miss overlap in": 0.0014938492361881133, "are less successful": 0.0014938492361881133, "did not provide": 0.0010332478335948062, "luopt and fftopt": 0.00448154770856434, "misses additionally latency": 0.0014938492361881133, "required this paper": 0.0014938492361881133, "prefetching overlapped accesses": 0.0014938492361881133, "xian": 0.0009743091274079684, "effective in removing": 0.0012450565121198878, "applications and": 0.002211165560191236, "be able to": 0.00038148393119024357, "by initiating a": 0.0013694745610305906, "national science foundation": 0.0005836037485845939, "reduction techniques the": 0.0013694745610305906, "ilp we tried": 0.0014938492361881133, "outstanding load miss": 0.0013694745610305906, "cpu time": 0.003019454653861616, "prefetches can": 0.0038894084708357072, "consistency because previous": 0.0014938492361881133, "of speculation or": 0.0014938492361881133, "figure 9 shows": 0.000691141171436491, "13 to 43": 0.0014938492361881133, "lu by 13": 0.0014938492361881133, "to 43": 0.0010991840405417048, "and functional unit": 0.0011445468458217791, "2shared memory": 0.0014208435391350944, "and fftopt see": 0.0014938492361881133, "each curve shows": 0.0014938492361881133, "difficult to": 0.0002844585570314233, "resulting": -0.00045315019558717784, "12 using a": 0.0013694745610305906, "that allow ilp": 0.0014938492361881133, "12 v discussion": 0.0014938492361881133, "baltimore maryland christopher": 0.0014938492361881133, "instruction cache": 0.0007567266329225443, "not provide a": 0.000839756731642321, "appear promising r": 0.0014938492361881133, "compiled our": 0.0012964694902785692, "5 ilp": 0.0012964694902785692, "latency hiding technique": 0.001296702040859785, "time reductions": 0.0010714735215364589, "is similar and": 0.0010199114554288679, "most of the": 0.0003801223085792556, "of load misses": 0.006847372805152953, "sys": 0.00039254058670860957, "using a common": 0.0011205516212663127, "levels": 0.0002462372241487365, "dexecution": 0.0012962370230936529, "purpose": 4.440282792227102e-05, "transformations to improve": 0.0012049873892419176, "s execution may": 0.0013694745610305906, "remaining fraction": 0.0012964694902785692, "specific instructions since": 0.0014938492361881133, "pai sarita adve": 0.0014938492361881133, "all 1": 0.000679656160122793, "negatively affecting load": 0.0029876984723762267, "recent": 5.7662475188714784e-05, "park jayanth": 0.0014208435391350944, "that otherwise conflict": 0.0014938492361881133, "exhibits overlap": 0.0014208435391350944, "instruction overhead from": 0.0014938492361881133, "cpu time in": 0.0010476487277799817, "this reduction occurs": 0.0014938492361881133, "ilp34 0": 0.0014208435391350944, "load overlapped early": 0.0014938492361881133, "not implemented in": 0.0011445468458217791, "its additional": 0.0021983680810834095, "supported by state": 0.0014938492361881133, "stress system": 0.0014208435391350944, "flags": 0.0006206314546180394, "simulator that models": 0.0012450565121198878, "based data": 0.0007916875576361386, "of varying this": 0.001296702040859785, "coherence protocol 4": 0.0014938492361881133, "refer to": 0.00022668185783994047, "applications fit in": 0.0014938492361881133, "components of execution": 0.0029876984723762267, "150mhz": 0.0010989869481908814, "ilp fig": 0.0012964694902785692, "suggest the": 0.00078100352324389, "figure indicates that": 0.0012450565121198878, "techniques for ilp": 0.0014938492361881133, "incorporate techniques": 0.0011720303570684468, "latency in simple": 0.0014938492361881133, "of late prefetches": 0.0029876984723762267, "or the gcc": 0.0014938492361881133, "cache this": 0.0008916139019254566, "from the use": 0.0008708440660535825, "denote the": 0.00020261361632862462, "luopt reduces the": 0.0014938492361881133, "of barriers": 0.0010991840405417048, "hierarchy and network": 0.0014938492361881133, "turned on the": 0.0012049873892419176, "connects the": 0.0008570881443887248, "a hardware cache": 0.0013694745610305906, "by most previous": 0.0013694745610305906, "shown to": 0.0007099914890769431, "conclusions": 1.0917763972568117e-05, "any load misses": 0.0014938492361881133, "a two": 0.000349574408479431, "with previous": 0.0007235008318063837, "it can": 0.00013553992176496, "up to": 0.00020155903306110062, "to increases in": 0.001296702040859785, "used by": 0.0002644696681928306, "input": -0.0003204243613940817, "memory consistency": 0.0009901537330284928, "speedup is": 0.0032859287736839863, "window targeting": 0.0014208435391350944, "that all": 0.00018509315692647428, "time ilp simple": 0.0014938492361881133, "or hurt ilp": 0.0014938492361881133, "and implications": 0.00104746084242708, "lower parallel": 0.0014208435391350944, "simple ilp": 0.004262530617405283, "radix209 2": 0.0014208435391350944, "or hurt": 0.0014208435391350944, "high performance for": 0.0012049873892419176, "able to expose": 0.0013694745610305906, "discussed non": 0.0014208435391350944, "john hertz foundation": 0.0014938492361881133, "155 november 16": 0.0014938492361881133, "speedup if": 0.0014208435391350944, "to assign stall": 0.0014938492361881133, "that reduce": 0.0008570881443887248, "by initiating": 0.0011720303570684468, "to reducing memory": 0.0014938492361881133, "number of misses": 0.0019493173106921039, "not have access": 0.0010074925735724792, "systems since": 0.0008916139019254566, "conference on supercomputing": 0.000674832149857881, "3 to store": 0.0014938492361881133, "d": -0.0013515525132498471, "prefetch distance": 0.00351609107120534, "luopt with": 0.0014208435391350944, "system effects": 0.0011720303570684468, "prefetch for": 0.0010714735215364589, "each node includes": 0.0014938492361881133, "resource contention our": 0.0014938492361881133, "speedup applications": 0.0014208435391350944, "focus on": 0.0006547917784001248, "acm sigarch": 0.0006857675591619254, "4 thus overall": 0.0014938492361881133, "achieved by": 0.00035868009748040743, "mshrs number": 0.002841687078270189, "which we": 0.00021152875379200695, "ple ple ple": 0.0029876984723762267, "ilp system which": 0.0014938492361881133, "and more application": 0.0014938492361881133, "without and with": 0.003516721760186722, "instruction s": 0.0009600637246473705, "30x": 0.001171820202799652, "applications 12": 0.0012236883289734016, "the network interface": 0.0009849547961705261, "often": -0.00021402763909683097, "early prefetches early": 0.0014938492361881133, "unit non memory": 0.0014938492361881133, "back": 5.393552121333182e-05, "ieee conference": 0.0006624315770123087, "best characterize them": 0.0014938492361881133, "late prefetch": 0.0014208435391350944, "miss at any": 0.0014938492361881133, "not see": 0.0008151232588750414, "effectively address the": 0.0014938492361881133, "in the application": 0.0007538535022680264, "abstractcurrent": 0.0012962370230936529, "latencies": 0.006837117813700288, "implemented in a": 0.0007568623686414541, "even after": 0.0022306761982063047, "section shows that": 0.0010332478335948062, "simulate a hardware": 0.0014938492361881133, "window to": 0.0008280699999863234, "evaluation of design": 0.001296702040859785, "on any load": 0.0014938492361881133, "decision": 0.00014700420726821743, "all of": 0.0001991105320414686, "per": -1.4553022190951316e-05, "and its": 0.00038348836259226944, "efficiencies": 0.0022431317786055518, "7 8": 0.0004283440429699495, "were to lines": 0.0014938492361881133, "ccr 9410457 ccr": 0.0014938492361881133, "any additional": 0.0006517655629891588, "bringing needed": 0.0014208435391350944, "7 2": 0.0008686687639242696, "reductions with": 0.001131946701784956, "release consistency because": 0.0014938492361881133, "be": 0, "463 april": 0.0014208435391350944, "stall time contributes": 0.0014938492361881133, "300": 0.00038271643944002095, "system parameters status": 0.0014938492361881133, "inlining": 0.0006887761355520396, "available in simple": 0.0014938492361881133, "due to the": 0.00028620428233347303, "less able to": 0.001296702040859785, "grant no": 0.0014177625234758746, "access and increased": 0.0014938492361881133, "the instruction cache": 0.0009227952047723757, "ilp these": 0.0012236883289734016, "systems is": 0.0005407652217859794, "processors stress system": 0.0014938492361881133, "identical aggressive memory": 0.0014938492361881133, "by": 0, "memory bound thus": 0.0014938492361881133, "11 to 65": 0.0014938492361881133, "multiprocessor system": 0.0016302465177500827, "parallel effi ciency": 0.0014938492361881133, "system we also": 0.001063299596966407, "scheduling in the": 0.0010074925735724792, "e g through": 0.0010476487277799817, "and ilp the": 0.0014938492361881133, "29 n": 0.0005623196226558734, "less effective": 0.0035664556077018264, "related latency comes": 0.0014938492361881133, "application figure": 0.0021429470430729177, "since all": 0.00045625303588606766, "way associative": 0.0009116919201724152, "consequently": 0.00047071444004346554, "prefetches issued": 0.0012964694902785692, "ilp system s": 0.0014938492361881133, "flit delay of": 0.0014938492361881133, "ii section": 0.0012236883289734016, "ilp both": 0.002841687078270189, "prefetches can also": 0.0014938492361881133, "that while software": 0.0029876984723762267, "latency as well": 0.001296702040859785, "into": -0.0011917646907629348, "in reducing memory": 0.004108423683091772, "in both the": 0.0013160639040801093, "speedup for each": 0.002738949122061181, "ilp75 3": 0.0014208435391350944, "reduce latency to": 0.0014938492361881133, "uses simple": 0.0010991840405417048, "primarily": 0.0006001086156079496, "with ilp techniques": 0.0014938492361881133, "have a greater": 0.002409974778483835, "algorithm in 6": 0.0011722405867289074, "the x axis": 0.0007066792242545787, "conflict when": 0.0012236883289734016, "clustering": 0.0019484489790666795, "prefetching a overall": 0.0014938492361881133, "issue out of": 0.0022890936916435583, "that they can": 0.0006616380087393996, "exposed": 0.0010842635928010008, "after adding": 0.0008570881443887248, "specifically": 0.0002830556602137996, "configuration we use": 0.0014938492361881133, "detailed simulation described": 0.0014938492361881133, "thereby negatively affecting": 0.0014938492361881133, "clustered together": 0.0023440607141368935, "early prefetches are": 0.0014938492361881133, "ilp indicates the": 0.0014938492361881133, "of the lower": 0.0007422849786151256, "the use of": 0.0005547696758289463, "formance we": 0.0012236883289734016, "stall time due": 0.001296702040859785, "from lu and": 0.0014938492361881133, "ilp on multiprocessor": 0.0014938492361881133, "computing v 65": 0.0008949704568537753, "miss processor": 0.0014208435391350944, "frequency of": 0.0005378697097433159, "its additional latency": 0.0029876984723762267, "lists the applications": 0.0014938492361881133, "in more": 0.00039405031874752865, "a load miss": 0.00259340408171957, "techniques include": 0.0010073118898254255, "and variable ilp": 0.0014938492361881133, "radix causes for": 0.0014938492361881133, "line": -0.00019876084793744205, "misses but": 0.0020525449008566557, "also help": 0.0009600637246473705, "ex ecution we": 0.0013694745610305906, "they can be": 0.00047337351203861135, "prefetches the": 0.001131946701784956, "cases on the": 0.0011205516212663127, "thus despite": 0.0012964694902785692, "studied of": 0.0014208435391350944, "increased contention": 0.011720303570684466, "multiple issue and": 0.0013694745610305906, "even with software": 0.0014938492361881133, "up": -0.000733620917197351, "queue size outstanding": 0.0014938492361881133, "significant among all": 0.0014938492361881133, "is an": 3.914160079268615e-05, "for linked": 0.0010714735215364589, "prefetching more effective": 0.001296702040859785, "ilp load miss": 0.0014938492361881133, "computation d alleviating": 0.0014938492361881133, "their effectiveness in": 0.0011445468458217791, "these deficiencies are": 0.0029876984723762267, "additionally latency": 0.0014208435391350944, "9502791 and": 0.0014208435391350944, "refer to these": 0.000859882344926048, "port 8": 0.0014208435391350944, "effective section v": 0.0014938492361881133, "the system compiler": 0.0014938492361881133, "prefetches in ilp": 0.0014938492361881133, "it achieves the": 0.001099381203598304, "defined": -0.00021695330903078128, "stalls due": 0.00104746084242708, "ist we compiled": 0.0014938492361881133, "9 shows": 0.0005623196226558734, "their impact": 0.0008570881443887248, "single": -0.0010172525802673773, "superscalar": 0.0005335085628315995, "for a multi": 0.001063299596966407, "multiprocessor per formance": 0.0014938492361881133, "we also find": 0.0011205516212663127, "prefetches are those": 0.0014938492361881133, "5 8 and": 0.0011445468458217791, "on the ilp": 0.004108423683091772, "significant performance": 0.0007235008318063837, "takes application executables": 0.0014938492361881133, "the case for": 0.0005753150574784692, "assumed by": 0.0008349039596955547, "not to": 0.0003655884633949916, "thus leading": 0.00104746084242708, "sizes were": 0.0009116919201724152, "based system our": 0.0014938492361881133, "to 88 in": 0.0014938492361881133, "to assign": 0.000542229022332423, "for additional techniques": 0.0029876984723762267, "line l2": 0.0012964694902785692, "a latency hiding": 0.0014938492361881133, "to make": 0.00018948010666201986, "have assumed a": 0.0012049873892419176, "without software": 0.0012236883289734016, "one ilp": 0.0014208435391350944, "system increased": 0.0014208435391350944, "moving from simple": 0.0014938492361881133, "improvements vary widely": 0.0014938492361881133, "of l1 mshrs": 0.005975396944752453, "accessed on": 0.0010714735215364589, "path app": 0.0014208435391350944, "time can": 0.0006651950528952447, "ecution we": 0.0012964694902785692, "reasons for the": 0.0019493173106921039, "scheduling and blocking": 0.0014938492361881133, "from load misses": 0.0013694745610305906, "ilp speedups than": 0.0014938492361881133, "multiprocessor mainly due": 0.0014938492361881133, "not including luopt": 0.0014938492361881133, "commensurate with the": 0.0011722405867289074, "partnership award intel": 0.0014938492361881133, "each component of": 0.000844583996376316, "implies": -2.0812653981128566e-05, "issues that are": 0.0010804390301275394, "algorithm": -0.0007984264494244724, "may either": 0.0008570881443887248, "foundation under grant": 0.0008091227814379999, "system ad": 0.0014208435391350944, "these limitations 12": 0.0014938492361881133, "2002": 7.932122703727773e-05, "they also motivate": 0.0014938492361881133, "2001": 0.00011558546524390979, "2007": 0.00011042774004990117, "2005": 3.0215812054441436e-05, "ilp only needs": 0.0014938492361881133, "doubled and quadrupled": 0.0014938492361881133, "scheduling decision": 0.0010262724504283278, "system as": 0.0005350159005494596, "initiating": 0.0006162781892430305, "ilp processors due": 0.0014938492361881133, "did not have": 0.0008949704568537753, "radix cannot overlap": 0.0014938492361881133, "code": 8.458673331663346e-05, "supercomputing p": 0.0006986233870244101, "a reduction of": 0.0008173650514535082, "slower than": 0.0005979344413557038, "results": -0.008361022453271893, "increased late": 0.004262530617405283, "all its additional": 0.0014938492361881133, "3 of the": 0.0006728896749582155, "instructions before their": 0.0014938492361881133, "for both simple": 0.0013694745610305906, "our applications can": 0.0013694745610305906, "e acacio": 0.0014208435391350944, "performance by bringing": 0.0014938492361881133, "to loads": 0.003395840105354868, "to move": 0.0005213305725018363, "for the ilp": 0.004108423683091772, "prefetching with": 0.0011720303570684468, "past mispredicted branches": 0.0014938492361881133, "of ilp on": 0.005975396944752453, "thus overall": 0.0012964694902785692, "window in": 0.00156200704648778, "the lack of": 0.0006080760683522924, "while the secondary": 0.001296702040859785, "the uniprocessor": 0.006043871338952552, "13 reduction": 0.0014208435391350944, "processor cycles": 0.0009600637246473705, "maryland": 0.0005199190268963761, "column of figure": 0.0011205516212663127, "resources": 0.00221388918566579, "have identical clock": 0.0014938492361881133, "original applications": 0.0012964694902785692, "the dichotomy between": 0.0013694745610305906, "fft mp3d": 0.0014208435391350944, "scheduling non": 0.0023440607141368935, "2 applications": 0.0009744838600348351, "is the total": 0.0005910018589537648, "too late": 0.000934269396133684, "2 30x memory": 0.0014938492361881133, "be attributed": 0.000743558732735435, "are similar": 0.000438718044056711, "quadrupled": 0.001171820202799652, "speedup and memory": 0.0013694745610305906, "not maintained across": 0.0014938492361881133, "way interleaved": 0.0010714735215364589, "figure 4 shows": 0.0005935321779851881, "entire": 5.7662475188714784e-05, "sgi origin tolerating": 0.0014938492361881133, "mhz 128": 0.0012964694902785692, "59 fig": 0.0012964694902785692, "second ilp": 0.0014208435391350944, "technique discussed in": 0.001296702040859785, "fewer": 0.000582685616898619, "5 to": 0.00046409666283469425, "memory multiprocessors without": 0.0014938492361881133, "processors because": 0.0009467079011321123, "ilp 13 to": 0.0014938492361881133, "for our applications": 0.004482206485065251, "miss speedup the": 0.0014938492361881133, "ilp however": 0.0012964694902785692, "a latency": 0.000873534026459766, "ilp multiprocessor generally": 0.0014938492361881133, "ffl change in": 0.0014938492361881133, "results motivate": 0.0012236883289734016, "to ilp speedup": 0.0014938492361881133, "most ap": 0.0014208435391350944, "insufficient opportunities to": 0.0014938492361881133, "from load": 0.001131946701784956, "2 network": 0.0009226297106538729, "these reductions are": 0.001296702040859785, "the base": 0.0004422909822051377, "section iv analyzes": 0.0014938492361881133, "that for most": 0.0009468777142085484, "execution of": 0.000337381842945216, "commercial ap": 0.0012964694902785692, "imply": 0.000192855749034998, "key data software": 0.0014938492361881133, "change in": 0.0004283440429699495, "without prefetching figure": 0.0014938492361881133, "performance benefit": 0.0010262724504283278, "for three cases": 0.0013694745610305906, "despite its": 0.0008570881443887248, "requires increased hardware": 0.0014938492361881133, "and integrated": 0.0009226297106538729, "been shown": 0.0008669366433317069, "contention in the": 0.0031429461833399454, "multimedia": 0.0003968858503788906, "analogously": 0.0004610380417446734, "expressed": 0.0001127144808001388, "henceforth": 0.0004774229562534432, "consistently": 0.0003968858503788906, "within ilp": 0.002841687078270189, "software prefetching and": 0.0024901130242397755, "better than": 0.0003442733825053399, "that include ilp": 0.0014938492361881133, "microprocessor": 0.0005279610864562382, "has been shown": 0.0011281097385759302, "j hughes praful": 0.0014938492361881133, "to lines": 0.0010262724504283278, "gonzlez jos": 0.0014208435391350944, "ciency figure": 0.0014208435391350944, "at various": 0.0006708467339800083, "be overlapped by": 0.0014938492361881133, "applications i": 0.00104746084242708, "448": 0.0007311345604995014, "distributed computing": 0.0005012100185129878, "of instructions": 0.0006466501376375718, "generally poorer parallel": 0.0029876984723762267, "as input to": 0.0008708440660535825, "methodology a": 0.0010714735215364589, "cpu component": 0.002841687078270189, "ilp with": 0.0012964694902785692, "best characterize": 0.0014208435391350944, "execution time water": 0.0014938492361881133, "is attributed as": 0.0014938492361881133, "latencies as also": 0.0014938492361881133, "evaluate the impact": 0.0009849547961705261, "ilp on": 0.006482347451392846, "39": 0.00017610868869675093, "this section evaluates": 0.0012450565121198878, "time in the": 0.0029550092947688246, "ctr": -0.00032356078447292176, "local and": 0.0006344349421004362, "simple system to": 0.0014938492361881133, "32": 3.913458239555639e-05, "two key limitations": 0.0014938492361881133, "prefetching has": 0.00209492168485416, "speedup on the": 0.0012450565121198878, "larger part of": 0.0012450565121198878, "microarchitecture": 0.0005363414841345043, "latency tolerating": 0.002841687078270189, "simulated ilp": 0.0014208435391350944, "processors is defined": 0.0014938492361881133, "application on a": 0.0011205516212663127, "rate of": 0.00037668575636070966, "base simple latency": 0.0014938492361881133, "cache 64 kb": 0.0014938492361881133, "theta 1 ation": 0.0014938492361881133, "ilp processors because": 0.0014938492361881133, "interacts with ilp": 0.0014938492361881133, "paper is": 0.00016323738984895498, "node includes": 0.0010991840405417048, "speedup applications should": 0.0014938492361881133, "srinivasan variability in": 0.0014938492361881133, "private": 0.00039983035671444986, "prefetching is applied": 0.0014938492361881133, "sgi": 0.0005774402224816363, "tried several": 0.0010991840405417048, "of software prefetching": 0.012450565121198878, "luopt can potentially": 0.0014938492361881133, "decrease": 0.0003967569521476017, "ii section iii": 0.0013694745610305906, "5 summarizes these": 0.0014938492361881133, "section d miss": 0.0014938492361881133, "to use": 0.00014856356820325514, "data software prefetching": 0.0014938492361881133, "ilp speedups": 0.005683374156540378, "latency b": 0.0012236883289734016, "is not": 2.0798872901846958e-05, "one exception": 0.000873534026459766, "latency than previous": 0.0014938492361881133, "ilp speedup is": 0.005975396944752453, "1 29x simple": 0.0014938492361881133, "prefetches early prefetches": 0.0029876984723762267, "did not": 0.0006725040315114072, "3 54 in": 0.0014938492361881133, "next": -0.0006428564228941719, "1 load": 0.0009901537330284928, "increases contention in": 0.0014938492361881133, "applications see performance": 0.0029876984723762267, "garca jos": 0.0014208435391350944, "studied of the": 0.0014938492361881133, "is discussed below": 0.0011205516212663127, "s pai": 0.0025929389805571385, "an ilp": 0.0019489677200696701, "execution time in": 0.003418556384141428, "additional latency from": 0.0014938492361881133, "identify three": 0.0009744838600348351, "are from the": 0.0019298339559362786, "both the": 0.00036284107305540887, "prefetching for these": 0.0013694745610305906, "comparison": -2.0812653981128566e-05, "ilp system performance": 0.0014938492361881133, "10 times": 0.0008151232588750414, "50000 particles": 0.0014208435391350944, "optimizations for such": 0.0014938492361881133, "caches without providing": 0.0014938492361881133, "normalized": 0.002293762532132977, "lack of opportunity": 0.0013694745610305906, "order dy namic": 0.0014938492361881133, "order scheduling speed": 0.0014938492361881133, "iii": 0.0009677074831811207, "resource usage they": 0.0014938492361881133, "multiprocessor results": 0.0014208435391350944, "account": 7.378652009398009e-05, "reduction occurs because": 0.0014938492361881133, "the latencies": 0.0009013757356933457, "88 in simple": 0.0014938492361881133, "this": 0, "to arrive": 0.000676673538687699, "while the": 0.0004755012173278677, "in lu and": 0.0014938492361881133, "presents the": 0.00044410020876892045, "sun surendra byna": 0.0013694745610305906, "since it provides": 0.0010804390301275394, "distance i e": 0.0012049873892419176, "more effective": 0.0012327774251823461, "figure 2 lists": 0.0013694745610305906, "to the simple": 0.0017772648455287548, "prefetching re dexecution": 0.0014938492361881133, "processor microprocessor the": 0.0014938492361881133, "luopt achieves significant": 0.0014938492361881133, "a late": 0.0010991840405417048, "outstanding simultaneously at": 0.0014938492361881133, "fetch": 0.0004999270053390257, "overlap of load": 0.0014938492361881133, "the total execution": 0.0007760247047198731, "and to": 0.00034966251292152886, "the better": 0.0006079670159727458, "increased contention our": 0.0014938492361881133, "systems see": 0.000934269396133684, "an effective": 0.0005097665714132474, "accesses this": 0.00104746084242708, "ilp than on": 0.0014938492361881133, "resulting contentionless": 0.0014208435391350944, "high": -0.0005880168290728699, "effectively": 0.00042081776859766894, "we also": 0.00038084146384173237, "and out of": 0.0018030748348793165, "being increasingly": 0.0012964694902785692, "coherent multiprocessors": 0.0010991840405417048, "factors described below": 0.0013694745610305906, "resources most stressed": 0.0014938492361881133, "and contention in": 0.0013694745610305906, "further increase demand": 0.0014938492361881133, "cause software prefetching": 0.0029876984723762267, "increase or decrease": 0.0009746586553460519, "for some cases": 0.0012450565121198878, "fore load miss": 0.0014938492361881133, "gcc": 0.0017115839446949174, "environments journal": 0.001131946701784956, "systems since we": 0.0014938492361881133, "94x": 0.001171820202799652, "buffer sizememory": 0.0014208435391350944, "that exploit": 0.0008493899656374634, "store misses": 0.0012964694902785692, "a network interface": 0.0012450565121198878, "delay": 0.00021842521773675678, "multiprocessor remote": 0.0014208435391350944, "slightly better": 0.0006185533362338219, "with prefetching overlapped": 0.0014938492361881133, "reducing memory stalls": 0.0014938492361881133, "suggest the need": 0.001296702040859785, "architectural tradeoffs but": 0.0014938492361881133, "as shown in": 0.0003536417183262154, "increased contention result": 0.0014938492361881133, "1 processor models": 0.0014938492361881133, "environments journal of": 0.0012049873892419176, "because they": 0.00036879750231393803, "lu water": 0.0014208435391350944, "multiprocessors all": 0.0014208435391350944, "multiple requests to": 0.0013694745610305906, "mp3d 50000": 0.0014208435391350944, "by too": 0.0012236883289734016, "column of": 0.00048733203429857926, "misses and": 0.005265626191803647, "to generate luopt": 0.0014938492361881133, "ilp decreasing": 0.0014208435391350944, "so that": 0.00011101850939853364, "prefetches and increased": 0.00448154770856434, "prefetching all our": 0.0014938492361881133, "to be a": 0.0007146090657980036, "processors with": 0.0006274658742597149, "units 2 alus": 0.0014938492361881133, "are late ple": 0.0014938492361881133, "lines": 0.00040060190072115385, "or": -0.025924740461873055, "resulting in more": 0.0011722405867289074, "they interact": 0.0009901537330284928, "in the number": 0.0004985257675176358, "microprocessor the": 0.0011720303570684468, "applications that": 0.0006229575745559101, "allow": -0.00015953956932542615, "further investigate the": 0.0012049873892419176, "for overlapping load": 0.0014938492361881133, "order buffer": 0.001131946701784956, "not available in": 0.000908350588733887, "to determine the": 0.0003946029249360046, "overlapped stall utilization": 0.0014938492361881133, "the clustering": 0.000803031441216498, "total miss": 0.0011720303570684468, "modifications achieved their": 0.0014938492361881133, "8 resulting contentionless": 0.0014938492361881133, "producer": 0.0035092726933534687, "greater fraction": 0.0012964694902785692, "manual the impact": 0.0014938492361881133, "despite": 0.001139474112904417, "which can": 0.0002075776163362703, "contribute to reducing": 0.0013694745610305906, "factors that": 0.001384170114218758, "exploit recent advances": 0.0014938492361881133, "memory stall": 0.02638041697300091, "able to exploit": 0.0009649169779681393, "multiple instruction issue": 0.001063299596966407, "delay of": 0.0006059181569023806, "fftopt is": 0.0014208435391350944, "specific instruction": 0.00104746084242708, "above trends b": 0.0014938492361881133, "0 2": 0.0006713781122315608, "paper is the": 0.0007726894748092614, "times are": 0.000536437671631659, "enough to": 0.000658064746752184, "chosen": -0.00018152792586044185, "in every respect": 0.0013694745610305906, "clustering of load": 0.005975396944752453, "time cpu time": 0.00259340408171957, "time reduction": 0.0009013757356933457, "lu": 0.007996607134288998, "part by an": 0.0011205516212663127, "contrast luopt": 0.0014208435391350944, "jos duato owner": 0.0014938492361881133, "of exploiting": 0.0016987799312749268, "hughes praful": 0.0014208435391350944, "all applications": 0.0016987799312749268, "220 cycles cache": 0.0014938492361881133, "reduction in execution": 0.0024901130242397755, "greater": 0.00024172649643553149, "with full": 0.00078100352324389, "is lower": 0.0006163887125911731, "scheduled at": 0.0008493899656374634, "for all applications": 0.0011205516212663127, "more potential": 0.0010714735215364589, "lu mp3d and": 0.0029876984723762267, "is unclear how": 0.0010074925735724792, "ditionally at": 0.0014208435391350944, "mitigated": 0.0008492376633305533, "to 65 vs": 0.0014938492361881133, "exploit instruction level": 0.001099381203598304, "our applications on": 0.0014938492361881133, "of cache misses": 0.0008886324227643774, "time despite its": 0.0014938492361881133, "cache 64": 0.0011720303570684468, "ilp however luopt": 0.0014938492361881133, "cache transfer": 0.002841687078270189, "adding software prefetching": 0.0014938492361881133, "mp3d to 3": 0.0014938492361881133, "identified": 0.00017349543235820435, "specific optimizations that": 0.0013694745610305906, "algorithm and": 0.0003273958892000624, "aggressive techniques": 0.0011720303570684468, "at least": 0.00021520155595263174, "170 270 cycles": 0.0014938492361881133, "l2": 0.0027254590060532082, "in more contention": 0.0014938492361881133, "l1": 0.006793330743283413, "way associative 1": 0.0014938492361881133, "10 rsim": 0.0014208435391350944, "b factors": 0.002841687078270189, "appear promising": 0.001131946701784956, "decrease memory ilp": 0.0014938492361881133, "memory latency specific": 0.0014938492361881133, "lu fft mp3d": 0.0014938492361881133, "associative 1": 0.0014208435391350944, "contention with prefetching": 0.0014938492361881133, "prefetching has been": 0.002409974778483835, "since memory": 0.0011720303570684468, "be retired": 0.0012236883289734016, "frequency": 0.0002502020935438784, "static": 0.00016067563646344552, "versions of": 0.0007375950046278761, "compared to simple": 0.001296702040859785, "that software": 0.0009600637246473705, "the results of": 0.0003540459122317955, "sun sc": 0.0014208435391350944, "determine the impact": 0.0012450565121198878, "a few multiprocessor": 0.0014938492361881133, "based multiprocessors": 0.003395840105354868, "matrix": 7.704489263560321e-05, "hop flit": 0.0014208435391350944, "shared memory multiprocessor": 0.0008765825586364599, "key compiler": 0.0014208435391350944, "in simple but": 0.0014938492361881133, "cases lu": 0.002841687078270189, "the latency hiding": 0.00259340408171957, "to stall": 0.0010714735215364589, "latencies from increased": 0.0014938492361881133, "misses contributing to": 0.0014938492361881133, "sizememory queue": 0.0014208435391350944, "prefetch distance a": 0.0013694745610305906, "latencies the resources": 0.0014938492361881133, "stud": 0.0009224642758841662, "2 1 29x": 0.0014938492361881133, "adaptive": 0.0002096894999527922, "from simple to": 0.0013694745610305906, "prefetch distance i": 0.0014938492361881133, "optimizations akin": 0.0014208435391350944, "study the": 0.00037535214616424143, "every respect except": 0.0013694745610305906, "463 april 2005": 0.0014938492361881133, "16 and range": 0.0014938492361881133, "only luopt is": 0.0014938492361881133, "ccr 9502500": 0.0014208435391350944, "better performance than": 0.0007936725416715286, "those where the": 0.0011722405867289074, "common distance for": 0.0014938492361881133, "system parameters a": 0.002738949122061181, "specifically we doubled": 0.0014938492361881133, "generation units": 0.0025929389805571385, "than gcc": 0.0012964694902785692, "speedup on": 0.0010073118898254255, "likelihood": 0.00038271643944002095, "nature of most": 0.0013694745610305906, "line early enough": 0.0014938492361881133, "interaction": 0.0011522308089013107, "uniform memory access": 0.0010199114554288679, "prefetching achieves": 0.0025929389805571385, "could": -0.00018271917711130755, "the reduced": 0.0005847124149908393, "accesses early prefetches": 0.0014938492361881133, "application on simple": 0.0029876984723762267, "to release": 0.0009013757356933457, "component and parallel": 0.0014938492361881133, "lu and luopt": 0.00448154770856434, "removing": 0.0002618616340816949, "barriers": 0.0006595897410056503, "fetch decode retire": 0.0014938492361881133, "ilp techniques but": 0.0014938492361881133, "for this": 9.941768152845626e-05, "analyze the": 0.0003984246826507135, "well as a": 0.000691141171436491, "speedups however the": 0.0014938492361881133, "common distance": 0.0014208435391350944, "access according to": 0.0013694745610305906, "arrive at the": 0.0007508928369666922, "modified slightly": 0.0009600637246473705, "which at least": 0.001099381203598304, "the l1 cache": 0.0031429461833399454, "plications however": 0.0012964694902785692, "improvements": 0.0007336209171973511, "see a significant": 0.001296702040859785, "owner": 0.000567161743905649, "distance between a": 0.0009015374174396583, "studies have": 0.0006953256360164465, "these applications do": 0.0014938492361881133, "ports mshrs": 0.0014208435391350944, "them luopt": 0.0014208435391350944, "techniques on the": 0.0010476487277799817, "mesi versus": 0.0014208435391350944, "bringing needed lines": 0.0014938492361881133, "their corresponding demand": 0.0029876984723762267, "system": -0.016992150089947783, "behind other": 0.0012964694902785692, "loads the": 0.0007613330510497848, "often suffer": 0.0012236883289734016, "these figures show": 0.0011445468458217791, "similar number": 0.001131946701784956, "are specific to": 0.0010476487277799817, "overlapped because": 0.0014208435391350944, "to ensure reasonable": 0.0013694745610305906, "in uniprocessor technology": 0.0014938492361881133, "the latency tolerating": 0.0029876984723762267, "reducing techniques": 0.0025929389805571385, "performance and simulation": 0.0014938492361881133, "is only 2": 0.0012450565121198878, "design alternatives for": 0.0013694745610305906, "contention in": 0.004246949828187316, "prefetching for shared": 0.0014938492361881133, "cache transfer misses": 0.0014938492361881133, "flags instead": 0.0014208435391350944, "prefetches in": 0.0023440607141368935, "ilp systems without": 0.0014938492361881133, "than in": 0.0032278450702421632, "an alfred": 0.001131946701784956, "integrated within": 0.002263893403569912, "affect the performance": 0.0009958726677842277, "many of our": 0.0009746586553460519, "to be less": 0.0015077070045360528, "that luopt": 0.0014208435391350944, "are connected": 0.0005226576199549111, "each instruction": 0.0008493899656374634, "partly hidden by": 0.0014938492361881133, "first instruction that": 0.0013694745610305906, "exploiting instruction level": 0.0011445468458217791, "primarily from": 0.0010991840405417048, "on microarchitecture p": 0.0007974149087289015, "experiments fft": 0.0012964694902785692, "of remote misses": 0.0014938492361881133, "rsim the": 0.0014208435391350944, "the simple multiprocessor": 0.0014938492361881133, "load misses with": 0.00448154770856434, "loads and stores": 0.0009556728553882656, "be retired that": 0.0014938492361881133, "in a cc": 0.0012450565121198878, "ular ilp": 0.0014208435391350944, "negatively": 0.0012981483172411637, "leading to": 0.00042169570609101105, "2 alus 2": 0.0014938492361881133, "6 b and": 0.0010476487277799817, "have assumed": 0.0006392270727771237, "for previous generation": 0.0014938492361881133, "that locality is": 0.0012450565121198878, "partnership": 0.0009224642758841662, "hide the miss": 0.0014938492361881133, "using an invalidation": 0.0014938492361881133, "the ilp based": 0.001296702040859785, "tradeoffs but rather": 0.0014938492361881133, "supercomputing": 0.0003786329245542396, "between software prefetching": 0.002738949122061181, "include support": 0.0012236883289734016, "have": 0, "water average 14": 0.0014938492361881133, "loop interchange to": 0.0013694745610305906, "performance with": 0.0011958688827114075, "the analysis of": 0.0005033049582972866, "10 factors": 0.0012964694902785692, "the execution": 0.0019353003832999643, "overall execution": 0.0016987799312749268, "network configurations": 0.001131946701784956, "available in": 0.00044501063652618937, "interconnection network in": 0.0012450565121198878, "evaluates how software": 0.0014938492361881133, "likelihood of": 0.0006274658742597149, "processors that include": 0.0014938492361881133, "from l1 cache": 0.0014938492361881133, "1 outstanding load": 0.0014938492361881133, "based systems": 0.002076255171328137, "2 30x": 0.0014208435391350944, "based data push": 0.0013694745610305906, "provides better": 0.00104746084242708, "dichotomy between local": 0.0013694745610305906, "curve shows the": 0.0013694745610305906, "this restriction": 0.0006543761173863928, "system has blocking": 0.0014938492361881133, "resources most": 0.001131946701784956, "or reordering of": 0.0013694745610305906, "identified in this": 0.0012049873892419176, "using a two": 0.0010476487277799817, "because the ilp": 0.0014938492361881133, "3 80": 0.00104746084242708, "achieves the": 0.0006274658742597149, "processor the": 0.0005723357826506245, "ilp 13": 0.0014208435391350944, "as a": 2.4441283105497726e-05, "software prefetching with": 0.0013694745610305906, "of the overall": 0.0007090084153274866, "input sizes of": 0.0013694745610305906, "ilp factor lu": 0.0014938492361881133, "contention related latency": 0.0014938492361881133, "speculative prefetches": 0.005683374156540378, "more than": 0.00030267201617944323, "sensitive to": 0.00048181669115214147, "the low": 0.0004988302850891369, "l1 cache a": 0.0013694745610305906, "higher frequency of": 0.0014938492361881133, "microprocessors incorporate": 0.0014208435391350944, "are also": 0.00020579659105100144, "stalls thus": 0.0012964694902785692, "uniprocessor additionally the": 0.0014938492361881133, "same cache": 0.0008280699999863234, "tolerance features of": 0.001296702040859785, "for most applications": 0.0010199114554288679, "c to further": 0.0014938492361881133, "s pai by": 0.0014938492361881133, "affecting load miss": 0.0029876984723762267, "optimization used": 0.0012236883289734016, "normally": 0.0003000543078039748, "72 vs": 0.0014208435391350944, "john hertz": 0.0014208435391350944, "ilp simple ilp": 0.0014938492361881133, "ap plications however": 0.0013694745610305906, "significant load": 0.0012236883289734016, "sor two levels": 0.0014938492361881133, "quadrupled the": 0.0014208435391350944, "at the": 6.6729554127639e-05, "multiprocessor generally sees": 0.0014938492361881133, "resource contention in": 0.0014938492361881133, "supported": -8.907733350653099e-05, "variable memory": 0.0012964694902785692, "16 2002": 0.0009744838600348351, "processors this": 0.0007312656821925609, "the total miss": 0.0012450565121198878, "multiproces": 0.0017643826163988255, "the impact of": 0.008005499340569946, "and memory stall": 0.00259340408171957, "it is": 5.198352691021099e-06, "early enough to": 0.0013694745610305906, "7 provides": 0.0010073118898254255, "9 shows that": 0.001063299596966407, "knowledge": 5.65964048266758e-05, "vaughan fellowship this": 0.0014938492361881133, "are the most": 0.000747978829852506, "in detail": 0.0007823616341426752, "should": -0.0002740137974458194, "delay of 2": 0.0011722405867289074, "improvements from current": 0.0014938492361881133, "molecules": 0.0007392371982715305, "multiple requests": 0.0009901537330284928, "architecture proceedings": 0.000873534026459766, "compiler based": 0.000934269396133684, "largely memory": 0.004262530617405283, "9 summarizes": 0.0011720303570684468, "move": 0.00018606761249593756, "applications fit": 0.0014208435391350944, "ilp78": 0.0012962370230936529, "to or greater": 0.0023444811734578148, "ilp75": 0.0012962370230936529, "our ap": 0.0019803074660569857, "sets for": 0.0005757922381054221, "for ilp systems": 0.0014938492361881133, "all applications ranging": 0.0014938492361881133, "with each other": 0.001205318628063334, "prefetching execution": 0.0012964694902785692, "otherwise conflict": 0.0014208435391350944, "size outstanding": 0.0012964694902785692, "and consistently": 0.0011720303570684468, "generation 2shared memory": 0.0014938492361881133, "both processor models": 0.0013694745610305906, "have similar performance": 0.001296702040859785, "application executables": 0.0014208435391350944, "applications using": 0.0007862679497202865, "a overall results": 0.0029876984723762267, "p 1": 0.00031675185455334436, "fig 8": 0.0005437037433711834, "speedup for the": 0.0011722405867289074, "comparing execution times": 0.0014938492361881133, "additional techniques": 0.0023440607141368935, "and producer": 0.0012964694902785692, "for our": 0.0018303877374314407, "et al 14": 0.0008708440660535825, "israel manuel": 0.0014208435391350944, "cycles cache to": 0.0014938492361881133, "contention requires": 0.0014208435391350944, "average ilp": 0.0014208435391350944, "cpu data memory": 0.0014938492361881133, "buffer sizememory queue": 0.0014938492361881133, "cycles": 0.0014963200820713092, "instruction issue out": 0.0014938492361881133, "exploit these techniques": 0.0013694745610305906, "caches": 0.0017475017151888498, "intervening": 0.0006765522057956983, "and represents commonly": 0.0014938492361881133, "for a consistent": 0.0013694745610305906, "national": 0.0002584825246180635, "global shared memory": 0.001296702040859785, "is 39 on": 0.0014938492361881133, "time water": 0.0014208435391350944, "more misses than": 0.0014938492361881133, "to limited": 0.0010073118898254255, "it provides": 0.000514824106282677, "all 1 cycle": 0.0014938492361881133, "address these limitations": 0.001296702040859785, "more detailed": 0.0005174014118500414, "shown to be": 0.0005157720352792607, "time of all": 0.001063299596966407, "are sensitive to": 0.0010074925735724792, "exploited": 0.0003089975097064563, "mshrs are occupied": 0.0014938492361881133, "instruction window": 0.006626955307924785, "current ilp techniques": 0.0029876984723762267, "448 463": 0.0012964694902785692, "instructions in": 0.0013474751064376604, "43 78": 0.0014208435391350944, "discussed in": 0.0004915773344230138, "of 2 network": 0.0014938492361881133, "time to denote": 0.0014938492361881133, "see the full": 0.0013694745610305906, "128 bits": 0.0011720303570684468, "msi cache": 0.0012964694902785692, "hiding or reducing": 0.0013694745610305906, "but can be": 0.0008051365685618187, "water 512 molecules": 0.0014938492361881133, "for our in": 0.0014938492361881133, "shared memory stud": 0.0014938492361881133, "prefetching our results": 0.0014938492361881133, "be completely hidden": 0.0014938492361881133, "applications we studied": 0.0014938492361881133, "multiprocessors we find": 0.0029876984723762267, "contention our results": 0.00448154770856434, "cache this assumption": 0.0014938492361881133, "to hide with": 0.0013694745610305906, "hardware resources": 0.0008570881443887248, "we can": 6.624105155416933e-05, "these techniques collectively": 0.0014938492361881133, "our knowledge the": 0.0009154292893709361, "that incur a": 0.0014938492361881133, "be speculatively issued": 0.0014938492361881133, "configuration": 0.0012840381134171868, "paper evaluates the": 0.004108423683091772, "speedup for detailed": 0.0014938492361881133, "see a similar": 0.0013694745610305906, "prefetching is less": 0.0013694745610305906, "acm ieee": 0.001102494723294119, "we focus on": 0.0005227513702006429, "retire rate of": 0.0014938492361881133, "instruction grouping": 0.0012964694902785692, "by the out": 0.0013694745610305906, "multiprocessor performance by": 0.0013694745610305906, "branches were to": 0.0014938492361881133, "cc numa architecture": 0.001296702040859785, "than simple": 0.0018452594213077458, "the cache too": 0.0014938492361881133, "attributed": 0.0009767311162428981, "ecution we refer": 0.0014938492361881133, "least 200": 0.0012964694902785692, "to an": 0.00015693295266154997, "memory component in": 0.0014938492361881133, "allow the": 0.0003876446367887626, "figures": 0.0004245834903206994, "prefetching algorithms": 0.0011720303570684468, "contributing to ilp": 0.0014938492361881133, "synchronization ac cesses": 0.0014938492361881133, "generation multiprocessors": 0.0038894084708357072, "way interleaved ns": 0.0014938492361881133, "multiprocessors the": 0.0017302512742073451, "otherwise": -0.0001155854652439098, "of 11 to": 0.0012450565121198878, "exploit ilp": 0.0011720303570684468, "is dominated by": 0.0007538535022680264, "may be able": 0.0008259957405919335, "fig 6 load": 0.0014938492361881133, "cc": 0.0011147953597334071, "section iii analyzes": 0.0014938492361881133, "not change the": 0.001995943111180565, "to increases": 0.0012236883289734016, "cache ilp": 0.0014208435391350944, "early prefetches drops": 0.0014938492361881133, "of computer science": 0.0005513462400975791, "prefetches can potentially": 0.0014938492361881133, "the improvements vary": 0.0014938492361881133, "luopt often": 0.0014208435391350944, "lu luopt 256x256": 0.0014938492361881133, "structures for": 0.0006320834443631525, "improving data memory": 0.0014938492361881133, "since a": 0.00035257099167102017, "of speculation": 0.0010714735215364589, "efficiency figure than": 0.0014938492361881133, "hop flit delay": 0.0014938492361881133, "this fraction of": 0.0013694745610305906, "needed line": 0.0014208435391350944, "for the limited": 0.0012450565121198878, "p 641": 0.0009901537330284928, "a prefetch and": 0.0029876984723762267, "a abstractcurrent microprocessors": 0.0014938492361881133, "on ilp than": 0.0014938492361881133, "of 16 and": 0.0012450565121198878, "high levels": 0.000873534026459766, "secondary working": 0.0014208435391350944, "substantially reduce": 0.0009901537330284928, "may 2001": 0.0007273426669563976, "techniques to aggressively": 0.0014938492361881133, "gonzlez": 0.0007159191157334769, "individual components of": 0.0011205516212663127, "successfully and consistently": 0.0014938492361881133, "an application on": 0.0013694745610305906, "for the above": 0.0007568623686414541, "only to": 0.00039405031874752865, "define": -0.0001254574214528257, "technique widely": 0.0012236883289734016, "arises": 0.0002335233834740434, "above analysis we": 0.001099381203598304, "for most ap": 0.0014938492361881133, "in luopt reduces": 0.0014938492361881133, "ilp is": 0.00104746084242708, "coherence": 0.0009767311162428981, "this overlap": 0.0011720303570684468, "463": 0.0007392371982715305, "optimizations that": 0.000803031441216498, "cpu data": 0.0011720303570684468, "needed line early": 0.0014938492361881133, "ilp in": 0.0009901537330284928, "of software": 0.005294284530198617, "hide its": 0.0012964694902785692, "imply a reduction": 0.0014938492361881133, "speedup for total": 0.0029876984723762267, "systems not to": 0.0014938492361881133, "that cycle": 0.0021429470430729177, "does not ex": 0.0013694745610305906, "but the improvements": 0.0013694745610305906, "hand with": 0.0010714735215364589, "water for": 0.0014208435391350944, "multi": 0.00011106265125198345, "in the ilp": 0.008011827920752454, "of the longer": 0.0011722405867289074, "for better": 0.0007088812617379373, "54x simple ilp78": 0.0014938492361881133, "for resources resulting": 0.0014938492361881133, "of memory stall": 0.0014938492361881133, "a percentage": 0.0007916875576361386, "our applications when": 0.0014938492361881133, "never has": 0.0010073118898254255, "multiprocessors both": 0.0025929389805571385, "j hughes sarita": 0.0014938492361881133, "among all applications": 0.0014938492361881133, "100 mhz": 0.0010714735215364589, "and attribute this": 0.0014938492361881133, "uniprocessor because": 0.002841687078270189, "et al": 0.00045944542520160125, "other computation": 0.0012236883289734016, "system for most": 0.0014938492361881133, "almost": 3.440756819259553e-05, "vi": 0.00045521127572845316, "addition of software": 0.0029876984723762267, "compiler the": 0.0007916875576361386, "chosen commensurate": 0.0014208435391350944, "figure 6 c": 0.0009304727902853372, "hardware": 0.0005683383941621423, "simple processors section": 0.0014938492361881133, "in detail including": 0.0012049873892419176, "vs": 0.000532284299616315, "research fellowship vijay": 0.0014938492361881133, "achieved their purpose": 0.0014938492361881133, "loads that": 0.0010262724504283278, "network 2d mesh": 0.0014938492361881133, "evaluation of memory": 0.001296702040859785, "local memory 45": 0.0014938492361881133, "6 assumes that": 0.0013694745610305906, "overlap figure 6": 0.0014938492361881133, "effect of ilp": 0.0014938492361881133, "larger instruction window": 0.0014938492361881133, "yong chen server": 0.0013694745610305906, "these reductions": 0.0010073118898254255, "of order dy": 0.0014938492361881133, "are scheduled at": 0.0012049873892419176, "with a range": 0.001063299596966407, "the low and": 0.0010804390301275394, "have multiple load": 0.0014938492361881133, "additional techniques to": 0.0029876984723762267, "of memory ac": 0.0014938492361881133, "providing any": 0.0012964694902785692, "multiprocessors without the": 0.0014938492361881133, "but the": 0.00018744896514999763, "reasons for these": 0.0012450565121198878, "have very small": 0.0012049873892419176, "the interaction": 0.0010322172448858954, "overlap with": 0.0015517710648541225, "fftopt lu": 0.0014208435391350944, "texas advanced": 0.0010991840405417048, "the rice": 0.001131946701784956, "architectures": 0.00019837847607380085, "cache ports mshrs": 0.0014938492361881133, "on ilp": 0.005860151785342233, "compared to lu": 0.0013694745610305906, "to the total": 0.000697642772270825, "that are": 0.0005872252884228745, "section iii implies": 0.0014938492361881133, "symposium on": 0.0002914584832832956, "by state": 0.000934269396133684, "and water and": 0.0013694745610305906, "off": 0.0001144353707241607, "no specu lation": 0.0014938492361881133, "frequency of misses": 0.0014938492361881133, "4 per cycle": 0.0014938492361881133, "and network configurations": 0.0014938492361881133, "node includes a": 0.0013694745610305906, "multiprocessor per": 0.0014208435391350944, "ilp system remains": 0.0014938492361881133, "fellowship this paper": 0.0014938492361881133, "see fewer": 0.0014208435391350944, "as producer initiated": 0.00448154770856434, "sets": -0.0003467563957317294, "reduce cpu time": 0.0014938492361881133, "a detailed": 0.000418446447727247, "reasonable since": 0.0010073118898254255, "are clustered together": 0.0013694745610305906, "access and": 0.000657023250740611, "resource contention": 0.005860151785342233, "vaughan fellowship": 0.0014208435391350944, "stores": 0.00030498466318399335, "partic ular ilp": 0.0014938492361881133, "that are not": 0.0009237224372144315, "less": -0.0024352781042323688, "five applications using": 0.0014938492361881133, "simple system ffl": 0.0014938492361881133, "simple processors this": 0.0014938492361881133, "sees lower": 0.002841687078270189, "limited benefits of": 0.0014938492361881133, "of misses thereby": 0.0014938492361881133, "our applications have": 0.001296702040859785, "when the number": 0.0006080760683522924, "three factors": 0.002014623779650851, "l1 mshr": 0.004262530617405283, "is the": 7.277628799756477e-06, "p 147 155": 0.0014938492361881133, "9 summarizes some": 0.0014938492361881133, "time d applications": 0.0014938492361881133, "system because": 0.0008493899656374634, "memory access": 0.0005959892109383867, "additionally latency reducing": 0.0014938492361881133, "expressed as": 0.0004360770782172101, "sigarch computer": 0.0006857675591619254, "miss overlap e": 0.0014938492361881133, "computation time": 0.0006018848692662766, "and water for": 0.0014938492361881133, "simple equivalent in": 0.0014938492361881133, "of an": 6.597220919500572e-05, "include clustering of": 0.0014938492361881133, "of the negative": 0.0009746586553460519, "for all": 0.00016448939665478302, "system allows less": 0.0014938492361881133, "fewer early": 0.0014208435391350944, "outstanding prefetched data": 0.0014938492361881133, "either invalidated": 0.0014208435391350944, "luopt can overlap": 0.0014938492361881133, "since each": 0.0004732886172193792, "synchronization and": 0.0007053989196668184, "thus even after": 0.0014938492361881133, "that were": 0.0003954989536733476, "the application to": 0.000859882344926048, "optimizations": 0.0016894406415623089, "increased": 0.002352067316291479, "ffl load miss": 0.0014938492361881133, "paper clustering": 0.0014208435391350944, "benefits of ilp": 0.0014938492361881133, "well as": 0.00015443667715191447, "accesses this l2": 0.0014938492361881133, "is less able": 0.0014938492361881133, "increases": 0.00015022994314431087, "five": 0.00034959981568055313, "of system parameters": 0.0011722405867289074, "to stall time": 0.0014938492361881133, "in figures 6": 0.0009649169779681393, "opportunities in": 0.0021983680810834095, "off benefits among": 0.0014938492361881133, "system does not": 0.000859882344926048, "memory 140": 0.0014208435391350944, "time on the": 0.0007726894748092614, "insert": 0.00036047944991586246, "accesses the": 0.0007124299155955469, "with ilp": 0.007342129973840409, "however the ilp": 0.0013694745610305906, "art processors that": 0.0014938492361881133, "of the ilp": 0.0012450565121198878, "accelerating": 0.0007087541537476669, "nature of": 0.000699148816958862, "total mshr occupancy": 0.0014938492361881133, "mhz": 0.0008667811947673655, "on better": 0.0011720303570684468, "simple loop": 0.0009744838600348351, "no ccr 9410457": 0.0014938492361881133, "from memory latency": 0.0014938492361881133, "its reduced": 0.0011720303570684468, "lation": 0.000670726445879958, "splash stanford parallel": 0.0011722405867289074, "replacement": 0.0003746210485674756, "miss latencies": 0.002263893403569912, "extends the": 0.0005590918184731947, "fft are from": 0.0014938492361881133, "to insert": 0.0006857675591619254, "water simple ilp": 0.0014938492361881133, "these load": 0.0011720303570684468, "lower parallel efficiency": 0.0014938492361881133, "current commodity microprocessors": 0.0014938492361881133, "on the other": 0.000257178333207154, "cycles fig": 0.0014208435391350944, "appears in the": 0.0007043787655465286, "longer latencies": 0.004262530617405283, "to release consistency": 0.0014938492361881133, "gcc 2 7": 0.002409974778483835, "study radix lu": 0.0014938492361881133, "ilp radix209 2": 0.0014938492361881133, "by woo et": 0.0014938492361881133, "largely memory bound": 0.00448154770856434, "input sets used": 0.0014938492361881133, "are already": 0.0005921566571528848, "remain largely memory": 0.0029876984723762267, "will be": 5.447698559363757e-05, "developed by mowry": 0.0014938492361881133, "any load": 0.0010714735215364589, "write back": 0.0008916139019254566, "also help performance": 0.0014938492361881133, "techniques for": 0.0006090840239572473, "performance so only": 0.0014938492361881133, "ffl parallel": 0.0012236883289734016, "simple for": 0.0018027514713866914, "all our ap": 0.0014938492361881133, "mshr occupancy": 0.005683374156540378, "the causes for": 0.001296702040859785, "can potentially be": 0.0009468777142085484, "does": -0.0037543903889415303, "exploited by ilp": 0.0014938492361881133, "also supported": 0.0008651256371036726, "their impact on": 0.0009384897639873398, "system performance": 0.003271880586931964, "high number of": 0.0010074925735724792, "directory and": 0.00104746084242708, "of prefetches": 0.0012236883289734016, "protocol a more": 0.0014938492361881133, "parameters a more": 0.0013694745610305906, "three cases lu": 0.0029876984723762267, "key overall": 0.0014208435391350944, "tolerance features": 0.002447376657946803, "147 155": 0.0014208435391350944, "schedule": 0.0003483237630625341, "bottom the figure": 0.0014938492361881133, "resources it": 0.0010073118898254255, "that all instructions": 0.001296702040859785, "generation shared": 0.0012964694902785692, "to improve memory": 0.0011445468458217791, "additional latency": 0.0061184416448670075, "resources in": 0.0006888996606839536, "achieves significant": 0.00351609107120534, "multiprocessors see": 0.0012964694902785692, "for ilp": 0.00314238252728124, "by an alfred": 0.0012450565121198878, "execution time for": 0.0007630312704615912, "generate luopt": 0.0014208435391350944, "hiding": 0.0027254590060532082, "the execution time": 0.0029934730560171163, "about": -0.0004939074326778636, "they overlap": 0.0010714735215364589, "affecting the": 0.0007019804092837983, "seen in simple": 0.0014938492361881133, "applications ranging from": 0.0010332478335948062, "figures show three": 0.0014938492361881133, "code transformations to": 0.001296702040859785, "prefetching to be": 0.0024901130242397755, "origin tolerating latency": 0.0014938492361881133, "stalls on any": 0.0014938492361881133, "than those": 0.00043783408898617754, "second decreases it": 0.0014938492361881133, "architecture studies model": 0.0014938492361881133, "software prefetching execution": 0.0014938492361881133, "reduction occurs": 0.0012964694902785692, "cache prefetching for": 0.0014938492361881133, "insufficient": 0.001980893419400956, "versus msi cache": 0.0014938492361881133, "should have multiple": 0.0013694745610305906, "5 summarizes": 0.000873534026459766, "numa architecture proceedings": 0.0014938492361881133, "software": 0.001554098977279486, "56x": 0.001171820202799652, "in stall time": 0.0013694745610305906, "prefetches in our": 0.0014938492361881133, "the prefetched lines": 0.0013694745610305906, "reordering of memory": 0.0012049873892419176, "vari 2": 0.0014208435391350944, "functional": 0.0005909694936353468, "the cycle": 0.0012327774251823461, "shown that it": 0.0008825077893862107, "on l1": 0.001131946701784956, "simple ilp34": 0.0014208435391350944, "software prefetch": 0.0014208435391350944, "not maintained": 0.0011720303570684468, "investigate the reasons": 0.0013694745610305906, "cache while": 0.0009901537330284928, "any current": 0.0011720303570684468, "a large amount": 0.0007794214475358126, "improving the effectiveness": 0.001296702040859785, "et al 6": 0.000839756731642321, "and commercial ap": 0.0014938492361881133, "are occupied by": 0.0012450565121198878, "unnecessary lines into": 0.0014938492361881133, "is dominated": 0.0006679996795996163, "number of prefetches": 0.001296702040859785, "even a reduction": 0.0014938492361881133, "radix has a": 0.0014938492361881133, "effective technique for": 0.0009556728553882656, "we also tried": 0.0011445468458217791, "on performance this": 0.0013694745610305906, "reduce the cpu": 0.0013694745610305906, "in order static": 0.0014938492361881133, "and methodological": 0.0009901537330284928, "our applications": 0.014117592326623029, "ilp speedup": 0.03694193201751245, "work e g": 0.0011445468458217791, "the rest of": 0.00035323821141345626, "function": -0.00028120238776124817, "of misses the": 0.001296702040859785, "single cycle functional": 0.0014938492361881133, "time mp3d memory": 0.0014938492361881133, "up to 8": 0.0010332478335948062, "allow ilp": 0.0014208435391350944, "p 254": 0.0011720303570684468, "bus": 0.0008880411562114041, "applications and implications": 0.0014938492361881133, "see less": 0.0014208435391350944, "but": -0.006729395335816656, "using detailed simulation": 0.0014938492361881133, "and speculative execution": 0.0011722405867289074, "to address these": 0.0009468777142085484, "experiments reported are": 0.0014938492361881133, "accesses by": 0.0009226297106538729, "from the splash": 0.0024901130242397755, "through a larger": 0.0014938492361881133, "of opportunity for": 0.0013694745610305906, "ple mp3d 43": 0.0014938492361881133, "of instruction": 0.0014394736554476468, "cache these modifications": 0.0014938492361881133, "effectiveness in exploiting": 0.0014938492361881133, "3 impact": 0.0010714735215364589, "memory parallelism": 0.0012964694902785692, "stall cycles": 0.0010262724504283278, "flit": 0.0008492376633305533, "the secondary": 0.0008570881443887248, "j": -0.0005847066336007742, "among late": 0.0014208435391350944, "simulators luopt and": 0.0014938492361881133, "plications": 0.002660303112744403, "limitations to the": 0.0012450565121198878, "and interconnection": 0.0009600637246473705, "our applications memory": 0.0014938492361881133, "simultaneously at": 0.0009600637246473705, "mitigated since overlapped": 0.0014938492361881133, "parthasarathy": 0.0009743091274079684, "better of": 0.001131946701784956, "loop interchange used": 0.0014938492361881133, "memory and": 0.0010096657087801015, "latency hiding optimization": 0.0029876984723762267, "contentionless": 0.0012962370230936529, "of cache": 0.000679656160122793, "memory 4 way": 0.0014938492361881133, "of that": 0.0003001081195521463, "uniprocessor execution": 0.0012236883289734016, "adve is also": 0.0014938492361881133, "more effective in": 0.0010199114554288679, "overall the": 0.0007088812617379373, "contribute": 0.0007038110817789223, "ffl the": 0.000438718044056711, "denote": -7.86787569698269e-05, "the cache": 0.002353594846332607, "with 8 nodes": 0.0014938492361881133, "performance with full": 0.0013694745610305906, "these applications see": 0.0013694745610305906, "time but their": 0.0014938492361881133, "p sloan research": 0.0012049873892419176, "branch speculative prefetches": 0.0014938492361881133, "evaluations we study": 0.0014938492361881133, "compared": -0.00013538726898206077, "similar to previous": 0.0012450565121198878, "variety": 0.00016004486555925074, "corporation": 0.0004975615675090839, "45": 0.0002046956520796428, "43": 0.0006247657988765891, "system can see": 0.0014938492361881133, "ilp techniques supported": 0.0014938492361881133, "and or": 0.0006657870181832907, "multiprocessor an": 0.0014208435391350944, "benefits among": 0.0014208435391350944, "transformations to": 0.0006986233870244101, "because of non": 0.001296702040859785, "commercial ap plications": 0.0013694745610305906, "producer initiated communication": 0.007469246180940567, "misses must be": 0.0014938492361881133, "in three cases": 0.001296702040859785, "footprints": 0.0008649705132670034, "system uses simple": 0.0014938492361881133, "shows that luopt": 0.0014938492361881133, "aggressive memory": 0.0011720303570684468, "arrive at": 0.0005308106643342769, "lodieska": 0.0012962370230936529, "luopt mp3d": 0.0014208435391350944, "best of": 0.0006018848692662766, "contention we": 0.0010714735215364589, "prefetch algorithm developed": 0.0014938492361881133, "not already overlapped": 0.0014938492361881133, "that the low": 0.001099381203598304, "matrix block 8": 0.0014938492361881133, "are the lack": 0.0014938492361881133, "compiler optimization": 0.0008214821934209966, "the splash 2": 0.0010804390301275394, "with other useful": 0.0014938492361881133, "of system": 0.0005740563350397298, "since all our": 0.001296702040859785, "memory multiprocessors both": 0.002738949122061181, "prefetching the": 0.0010262724504283278, "kaul sarita": 0.0014208435391350944, "must be overlapped": 0.0014938492361881133, "techniques to hide": 0.0014938492361881133, "cpu": 0.005851780248236028, "multiprocessors both without": 0.0029876984723762267, "effective in reducing": 0.0019917453355684555, "an increase": 0.0005590918184731947, "is only": 0.0002457886672115069, "1 cycle": 0.0008214821934209966, "applications 12 v": 0.0014938492361881133, "conference on": 0.0002374555330420857, "normalized to the": 0.0028947509339044184, "execution times": 0.0011515844762108442, "how aggressive": 0.0014208435391350944, "limited": 0.00024346734530181953, "for load": 0.0024090943236494936, "symposium on microarchitecture": 0.0007828820472290784, "ad ditionally at": 0.0014938492361881133, "an ilp speedup": 0.0014938492361881133, "size lu luopt": 0.0014938492361881133, "simple ilp fig": 0.0014938492361881133, "to account for": 0.0006361330081925041, "mesi directory": 0.0014208435391350944, "fellowship vijay s": 0.0014938492361881133, "network parameters": 0.0010073118898254255, "acm ieee international": 0.0008173650514535082, "time for some": 0.0011722405867289074, "the last": 0.00015133600808972162, "we can see": 0.0005764777189317769, "average load miss": 0.001296702040859785, "time c memory": 0.0014938492361881133, "processors multiprocessors": 0.0014208435391350944, "ranging from": 0.001072875343263318, "ilp multipro": 0.0014208435391350944, "that include multiple": 0.0014938492361881133, "opt opt late": 0.0014938492361881133, "to contention in": 0.0013694745610305906, "software prefetching on": 0.0014938492361881133, "past a": 0.0009600637246473705, "potentially be": 0.0007567266329225443, "miss latencies for": 0.0014938492361881133, "29x": 0.001171820202799652, "under": -0.0004939074326778636, "and network": 0.0012371066724676438, "compiler that schedules": 0.0014938492361881133, "with the total": 0.0009227952047723757, "more misses": 0.0011720303570684468, "summarizes": 0.0012002172312158992, "varying the": 0.0006251984001052484, "techniques to tolerate": 0.0014938492361881133, "successfully and": 0.0010991840405417048, "to address": 0.00046813184939136426, "compared to the": 0.00046054771759639903, "have identical": 0.0007613330510497848, "respect except": 0.0012964694902785692, "shown that": 0.0002180957321291726, "more application": 0.0012964694902785692, "stores fig": 0.0014208435391350944, "every": -0.0004079761995961431, "time c": 0.0008651256371036726, "latency b l1": 0.0014938492361881133, "overlap its additional": 0.0014938492361881133, "jayanth srinivasan variability": 0.0014938492361881133, "sc 4": 0.002263893403569912, "interleaved": 0.0005199190268963761, "2 1": 0.00012460151701531398, "average from lu": 0.0014938492361881133, "identical clock": 0.0014208435391350944, "for the uniprocessor": 0.0014938492361881133, "prefetching in ilp": 0.0014938492361881133, "applications causes for": 0.0014938492361881133, "lu and": 0.004613148553269364, "directory and a": 0.0014938492361881133, "for all accesses": 0.001296702040859785, "b introduction": 1.5865036456636905e-05, "and so does": 0.001099381203598304, "units negative interaction": 0.0014938492361881133, "13 these five": 0.0014938492361881133, "any current superscalar": 0.0014938492361881133, "despite the latency": 0.0014938492361881133, "these five": 0.0009744838600348351, "specific instructions": 0.0010991840405417048, "simulation environment": 0.0008151232588750414, "and how they": 0.0009227952047723757, "parallelism on": 0.0018027514713866914, "increases the speedup": 0.0014938492361881133, "processor and attribute": 0.0014938492361881133, "iii implies that": 0.0012450565121198878, "and to coalesce": 0.0014938492361881133, "consistent": 0.00011847084540197085, "algorithm developed by": 0.001099381203598304, "shared memory": 0.011753439080236995, "are with": 0.0007197368277238234, "3 simple ilp44": 0.0014938492361881133, "from more frequent": 0.0029876984723762267, "key data": 0.0010262724504283278, "chen": 0.0002867203165166221, "miss requests outstanding": 0.0014938492361881133, "specu": 0.0010989869481908814, "exploited by": 0.0007393697730918806, "miss latency simple": 0.0014938492361881133, "systems are limited": 0.0013694745610305906, "hide": 0.0024531298888908967, "memory 4": 0.001131946701784956, "kb 4 way": 0.0012450565121198878, "specifically we use": 0.001099381203598304, "the best of": 0.0006828094152054384, "multiprocessors with": 0.000934269396133684, "locality is": 0.0008151232588750414, "speedup relative": 0.0012236883289734016, "above": -0.0007086473685587237, "not fit in": 0.001099381203598304, "a variety of": 0.000442971790048892, "data cache prefetching": 0.0012450565121198878, "to decrease": 0.0006185533362338219, "the methodology": 0.000676673538687699, "systems because": 0.0008651256371036726, "these instructions": 0.000873534026459766, "compilers": 0.00038271643944002095, "sarita adve is": 0.0014938492361881133, "and is": 0.00010959211176782537, "simultaneously": 0.00015069141731204633, "both preceding and": 0.0014938492361881133, "reduced parallel": 0.0014208435391350944, "than gcc 2": 0.0014938492361881133, "of 32 in": 0.0013694745610305906, "in contrast radix": 0.0014938492361881133, "time for the": 0.0005707326552803322, "cycles at": 0.0011720303570684468, "applications to": 0.0008882004175378409, "speed up computation": 0.0013694745610305906, "component and": 0.0007160475086882355, "all instructions": 0.0009116919201724152, "path": 4.334772413984646e-05, "misses that are": 0.0012049873892419176, "also supported by": 0.001063299596966407, "speedup all of": 0.0014938492361881133, "4 way associative": 0.0011445468458217791, "without software prefetching": 0.0014938492361881133, "compared to": 0.0013836863794924566, "balance": 0.0003356288644256036, "with load": 0.0009744838600348351, "configuration were": 0.0014208435391350944, "jain chanik": 0.0014208435391350944, "study": -0.00020838162058895593, "2 94x": 0.0014208435391350944, "2d mesh": 0.0009901537330284928, "and increased the": 0.001296702040859785, "increased contention for": 0.007469246180940567, "simulation times since": 0.0014938492361881133, "metrics in": 0.0008493899656374634, "stressed": 0.0006825645489995194, "results from two": 0.0013694745610305906, "e not including": 0.0014938492361881133, "than that seen": 0.0014938492361881133, "lu sees 2": 0.0014938492361881133, "unit latencies as": 0.0014938492361881133, "to specific": 0.0007235008318063837, "ilp thus": 0.0014208435391350944, "a load": 0.0013248631540246174, "processors section": 0.0014208435391350944, "it ffl": 0.0010073118898254255, "we analogously define": 0.0013694745610305906, "ensure reasonable simulation": 0.0014938492361881133, "misses can": 0.0009467079011321123, "that miss": 0.0010262724504283278, "simple and": 0.004396056767402553, "removing memory stall": 0.0014938492361881133, "latency measured from": 0.0014938492361881133, "scheduling blocking": 0.0014208435391350944, "the addition of": 0.001736472350635251, "latency to make": 0.0014938492361881133, "to the same": 0.0004179845510152, "useful work": 0.0009600637246473705, "in all our": 0.000844583996376316, "total": -0.0012780653337006122, "speedup figure": 0.002447376657946803, "contention in ilp": 0.0029876984723762267, "adve is": 0.0012964694902785692, "integrated within ilp": 0.0029876984723762267, "latency memory": 0.00104746084242708, "003604 025": 0.0014208435391350944, "speedup fft": 0.0014208435391350944, "05 ffl the": 0.0014938492361881133, "motivate": 0.0008737508575944249, "cda 9502791": 0.0014208435391350944, "negative": 0.00022657509779358895, "ilp since": 0.0012964694902785692, "methodology the": 0.0009467079011321123, "speedup ffl": 0.0014208435391350944, "ation from": 0.0014208435391350944, "aggressive compiler": 0.0012236883289734016, "techniques effectively address": 0.0014938492361881133, "9502791": 0.0012962370230936529, "all accesses and": 0.0014938492361881133, "byna": 0.001171820202799652, "individual components": 0.0008349039596955547, "that the most": 0.0008304686634221458, "garca": 0.0007392371982715305, "separated": 0.0002821143128312138, "with previous optimizations": 0.0014938492361881133, "supported by": 0.0005221199070980029, "annual acm ieee": 0.0008304686634221458, "hit in": 0.0009226297106538729, "in all": 0.00023981335588538693, "award": 0.0004883655581214491, "why the": 0.0005865467852226974, "size further load": 0.0014938492361881133, "system may": 0.0006857675591619254, "software controlled": 0.0052373042121354, "and mp3d are": 0.0014938492361881133, "we model": 0.0006142483137525709, "blocking": 0.0027278285706933514, "is slightly better": 0.0010804390301275394, "must": -0.0003424706051287552, "prefetching to the": 0.001296702040859785, "figure 1": 9.634038025501796e-05, "can potentially reduce": 0.001296702040859785, "ilp it can": 0.0014938492361881133, "hierarchy and multiprocessor": 0.0014938492361881133, "1999": 0.000192855749034998, "multiprocessor often": 0.0014208435391350944, "system consequently": 0.0012964694902785692, "work": -0.00168648037092593, "key limitations to": 0.0014938492361881133, "simple system uses": 0.0029876984723762267, "or increased contention": 0.0014938492361881133, "multiprocessor architecture studies": 0.0014938492361881133, "deficiencies": 0.002170113307236361, "misses in a": 0.0011722405867289074, "reduce the": 0.0004541207698367521, "the 32nd annual": 0.0009649169779681393, "its latency in": 0.0014938492361881133, "ilp speedup applications": 0.0014938492361881133, "needs to target": 0.0013694745610305906, "increases the": 0.00037139707794662255, "ilp factor": 0.0014208435391350944, "the computation": 0.0005112071189757295, "controller and": 0.0008570881443887248, "too early": 0.0009744838600348351, "simulated architectures to": 0.0014938492361881133, "calculate the": 0.00046813184939136426, "of misses": 0.0025260101631929053, "multiprocessor because the": 0.0014938492361881133, "added due to": 0.0013694745610305906, "indicates": 0.00021786886976519497, "4 thus": 0.0007613330510497848, "demand access and": 0.0014938492361881133, "and the corresponding": 0.0005394089102630005, "scheduling": 0.001783047220441102, "a compiler specifically": 0.0014938492361881133, "ilp we focus": 0.0014938492361881133, "reasonable simulation": 0.0014208435391350944, "time this difference": 0.001296702040859785, "reported are": 0.00104746084242708, "8 9": 0.0004413921111695947, "shows the fraction": 0.0011205516212663127, "than simple prefetches": 0.0014938492361881133, "and implications for": 0.0012450565121198878, "contention compared": 0.0014208435391350944, "provide": -0.00037989201835787956, "latencies for luopt": 0.0014938492361881133, "and increasing": 0.0007567266329225443, "by three": 0.0006953256360164465, "time on multiprocessor": 0.0014938492361881133, "using detailed": 0.0012236883289734016, "of scientific": 0.0006392270727771237, "late prefetches early": 0.0014938492361881133, "sarita adve code": 0.0014938492361881133, "because previous studies": 0.0013694745610305906, "improves memory system": 0.0014938492361881133, "exposed as": 0.0012236883289734016, "interaction with clustered": 0.0014938492361881133, "per formance we": 0.001296702040859785, "case for": 0.0003780271658895928, "for contention": 0.0012236883289734016, "total execution": 0.003368687766094151, "to characterize the": 0.0007726894748092614, "mispredicted branch speculative": 0.0014938492361881133, "this scheduling decision": 0.0014938492361881133, "illustrate our key": 0.0014938492361881133, "allows less": 0.0014208435391350944, "after": -0.0008943236889446201, "studied shared memory": 0.0014938492361881133, "for multi processor": 0.001296702040859785, "overlapped accesses in": 0.0014938492361881133, "these speedups": 0.0012236883289734016, "cache conflicts": 0.000934269396133684, "mesi": 0.0025924740461873057, "mesh": 0.0007135335066390176, "the effectiveness": 0.002784579977008165, "9410457": 0.0012962370230936529, "11 to": 0.0006953256360164465, "of total": 0.0017326313418831163, "to the first": 0.0005707326552803322, "parallel": -0.0005037456941850664, "wide vari 2": 0.0014938492361881133, "back policy the": 0.0014938492361881133, "be overlapped not": 0.0014938492361881133, "data of": 0.0005921566571528848, "is applied": 0.0003820992660531366, "less instruction": 0.0012236883289734016, "data on": 0.000581094980533528, "to model the": 0.0006527488115519443, "can be attributed": 0.0009154292893709361, "ii a 2": 0.001296702040859785, "the effects": 0.0004317466202133476, "compiler optimizations akin": 0.0014938492361881133, "algorithms": -0.0001853955505262143, "research fellowship": 0.0010262724504283278, "holding registers": 0.0014208435391350944, "decreasing": 0.0005086262901336886, "key metric": 0.0014208435391350944, "reference the uniprocessor": 0.0014938492361881133, "bottlenecks in": 0.0009901537330284928, "order": -0.004609688337095992, "namic scheduling": 0.0014208435391350944, "arises because": 0.0008493899656374634, "based shared": 0.00314238252728124, "accesses that are": 0.00259340408171957, "memory access cc": 0.0013694745610305906, "over": -0.00036937842134171316, "resources or other": 0.0014938492361881133, "a greater need": 0.0029876984723762267, "the rice simulator": 0.0013694745610305906, "integrated data": 0.001131946701784956, "to processors": 0.0007312656821925609, "evaluate the": 0.0003543872286990676, "than previous generation": 0.0029876984723762267, "improve memory": 0.00104746084242708, "system for": 0.0006537055695462011, "from ilp processors": 0.0014938492361881133, "with prefetching on": 0.0013694745610305906, "potentially hurt": 0.0014208435391350944, "overlap does": 0.0012964694902785692, "difference": -4.8930668083814664e-05, "contention related latencies": 0.0014938492361881133, "8 fft": 0.0014208435391350944, "generation units all": 0.0014938492361881133, "non memory stall": 0.0014938492361881133, "maryland christopher j": 0.0014938492361881133, "communication in cache": 0.0014938492361881133, "exhibits": 0.0003668009873954767, "an applica": 0.0014208435391350944, "the higher frequency": 0.0014938492361881133, "system since memory": 0.0014938492361881133, "and simple": 0.0019033048263013084, "decreasing the likelihood": 0.0014938492361881133, "prefetch is": 0.0010714735215364589, "addition to comparing": 0.001296702040859785, "p 254 265": 0.0014938492361881133, "versus": 0.0005053237104072677, "time compared to": 0.001063299596966407, "them": -0.0002469537163389318, "by most": 0.0007916875576361386, "based systems have": 0.0013694745610305906, "to suggest": 0.0007862679497202865, "an execution": 0.0005828952578067033, "cache a 2": 0.0014938492361881133, "for reference the": 0.0012450565121198878, "other useful": 0.000934269396133684, "data arrival": 0.0012236883289734016, "they": -0.00315146549128116, "to ilp one": 0.0014938492361881133, "load misses to": 0.0029876984723762267, "summarizes all the": 0.0012049873892419176, "hinder demand": 0.0014208435391350944, "are too": 0.0012327774251823461, "figure also shows": 0.0009556728553882656, "however these": 0.0005512473616470595, "contention clustered load": 0.0014938492361881133, "systems journal": 0.0007522323131148069, "where the": 7.951114923789113e-05, "to speed": 0.0006416692778706339, "with similar latencies": 0.0014938492361881133, "multiprocessor an evaluation": 0.0014938492361881133, "systems due to": 0.0010804390301275394, "prefetching in": 0.0009467079011321123, "provide a": 0.0002776344850304143, "non binding": 0.005185877961114277, "b l1 mshr": 0.0014938492361881133, "prefetching is": 0.003960614932113971, "any benefits in": 0.0014938492361881133, "reasonable": 0.0002509148429056514, "each": -0.014099837792241708, "14 the": 0.0005012100185129878, "may see fewer": 0.0014938492361881133, "fft and": 0.0018233838403448304, "associative": 0.0004249181313673111, "water fig 3": 0.0014938492361881133, "multiprocessors than": 0.0025929389805571385, "multiprocessors than in": 0.002738949122061181, "system remains": 0.00104746084242708, "with the": 1.4035505586832207e-05, "system increased late": 0.0014938492361881133, "prefetch thereby allowing": 0.0014938492361881133, "however increases contention": 0.0014938492361881133, "as execution": 0.001131946701784956, "for the average": 0.0009556728553882656, "v both": 0.0012236883289734016, "is generally a": 0.0010804390301275394, "processors have a": 0.0011205516212663127, "applications we": 0.0011919784218767733, "radix water fig": 0.0014938492361881133, "rules of our": 0.0014938492361881133, "uniprocessor because they": 0.0014938492361881133, "on outstanding": 0.0014208435391350944, "the above analysis": 0.000854639096035357, "this prefetch distance": 0.0014938492361881133, "network": 0.0006163591410848257, "overall results figures": 0.0014938492361881133, "reduced effectiveness in": 0.0014938492361881133, "fellowship and parthasarathy": 0.0014938492361881133, "inherent latency tolerance": 0.0029876984723762267, "and gcc 2": 0.0013694745610305906, "prefetching interacts": 0.0014208435391350944, "miss latencies in": 0.0014938492361881133, "fellowship": 0.0015921464574114724, "overlapping load misses": 0.0014938492361881133, "also motivate latency": 0.0014938492361881133, "have very": 0.0006708467339800083, "m garca jos": 0.0014938492361881133, "together within": 0.0012964694902785692, "latency simple ilp": 0.0014938492361881133, "deficiencies in addressing": 0.0014938492361881133, "2shared memory systems": 0.0014938492361881133, "enable these": 0.0012236883289734016, "occupied by": 0.0007862679497202865, "simple the net": 0.0014938492361881133, "misses contributing": 0.0014208435391350944, "ilp thus even": 0.0014938492361881133, "system remains largely": 0.0014938492361881133, "n 2 p": 0.0003138722859730656, "does not": 0.00018225862067996505, "this section analyzes": 0.0013694745610305906, "the third": 0.00027317717439024914, "than in simple": 0.002738949122061181, "analogously define an": 0.0014938492361881133, "to 8 load": 0.0014938492361881133, "luopt and": 0.008525061234810566, "speedups": 0.002819262951658961, "these deficiencies": 0.0021983680810834095, "typically separated": 0.0014208435391350944, "sparc compiler": 0.0014208435391350944, "misses than": 0.0011720303570684468, "multiprocessor configuration": 0.0012964694902785692, "corresponding demand access": 0.0014938492361881133, "group the": 0.000657023250740611, "developed by": 0.0005407652217859794, "misses that": 0.0009467079011321123, "tolerating techniques": 0.0025929389805571385, "between a": 0.0007286342620134417, "system has": 0.0005280557710126328, "systems thus even": 0.0014938492361881133, "model state of": 0.0014938492361881133, "overlapped with": 0.0017141762887774496, "latency thus": 0.0025929389805571385, "already": -0.00012708897973429513, "time and its": 0.002409974778483835, "do not analyze": 0.0012049873892419176, "slowdown in": 0.00209492168485416, "execution times are": 0.0009849547961705261, "used the ilp": 0.0014938492361881133, "primary": 0.0002125762350094282, "ilp features than": 0.0014938492361881133, "hand radix": 0.0014208435391350944, "and ilp systems": 0.007469246180940567, "stalls on ilp": 0.0014938492361881133, "the compilers": 0.00104746084242708, "overall results": 0.00314238252728124, "better load": 0.0008823495204139393, "instructions in radix": 0.0014938492361881133, "late prefetch thereby": 0.0014938492361881133, "by displaying": 0.0011720303570684468, "illustrate": 0.00022085548009980233, "combines results": 0.0014208435391350944, "architecture acm": 0.0009116919201724152, "54 in luopt": 0.0014938492361881133, "if the load": 0.0011445468458217791, "already hidden": 0.0014208435391350944, "speedups than cpu": 0.0014938492361881133, "can overlap": 0.001868538792267368, "efficiency 86": 0.0014208435391350944, "parameters a 1": 0.001296702040859785, "efficiency for": 0.001572535899440573, "thereby negatively": 0.0014208435391350944, "leeway increased resource": 0.0014938492361881133, "technology for": 0.0007862679497202865, "adve memory side": 0.0014938492361881133, "our results show": 0.0024154097056854566, "rates": 0.00025764386908875685, "too": -2.287018789735982e-05, "that shared memory": 0.0012049873892419176, "1 summarizes": 0.0007273426669563976, "percentage": 0.0002618616340816949, "john": 0.00023898254907098879, "l1 load": 0.0014208435391350944, "important for": 0.00048073118015100634, "based systems even": 0.0014938492361881133, "64 kb": 0.00104746084242708, "from the instruction": 0.001063299596966407, "despite the": 0.0016222956653579377, "however while ilp": 0.0014938492361881133, "contention are the": 0.0014938492361881133, "in ilp because": 0.0014938492361881133, "processors rsim reference": 0.0014938492361881133, "but did": 0.0008214821934209966, "memory ilp": 0.01278759185221585, "parallelism on multiprocessor": 0.0014938492361881133, "simulation described": 0.0014208435391350944, "single chip": 0.000873534026459766, "instruction that": 0.0008151232588750414, "incur": 0.0004571355873992418, "origin tolerating": 0.0014208435391350944, "parallel efficiency fig": 0.0014938492361881133, "jos duato": 0.0011720303570684468, "overall the multiprocessor": 0.0014938492361881133, "split transaction network": 0.0014938492361881133, "it takes": 0.0004918538330562966, "our simulations": 0.0007053989196668184, "memory the": 0.0005793112595980121, "under grant": 0.0011481126700794595, "these applications": 0.0030927666811691092, "target": 0.0001754537565920611, "use function inlining": 0.0014938492361881133, "ilp techniques for": 0.0014938492361881133, "already overlapped by": 0.0014938492361881133, "takes application": 0.0014208435391350944, "substantial reductions": 0.0014208435391350944, "43 43": 0.0010991840405417048, "ilp44": 0.0012962370230936529, "cache both caches": 0.0014938492361881133, "contention we illustrate": 0.0014938492361881133, "simple processor with": 0.0014938492361881133, "ilp41": 0.0012962370230936529, "n 4 p": 0.00038193961824574147, "cpu speedup": 0.0014208435391350944, "ilp techniques on": 0.005975396944752453, "part in": 0.0006517655629891588, "prefetches resource contention": 0.0014938492361881133, "and their": 0.0002308705725538839, "sizes evaluate the": 0.0014938492361881133, "memory bound": 0.0050365594491271265, "techniques substantially": 0.0014208435391350944, "sets do": 0.0010991840405417048, "configuration we": 0.0017141762887774496, "of our": 0.001142524391525197, "are chosen commensurate": 0.0014938492361881133, "1 to": 0.00023706430740543557, "21 to": 0.0008493899656374634, "luopt only": 0.0014208435391350944, "program under grant": 0.0012049873892419176, "rohit": 0.0010071312708744076, "about 10": 0.001384170114218758, "4 p 448": 0.001296702040859785, "1 summarizes all": 0.0013694745610305906, "is that multiple": 0.0012049873892419176, "stalls": 0.0025962966344823275, "other load": 0.0025929389805571385, "superscalar compiler 3": 0.0014938492361881133, "processor and": 0.000552791390047809, "performance improvements from": 0.00259340408171957, "misses with": 0.003021935669476276, "decrease it": 0.0010991840405417048, "latency": 0.012214272034989265, "other hand": 0.0001774536501515697, "multiproces sors these": 0.0014938492361881133, "environment we": 0.0007088812617379373, "in both": 0.0004733471505600674, "the system": 0.000997296417060009, "for both load": 0.0014938492361881133, "ilp speedup since": 0.0014938492361881133, "in ilp both": 0.0014938492361881133, "effects that were": 0.0013694745610305906, "methodology the interaction": 0.0014938492361881133, "of 21 to": 0.0013694745610305906, "and attribute": 0.0009467079011321123, "methodology a simulated": 0.0014938492361881133, "detailed data on": 0.001296702040859785, "effectiveness": 0.0024343926743046903, "provides a 13": 0.0014938492361881133, "policy the": 0.0007613330510497848, "early prefetches speculative": 0.0014938492361881133, "fewer or more": 0.0013694745610305906, "impact of software": 0.001296702040859785, "overlap in an": 0.0014938492361881133, "we assume": 0.000302054238898953, "mp3d 50000 particles": 0.0014938492361881133, "without improving": 0.0014208435391350944, "rsim models aggressive": 0.0014938492361881133, "applications should": 0.0010073118898254255, "seen in": 0.0004352039569049635, "processors section ii": 0.0014938492361881133, "in reducing": 0.0020125402019400248, "microarchitecture p": 0.0007235008318063837, "ilp system does": 0.0014938492361881133, "but do not": 0.0007794214475358126, "tolerate or": 0.0014208435391350944, "memory stalls thus": 0.0013694745610305906, "instructions for": 0.0007197368277238234, "through software controlled": 0.0012049873892419176, "2 memory hierarchy": 0.0013694745610305906, "prefetching results": 0.0011720303570684468, "sees lower parallel": 0.0014938492361881133, "on outstanding misses": 0.0014938492361881133, "supported by an": 0.0008495423225819723, "16 18": 0.0006953256360164465, "grant no ccr": 0.0012450565121198878, "1 we compare": 0.0011445468458217791, "efficiency fig 5": 0.0014938492361881133, "to fully exploit": 0.001099381203598304, "loads c l1": 0.0014938492361881133, "a wide": 0.0003820992660531366, "simple average reduction": 0.0014938492361881133, "to application input": 0.0014938492361881133, "latency memory hierarchy": 0.0014938492361881133, "has a": 0.00017162490786336236, "incur a late": 0.0014938492361881133, "figure 5 summarizes": 0.0012049873892419176, "radix": 0.009079091350567201, "best performance": 0.000657023250740611, "processors it is": 0.0011205516212663127, "multiprocessors built from": 0.0029876984723762267, "reductions": 0.0015145316982169584, "are too long": 0.0014938492361881133, "hierarchy and": 0.0015044646262296138, "component of": 0.001477778662713583, "system since": 0.0007613330510497848, "overlapped not": 0.0014208435391350944, "retire rate 4": 0.0014938492361881133, "memory stall time": 0.022894760395596434, "removed this restriction": 0.0014938492361881133, "that could not": 0.0010332478335948062, "varying the prefetch": 0.0014938492361881133, "were exhibited": 0.0012236883289734016, "software prefetching our": 0.0014938492361881133, "the two applications": 0.0011205516212663127, "main reasons": 0.0016840067754619371, "computation between successive": 0.0013694745610305906, "at the bottom": 0.0007422849786151256, "occupancy for both": 0.0014938492361881133, "radix each curve": 0.0014938492361881133, "by load misses": 0.0013694745610305906, "memory simulators": 0.0012964694902785692, "since rsim models": 0.0014938492361881133, "instructions since each": 0.0014938492361881133, "consequently the ilp": 0.0014938492361881133, "data shows that": 0.0012049873892419176, "ilp because": 0.0012964694902785692, "demand for": 0.0007660573930209874, "part that contributes": 0.0014938492361881133, "to an increase": 0.0009849547961705261, "software prefetch algorithm": 0.0014938492361881133, "consistency models for": 0.0012450565121198878, "static scheduling and": 0.0012450565121198878, "reduced effectiveness": 0.0014208435391350944, "simple processor based": 0.00448154770856434, "simple systems expressed": 0.0014938492361881133, "41x": 0.0012962370230936529, "window re": 0.0014208435391350944, "because load misses": 0.0029876984723762267, "do": -0.001413378006693314, "system latency the": 0.0014938492361881133, "coherence protocol": 0.0018934158022642245, "is exposed as": 0.0014938492361881133, "replaced to the": 0.0014938492361881133, "64 kb 4": 0.0014938492361881133, "results suggest the": 0.0013694745610305906, "in sections iii": 0.0011722405867289074, "instructions behind": 0.0014208435391350944, "by bringing unnecessary": 0.0014938492361881133, "dy": 0.0006162781892430305, "report": 0.00015690481334782187, "can hinder": 0.0012236883289734016, "this figure shows": 0.0009384897639873398, "more than simple": 0.0013694745610305906, "load misses additionally": 0.0014938492361881133, "bits split transaction": 0.0014938492361881133, "help or": 0.0012236883289734016, "suffer from": 0.0006320834443631525, "requires increased": 0.0014208435391350944, "ilp on the": 0.0014938492361881133, "processor models": 0.00209492168485416, "overlap with each": 0.0023444811734578148, "promising r an": 0.0014938492361881133, "54x": 0.001171820202799652, "applications and their": 0.0012450565121198878, "and input": 0.0007393697730918806, "the last column": 0.0007422849786151256, "tion the": 0.0006018848692662766, "1 system": 0.000803031441216498, "by comparing the": 0.0007568623686414541, "models the ilp": 0.0014938492361881133, "the longer": 0.00148711746547087, "bus connects": 0.0014208435391350944, "the simple and": 0.007033443520373444, "from 2 94": 0.0014938492361881133, "less successful in": 0.002738949122061181, "the system node": 0.0013694745610305906, "for the load": 0.0010476487277799817, "appears in": 0.0004317466202133476, "in this study": 0.0006932833560644299, "641 652": 0.0012236883289734016, "by 13 on": 0.0014938492361881133, "a range": 0.0005000166622625083, "each other": 0.000898860224717442, "compiler 3 the": 0.0014938492361881133, "techniques": -0.00563570184159078, "cache before being": 0.0014938492361881133, "ies both": 0.0014208435391350944, "ilp44 9 2": 0.0014938492361881133, "on uniprocessor": 0.001131946701784956, "are being": 0.0005437037433711834, "2 compiler based": 0.0014938492361881133, "case lu": 0.0014208435391350944, "in ilp decreasing": 0.0014938492361881133, "that it achieves": 0.0011722405867289074, "as stall time": 0.0029876984723762267, "single cycle": 0.0008151232588750414, "bound on": 0.00032308386731947985, "includes a": 0.000539312172653556, "and the input": 0.000859882344926048, "simple ilp39 0": 0.0014938492361881133, "decreases it": 0.0011720303570684468, "total execution time": 0.0037843118432072708, "fig 9 detailed": 0.0014938492361881133, "adve memory": 0.0014208435391350944, "working sets": 0.0019489677200696701, "due to release": 0.0014938492361881133, "we": -0.03142179354323047, "for each possible": 0.0008495423225819723, "2d mesh 150mhz": 0.0014938492361881133, "clustered misses optimizations": 0.0014938492361881133, "parallel efficiency 86": 0.0014938492361881133, "cesses thereby": 0.0014208435391350944, "however": -0.004830261186998708, "on our": 0.0004907139666551123, "a system": 0.000276289759822445, "after adding software": 0.0014938492361881133, "other useful work": 0.001296702040859785, "overlapped load": 0.0014208435391350944, "simple system because": 0.0014938492361881133, "of the base": 0.0007936725416715286, "on supercomputing p": 0.0007726894748092614, "news": 0.000415170482593349, "reference manual the": 0.0011445468458217791, "architectures to": 0.0009467079011321123, "in every": 0.00045338572841700304, "for an application": 0.0009468777142085484, "improve": 0.00018588366441274254, "interchanges used": 0.0014208435391350944, "or reordering": 0.0012964694902785692, "been shown to": 0.0012476269401853015, "graphically presents the": 0.0014938492361881133, "or replacing needed": 0.0014938492361881133, "also generally": 0.0014208435391350944, "2 94x simple": 0.0014938492361881133, "both caches use": 0.0014938492361881133, "queue size": 0.0009013757356933457, "software prefetching a": 0.0013694745610305906, "systems 6 section": 0.0014938492361881133, "and parthasarathy": 0.0014208435391350944, "provides the average": 0.001296702040859785, "ilp": 0.09586347962884473, "between software": 0.001920127449294741, "by a fannie": 0.0014938492361881133, "requests": 0.0005923515424997888, "by stalls due": 0.0014938492361881133, "studies of shared": 0.0014938492361881133, "the demand accesses": 0.0014938492361881133, "simple processors": 0.004262530617405283, "speedup shows": 0.0014208435391350944, "from increased": 0.001131946701784956, "benefit for": 0.00104746084242708, "four state mesi": 0.0014938492361881133, "62 1": 0.0010073118898254255, "nature of these": 0.0010074925735724792, "our configuration": 0.001131946701784956, "models include support": 0.0014938492361881133, "performance of such": 0.001063299596966407, "200 dynamic": 0.0014208435391350944, "fewer misses in": 0.0013694745610305906, "multiprocessor mainly": 0.0014208435391350944, "specu lation": 0.0014208435391350944, "increased resource contention": 0.0014938492361881133, "vary widely": 0.000873534026459766, "254 265 may": 0.0014938492361881133, "techniques with software": 0.0014938492361881133, "of sparc sc": 0.0014938492361881133, "in exploiting ilp": 0.0014938492361881133, "the second decreases": 0.0014938492361881133, "and fftopt is": 0.0014938492361881133, "or replacement": 0.0012964694902785692, "longer latencies than": 0.0014938492361881133, "conference": 8.247947295465258e-05, "lines also": 0.0012964694902785692, "in luopt can": 0.0014938492361881133, "simple ilp39": 0.0014208435391350944, "combination of these": 0.0008825077893862107, "mispredicted branches": 0.0010991840405417048, "average ilp speedup": 0.0014938492361881133, "32 in": 0.0008570881443887248, "been": -0.0011022970373118176, "1999 haifa": 0.0009116919201724152, "ilp c impact": 0.0014938492361881133, "this paper use": 0.0010332478335948062, "alus and address": 0.0014938492361881133, "and parthasarathy ranganathan": 0.0014938492361881133, "proceedings of the": 0.000532475253625146, "expected": 1.6643393861844905e-05, "at least n": 0.0007974149087289015, "and full": 0.0007972719003162888, "specific techniques": 0.0010991840405417048, "load miss slowdown": 0.0014938492361881133, "ilp radix209": 0.0014208435391350944, "wide vari": 0.0014208435391350944, "cache while the": 0.0011722405867289074, "ilp processor": 0.0025929389805571385, "speedup since": 0.0010991840405417048, "fftopt memory cpu": 0.0014938492361881133, "software controlled non": 0.005975396944752453, "from the same": 0.0006122413847853506, "in these applications": 0.0010804390301275394, "coherent": 0.0010346172754082234, "43 for three": 0.0014938492361881133, "the main": 0.0001699603488684797, "is less effective": 0.0012450565121198878, "targeting contention requires": 0.0014938492361881133, "show three": 0.0012236883289734016, "the reduced parallel": 0.0014938492361881133, "compare two systems": 0.0014938492361881133, "applied": -0.0001853955505262143, "being used by": 0.0010476487277799817, "l1 load misses": 0.0014938492361881133, "benefits of": 0.0005294284530198617, "multiproces this work": 0.0014938492361881133, "state mesi directory": 0.0014938492361881133, "simple to ilp": 0.0014938492361881133, "for such": 0.00037139707794662255, "identical aggressive": 0.0014208435391350944, "of order dynamic": 0.0014938492361881133, "by ilp outweighs": 0.0014938492361881133, "n": -0.004539545675283601, "specific optimizations": 0.00104746084242708, "remote latencies incurred": 0.0014938492361881133, "for detailed analysis": 0.0014938492361881133, "is slightly": 0.0005639537116715218, "subsequent demand": 0.0014208435391350944, "akin to": 0.0008349039596955547, "overlap e": 0.0014208435391350944, "misses and or": 0.0014938492361881133, "and resource": 0.0014248598311910937, "of prefetching for": 0.002738949122061181, "c memory": 0.0011720303570684468, "on an": 0.0002514745135968422, "speedup if the": 0.0014938492361881133, "potentially reduce the": 0.0012450565121198878, "from 7 to": 0.0014938492361881133, "misses the figure": 0.0014938492361881133, "barriers for better": 0.0014938492361881133, "to the prefetching": 0.0013694745610305906, "prefetches and": 0.008204212499479125, "microprocessors are": 0.0011720303570684468, "instructions since": 0.00104746084242708, "interacts": 0.0005511485186559088, "applications because": 0.0009467079011321123, "stressed in": 0.0011720303570684468, "two previous conference": 0.0014938492361881133, "load misses have": 0.0014938492361881133, "that multiple issue": 0.0014938492361881133, "speculatively issued past": 0.0014938492361881133, "remote latencies": 0.002841687078270189, "v ii methodology": 0.0014938492361881133, "completely hide": 0.0012964694902785692, "the individual": 0.00044319366945067435, "suggest": 0.0006098459432379665, "be speculatively": 0.001131946701784956, "for ilp c": 0.0014938492361881133, "improving data": 0.0009744838600348351, "these applications this": 0.0014938492361881133, "a lodieska": 0.0014208435391350944, "that exploit these": 0.0014938492361881133, "ilp34": 0.0012962370230936529, "hidden only": 0.0014208435391350944, "ilp39": 0.0012962370230936529, "several": -0.0002518396630825232, "techniques successfully and": 0.0014938492361881133, "network configurations suitable": 0.0014938492361881133, "it while": 0.0009467079011321123, "previous studies": 0.0015517710648541225, "impact of this": 0.0009958726677842277, "combination of": 0.00030157773229910366, "find memory system": 0.0029876984723762267, "the uniprocessor because": 0.0029876984723762267, "we studied of": 0.0014938492361881133, "l1 cache we": 0.0014938492361881133, "hand": -0.00032768724270072335, "a reduction": 0.001017043576951602, "the addition": 0.0014325257319003511, "denote the data": 0.0013694745610305906, "compiler 3": 0.001131946701784956, "simple to": 0.0006517655629891588, "is not implemented": 0.0011722405867289074, "in uniprocessor": 0.0010714735215364589, "cycle": 0.0014993228326001602, "presents the key": 0.0014938492361881133, "a high memory": 0.001296702040859785, "the uniprocessor configuration": 0.0014938492361881133, "performance metrics": 0.0007862679497202865, "luopt is": 0.0014208435391350944, "communication b": 0.0011720303570684468, "mshrs alus": 0.0014208435391350944, "in section ii": 0.0009015374174396583, "v adve": 0.002447376657946803, "are too late": 0.0014938492361881133, "a 1 we": 0.0009958726677842277, "13 reduction in": 0.0014938492361881133, "10 factors affecting": 0.0014938492361881133, "load miss at": 0.0014938492361881133, "clustering of": 0.003103542129708245, "ilp system": 0.028522328786128523, "cpu time and": 0.003099743500784419, "not analyze the": 0.0012049873892419176, "the": 0, "on any": 0.0004505569626929905, "or because": 0.0007235008318063837, "of the instructions": 0.0009468777142085484, "latency reduction in": 0.0013694745610305906, "the latency shown": 0.0014938492361881133, "stall times": 0.0012236883289734016, "time with which": 0.0014938492361881133, "in overall": 0.0009013757356933457, "reduce cpu": 0.0014208435391350944, "completely hide the": 0.0013694745610305906, "multipro": 0.0009224642758841662, "multi processor environments": 0.0013694745610305906, "single chip multiprocessor": 0.0012450565121198878, "shows the parallel": 0.0013694745610305906, "to the l2": 0.0023444811734578148, "and simulation methodology": 0.0013694745610305906, "adding": 6.033212060627809e-05, "not available": 0.0005407652217859794, "5x": 0.0010071312708744076, "graphically presents": 0.0014208435391350944, "however increases": 0.0012236883289734016, "is required this": 0.0011445468458217791, "corresponding uniprocessor system": 0.0014938492361881133, "normalized execution time": 0.005496906017991521, "opportunities to overlap": 0.0014938492361881133, "system our results": 0.001296702040859785, "a 2": 0.0005367097642257601, "drops in ilp": 0.0014938492361881133, "a 1": 0.0005606875171917378, "ibm partnership award": 0.0013694745610305906, "introduction shared memory": 0.0013694745610305906, "retire rate": 0.002841687078270189, "the improvements": 0.000770905950507449, "our ilp multiprocessor": 0.0014938492361881133, "lu are also": 0.0014938492361881133, "instruction that could": 0.0014938492361881133, "shared memory simulators": 0.0014938492361881133, "ffl the memory": 0.0014938492361881133, "advances": 0.0003746210485674756, "prefetches speculative prefetches": 0.0014938492361881133, "multiple load": 0.006482347451392846, "can also": 0.0003844115030190148, "of exploiting instruction": 0.0014938492361881133, "luopt 256x256": 0.0014208435391350944, "time lu memory": 0.0014938492361881133, "that make software": 0.0014938492361881133, "on simple and": 0.0014938492361881133, "prefetched data to": 0.0013694745610305906, "include identical": 0.0014208435391350944, "see a": 0.0020212126596564906, "advanced": 0.000255973765980867, "processors in shared": 0.001296702040859785, "2001 christopher j": 0.0014938492361881133, "remote memory 140": 0.0014938492361881133, "59": 0.0009935158067753338, "1 system parameters": 0.0012450565121198878, "algorithm in": 0.00030454201197862364, "54": 0.0002867203165166221, "radix figure": 0.0014208435391350944, "systems ilp based": 0.0014938492361881133, "of the latency": 0.0009649169779681393, "stall cycles at": 0.0014938492361881133, "specific": -0.00014203848459756535, "assign stall": 0.0014208435391350944, "to the best": 0.0006510200825850155, "assume that": 0.00010788485757180017, "duato owner": 0.0014208435391350944, "processors have": 0.000770905950507449, "this assumption": 0.00042750173131680307, "chen server based": 0.0013694745610305906, "of simple and": 0.0012049873892419176, "multiprocessor than": 0.0014208435391350944, "fft that": 0.0014208435391350944, "related latencies in": 0.0014938492361881133, "for system": 0.0014177625234758746, "sarita v": 0.002447376657946803, "successfully": 0.00025514227977401307, "by the applications": 0.0012049873892419176, "push architecture for": 0.0013694745610305906, "show that shared": 0.0014938492361881133, "ilp78 2": 0.0014208435391350944, "study five": 0.0012964694902785692, "memory ilp speedup": 0.010456944653316792, "adaptive and": 0.0008280699999863234, "c performance": 0.0011720303570684468, "not prefetched or": 0.0014938492361881133, "in addressing": 0.0020525449008566557, "by mowry": 0.0012964694902785692, "execution time of": 0.0012628385340935405, "in the memory": 0.0007864089843301016, "implemented in": 0.0007781049253393551, "or reduce memory": 0.0029876984723762267, "execution time on": 0.002954864388511579, "average memory stall": 0.0014938492361881133, "or by bringing": 0.0014938492361881133, "speedup the cpu": 0.0014938492361881133, "allocate": 0.00044221167595048376, "identically for both": 0.0014938492361881133, "n on the": 0.0008825077893862107, "may be": 0.00023689661375806982, "evaluations we": 0.0011720303570684468, "execution times we": 0.0012049873892419176, "systems have identical": 0.0014938492361881133, "molecules fig": 0.0014208435391350944, "experiments reported": 0.0007758855324270612, "can be overlapped": 0.003099743500784419, "write allocate write": 0.0014938492361881133, "order scheduling": 0.005185877961114277, "ieee conference on": 0.0007367609844407976, "memory multiprocessor using": 0.0013694745610305906, "so does": 0.0007197368277238234, "of order scheduling": 0.004108423683091772, "remote latencies the": 0.0014938492361881133, "ple": 0.0016670603214759404, "simple for most": 0.0014938492361881133, "mowry et al": 0.001296702040859785, "architectural": 0.00037329917936497687, "performance and generally": 0.0014938492361881133, "deficiencies are caused": 0.0014938492361881133, "owner prediction": 0.0014208435391350944, "in improving data": 0.0014938492361881133, "speculation or": 0.0012236883289734016, "are limited": 0.0006857675591619254, "therefore focus": 0.001131946701784956, "prefetching evaluation": 0.0012964694902785692, "significant reductions in": 0.001099381203598304, "store misses the": 0.0014938492361881133, "ilp processors stress": 0.0014938492361881133, "to the busy": 0.0014938492361881133, "sensitive to increases": 0.0014938492361881133, "loads c": 0.0012236883289734016, "ensure": 8.744902390983262e-05, "than lu": 0.0025929389805571385, "have access": 0.0007197368277238234, "time the difference": 0.0014938492361881133, "factors enough": 0.0014208435391350944, "thereby positively or": 0.0014938492361881133, "from contention": 0.0012964694902785692, "considerations": 0.0003020152807256981, "these instructions with": 0.0014938492361881133, "our appli cations": 0.0014938492361881133, "mshr occupancy for": 0.0014938492361881133, "the same cache": 0.0009015374174396583, "load misses": 0.030001258603020844, "bound": -0.0002643641600466803, "prefetched or that": 0.0014938492361881133, "summarizes the": 0.0005174014118500414, "system software": 0.000934269396133684, "november 16 2002": 0.001063299596966407, "at all resources": 0.0014938492361881133, "and no": 0.00036431713100672084, "prefetch is over": 0.0014938492361881133, "ilp than in": 0.0029876984723762267, "ilp speedup if": 0.0014938492361881133, "that can potentially": 0.0011722405867289074, "ilp by 3": 0.0014938492361881133, "in this paper": 0.0005187203965140014, "reducing techniques for": 0.0014938492361881133, "prefetching less successful": 0.0014938492361881133, "design alternatives": 0.001131946701784956, "to make prefetching": 0.0013694745610305906, "multiprocessors": 0.00944037759728001, "speedup is the": 0.0014938492361881133, "the splash suite": 0.00259340408171957, "of lu": 0.0027678891319616182, "to prefetch may": 0.0014938492361881133, "d applications figure": 0.0014938492361881133, "fftopt appears": 0.0014208435391350944, "architecture for multi": 0.0011445468458217791, "way": -0.0006535883549918625, "loads and no": 0.0014938492361881133, "processors most": 0.0010714735215364589, "a hardware": 0.0006517655629891588, "6 figure": 0.000743558732735435, "sizes of our": 0.0013694745610305906, "journal of": 0.00041088297019013374, "misses than the": 0.001296702040859785, "radix almost": 0.0014208435391350944, "deficiencies are": 0.002841687078270189, "system latency": 0.0012964694902785692, "ilp in three": 0.0014938492361881133, "bottlenecks": 0.0006490741586205819, "shows a": 0.00036305268373328705, "exploiting instruction": 0.00104746084242708, "network 2d": 0.0014208435391350944, "correct path": 0.0012236883289734016, "miss at": 0.0011720303570684468, "system compiler": 0.0012236883289734016, "we removed this": 0.0014938492361881133, "decrease it ffl": 0.0014938492361881133, "are scheduled": 0.0007053989196668184, "removed": 0.0001887679727760422, "comparing the simple": 0.0013694745610305906, "completely hidden": 0.0011720303570684468, "the distance between": 0.0005960961148327253, "are difficult to": 0.0007726894748092614, "versions": 0.00034568958347565087, "simple system both": 0.0014938492361881133, "sees a larger": 0.0014938492361881133, "ilp techniques affect": 0.0014938492361881133, "maximum": -7.487128453885478e-05, "4 fft and": 0.0014938492361881133, "applications can be": 0.0009154292893709361, "multiproces sors": 0.0010262724504283278, "features integrated within": 0.0014938492361881133, "memory references": 0.0007235008318063837, "or other caches": 0.0014938492361881133, "improvements from": 0.00209492168485416, "memory 45": 0.0014208435391350944, "speedup the number": 0.0014938492361881133, "that make": 0.0005606990692010783, "never has more": 0.001296702040859785, "be implemented": 0.00040667465372634177, "network parameters mshrs": 0.0014938492361881133, "processors 2 7": 0.0014938492361881133, "memory systems 6": 0.0013694745610305906, "the inherent": 0.0014039608185675966, "computing": -0.00019148810345979227, "clustering optimization": 0.0014208435391350944, "interact with": 0.0006274658742597149, "status holding registers": 0.0014938492361881133, "these applications how": 0.0014938492361881133, "size lu": 0.0014208435391350944, "advances in uniprocessor": 0.0014938492361881133, "this work is": 0.0005848172961415102, "but with load": 0.0014938492361881133, "simulations": 0.00026442224669952, "closer to each": 0.001296702040859785, "significant overlap": 0.0011720303570684468, "performance and": 0.0009029913442621606, "the ilp multiprocessor": 0.0014938492361881133, "issues that": 0.000676673538687699, "of load miss": 0.0014938492361881133, "to enable": 0.0005378697097433159, "other so that": 0.0011445468458217791, "no": -0.001742972356888086, "time are": 0.0006737375532188302, "the most important": 0.0011696345922830205, "1 we": 0.0001800937238516921, "when": -0.001995227334558302, "be generally": 0.001920127449294741, "that compared": 0.002014623779650851, "holding": 0.00042658619106199306, "papers": 0.00027668765472655326, "10 rsim is": 0.0014938492361881133, "ns": 0.0005199190268963761, "in sections": 0.0005012100185129878, "stockbridge vaughan": 0.0014208435391350944, "node": 0.00015191480244355088, "both load": 0.0012236883289734016, "increase from": 0.0009467079011321123, "driven simulator that": 0.0014938492361881133, "effective section": 0.0012964694902785692, "to the effectiveness": 0.00259340408171957, "preceding": 0.0002857928390826018, "modifications to the": 0.0007422849786151256, "rohit jain": 0.0014208435391350944, "hurt ilp we": 0.0014938492361881133, "025 sarita adve": 0.0014938492361881133, "numa shared": 0.0012236883289734016, "sees 2": 0.0014208435391350944, "for the application": 0.0008173650514535082, "and quadrupled": 0.0014208435391350944, "sees 1": 0.0014208435391350944, "to improve": 0.0006011941488281107, "cycles cache": 0.001131946701784956, "prefetching b": 0.0011720303570684468, "evaluation of fine": 0.0014938492361881133, "prefetching a": 0.0010714735215364589, "are sensitive": 0.0009013757356933457, "that incur": 0.0012236883289734016, "longer": 0.00024989041233816134, "in the l1": 0.002160878060255079, "memory component": 0.002841687078270189, "in the l2": 0.0011205516212663127, "2 5x fewer": 0.0014938492361881133, "optimization of software": 0.002738949122061181, "together": -0.00010794550589679994, "both preceding": 0.0012964694902785692, "features of ilp": 0.0029876984723762267, "ilp speedup ffl": 0.0014938492361881133, "since store": 0.0012236883289734016, "factor increases the": 0.0014938492361881133, "processors while": 0.0009013757356933457, "ilp28": 0.0012962370230936529, "dichotomy between": 0.001131946701784956, "scheduling speed up": 0.0014938492361881133, "that are specific": 0.0013694745610305906, "of lu and": 0.0012450565121198878, "except lu see": 0.0014938492361881133, "luopt the contention": 0.0014938492361881133, "before their": 0.001920127449294741, "ilp the average": 0.0014938492361881133, "and v": 0.00033965733581542575, "g 5": 0.0007088812617379373, "prefetch distance for": 0.0014938492361881133, "global": 3.231058947133604e-05, "alternatives": 0.00036937842134171316, "focus": 0.00016172453415563593, "luopt with prefetching": 0.0014938492361881133, "with which": 0.0004840050681702428, "assumes that locality": 0.0014938492361881133, "and one": 0.00030059707441405537, "computation": -0.0005588653648567139, "of remote": 0.0008570881443887248, "displaying": 0.0006162781892430305, "and c": 0.00023010487058669954, "on shared": 0.0007393697730918806, "increase from resource": 0.0014938492361881133, "lu with prefetching": 0.0029876984723762267, "has blocking loads": 0.0014938492361881133, "previous section shows": 0.0011722405867289074, "alus 2": 0.0014208435391350944, "our key": 0.0010262724504283278, "journal of parallel": 0.0006476093059888828, "environment": 9.298235722936043e-05, "prefetching b factors": 0.0014938492361881133, "intel corporation": 0.0009116919201724152, "the need for": 0.0004985257675176358, "least n mshrs": 0.0014938492361881133, "and loop interchange": 0.0012450565121198878, "sections iii": 0.0010714735215364589, "that include": 0.001470546894762452, "memory stall component": 0.00448154770856434, "or that incur": 0.0014938492361881133, "of caches a": 0.0013694745610305906, "private memory references": 0.0014938492361881133, "uses previous": 0.0014208435391350944, "load misses are": 0.0013694745610305906, "j hughes": 0.002447376657946803, "processors this section": 0.0013694745610305906, "microprocessors": 0.0016534455559677262, "aggressive mesi versus": 0.0014938492361881133, "chip multiprocessor an": 0.0014938492361881133, "uses simple processors": 0.0014938492361881133, "misses can be": 0.0011205516212663127, "latency is": 0.0006708467339800083, "invalidated or": 0.0012964694902785692, "benefit for our": 0.0014938492361881133, "these modifications achieved": 0.0014938492361881133, "occurs because the": 0.001063299596966407, "aggressively": 0.0006887761355520396, "l2 cache latency": 0.0013694745610305906, "latency results": 0.0014208435391350944, "potentially be implemented": 0.0014938492361881133, "from two": 0.000552791390047809, "level": -0.0005492460923076327, "invalidation or replacement": 0.0014938492361881133, "latency tolerating techniques": 0.0014938492361881133, "and parallel efficiencies": 0.002738949122061181, "in simple second": 0.0014938492361881133, "reasonable since all": 0.0014938492361881133, "65536 points": 0.0014208435391350944, "p": -0.00377788643230879, "because of speculation": 0.0014938492361881133, "efficiency than the": 0.0013694745610305906, "show that": 0.0003575878091081084, "key compiler optimization": 0.0014938492361881133, "provides the ilp": 0.0014938492361881133, "performance parallel": 0.0009226297106538729, "thus it sees": 0.0014938492361881133, "256x256 matrix block": 0.0014938492361881133, "miss latency increases": 0.0013694745610305906, "slower": 0.0003629875855292825, "together within the": 0.0014938492361881133, "negative interaction with": 0.0014938492361881133, "time contributes a": 0.0014938492361881133, "4 impact": 0.001131946701784956, "occupied by load": 0.0014938492361881133, "to determine": 0.0001861009818669017, "component in": 0.0006229575745559101, "impact multiprocessor per": 0.0014938492361881133, "component is": 0.0005689396140530372, "contribute to an": 0.0013694745610305906, "luopt can": 0.002841687078270189, "ilp processors rsim": 0.0014938492361881133, "stall component of": 0.0014938492361881133, "communication that reduce": 0.0014938492361881133, "applications to increase": 0.0014938492361881133, "port": 0.0004404180363923813, "performance than lu": 0.0014938492361881133, "x axis": 0.0006121315853978354, "b introduction shared": 0.0013694745610305906, "a greater fraction": 0.0013694745610305906, "than on": 0.0006163887125911731, "the memory": 0.0030586764463440413, "appear": 6.776621822220662e-05, "fraction of total": 0.0024901130242397755, "time due to": 0.0008949704568537753, "in simple the": 0.0014938492361881133, "fftopt are versions": 0.0014938492361881133, "efficiency 3": 0.0011720303570684468, "if the": 2.342542726274466e-05, "uniform": 0.0001242867456625328, "were chosen": 0.0006441433435937973, "analyzes the interaction": 0.0014938492361881133, "in cache coherent": 0.0014938492361881133, "shared": 0.003423414066363199, "commensurate": 0.0008492376633305533, "time cpu data": 0.0014938492361881133, "too many instructions": 0.0014938492361881133, "the corresponding": 0.00026334024885332156, "interaction with": 0.0006142483137525709, "vs average of": 0.0014938492361881133, "prefetch thereby": 0.0014208435391350944, "network each node": 0.0011205516212663127, "vs average": 0.002841687078270189, "29 in": 0.0008151232588750414, "to that": 0.0002366735752800337, "the first instruction": 0.0011205516212663127, "that the ilp": 0.0013694745610305906, "in their": 0.00030206944415480964, "methodology described by": 0.0013694745610305906, "water": 0.005328454309227249, "results figure graphically": 0.0014938492361881133, "cpu fig": 0.0014208435391350944, "the correct": 0.00038005413743352767, "latency the latency": 0.0014938492361881133, "the code that": 0.0009015374174396583, "limited benefits are": 0.0014938492361881133, "with prefetching": 0.006428841129218752, "applications using detailed": 0.0014938492361881133, "appears": 5.128051909160364e-05, "change": -0.00027784216078527457, "current ilp": 0.002841687078270189, "2 41x": 0.0014208435391350944, "significant overlap of": 0.0014938492361881133, "including luopt": 0.0014208435391350944, "significant reductions": 0.0010073118898254255, "demand accesses": 0.005683374156540378, "commodity microprocessors": 0.002841687078270189, "the art processors": 0.0029876984723762267, "high memory ilp": 0.0014938492361881133, "application to": 0.0003827850758172519, "dynamic instructions": 0.0010714735215364589, "art ilp processors": 0.0029876984723762267, "models for shared": 0.001296702040859785, "retired": 0.0017643826163988255, "mainly due to": 0.000844583996376316, "caches a": 0.0008570881443887248, "least n": 0.0007197368277238234, "s l1 mshr": 0.0014938492361881133, "trends b factors": 0.0014938492361881133, "results for each": 0.0009154292893709361, "we illustrate the": 0.0007021063250522797, "resulting in the": 0.0008350537182533475, "can either": 0.000676673538687699, "make software prefetching": 0.0014938492361881133, "provides better performance": 0.0012450565121198878, "techniques on performance": 0.0014938492361881133, "load clustered together": 0.0014938492361881133, "features than the": 0.0014938492361881133, "will be shaped": 0.0014938492361881133, "cycle instruction": 0.0014208435391350944, "multiprocessors software controlled": 0.0014938492361881133, "more contention and": 0.0014938492361881133, "with up to": 0.000854639096035357, "plications the ilp": 0.0014938492361881133, "more frequent memory": 0.0029876984723762267, "shared memory and": 0.0009468777142085484, "longer latencies from": 0.0014938492361881133, "the longer remote": 0.0014938492361881133, "only luopt": 0.0014208435391350944, "coalesce": 0.0008492376633305533, "compilers deficiencies in": 0.0014938492361881133, "first two are": 0.001099381203598304, "thus for": 0.0004611207243203091, "msi": 0.0010989869481908814, "memory": 0.006099362392912615, "contentionless latencies in": 0.0014938492361881133, "shown in section": 0.0007211123703603288, "cessors to model": 0.0014938492361881133, "its effect": 0.0008280699999863234, "sloan research fellowship": 0.001296702040859785, "use of software": 0.0012049873892419176, "levels of instruction": 0.0012450565121198878, "attributed largely": 0.0014208435391350944, "adve": 0.0032353304690814775, "ple ple mp3d": 0.0014938492361881133, "cache coherence": 0.0007972719003162888, "hide its latency": 0.0014938492361881133, "resources resulting": 0.0012236883289734016, "our applications see": 0.0029876984723762267, "number of cache": 0.0008765825586364599, "time consequently": 0.0010262724504283278, "corporation the national": 0.0014938492361881133, "l1 cache conflicts": 0.0014938492361881133, "providing any benefits": 0.0014938492361881133, "system than": 0.0021983680810834095, "the cpu component": 0.0029876984723762267, "system does": 0.0007613330510497848, "cases": -0.0007216805659828262, "the data memory": 0.0011445468458217791, "latency can normally": 0.0014938492361881133, "by the processor": 0.0009304727902853372, "for accelerating cache": 0.0014938492361881133, "as software clustering": 0.0014938492361881133, "ibm": 0.00036047944991586246, "and a generally": 0.0014938492361881133, "initiated communication which": 0.0014938492361881133, "multiprocessors one ilp": 0.0014938492361881133, "a multi processor": 0.0011445468458217791, "applications figure 2": 0.0014938492361881133, "modified": 5.65964048266758e-05, "a reordering": 0.0010262724504283278, "in part": 0.00036054409831075415, "can": -0.02722097748496671, "optimizations for": 0.0007273426669563976, "2 05 ffl": 0.0014938492361881133, "ever software prefetching": 0.0014938492361881133, "results include clustering": 0.0014938492361881133, "include multiple issue": 0.0014938492361881133, "of store": 0.0009600637246473705, "for system resources": 0.0029876984723762267, "processor used the": 0.0014938492361881133, "miss slowdown": 0.0014208435391350944, "for detailed": 0.0009116919201724152, "figure": -0.006121269445587623, "attribute": 0.0003719848510099565, "chip": 0.0004058390496397282, "the performance": 0.0015630650647376837, "the causes": 0.0009013757356933457, "or increased": 0.001131946701784956, "ilp with a": 0.0014938492361881133, "distance between": 0.00044592498960187256, "system with n": 0.0010804390301275394, "and mp3d": 0.0012236883289734016, "with simple": 0.0007235008318063837, "processor models include": 0.0014938492361881133, "on multiprocessor": 0.004950768665142464, "too many": 0.0005828952578067033, "insert prefetches": 0.0012236883289734016, "international symposium on": 0.000577647375924679, "better simulated": 0.0014208435391350944, "to suggest any": 0.0014938492361881133, "mp3d 43 43": 0.0014938492361881133, "a cc numa": 0.001296702040859785, "on shared memory": 0.0008886324227643774, "blocking and": 0.000873534026459766, "applications can": 0.0007522323131148069, "latency thus leading": 0.0014938492361881133, "either help or": 0.0014938492361881133, "discussion": 3.6382555477378103e-06, "a sparc": 0.0008570881443887248, "that allow": 0.0005902685474969691, "instructions we use": 0.0014938492361881133, "1": 0, "be overlapped because": 0.0014938492361881133, "v adve rohit": 0.0014938492361881133, "also stalls on": 0.0014938492361881133, "tried varying the": 0.0014938492361881133, "prefetching on": 0.00314238252728124, "to the": 0.0, "enhancements can also": 0.0014938492361881133, "than the corresponding": 0.000839756731642321, "a simple": 0.00013315499410373866, "system with": 0.00042169570609101105, "hinder demand accesses": 0.0014938492361881133, "thus even a": 0.0014938492361881133, "of most": 0.0006416692778706339, "use the data": 0.0010332478335948062, "used in": 0.00021977332100917168, "be attributed largely": 0.0014938492361881133, "the total": 0.0009104283143777915, "applications for": 0.0006100379919974572, "these limitations": 0.0007972719003162888, "accelerating cache": 0.0014208435391350944, "summarizes the effects": 0.0014938492361881133, "the applications": 0.0028197685583576087, "the primary": 0.0004352039569049635, "how ever": 0.0004732886172193792, "as well": 0.00010279111051090467, "the first two": 0.0005140644954629081, "branches": 0.0007361722540214682, "commodity": 0.0014954211857370345, "prefetching re": 0.0014208435391350944, "16 and": 0.0004851080680933017, "benefits in": 0.0018934158022642245, "ilp this": 0.0012236883289734016, "ilp we": 0.002447376657946803, "only fftopt appears": 0.0014938492361881133, "from 7": 0.000803031441216498, "the two systems": 0.000908350588733887, "memory latency than": 0.002738949122061181, "from 2": 0.0004976508002148783, "cache too": 0.0014208435391350944, "from 1": 0.0004360770782172101, "in a multiprocessor": 0.0010199114554288679, "system in": 0.00038005413743352767, "simulations we assume": 0.0014938492361881133, "specific issues": 0.001131946701784956, "in the": 0.0, "their purpose but": 0.0014938492361881133, "since prefetching in": 0.0014938492361881133, "than other": 0.0007235008318063837, "is higher": 0.0006229575745559101, "latency reducing techniques": 0.0013694745610305906, "mainly": 0.0002518396630825232, "code transformations": 0.0010073118898254255, "a larger portion": 0.0012049873892419176, "requests to the": 0.0009227952047723757, "in simple processor": 0.0014938492361881133, "not only": 0.0002830800514551889, "time this": 0.0004775085773001171, "processor we assume": 0.0012049873892419176, "be able": 0.00029622888742120894, "ieee": 8.564090660161703e-05, "ular": 0.0007757464100436244, "the other hand": 0.0002711698688676801, "ilp speedup the": 0.00448154770856434, "64 byte": 0.002014623779650851, "systems with": 0.0008936866107962873, "uniprocessor also": 0.0014208435391350944, "difference arises": 0.001131946701784956, "time with": 0.0010588569060397234, "ple mp3d": 0.0014208435391350944, "than the": 0.00043732353510144947, "time component figure": 0.0014938492361881133, "each prefetch is": 0.0014938492361881133, "window": 0.0021559190388238, "latency from contention": 0.0014938492361881133, "two applications": 0.0008214821934209966, "lack of": 0.0004225156698809916, "substantially reduce cpu": 0.0014938492361881133, "mshrs": 0.010472730244528237, "ilp multiprocessor mainly": 0.0014938492361881133, "also find": 0.000934269396133684, "non": -0.0030534317327999805, "a high": 0.0006429717127835001, "43 78 59": 0.0014938492361881133, "so only": 0.0008280699999863234, "multiprocessors built": 0.0025929389805571385, "in previous": 0.001102494723294119, "as software": 0.0009744838600348351, "shaped primarily by": 0.0014938492361881133, "haifa israel": 0.0008823495204139393, "for example the": 0.00033092282044514204, "simple system relative": 0.0014938492361881133, "because the latencies": 0.0014938492361881133, "also modified": 0.0011720303570684468, "plications current commodity": 0.0014938492361881133, "identically": 0.00045521127572845316, "not": 0, "shown is the": 0.001099381203598304, "insufficient and": 0.0012964694902785692, "similar performance so": 0.0014938492361881133, "1 vi": 0.0011720303570684468, "for software controlled": 0.001296702040859785, "term": -6.757328115185576e-06, "fellowship this": 0.0014208435391350944, "most important components": 0.0014938492361881133, "slowdown in the": 0.0012450565121198878, "water for two": 0.0014938492361881133, "processor pipelines": 0.0012236883289734016, "software prefetching improves": 0.0014938492361881133, "compare two": 0.0008651256371036726, "to overlap multiple": 0.00448154770856434, "speedup will": 0.0012964694902785692, "6 a provides": 0.0014938492361881133, "for ilp multipro": 0.0014938492361881133, "hand with one": 0.0014938492361881133, "resulting in these": 0.0014938492361881133, "45 cycles": 0.0012964694902785692, "achieved their": 0.0012964694902785692, "however have assumed": 0.0014938492361881133, "driven simulator": 0.0009013757356933457, "radix has": 0.0014208435391350944, "instruction cache this": 0.0014938492361881133, "most prefetches": 0.0014208435391350944, "section analyzes the": 0.001296702040859785, "a configuration with": 0.001063299596966407, "of memory consistency": 0.0013694745610305906, "the cpu": 0.001793803324067111, "can see longer": 0.0014938492361881133, "use of": 0.0002214659175580483, "memory system performance": 0.004190594911119927, "cycles nodes in": 0.0014938492361881133, "ex": 0.0005809249461364159, "the out of": 0.0010332478335948062, "limited in their": 0.001296702040859785, "applications how ever": 0.0014938492361881133, "et": 5.9384889004354025e-05, "6 c extends": 0.0014938492361881133, "because of the": 0.0003823962187104905, "shown": -0.0021163141858108214, "clustered together in": 0.0014938492361881133, "64 bits": 0.0009467079011321123, "30x memory": 0.0014208435391350944, "factors": 0.0010462132198290573, "the key": 0.001316129493504368, "p 641 652": 0.001296702040859785, "access time bus": 0.0014938492361881133, "increase": -2.5467788834164803e-05, "instruction level": 0.0028497196623821874, "54 in": 0.0012236883289734016, "relative to that": 0.0010199114554288679, "1 12 november": 0.0012450565121198878, "an application": 0.00037870082859379383, "7 to 72": 0.0014938492361881133, "shows": -0.00379409503348107, "above analysis": 0.0007660573930209874, "caches use": 0.0014208435391350944, "as ilp": 0.002841687078270189, "can improve the": 0.001495957659705012, "prefetching algorithms that": 0.0013694745610305906, "a significant latency": 0.0014938492361881133, "however while": 0.0009013757356933457, "entire load miss": 0.0014938492361881133, "architecture for": 0.0004930001033930858, "applications remain largely": 0.0029876984723762267, "that for": 0.00026215477350889253, "overlapped part in": 0.0014938492361881133, "non blocking loads": 0.0038901061225793555, "latency the": 0.0008151232588750414, "prefetching for linked": 0.0012450565121198878, "12 november 16": 0.0013694745610305906, "programs characterization": 0.0010714735215364589, "each application rather": 0.0014938492361881133, "invalidating or replacing": 0.0014938492361881133, "use the term": 0.0007186277849298874, "systems normalized to": 0.0029876984723762267, "system to address": 0.0013694745610305906, "in shared memory": 0.003606149669758633, "units 2": 0.0010714735215364589, "the primary working": 0.0014938492361881133, "time the": 0.0004867688645490785, "the total ilp": 0.0014938492361881133, "0 2 56x": 0.0014938492361881133, "see why": 0.0007758855324270612, "the ilp system": 0.02602001665958122, "512": 0.0004282672375112853, "reasons first": 0.0006368158946506349, "times we": 0.0006708467339800083, "lu and fft": 0.0029876984723762267, "2 94 to": 0.0014938492361881133, "origin": 0.00034131683992096626, "applications figure": 0.00104746084242708, "average 14 14": 0.0014938492361881133, "features of": 0.0008450313397619832, "misses thus for": 0.0014938492361881133, "loop interchange": 0.00209492168485416, "portion of total": 0.0014938492361881133, "previous generation simple": 0.0014938492361881133, "less time": 0.0007862679497202865, "2 figure 1": 0.0010332478335948062, "luopt only luopt": 0.0014938492361881133, "contention result in": 0.0014938492361881133, "processor environments journal": 0.0013694745610305906, "6 b shows": 0.0011205516212663127, "and with the": 0.0014523668774745738, "directory controller": 0.0012964694902785692, "ilp is the": 0.0014938492361881133, "parallel efficiency figure": 0.0014938492361881133, "bound on the": 0.00044057603389422605, "size": -0.0007098934135349478, "mp3d memory": 0.0014208435391350944, "to the time": 0.0007043787655465286, "ilp techniques however": 0.0014938492361881133, "while ilp": 0.002841687078270189, "8 nodes b": 0.0014938492361881133, "and multiprocessor configuration": 0.0014938492361881133, "xian he sun": 0.0012450565121198878, "of a reordering": 0.0014938492361881133, "254 265": 0.0014208435391350944, "system s l1": 0.0014938492361881133, "reducing memory stall": 0.005975396944752453, "per cycle instruction": 0.0014938492361881133, "ist we": 0.0012964694902785692, "and generally": 0.0008916139019254566, "functional units": 0.0006888996606839536, "since we": 0.00027273534349864497, "convention": 0.00039254058670860957, "specific technique discussed": 0.0014938492361881133, "systems such as": 0.0006954503581036242, "because of increased": 0.0013694745610305906, "axis this": 0.0010714735215364589, "component becomes": 0.0012964694902785692, "by state of": 0.001296702040859785, "caches use a": 0.0014938492361881133, "high performance": 0.0004176416556651924, "a multiprocessor": 0.0006517655629891588, "that": 0, "sets used in": 0.0011445468458217791, "the multiprocessor system": 0.002409974778483835, "controlled data prefetching": 0.0012450565121198878, "ilp system sees": 0.0029876984723762267, "memory hierarchy and": 0.0024901130242397755, "9617383": 0.0012962370230936529, "conflicts resulting in": 0.0014938492361881133, "extends the data": 0.0014938492361881133, "indicates the additional": 0.0013694745610305906, "but typically": 0.0010073118898254255, "to cluster": 0.0008420033877309686, "sees 1 load": 0.0014938492361881133, "than": -0.020045735240537352, "to completely hide": 0.0014938492361881133, "tr ctr": 0.0002670538991537122, "wide": 0.0001213711062736534, "the cache ilp": 0.0014938492361881133, "two systems have": 0.0014938492361881133, "causes for": 0.00314238252728124, "2 fpus 2": 0.0014938492361881133, "but with": 0.00045433715858131266, "accesses": 0.00369191750868164, "improve overall per": 0.0014938492361881133, "paper clustering of": 0.0014938492361881133, "r": 0, "miss overlap this": 0.0014938492361881133, "l1 miss latency": 0.0014938492361881133, "accessed": 0.0003193136079384741, "there fore": 0.0006826869601453228, "the study the": 0.001296702040859785, "003604 025 sarita": 0.0014938492361881133, "and": 0, "sizes are chosen": 0.0014938492361881133, "the miss latency": 0.0011445468458217791, "time henceforth": 0.0012964694902785692, "load miss can": 0.0014938492361881133, "invalidated": 0.000670726445879958, "three components for": 0.0014938492361881133, "technique for hiding": 0.001296702040859785, "in execution time": 0.0035545296910575097, "the same": 1.1957109134717257e-05, "al 14 the": 0.001296702040859785, "latency through software": 0.0012049873892419176, "to the maximum": 0.0007422849786151256, "multipro cessors to": 0.0014938492361881133, "any": -0.004539545675283601, "total time for": 0.0009227952047723757, "the two": 0.00023199254691478542, "reasons first memory": 0.0014938492361881133, "4 2 and": 0.00072363060774034, "cache these": 0.0010991840405417048, "opportunities for": 0.0006953256360164465, "simple system software": 0.0014938492361881133, "registers mshrs 3": 0.0014938492361881133, "the d execution": 0.0014938492361881133, "with prefetches": 0.0012236883289734016, "prefetches fig 10": 0.0014938492361881133, "prefetched or": 0.0012236883289734016, "radix almost never": 0.0014938492361881133, "after prefetching is": 0.0014938492361881133, "by ilp it": 0.0014938492361881133, "lu water simple": 0.0014938492361881133, "contention figure 6": 0.0014938492361881133, "either help": 0.0014208435391350944, "multiple": -0.0008719332592746065, "points mp3d 50000": 0.0014938492361881133, "with similar multiprocessor": 0.0014938492361881133, "applications this": 0.0007478446873076974, "have multiple": 0.0006826869601453228, "of the processor": 0.0007568623686414541, "performance of": 0.0013218833672090998, "implies that": 0.00023628333480704, "r an": 0.0006679996795996163, "three key": 0.0010073118898254255, "key limitations": 0.0012964694902785692, "successive": 0.0002469537163389318, "shown to effectively": 0.0014938492361881133, "interface directory controller": 0.0014938492361881133, "2 for": 0.00021080694732249021, "assumed a simple": 0.0014938492361881133, "than the simple": 0.0039398191846821045, "simple ilp41": 0.0014208435391350944, "of increased": 0.0007613330510497848, "system are partly": 0.0014938492361881133, "latencies than other": 0.0014938492361881133, "simple ilp44": 0.0014208435391350944, "considered": -0.00015815809726590324, "may 2001 christopher": 0.0014938492361881133, "implications": 0.0003567667533195088, "processor based shared": 0.00448154770856434, "and prefetching only": 0.0014938492361881133, "decode retire rate": 0.0014938492361881133, "stressed in our": 0.0014938492361881133, "prefetching does": 0.0011720303570684468, "al 14": 0.0007972719003162888, "be overlapped": 0.005605616376802103, "typically": 4.176646183976558e-05, "gcc 2": 0.003078817351284983, "the correct path": 0.001296702040859785, "to ilp systems": 0.0014938492361881133, "component figure": 0.0010714735215364589, "is discussed in": 0.0006298736213149813, "to ilp": 0.005185877961114277, "respect except the": 0.0014938492361881133, "and synchronization": 0.0007053989196668184, "to load": 0.0013972467740488203, "the additional latency": 0.0013694745610305906, "radix lu": 0.0014208435391350944, "replacement speculative prefetches": 0.0014938492361881133, "as stall": 0.0025929389805571385, "speculative prefetches in": 0.0014938492361881133, "distributed computing v": 0.0006869289777381825, "enhancements can": 0.0012236883289734016, "14 59": 0.0014208435391350944, "ratio": 0.00041553734416162786, "are specific": 0.0009600637246473705, "per hop flit": 0.0014938492361881133, "is however limited": 0.0014938492361881133, "ple ple": 0.004262530617405283, "also generally sees": 0.0014938492361881133, "before being": 0.0007273426669563976, "september": 0.0001283954527672263, "only": -0.008791895585527051, "execution time radix": 0.0014938492361881133, "3 impact of": 0.0011445468458217791, "ilp techniques improve": 0.0014938492361881133, "can imply a": 0.0014938492361881133, "each component": 0.0005902685474969691, "simple but": 0.0007160475086882355, "reducing techniques such": 0.0014938492361881133, "rsim reference manual": 0.001296702040859785, "in addressing memory": 0.0014938492361881133, "commonly studied": 0.0012236883289734016, "pipelines memory system": 0.0014938492361881133, "is considered": 0.00041130785678457197, "speedup will be": 0.0013694745610305906, "of 1 to": 0.0010074925735724792, "than on simple": 0.0014938492361881133, "measured from": 0.0009116919201724152, "that they": 0.00023981335588538693, "the use": 0.00036483731871067023, "prefetches fig": 0.0012964694902785692, "cannot": -0.00019422853896620634, "improvements vary": 0.0014208435391350944, "we compare": 0.000836892895454494, "results motivate prefetching": 0.0014938492361881133, "and generally poorer": 0.0014938492361881133, "simulation of private": 0.0014938492361881133, "ilp since prefetching": 0.0014938492361881133, "number of mshrs": 0.0014938492361881133, "achieves significant execution": 0.0014938492361881133, "a compiler": 0.0011919784218767733, "these optimizations is": 0.0012450565121198878, "being replaced": 0.0009744838600348351, "multiprocessors they": 0.0012236883289734016, "to lu on": 0.0014938492361881133, "ad ditionally": 0.00104746084242708, "since memory ilp": 0.0014938492361881133, "most prefetches issued": 0.0014938492361881133, "parameters status holding": 0.0014938492361881133, "at any": 0.00033965733581542575, "server based": 0.0009744838600348351, "the reasons": 0.0006517655629891588, "from current": 0.0010991840405417048, "system than in": 0.0029876984723762267, "applications see": 0.0028028081884010517, "greater memory": 0.0012964694902785692, "time water memory": 0.0014938492361881133, "of these applications": 0.0008886324227643774, "because load": 0.0025929389805571385, "full simulation of": 0.0014938492361881133, "and or because": 0.0014938492361881133, "all resources": 0.0010262724504283278, "without providing any": 0.0014938492361881133, "simple ilp28": 0.0014208435391350944, "9 2": 0.0006100379919974572, "to characterize": 0.0005723357826506245, "based system": 0.0007478446873076974, "simple two factors": 0.0014938492361881133, "effective technique": 0.0008151232588750414, "accesses by invalidating": 0.0014938492361881133, "load misses can": 0.0014938492361881133, "the contention related": 0.0014938492361881133, "ffl load": 0.0012236883289734016, "the input sizes": 0.001296702040859785, "previous simple processor": 0.0014938492361881133, "of total time": 0.0012049873892419176, "subsequent": 0.00015440898544003497, "reduces the computation": 0.0012450565121198878, "ieee international symposium": 0.0008091227814379999, "rather than": 0.00042595400813651575, "it does not": 0.00038057528051865406, "for three": 0.0005437037433711834, "mesh network": 0.0010714735215364589, "3": 0, "system are": 0.0005865467852226974, "issue in order": 0.00259340408171957, "can be speculatively": 0.001296702040859785, "between": -0.0038059270975277374, "6 section": 0.0008493899656374634, "multi processor microprocessor": 0.0014938492361881133, "arrival": 0.0004013173422015928, "of our applications": 0.006723309727597876, "back policy": 0.0012236883289734016, "contention and greater": 0.0014938492361881133, "systems splash stanford": 0.0014938492361881133, "29x simple": 0.0014208435391350944, "cations most prefetches": 0.0014938492361881133, "instruction window targeting": 0.0014938492361881133, "lines in": 0.0005706303000695573, "analyzes": 0.0015838832593687143, "for contention figure": 0.0014938492361881133, "are chosen": 0.00047224694907093106, "increase is that": 0.0014938492361881133, "time and memory": 0.0026125321981607477, "memory systems since": 0.001296702040859785, "rohit jain chanik": 0.0014938492361881133, "assume single cycle": 0.0014938492361881133, "with which each": 0.0012450565121198878, "is defined": 0.00018408801300245453, "are the two": 0.0009015374174396583, "to account": 0.0005574976435826051, "duces": 0.001171820202799652, "increases contention": 0.0012964694902785692, "94 to": 0.0012236883289734016, "12 water": 0.0012964694902785692, "parallel and": 0.00040744011945933274, "mshrs 64 byte": 0.0029876984723762267, "gonzlez jos m": 0.0014938492361881133, "a needed": 0.0012964694902785692, "more detailed data": 0.0014938492361881133, "replacement speculative": 0.0014208435391350944, "in previous generation": 0.002738949122061181, "by mowry et": 0.0014938492361881133, "find that compared": 0.0014938492361881133, "the case": 7.760307578112265e-05, "reduction in many": 0.0014938492361881133, "comes": 0.00023121265427667606, "up computation": 0.0010991840405417048, "the additional": 0.0003793764812262981, "for most": 0.001791062487399572, "characterization": 0.00026016714182426886, "additional latency thus": 0.0014938492361881133, "aggressive mesi": 0.0014208435391350944, "both simple and": 0.0011205516212663127, "understand how": 0.000743558732735435, "62": 0.00021475761006138438, "simulator that": 0.0009226297106538729, "64": 0.0007550718911041688, "65": 0.0006386272158769482, "science and technology": 0.0007287718450918891, "on multiprocessor performance": 0.005477898244122362, "in these lines": 0.0012450565121198878, "by about 10": 0.0012450565121198878, "and integrated data": 0.0014938492361881133, "that models the": 0.0009849547961705261, "which at": 0.00078100352324389, "load miss latency": 0.00259340408171957, "prefetching appear promising": 0.0014938492361881133, "sees a": 0.0027678891319616182, "praful kaul sarita": 0.0014938492361881133, "for architecture": 0.0010714735215364589, "are the": 0.00024099073928293167, "effectiveness of software": 0.0038901061225793555, "1 29 in": 0.0014938492361881133, "each other and": 0.00072363060774034, "increased contention due": 0.0014938492361881133, "example the addition": 0.0014938492361881133, "18 1999": 0.0008823495204139393, "large portion of": 0.0009468777142085484, "for the simple": 0.0017899409137075507, "on effectiveness": 0.0011720303570684468, "time ilp": 0.0014208435391350944, "reducing stall time": 0.0014938492361881133, "too long to": 0.0011722405867289074, "time bus 100": 0.0014938492361881133, "the inherent latency": 0.002738949122061181, "expected latency of": 0.0014938492361881133, "fftopt have similar": 0.0014938492361881133, "to a compiler": 0.0012450565121198878, "with n processors": 0.001099381203598304, "lengths of": 0.0006229575745559101, "on ilp with": 0.0014938492361881133, "that radix": 0.0012964694902785692, "two applications that": 0.001296702040859785, "efficiencies than": 0.0014208435391350944, "target those accesses": 0.0014938492361881133, "prefetching 1": 0.0012236883289734016, "overlapped because of": 0.0014938492361881133, "2002 acm ieee": 0.001063299596966407, "case": -0.0013651290979990389, "identified in": 0.0006857675591619254, "hughes": 0.001462269120999003, "multiprocessors software": 0.0012236883289734016, "the store miss": 0.0014938492361881133, "13 these": 0.0010262724504283278, "since overlapped": 0.0014208435391350944, "these": -0.018890702589538455, "techniques affect the": 0.0014938492361881133, "components of": 0.0006873830643475071, "that miss in": 0.0014938492361881133, "also increase load": 0.0014938492361881133, "thus it": 0.0004233387451315262, "we next investigate": 0.0012450565121198878, "cycles nodes": 0.0014208435391350944, "third may either": 0.0014938492361881133, "latency hiding": 0.003786831604528449, "lodieska stockbridge": 0.0014208435391350944, "moving from": 0.0007972719003162888, "a lodieska stockbridge": 0.0014938492361881133, "lu memory": 0.0014208435391350944, "optimizations to": 0.0008349039596955547, "assumption is reasonable": 0.0011445468458217791, "first part": 0.0005543476422809032, "the higher": 0.00046813184939136426, "resources in the": 0.0010199114554288679, "8 fft fftopt": 0.0014938492361881133, "latency reduction": 0.0021983680810834095, "7 provides the": 0.0014938492361881133, "metric": 0.0002775847029818164, "to further": 0.00048733203429857926, "of misses does": 0.0014938492361881133, "or replaced before": 0.0013694745610305906, "hughes praful kaul": 0.0014938492361881133, "the parallel efficiency": 0.0023444811734578148, "too early speculative": 0.0014938492361881133, "contentionless latencies": 0.0014208435391350944, "is supported": 0.0005336042422725664, "suite 14 and": 0.0014938492361881133, "b and": 0.00027141402074092773, "a network": 0.00044684330539814367, "speedup shows a": 0.0014938492361881133, "r an evaluation": 0.001296702040859785, "detailed data": 0.0023440607141368935, "too late to": 0.0011722405867289074, "of how": 0.0003848550067927149, "based on better": 0.0013694745610305906, "on the correct": 0.0011722405867289074, "system the ilp": 0.0014938492361881133, "to generate": 0.0003095590417340377, "use the following": 0.0005513462400975791, "prediction for": 0.0007613330510497848, "to these techniques": 0.001296702040859785, "despite its reduced": 0.0014938492361881133, "prefetching compared to": 0.0014938492361881133, "efficiency for the": 0.0011445468458217791, "9617383 and the": 0.0014938492361881133, "time component": 0.0011720303570684468, "water memory": 0.0014208435391350944, "prefetching 1 vi": 0.0014938492361881133, "status": 0.0003483237630625341, "e the distance": 0.0011445468458217791, "since overlapped load": 0.0014938492361881133, "access to a": 0.000697642772270825, "cannot overlap its": 0.0014938492361881133, "input size": 0.0008280699999863234, "5x fewer misses": 0.0014938492361881133, "driven": 0.00021475761006138438, "generation units negative": 0.0014938492361881133, "in contrast": 0.000569839233112261, "as ilp techniques": 0.0014938492361881133, "stall and synchronization": 0.0014938492361881133, "the commercial sun": 0.0014938492361881133, "prefetches drops in": 0.0014938492361881133, "11 12 using": 0.0014938492361881133, "instructions before": 0.0011720303570684468, "potentially reduce": 0.0010714735215364589, "and cda": 0.0010073118898254255, "uses state of": 0.0029876984723762267, "b by displaying": 0.0014938492361881133, "environment we use": 0.001296702040859785, "are connected using": 0.0014938492361881133, "formance therefore the": 0.0014938492361881133, "and prefetching": 0.0009116919201724152, "32nd": 0.0006595897410056503, "ccr": 0.0007086473685587237, "all its": 0.00046813184939136426, "without": -0.0028056450336914223, "this l2": 0.0014208435391350944, "components": -2.4949697748191173e-05, "increase in memory": 0.0012049873892419176, "including the": 0.0007324534782569798, "model": -0.0006867561594993323, "2 overlapped": 0.0014208435391350944, "in addition": 0.00015787274454171797, "due to a": 0.0006080760683522924, "cpu speedup fft": 0.0014938492361881133, "to store": 0.0004601380913963563, "d execution time": 0.0014938492361881133, "impact in the": 0.0013694745610305906, "2 overlapped stall": 0.0014938492361881133, "time these": 0.0007862679497202865, "misses below": 0.0012964694902785692, "based four state": 0.0014938492361881133, "bits per": 0.0008349039596955547, "analysis of how": 0.001296702040859785, "total ilp": 0.0014208435391350944, "compilers deficiencies": 0.0014208435391350944, "execution time cpu": 0.00448154770856434, "simple ilp78": 0.0014208435391350944, "exploit ilp features": 0.0014938492361881133, "simple ilp75": 0.0014208435391350944, "speed": 0.00023462987018674482, "cpu ilp speedups": 0.0014938492361881133, "overlapped": 0.007104605745636331, "otherwise conflict when": 0.0014938492361881133, "of the": 0.0, "key trends ffl": 0.0014938492361881133, "comparison the": 0.0006679996795996163, "except": -5.729217123430801e-05, "in ilp thus": 0.0014938492361881133, "its subsequent demand": 0.0014938492361881133, "key results": 0.0010714735215364589, "input sizes were": 0.0014938492361881133, "misses optimizations": 0.0014208435391350944, "analyze the impact": 0.0012049873892419176, "line all multiprocessor": 0.0014938492361881133, "factor that": 0.0007862679497202865, "prefetch algorithm": 0.0011720303570684468, "3 the": 0.0002226083929639144, "scheduled": 0.0007209588998317249, "to expose more": 0.0011445468458217791, "3 to": 0.00038005413743352767, "ilp39 0 2": 0.0014938492361881133, "on parallel": 0.00045243858025455463, "rules": 0.0001562795224571293, "how ever software": 0.0014938492361881133, "section ii": 0.0023276565972811833, "early": 0.0013983992627222125, "corresponding demand": 0.0038894084708357072, "on simple average": 0.0014938492361881133, "used the": 0.0002776344850304143, "schedules": 0.0004316692046457999, "using": -0.00617533915739589, "140 220": 0.0014208435391350944, "execution": 0.0020899677536406792, "applications do not": 0.001099381203598304, "main reasons for": 0.0010199114554288679, "improves by": 0.0009467079011321123, "prefetching pf": 0.0014208435391350944, "ilp system increased": 0.0014938492361881133, "the exposed part": 0.0014938492361881133, "reduces": 7.324463797424788e-05, "of such": 0.0004252287168750291, "system for all": 0.0011722405867289074, "variety of scientific": 0.001296702040859785, "fft and fftopt": 0.0029876984723762267, "benefit": 0.0004670467669480868, "t": 0, "system sees a": 0.0014938492361881133, "we study five": 0.0014938492361881133, "applications i e": 0.0011722405867289074, "of the art": 0.002691558699832862, "remains largely": 0.0012964694902785692, "reduced": -1.4554520392712329e-05, "busy time the": 0.0013694745610305906, "ensure reasonable": 0.0012964694902785692, "this paper": 0.00015849727324208568, "speculative ex ecution": 0.0014938492361881133, "techniques however": 0.0009226297106538729, "simulator": 0.0007310458210114661, "better than lu": 0.0014938492361881133, "has more": 0.0005979344413557038, "for better load": 0.001296702040859785, "late ple": 0.0014208435391350944, "sizes are": 0.0006597080318487288, "motivated by": 0.00048073118015100634, "drops in": 0.0009901537330284928, "order scheduling in": 0.0014938492361881133, "misses for luopt": 0.0014938492361881133, "luopt provides a": 0.0014938492361881133, "sees a greater": 0.0014938492361881133, "speedups for": 0.0008651256371036726, "nodes are": 0.00046610447795252045, "to increase": 0.00041683982303045733, "prefetching our": 0.0012236883289734016, "processor environments": 0.0012964694902785692, "average l1": 0.0014208435391350944, "illustrate our": 0.0007567266329225443, "56x simple ilp34": 0.0014938492361881133, "efficiency for an": 0.0014938492361881133, "but rather": 0.0005322025460163728, "various times": 0.001131946701784956, "the ilp": 0.028844023542187062, "prefetch and its": 0.0014938492361881133, "access to": 0.000393329497726117, "a variety": 0.00035992112121346296, "hardware cache coherent": 0.001296702040859785, "misses in both": 0.0013694745610305906, "provides": -0.0003256362442353632, "parallel efficiencies than": 0.0014938492361881133, "this increase": 0.0008651256371036726, "stall time": 0.02619010913546106, "misses for each": 0.001296702040859785, "because the": 0.0005186273691832062, "those in simple": 0.0014938492361881133, "270 cycles fig": 0.0014938492361881133, "equivalent": -5.022009558303058e-05, "data of figure": 0.0011722405867289074, "not schedule prefetches": 0.0014938492361881133, "is less than": 0.00046923715202288084, "lapped simple also": 0.0014938492361881133, "by too many": 0.0014938492361881133, "the base simple": 0.0014938492361881133, "of load": 0.0042323935180009105, "have access to": 0.0007936725416715286, "often tends": 0.0014208435391350944, "multiprocessor iv interaction": 0.0014938492361881133, "sgi origin": 0.0009744838600348351, "on": 0, "ilp on parallel": 0.0014938492361881133, "less time between": 0.0014938492361881133, "with prefetching luopt": 0.0014938492361881133, "execution time ilp": 0.0014938492361881133, "of": 0, "plications following the": 0.0014938492361881133, "common set of": 0.0010074925735724792, "discussed": -0.00018394769866922762, "processor models the": 0.0014938492361881133, "and stores fig": 0.0014938492361881133, "figure indicates": 0.0010991840405417048, "s execution": 0.0007522323131148069, "is mitigated": 0.0011720303570684468, "the prefetch distance": 0.0024901130242397755, "features integrated": 0.0014208435391350944, "consequently the": 0.0004953121682209079, "because ilp": 0.0014208435391350944, "a provides": 0.0011720303570684468, "processor": 0.00262407033185404, "applications when": 0.0010991840405417048, "limitations to": 0.0009901537330284928, "system software controlled": 0.0014938492361881133, "system is less": 0.0024901130242397755, "communication": 0.00042898533541604287, "of design alternatives": 0.0014938492361881133, "systems and is": 0.0012450565121198878, "misses in the": 0.0018609455805706744, "the data": 0.0006422018772263579, "sees 2 5x": 0.0014938492361881133, "determine": -0.00010136521589565364, "akin to the": 0.001063299596966407, "are already hidden": 0.0014938492361881133, "the ilp speedup": 0.00448154770856434, "b simulation": 0.001131946701784956, "instructions retired": 0.0014208435391350944, "ilp accesses": 0.0014208435391350944, "exploit instruction": 0.0010262724504283278, "include multiple": 0.0021429470430729177, "time fftopt memory": 0.0014938492361881133, "considerations tr ctr": 0.0013694745610305906, "sparc sc 4": 0.0014938492361881133, "assumed": 2.8079917666759113e-05, "there": -0.0007233711024121204, "the ilp load": 0.0014938492361881133, "is 39": 0.0012964694902785692, "hertz": 0.0009743091274079684, "with simple processors": 0.0014938492361881133, "yong chen": 0.0012964694902785692, "software prefetching interacts": 0.0014938492361881133, "2 iii": 0.0010714735215364589, "low": 4.677861948054128e-06, "hide with prefetching": 0.0014938492361881133, "load misses contribute": 0.0014938492361881133, "further investigate": 0.0010262724504283278, "more application dependent": 0.0014938492361881133, "instructions behind which": 0.0014938492361881133, "assumes": 0.00019148810345979227, "iii and v": 0.001296702040859785, "ilp additional": 0.0014208435391350944, "e not": 0.0007160475086882355, "bus 100": 0.0014208435391350944, "byte line": 0.002263893403569912, "of 21": 0.000803031441216498, "the performance of": 0.0020648459674770503, "is similar": 0.00025518803699778894, "ilp processors in": 0.00259340408171957, "overall per": 0.0011720303570684468, "time and increasing": 0.0013694745610305906, "pai sarita": 0.0014208435391350944, "in stall": 0.0012964694902785692, "all multiprocessor": 0.0014208435391350944, "range of 21": 0.0014938492361881133, "prefetching pf indicates": 0.0014938492361881133, "a portion of": 0.0006828094152054384, "the speedup the": 0.0014938492361881133, "this section": 0.00022546848645836246, "ilp41 5": 0.0014208435391350944, "consistently reduce the": 0.0014938492361881133, "speed up": 0.0010933732868268155, "c to": 0.0004840050681702428, "stanford": 0.000548096885425383, "as cpu": 0.001131946701784956, "all applications we": 0.0014938492361881133, "mshrs 3 to": 0.0014938492361881133, "commercial sun sc": 0.0014938492361881133, "the figure indicates": 0.0011722405867289074, "simulation times": 0.0009901537330284928, "in many of": 0.0009384897639873398, "retired that": 0.0014208435391350944, "duato": 0.0009224642758841662, "studies of": 0.0006274658742597149, "make prefetching more": 0.001296702040859785, "uniprocessor configuration": 0.0014208435391350944, "stall time in": 0.008715395584839214, "parameters a": 0.0014470016636127674, "to be an": 0.0005935321779851881, "ilp on l1": 0.0014938492361881133, "being increasingly used": 0.0013694745610305906, "speedup is higher": 0.0014938492361881133, "not contribute": 0.0007916875576361386, "slowdown in radix": 0.0014938492361881133, "affect the": 0.0004120896367003924, "luopt improve": 0.0014208435391350944, "8 resulting": 0.0012964694902785692, "impact of varying": 0.0012049873892419176, "prefetching figure": 0.0011720303570684468, "ilp techniques successfully": 0.0014938492361881133, "window in that": 0.0014938492361881133, "for simple": 0.0006888996606839536, "controlled": 0.0013050657172218323, "of section iv": 0.0012450565121198878, "e acacio jos": 0.0014938492361881133, "multiprocessors all our": 0.0014938492361881133, "in our": 0.00044407403759413454, "scientific and": 0.000873534026459766, "system fig": 0.0010073118898254255, "target those": 0.0014208435391350944, "results reported in": 0.0008949704568537753, "key metric used": 0.0014938492361881133, "and use": 0.0003727079082982949, "fpus": 0.0012962370230936529, "exploit high levels": 0.0014938492361881133, "distance i": 0.0009467079011321123, "in radix in": 0.0014938492361881133, "5": -0.007777422138561916, "network interface directory": 0.0014938492361881133, "sys tem the": 0.0010476487277799817, "late ple ple": 0.0014938492361881133, "distance a": 0.0009013757356933457, "prefetch and the": 0.001296702040859785, "described in section": 0.0004080250847859414, "from ilp": 0.0014208435391350944, "its components": 0.0007522323131148069, "v ii": 0.0010991840405417048, "address the": 0.0004176416556651924, "three factors that": 0.0013694745610305906, "the cpu ilp": 0.0014938492361881133, "early enough": 0.001131946701784956, "replacing needed": 0.0014208435391350944, "total miss latency": 0.0014938492361881133, "d applications": 0.0014208435391350944, "less successful": 0.0023440607141368935, "and stores": 0.0007235008318063837, "includes": 2.7600213223165825e-05, "reduction not": 0.0012236883289734016, "but do": 0.0006708467339800083, "ilp it": 0.0012964694902785692, "non binding prefetching": 0.005975396944752453, "ilp based multiprocessors": 0.00448154770856434, "and store misses": 0.0014938492361881133, "detailed analysis we": 0.0014938492361881133, "outstanding misses and": 0.0014938492361881133, "the first factor": 0.0010199114554288679, "interact with previous": 0.0014938492361881133, "is exposed": 0.0009744838600348351, "because the longer": 0.0014938492361881133, "can imply": 0.0012964694902785692, "thus even": 0.0016561399999726468, "similar and": 0.0007312656821925609, "luopt provides": 0.0014208435391350944, "interchange used": 0.0014208435391350944, "7 2 for": 0.0011205516212663127, "curve": 0.00027490222689094065, "techniques the": 0.0006100379919974572, "prefetching is a": 0.001296702040859785, "many of": 0.0003611687326375454, "the software": 0.0010757394194866319, "performance by initiating": 0.0014938492361881133, "prefetching and or": 0.0014938492361881133, "directory": 0.0017323206674449087, "the average from": 0.001296702040859785, "mshrs are": 0.0012964694902785692, "and significant among": 0.0014938492361881133, "a multiprocessor often": 0.0014938492361881133, "followed the software": 0.0014938492361881133, "all": -0.01944355534640479, "sizememory queue size": 0.0014938492361881133, "woo et": 0.0012964694902785692, "previous generation shared": 0.0014938492361881133, "improve the": 0.0009424789103018414, "lack": 0.00025514227977401307, "reduction of a": 0.0009468777142085484, "curve shows": 0.0012236883289734016, "the ilp speedups": 0.0014938492361881133, "2 3": 0.00013285767216369325, "2 5": 0.0002886366413977942, "2 7": 0.0013108613341474462, "is considered since": 0.0012450565121198878, "key reasons for": 0.0014938492361881133, "unit non": 0.0014208435391350944, "speedup the memory": 0.0014938492361881133, "5 ilp speedup": 0.0014938492361881133, "previous studies of": 0.0011205516212663127, "prefetching on execution": 0.0013694745610305906, "ranging from 7": 0.0014938492361881133, "so only fftopt": 0.0014938492361881133, "ranging from 2": 0.0010199114554288679, "prefetching we": 0.0010714735215364589, "techniques such as": 0.002099583644729062, "ilp and simple": 0.00448154770856434, "simulator for": 0.0008089776733351597, "defined as": 0.00021772748499187188, "sees a load": 0.0014938492361881133, "simulation of": 0.0004712104939818635, "opportunities": 0.0018056588616122671, "poorer parallel efficiency": 0.0014938492361881133, "experiments fft and": 0.0014938492361881133, "l2 cache before": 0.0014938492361881133, "program": 1.0917763972568117e-05, "latency thus it": 0.0014938492361881133, "successive misses": 0.0014208435391350944, "architecture proceedings of": 0.0009468777142085484, "nodes": 0.0002262425173452724, "provides the": 0.0008352833113303848, "it provides better": 0.0014938492361881133, "is a": 1.0396552518518498e-06, "performance to be": 0.00259340408171957, "term memory": 0.001131946701784956, "result in a": 0.0005629637653078583, "prefetches that": 0.0023440607141368935, "memory hierarchy": 0.0013972467740488203, "both without": 0.00351609107120534, "very": -0.00032356078447292176, "remaining fraction of": 0.0013694745610305906, "include multiple instruction": 0.0014938492361881133, "section shows": 0.0008214821934209966, "luopt the average": 0.0014938492361881133, "algorithms that are": 0.000839756731642321, "2 p": 0.0001844227647228887, "we find that": 0.0011896197724770585, "reordering": 0.000990446709700478, "with the commercial": 0.0013694745610305906, "ilp ranging from": 0.0014938492361881133, "ilp memory": 0.0014208435391350944, "is that even": 0.0010074925735724792, "hertz foundation": 0.0014208435391350944, "systems even after": 0.0014938492361881133, "features than": 0.0011720303570684468, "techniques as ilp": 0.0014938492361881133, "to lu": 0.001131946701784956, "due to contention": 0.0011722405867289074, "network each": 0.0008570881443887248, "30x memory cpu": 0.0014938492361881133, "are occupied": 0.001131946701784956, "application on": 0.002445369776625124, "cache ports": 0.0012964694902785692, "latencies 4 thus": 0.0014938492361881133, "larger bottleneck": 0.0038894084708357072, "over lapped": 0.0012236883289734016, "simple ilp44 9": 0.0014938492361881133, "on a system": 0.0010332478335948062, "the key compiler": 0.0014938492361881133, "we call the": 0.000568481245452528, "the global": 0.00038141551585107753, "tem": 0.0005071936803426862, "of most of": 0.0010804390301275394, "figure 3 indicates": 0.001296702040859785, "efficiency fig": 0.0012964694902785692, "applications because the": 0.0013694745610305906, "since we did": 0.0011445468458217791, "most important": 0.0009614623603020127, "rate": 0.0002839521730074461, "design": -8.195622744507213e-05, "contention using the": 0.0014938492361881133, "65 n 4": 0.0012049873892419176, "report the individual": 0.0014938492361881133, "award intel corporation": 0.0014938492361881133, "a 13": 0.0008916139019254566, "prefetching most": 0.002447376657946803, "stall time prefetches": 0.0014938492361881133, "59 and": 0.0010073118898254255, "even after adding": 0.0013694745610305906, "causes for contention": 0.0014938492361881133, "sun": 0.0005533753094531065, "percentage these": 0.0014208435391350944, "execution of multimedia": 0.0014938492361881133, "and variable": 0.0014470016636127674, "by load": 0.0009744838600348351, "system because of": 0.0013694745610305906, "of prefetching re": 0.0014938492361881133, "of early": 0.0008570881443887248, "2 address": 0.0011720303570684468, "most previous simple": 0.0014938492361881133, "and a": 4.3719446775120805e-05, "time and": 0.0017979757499890084, "luopt": 0.029813451531154014, "trends b": 0.0014208435391350944, "instructions retired from": 0.0014938492361881133, "data push architecture": 0.0013694745610305906, "order scheduling prefetched": 0.0014938492361881133, "art processors on": 0.0014938492361881133, "memory accesses": 0.0013777993213679072, "from resource contention": 0.0014938492361881133, "for processor in": 0.0014938492361881133, "on issues that": 0.0014938492361881133, "system uses state": 0.0029876984723762267, "prefetching results in": 0.0012450565121198878, "resources cause software": 0.0029876984723762267, "a more": 0.0003386306291120498, "application dependent consequently": 0.0014938492361881133, "39 on ilp": 0.0014938492361881133, "and with": 0.001048723225438293, "per formance therefore": 0.0014938492361881133, "contention result": 0.0014208435391350944, "resources cause": 0.002841687078270189, "access time": 0.0007478446873076974, "parthasarathy ranganathan": 0.0011720303570684468, "the instructions retired": 0.0014938492361881133, "mshr": 0.004687280811198608, "ilp system uses": 0.0029876984723762267, "allows": -9.855934321001517e-05, "while the third": 0.0010332478335948062, "reduces the": 0.00035499574453847155, "amount": 3.118476369350769e-06, "prefetched lines": 0.0025929389805571385, "hardware enhancements": 0.0014208435391350944, "even with": 0.0005226576199549111, "of fine": 0.0008214821934209966, "at all": 0.000320426141906655, "reported in this": 0.0007864089843301016, "in memory": 0.0022492784906234936, "200 dynamic instructions": 0.0014938492361881133, "large portion": 0.0008651256371036726, "contributing to a": 0.0011722405867289074, "he sun surendra": 0.0013694745610305906, "ac cesses we": 0.0014938492361881133, "ilp configuration we": 0.0014938492361881133, "detailed simulation": 0.0009744838600348351, "acm sigarch computer": 0.0007599210567713158, "shared memory multiprocessors": 0.009661638822741826, "system s": 0.0005883987115831517, "busy time and": 0.0014938492361881133, "tolerance features integrated": 0.0014938492361881133, "only with": 0.0005656015752357892, "ilp techniques impact": 0.0014938492361881133, "ilp duces": 0.0014208435391350944, "in a larger": 0.0008949704568537753, "processors it does": 0.0013694745610305906, "takes": -5.2341834061556765e-05, "a late prefetch": 0.0014938492361881133, "systems increased": 0.0012964694902785692, "the figure": 0.0019487984139624948, "l2 cache these": 0.0014938492361881133, "applications should have": 0.0014938492361881133, "t the impact": 0.0013694745610305906, "rest of the": 0.0004185215053860321, "section ii section": 0.0013694745610305906, "contention clustered": 0.0014208435391350944, "cache or": 0.0008214821934209966, "and fftopt may": 0.0014938492361881133, "stall and": 0.0012236883289734016, "miss latency b": 0.0014938492361881133, "israel": 0.0005882932070625164, "time cpu": 0.003214420564609376, "high number": 0.000934269396133684, "tolerating latency through": 0.0012450565121198878, "improve performance by": 0.0010476487277799817, "of a small": 0.0007161759477032467, "memory side": 0.0012236883289734016, "overlapped by the": 0.0014938492361881133, "the prefetching": 0.0009744838600348351, "processing nodes": 0.000873534026459766, "november 16 18": 0.0009849547961705261, "figure 6 b": 0.001651991481183867, "and memory ilp": 0.0014938492361881133, "techniques include multiple": 0.0014938492361881133, "in resource": 0.0009901537330284928, "processor with": 0.0006708467339800083, "instruction level parallelism": 0.003321874653688583, "the first": 0.0001850376297412622, "components for": 0.0014956893746153948, "they can": 0.0002976769120890756, "resources more": 0.0012236883289734016, "latencies the": 0.0020525449008566557, "two levels": 0.0006517655629891588, "processor in ilp": 0.0014938492361881133, "coherent non": 0.0010714735215364589, "of caches": 0.000934269396133684, "sets do not": 0.0011722405867289074, "8 nodes": 0.001131946701784956, "some cases on": 0.0014938492361881133, "load miss": 0.023082864851375798, "units all 1": 0.0014938492361881133, "v": -0.003961786838801911, "microprocessor the case": 0.0014938492361881133, "multiprocessors a": 0.0018027514713866914, "mispredicted branches were": 0.0014938492361881133, "information on": 0.0004895804278405733, "reasonable simulation times": 0.0014938492361881133, "of 11": 0.0006517655629891588, "multiprocessor iv": 0.0014208435391350944, "of 16": 0.0006274658742597149, "figures 3 and": 0.0009556728553882656, "node both": 0.0014208435391350944, "we group": 0.0009901537330284928, "the 32nd": 0.0007862679497202865, "other caches": 0.0010991840405417048, "compiled our applications": 0.0014938492361881133, "speculative execution": 0.0008214821934209966, "or replacement speculative": 0.0014938492361881133, "characterization and methodological": 0.0011445468458217791, "inherent latency": 0.0025929389805571385, "including the overlapped": 0.0014938492361881133, "the third may": 0.0014938492361881133, "time is lower": 0.0012049873892419176, "both caches are": 0.0012049873892419176, "store latencies are": 0.0014938492361881133, "without the use": 0.0009958726677842277, "processors": 0.004095841291145629, "rate 300 mhz": 0.0014938492361881133, "accesses software controlled": 0.0014938492361881133, "rather": -0.00025574163352075027, "technique discussed": 0.0010991840405417048, "long to hide": 0.0014938492361881133, "compiler specifically we": 0.0014938492361881133, "a common distance": 0.0014938492361881133, "in 6": 0.0004360770782172101, "this increase is": 0.0011722405867289074, "some key": 0.0009467079011321123, "the contention": 0.000873534026459766, "each possible n": 0.0014938492361881133, "2002 baltimore": 0.0009901537330284928, "latency can": 0.0009744838600348351, "increase load": 0.0014208435391350944, "cesses thereby positively": 0.0014938492361881133, "tried": 0.0007465983587299537, "all multiprocessor results": 0.0014938492361881133, "of prefetches that": 0.0013694745610305906, "simple system ad": 0.0014938492361881133, "figure graphically presents": 0.0014938492361881133, "and loop": 0.000692085057109379, "time the remaining": 0.0012450565121198878, "parallel efficiencies to": 0.0029876984723762267, "are cpu": 0.0010714735215364589, "rather to": 0.0009116919201724152, "numa": 0.0015514928200872488, "including the impact": 0.0013694745610305906, "ilp does not": 0.0014938492361881133, "applications memory": 0.0012964694902785692, "portion of": 0.0011340814976687783, "performance with ilp": 0.0014938492361881133, "report the": 0.0006038909307723232, "applica tion": 0.0009744838600348351, "a": 0, "for stall": 0.0014208435391350944, "in execution": 0.0029093706678255905, "units all": 0.0011720303570684468, "used to provide": 0.000859882344926048, "compare the": 0.00034080312190333116, "luopt the": 0.002841687078270189, "since the simple": 0.0014938492361881133, "exploit recent": 0.0014208435391350944, "interchanges used to": 0.0014938492361881133, "ilp outweighs": 0.0014208435391350944, "and significant": 0.0009901537330284928, "processor used": 0.0010262724504283278, "factors that allow": 0.0014938492361881133, "aggressive compiler the": 0.0014938492361881133, "12 specifically we": 0.0014938492361881133, "is the ratio": 0.0015873450833430573, "170 270": 0.0014208435391350944, "corresponding demand accesses": 0.0029876984723762267, "help": 0.00023117093048781958, "window there": 0.0011720303570684468, "the miss": 0.0007660573930209874, "hierarchy": 0.0005533753094531065, "developed": -5.1811063912457604e-05, "clock rate": 0.0009467079011321123, "fft": 0.004591627217760851, "average load": 0.0009467079011321123, "on parallel efficiency": 0.0014938492361881133, "the applications we": 0.0009649169779681393, "ffl": 0.0002803187129637104, "ilp processors we": 0.0029876984723762267, "interchange to move": 0.0013694745610305906, "the processing": 0.0005466866434134077, "average reduction of": 0.0013694745610305906, "exploit these": 0.0009901537330284928, "50000": 0.0008492376633305533, "with clustered misses": 0.0014938492361881133, "models for": 0.0004225156698809916, "shown in": 0.00010589903631633107, "v discussion our": 0.0014938492361881133, "processors multiprocessors built": 0.0014938492361881133, "and luopt often": 0.0014938492361881133, "ilp techniques allow": 0.0014938492361881133, "overall results for": 0.0013694745610305906, "systems": -0.007946400125928762, "ex ist we": 0.0013694745610305906, "shown is": 0.0008089776733351597, "the number of": 0.0009936144649111626, "other computation d": 0.0014938492361881133, "purpose but": 0.0010991840405417048, "our experiments": 0.00039695702789868594, "motivated": 0.00025932360891006565, "find memory": 0.002447376657946803, "contrast radix": 0.0014208435391350944, "water simple": 0.0014208435391350944, "is the software": 0.001296702040859785, "a few": 0.00024418372386027974, "the impact": 0.0065543066707372324, "latency reducing rather": 0.0014938492361881133, "in order": 0.00026984985837583234, "from our": 0.00047224694907093106, "cycle functional unit": 0.0014938492361881133, "for overlapping": 0.0010073118898254255, "to completely": 0.0007312656821925609, "techniques in shared": 0.0029876984723762267, "results in": 0.00032330506294341683, "instructions": 0.0037043146996381705, "and parallel": 0.0016445855434096275, "retired from": 0.0014208435391350944, "to effectively hide": 0.0013694745610305906, "fully": 0.00011042774004990117, "how to": 0.000215892361214328, "transaction bus connects": 0.0014938492361881133, "simple prefetches further": 0.0014938492361881133, "lu luopt mp3d": 0.0014938492361881133, "for additional": 0.0024644465802629895, "aggressive ilp processors": 0.0014938492361881133, "luopt often suffer": 0.0014938492361881133, "inherent": 0.0006601404175347527, "input sets": 0.0010714735215364589, "of this": 1.7688415251367902e-05, "each instruction s": 0.0014938492361881133, "all our": 0.002870281675198649, "for our ilp": 0.0013694745610305906, "time compared": 0.0009600637246473705, "simple processor we": 0.0014938492361881133, "and with software": 0.0014938492361881133, "dichotomy": 0.0007861269656877025, "generation": 0.0009801509104641493, "or because of": 0.0011445468458217791, "with prefetches scheduled": 0.0014938492361881133, "first factor increases": 0.0014938492361881133, "variable ilp speedup": 0.0014938492361881133, "consequently despite": 0.002841687078270189, "insert prefetches in": 0.0014938492361881133, "time prefetches": 0.0014208435391350944, "cache a": 0.000743558732735435, "abstractcurrent microprocessors": 0.0014208435391350944, "bound even with": 0.0014938492361881133, "8 9 but": 0.0013694745610305906, "memory stall reduction": 0.0014938492361881133, "straightforward modifications": 0.0011720303570684468, "addition of": 0.0014198658516581374, "call the": 0.0004105288501501932, "xian he": 0.0011720303570684468, "science foundation": 0.0004918538330562966, "simple also": 0.0014208435391350944, "has discussed non": 0.0014938492361881133, "iii and": 0.0007862679497202865, "2 for each": 0.000674832149857881, "since": -0.005996009813317059, "opt late prefetches": 0.0014938492361881133, "limited by": 0.0006038909307723232, "of these instructions": 0.0010804390301275394, "of fine grain": 0.0010476487277799817, "dominated": 0.0003954280375977382, "contention and": 0.0008420033877309686, "7": -0.004171205751939435, "to 3 80": 0.0014938492361881133, "of the 32nd": 0.0008652808165901484, "caches are": 0.0007972719003162888, "latencies as": 0.0010991840405417048, "per hop": 0.00104746084242708, "issue": 0.0004538198146511046, "x axis this": 0.0013694745610305906, "has discussed": 0.001131946701784956, "our in": 0.0012964694902785692, "alleviating": 0.0008649705132670034, "overlap this overlap": 0.0014938492361881133, "interaction between software": 0.002738949122061181, "time to specific": 0.0014938492361881133, "our applications except": 0.0014938492361881133, "reason": 2.2899323082645464e-05, "base": 0.00013671216182718456, "82 fft": 0.0014208435391350944, "software prefetching the": 0.001296702040859785, "not implemented": 0.0008651256371036726, "understand the": 0.0005072846404718726, "thus overall the": 0.0014938492361881133, "generate": 3.283462204894618e-05, "mshrs a effect": 0.0014938492361881133, "closer to": 0.0005266924803071583, "parallel efficiency 3": 0.0014938492361881133, "ilp34 0 2": 0.0014938492361881133, "not already": 0.000679656160122793, "003604": 0.0012962370230936529, "that seen": 0.0011720303570684468, "the memory bound": 0.0029876984723762267, "that the number": 0.00046992084165091885, "7 ilp": 0.0014208435391350944, "ilp speedup shows": 0.0014938492361881133, "86 82 fft": 0.0014938492361881133, "and synchronization stall": 0.0014938492361881133, "applica": 0.0005774402224816363, "its components for": 0.001296702040859785, "n 5 p": 0.0004900454604707987, "the analysis": 0.00029193169524582493, "for resources cause": 0.0029876984723762267, "effect is that": 0.001063299596966407, "the likelihood": 0.0005921566571528848, "assign": 0.0002350733867857526, "in ilp accesses": 0.0014938492361881133, "ilp simple": 0.002841687078270189, "time on ilp": 0.0014938492361881133, "for load misses": 0.0014938492361881133, "to cache transfer": 0.0029876984723762267, "since the": 8.142366096218708e-05, "applications with the": 0.0010476487277799817, "to cluster load": 0.0014938492361881133, "we call": 0.0002606365669700873, "1 port": 0.0010714735215364589, "metrics in addition": 0.0014938492361881133, "miss": 0.011776217601258286, "all the system": 0.0012450565121198878, "time they": 0.0007312656821925609, "caches a portion": 0.0014938492361881133, "alleviating late prefetches": 0.0014938492361881133, "section evaluates how": 0.0014938492361881133, "luopt improves": 0.0014208435391350944, "ii methodology": 0.0014208435391350944, "performance this": 0.0007019804092837983, "utilization": 0.000743969702019913, "instruction issue": 0.0008570881443887248, "leading": 0.0002096894999527922, "interact": 0.0003954280375977382, "cache conflicts resulting": 0.0014938492361881133, "transfer misses": 0.0014208435391350944, "typically separated by": 0.0014938492361881133, "memory latency in": 0.0023444811734578148, "two key": 0.0007862679497202865, "mesi versus msi": 0.0014938492361881133, "enough to hide": 0.001296702040859785, "frequent memory accesses": 0.0029876984723762267, "algorithm and the": 0.0006493070103366789, "beneficial for a": 0.0013694745610305906, "christopher j hughes": 0.002738949122061181, "contention without improving": 0.0014938492361881133, "store": 0.0008642239586891272, "multiprocessor system effects": 0.0013694745610305906, "total ilp speedup": 0.0014938492361881133, "include ilp": 0.0014208435391350944, "pipelines": 0.0006595897410056503, "memory bound nature": 0.0029876984723762267, "similar performance": 0.0008349039596955547, "software prefetching all": 0.0014938492361881133, "ilp systems": 0.010371755922228554, "more frequent": 0.0016987799312749268, "ieee international": 0.0007124299155955469, "recent advances in": 0.000844583996376316, "find that while": 0.001296702040859785, "time and functional": 0.001296702040859785, "quadrupled the prefetch": 0.0014938492361881133, "pipelined": 0.00044221167595048376, "figure shows": 0.0015036300555389633, "t the": 0.00030355016501214856, "systems is required": 0.0013694745610305906, "numa architecture": 0.0010714735215364589, "binding prefetching to": 0.0014938492361881133, "2 lists the": 0.0009746586553460519, "integrated data cache": 0.0014938492361881133, "fit in": 0.0014546853339127952, "a percentage these": 0.0014938492361881133, "a significant performance": 0.0009958726677842277, "the uniprocessor system": 0.0014938492361881133, "overlap however increases": 0.0014938492361881133, "study radix": 0.0014208435391350944, "instruction": 0.006102461937907548, "processors that exploit": 0.0013694745610305906, "iii analyzes": 0.0014208435391350944, "techniques motivated": 0.0014208435391350944, "prefetching more": 0.0012236883289734016, "stall": 0.020953458434263036, "with single issue": 0.0029876984723762267, "cpu ilp speedup": 0.00448154770856434, "in the simple": 0.003691180819089503, "in this section": 0.00021776653924926952, "why the ilp": 0.0014938492361881133, "do not": 0.00016822139119784216, "are similar to": 0.0006238134700926508, "outstanding": 0.0029602523940151382, "tradeoffs but": 0.0014208435391350944, "using aggressive": 0.001131946701784956, "provide similar": 0.00104746084242708, "latencies are": 0.001747068052919532, "the memory stall": 0.00259340408171957, "our applications fit": 0.0014938492361881133, "substantial": 0.00030498466318399335, "model the systems": 0.0014938492361881133, "improve memory parallelism": 0.0014938492361881133, "of shared": 0.0034444983034197674, "occupancy due": 0.004262530617405283, "ilp because of": 0.0014938492361881133, "than those in": 0.0008886324227643774, "could not be": 0.000680783086908576, "branches 8": 0.0012964694902785692, "of parallel": 0.0004043940435660735, "1 ation": 0.0014208435391350944, "few multiprocessor architecture": 0.0014938492361881133, "that late": 0.0012964694902785692, "but did not": 0.0008949704568537753, "memory multiprocessors we": 0.004108423683091772, "system parameters": 0.0024644465802629895, "speculative": 0.003485944713776172, "that access versus": 0.0014938492361881133, "of prefetching 1": 0.0014938492361881133, "computer science and": 0.0007287718450918891, "multiprocessor architecture": 0.0010073118898254255, "45 cycles remote": 0.0014938492361881133, "reference manual": 0.000743558732735435, "them luopt and": 0.0014938492361881133, "largely to": 0.0012236883289734016, "to simple": 0.0007613330510497848, "increase opportunities for": 0.0014938492361881133, "added": 3.755748578607772e-05, "effects that": 0.0009226297106538729, "e g 5": 0.0009304727902853372, "line all": 0.001131946701784956, "plications following": 0.0014208435391350944, "tolerating techniques such": 0.0014938492361881133, "72": 0.00032036868697713975, "every respect": 0.0012964694902785692, "the overall": 0.0002986466989238281, "to a high": 0.0018609455805706744, "measured": 0.00013671216182718456, "78": 0.0003617301619217246, "significant latency": 0.0014208435391350944, "the total time": 0.0006616380087393996, "instructions hit": 0.0014208435391350944, "overlap has": 0.0012964694902785692, "use rsim the": 0.0014938492361881133, "impact of the": 0.0007287718450918891, "simple also stalls": 0.0014938492361881133, "multiple issue": 0.0020525449008566557, "memory sys": 0.0012236883289734016, "and one factor": 0.0014938492361881133, "addition of prefetching": 0.0013694745610305906, "data prefetching evaluation": 0.0014938492361881133, "accesses early": 0.0014208435391350944, "memory accesses thus": 0.0013694745610305906, "by about": 0.0007972719003162888, "factors described": 0.0012236883289734016, "april 2005": 0.0006491905635988137, "overlapped in": 0.0012236883289734016, "ilp system is": 0.0013694745610305906, "the bar lengths": 0.0014938492361881133, "cda": 0.0013651290979990389, "transfer 170 270": 0.0014938492361881133, "levels of": 0.0008195051895123886, "prefetched data": 0.0009901537330284928, "change the": 0.0011181237248948845, "be implemented in": 0.0007211123703603288, "the system we": 0.0007694135405469789, "ranganathan by": 0.0014208435391350944, "registers": 0.0003786329245542396, "should have": 0.0005280557710126328, "jos gonzlez jos": 0.0014938492361881133, "but typically separated": 0.0014938492361881133, "3 54x simple": 0.0014938492361881133, "by only 3": 0.0014938492361881133, "stall component is": 0.0014938492361881133, "the art": 0.0021288101840654912, "parameters": -5.458881986284057e-05, "results in stall": 0.0014938492361881133, "ies both processor": 0.0014938492361881133, "possible n": 0.0012964694902785692, "ies": 0.0008492376633305533, "and methodological considerations": 0.0011205516212663127, "stall time c": 0.0014938492361881133, "the processor in": 0.0009746586553460519, "parallel efficiency": 0.00857178817229167, "efficiencies than previous": 0.0014938492361881133, "simple system for": 0.0014938492361881133, "overlap is however": 0.0014938492361881133, "and functional": 0.0007758855324270612, "additionally the": 0.0007160475086882355, "hit": 0.0004610380417446734, "to exploit ilp": 0.001296702040859785, "stall time can": 0.0014938492361881133, "4 illustrate our": 0.0014938492361881133, "compiled": 0.00036937842134171316, "multimedia applications and": 0.0013694745610305906, "contention are": 0.0011720303570684468, "prefetches further increase": 0.0014938492361881133, "this paper evaluates": 0.0037351695363596637, "misses but with": 0.0013694745610305906, "proces": 0.0006206314546180394, "factor lu": 0.0014208435391350944, "following convention": 0.0010991840405417048, "simple system has": 0.0014938492361881133, "local and remote": 0.0011205516212663127, "next investigate the": 0.001296702040859785, "of accesses": 0.000803031441216498, "ilp load misses": 0.0014938492361881133, "the instruction": 0.003623345584633939, "compiler": 0.0021360481142995865, "specific to": 0.0006597080318487288, "section analyzes": 0.0012236883289734016, "rsim reference": 0.0012236883289734016, "techniques allow the": 0.001296702040859785, "bound even": 0.0012964694902785692, "overlap is": 0.0008916139019254566, "with load misses": 0.0014938492361881133, "average l1 miss": 0.0014938492361881133, "suite 13 these": 0.0014938492361881133, "with one": 0.00036750856583273663, "current commodity": 0.0012964694902785692, "simple for these": 0.0013694745610305906, "large amount of": 0.0007161759477032467, "time bus": 0.0014208435391350944, "investigate": 0.00040094329371533484, "busy time": 0.0025929389805571385, "time but": 0.0006344349421004362, "x": -0.0002670060142874483, "increasingly used": 0.0010262724504283278, "due to load": 0.002198762407196608, "more potential for": 0.0013694745610305906, "al 6": 0.0007660573930209874, "exploit high": 0.0014208435391350944, "art": 0.0014672039495819069, "the experiments reported": 0.0009304727902853372, "achieved": 7.932122703727773e-05, "with the input": 0.0009649169779681393, "system allows": 0.0008570881443887248, "by using": 0.00018948010666201986, "insufficient opportunities": 0.0038894084708357072, "achieves": 0.0009878148653557272, "not schedule": 0.0011720303570684468, "by ilp": 0.0025929389805571385, "are": 0, "performance 9": 0.001131946701784956, "jos gonzlez": 0.001131946701784956, "order static scheduling": 0.0014938492361881133, "multiprocessors one": 0.0014208435391350944, "the multiprocessor": 0.0046713469806684196, "memory systems with": 0.0012049873892419176, "communication that can": 0.001296702040859785, "praful kaul": 0.0014208435391350944, "but rather to": 0.0010074925735724792, "input to speed": 0.0014938492361881133, "previous generation multiproces": 0.0014938492361881133, "simulations we": 0.000735273447381226, "portion of the": 0.0010402110898658614, "mp3d radix": 0.0014208435391350944, "cycle to the": 0.002160878060255079, "woo": 0.0008649705132670034, "ilp the prefetches": 0.0014938492361881133, "various": -8.086226707781798e-05, "proces sor": 0.0009600637246473705, "miss processor parameters": 0.0014938492361881133, "simple latency thus": 0.0014938492361881133, "our simulations we": 0.0009468777142085484, "greater need for": 0.002738949122061181, "utilization number": 0.002447376657946803, "ilp simple ilp41": 0.0014938492361881133, "in our applications": 0.0012049873892419176, "optimization identified in": 0.0013694745610305906, "multiprocessor 8 resulting": 0.0014938492361881133, "ilp speedup relative": 0.0014938492361881133, "benefits among late": 0.0014938492361881133, "alus 2 fpus": 0.0014938492361881133, "dy namic scheduling": 0.0014938492361881133, "poorer": 0.002807418154682775, "figure 1 summarizes": 0.0011722405867289074, "performance so": 0.0012236883289734016, "the applications to": 0.0022411032425326254, "opt opt": 0.0012236883289734016, "an effective technique": 0.0009384897639873398, "applications increased late": 0.0014938492361881133, "prefetching we next": 0.0014938492361881133, "rate of the": 0.0007043787655465286, "both": -0.008880496560898055, "c": -0.0031353834199769597, "by an ibm": 0.0011445468458217791, "c memory stall": 0.0014938492361881133, "the effects that": 0.001296702040859785, "for the original": 0.0007936725416715286, "3 54": 0.0010073118898254255, "normalized to": 0.0021372897467866405, "reduction in": 0.002202485104878327, "time in": 0.003503180342949899, "sensitive": 0.0002266412119984773, "time is": 0.0009471353690875066, "in resource usage": 0.0014938492361881133, "most important for": 0.0012450565121198878, "were to": 0.0006416692778706339, "to be": 2.547235622814497e-05, "other and": 0.0006059181569023806, "functional units 2": 0.0013694745610305906, "additional latency added": 0.0014938492361881133, "each other so": 0.001063299596966407, "linked data": 0.00104746084242708, "fannie and john": 0.0014938492361881133, "useful work reducing": 0.0014938492361881133, "negative interaction": 0.0014208435391350944, "see performance improvements": 0.0029876984723762267, "lines being": 0.0014208435391350944, "reasons": 0.0004948094526512738, "our systems": 0.0010991840405417048, "effects the first": 0.0013694745610305906, "parameters clock": 0.0014208435391350944, "and blocking": 0.0010073118898254255, "fellowship vijay": 0.0014208435391350944, "techniques successfully": 0.0012236883289734016, "these applications causes": 0.0014938492361881133, "demand accesses early": 0.0014938492361881133, "14 14": 0.000934269396133684, "component is generally": 0.0014938492361881133, "fewer or": 0.0011720303570684468, "parallel applications for": 0.001099381203598304, "last column of": 0.0009556728553882656, "described": -0.0008167361552437579, "enhancements": 0.0006206314546180394, "speedup for our": 0.0013694745610305906, "compiler that": 0.0008493899656374634, "fft lu water": 0.0014938492361881133, "grouping rules": 0.0014208435391350944, "due": -0.0020540464781963297, "interaction of": 0.0013303901057904893, "effects of load": 0.0013694745610305906, "reduction": 0.0006140182025375817, "applications the number": 0.0012450565121198878, "pf": 0.0007565909458806001, "rest of": 0.0002653284766811467, "one factor": 0.0010714735215364589, "and ilp techniques": 0.0014938492361881133, "of accesses that": 0.001296702040859785, "cache ilp does": 0.0014938492361881133, "each access according": 0.0014938492361881133, "to prefetch": 0.0009467079011321123, "for this increase": 0.0013694745610305906, "times in contrast": 0.0014938492361881133, "partly": 0.00045521127572845316, "we studied": 0.000692085057109379, "transfer 170": 0.0014208435391350944, "loads and": 0.004596344358125924, "results suggest that": 0.0008012351344901066, "efficiency 86 82": 0.0014938492361881133, "memory cpu speedup": 0.0014938492361881133, "fraction of memory": 0.0014938492361881133, "to denote": 0.0004013893144652588, "discussion our results": 0.0014938492361881133, "demand": 0.0023104914613716345, "main reasons first": 0.0012450565121198878, "80 more": 0.0012964694902785692, "contention requires increased": 0.0014938492361881133, "as a percentage": 0.0009227952047723757, "systems with ilp": 0.002738949122061181, "most stressed": 0.0014208435391350944, "performance we compare": 0.0013694745610305906, "execution time despite": 0.0014938492361881133, "processors while the": 0.001099381203598304, "our knowledge": 0.000539312172653556, "alfred p": 0.0010991840405417048, "previous optimizations for": 0.0014938492361881133, "generally poorer in": 0.0029876984723762267, "methodology described": 0.0010991840405417048, "tr ctr vijay": 0.0014938492361881133, "into the": 0.0002716776805872618, "with prefetching and": 0.0029876984723762267, "ports mshrs alus": 0.0014938492361881133, "while": -0.0026504304718796773, "techniques on": 0.003145071798881146, "9 2 30x": 0.0014938492361881133, "evaluates": 0.0013838614825183728, "and following": 0.0008214821934209966, "processor based": 0.003395840105354868, "loop": 0.0004391776290514665, "radix memory cpu": 0.0014938492361881133, "that seen in": 0.001296702040859785, "represents commonly": 0.0014208435391350944, "applications with": 0.0006543761173863928, "model state": 0.0012964694902785692, "deficiencies are insufficient": 0.0014938492361881133, "added due": 0.0012964694902785692, "secondary working sets": 0.0014938492361881133, "rather to understand": 0.0014938492361881133, "speculative prefetches can": 0.0029876984723762267, "1 processor": 0.000873534026459766, "except lu": 0.0014208435391350944, "systems expressed as": 0.0014938492361881133, "applications and input": 0.0013694745610305906, "as well as": 0.0002522039174617205, "more than 1": 0.000844583996376316, "benefits in memory": 0.0014938492361881133, "fannie": 0.0012962370230936529, "execution time but": 0.0013694745610305906, "by using aggressive": 0.0013694745610305906, "long to": 0.0009467079011321123, "grant": 0.00030881797088006994, "lengths": 0.0003289733752815293, "for these deficiencies": 0.0014938492361881133, "parameters mshrs": 0.0014208435391350944, "after the": 0.0002225471692799653, "average of 16": 0.0014938492361881133, "prefetching": 0.030626734170905043, "2002 acm": 0.0007660573930209874, "widely": 0.00042951522012276875, "9410457 ccr": 0.0014208435391350944, "9": -0.003529759242375098, "low and variable": 0.0014938492361881133, "conflict": 0.00036047944991586246, "higher": -0.00012280364050751632, "b simulation environment": 0.0014938492361881133, "overall results figure": 0.0014938492361881133, "used": -0.007057530465595302, "speedup for": 0.005621220088515485, "memory sys tem": 0.0013694745610305906, "v both versions": 0.0014938492361881133, "acm ieee conference": 0.0007422849786151256, "memory stalls on": 0.0014938492361881133, "the term": 0.0003568307358792863, "input sizes evaluate": 0.0014938492361881133, "uses": -0.0006002992218033525, "system generally": 0.0011720303570684468, "the need": 0.00035257099167102017, "our applications with": 0.0013694745610305906, "in shared": 0.0030089292524592276, "miss ilp": 0.007104217695675472, "sun surendra": 0.0012964694902785692, "lower": -0.0004623418609756392, "has a large": 0.0008825077893862107, "full benefit": 0.0014208435391350944, "longer latencies of": 0.0014938492361881133, "speedup ffl change": 0.0014938492361881133, "the above": 0.00028613663870099345, "rsim models": 0.0014208435391350944, "of late": 0.0021429470430729177, "analysis": -0.0011357894221582794, "water radix": 0.0014208435391350944, "the commercial": 0.0009116919201724152, "and 4": 0.0002821649072201721, "performance bottlenecks in": 0.001296702040859785, "consistency": 0.0008713874192046238, "methodological considerations tr": 0.0012049873892419176, "8 functional units": 0.001296702040859785, "from memory": 0.0014248598311910937, "prefetch may be": 0.0014938492361881133, "simple two": 0.0009467079011321123, "misses in ilp": 0.0014938492361881133, "of the applications": 0.0008304686634221458, "miss latency": 0.005760382347884222, "misses thereby": 0.0014208435391350944, "needs to": 0.0002853814607584303, "hi erarchy resulting": 0.0014938492361881133, "either increase": 0.00104746084242708, "addition to": 0.000292405747452611, "memory side prefetching": 0.0013694745610305906, "a greater impact": 0.0013694745610305906, "a large number": 0.0004685557059309399, "ilp additional benefits": 0.0014938492361881133, "with n": 0.0004082082508135858, "processors because of": 0.001296702040859785, "data to arrive": 0.0012450565121198878, "to insufficient": 0.0010262724504283278, "of such systems": 0.0008708440660535825, "lation a": 0.0012236883289734016, "shows that": 0.0008757905223203415, "is applied to": 0.0005586591749617447, "focus on the": 0.0005346401140347879, "with a": 1.6646378688577664e-05, "variety of": 0.0003246921485821992, "three factors described": 0.0014938492361881133, "latency than": 0.00209492168485416, "normally be": 0.0008493899656374634, "speedups along with": 0.0014938492361881133, "the resources": 0.0006466501376375718, "the combination": 0.0004851080680933017, "sigarch computer architecture": 0.0007599210567713158, "3 54x": 0.0014208435391350944, "execution driven": 0.0008916139019254566, "three key trends": 0.0014938492361881133, "the interaction of": 0.0007794214475358126, "remaining": 2.185580376708567e-05, "to tolerate or": 0.0014938492361881133, "luopt improve by": 0.0014938492361881133, "the full": 0.00032415490359522225, "suggest any architectural": 0.0014938492361881133, "plications however the": 0.0014938492361881133, "to data arrival": 0.0014938492361881133, "with 8": 0.0007197368277238234, "for each component": 0.0009649169779681393, "evaluate": 9.409416023126635e-05, "8 load": 0.0012236883289734016, "140 220 cycles": 0.0014938492361881133, "most previous studies": 0.0014938492361881133, "also tried": 0.000934269396133684, "l1 mshrs utilization": 0.0014938492361881133, "l1 miss": 0.0012236883289734016, "no 003604 025": 0.0014938492361881133, "the overlap": 0.0007160475086882355, "distance for": 0.0015945438006325775, "acacio jos gonzlez": 0.0014938492361881133, "modifications": 0.000840880472259583, "discussed in sections": 0.0010804390301275394, "interleaved ns": 0.0014208435391350944, "shaped": 0.0005421317964005004, "the secondary working": 0.0014938492361881133, "ii methodology a": 0.0014938492361881133, "cesses we": 0.0014208435391350944, "described by": 0.0003727079082982949, "shared memory systems": 0.004577146446854681, "according to": 0.0001610202439795681, "the stall time": 0.001296702040859785, "time to": 0.0009047331968973109, "promising r": 0.0014208435391350944, "between a prefetch": 0.0029876984723762267, "ilp configuration": 0.0014208435391350944, "while the simple": 0.001296702040859785, "application input size": 0.0014938492361881133, "the remaining fraction": 0.0013694745610305906, "effect is": 0.0012284966275051417, "we use": 0.0004942856096953398, "systems have": 0.001188126831890441, "for a": 4.159354966009247e-05, "not including": 0.0008823495204139393, "some": -0.0016176652345407387, "load and store": 0.0009154292893709361, "impact multiprocessor": 0.0014208435391350944, "iv interaction of": 0.0014938492361881133, "less effective in": 0.0038901061225793555, "trends": 0.0009300295114872047, "branch speculative": 0.0014208435391350944, "loads and speculative": 0.0029876984723762267, "loads": 0.0037222868976819518, "memory multiprocessors": 0.008120082464252387, "in these": 0.0005634169653133659, "the execution of": 0.0004946272665439424, "from address": 0.00104746084242708, "can normally": 0.0014208435391350944, "simulate a": 0.0007613330510497848, "significant execution": 0.0014208435391350944, "of prefetching on": 0.0012450565121198878, "larger instruction": 0.001131946701784956, "on the memory": 0.0009746586553460519, "ap plications the": 0.001296702040859785, "time maining": 0.0014208435391350944, "we use function": 0.0014938492361881133, "lower and": 0.0006651950528952447, "in latency reduction": 0.0014938492361881133, "both caches": 0.002263893403569912, "cache line": 0.0007312656821925609, "tends": 0.0002885848865759549, "of parallel and": 0.0006954503581036242, "time henceforth we": 0.0014938492361881133, "for resources in": 0.0013694745610305906, "system resources": 0.002620602079379298, "65 vs": 0.0014208435391350944, "the prefetch": 0.002014623779650851, "key overall results": 0.0014938492361881133, "adding software": 0.0012964694902785692, "reductions with ilp": 0.0014938492361881133, "processing": 1.612257535995011e-05, "reduction in memory": 0.0012049873892419176, "instead of": 0.00017352654703402183, "29 for": 0.0008151232588750414, "consistency models": 0.0010073118898254255, "they also": 0.0004953121682209079, "results of": 0.00020793492940145145, "cycles local": 0.0012236883289734016, "we compare two": 0.0011722405867289074, "instruction footprints": 0.0014208435391350944, "sizes of": 0.00046711569327991025, "detailed analysis of": 0.0008173650514535082, "ilp system fig": 0.0014938492361881133, "system ffl": 0.0009744838600348351, "applications that best": 0.0014938492361881133, "reordering of accesses": 0.0014938492361881133, "simulation methodology the": 0.0014938492361881133, "load misses is": 0.0013694745610305906, "server based data": 0.0013694745610305906, "restriction when beneficial": 0.0014938492361881133, "architecture news v": 0.0007599210567713158, "2005 xian": 0.0014208435391350944, "these modifications traded": 0.0014938492361881133, "simulation": 0.000575050659997092, "range": -8.750760934186924e-05, "port 8 mshrs": 0.0014938492361881133, "misses closer to": 0.0014938492361881133, "points mp3d": 0.0014208435391350944, "and include": 0.0009013757356933457, "for some": 0.0001963327259703462, "stanford parallel applications": 0.0011722405867289074, "8 interaction": 0.0012236883289734016, "block": 0.00010136521589565367, "dependent consequently": 0.0014208435391350944, "systems journal of": 0.0008652808165901484, "figure the figure": 0.0013694745610305906, "entire load": 0.0014208435391350944, "lu on": 0.001131946701784956, "reductions are": 0.0008823495204139393, "within": -0.0004707144400434655, "jayanth srinivasan": 0.0014208435391350944, "overlap e g": 0.0014938492361881133, "increases in resource": 0.0014938492361881133, "on uniprocessor execution": 0.0014938492361881133, "ilp techniques to": 0.0013694745610305906, "application rather": 0.0011720303570684468, "latency tolerance features": 0.0029876984723762267, "impact of instruction": 0.001296702040859785, "latencies of": 0.0009116919201724152, "the computation between": 0.0014938492361881133, "l1 mshrs number": 0.0029876984723762267, "make prefetching": 0.0012236883289734016, "equivalent in every": 0.0013694745610305906, "1 ation from": 0.0014938492361881133, "time reductions with": 0.0013694745610305906, "loop interchanges": 0.0014208435391350944, "long": -4.810184446739814e-05, "be less effective": 0.002409974778483835, "hiding or": 0.0012964694902785692, "analyze": 0.00013491842691922657, "sections": 6.140182025375816e-05, "many instructions": 0.0009901537330284928, "issue in": 0.0012736317893012699, "we simulate": 0.000692085057109379, "issue out": 0.0021429470430729177, "does not contribute": 0.0010476487277799817, "benefits are the": 0.0014938492361881133, "bottleneck from": 0.0025929389805571385, "by stalls": 0.0014208435391350944, "the remaining": 0.00024983890590888014, "one reason": 0.000743558732735435, "the section": 0.0006059181569023806, "system relative to": 0.0013694745610305906, "150mhz 64 bits": 0.0014938492361881133, "generation simple processors": 0.0014938492361881133, "load misses closer": 0.0014938492361881133, "in section iii": 0.0008708440660535825, "fit in the": 0.0018455904095447514, "grouping rules of": 0.0014938492361881133, "overlapped early": 0.0014208435391350944, "indicates that radix": 0.0014938492361881133, "to or": 0.0013416934679600166, "component of execution": 0.005975396944752453, "or decrease it": 0.0014938492361881133, "used by the": 0.0005236411470497477, "call the ilp": 0.0014938492361881133, "first part of": 0.0006932833560644299, "of total execution": 0.0022411032425326254, "prefetching to": 0.002970461199085478, "executables as input": 0.0014938492361881133, "the processor used": 0.0012450565121198878, "in figures": 0.0004701791957365778, "speedups for the": 0.0012049873892419176, "synchronization stall": 0.0014208435391350944, "similar": -0.0035588523383796437, "the previous section": 0.000425070568365111, "in the execution": 0.001495957659705012, "that schedules": 0.0010262724504283278, "two dimensional mesh": 0.001063299596966407, "miss speedup": 0.0014208435391350944, "32nd annual": 0.0008916139019254566, "to limited benefits": 0.0014938492361881133, "full optimization": 0.0012964694902785692, "be less": 0.0009837076661125931, "stall utilization": 0.0014208435391350944, "2 applications and": 0.0014938492361881133, "applications have": 0.0007916875576361386, "work reducing stall": 0.0014938492361881133, "prefetched lines are": 0.0013694745610305906, "is about": 0.0004930001033930858, "sizes were chosen": 0.0012049873892419176, "stalls thus ilp": 0.0014938492361881133, "radix opt opt": 0.0014938492361881133, "applications causes": 0.0012964694902785692, "hiding optimization": 0.002841687078270189, "overall execution time": 0.0019493173106921039, "demand accesses this": 0.0014938492361881133, "late prefetches resource": 0.0014938492361881133, "accessed on the": 0.0013694745610305906, "hughes sarita": 0.0014208435391350944, "and the": 0.0, "of varying": 0.0007088812617379373, "application": -0.0016320812010001305, "accelerating cache to": 0.0014938492361881133, "bound nature of": 0.0029876984723762267, "lines being replaced": 0.0014938492361881133, "41x simple ilp39": 0.0014938492361881133, "can also increase": 0.0011205516212663127, "the uniprocessor also": 0.0014938492361881133, "controlled non binding": 0.005975396944752453, "it sees": 0.0010262724504283278, "cases lu mp3d": 0.0029876984723762267, "matrix block": 0.00104746084242708, "2 and gcc": 0.0014938492361881133, "by a lodieska": 0.0014938492361881133, "that locality": 0.0010714735215364589, "iv analyzes the": 0.0014938492361881133, "its reduced effectiveness": 0.0014938492361881133, "uniform memory": 0.0009467079011321123, "simple but can": 0.0014938492361881133, "techniques to exploit": 0.0014938492361881133, "radix in luopt": 0.0014938492361881133, "this fraction": 0.0009226297106538729, "that can improve": 0.0010804390301275394, "uniprocessor technology": 0.0014208435391350944, "the average memory": 0.0011445468458217791, "graphically": 0.000548096885425383, "iv show that": 0.0014938492361881133, "introduction shared": 0.0012964694902785692, "figure 7 provides": 0.001296702040859785, "radix in": 0.002841687078270189, "a two dimensional": 0.0006562544362927581, "generally sees a": 0.0014938492361881133, "ilp does": 0.0014208435391350944, "units negative": 0.0014208435391350944, "e": -0.0032712939129877403, "that compared to": 0.0022890936916435583, "metric used": 0.0009013757356933457, "latency increases": 0.0009744838600348351, "required": -0.00018405500457265315, "targeting contention": 0.0014208435391350944, "do not fit": 0.0009746586553460519, "transaction network 2d": 0.0014938492361881133, "stall reduction not": 0.0014938492361881133, "processors due to": 0.001296702040859785, "requires": -0.00016703571884614372, "shows the execution": 0.0009649169779681393, "figure 9 summarizes": 0.0013694745610305906, "ilp based system": 0.0014938492361881133, "ap plications current": 0.0014938492361881133, "systems have a": 0.0011445468458217791, "between local": 0.0009013757356933457, "reduced parallel effi": 0.0014938492361881133, "we did not": 0.0005935321779851881, "performance by comparing": 0.0014938492361881133, "issued": 0.0009300295114872047, "that the key": 0.0009384897639873398, "prefetching algorithm and": 0.001296702040859785, "cluster load misses": 0.0014938492361881133, "work is supported": 0.0008886324227643774, "evaluation of": 0.0008959400967714843, "to previous": 0.002170502495419151, "coherence protocol a": 0.001296702040859785, "or replaced": 0.0012236883289734016, "contention due to": 0.0013694745610305906, "past a mispredicted": 0.0014938492361881133, "that can": 0.0004783308364862606, "issues": 0.00012601681435821718, "to 3": 0.0009322089559050409, "applications ranging": 0.0009600637246473705, "requests to": 0.000679656160122793, "time software": 0.0010073118898254255, "in ilp load": 0.0014938492361881133, "a large portion": 0.0009556728553882656, "techniques substantially reduce": 0.0014938492361881133, "and store": 0.0006229575745559101, "becomes a": 0.0005308106643342769, "22 n 5": 0.001099381203598304, "for significant load": 0.0014938492361881133, "suite": 0.0007879593248471291, "of the code": 0.0006544934942684351, "include": -0.00042972575231166674, "locality is not": 0.001296702040859785, "identically for": 0.0014208435391350944, "together in the": 0.0010074925735724792, "simple fewer": 0.0014208435391350944, "similar leeway": 0.0014208435391350944, "fftopt may be": 0.0014938492361881133, "execution time fftopt": 0.0014938492361881133, "results from our": 0.0010476487277799817, "figures 6 b": 0.0012049873892419176, "along with": 0.00037535214616424143, "to exploit high": 0.0014938492361881133, "tradeoffs": 0.00046301692417289827, "traded off benefits": 0.0014938492361881133, "reduce latency": 0.0012236883289734016, "very small instruction": 0.0014938492361881133, "stall time software": 0.0014938492361881133, "non ilp specific": 0.0014938492361881133, "news v 29": 0.0010332478335948062, "lines also accessed": 0.0014938492361881133, "load misses thus": 0.0014938492361881133, "its effect is": 0.001296702040859785, "such systems and": 0.001296702040859785, "off benefits": 0.0014208435391350944, "decode retire": 0.0014208435391350944, "code that exhibits": 0.0013694745610305906, "followed the": 0.0009744838600348351, "to the l1": 0.0012450565121198878, "system node both": 0.0014938492361881133, "a write allocate": 0.0014938492361881133, "both lu": 0.0014208435391350944, "data structures for": 0.0008304686634221458, "techniques and to": 0.0013694745610305906, "and use miss": 0.0014938492361881133, "resources resulting in": 0.001296702040859785, "chosen to": 0.0004291896585631585, "iii analyzes the": 0.0014938492361881133, "other outstanding prefetched": 0.0014938492361881133, "configurations": 0.00034016854668923816, "limitations": 0.0005551694059636328, "radix causes": 0.0014208435391350944, "contention at": 0.001131946701784956, "two levels of": 0.000859882344926048, "16 2002 baltimore": 0.001063299596966407, "2 05": 0.00104746084242708, "conclusions this paper": 0.0008304686634221458, "simple processors with": 0.0014938492361881133, "for these applications": 0.0019699095923410522, "causes for load": 0.0014938492361881133, "speedup relative to": 0.001296702040859785, "part of the": 0.0005693264161575494, "techniques supported": 0.0012236883289734016, "splash suite": 0.0023440607141368935, "of all": 9.578236835191139e-05, "trends ffl ilp": 0.0014938492361881133, "ilp speedup figure": 0.0029876984723762267, "sor two": 0.0014208435391350944, "ilp fig 4": 0.0014938492361881133, "full simulation": 0.0014208435391350944, "accesses software": 0.0012964694902785692, "transaction bus": 0.0011720303570684468, "up our": 0.0010073118898254255, "configuration we simulate": 0.0014938492361881133, "265 may 2001": 0.0014938492361881133, "latency tolerating features": 0.0014938492361881133, "multiprocessor hardware enhancements": 0.0014938492361881133, "luopt is considered": 0.0014938492361881133, "3 indicates": 0.00104746084242708, "vijay s pai": 0.002738949122061181, "opportunities in the": 0.00259340408171957, "model the": 0.00030804366877229793, "displaying the": 0.0009116919201724152, "code that": 0.0005902685474969691, "next identify": 0.0012236883289734016, "stockbridge": 0.0012962370230936529, "it sees a": 0.0013694745610305906, "for each": 0.00029610666086334763, "56x simple": 0.0014208435391350944, "function inlining": 0.0010714735215364589, "reasons for": 0.0017996985572822724, "can either help": 0.0014938492361881133, "formance we also": 0.0014938492361881133, "provide high": 0.0010073118898254255, "in three": 0.0004851080680933017, "the corresponding uniprocessor": 0.0014938492361881133, "for an": 0.00015724599092398634, "system which we": 0.0011445468458217791, "commercial": 0.0006040305614513962, "the l1": 0.002504711879086664, "and 4 illustrate": 0.0013694745610305906, "to 29 for": 0.0014938492361881133, "the l2": 0.0025260101631929053, "3 indicates that": 0.0012049873892419176, "how aggressive ilp": 0.0014938492361881133, "512 molecules": 0.0011720303570684468, "2 3 54x": 0.0014938492361881133, "a common set": 0.0010074925735724792, "figure also": 0.0008349039596955547, "convention similar": 0.0012964694902785692, "techniques for the": 0.0008259957405919335, "computing v": 0.00042750173131680307, "resulting in": 0.0012041679433957761, "except the processor": 0.0013694745610305906, "below the": 0.0008133493074526835, "is also": 9.383286940226827e-05, "larger": -0.0007261117034417674, "in ilp based": 0.005975396944752453, "two are": 0.0006826869601453228, "641": 0.0008088326172703694, "better simulated ilp": 0.0014938492361881133, "determined by three": 0.0013694745610305906, "that it": 9.550353231521118e-05, "systems without software": 0.0014938492361881133, "our key overall": 0.0014938492361881133, "to store information": 0.001099381203598304, "misses with similar": 0.0029876984723762267, "amount of": 0.00022180104504105578, "performance improvements": 0.001470546894762452, "attribute this": 0.0009744838600348351, "set of system": 0.0011205516212663127, "show that late": 0.0014938492361881133, "appli": 0.000567161743905649, "app": 0.0007861269656877025, "cycles local memory": 0.0014938492361881133, "lapped simple": 0.0014208435391350944, "byte line l2": 0.0014938492361881133, "data memory": 0.002620602079379298, "13 on the": 0.0012450565121198878, "ilp system can": 0.0014938492361881133, "clustered load": 0.0014208435391350944, "order simple processor": 0.0014938492361881133, "interaction between": 0.0011412606001391147, "were exhibited by": 0.0014938492361881133, "characterize them": 0.0011720303570684468, "because they overlap": 0.0014938492361881133, "use": -0.008322500404686602, "from": 0, "functional unit non": 0.0014938492361881133, "remains": 2.133418379876073e-05, "that could": 0.0004764454760788233, "memory and directory": 0.0014938492361881133, "overlap its": 0.0012964694902785692, "simple system latency": 0.0014938492361881133, "hit in the": 0.0010476487277799817, "few": -3.755748578607773e-05, "and how": 0.0004611207243203091, "while ilp techniques": 0.0029876984723762267, "for a single": 0.000603999252015511, "in the bar": 0.001296702040859785, "additional benefits": 0.0012236883289734016, "issued past mispredicted": 0.0014938492361881133, "simulator for ilp": 0.0012450565121198878, "of insufficient": 0.0012236883289734016, "in substantial reductions": 0.0014938492361881133, "processor in memory": 0.0011722405867289074, "large number of": 0.00043125311445127575, "14 14 59": 0.0014938492361881133, "applications to overlap": 0.0014938492361881133, "accesses thus": 0.0012236883289734016, "used in this": 0.000578824116878417, "by only": 0.0006251984001052484, "sors": 0.0012686423658425793, "becomes": -5.3404060232346955e-05, "reduce the effectiveness": 0.0013694745610305906, "multiprocessor than in": 0.0014938492361881133, "how ilp": 0.0014208435391350944, "because previous": 0.0012236883289734016, "processor with single": 0.0014938492361881133, "previous generation systems": 0.0014938492361881133, "l2 cache both": 0.0014938492361881133, "benefit of": 0.000552791390047809, "systems due": 0.0010073118898254255, "of scientific and": 0.0012450565121198878, "few multiprocessor": 0.0014208435391350944, "150mhz 64": 0.0014208435391350944, "12 using": 0.0010262724504283278, "time for": 0.0008872439119552157, "november 16": 0.0015833751152722771, "time on": 0.0020491177949931733, "specific techniques motivated": 0.0014938492361881133, "in multiprocessor": 0.0008349039596955547, "figure graphically": 0.0014208435391350944, "time of": 0.0005490137578856963, "focus on issues": 0.0013694745610305906, "not ex ist": 0.0013694745610305906, "time maining memory": 0.0014938492361881133, "ilp multipro cessors": 0.0014938492361881133, "microprocessors incorporate techniques": 0.0014938492361881133, "1999 haifa israel": 0.0009849547961705261, "specific to ilp": 0.0014938492361881133, "ecution": 0.0008649705132670034, "simple ilp28 2": 0.0014938492361881133, "drops": 0.000415170482593349, "reduction of": 0.0009105858266634087, "rates and": 0.0007235008318063837, "use a": 0.0004073427634809483, "hidden by the": 0.0011445468458217791, "latency reduction techniques": 0.0014938492361881133, "can see why": 0.0014938492361881133, "memory accesses software": 0.0013694745610305906, "investigate the causes": 0.0012450565121198878, "and contention our": 0.0014938492361881133, "fig 10 factors": 0.0014938492361881133, "time similar": 0.0011720303570684468, "mp3d and water": 0.002738949122061181, "to fully": 0.000679656160122793, "prefetches scheduled": 0.0014208435391350944, "memory 140 220": 0.0014938492361881133, "miss slowdown in": 0.0014938492361881133, "the limited benefits": 0.0014938492361881133, "water 512": 0.0012964694902785692, "splash 2 programs": 0.0011205516212663127, "component becomes a": 0.0013694745610305906, "access versus a": 0.0014938492361881133, "latencies of remote": 0.0014938492361881133, "split transaction": 0.0020525449008566557, "over lapped simple": 0.0014938492361881133, "expose more": 0.00104746084242708, "265 may": 0.0012236883289734016, "time together": 0.0014208435391350944, "time luopt memory": 0.0014938492361881133, "based multiprocessors than": 0.0029876984723762267, "better load balance": 0.001063299596966407, "it ffl load": 0.0014938492361881133, "instead": -0.00016448008701895313, "change the ilp": 0.0014938492361881133, "issued past a": 0.0014938492361881133, "case lu sees": 0.0014938492361881133, "generation multiproces": 0.0014208435391350944, "or negatively": 0.0012236883289734016, "abstractcurrent microprocessors incorporate": 0.0014938492361881133, "acacio jos": 0.0014208435391350944, "order scheduling blocking": 0.0014938492361881133, "only needs to": 0.0008652808165901484, "allow the overlap": 0.0014938492361881133, "relative to the": 0.0010846525662872074, "have longer latencies": 0.0014938492361881133, "execution time": 0.013626460990331716, "compared to previous": 0.0023444811734578148, "suitable for the": 0.000908350588733887, "a simulated": 0.0007916875576361386, "figure than the": 0.0013694745610305906, "to insufficient and": 0.0014938492361881133, "system effects of": 0.0013694745610305906, "7 to": 0.0006320834443631525, "while software prefetching": 0.0029876984723762267, "due to loads": 0.004108423683091772, "efficiency figure": 0.0010991840405417048, "are versions of": 0.0014938492361881133, "increase load miss": 0.0014938492361881133, "ffl parallel efficiency": 0.0014938492361881133, "a configuration": 0.0006737375532188302, "memory systems splash": 0.0014938492361881133, "5 2 41x": 0.0014938492361881133, "required this": 0.0008823495204139393, "mp3d to": 0.0014208435391350944, "prefetching only": 0.0012236883289734016, "techniques improve": 0.0012964694902785692, "multi processor": 0.0017141762887774496, "ilp techniques in": 0.0029876984723762267, "94x simple ilp28": 0.0014938492361881133, "80 more detailed": 0.0014938492361881133, "replaced to": 0.0014208435391350944, "our results include": 0.001296702040859785, "techniques in": 0.0009860002067861716, "retired that cycle": 0.0014938492361881133, "shows the ilp": 0.0029876984723762267, "speculation or reordering": 0.0014938492361881133, "resource contention are": 0.0014938492361881133, "latencies 4": 0.0014208435391350944, "misses optimizations to": 0.0014938492361881133, "simulation described in": 0.0014938492361881133, "knowledge the key": 0.0013694745610305906, "including": -0.00017761131168908415, "rate 300": 0.0014208435391350944, "application executables as": 0.0014938492361881133, "non uniform memory": 0.0010804390301275394, "on simple": 0.00254816989691239, "memory multiproces this": 0.0014938492361881133, "consistent comparison": 0.0012964694902785692, "simple system the": 0.0014938492361881133, "write": 0.00010150039426920488, "connects the network": 0.0014938492361881133, "an ilp multiprocessor": 0.0014938492361881133, "can overlap all": 0.0014938492361881133, "both of": 0.00039477346500433247, "per formance": 0.0015226661020995697, "additional latency as": 0.0014938492361881133, "plications current": 0.0014208435391350944, "the stall": 0.00104746084242708, "effect is mitigated": 0.0014938492361881133, "contention for system": 0.0029876984723762267, "previous conference papers": 0.0014938492361881133, "stall times to": 0.0014938492361881133, "as in luopt": 0.0014938492361881133, "only to the": 0.0007760247047198731, "to 88": 0.0010714735215364589, "contention": 0.012929505920491519, "speedup figure 3": 0.0014938492361881133, "our evaluations we": 0.0014938492361881133, "9502500 cda": 0.0014208435391350944, "erarchy": 0.0010472730244528237, "efficiency 3 of": 0.0014938492361881133, "greater memory latencies": 0.0014938492361881133, "025": 0.0007971289431887442, "are normalized": 0.0007522323131148069, "identify three factors": 0.0014938492361881133, "speedup the second": 0.0014938492361881133, "and fft are": 0.0013694745610305906, "system resources from": 0.0029876984723762267, "relative memory stall": 0.0014938492361881133, "ns access time": 0.0013694745610305906, "blocking and use": 0.0014938492361881133, "the application": 0.0005763384080941654, "our results suggest": 0.0019699095923410522, "being replaced to": 0.0014938492361881133, "but can": 0.0005828952578067033, "outstanding prefetched": 0.0014208435391350944, "load miss requests": 0.0014938492361881133, "latency than the": 0.0012049873892419176, "lu sees": 0.0014208435391350944, "latency is exposed": 0.0014938492361881133, "speedup figure 5": 0.0014938492361881133, "comparing the": 0.00046309996164136546, "025 sarita": 0.0014208435391350944, "since each instruction": 0.0013694745610305906, "namic scheduling non": 0.0014938492361881133, "effective in": 0.0024155637230892928, "maintained across synchronization": 0.0014938492361881133, "supported in": 0.0004136616058578879, "in contrast luopt": 0.0014938492361881133, "the resources most": 0.0013694745610305906, "2 and": 0.00011503075791979134, "system generally sees": 0.0014938492361881133, "communication that": 0.0018027514713866914, "9502500": 0.0012962370230936529, "1 29x": 0.0012964694902785692, "7 2 compiler": 0.0013694745610305906, "often tends to": 0.0014938492361881133, "that cycle to": 0.0013694745610305906, "ilp system may": 0.0014938492361881133, "hidden only behind": 0.0014938492361881133, "memory consistency models": 0.0012049873892419176, "fftopt 65536": 0.0014208435391350944, "related": -0.000315062006057489, "lu memory cpu": 0.0014938492361881133, "88": 0.00039111067527161165, "access cc numa": 0.0013694745610305906, "not provide similar": 0.0014938492361881133, "cases on": 0.0009116919201724152, "at various times": 0.0012450565121198878, "to 8": 0.0006392270727771237, "82": 0.00037329917936497687, "our": -0.021766848661313103, "80": 0.00023741295539585257, "instructions can be": 0.0009649169779681393, "86": 0.0003719848510099565, "latency increase": 0.0014208435391350944, "at every": 0.0005466866434134077, "out": -0.0013480676214971113, "to arrive at": 0.0008131975843589385, "prefetching improves": 0.0012964694902785692, "in ilp": 0.021506987333914165, "the following": 2.0294851111924112e-05, "system performance and": 0.001063299596966407, "to improve overall": 0.0011205516212663127, "the cache sizes": 0.0012450565121198878, "accesses that otherwise": 0.0014938492361881133, "results for": 0.0002494314053596273, "ilp load": 0.002841687078270189, "in partic": 0.0009226297106538729, "unclear how to": 0.0011205516212663127, "conclusions this": 0.000735273447381226, "cause": 0.00021857527390102937, "integrated": 0.0006664021678196664, "see less instruction": 0.0014938492361881133, "fig 7 ilp": 0.0014938492361881133, "systems expressed": 0.0014208435391350944, "from simple": 0.0008570881443887248, "ranganathan": 0.0008821913081994128, "allowing other": 0.0012236883289734016, "in the system": 0.0010526690128993899, "successful in improving": 0.0014938492361881133, "to a": 3.847635808281406e-05, "simulation environment we": 0.0011722405867289074, "fft fftopt 65536": 0.0014938492361881133, "completely": 0.00017489804781966524, "of ilp is": 0.0014938492361881133, "to previous work": 0.0010074925735724792, "kaul": 0.0010989869481908814, "conflicts": 0.0004028143493532369, "in part by": 0.0004908019870975617, "allocate write": 0.0014208435391350944, "decreases it while": 0.0014938492361881133, "simple ilp34 0": 0.0014938492361881133, "multipro cessors": 0.00104746084242708, "performance of shared": 0.00481994955696767, "g": -0.0008026346844031856, "total time": 0.0011181836369463893, "72 vs average": 0.0014938492361881133, "remains largely memory": 0.0014938492361881133, "from prefetching": 0.0011720303570684468, "is determined": 0.00033400790615465824, "dynamic scheduling": 0.0007758855324270612, "times": -0.0007987867101909055, "potentially hurt performance": 0.0014938492361881133, "techniques affect": 0.0014208435391350944, "fig 10": 0.0005998995190940908, "system sees": 0.002841687078270189, "the gcc": 0.0009467079011321123, "nodes in multiprocessor": 0.0014938492361881133, "simple system since": 0.0014938492361881133, "partnership award": 0.0011720303570684468, "caches without": 0.0011720303570684468, "a greater": 0.003271880586931964, "on the impact": 0.0010332478335948062, "loads and represents": 0.0014938492361881133, "uniprocessor execution time": 0.0013694745610305906, "yong": 0.0006296477387181318, "in luopt": 0.008525061234810566, "science and": 0.0005407652217859794, "mp3d are from": 0.0014938492361881133, "motivate prefetching algorithms": 0.0014938492361881133, "instructions with": 0.0008823495204139393, "is also supported": 0.0011445468458217791, "that schedules instructions": 0.0014938492361881133, "status holding": 0.0014208435391350944, "the best": 0.0004230575075840139, "prefetching interacts with": 0.0014938492361881133, "increases in": 0.0012595213195233216, "first memory": 0.001131946701784956, "ation from 1": 0.0014938492361881133, "n mshrs are": 0.0014938492361881133, "simple ilp simple": 0.0014938492361881133, "and no specu": 0.0014938492361881133, "lodieska stockbridge vaughan": 0.0014938492361881133, "commodity microprocessors improve": 0.0014938492361881133, "ilp systems due": 0.0014938492361881133, "or more": 0.00025560355948786475, "we compiled": 0.00104746084242708, "recent advances": 0.0007613330510497848, "occupancy": 0.002956948793086122, "their": -0.0030883907656075378, "the better of": 0.0012450565121198878, "fftopt is only": 0.0014938492361881133, "652": 0.0007861269656877025, "to load misses": 0.002738949122061181, "provide similar leeway": 0.0014938492361881133, "consistency the store": 0.0014938492361881133, "multiple instruction": 0.0009116919201724152, "hi erarchy": 0.0011720303570684468, "the likelihood of": 0.0007422849786151256, "for reference": 0.0007758855324270612, "system section": 0.0008823495204139393, "from memory system": 0.0014938492361881133, "and producer initiated": 0.0014938492361881133, "time radix memory": 0.0014938492361881133, "we study": 0.00044319366945067435, "pipelines memory": 0.0014208435391350944, "can see": 0.000877436088113422, "that the": 2.599132670383122e-06, "lists": 0.00018539555052621425, "the algorithm": 0.00018042499936431476, "ilp processors 2": 0.0014938492361881133, "time in simple": 0.0014938492361881133, "applications except": 0.0011720303570684468, "execution time and": 0.0017531651172729198, "ilp processors have": 0.0014938492361881133, "simulate": 0.0003039910977028127, "model release": 0.0014208435391350944, "similar latencies": 0.0014208435391350944, "system is": 0.0005661601029103778, "similar multiprocessor": 0.0014208435391350944, "misses with up": 0.0014938492361881133, "multimedia applications": 0.0008089776733351597, "data from": 0.0004691529990185726, "previous work e": 0.0013694745610305906, "advanced technology program": 0.0012450565121198878, "generation simple": 0.0014208435391350944, "an alfred p": 0.0012049873892419176, "time can imply": 0.0014938492361881133, "of mshrs": 0.0014208435391350944, "and address": 0.0008280699999863234, "parallelism ilp this": 0.0014938492361881133, "4 we": 0.00023279299276820863, "dimensional mesh": 0.0009226297106538729, "reducing memory": 0.0046713469806684196, "to each": 0.0002221738934678551, "are with prefetches": 0.0014938492361881133, "to previous generation": 0.0029876984723762267, "providing": 0.00013791161691552222, "a 2 memory": 0.0014938492361881133, "the overall execution": 0.0010332478335948062, "sun sc 4": 0.0014938492361881133, "msi cache coherence": 0.0014938492361881133, "radix memory": 0.0014208435391350944, "greater need": 0.0025929389805571385, "modifications traded": 0.0014208435391350944, "78 59": 0.0012964694902785692, "show that while": 0.002198762407196608, "total time on": 0.0013694745610305906, "processors in detail": 0.0014938492361881133, "based on": 3.808985067773838e-05, "the above trends": 0.0014938492361881133, "need": -0.0010378961118887794, "of l1": 0.004029247559301702, "shaped primarily": 0.0014208435391350944, "architecture news": 0.0006857675591619254, "linked": 0.00030103295660358705, "the section of": 0.001099381203598304, "as in": 0.00011560619434456329, "from commodity microprocessors": 0.0014938492361881133, "processors stress": 0.0014208435391350944, "parthasarathy ranganathan by": 0.0014938492361881133, "small instruction footprints": 0.0014938492361881133, "both load and": 0.0014938492361881133, "d miss latency": 0.0014938492361881133, "in the first": 0.00036311780529090735, "characterize them luopt": 0.0014938492361881133, "able": -0.00012708897973429513, "models the": 0.0009362636987827285, "fpus 2": 0.0014208435391350944, "poorer in": 0.0025929389805571385, "multiprocessors they are": 0.0014938492361881133, "hide the": 0.000743558732735435, "but its": 0.0007088812617379373, "our applications increased": 0.0014938492361881133, "which": -0.006481185115468264, "multiprocessors a abstractcurrent": 0.0014938492361881133, "component figure and": 0.0014938492361881133, "memory systems ilp": 0.0014938492361881133, "figure 10 summarizes": 0.0014938492361881133, "multiproces this": 0.0014208435391350944, "attribute this fraction": 0.0014938492361881133, "motivate latency": 0.0014208435391350944, "instructions in the": 0.0008949704568537753, "miss latency measured": 0.0014938492361881133, "outstanding branches 8": 0.0014938492361881133, "key reasons": 0.0012964694902785692, "specific issues 6": 0.0014938492361881133, "cycles remote": 0.0012964694902785692, "ilp than": 0.004262530617405283, "increasing the ilp": 0.0014938492361881133, "connected": 8.855234974589509e-05, "overlapping": 0.0003161745861234225, "v 22 n": 0.0006377305939891324, "linked data structures": 0.0011205516212663127, "detailed data shows": 0.0014938492361881133, "it achieves": 0.0007567266329225443, "why": 0.00015878610186410253, "the performance bottlenecks": 0.001296702040859785, "each node": 0.0003883474525902584, "iii impact of": 0.0013694745610305906, "haifa": 0.0006952009586565726, "last column": 0.0006517655629891588, "not provide": 0.0010453152399098223, "decrease memory": 0.0012964694902785692, "effect of": 0.0002844585570314233, "non memory": 0.0012964694902785692, "higher in the": 0.0010332478335948062, "functional unit": 0.001572535899440573, "and network parameters": 0.0014938492361881133, "proceedings": -8.45867333166335e-05, "simulators luopt": 0.0014208435391350944, "sets used": 0.0009226297106538729, "larger bottleneck and": 0.0029876984723762267, "supercomputing p 1": 0.0010199114554288679, "of order": 0.002220501043844602, "after the addition": 0.0012450565121198878, "part in ilp": 0.0014938492361881133, "and is determined": 0.0011722405867289074, "define an ilp": 0.0014938492361881133, "time radix": 0.0014208435391350944, "we analogously": 0.0012964694902785692, "appli cations most": 0.0014938492361881133, "corresponding uniprocessor": 0.0014208435391350944, "the interaction between": 0.0007538535022680264, "a single chip": 0.0010199114554288679, "load miss ilp": 0.007469246180940567, "the demand": 0.000770905950507449, "out of order": 0.003968362708357643, "54x simple": 0.0014208435391350944, "software prefetching pf": 0.0014938492361881133, "such systems": 0.0011997990381881817, "based": -0.0066257771613059836, "misses to": 0.0018452594213077458, "better of sparc": 0.0014938492361881133, "in luopt provides": 0.0014938492361881133, "cache": 0.0075013576950993715, "ilp system than": 0.0029876984723762267, "scheduling prefetched lines": 0.0014938492361881133, "from the": 7.797441685396264e-06, "references sors": 0.0014208435391350944, "for both": 0.0005652441913668754, "misses to overlap": 0.0029876984723762267, "varying this prefetch": 0.0014938492361881133, "since rsim": 0.0014208435391350944, "local": -7.616604173536641e-05, "to understand": 0.0008450313397619832, "of exploiting ilp": 0.0014938492361881133, "late prefetches the": 0.0014938492361881133, "by our": 0.00037468823311707526, "82 fft lu": 0.0014938492361881133, "already overlapped": 0.0014208435391350944, "ccr 9502500 cda": 0.0014938492361881133, "can improve": 0.001078624345307112, "thus despite the": 0.0014938492361881133, "overall": 0.00036267744738720313, "tolerate or reduce": 0.0014938492361881133, "load misses must": 0.0014938492361881133, "43 for": 0.0011720303570684468, "early prefetches and": 0.0014938492361881133, "and to processors": 0.0014938492361881133, "and ilp duces": 0.0014938492361881133, "128": 0.0003531115346297326, "system uses previous": 0.0014938492361881133, "29 n 2": 0.000821629544487081, "partic": 0.0007565909458806001, "the cycle to": 0.0011445468458217791, "performance for a": 0.0009649169779681393, "instructions with other": 0.0014938492361881133, "6 load miss": 0.0014938492361881133, "by an": 0.0003871524127475689, "we followed": 0.0010262724504283278, "are insufficient opportunities": 0.0014938492361881133, "for total execution": 0.0029876984723762267, "varying this": 0.0012236883289734016, "in exploiting": 0.00104746084242708, "low and": 0.000770905950507449, "the input": 0.0005552689700608286, "next identify three": 0.0014938492361881133, "c performance metrics": 0.0014938492361881133, "contention for": 0.0041403499999316164, "times in": 0.00048073118015100634, "and commercial": 0.00104746084242708, "and greater": 0.0009013757356933457, "splash suite 13": 0.0014938492361881133, "better performance": 0.0005253384458654659, "ilp this paper": 0.0013694745610305906, "the original": 0.0001607044520366994, "and water": 0.002923451580104505, "hiding optimization of": 0.0029876984723762267, "time contributes": 0.0014208435391350944, "reductions in execution": 0.0029876984723762267, "speed up our": 0.0014938492361881133, "adaptive and integrated": 0.0014938492361881133, "computer": -0.00030509266720181514, "g through": 0.0009226297106538729, "stall time consequently": 0.0014938492361881133, "latency added due": 0.0014938492361881133, "communication which": 0.0009744838600348351, "find that software": 0.0014938492361881133, "closer": 0.0002867203165166221, "1 cycle latency": 0.0012450565121198878, "ii a": 0.0012882866871875946, "following the methodology": 0.0014938492361881133, "an ibm partnership": 0.0013694745610305906, "compiler specifically": 0.0014208435391350944, "220 cycles": 0.0014208435391350944, "comparison the experiments": 0.0014938492361881133, "ap plications": 0.0032359106933406386, "latency in shared": 0.0014938492361881133, "state": -0.0004788259690965196, "previous work": 0.0008072780696205198, "improves by only": 0.0014938492361881133, "simulated architectures": 0.0012964694902785692, "contributing to": 0.0024644465802629895, "theta": 7.324463797424788e-05, "as also assumed": 0.0014938492361881133, "unclear how": 0.0009226297106538729, "2 iii impact": 0.0014938492361881133, "miss in the": 0.001099381203598304, "as execution time": 0.001296702040859785, "variability": 0.0005096751662543065, "jos": 0.0016915577709953765, "in addition to": 0.0003796702334019842, "first instruction": 0.00104746084242708, "successful in reducing": 0.0012450565121198878, "also tried varying": 0.0014938492361881133, "of the stall": 0.001296702040859785, "cache before": 0.0009467079011321123, "efficiency": 0.001141914496851172, "other load misses": 0.0029876984723762267, "load miss overlap": 0.011950793889504907, "key": 0.00041873467249245406, "methodological considerations": 0.0010262724504283278, "reference the": 0.000735273447381226, "iv analyzes": 0.0014208435391350944, "loads that miss": 0.0014938492361881133, "applications do": 0.0010073118898254255, "woo et al": 0.0013694745610305906, "b shows the": 0.000747978829852506, "multiprocessor system is": 0.0013694745610305906, "provide high performance": 0.001296702040859785, "opportunity for overlapping": 0.0014938492361881133, "fully exploit recent": 0.0014938492361881133, "april": 0.00012020918467385176, "the figure also": 0.0010074925735724792, "grain": 0.0005023203561135886, "for each application": 0.0037218911611413487, "by comparing": 0.000552791390047809, "applications except lu": 0.0014938492361881133, "ilp one": 0.0014208435391350944, "app reduction": 0.0014208435391350944, "microprocessors improve": 0.0014208435391350944, "stall time is": 0.003516721760186722, "purpose but did": 0.0014938492361881133, "each application figure": 0.0029876984723762267, "simple latency": 0.0014208435391350944, "unclear": 0.0005920504788030276, "result in": 0.000250246964794514, "reductions are similar": 0.0014938492361881133, "environments": 0.0002661421498081575, "systems splash": 0.0014208435391350944, "generally poorer": 0.005185877961114277, "section iii ilp": 0.0014938492361881133, "and luopt improve": 0.0014938492361881133, "respect": -7.487128453885478e-05, "in mp3d": 0.0012236883289734016, "miss overlap however": 0.0014938492361881133, "results figure": 0.0008493899656374634, "that models": 0.0007972719003162888, "the time": 0.00017417836697144803, "l2 cache 64": 0.0013694745610305906, "has a greater": 0.0011205516212663127, "alus and": 0.0012964694902785692, "larger relative memory": 0.0029876984723762267, "needed data from": 0.0014938492361881133, "addition": -0.0005159401491511346, "account for": 0.0004572175701086032, "shared memory the": 0.0010804390301275394, "misses thereby negatively": 0.0014938492361881133, "generation multiprocessors software": 0.0014938492361881133, "and ilp factor": 0.0014938492361881133, "than that": 0.0007198422424269259, "opportunities to": 0.0008214821934209966, "execution time are": 0.0012049873892419176, "the 2002": 0.0006953256360164465, "communication which can": 0.0014938492361881133, "that cycle we": 0.0014938492361881133, "corresponding": -0.001139474112904417, "namic": 0.0009465381489533186, "grain producer initiated": 0.0014938492361881133, "average of": 0.0004764454760788233, "coalesce multiple": 0.0012964694902785692, "is not maintained": 0.0013694745610305906, "level parallelism": 0.002864190034752942, "controller": 0.00045521127572845316, "push architecture": 0.0012964694902785692, "v discussion": 0.0012964694902785692, "foundation fellowship and": 0.0014938492361881133, "initiated communication": 0.006482347451392846, "program under": 0.0008651256371036726, "instruction window to": 0.0014938492361881133, "multiprocessors we followed": 0.0014938492361881133, "cesses": 0.0012880556872436842, "issued past": 0.002841687078270189, "2 alus": 0.0014208435391350944, "cycle latency": 0.0009901537330284928, "associative 1 port": 0.0014938492361881133, "of figure": 0.0007210881966215083, "only 2 05": 0.0014938492361881133, "2 to the": 0.0007936725416715286, "2 5 8": 0.001099381203598304, "will": -0.0006343211829212896, "in removing": 0.00104746084242708, "arrival including the": 0.0014938492361881133, "for hiding memory": 0.001296702040859785, "even a": 0.0006059181569023806, "net effect is": 0.0011205516212663127, "mitigated since": 0.0012964694902785692, "limitations 12": 0.0014208435391350944, "in simple two": 0.0014938492361881133, "applications increased": 0.0014208435391350944, "simple loop interchange": 0.0014938492361881133, "can appear": 0.0007613330510497848, "since store latencies": 0.0014938492361881133, "allocate write back": 0.0014938492361881133, "iii implies": 0.0011720303570684468, "knowledge the": 0.0007235008318063837, "since a sparc": 0.0014938492361881133, "in simple for": 0.0013694745610305906, "thus": -0.003585179177719815, "above trends": 0.0014208435391350944, "range of": 0.0008261906667668687, "stalls due to": 0.0011205516212663127, "each curve": 0.0009013757356933457, "assumed a": 0.0008570881443887248, "from address generation": 0.0014938492361881133, "initiating a": 0.00104746084242708, "able to": 0.00033157132638357437, "also assumed by": 0.0014938492361881133, "compiler optimization identified": 0.0014938492361881133, "the prefetching algorithm": 0.0012049873892419176, "is generally": 0.0010072360472188871, "scheduling decision is": 0.001296702040859785, "further load": 0.0014208435391350944, "3 and": 0.0001891408115579257, "however the": 0.0003144919818479727, "assumed by most": 0.001296702040859785, "the difference": 0.0003075405188130914, "overlapped accesses": 0.0014208435391350944, "misses in": 0.003854529752537245, "2002 baltimore maryland": 0.001063299596966407, "and more": 0.0003562174884767141, "time consequently despite": 0.0014938492361881133, "on the performance": 0.0025133616852753074, "43 43 78": 0.0014938492361881133, "units": 0.0006574909192133063, "retired from the": 0.0014938492361881133, "execution the simple": 0.0014938492361881133, "to cache": 0.0014625313643851219, "difficult": 1.8206279221700345e-05, "also shows the": 0.0007864089843301016, "and the texas": 0.0014938492361881133, "ac cesses thereby": 0.0014938492361881133, "schedules instructions": 0.0012964694902785692, "manual the": 0.0009744838600348351, "ilp specific issues": 0.0014938492361881133, "effect": -3.743587509370372e-05, "of that access": 0.0014938492361881133, "optimizations is discussed": 0.0014938492361881133, "figure 9": 0.000628319273534561, "stall time the": 0.0012450565121198878, "fig 8 interaction": 0.0014938492361881133, "performance we": 0.000581094980533528, "time in ilp": 0.007469246180940567, "multiprocessor using": 0.0011720303570684468, "figure 2": 0.00011044754416397038, "figure 3": 0.00026630998820747733, "figure 4": 0.00015288364762001456, "figure 5": 0.0001871115145424674, "figure 6": 0.000976734895441119, "figure 7": 0.0002469980050255062, "previous generation 2shared": 0.0014938492361881133, "transaction": 0.000981251955556359, "arises because load": 0.0014938492361881133, "better memory ilp": 0.0014938492361881133, "i": -0.0014175083074953337, "chosen to ensure": 0.0013694745610305906, "causes for the": 0.0013694745610305906, "the specific": 0.00046610447795252045, "well": -0.0004571355873992418, "a large": 0.0005786710073716914, "to effectively": 0.0007393697730918806, "access decreasing": 0.0014208435391350944, "data prefetching": 0.000934269396133684, "3 the clustering": 0.0014938492361881133, "execution the": 0.0005979344413557038, "simple multiprocessor iv": 0.0014938492361881133, "configuration with 8": 0.0013694745610305906, "possible n on": 0.0014938492361881133, "with the latency": 0.00259340408171957, "techniques such": 0.00186887272366773, "for most of": 0.0014845699572302513, "multiple load misses": 0.005477898244122362, "effective at reducing": 0.0011205516212663127, "ilp systems previous": 0.0014938492361881133, "figure 3 shows": 0.000602659314031667, "9 detailed data": 0.0014938492361881133, "the loop interchanges": 0.0014938492361881133, "increasingly": 0.0003968858503788906, "results figures 3": 0.0013694745610305906, "a small": 0.00020155903306110062, "overlap in": 0.0007862679497202865, "simple systems": 0.0038894084708357072, "detail": 0.00018042086342911256, "we therefore": 0.0004862170335020334, "specific technique": 0.0011720303570684468, "negative effects the": 0.0014938492361881133, "invalidation based": 0.001131946701784956, "misses have": 0.0012964694902785692, "for significant": 0.00104746084242708, "address generation to": 0.0014938492361881133, "the corresponding demand": 0.0013694745610305906, "system node": 0.0012964694902785692, "scheduled identically for": 0.0014938492361881133, "how they": 0.0005959892109383867, "directory coherence protocol": 0.0013694745610305906, "within ilp processors": 0.0029876984723762267, "are versions": 0.0014208435391350944, "multiple load clustered": 0.0014938492361881133, "almost never has": 0.0014938492361881133, "65 vs average": 0.0014938492361881133, "this overlap does": 0.0014938492361881133, "the key metric": 0.0014938492361881133, "often suffer from": 0.001296702040859785, "accesses and prefetching": 0.0014938492361881133, "adve rohit jain": 0.0014938492361881133, "contributes a larger": 0.0013694745610305906, "64 bits per": 0.0014938492361881133, "have similar": 0.0007088812617379373, "prefetching less": 0.0014208435391350944, "system ad ditionally": 0.0014938492361881133, "extends": 0.00023819675411881634, "figure and a": 0.0014938492361881133, "i e": 0.00013086948797916953, "usage": 0.0003089975097064563, "shows the": 0.0011697110469157466, "between local and": 0.0011722405867289074, "to insert prefetches": 0.001296702040859785, "of multimedia applications": 0.0013694745610305906, "identical": 0.00016939549683994787, "the figure shows": 0.0016182455628759999, "connected using": 0.0011720303570684468, "average from": 0.0011720303570684468, "number of late": 0.00259340408171957, "latency shown": 0.0014208435391350944, "computer architecture news": 0.0007599210567713158, "of ilp techniques": 0.011950793889504907, "in our configuration": 0.0012049873892419176, "2 or": 0.00048733203429857926, "ex ecution": 0.0009901537330284928, "use function": 0.0012236883289734016, "for simple for": 0.0014938492361881133, "265": 0.0006162781892430305, "latency in our": 0.001296702040859785, "miss latency is": 0.0012049873892419176, "system as in": 0.0012049873892419176, "achieved by the": 0.0008091227814379999, "a proces": 0.0012236883289734016, "see longer latencies": 0.0014938492361881133, "memory multiprocessors a": 0.002409974778483835, "sizes": 0.0004646454971116391, "maximum retire rate": 0.0014938492361881133, "exploiting": 0.0007779708267301969, "latencies incurred": 0.0014208435391350944, "suggest any": 0.0014208435391350944, "cache or by": 0.0014938492361881133, "less than": 0.0003742230290849348, "commercial sun": 0.0014208435391350944, "most applications": 0.0007273426669563976, "overhead from": 0.0010262724504283278, "prefetching evaluation of": 0.0014938492361881133, "however the impact": 0.0013694745610305906, "of section": 0.0007628310317021551, "aggressively exploit instruction": 0.0014938492361881133, "the best performance": 0.0007599210567713158, "d execution": 0.0012236883289734016, "the d": 0.0005775437806277055, "parallel efficiency than": 0.0014938492361881133, "because": -0.0052633078390739736, "in this": 1.039663986811265e-05, "exposed part that": 0.0014938492361881133, "splash 2": 0.0010073118898254255, "important for our": 0.0011722405867289074, "distance a overall": 0.0014938492361881133, "our results": 0.0023186192958334685, "factors affecting the": 0.001099381203598304, "in multiprocessors": 0.000934269396133684, "alternatives for a": 0.001296702040859785, "figures show": 0.0007972719003162888, "make software": 0.0011720303570684468, "tolerating techniques integrated": 0.0014938492361881133, "are being increasingly": 0.0013694745610305906, "the memory component": 0.0014938492361881133, "the x": 0.0004051516362109503, "that are difficult": 0.001099381203598304, "prefetching achieves significant": 0.0029876984723762267, "from resource": 0.001131946701784956, "of the system": 0.0004267392264668583, "generation to data": 0.0014938492361881133, "total mshr": 0.0014208435391350944, "particles water": 0.0014208435391350944, "described below the": 0.0009468777142085484, "overlap": 0.006878823882602114, "sors however have": 0.0014938492361881133, "normalized execution": 0.0050365594491271265, "only 2": 0.0006888996606839536, "only 3": 0.0007613330510497848, "outstanding branches": 0.0014208435391350944, "systems studied": 0.0012236883289734016, "across synchronization and": 0.0014938492361881133, "because ilp techniques": 0.0014938492361881133, "current superscalar compiler": 0.0014938492361881133, "or reduce": 0.00209492168485416, "that are too": 0.0009304727902853372, "results figures": 0.0010714735215364589, "miss overlap figure": 0.0014938492361881133, "window there fore": 0.0014938492361881133, "hinder": 0.0008088326172703694, "one factor that": 0.0014938492361881133, "order dy": 0.0014208435391350944, "multiprocessor results reported": 0.0014938492361881133, "for our evaluations": 0.0014938492361881133, "journal": -2.8079917666759127e-05, "primarily from load": 0.0014938492361881133, "he sun": 0.0011720303570684468, "and techniques such": 0.0013694745610305906, "use miss": 0.0012964694902785692, "is discussed": 0.0009465772344387584, "59 and range": 0.0014938492361881133, "below the load": 0.0013694745610305906, "a effect": 0.0014208435391350944, "this study": 0.0005226576199549111, "can potentially hurt": 0.0014938492361881133, "hiding technique widely": 0.0014938492361881133, "10 times slower": 0.0014938492361881133, "9 the": 0.00036054409831075415, "the global shared": 0.001296702040859785, "is higher in": 0.0011722405867289074, "such processors": 0.001131946701784956, "see performance": 0.002841687078270189, "multiprocessor using an": 0.0014938492361881133, "interleaved ns access": 0.0014938492361881133, "column": 0.00010701381954841551, "of shared memory": 0.004734388571042743, "hurt performance by": 0.0014938492361881133, "bound thus despite": 0.0014938492361881133, "praful": 0.0012962370230936529, "this figure": 0.0005623196226558734, "prefetching does not": 0.001296702040859785, "latency through": 0.0010073118898254255, "a simple processor": 0.0014938492361881133, "of mshrs however": 0.0014938492361881133, "part by": 0.0004089790688200192, "stress system resources": 0.0014938492361881133, "29 for simple": 0.0014938492361881133, "best performance 9": 0.0014938492361881133, "stockbridge vaughan fellowship": 0.0014938492361881133, "resources from": 0.002263893403569912, "ap plications following": 0.0014938492361881133, "with full optimization": 0.0013694745610305906, "memory system": 0.0033982808006139645, "by our results": 0.0012450565121198878, "in the instruction": 0.0027683856143171275, "prefetches": 0.02253836488077553, "with up": 0.0007758855324270612, "applications we next": 0.0014938492361881133, "and c to": 0.001099381203598304, "demand access": 0.002841687078270189, "iii ilp": 0.0014208435391350944, "prefetched": 0.0031885157727549766, "or more misses": 0.0014938492361881133, "the clustering optimization": 0.0014938492361881133, "instructions we": 0.0009226297106538729, "ciency": 0.0005335085628315995, "ilp indicates": 0.0014208435391350944, "18 1999 haifa": 0.0009849547961705261, "execution time reduction": 0.0013694745610305906, "2 56x": 0.0014208435391350944, "additional": -0.0008879888232472276, "systems ilp and": 0.0014938492361881133, "transfer": 0.00047954071092591626, "conflict when the": 0.0013694745610305906, "software prefetching": 0.025225273695609462, "reported in": 0.0004225156698809916, "59 29": 0.0014208435391350944, "key trends": 0.0014208435391350944, "misses does not": 0.0013694745610305906, "the software prefetch": 0.0014938492361881133, "instructions can": 0.0008420033877309686, "to lines also": 0.0014938492361881133, "third may": 0.0014208435391350944, "ilp the": 0.002447376657946803, "input to": 0.00046309996164136546, "maintained across": 0.0011720303570684468, "contention at all": 0.0014938492361881133, "store miss": 0.002447376657946803, "they are": 0.00022604242119530772, "one ilp specific": 0.0014938492361881133, "4 per": 0.0012236883289734016, "uses state": 0.0023440607141368935, "our configuration were": 0.0014938492361881133, "together in": 0.0006597080318487288, "latency tolerance": 0.00209492168485416, "hi": 0.000548096885425383, "other hand radix": 0.0014938492361881133, "thereby allowing": 0.0009226297106538729, "grain producer": 0.0014208435391350944, "miss in": 0.0009226297106538729, "applica tion the": 0.0012450565121198878, "the multiprocessor because": 0.0029876984723762267, "he": 0.000192855749034998, "from current ilp": 0.0014938492361881133, "it can appear": 0.0013694745610305906, "are those": 0.00046711569327991025, "memory system and": 0.0011722405867289074, "the processor and": 0.0009154292893709361, "c extends the": 0.0014938492361881133, "paper combines": 0.0012964694902785692, "no ccr": 0.00104746084242708, "similar to or": 0.0023444811734578148, "in any": 0.0002644696681928306, "below": -0.00035194480528011714, "generally sees lower": 0.0029876984723762267, "lu luopt": 0.002841687078270189, "2 fpus": 0.0014208435391350944, "show three key": 0.0014938492361881133, "contention our": 0.00351609107120534, "latency as": 0.0009901537330284928, "were cache": 0.0014208435391350944, "parallel effi": 0.0014208435391350944, "interchanges": 0.0007659200329003094, "limited by the": 0.0007694135405469789, "processors on the": 0.0019113457107765312, "non uniform": 0.0006297606597616608, "generally a": 0.0008349039596955547, "move load": 0.0014208435391350944, "the texas advanced": 0.001296702040859785, "each access": 0.0008916139019254566, "binding prefetching has": 0.0029876984723762267, "window size further": 0.0014938492361881133, "are limited in": 0.0011445468458217791, "memory parallelism proceedings": 0.0013694745610305906, "communication b introduction": 0.0012450565121198878, "a small fraction": 0.000859882344926048, "overlapped with both": 0.0014938492361881133, "work e": 0.0010073118898254255, "these techniques include": 0.0012450565121198878, "time lu": 0.0014208435391350944, "for previous": 0.0011720303570684468, "prefetching for our": 0.0014938492361881133, "is less": 0.0009565346772932116, "as a large": 0.0010332478335948062, "two dimensional": 0.0004317466202133476, "without providing": 0.0011720303570684468, "cpu fig 8": 0.0014938492361881133, "other": -0.010814569343143829, "sizememory": 0.0012962370230936529, "block 8 fft": 0.0014938492361881133, "branch": 0.0002857928390826018, "instruction grouping rules": 0.0014938492361881133, "c extends": 0.0012236883289734016, "app reduction in": 0.0014938492361881133, "overall per formance": 0.0012450565121198878, "contributing to the": 0.0010332478335948062, "inlining and loop": 0.0013694745610305906, "processors due": 0.0012236883289734016, "figure shows the": 0.00072363060774034, "address the cpu": 0.0014938492361881133, "parallel efficiency using": 0.0014938492361881133, "stud ies both": 0.0014938492361881133, "using aggressive techniques": 0.0014938492361881133, "cessors": 0.0006595897410056503, "scheduling in": 0.0006251984001052484, "2005 xian he": 0.0014938492361881133, "work has": 0.000447765621849893, "greater than those": 0.0011722405867289074, "additionally": 0.0007135335066390176, "paper use a": 0.0014938492361881133, "performance by using": 0.0012049873892419176, "our ilp system": 0.0029876984723762267, "also shows": 0.0005466866434134077, "incurred": 0.0004183714169853199, "advances in": 0.0005656015752357892, "discussed below": 0.0007019804092837983, "configuration were cache": 0.0014938492361881133, "following instructions we": 0.0014938492361881133, "factors contributing": 0.002447376657946803, "the overlapped": 0.0012236883289734016, "prefetches drops": 0.0014208435391350944, "fftopt see": 0.0014208435391350944, "portion": 0.0006333893833138405, "other instructions in": 0.001296702040859785, "previous generation": 0.009789506631787213, "cache sizes are": 0.0013694745610305906, "the reasons for": 0.0008825077893862107, "that while ilp": 0.0014938492361881133, "each prefetch": 0.0012964694902785692, "formance": 0.0012412629092360787, "additionally the dichotomy": 0.0014938492361881133, "occurs because": 0.0008349039596955547}