## Hi, I'm Sameer Shaik üëã
### IP Logic Design and Design Verification Engineer

Design Verification Engineer with **3 years of experience** in **IP design, SoC integration, and verification**.  
Contributed to **3 tapeout cycles** through spec-driven RTL implementation, lint/CDC cleanup, ECO & formal signoff, and integration support.  
Skilled in **UVM**, **UPF low-power validation**, and **SVA / JasperGold formal verification**, with strong debug expertise across **RTL and SoC flows**.

---
## EXPERIENCE 
### Intel Corporation - IP Logic Design Engineer                             
### RTL IP Development and Integration                                                         Apr 2023 - Jul 2025 
- Implemented spec/PCR-driven updates to synthesizable RTL across PCD and PCH programs, including FSM control logic 
and protocol enhancements. 
- Developed RTL IP blocks across multiple RTL milestones and added SVA assertions within the RTL to validate FSM and 
reset behavior. 
- Performed RTL ECO implementation and validated results using Cadence Formality and Synopsys FEV for logical 
equivalence. 
- Executed lint cleanup using Synopsys VC Lint and resolved structural, coding-style, and synthesis-related issues. 
- Performed CDC/RDC analysis and connectivity checks to ensure clean integration and timing-safe RTL handoff. 
- Collaborated with architects and design leads during feature definition, micro-architecture reviews, and integration signoff. 
- Supported multi-IP SoC integration, debugging inter-block issues related to interface mismatches, resets, and clocking.

---
## Design Verification (UVM & Formal Verification) 
- Developed and enhanced UVM components (driver, sequencer, monitor, scoreboard, coverage) for IP-level verification of 
multiple features. 
- Implemented constrained-random stimulus and functional coverage models and contributed to overall coverage closure. 
- Identified RTL issues through verification results and drove resolution in collaboration with design and architecture teams. 
- Collaborated with DV teams on testplans, coverage reviews, and RTL debug across simulation and synthesis environments. 
- Developed targeted UVM sequences and testcases to reproduce complex scenarios and validate IP functionality. 
- Developed SVA properties and contributed to formal analysis for selected IP features using JasperGold. 
- Mentored new hires by sharing SVA debugging techniques, formal workflows, and analysis methodologies. 
- Shared formal verification results with design and architecture teams to support debugging and improve specifications. 

---
## Intel Corporation - Graduate Technical Intern(RTL & Verification)               Jan 2022 - Dec 2022 
‚Ä¢ Implemented SystemVerilog Assertions (SVA) in RTL to validate design specifications. 
‚Ä¢ Developed Python and Perl scripts to automate regression workflows and result analysis, reducing time by ~20%.  

## üíª Technical Skills

### üß© Verification Languages & Methodologies
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-blue?style=for-the-badge)
![UVM](https://img.shields.io/badge/UVM-Methodology-brightgreen?style=for-the-badge)
![Assertions](https://img.shields.io/badge/Assertions-SVA-orange?style=for-the-badge)
![Formal](https://img.shields.io/badge/Formal-Verification-red?style=for-the-badge)

**Core Verification**
- Constrained-Random & Directed Testing  
- Assertion-Based Verification (SVA)  
- Testbench Architecture (Driver / Monitor / Scoreboard / Agent / Env)  
- Regression, Waveform Debug, Functional & Code Coverage  

---

### ‚öôÔ∏è Tools & Flows
![VCS](https://img.shields.io/badge/Synopsys-VCS-purple?style=for-the-badge)
![Questa](https://img.shields.io/badge/Siemens-QuestaSim-blue?style=for-the-badge)
![Verdi](https://img.shields.io/badge/Synopsys-Verdi-green?style=for-the-badge)
![JasperGold](https://img.shields.io/badge/Cadence-JasperGold-darkred?style=for-the-badge)
![Formality](https://img.shields.io/badge/Formality%20%7C%20FEV-Equivalence-teal?style=for-the-badge)
![VC Lint](https://img.shields.io/badge/Synopsys-VC%20Lint-gray?style=for-the-badge)
![CDC](https://img.shields.io/badge/CDC%2FRDC-Analysis-black?style=for-the-badge)
![UPF](https://img.shields.io/badge/UPF-Low%20Power-yellow?style=for-the-badge)

**Implementation & Signoff**
- Lint cleanup and CDC/RDC checks  
- RTL ECO implementation  
- Formal & equivalence signoff  
- Integration bring-up and debug  

---

### üîå Design & Integration Knowledge
- IP & Subsystem Integration  
- Spec-driven RTL updates  
- FSM / Control Logic Design  
- Reset, clocking, and interface debug  
- Timing-safe RTL handoff

---

## üéì Education
### Master of Science, Electrical & Computer Engineering, Portland State University ¬∑              Dec 2020 - Jul 2022 
- Designed RTL for the 8237A-5 DMA controller (single & block modes) in SystemVerilog/UVM; created a verification plan, 
test cases, and used SVA for unit- and system-level checks. 
- Implemented and verified an L1 split cache using the MESI protocol for a 32-bit processor; analyzed cache behavior and 
generated hit/miss and read/write statistics.

### BE, Electronics & Communication Engineering, Sathyabama Institute of Technology ¬∑ India         June 2014 - July 2018 

---

## üåê Connect with Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin)](https://linkedin.com/in/YOUR-LINK)
[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:sameershaiksk18@gmail.com)
[![GitHub](https://img.shields.io/badge/GitHub-000000?style=for-the-badge&logo=github)](https://github.com/sameer-shaik-sk)

