TRACE::2022-06-05.14:38:58::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:58::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:58::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:58::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:38:58::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:58::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:38:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-06-05.14:38:59::SCWPlatform::Opened new HwDB with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-06-05.14:38:59::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform"
		}]
}
TRACE::2022-06-05.14:38:59::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-06-05.14:38:59::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.14:38:59::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-05.14:38:59::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:38:59::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:38:59::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:38:59::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:38:59::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-06-05.14:38:59::SCWPlatform::Generating the sources  .
TRACE::2022-06-05.14:38:59::SCWBDomain::Generating boot domain sources.
TRACE::2022-06-05.14:38:59::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:38:59::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:38:59::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:38:59::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:38:59::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.14:38:59::SCWMssOS::No sw design opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::mss does not exists at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::Creating sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::Adding the swdes entry, created swdb /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::updating the scw layer changes to swdes at   /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::Writing mss at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:38:59::SCWMssOS::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-06-05.14:38:59::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-05.14:38:59::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-05.14:38:59::SCWBDomain::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-06-05.14:39:02::SCWPlatform::Generating sources Done.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-06-05.14:39:02::SCWMssOS::No sw design opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::mss exists loading the mss file  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Opened the sw design from mss  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Adding the swdes entry /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-06-05.14:39:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-06-05.14:39:02::SCWMssOS::Opened the sw design.  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-06-05.14:39:02::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-06-05.14:39:02::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::No sw design opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::mss does not exists at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Creating sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Adding the swdes entry, created swdb /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::updating the scw layer changes to swdes at   /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Writing mss at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-05.14:39:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-06-05.14:39:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-05.14:39:02::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-06-05.14:39:02::SCWMssOS::Writing the mss file completed /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3a578c17bbc8402f7d5bd5be56d144e3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-05.14:39:02::SCWPlatform::Started generating the artifacts platform Task_1_platform
TRACE::2022-06-05.14:39:02::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.14:39:02::SCWPlatform::Started generating the artifacts for system configuration Task_1_platform
LOG::2022-06-05.14:39:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-06-05.14:39:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-06-05.14:39:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-05.14:39:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-06-05.14:39:02::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-06-05.14:39:02::SCWSystem::Not a boot domain 
LOG::2022-06-05.14:39:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-05.14:39:02::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.14:39:02::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.14:39:02::SCWMssOS::Copying the qemu file from  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt To /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/export/Task_1_platform/sw/Task_1_platform/qemu/
TRACE::2022-06-05.14:39:02::SCWMssOS::Copying the qemu file from  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt To /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/export/Task_1_platform/sw/Task_1_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-05.14:39:02::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-05.14:39:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.14:39:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.14:39:02::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-06-05.14:39:02::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.14:39:02::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.14:39:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.14:39:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-06-05.14:39:02::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-06-05.14:39:02::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-05.14:39:02::SCWSystem::Completed Processing the sysconfig Task_1_platform
LOG::2022-06-05.14:39:02::SCWPlatform::Completed generating the artifacts for system configuration Task_1_platform
TRACE::2022-06-05.14:39:02::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.14:39:02::SCWSystem::Writing the bif file for system config Task_1_platform
TRACE::2022-06-05.14:39:02::SCWSystem::dir created 
TRACE::2022-06-05.14:39:02::SCWSystem::Writing the bif 
TRACE::2022-06-05.14:39:02::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.14:39:02::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.14:39:02::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3a578c17bbc8402f7d5bd5be56d144e3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.14:39:02::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3a578c17bbc8402f7d5bd5be56d144e3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3a578c17bbc8402f7d5bd5be56d144e3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-06-05.14:39:02::SCWPlatform::Started generating the artifacts platform Task_1_platform
TRACE::2022-06-05.14:39:02::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.14:39:02::SCWPlatform::Started generating the artifacts for system configuration Task_1_platform
LOG::2022-06-05.14:39:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-05.14:39:02::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.14:39:02::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.14:39:02::SCWMssOS::Copying the qemu file from  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt To /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/export/Task_1_platform/sw/Task_1_platform/qemu/
TRACE::2022-06-05.14:39:02::SCWMssOS::Copying the qemu file from  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt To /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/export/Task_1_platform/sw/Task_1_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-05.14:39:02::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-05.14:39:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.14:39:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.14:39:02::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-06-05.14:39:02::SCWMssOS::skipping the bsp build ... 
TRACE::2022-06-05.14:39:02::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.14:39:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.14:39:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-06-05.14:39:02::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-06-05.14:39:02::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-05.14:39:02::SCWSystem::Completed Processing the sysconfig Task_1_platform
LOG::2022-06-05.14:39:02::SCWPlatform::Completed generating the artifacts for system configuration Task_1_platform
TRACE::2022-06-05.14:39:02::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.14:39:02::SCWSystem::Writing the bif file for system config Task_1_platform
TRACE::2022-06-05.14:39:02::SCWSystem::dir created 
TRACE::2022-06-05.14:39:02::SCWSystem::Writing the bif 
TRACE::2022-06-05.14:39:02::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.14:39:02::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.14:39:02::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:02::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:02::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:02::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:02::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:02::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:02::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:02::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3a578c17bbc8402f7d5bd5be56d144e3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.14:39:02::SCWPlatform::updated the xpfm file.
LOG::2022-06-05.14:39:23::SCWPlatform::Started generating the artifacts platform Task_1_platform
TRACE::2022-06-05.14:39:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-06-05.14:39:23::SCWPlatform::Started generating the artifacts for system configuration Task_1_platform
LOG::2022-06-05.14:39:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-06-05.14:39:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-06-05.14:39:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-05.14:39:23::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-06-05.14:39:23::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:23::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:23::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:23::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:23::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:23::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:23::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:23::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:23::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:23::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:23::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:23::SCWBDomain::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-06-05.14:39:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.14:39:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-06-05.14:39:23::SCWBDomain::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2022-06-05.14:39:23::SCWBDomain::make: Entering directory '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/
TRACE::2022-06-05.14:39:23::SCWBDomain::zynq_fsbl_bsp'

TRACE::2022-06-05.14:39:23::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-06-05.14:39:23::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-06-05.14:39:23::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-06-05.14:39:23::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-06-05.14:39:23::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:23::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:23::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-06-05.14:39:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-06-05.14:39:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-06-05.14:39:23::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-06-05.14:39:23::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_15/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:23::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:23::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-06-05.14:39:23::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-06-05.14:39:23::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-06-05.14:39:23::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-06-05.14:39:23::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-06-05.14:39:23::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:23::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:23::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-06-05.14:39:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-06-05.14:39:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-06-05.14:39:23::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-06-05.14:39:23::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_15/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:23::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:23::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-06-05.14:39:23::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-06-05.14:39:23::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-06-05.14:39:23::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-06-05.14:39:23::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-05.14:39:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-05.14:39:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:23::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:23::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:23::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_15/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src

TRACE::2022-06-05.14:39:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:24::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-06-05.14:39:24::SCWBDomain::make --no-print-directory archive

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:24::SCWBDomain::/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o 
TRACE::2022-06-05.14:39:24::SCWBDomain::ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:24::SCWBDomain::/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/_open.o ps7_corte
TRACE::2022-06-05.14:39:24::SCWBDomain::xa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o 
TRACE::2022-06-05.14:39:24::SCWBDomain::ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2022-06-05.14:39:24::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2022-06-05.14:39:24::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2022-06-05.14:39:24::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xd
TRACE::2022-06-05.14:39:24::SCWBDomain::evcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2022-06-05.14:39:24::SCWBDomain::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:24::SCWBDomain::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o p
TRACE::2022-06-05.14:39:24::SCWBDomain::s7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps.o ps
TRACE::2022-06-05.14:39:24::SCWBDomain::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o 
TRACE::2022-06-05.14:39:24::SCWBDomain::ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7
TRACE::2022-06-05.14:39:24::SCWBDomain::_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2022-06-05.14:39:24::SCWBDomain::ftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_
TRACE::2022-06-05.14:39:24::SCWBDomain::clocking.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil
TRACE::2022-06-05.14:39:24::SCWBDomain::_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_corte
TRACE::2022-06-05.14:39:24::SCWBDomain::xa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o
TRACE::2022-06-05.14:39:24::SCWBDomain:: ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_c
TRACE::2022-06-05.14:39:24::SCWBDomain::ounter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:24::SCWBDomain::/xqspips_hw.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_corte
TRACE::2022-06-05.14:39:24::SCWBDomain::xa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_
TRACE::2022-06-05.14:39:24::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2022-06-05.14:39:24::SCWBDomain::g.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/
TRACE::2022-06-05.14:39:24::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_corte
TRACE::2022-06-05.14:39:24::SCWBDomain::xa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/l
TRACE::2022-06-05.14:39:24::SCWBDomain::ib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/l
TRACE::2022-06-05.14:39:24::SCWBDomain::ib/xttcps.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cort
TRACE::2022-06-05.14:39:24::SCWBDomain::exa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_corte
TRACE::2022-06-05.14:39:24::SCWBDomain::xa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xusbps_
TRACE::2022-06-05.14:39:24::SCWBDomain::endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xus
TRACE::2022-06-05.14:39:24::SCWBDomain::bps.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2022-06-05.14:39:24::SCWBDomain::Finished building libraries

TRACE::2022-06-05.14:39:24::SCWBDomain::make: Leaving directory '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/z
TRACE::2022-06-05.14:39:24::SCWBDomain::ynq_fsbl_bsp'

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-06-05.14:39:24::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-06-05.14:39:24::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-05.14:39:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-06-05.14:39:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-05.14:39:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-06-05.14:39:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-05.14:39:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-06-05.14:39:24::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-06-05.14:39:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-06-05.14:39:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-06-05.14:39:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-06-05.14:39:24::SCWBDomain::exa9_0/include -I.

TRACE::2022-06-05.14:39:25::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-06-05.14:39:25::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-06-05.14:39:25::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-06-05.14:39:25::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-06-05.14:39:25::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-06-05.14:39:25::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-sections -Lzynq_fsbl_bs
TRACE::2022-06-05.14:39:25::SCWBDomain::p/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-06-05.14:39:25::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-06-05.14:39:25::SCWSystem::Not a boot domain 
LOG::2022-06-05.14:39:25::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-06-05.14:39:25::SCWDomain::Generating domain artifcats
TRACE::2022-06-05.14:39:25::SCWMssOS::Generating standalone artifcats
TRACE::2022-06-05.14:39:25::SCWMssOS::Copying the qemu file from  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt To /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/export/Task_1_platform/sw/Task_1_platform/qemu/
TRACE::2022-06-05.14:39:25::SCWMssOS::Copying the qemu file from  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt To /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/export/Task_1_platform/sw/Task_1_platform/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-06-05.14:39:25::SCWMssOS:: Copying the user libraries. 
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::Completed writing the mss file at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-06-05.14:39:25::SCWMssOS::Mss edits present, copying mssfile into export location /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-06-05.14:39:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-06-05.14:39:25::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-06-05.14:39:25::SCWMssOS::doing bsp build ... 
TRACE::2022-06-05.14:39:25::SCWMssOS::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-06-05.14:39:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-06-05.14:39:25::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-06-05.14:39:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-06-05.14:39:25::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-06-05.14:39:25::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-06-05.14:39:25::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-06-05.14:39:25::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:25::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-06-05.14:39:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-06-05.14:39:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_15/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-06-05.14:39:25::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-06-05.14:39:25::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:25::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-06-05.14:39:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-06-05.14:39:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-06-05.14:39:25::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-06-05.14:39:25::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-06-05.14:39:25::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-06-05.14:39:25::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-06-05.14:39:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-06-05.14:39:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-06-05.14:39:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-06-05.14:39:25::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_15/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-06-05.14:39:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-06-05.14:39:25::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-06-05.14:39:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-06-05.14:39:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-06-05.14:39:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-06-05.14:39:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-06-05.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-06-05.14:39:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-06-05.14:39:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-06-05.14:39:25::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-06-05.14:39:25::SCWMssOS::make --no-print-directory archive

TRACE::2022-06-05.14:39:25::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:25::SCWMssOS::/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o 
TRACE::2022-06-05.14:39:25::SCWMssOS::ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:25::SCWMssOS::/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/_open.o ps7_corte
TRACE::2022-06-05.14:39:25::SCWMssOS::xa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o 
TRACE::2022-06-05.14:39:25::SCWMssOS::ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2022-06-05.14:39:25::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2022-06-05.14:39:25::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2022-06-05.14:39:25::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xd
TRACE::2022-06-05.14:39:25::SCWMssOS::evcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/
TRACE::2022-06-05.14:39:25::SCWMssOS::lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:25::SCWMssOS::/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o p
TRACE::2022-06-05.14:39:25::SCWMssOS::s7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps.o ps
TRACE::2022-06-05.14:39:25::SCWMssOS::7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o 
TRACE::2022-06-05.14:39:25::SCWMssOS::ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7
TRACE::2022-06-05.14:39:25::SCWMssOS::_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2022-06-05.14:39:25::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_
TRACE::2022-06-05.14:39:25::SCWMssOS::clocking.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil
TRACE::2022-06-05.14:39:25::SCWMssOS::_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_corte
TRACE::2022-06-05.14:39:25::SCWMssOS::xa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o
TRACE::2022-06-05.14:39:25::SCWMssOS:: ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_c
TRACE::2022-06-05.14:39:25::SCWMssOS::ounter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib
TRACE::2022-06-05.14:39:25::SCWMssOS::/xqspips_hw.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_corte
TRACE::2022-06-05.14:39:25::SCWMssOS::xa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_
TRACE::2022-06-05.14:39:25::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2022-06-05.14:39:25::SCWMssOS::g.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/
TRACE::2022-06-05.14:39:25::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_corte
TRACE::2022-06-05.14:39:25::SCWMssOS::xa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/l
TRACE::2022-06-05.14:39:25::SCWMssOS::ib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/l
TRACE::2022-06-05.14:39:25::SCWMssOS::ib/xttcps.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cort
TRACE::2022-06-05.14:39:25::SCWMssOS::exa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_corte
TRACE::2022-06-05.14:39:25::SCWMssOS::xa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xusbps_
TRACE::2022-06-05.14:39:25::SCWMssOS::endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xus
TRACE::2022-06-05.14:39:25::SCWMssOS::bps.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2022-06-05.14:39:25::SCWMssOS::Finished building libraries

TRACE::2022-06-05.14:39:25::SCWMssOS::Copying to export directory.
TRACE::2022-06-05.14:39:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-06-05.14:39:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-06-05.14:39:25::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-06-05.14:39:25::SCWSystem::Completed Processing the sysconfig Task_1_platform
LOG::2022-06-05.14:39:25::SCWPlatform::Completed generating the artifacts for system configuration Task_1_platform
TRACE::2022-06-05.14:39:25::SCWPlatform::Started preparing the platform 
TRACE::2022-06-05.14:39:25::SCWSystem::Writing the bif file for system config Task_1_platform
TRACE::2022-06-05.14:39:25::SCWSystem::dir created 
TRACE::2022-06-05.14:39:25::SCWSystem::Writing the bif 
TRACE::2022-06-05.14:39:25::SCWPlatform::Started writing the spfm file 
TRACE::2022-06-05.14:39:25::SCWPlatform::Started writing the xpfm file 
TRACE::2022-06-05.14:39:25::SCWPlatform::Completed generating the platform
TRACE::2022-06-05.14:39:25::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:25::SCWMssOS::Saving the mss changes /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-06-05.14:39:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-06-05.14:39:25::SCWMssOS::Commit changes completed.
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWWriter::formatted JSON is {
	"platformName":	"Task_1_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Task_1_platform",
	"platHandOff":	"/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_1/Task_1_platform.xsa",
	"platIntHandOff":	"<platformDir>/hw/Task_1_platform.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Task_1_platform",
	"systems":	[{
			"systemName":	"Task_1_platform",
			"systemDesc":	"Task_1_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Task_1_platform",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3718d788a908bfa5a1ee2e6d38038c4d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Task_1_platform/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3a578c17bbc8402f7d5bd5be56d144e3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-06-05.14:39:25::SCWPlatform::updated the xpfm file.
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to open the hw design at /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA given /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA absoulate path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform::DSA directory /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw
TRACE::2022-06-05.14:39:25::SCWPlatform:: Platform Path /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/hw/Task_1_platform.xsa
TRACE::2022-06-05.14:39:25::SCWPlatform:: Unique name xilinx:zedboard::0.0
TRACE::2022-06-05.14:39:25::SCWPlatform::Trying to set the existing hwdb with name Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Opened existing hwdb Task_1_design_wrapper_0
TRACE::2022-06-05.14:39:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-06-05.14:39:25::SCWMssOS::Checking the sw design at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:39:25::SCWMssOS::DEBUG:  swdes dump  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-06-05.14:39:25::SCWMssOS::Sw design exists and opened at  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-06-05.14:41:43::SCWBDomain::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl ; bash -c "make  clean" 
TRACE::2022-06-05.14:41:43::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2022-06-05.14:41:43::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-06-05.14:41:43::SCWBDomain::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2022-06-05.14:41:43::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-06-05.14:41:43::SCWMssOS::cleaning the bsp 
TRACE::2022-06-05.14:41:43::SCWMssOS::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  clean " 
TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-06-05.14:41:43::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-06-05.14:41:48::SCWBDomain::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl ; bash -c "make  clean" 
TRACE::2022-06-05.14:41:48::SCWBDomain::rm -rf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o zynq
TRACE::2022-06-05.14:41:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-06-05.14:41:48::SCWBDomain::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2022-06-05.14:41:48::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-06-05.14:41:48::SCWMssOS::cleaning the bsp 
TRACE::2022-06-05.14:41:48::SCWMssOS::System Command Ran  cd  /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vitis_workspace/Task_1_platform/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  clean " 
TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_15/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2022-06-05.14:41:48::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

