0.6
2018.3
Dec  7 2018
00:33:28
D:/Desktop/sramCpu/sramCpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Desktop/sramCpu/sramCpu.srcs/sim_1/new/sim_top_sv.sv,1718976661,systemVerilog,,,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/interface.sv,sim_top_sv,,,../../../../sramCpu.srcs/sources_1/imports/cpuSramTb,,,,,
D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/CpuNoIsa.sv,1718976115,systemVerilog,,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/decoder.sv,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/interface.sv;D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/decoder.sv,Cpu,,,../../../../sramCpu.srcs/sources_1/imports/cpuSramTb,,,,,
D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/decoder.sv,1718976773,systemVerilog,,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/new/monitor.sv,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/interface.sv,decoder,,,../../../../sramCpu.srcs/sources_1/imports/cpuSramTb,,,,,
D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/interface.sv,1718976242,systemVerilog,,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/CpuNoIsa.sv,,arb_if,,,../../../../sramCpu.srcs/sources_1/imports/cpuSramTb,,,,,
D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/prf.sv,1718972905,systemVerilog,,D:/Desktop/sramCpu/sramCpu.srcs/sim_1/new/sim_top_sv.sv,,regfile,,,../../../../sramCpu.srcs/sources_1/imports/cpuSramTb,,,,,
D:/Desktop/sramCpu/sramCpu.srcs/sources_1/new/monitor.sv,1718976612,systemVerilog,,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/prf.sv,D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/interface.sv,monitor,,,../../../../sramCpu.srcs/sources_1/imports/cpuSramTb,,,,,
