{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684821226105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684821226106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 08:53:46 2023 " "Processing started: Tue May 23 08:53:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684821226106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821226106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_LMDSH -c BCD_LMDSH " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_LMDSH -c BCD_LMDSH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821226106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684821226596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684821226597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "reg5.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mp " "Found entity 1: mp" {  } { { "mp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/mp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inc5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 inc5 " "Found entity 1: inc5" {  } { { "inc5.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/inc5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/addsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x8mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4x8mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4x8mux " "Found entity 1: 4x8mux" {  } { { "4x8mux.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/4x8mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x5mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2x5mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2x5mux " "Found entity 1: 2x5mux" {  } { { "2x5mux.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/2x5mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_lmdsh.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_lmdsh.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_LMDSH " "Found entity 1: BCD_LMDSH" {  } { { "BCD_LMDSH.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/BCD_LMDSH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ec2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ec2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EC2 " "Found entity 1: EC2" {  } { { "EC2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/EC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EC2 " "Elaborating entity \"EC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684821237145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:inst " "Elaborating entity \"cu\" for hierarchy \"cu:inst\"" {  } { { "EC2.bdf" "inst" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/EC2.bdf" { { 264 456 608 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 231 " "Primitive \"NOT\" of instance \"231\" not used" {  } { { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 888 432 480 920 "231" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684821237193 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 232 " "Primitive \"NOT\" of instance \"232\" not used" {  } { { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 920 432 480 952 "232" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684821237193 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 233 " "Primitive \"NOT\" of instance \"233\" not used" {  } { { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 952 432 480 984 "233" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684821237193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:inst2 " "Elaborating entity \"dp\" for hierarchy \"dp:inst2\"" {  } { { "EC2.bdf" "inst2" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/EC2.bdf" { { 248 672 832 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237198 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/program_test.mif " "Can't find a definition for parameter LPM_FILE -- assuming D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/program_test.mif was intended to be a quoted string" {  } { { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1684821237200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 dp:inst2\|reg8:51 " "Elaborating entity \"reg8\" for hierarchy \"dp:inst2\|reg8:51\"" {  } { { "dp.bdf" "51" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 784 840 1000 880 "51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8mux dp:inst2\|4x8mux:78 " "Elaborating entity \"4x8mux\" for hierarchy \"dp:inst2\|4x8mux:78\"" {  } { { "dp.bdf" "78" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 632 800 1008 752 "78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub dp:inst2\|addsub:63 " "Elaborating entity \"addsub\" for hierarchy \"dp:inst2\|addsub:63\"" {  } { { "dp.bdf" "63" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 1072 864 1096 1168 "63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa dp:inst2\|addsub:63\|fa:3 " "Elaborating entity \"fa\" for hierarchy \"dp:inst2\|addsub:63\|fa:3\"" {  } { { "addsub.bdf" "3" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/addsub.bdf" { { 344 432 536 424 "3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ dp:inst2\|LPM_RAM_DQ:65 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"dp:inst2\|LPM_RAM_DQ:65\"" {  } { { "dp.bdf" "65" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:inst2\|LPM_RAM_DQ:65 " "Elaborated megafunction instantiation \"dp:inst2\|LPM_RAM_DQ:65\"" {  } { { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:inst2\|LPM_RAM_DQ:65 " "Instantiated megafunction \"dp:inst2\|LPM_RAM_DQ:65\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/program_test.mif " "Parameter \"LPM_FILE\" = \"D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/program_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684821237516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684821237516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684821237516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684821237516 ""}  } { { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684821237516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dp:inst2\|LPM_RAM_DQ:65\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dp:inst2\|LPM_RAM_DQ:65\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237557 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices " "Assertion warning: altram does not support Arria II GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Arria II GX devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } } { "EC2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/EC2.bdf" { { 248 672 832 472 "inst2" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dp:inst2\|LPM_RAM_DQ:65\|altram:sram dp:inst2\|LPM_RAM_DQ:65 " "Elaborated megafunction instantiation \"dp:inst2\|LPM_RAM_DQ:65\|altram:sram\", which is child of megafunction instantiation \"dp:inst2\|LPM_RAM_DQ:65\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dp:inst2\|LPM_RAM_DQ:65\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dp:inst2\|LPM_RAM_DQ:65\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dp:inst2\|LPM_RAM_DQ:65\|altram:sram\|altsyncram:ram_block dp:inst2\|LPM_RAM_DQ:65 " "Elaborated megafunction instantiation \"dp:inst2\|LPM_RAM_DQ:65\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dp:inst2\|LPM_RAM_DQ:65\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "dp.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 464 776 896 576 "65" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpl1 " "Found entity 1: altsyncram_vpl1" {  } { { "db/altsyncram_vpl1.tdf" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/db/altsyncram_vpl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684821237737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821237737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpl1 dp:inst2\|LPM_RAM_DQ:65\|altram:sram\|altsyncram:ram_block\|altsyncram_vpl1:auto_generated " "Elaborating entity \"altsyncram_vpl1\" for hierarchy \"dp:inst2\|LPM_RAM_DQ:65\|altram:sram\|altsyncram:ram_block\|altsyncram_vpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237738 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "6 32 6 6 " "6 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6 warnings found, and 6 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/" 34 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1684821237752 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/" 35 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1684821237752 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/" 36 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1684821237752 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/" 37 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1684821237752 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/" 38 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1684821237752 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "31 " "Memory Initialization File address 31 is reinitialized" {  } { { "" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/" 40 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1684821237752 ""}  } { { "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/program_test.mif" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/program_test.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1684821237752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x5mux dp:inst2\|2x5mux:73 " "Elaborating entity \"2x5mux\" for hierarchy \"dp:inst2\|2x5mux:73\"" {  } { { "dp.bdf" "73" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 544 344 520 624 "73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5 dp:inst2\|reg5:60 " "Elaborating entity \"reg5\" for hierarchy \"dp:inst2\|reg5:60\"" {  } { { "dp.bdf" "60" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 416 392 552 512 "60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc5 dp:inst2\|inc5:70 " "Elaborating entity \"inc5\" for hierarchy \"dp:inst2\|inc5:70\"" {  } { { "dp.bdf" "70" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/dp.bdf" { { 240 536 640 312 "70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821237777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684821238465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684821238842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684821238842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684821239155 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684821239155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684821239155 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684821239155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684821239155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684821239168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 08:53:59 2023 " "Processing ended: Tue May 23 08:53:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684821239168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684821239168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684821239168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684821239168 ""}
