// Seed: 2704184773
module module_0;
  wire id_2, id_3;
endmodule
module module_0 (
    input tri id_0,
    output wire id_1,
    input tri id_2,
    output wire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    inout wand id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    input tri1 id_13,
    input tri0 id_14
);
  uwire id_16 = id_14;
  module_1(
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(1),
      .id_4(id_4),
      .id_5(id_1),
      .id_6(1 == 1),
      .id_7(1),
      .id_8(id_4),
      .id_9(1'b0),
      .id_10(1 == 1),
      .id_11(id_2),
      .id_12(1),
      .id_13((1 == 1))
  );
  wire id_17;
  module_0();
endmodule
