{
    "vendor": "digilent.com",
    "ip_name": "ExampleIp",
    "underscore_name": "EXAMPLE_IP",
    "version": "1.1",
    "fpga_part": "xc7z020-clg400-1",
    "target_clk_period": "8.00",
    "axi4lite_interface": {
        "name": "s_axi_control",
        "clock_domain": "s_axi_aclk",
        "reset": "s_axi_areset_n"
    },
    "clocks": [
        {
            "name": "reg_clk",
            "prefix": "r"
        },
        {
            "name": "s_axi_aclk",
            "prefix": "l"
        }
    ],
    "registers": [
        {
            "comment": ["all registers should be placed in ascending order of address in the register file and",
                        "start with base address [axi4lite_interface][reserved_addresses] * sizeof(u32)"],
            "name": "Control",
            "access_type": "wo",
            "clock_domain": "reg_clk",
            "bitfields": [
                {
                    "name": "Start",
                    "high_bit": 0,
                    "low_bit": 0
                },
                {
                    "name": "Begin",
                    "high_bit": 1,
                    "low_bit": 1
                },
                {
                    "name": "End",
                    "high_bit": 5,
                    "low_bit": 2
                }
            ]
        },
        {
            "name": "Status",
            "access_type": "ro",
            "clock_domain": "reg_clk",
            "bitfields": [
                {
                    "name": "Idle",
                    "high_bit": 0,
                    "low_bit": 0
                },
                {
                    "name": "Busy",
                    "high_bit": 1,
                    "low_bit": 1
                },
                {
                    "name": "DetectedCount",
                    "high_bit": 5,
                    "low_bit": 2
                }
            ]
        }
    ]
}