// Seed: 3598870533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd60,
    parameter id_7  = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16[{1'b0} :-1],
    id_17[1 :-1'b0],
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30[-1|1 :-1],
    id_31[-1 : id_12]
);
  input logic [7:0] id_31;
  inout logic [7:0] id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  module_0 modCall_1 (
      id_20,
      id_21,
      id_27,
      id_22,
      id_13,
      id_21,
      id_27
  );
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input logic [7:0] id_17;
  input logic [7:0] id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][id_7] id_32;
endmodule
