# This is an Black-F407VET board with a single STM32F407VETx chip
#
# Generated by System Workbench for STM32
# Take care that such file, as generated, may be overridden without any early notice. Please have a look to debug launch configuration setup(s)

source [find interface/stlink.cfg]

set WORKAREASIZE 0x8000

transport select "hla_swd"
#transport select "swd"

set CHIPNAME STM32F407VETx
set BOARDNAME Black-F407VET

# CHIPNAMES state
set CHIPNAME_CPU0_ACTIVATED 1

# Enable debug when in low power modes
set ENABLE_LOW_POWER 1

# Stop Watchdog counters when halt
set STOP_WATCHDOG 1

# STlink Debug clock frequency
set CLOCK_FREQ 4000

# use hardware reset
#reset_config srst_only srst_nogate
reset_config none
set CONNECT_UNDER_RESET 1

# BCTM CPU variables



source [find target/stm32f4x.cfg]
