# ğŸ›°ï¸ WISHBONE SoC Up-Down Counter Project

## ğŸ“š Introduction

Welcome to the **WISHBONE SoC Up-Down Counter Project** â€” a hands-on demonstration of integrating the **WISHBONE open-source bus protocol** into FPGA-based System-on-Chip (SoC) designs. This project combines **modular Verilog RTL design**, **WISHBONE-compliant master-slave interfaces**, and **Xilinx Vivado implementation flows** to create a flexible, scalable counter peripheral within a SoC environment.

Whether you're a student, a hardware engineer, or a tech hobbyist looking to understand SoC interfacing via open bus protocols, this project provides a complete workflow:  
ğŸ“Œ RTL design â†’ Bus interfacing â†’ SoC integration â†’ Synthesis â†’ FPGA implementation.

---

## ğŸ“Œ Why WISHBONE?

**WISHBONE** is an open-source, royalty-free SoC bus protocol standard designed for portability and simplicity. It allows various IP cores (processors, peripherals, accelerators) to communicate via a common interface.

**Advantages:**
- Open-source and license-free.
- Simple signal structure (CLK, RST, STB, WE, ACK, etc.).
- Supports both Master and Slave devices.
- Scalable for simple to complex SoC designs.
- Compatible with custom IP cores and soft CPUs like **RISC-V**.

This project is a practical example of how a **custom counter peripheral** can be controlled via WISHBONE, providing hands-on exposure to SoC bus interfacing techniques.

---

## ğŸ“¦ Project Overview

The project includes:

| ğŸ“ File / Module        | ğŸ“– Description                                |
|:-----------------------|:----------------------------------------------|
| `counter.v`              | 32-bit up-down counter peripheral             |
| `wishbone_master.v`      | WISHBONE master interface for demo/testing    |
| `wishbone_slave.v`       | WISHBONE slave module wrapping the counter    |
| `top_module.v`           | SoC-level integration with master and slave   |

| `README.md`              | This documentation file                      |

---

## ğŸ¯ Project Features

- **ğŸ“¡ WISHBONE Bus Integration**: Clean, modular, open-source implementation.
- **ğŸ”¢ Up-Down Counter**: 32-bit, direction-selectable, enable-controlled counter.
- **ğŸ–§ SoC Integration**: Combines master, slave, and peripheral in a unified SoC.
- **ğŸ“‘ Xilinx Vivado Project**: Designed for easy integration into Vivado IDE.


## âš™ï¸ Requirements

- **Xilinx Vivado (2020.1 or later)**
- **Xilinx FPGA Board** (Recommended: Artix-7 AC701, Nexys A7, or Kintex-7)
- **Basic knowledge of:**
  - Verilog HDL
  - WISHBONE protocol (vB4 spec preferred)
  - FPGA development flows (Synthesis, Implementation, Bitstream Generation)
  - SoC design principles

---

## ğŸ“Š WISHBONE Address Mapping

| Address       | Width | Functionality                          |
|:---------------|:--------|:------------------------------------------|
| `0x00000000`    | 32-bit  | Control Register `[1] up_down, [0] enable` |
| `0x00000004`    | 32-bit  | Current counter value                      |

**Control Bits:**
- `enable` (bit 0): Enables counter operation.
- `up_down` (bit 1): `1` = Count up, `0` = Count down.

---

## ğŸ“ Design Architecture

```text
+------------+        +---------------+       +-----------------+
| WISHBONE   |        | WISHBONE Slave|       | Counter Peripheral|
| Master     +------->+ Interface     +------>+ (32-bit Counter)  |
| (Host CPU) |        | (with control |       |                  |
+------------+        |  + status reg)|       +-----------------+
                      +---------------+

ğŸ“Œ Key Design Points
âœ… Master initiates WISHBONE transactions (read/write operations).

âœ… Slave decodes address, controls the counter and handles data transactions.

âœ… Counter updates synchronously with the system clock ensuring deterministic operation.

âœ… Status and counter value accessible via WISHBONE read access

WISHBONE-SoC-UP-DOWN-Counter-Project/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ counter.v               # 32-bit up-down counter module
â”‚   â”œâ”€â”€ wishbone_slave.v        # WISHBONE-compliant slave interface
â”‚   â”œâ”€â”€ wishbone_master.v       # WISHBONE master test/demo module
â”‚   â””â”€â”€ top_module.v            # Top-level SoC integration module
â”‚
â””â”€â”€ README.md                   # Project documentation (this file)

ğŸš€ Getting Started
1ï¸âƒ£ Clone the Repository
bash
Copy
Edit
git clone https://github.com/AIAccelSid/WISHBONE-SoC-UP-DOWN-Counter-Project.git
cd WISHBONE-SoC-UP-DOWN-Counter-Project
2ï¸âƒ£ Open in Vivado
Launch Xilinx Vivado.

Create a new RTL project (no board selected initially).

Add Verilog source files from src/.

Add constraints file from constraints/constraints.xdc.

Edit pin assignments to match your FPGA board.

3ï¸âƒ£ Run Synthesis & Implementation
Run Synthesis.

Run Implementation.

Generate the Bitstream file.

4ï¸âƒ£ Program the FPGA
Connect your FPGA development board.

Open Vivadoâ€™s Hardware Manager.

Program the device with the generated .bit file.

5ï¸âƒ£ Observe Operation
Connect to the FPGAâ€™s LEDs, serial console, or other peripherals.

Observe the counterâ€™s behavior based on your constraints and control inputs.

âœï¸ How to Modify
Change Counter Width:
Modify the parameter inside counter.v to adjust bit-width.

Add New WISHBONE Registers:
Update the address mapping and logic in wishbone_slave.v.

Integrate with a Soft RISC-V CPU:
Connect the WISHBONE master signals to your RISC-V coreâ€™s memory bus interface.

ğŸ§  Learnings & Concepts Covered
ğŸ“– WISHBONE protocol structure and interfacing.

ğŸ“– Master/Slave communication handshake techniques (ACK, STB, WE).

ğŸ“– Address decoding, register-mapped peripherals.

ğŸ“– SoC-level integration techniques in FPGA designs.

ğŸ“– Xilinx Vivado implementation flow: Synthesis â†’ Implementation â†’ Bitstream.

ğŸ“– Custom IP development and FPGA constraints management.

ğŸ“‘ References
ğŸ“˜ WISHBONE Specification vB4 (PDF)

ğŸ“˜ Xilinx Vivado Design Suite Documentation

ğŸ“˜ RISC-V and SoC Bus Interfacing Concepts

ğŸ“œ License
This project is released under the MIT License.
Feel free to use, fork, modify, and distribute it. Contributions are highly welcome!

ğŸ™Œ About the Author
Made with ğŸ’»âš™ï¸ and a little bit of â˜• by Siddharth Singh Upadhyay
ğŸ‘¨â€ğŸ’» AI & FPGA Hardware Engineer | ASIC & SoC Enthusiast | RISC-V Fanboy

GitHub: AIAccelSid

ğŸš€ Build it. Tweak it. Break it. Learn it.

