// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SimpleSineReconstruction_writeSamplesToRAM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        samples_buffer_out_address0,
        samples_buffer_out_ce0,
        samples_buffer_out_we0,
        samples_buffer_out_d0,
        n_periods,
        sample_sliding_window_front_ptr_s,
        sample_sliding_window_back_ptr_s,
        sample_sliding_window_buffer_count_s_address0,
        sample_sliding_window_buffer_count_s_ce0,
        sample_sliding_window_buffer_count_s_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_31_0_q0,
        sample_sliding_window_buffer_samples_sample_V_31_11_address0,
        sample_sliding_window_buffer_samples_sample_V_31_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_11_q0,
        sample_sliding_window_buffer_samples_sample_V_31_10_address0,
        sample_sliding_window_buffer_samples_sample_V_31_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_10_q0,
        sample_sliding_window_buffer_samples_sample_V_31_9_address0,
        sample_sliding_window_buffer_samples_sample_V_31_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_9_q0,
        sample_sliding_window_buffer_samples_sample_V_31_8_address0,
        sample_sliding_window_buffer_samples_sample_V_31_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_8_q0,
        sample_sliding_window_buffer_samples_sample_V_31_7_address0,
        sample_sliding_window_buffer_samples_sample_V_31_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_7_q0,
        sample_sliding_window_buffer_samples_sample_V_31_6_address0,
        sample_sliding_window_buffer_samples_sample_V_31_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_6_q0,
        sample_sliding_window_buffer_samples_sample_V_31_5_address0,
        sample_sliding_window_buffer_samples_sample_V_31_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_5_q0,
        sample_sliding_window_buffer_samples_sample_V_31_4_address0,
        sample_sliding_window_buffer_samples_sample_V_31_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_4_q0,
        sample_sliding_window_buffer_samples_sample_V_31_3_address0,
        sample_sliding_window_buffer_samples_sample_V_31_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_3_q0,
        sample_sliding_window_buffer_samples_sample_V_31_2_address0,
        sample_sliding_window_buffer_samples_sample_V_31_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_2_q0,
        sample_sliding_window_buffer_samples_sample_V_31_1_address0,
        sample_sliding_window_buffer_samples_sample_V_31_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_1_q0,
        sample_sliding_window_buffer_samples_sample_V_31_0_address0,
        sample_sliding_window_buffer_samples_sample_V_31_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_31_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_30_0_q0,
        sample_sliding_window_buffer_samples_sample_V_30_11_address0,
        sample_sliding_window_buffer_samples_sample_V_30_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_11_q0,
        sample_sliding_window_buffer_samples_sample_V_30_10_address0,
        sample_sliding_window_buffer_samples_sample_V_30_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_10_q0,
        sample_sliding_window_buffer_samples_sample_V_30_9_address0,
        sample_sliding_window_buffer_samples_sample_V_30_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_9_q0,
        sample_sliding_window_buffer_samples_sample_V_30_8_address0,
        sample_sliding_window_buffer_samples_sample_V_30_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_8_q0,
        sample_sliding_window_buffer_samples_sample_V_30_7_address0,
        sample_sliding_window_buffer_samples_sample_V_30_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_7_q0,
        sample_sliding_window_buffer_samples_sample_V_30_6_address0,
        sample_sliding_window_buffer_samples_sample_V_30_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_6_q0,
        sample_sliding_window_buffer_samples_sample_V_30_5_address0,
        sample_sliding_window_buffer_samples_sample_V_30_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_5_q0,
        sample_sliding_window_buffer_samples_sample_V_30_4_address0,
        sample_sliding_window_buffer_samples_sample_V_30_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_4_q0,
        sample_sliding_window_buffer_samples_sample_V_30_3_address0,
        sample_sliding_window_buffer_samples_sample_V_30_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_3_q0,
        sample_sliding_window_buffer_samples_sample_V_30_2_address0,
        sample_sliding_window_buffer_samples_sample_V_30_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_2_q0,
        sample_sliding_window_buffer_samples_sample_V_30_1_address0,
        sample_sliding_window_buffer_samples_sample_V_30_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_1_q0,
        sample_sliding_window_buffer_samples_sample_V_30_0_address0,
        sample_sliding_window_buffer_samples_sample_V_30_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_30_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_29_0_q0,
        sample_sliding_window_buffer_samples_sample_V_29_11_address0,
        sample_sliding_window_buffer_samples_sample_V_29_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_11_q0,
        sample_sliding_window_buffer_samples_sample_V_29_10_address0,
        sample_sliding_window_buffer_samples_sample_V_29_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_10_q0,
        sample_sliding_window_buffer_samples_sample_V_29_9_address0,
        sample_sliding_window_buffer_samples_sample_V_29_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_9_q0,
        sample_sliding_window_buffer_samples_sample_V_29_8_address0,
        sample_sliding_window_buffer_samples_sample_V_29_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_8_q0,
        sample_sliding_window_buffer_samples_sample_V_29_7_address0,
        sample_sliding_window_buffer_samples_sample_V_29_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_7_q0,
        sample_sliding_window_buffer_samples_sample_V_29_6_address0,
        sample_sliding_window_buffer_samples_sample_V_29_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_6_q0,
        sample_sliding_window_buffer_samples_sample_V_29_5_address0,
        sample_sliding_window_buffer_samples_sample_V_29_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_5_q0,
        sample_sliding_window_buffer_samples_sample_V_29_4_address0,
        sample_sliding_window_buffer_samples_sample_V_29_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_4_q0,
        sample_sliding_window_buffer_samples_sample_V_29_3_address0,
        sample_sliding_window_buffer_samples_sample_V_29_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_3_q0,
        sample_sliding_window_buffer_samples_sample_V_29_2_address0,
        sample_sliding_window_buffer_samples_sample_V_29_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_2_q0,
        sample_sliding_window_buffer_samples_sample_V_29_1_address0,
        sample_sliding_window_buffer_samples_sample_V_29_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_1_q0,
        sample_sliding_window_buffer_samples_sample_V_29_0_address0,
        sample_sliding_window_buffer_samples_sample_V_29_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_29_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_28_0_q0,
        sample_sliding_window_buffer_samples_sample_V_28_11_address0,
        sample_sliding_window_buffer_samples_sample_V_28_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_11_q0,
        sample_sliding_window_buffer_samples_sample_V_28_10_address0,
        sample_sliding_window_buffer_samples_sample_V_28_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_10_q0,
        sample_sliding_window_buffer_samples_sample_V_28_9_address0,
        sample_sliding_window_buffer_samples_sample_V_28_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_9_q0,
        sample_sliding_window_buffer_samples_sample_V_28_8_address0,
        sample_sliding_window_buffer_samples_sample_V_28_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_8_q0,
        sample_sliding_window_buffer_samples_sample_V_28_7_address0,
        sample_sliding_window_buffer_samples_sample_V_28_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_7_q0,
        sample_sliding_window_buffer_samples_sample_V_28_6_address0,
        sample_sliding_window_buffer_samples_sample_V_28_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_6_q0,
        sample_sliding_window_buffer_samples_sample_V_28_5_address0,
        sample_sliding_window_buffer_samples_sample_V_28_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_5_q0,
        sample_sliding_window_buffer_samples_sample_V_28_4_address0,
        sample_sliding_window_buffer_samples_sample_V_28_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_4_q0,
        sample_sliding_window_buffer_samples_sample_V_28_3_address0,
        sample_sliding_window_buffer_samples_sample_V_28_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_3_q0,
        sample_sliding_window_buffer_samples_sample_V_28_2_address0,
        sample_sliding_window_buffer_samples_sample_V_28_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_2_q0,
        sample_sliding_window_buffer_samples_sample_V_28_1_address0,
        sample_sliding_window_buffer_samples_sample_V_28_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_1_q0,
        sample_sliding_window_buffer_samples_sample_V_28_0_address0,
        sample_sliding_window_buffer_samples_sample_V_28_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_28_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_27_0_q0,
        sample_sliding_window_buffer_samples_sample_V_27_11_address0,
        sample_sliding_window_buffer_samples_sample_V_27_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_11_q0,
        sample_sliding_window_buffer_samples_sample_V_27_10_address0,
        sample_sliding_window_buffer_samples_sample_V_27_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_10_q0,
        sample_sliding_window_buffer_samples_sample_V_27_9_address0,
        sample_sliding_window_buffer_samples_sample_V_27_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_9_q0,
        sample_sliding_window_buffer_samples_sample_V_27_8_address0,
        sample_sliding_window_buffer_samples_sample_V_27_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_8_q0,
        sample_sliding_window_buffer_samples_sample_V_27_7_address0,
        sample_sliding_window_buffer_samples_sample_V_27_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_7_q0,
        sample_sliding_window_buffer_samples_sample_V_27_6_address0,
        sample_sliding_window_buffer_samples_sample_V_27_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_6_q0,
        sample_sliding_window_buffer_samples_sample_V_27_5_address0,
        sample_sliding_window_buffer_samples_sample_V_27_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_5_q0,
        sample_sliding_window_buffer_samples_sample_V_27_4_address0,
        sample_sliding_window_buffer_samples_sample_V_27_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_4_q0,
        sample_sliding_window_buffer_samples_sample_V_27_3_address0,
        sample_sliding_window_buffer_samples_sample_V_27_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_3_q0,
        sample_sliding_window_buffer_samples_sample_V_27_2_address0,
        sample_sliding_window_buffer_samples_sample_V_27_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_2_q0,
        sample_sliding_window_buffer_samples_sample_V_27_1_address0,
        sample_sliding_window_buffer_samples_sample_V_27_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_1_q0,
        sample_sliding_window_buffer_samples_sample_V_27_0_address0,
        sample_sliding_window_buffer_samples_sample_V_27_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_27_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_26_0_q0,
        sample_sliding_window_buffer_samples_sample_V_26_11_address0,
        sample_sliding_window_buffer_samples_sample_V_26_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_11_q0,
        sample_sliding_window_buffer_samples_sample_V_26_10_address0,
        sample_sliding_window_buffer_samples_sample_V_26_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_10_q0,
        sample_sliding_window_buffer_samples_sample_V_26_9_address0,
        sample_sliding_window_buffer_samples_sample_V_26_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_9_q0,
        sample_sliding_window_buffer_samples_sample_V_26_8_address0,
        sample_sliding_window_buffer_samples_sample_V_26_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_8_q0,
        sample_sliding_window_buffer_samples_sample_V_26_7_address0,
        sample_sliding_window_buffer_samples_sample_V_26_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_7_q0,
        sample_sliding_window_buffer_samples_sample_V_26_6_address0,
        sample_sliding_window_buffer_samples_sample_V_26_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_6_q0,
        sample_sliding_window_buffer_samples_sample_V_26_5_address0,
        sample_sliding_window_buffer_samples_sample_V_26_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_5_q0,
        sample_sliding_window_buffer_samples_sample_V_26_4_address0,
        sample_sliding_window_buffer_samples_sample_V_26_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_4_q0,
        sample_sliding_window_buffer_samples_sample_V_26_3_address0,
        sample_sliding_window_buffer_samples_sample_V_26_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_3_q0,
        sample_sliding_window_buffer_samples_sample_V_26_2_address0,
        sample_sliding_window_buffer_samples_sample_V_26_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_2_q0,
        sample_sliding_window_buffer_samples_sample_V_26_1_address0,
        sample_sliding_window_buffer_samples_sample_V_26_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_1_q0,
        sample_sliding_window_buffer_samples_sample_V_26_0_address0,
        sample_sliding_window_buffer_samples_sample_V_26_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_26_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_25_0_q0,
        sample_sliding_window_buffer_samples_sample_V_25_11_address0,
        sample_sliding_window_buffer_samples_sample_V_25_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_11_q0,
        sample_sliding_window_buffer_samples_sample_V_25_10_address0,
        sample_sliding_window_buffer_samples_sample_V_25_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_10_q0,
        sample_sliding_window_buffer_samples_sample_V_25_9_address0,
        sample_sliding_window_buffer_samples_sample_V_25_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_9_q0,
        sample_sliding_window_buffer_samples_sample_V_25_8_address0,
        sample_sliding_window_buffer_samples_sample_V_25_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_8_q0,
        sample_sliding_window_buffer_samples_sample_V_25_7_address0,
        sample_sliding_window_buffer_samples_sample_V_25_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_7_q0,
        sample_sliding_window_buffer_samples_sample_V_25_6_address0,
        sample_sliding_window_buffer_samples_sample_V_25_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_6_q0,
        sample_sliding_window_buffer_samples_sample_V_25_5_address0,
        sample_sliding_window_buffer_samples_sample_V_25_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_5_q0,
        sample_sliding_window_buffer_samples_sample_V_25_4_address0,
        sample_sliding_window_buffer_samples_sample_V_25_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_4_q0,
        sample_sliding_window_buffer_samples_sample_V_25_3_address0,
        sample_sliding_window_buffer_samples_sample_V_25_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_3_q0,
        sample_sliding_window_buffer_samples_sample_V_25_2_address0,
        sample_sliding_window_buffer_samples_sample_V_25_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_2_q0,
        sample_sliding_window_buffer_samples_sample_V_25_1_address0,
        sample_sliding_window_buffer_samples_sample_V_25_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_1_q0,
        sample_sliding_window_buffer_samples_sample_V_25_0_address0,
        sample_sliding_window_buffer_samples_sample_V_25_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_25_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_24_0_q0,
        sample_sliding_window_buffer_samples_sample_V_24_11_address0,
        sample_sliding_window_buffer_samples_sample_V_24_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_11_q0,
        sample_sliding_window_buffer_samples_sample_V_24_10_address0,
        sample_sliding_window_buffer_samples_sample_V_24_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_10_q0,
        sample_sliding_window_buffer_samples_sample_V_24_9_address0,
        sample_sliding_window_buffer_samples_sample_V_24_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_9_q0,
        sample_sliding_window_buffer_samples_sample_V_24_8_address0,
        sample_sliding_window_buffer_samples_sample_V_24_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_8_q0,
        sample_sliding_window_buffer_samples_sample_V_24_7_address0,
        sample_sliding_window_buffer_samples_sample_V_24_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_7_q0,
        sample_sliding_window_buffer_samples_sample_V_24_6_address0,
        sample_sliding_window_buffer_samples_sample_V_24_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_6_q0,
        sample_sliding_window_buffer_samples_sample_V_24_5_address0,
        sample_sliding_window_buffer_samples_sample_V_24_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_5_q0,
        sample_sliding_window_buffer_samples_sample_V_24_4_address0,
        sample_sliding_window_buffer_samples_sample_V_24_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_4_q0,
        sample_sliding_window_buffer_samples_sample_V_24_3_address0,
        sample_sliding_window_buffer_samples_sample_V_24_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_3_q0,
        sample_sliding_window_buffer_samples_sample_V_24_2_address0,
        sample_sliding_window_buffer_samples_sample_V_24_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_2_q0,
        sample_sliding_window_buffer_samples_sample_V_24_1_address0,
        sample_sliding_window_buffer_samples_sample_V_24_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_1_q0,
        sample_sliding_window_buffer_samples_sample_V_24_0_address0,
        sample_sliding_window_buffer_samples_sample_V_24_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_24_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_23_0_q0,
        sample_sliding_window_buffer_samples_sample_V_23_11_address0,
        sample_sliding_window_buffer_samples_sample_V_23_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_11_q0,
        sample_sliding_window_buffer_samples_sample_V_23_10_address0,
        sample_sliding_window_buffer_samples_sample_V_23_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_10_q0,
        sample_sliding_window_buffer_samples_sample_V_23_9_address0,
        sample_sliding_window_buffer_samples_sample_V_23_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_9_q0,
        sample_sliding_window_buffer_samples_sample_V_23_8_address0,
        sample_sliding_window_buffer_samples_sample_V_23_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_8_q0,
        sample_sliding_window_buffer_samples_sample_V_23_7_address0,
        sample_sliding_window_buffer_samples_sample_V_23_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_7_q0,
        sample_sliding_window_buffer_samples_sample_V_23_6_address0,
        sample_sliding_window_buffer_samples_sample_V_23_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_6_q0,
        sample_sliding_window_buffer_samples_sample_V_23_5_address0,
        sample_sliding_window_buffer_samples_sample_V_23_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_5_q0,
        sample_sliding_window_buffer_samples_sample_V_23_4_address0,
        sample_sliding_window_buffer_samples_sample_V_23_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_4_q0,
        sample_sliding_window_buffer_samples_sample_V_23_3_address0,
        sample_sliding_window_buffer_samples_sample_V_23_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_3_q0,
        sample_sliding_window_buffer_samples_sample_V_23_2_address0,
        sample_sliding_window_buffer_samples_sample_V_23_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_2_q0,
        sample_sliding_window_buffer_samples_sample_V_23_1_address0,
        sample_sliding_window_buffer_samples_sample_V_23_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_1_q0,
        sample_sliding_window_buffer_samples_sample_V_23_0_address0,
        sample_sliding_window_buffer_samples_sample_V_23_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_23_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_22_0_q0,
        sample_sliding_window_buffer_samples_sample_V_22_11_address0,
        sample_sliding_window_buffer_samples_sample_V_22_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_11_q0,
        sample_sliding_window_buffer_samples_sample_V_22_10_address0,
        sample_sliding_window_buffer_samples_sample_V_22_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_10_q0,
        sample_sliding_window_buffer_samples_sample_V_22_9_address0,
        sample_sliding_window_buffer_samples_sample_V_22_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_9_q0,
        sample_sliding_window_buffer_samples_sample_V_22_8_address0,
        sample_sliding_window_buffer_samples_sample_V_22_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_8_q0,
        sample_sliding_window_buffer_samples_sample_V_22_7_address0,
        sample_sliding_window_buffer_samples_sample_V_22_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_7_q0,
        sample_sliding_window_buffer_samples_sample_V_22_6_address0,
        sample_sliding_window_buffer_samples_sample_V_22_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_6_q0,
        sample_sliding_window_buffer_samples_sample_V_22_5_address0,
        sample_sliding_window_buffer_samples_sample_V_22_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_5_q0,
        sample_sliding_window_buffer_samples_sample_V_22_4_address0,
        sample_sliding_window_buffer_samples_sample_V_22_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_4_q0,
        sample_sliding_window_buffer_samples_sample_V_22_3_address0,
        sample_sliding_window_buffer_samples_sample_V_22_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_3_q0,
        sample_sliding_window_buffer_samples_sample_V_22_2_address0,
        sample_sliding_window_buffer_samples_sample_V_22_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_2_q0,
        sample_sliding_window_buffer_samples_sample_V_22_1_address0,
        sample_sliding_window_buffer_samples_sample_V_22_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_1_q0,
        sample_sliding_window_buffer_samples_sample_V_22_0_address0,
        sample_sliding_window_buffer_samples_sample_V_22_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_22_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_21_0_q0,
        sample_sliding_window_buffer_samples_sample_V_21_11_address0,
        sample_sliding_window_buffer_samples_sample_V_21_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_11_q0,
        sample_sliding_window_buffer_samples_sample_V_21_10_address0,
        sample_sliding_window_buffer_samples_sample_V_21_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_10_q0,
        sample_sliding_window_buffer_samples_sample_V_21_9_address0,
        sample_sliding_window_buffer_samples_sample_V_21_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_9_q0,
        sample_sliding_window_buffer_samples_sample_V_21_8_address0,
        sample_sliding_window_buffer_samples_sample_V_21_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_8_q0,
        sample_sliding_window_buffer_samples_sample_V_21_7_address0,
        sample_sliding_window_buffer_samples_sample_V_21_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_7_q0,
        sample_sliding_window_buffer_samples_sample_V_21_6_address0,
        sample_sliding_window_buffer_samples_sample_V_21_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_6_q0,
        sample_sliding_window_buffer_samples_sample_V_21_5_address0,
        sample_sliding_window_buffer_samples_sample_V_21_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_5_q0,
        sample_sliding_window_buffer_samples_sample_V_21_4_address0,
        sample_sliding_window_buffer_samples_sample_V_21_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_4_q0,
        sample_sliding_window_buffer_samples_sample_V_21_3_address0,
        sample_sliding_window_buffer_samples_sample_V_21_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_3_q0,
        sample_sliding_window_buffer_samples_sample_V_21_2_address0,
        sample_sliding_window_buffer_samples_sample_V_21_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_2_q0,
        sample_sliding_window_buffer_samples_sample_V_21_1_address0,
        sample_sliding_window_buffer_samples_sample_V_21_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_1_q0,
        sample_sliding_window_buffer_samples_sample_V_21_0_address0,
        sample_sliding_window_buffer_samples_sample_V_21_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_21_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_20_0_q0,
        sample_sliding_window_buffer_samples_sample_V_20_11_address0,
        sample_sliding_window_buffer_samples_sample_V_20_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_11_q0,
        sample_sliding_window_buffer_samples_sample_V_20_10_address0,
        sample_sliding_window_buffer_samples_sample_V_20_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_10_q0,
        sample_sliding_window_buffer_samples_sample_V_20_9_address0,
        sample_sliding_window_buffer_samples_sample_V_20_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_9_q0,
        sample_sliding_window_buffer_samples_sample_V_20_8_address0,
        sample_sliding_window_buffer_samples_sample_V_20_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_8_q0,
        sample_sliding_window_buffer_samples_sample_V_20_7_address0,
        sample_sliding_window_buffer_samples_sample_V_20_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_7_q0,
        sample_sliding_window_buffer_samples_sample_V_20_6_address0,
        sample_sliding_window_buffer_samples_sample_V_20_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_6_q0,
        sample_sliding_window_buffer_samples_sample_V_20_5_address0,
        sample_sliding_window_buffer_samples_sample_V_20_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_5_q0,
        sample_sliding_window_buffer_samples_sample_V_20_4_address0,
        sample_sliding_window_buffer_samples_sample_V_20_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_4_q0,
        sample_sliding_window_buffer_samples_sample_V_20_3_address0,
        sample_sliding_window_buffer_samples_sample_V_20_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_3_q0,
        sample_sliding_window_buffer_samples_sample_V_20_2_address0,
        sample_sliding_window_buffer_samples_sample_V_20_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_2_q0,
        sample_sliding_window_buffer_samples_sample_V_20_1_address0,
        sample_sliding_window_buffer_samples_sample_V_20_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_1_q0,
        sample_sliding_window_buffer_samples_sample_V_20_0_address0,
        sample_sliding_window_buffer_samples_sample_V_20_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_20_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_19_0_q0,
        sample_sliding_window_buffer_samples_sample_V_19_11_address0,
        sample_sliding_window_buffer_samples_sample_V_19_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_11_q0,
        sample_sliding_window_buffer_samples_sample_V_19_10_address0,
        sample_sliding_window_buffer_samples_sample_V_19_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_10_q0,
        sample_sliding_window_buffer_samples_sample_V_19_9_address0,
        sample_sliding_window_buffer_samples_sample_V_19_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_9_q0,
        sample_sliding_window_buffer_samples_sample_V_19_8_address0,
        sample_sliding_window_buffer_samples_sample_V_19_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_8_q0,
        sample_sliding_window_buffer_samples_sample_V_19_7_address0,
        sample_sliding_window_buffer_samples_sample_V_19_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_7_q0,
        sample_sliding_window_buffer_samples_sample_V_19_6_address0,
        sample_sliding_window_buffer_samples_sample_V_19_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_6_q0,
        sample_sliding_window_buffer_samples_sample_V_19_5_address0,
        sample_sliding_window_buffer_samples_sample_V_19_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_5_q0,
        sample_sliding_window_buffer_samples_sample_V_19_4_address0,
        sample_sliding_window_buffer_samples_sample_V_19_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_4_q0,
        sample_sliding_window_buffer_samples_sample_V_19_3_address0,
        sample_sliding_window_buffer_samples_sample_V_19_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_3_q0,
        sample_sliding_window_buffer_samples_sample_V_19_2_address0,
        sample_sliding_window_buffer_samples_sample_V_19_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_2_q0,
        sample_sliding_window_buffer_samples_sample_V_19_1_address0,
        sample_sliding_window_buffer_samples_sample_V_19_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_1_q0,
        sample_sliding_window_buffer_samples_sample_V_19_0_address0,
        sample_sliding_window_buffer_samples_sample_V_19_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_19_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_18_0_q0,
        sample_sliding_window_buffer_samples_sample_V_18_11_address0,
        sample_sliding_window_buffer_samples_sample_V_18_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_11_q0,
        sample_sliding_window_buffer_samples_sample_V_18_10_address0,
        sample_sliding_window_buffer_samples_sample_V_18_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_10_q0,
        sample_sliding_window_buffer_samples_sample_V_18_9_address0,
        sample_sliding_window_buffer_samples_sample_V_18_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_9_q0,
        sample_sliding_window_buffer_samples_sample_V_18_8_address0,
        sample_sliding_window_buffer_samples_sample_V_18_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_8_q0,
        sample_sliding_window_buffer_samples_sample_V_18_7_address0,
        sample_sliding_window_buffer_samples_sample_V_18_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_7_q0,
        sample_sliding_window_buffer_samples_sample_V_18_6_address0,
        sample_sliding_window_buffer_samples_sample_V_18_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_6_q0,
        sample_sliding_window_buffer_samples_sample_V_18_5_address0,
        sample_sliding_window_buffer_samples_sample_V_18_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_5_q0,
        sample_sliding_window_buffer_samples_sample_V_18_4_address0,
        sample_sliding_window_buffer_samples_sample_V_18_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_4_q0,
        sample_sliding_window_buffer_samples_sample_V_18_3_address0,
        sample_sliding_window_buffer_samples_sample_V_18_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_3_q0,
        sample_sliding_window_buffer_samples_sample_V_18_2_address0,
        sample_sliding_window_buffer_samples_sample_V_18_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_2_q0,
        sample_sliding_window_buffer_samples_sample_V_18_1_address0,
        sample_sliding_window_buffer_samples_sample_V_18_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_1_q0,
        sample_sliding_window_buffer_samples_sample_V_18_0_address0,
        sample_sliding_window_buffer_samples_sample_V_18_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_18_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_17_0_q0,
        sample_sliding_window_buffer_samples_sample_V_17_11_address0,
        sample_sliding_window_buffer_samples_sample_V_17_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_11_q0,
        sample_sliding_window_buffer_samples_sample_V_17_10_address0,
        sample_sliding_window_buffer_samples_sample_V_17_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_10_q0,
        sample_sliding_window_buffer_samples_sample_V_17_9_address0,
        sample_sliding_window_buffer_samples_sample_V_17_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_9_q0,
        sample_sliding_window_buffer_samples_sample_V_17_8_address0,
        sample_sliding_window_buffer_samples_sample_V_17_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_8_q0,
        sample_sliding_window_buffer_samples_sample_V_17_7_address0,
        sample_sliding_window_buffer_samples_sample_V_17_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_7_q0,
        sample_sliding_window_buffer_samples_sample_V_17_6_address0,
        sample_sliding_window_buffer_samples_sample_V_17_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_6_q0,
        sample_sliding_window_buffer_samples_sample_V_17_5_address0,
        sample_sliding_window_buffer_samples_sample_V_17_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_5_q0,
        sample_sliding_window_buffer_samples_sample_V_17_4_address0,
        sample_sliding_window_buffer_samples_sample_V_17_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_4_q0,
        sample_sliding_window_buffer_samples_sample_V_17_3_address0,
        sample_sliding_window_buffer_samples_sample_V_17_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_3_q0,
        sample_sliding_window_buffer_samples_sample_V_17_2_address0,
        sample_sliding_window_buffer_samples_sample_V_17_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_2_q0,
        sample_sliding_window_buffer_samples_sample_V_17_1_address0,
        sample_sliding_window_buffer_samples_sample_V_17_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_1_q0,
        sample_sliding_window_buffer_samples_sample_V_17_0_address0,
        sample_sliding_window_buffer_samples_sample_V_17_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_17_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_16_0_q0,
        sample_sliding_window_buffer_samples_sample_V_16_11_address0,
        sample_sliding_window_buffer_samples_sample_V_16_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_11_q0,
        sample_sliding_window_buffer_samples_sample_V_16_10_address0,
        sample_sliding_window_buffer_samples_sample_V_16_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_10_q0,
        sample_sliding_window_buffer_samples_sample_V_16_9_address0,
        sample_sliding_window_buffer_samples_sample_V_16_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_9_q0,
        sample_sliding_window_buffer_samples_sample_V_16_8_address0,
        sample_sliding_window_buffer_samples_sample_V_16_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_8_q0,
        sample_sliding_window_buffer_samples_sample_V_16_7_address0,
        sample_sliding_window_buffer_samples_sample_V_16_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_7_q0,
        sample_sliding_window_buffer_samples_sample_V_16_6_address0,
        sample_sliding_window_buffer_samples_sample_V_16_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_6_q0,
        sample_sliding_window_buffer_samples_sample_V_16_5_address0,
        sample_sliding_window_buffer_samples_sample_V_16_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_5_q0,
        sample_sliding_window_buffer_samples_sample_V_16_4_address0,
        sample_sliding_window_buffer_samples_sample_V_16_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_4_q0,
        sample_sliding_window_buffer_samples_sample_V_16_3_address0,
        sample_sliding_window_buffer_samples_sample_V_16_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_3_q0,
        sample_sliding_window_buffer_samples_sample_V_16_2_address0,
        sample_sliding_window_buffer_samples_sample_V_16_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_2_q0,
        sample_sliding_window_buffer_samples_sample_V_16_1_address0,
        sample_sliding_window_buffer_samples_sample_V_16_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_1_q0,
        sample_sliding_window_buffer_samples_sample_V_16_0_address0,
        sample_sliding_window_buffer_samples_sample_V_16_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_16_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_15_0_q0,
        sample_sliding_window_buffer_samples_sample_V_15_11_address0,
        sample_sliding_window_buffer_samples_sample_V_15_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_11_q0,
        sample_sliding_window_buffer_samples_sample_V_15_10_address0,
        sample_sliding_window_buffer_samples_sample_V_15_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_10_q0,
        sample_sliding_window_buffer_samples_sample_V_15_9_address0,
        sample_sliding_window_buffer_samples_sample_V_15_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_9_q0,
        sample_sliding_window_buffer_samples_sample_V_15_8_address0,
        sample_sliding_window_buffer_samples_sample_V_15_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_8_q0,
        sample_sliding_window_buffer_samples_sample_V_15_7_address0,
        sample_sliding_window_buffer_samples_sample_V_15_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_7_q0,
        sample_sliding_window_buffer_samples_sample_V_15_6_address0,
        sample_sliding_window_buffer_samples_sample_V_15_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_6_q0,
        sample_sliding_window_buffer_samples_sample_V_15_5_address0,
        sample_sliding_window_buffer_samples_sample_V_15_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_5_q0,
        sample_sliding_window_buffer_samples_sample_V_15_4_address0,
        sample_sliding_window_buffer_samples_sample_V_15_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_4_q0,
        sample_sliding_window_buffer_samples_sample_V_15_3_address0,
        sample_sliding_window_buffer_samples_sample_V_15_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_3_q0,
        sample_sliding_window_buffer_samples_sample_V_15_2_address0,
        sample_sliding_window_buffer_samples_sample_V_15_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_2_q0,
        sample_sliding_window_buffer_samples_sample_V_15_1_address0,
        sample_sliding_window_buffer_samples_sample_V_15_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_1_q0,
        sample_sliding_window_buffer_samples_sample_V_15_0_address0,
        sample_sliding_window_buffer_samples_sample_V_15_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_15_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_14_0_q0,
        sample_sliding_window_buffer_samples_sample_V_14_11_address0,
        sample_sliding_window_buffer_samples_sample_V_14_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_11_q0,
        sample_sliding_window_buffer_samples_sample_V_14_10_address0,
        sample_sliding_window_buffer_samples_sample_V_14_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_10_q0,
        sample_sliding_window_buffer_samples_sample_V_14_9_address0,
        sample_sliding_window_buffer_samples_sample_V_14_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_9_q0,
        sample_sliding_window_buffer_samples_sample_V_14_8_address0,
        sample_sliding_window_buffer_samples_sample_V_14_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_8_q0,
        sample_sliding_window_buffer_samples_sample_V_14_7_address0,
        sample_sliding_window_buffer_samples_sample_V_14_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_7_q0,
        sample_sliding_window_buffer_samples_sample_V_14_6_address0,
        sample_sliding_window_buffer_samples_sample_V_14_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_6_q0,
        sample_sliding_window_buffer_samples_sample_V_14_5_address0,
        sample_sliding_window_buffer_samples_sample_V_14_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_5_q0,
        sample_sliding_window_buffer_samples_sample_V_14_4_address0,
        sample_sliding_window_buffer_samples_sample_V_14_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_4_q0,
        sample_sliding_window_buffer_samples_sample_V_14_3_address0,
        sample_sliding_window_buffer_samples_sample_V_14_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_3_q0,
        sample_sliding_window_buffer_samples_sample_V_14_2_address0,
        sample_sliding_window_buffer_samples_sample_V_14_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_2_q0,
        sample_sliding_window_buffer_samples_sample_V_14_1_address0,
        sample_sliding_window_buffer_samples_sample_V_14_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_1_q0,
        sample_sliding_window_buffer_samples_sample_V_14_0_address0,
        sample_sliding_window_buffer_samples_sample_V_14_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_14_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_13_0_q0,
        sample_sliding_window_buffer_samples_sample_V_13_11_address0,
        sample_sliding_window_buffer_samples_sample_V_13_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_11_q0,
        sample_sliding_window_buffer_samples_sample_V_13_10_address0,
        sample_sliding_window_buffer_samples_sample_V_13_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_10_q0,
        sample_sliding_window_buffer_samples_sample_V_13_9_address0,
        sample_sliding_window_buffer_samples_sample_V_13_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_9_q0,
        sample_sliding_window_buffer_samples_sample_V_13_8_address0,
        sample_sliding_window_buffer_samples_sample_V_13_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_8_q0,
        sample_sliding_window_buffer_samples_sample_V_13_7_address0,
        sample_sliding_window_buffer_samples_sample_V_13_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_7_q0,
        sample_sliding_window_buffer_samples_sample_V_13_6_address0,
        sample_sliding_window_buffer_samples_sample_V_13_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_6_q0,
        sample_sliding_window_buffer_samples_sample_V_13_5_address0,
        sample_sliding_window_buffer_samples_sample_V_13_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_5_q0,
        sample_sliding_window_buffer_samples_sample_V_13_4_address0,
        sample_sliding_window_buffer_samples_sample_V_13_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_4_q0,
        sample_sliding_window_buffer_samples_sample_V_13_3_address0,
        sample_sliding_window_buffer_samples_sample_V_13_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_3_q0,
        sample_sliding_window_buffer_samples_sample_V_13_2_address0,
        sample_sliding_window_buffer_samples_sample_V_13_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_2_q0,
        sample_sliding_window_buffer_samples_sample_V_13_1_address0,
        sample_sliding_window_buffer_samples_sample_V_13_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_1_q0,
        sample_sliding_window_buffer_samples_sample_V_13_0_address0,
        sample_sliding_window_buffer_samples_sample_V_13_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_13_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_12_0_q0,
        sample_sliding_window_buffer_samples_sample_V_12_11_address0,
        sample_sliding_window_buffer_samples_sample_V_12_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_11_q0,
        sample_sliding_window_buffer_samples_sample_V_12_10_address0,
        sample_sliding_window_buffer_samples_sample_V_12_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_10_q0,
        sample_sliding_window_buffer_samples_sample_V_12_9_address0,
        sample_sliding_window_buffer_samples_sample_V_12_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_9_q0,
        sample_sliding_window_buffer_samples_sample_V_12_8_address0,
        sample_sliding_window_buffer_samples_sample_V_12_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_8_q0,
        sample_sliding_window_buffer_samples_sample_V_12_7_address0,
        sample_sliding_window_buffer_samples_sample_V_12_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_7_q0,
        sample_sliding_window_buffer_samples_sample_V_12_6_address0,
        sample_sliding_window_buffer_samples_sample_V_12_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_6_q0,
        sample_sliding_window_buffer_samples_sample_V_12_5_address0,
        sample_sliding_window_buffer_samples_sample_V_12_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_5_q0,
        sample_sliding_window_buffer_samples_sample_V_12_4_address0,
        sample_sliding_window_buffer_samples_sample_V_12_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_4_q0,
        sample_sliding_window_buffer_samples_sample_V_12_3_address0,
        sample_sliding_window_buffer_samples_sample_V_12_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_3_q0,
        sample_sliding_window_buffer_samples_sample_V_12_2_address0,
        sample_sliding_window_buffer_samples_sample_V_12_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_2_q0,
        sample_sliding_window_buffer_samples_sample_V_12_1_address0,
        sample_sliding_window_buffer_samples_sample_V_12_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_1_q0,
        sample_sliding_window_buffer_samples_sample_V_12_0_address0,
        sample_sliding_window_buffer_samples_sample_V_12_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_12_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_11_0_q0,
        sample_sliding_window_buffer_samples_sample_V_11_11_address0,
        sample_sliding_window_buffer_samples_sample_V_11_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_11_q0,
        sample_sliding_window_buffer_samples_sample_V_11_10_address0,
        sample_sliding_window_buffer_samples_sample_V_11_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_10_q0,
        sample_sliding_window_buffer_samples_sample_V_11_9_address0,
        sample_sliding_window_buffer_samples_sample_V_11_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_9_q0,
        sample_sliding_window_buffer_samples_sample_V_11_8_address0,
        sample_sliding_window_buffer_samples_sample_V_11_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_8_q0,
        sample_sliding_window_buffer_samples_sample_V_11_7_address0,
        sample_sliding_window_buffer_samples_sample_V_11_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_7_q0,
        sample_sliding_window_buffer_samples_sample_V_11_6_address0,
        sample_sliding_window_buffer_samples_sample_V_11_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_6_q0,
        sample_sliding_window_buffer_samples_sample_V_11_5_address0,
        sample_sliding_window_buffer_samples_sample_V_11_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_5_q0,
        sample_sliding_window_buffer_samples_sample_V_11_4_address0,
        sample_sliding_window_buffer_samples_sample_V_11_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_4_q0,
        sample_sliding_window_buffer_samples_sample_V_11_3_address0,
        sample_sliding_window_buffer_samples_sample_V_11_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_3_q0,
        sample_sliding_window_buffer_samples_sample_V_11_2_address0,
        sample_sliding_window_buffer_samples_sample_V_11_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_2_q0,
        sample_sliding_window_buffer_samples_sample_V_11_1_address0,
        sample_sliding_window_buffer_samples_sample_V_11_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_1_q0,
        sample_sliding_window_buffer_samples_sample_V_11_0_address0,
        sample_sliding_window_buffer_samples_sample_V_11_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_11_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_10_0_q0,
        sample_sliding_window_buffer_samples_sample_V_10_11_address0,
        sample_sliding_window_buffer_samples_sample_V_10_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_11_q0,
        sample_sliding_window_buffer_samples_sample_V_10_10_address0,
        sample_sliding_window_buffer_samples_sample_V_10_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_10_q0,
        sample_sliding_window_buffer_samples_sample_V_10_9_address0,
        sample_sliding_window_buffer_samples_sample_V_10_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_9_q0,
        sample_sliding_window_buffer_samples_sample_V_10_8_address0,
        sample_sliding_window_buffer_samples_sample_V_10_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_8_q0,
        sample_sliding_window_buffer_samples_sample_V_10_7_address0,
        sample_sliding_window_buffer_samples_sample_V_10_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_7_q0,
        sample_sliding_window_buffer_samples_sample_V_10_6_address0,
        sample_sliding_window_buffer_samples_sample_V_10_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_6_q0,
        sample_sliding_window_buffer_samples_sample_V_10_5_address0,
        sample_sliding_window_buffer_samples_sample_V_10_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_5_q0,
        sample_sliding_window_buffer_samples_sample_V_10_4_address0,
        sample_sliding_window_buffer_samples_sample_V_10_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_4_q0,
        sample_sliding_window_buffer_samples_sample_V_10_3_address0,
        sample_sliding_window_buffer_samples_sample_V_10_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_3_q0,
        sample_sliding_window_buffer_samples_sample_V_10_2_address0,
        sample_sliding_window_buffer_samples_sample_V_10_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_2_q0,
        sample_sliding_window_buffer_samples_sample_V_10_1_address0,
        sample_sliding_window_buffer_samples_sample_V_10_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_1_q0,
        sample_sliding_window_buffer_samples_sample_V_10_0_address0,
        sample_sliding_window_buffer_samples_sample_V_10_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_10_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_9_0_q0,
        sample_sliding_window_buffer_samples_sample_V_9_11_address0,
        sample_sliding_window_buffer_samples_sample_V_9_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_11_q0,
        sample_sliding_window_buffer_samples_sample_V_9_10_address0,
        sample_sliding_window_buffer_samples_sample_V_9_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_10_q0,
        sample_sliding_window_buffer_samples_sample_V_9_9_address0,
        sample_sliding_window_buffer_samples_sample_V_9_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_9_q0,
        sample_sliding_window_buffer_samples_sample_V_9_8_address0,
        sample_sliding_window_buffer_samples_sample_V_9_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_8_q0,
        sample_sliding_window_buffer_samples_sample_V_9_7_address0,
        sample_sliding_window_buffer_samples_sample_V_9_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_7_q0,
        sample_sliding_window_buffer_samples_sample_V_9_6_address0,
        sample_sliding_window_buffer_samples_sample_V_9_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_6_q0,
        sample_sliding_window_buffer_samples_sample_V_9_5_address0,
        sample_sliding_window_buffer_samples_sample_V_9_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_5_q0,
        sample_sliding_window_buffer_samples_sample_V_9_4_address0,
        sample_sliding_window_buffer_samples_sample_V_9_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_4_q0,
        sample_sliding_window_buffer_samples_sample_V_9_3_address0,
        sample_sliding_window_buffer_samples_sample_V_9_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_3_q0,
        sample_sliding_window_buffer_samples_sample_V_9_2_address0,
        sample_sliding_window_buffer_samples_sample_V_9_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_2_q0,
        sample_sliding_window_buffer_samples_sample_V_9_1_address0,
        sample_sliding_window_buffer_samples_sample_V_9_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_1_q0,
        sample_sliding_window_buffer_samples_sample_V_9_0_address0,
        sample_sliding_window_buffer_samples_sample_V_9_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_9_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_8_0_q0,
        sample_sliding_window_buffer_samples_sample_V_8_11_address0,
        sample_sliding_window_buffer_samples_sample_V_8_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_11_q0,
        sample_sliding_window_buffer_samples_sample_V_8_10_address0,
        sample_sliding_window_buffer_samples_sample_V_8_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_10_q0,
        sample_sliding_window_buffer_samples_sample_V_8_9_address0,
        sample_sliding_window_buffer_samples_sample_V_8_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_9_q0,
        sample_sliding_window_buffer_samples_sample_V_8_8_address0,
        sample_sliding_window_buffer_samples_sample_V_8_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_8_q0,
        sample_sliding_window_buffer_samples_sample_V_8_7_address0,
        sample_sliding_window_buffer_samples_sample_V_8_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_7_q0,
        sample_sliding_window_buffer_samples_sample_V_8_6_address0,
        sample_sliding_window_buffer_samples_sample_V_8_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_6_q0,
        sample_sliding_window_buffer_samples_sample_V_8_5_address0,
        sample_sliding_window_buffer_samples_sample_V_8_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_5_q0,
        sample_sliding_window_buffer_samples_sample_V_8_4_address0,
        sample_sliding_window_buffer_samples_sample_V_8_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_4_q0,
        sample_sliding_window_buffer_samples_sample_V_8_3_address0,
        sample_sliding_window_buffer_samples_sample_V_8_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_3_q0,
        sample_sliding_window_buffer_samples_sample_V_8_2_address0,
        sample_sliding_window_buffer_samples_sample_V_8_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_2_q0,
        sample_sliding_window_buffer_samples_sample_V_8_1_address0,
        sample_sliding_window_buffer_samples_sample_V_8_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_1_q0,
        sample_sliding_window_buffer_samples_sample_V_8_0_address0,
        sample_sliding_window_buffer_samples_sample_V_8_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_8_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_7_0_q0,
        sample_sliding_window_buffer_samples_sample_V_7_11_address0,
        sample_sliding_window_buffer_samples_sample_V_7_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_11_q0,
        sample_sliding_window_buffer_samples_sample_V_7_10_address0,
        sample_sliding_window_buffer_samples_sample_V_7_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_10_q0,
        sample_sliding_window_buffer_samples_sample_V_7_9_address0,
        sample_sliding_window_buffer_samples_sample_V_7_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_9_q0,
        sample_sliding_window_buffer_samples_sample_V_7_8_address0,
        sample_sliding_window_buffer_samples_sample_V_7_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_8_q0,
        sample_sliding_window_buffer_samples_sample_V_7_7_address0,
        sample_sliding_window_buffer_samples_sample_V_7_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_7_q0,
        sample_sliding_window_buffer_samples_sample_V_7_6_address0,
        sample_sliding_window_buffer_samples_sample_V_7_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_6_q0,
        sample_sliding_window_buffer_samples_sample_V_7_5_address0,
        sample_sliding_window_buffer_samples_sample_V_7_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_5_q0,
        sample_sliding_window_buffer_samples_sample_V_7_4_address0,
        sample_sliding_window_buffer_samples_sample_V_7_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_4_q0,
        sample_sliding_window_buffer_samples_sample_V_7_3_address0,
        sample_sliding_window_buffer_samples_sample_V_7_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_3_q0,
        sample_sliding_window_buffer_samples_sample_V_7_2_address0,
        sample_sliding_window_buffer_samples_sample_V_7_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_2_q0,
        sample_sliding_window_buffer_samples_sample_V_7_1_address0,
        sample_sliding_window_buffer_samples_sample_V_7_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_1_q0,
        sample_sliding_window_buffer_samples_sample_V_7_0_address0,
        sample_sliding_window_buffer_samples_sample_V_7_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_7_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_6_0_q0,
        sample_sliding_window_buffer_samples_sample_V_6_11_address0,
        sample_sliding_window_buffer_samples_sample_V_6_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_11_q0,
        sample_sliding_window_buffer_samples_sample_V_6_10_address0,
        sample_sliding_window_buffer_samples_sample_V_6_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_10_q0,
        sample_sliding_window_buffer_samples_sample_V_6_9_address0,
        sample_sliding_window_buffer_samples_sample_V_6_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_9_q0,
        sample_sliding_window_buffer_samples_sample_V_6_8_address0,
        sample_sliding_window_buffer_samples_sample_V_6_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_8_q0,
        sample_sliding_window_buffer_samples_sample_V_6_7_address0,
        sample_sliding_window_buffer_samples_sample_V_6_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_7_q0,
        sample_sliding_window_buffer_samples_sample_V_6_6_address0,
        sample_sliding_window_buffer_samples_sample_V_6_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_6_q0,
        sample_sliding_window_buffer_samples_sample_V_6_5_address0,
        sample_sliding_window_buffer_samples_sample_V_6_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_5_q0,
        sample_sliding_window_buffer_samples_sample_V_6_4_address0,
        sample_sliding_window_buffer_samples_sample_V_6_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_4_q0,
        sample_sliding_window_buffer_samples_sample_V_6_3_address0,
        sample_sliding_window_buffer_samples_sample_V_6_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_3_q0,
        sample_sliding_window_buffer_samples_sample_V_6_2_address0,
        sample_sliding_window_buffer_samples_sample_V_6_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_2_q0,
        sample_sliding_window_buffer_samples_sample_V_6_1_address0,
        sample_sliding_window_buffer_samples_sample_V_6_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_1_q0,
        sample_sliding_window_buffer_samples_sample_V_6_0_address0,
        sample_sliding_window_buffer_samples_sample_V_6_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_6_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_5_0_q0,
        sample_sliding_window_buffer_samples_sample_V_5_11_address0,
        sample_sliding_window_buffer_samples_sample_V_5_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_11_q0,
        sample_sliding_window_buffer_samples_sample_V_5_10_address0,
        sample_sliding_window_buffer_samples_sample_V_5_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_10_q0,
        sample_sliding_window_buffer_samples_sample_V_5_9_address0,
        sample_sliding_window_buffer_samples_sample_V_5_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_9_q0,
        sample_sliding_window_buffer_samples_sample_V_5_8_address0,
        sample_sliding_window_buffer_samples_sample_V_5_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_8_q0,
        sample_sliding_window_buffer_samples_sample_V_5_7_address0,
        sample_sliding_window_buffer_samples_sample_V_5_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_7_q0,
        sample_sliding_window_buffer_samples_sample_V_5_6_address0,
        sample_sliding_window_buffer_samples_sample_V_5_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_6_q0,
        sample_sliding_window_buffer_samples_sample_V_5_5_address0,
        sample_sliding_window_buffer_samples_sample_V_5_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_5_q0,
        sample_sliding_window_buffer_samples_sample_V_5_4_address0,
        sample_sliding_window_buffer_samples_sample_V_5_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_4_q0,
        sample_sliding_window_buffer_samples_sample_V_5_3_address0,
        sample_sliding_window_buffer_samples_sample_V_5_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_3_q0,
        sample_sliding_window_buffer_samples_sample_V_5_2_address0,
        sample_sliding_window_buffer_samples_sample_V_5_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_2_q0,
        sample_sliding_window_buffer_samples_sample_V_5_1_address0,
        sample_sliding_window_buffer_samples_sample_V_5_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_1_q0,
        sample_sliding_window_buffer_samples_sample_V_5_0_address0,
        sample_sliding_window_buffer_samples_sample_V_5_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_5_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_4_0_q0,
        sample_sliding_window_buffer_samples_sample_V_4_11_address0,
        sample_sliding_window_buffer_samples_sample_V_4_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_11_q0,
        sample_sliding_window_buffer_samples_sample_V_4_10_address0,
        sample_sliding_window_buffer_samples_sample_V_4_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_10_q0,
        sample_sliding_window_buffer_samples_sample_V_4_9_address0,
        sample_sliding_window_buffer_samples_sample_V_4_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_9_q0,
        sample_sliding_window_buffer_samples_sample_V_4_8_address0,
        sample_sliding_window_buffer_samples_sample_V_4_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_8_q0,
        sample_sliding_window_buffer_samples_sample_V_4_7_address0,
        sample_sliding_window_buffer_samples_sample_V_4_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_7_q0,
        sample_sliding_window_buffer_samples_sample_V_4_6_address0,
        sample_sliding_window_buffer_samples_sample_V_4_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_6_q0,
        sample_sliding_window_buffer_samples_sample_V_4_5_address0,
        sample_sliding_window_buffer_samples_sample_V_4_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_5_q0,
        sample_sliding_window_buffer_samples_sample_V_4_4_address0,
        sample_sliding_window_buffer_samples_sample_V_4_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_4_q0,
        sample_sliding_window_buffer_samples_sample_V_4_3_address0,
        sample_sliding_window_buffer_samples_sample_V_4_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_3_q0,
        sample_sliding_window_buffer_samples_sample_V_4_2_address0,
        sample_sliding_window_buffer_samples_sample_V_4_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_2_q0,
        sample_sliding_window_buffer_samples_sample_V_4_1_address0,
        sample_sliding_window_buffer_samples_sample_V_4_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_1_q0,
        sample_sliding_window_buffer_samples_sample_V_4_0_address0,
        sample_sliding_window_buffer_samples_sample_V_4_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_4_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_3_0_q0,
        sample_sliding_window_buffer_samples_sample_V_3_11_address0,
        sample_sliding_window_buffer_samples_sample_V_3_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_11_q0,
        sample_sliding_window_buffer_samples_sample_V_3_10_address0,
        sample_sliding_window_buffer_samples_sample_V_3_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_10_q0,
        sample_sliding_window_buffer_samples_sample_V_3_9_address0,
        sample_sliding_window_buffer_samples_sample_V_3_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_9_q0,
        sample_sliding_window_buffer_samples_sample_V_3_8_address0,
        sample_sliding_window_buffer_samples_sample_V_3_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_8_q0,
        sample_sliding_window_buffer_samples_sample_V_3_7_address0,
        sample_sliding_window_buffer_samples_sample_V_3_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_7_q0,
        sample_sliding_window_buffer_samples_sample_V_3_6_address0,
        sample_sliding_window_buffer_samples_sample_V_3_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_6_q0,
        sample_sliding_window_buffer_samples_sample_V_3_5_address0,
        sample_sliding_window_buffer_samples_sample_V_3_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_5_q0,
        sample_sliding_window_buffer_samples_sample_V_3_4_address0,
        sample_sliding_window_buffer_samples_sample_V_3_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_4_q0,
        sample_sliding_window_buffer_samples_sample_V_3_3_address0,
        sample_sliding_window_buffer_samples_sample_V_3_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_3_q0,
        sample_sliding_window_buffer_samples_sample_V_3_2_address0,
        sample_sliding_window_buffer_samples_sample_V_3_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_2_q0,
        sample_sliding_window_buffer_samples_sample_V_3_1_address0,
        sample_sliding_window_buffer_samples_sample_V_3_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_1_q0,
        sample_sliding_window_buffer_samples_sample_V_3_0_address0,
        sample_sliding_window_buffer_samples_sample_V_3_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_3_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_2_0_q0,
        sample_sliding_window_buffer_samples_sample_V_2_11_address0,
        sample_sliding_window_buffer_samples_sample_V_2_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_11_q0,
        sample_sliding_window_buffer_samples_sample_V_2_10_address0,
        sample_sliding_window_buffer_samples_sample_V_2_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_10_q0,
        sample_sliding_window_buffer_samples_sample_V_2_9_address0,
        sample_sliding_window_buffer_samples_sample_V_2_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_9_q0,
        sample_sliding_window_buffer_samples_sample_V_2_8_address0,
        sample_sliding_window_buffer_samples_sample_V_2_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_8_q0,
        sample_sliding_window_buffer_samples_sample_V_2_7_address0,
        sample_sliding_window_buffer_samples_sample_V_2_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_7_q0,
        sample_sliding_window_buffer_samples_sample_V_2_6_address0,
        sample_sliding_window_buffer_samples_sample_V_2_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_6_q0,
        sample_sliding_window_buffer_samples_sample_V_2_5_address0,
        sample_sliding_window_buffer_samples_sample_V_2_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_5_q0,
        sample_sliding_window_buffer_samples_sample_V_2_4_address0,
        sample_sliding_window_buffer_samples_sample_V_2_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_4_q0,
        sample_sliding_window_buffer_samples_sample_V_2_3_address0,
        sample_sliding_window_buffer_samples_sample_V_2_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_3_q0,
        sample_sliding_window_buffer_samples_sample_V_2_2_address0,
        sample_sliding_window_buffer_samples_sample_V_2_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_2_q0,
        sample_sliding_window_buffer_samples_sample_V_2_1_address0,
        sample_sliding_window_buffer_samples_sample_V_2_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_1_q0,
        sample_sliding_window_buffer_samples_sample_V_2_0_address0,
        sample_sliding_window_buffer_samples_sample_V_2_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_2_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_1_0_q0,
        sample_sliding_window_buffer_samples_sample_V_1_11_address0,
        sample_sliding_window_buffer_samples_sample_V_1_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_11_q0,
        sample_sliding_window_buffer_samples_sample_V_1_10_address0,
        sample_sliding_window_buffer_samples_sample_V_1_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_10_q0,
        sample_sliding_window_buffer_samples_sample_V_1_9_address0,
        sample_sliding_window_buffer_samples_sample_V_1_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_9_q0,
        sample_sliding_window_buffer_samples_sample_V_1_8_address0,
        sample_sliding_window_buffer_samples_sample_V_1_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_8_q0,
        sample_sliding_window_buffer_samples_sample_V_1_7_address0,
        sample_sliding_window_buffer_samples_sample_V_1_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_7_q0,
        sample_sliding_window_buffer_samples_sample_V_1_6_address0,
        sample_sliding_window_buffer_samples_sample_V_1_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_6_q0,
        sample_sliding_window_buffer_samples_sample_V_1_5_address0,
        sample_sliding_window_buffer_samples_sample_V_1_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_5_q0,
        sample_sliding_window_buffer_samples_sample_V_1_4_address0,
        sample_sliding_window_buffer_samples_sample_V_1_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_4_q0,
        sample_sliding_window_buffer_samples_sample_V_1_3_address0,
        sample_sliding_window_buffer_samples_sample_V_1_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_3_q0,
        sample_sliding_window_buffer_samples_sample_V_1_2_address0,
        sample_sliding_window_buffer_samples_sample_V_1_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_2_q0,
        sample_sliding_window_buffer_samples_sample_V_1_1_address0,
        sample_sliding_window_buffer_samples_sample_V_1_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_1_q0,
        sample_sliding_window_buffer_samples_sample_V_1_0_address0,
        sample_sliding_window_buffer_samples_sample_V_1_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_1_0_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_11_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_10_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_9_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_8_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_7_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_6_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_5_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_4_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_3_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_2_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_1_q0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_address0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0,
        sample_sliding_window_buffer_samples_timestamp_V_0_0_q0,
        sample_sliding_window_buffer_samples_sample_V_0_11_address0,
        sample_sliding_window_buffer_samples_sample_V_0_11_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_11_q0,
        sample_sliding_window_buffer_samples_sample_V_0_10_address0,
        sample_sliding_window_buffer_samples_sample_V_0_10_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_10_q0,
        sample_sliding_window_buffer_samples_sample_V_0_9_address0,
        sample_sliding_window_buffer_samples_sample_V_0_9_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_9_q0,
        sample_sliding_window_buffer_samples_sample_V_0_8_address0,
        sample_sliding_window_buffer_samples_sample_V_0_8_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_8_q0,
        sample_sliding_window_buffer_samples_sample_V_0_7_address0,
        sample_sliding_window_buffer_samples_sample_V_0_7_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_7_q0,
        sample_sliding_window_buffer_samples_sample_V_0_6_address0,
        sample_sliding_window_buffer_samples_sample_V_0_6_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_6_q0,
        sample_sliding_window_buffer_samples_sample_V_0_5_address0,
        sample_sliding_window_buffer_samples_sample_V_0_5_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_5_q0,
        sample_sliding_window_buffer_samples_sample_V_0_4_address0,
        sample_sliding_window_buffer_samples_sample_V_0_4_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_4_q0,
        sample_sliding_window_buffer_samples_sample_V_0_3_address0,
        sample_sliding_window_buffer_samples_sample_V_0_3_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_3_q0,
        sample_sliding_window_buffer_samples_sample_V_0_2_address0,
        sample_sliding_window_buffer_samples_sample_V_0_2_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_2_q0,
        sample_sliding_window_buffer_samples_sample_V_0_1_address0,
        sample_sliding_window_buffer_samples_sample_V_0_1_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_1_q0,
        sample_sliding_window_buffer_samples_sample_V_0_0_address0,
        sample_sliding_window_buffer_samples_sample_V_0_0_ce0,
        sample_sliding_window_buffer_samples_sample_V_0_0_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_pp0_stage0 = 27'd33554432;
parameter    ap_ST_fsm_state28 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] samples_buffer_out_address0;
output   samples_buffer_out_ce0;
output   samples_buffer_out_we0;
output  [31:0] samples_buffer_out_d0;
input  [31:0] n_periods;
input  [5:0] sample_sliding_window_front_ptr_s;
input  [5:0] sample_sliding_window_back_ptr_s;
output  [4:0] sample_sliding_window_buffer_count_s_address0;
output   sample_sliding_window_buffer_count_s_ce0;
input  [5:0] sample_sliding_window_buffer_count_s_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_31_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_31_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_31_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_31_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_31_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_30_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_30_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_30_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_30_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_30_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_29_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_29_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_29_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_29_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_29_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_28_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_28_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_28_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_28_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_28_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_27_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_27_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_27_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_27_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_27_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_26_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_26_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_26_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_26_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_26_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_25_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_25_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_25_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_25_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_25_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_24_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_24_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_24_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_24_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_24_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_23_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_23_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_23_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_23_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_23_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_22_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_22_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_22_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_22_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_22_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_21_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_21_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_21_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_21_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_21_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_20_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_20_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_20_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_20_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_20_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_19_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_19_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_19_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_19_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_19_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_18_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_18_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_18_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_18_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_18_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_17_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_17_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_17_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_17_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_17_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_16_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_16_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_16_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_16_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_16_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_15_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_15_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_15_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_15_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_15_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_14_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_14_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_14_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_14_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_14_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_13_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_13_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_13_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_13_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_13_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_12_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_12_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_12_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_12_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_12_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_11_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_11_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_11_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_11_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_11_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_10_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_10_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_10_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_10_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_10_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_9_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_9_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_9_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_9_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_9_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_8_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_8_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_8_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_8_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_8_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_7_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_7_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_7_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_7_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_7_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_6_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_6_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_6_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_6_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_6_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_5_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_5_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_5_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_5_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_5_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_4_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_4_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_4_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_4_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_4_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_3_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_3_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_3_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_3_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_3_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_2_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_2_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_2_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_2_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_2_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_1_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_1_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_1_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_1_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_1_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_11_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_10_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_9_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_8_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_7_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_6_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_5_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_4_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_3_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_2_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_1_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_timestamp_V_0_0_address0;
output   sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0;
input  [19:0] sample_sliding_window_buffer_samples_timestamp_V_0_0_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_11_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_11_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_11_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_10_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_10_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_10_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_9_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_9_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_9_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_8_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_8_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_8_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_7_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_7_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_7_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_6_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_6_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_6_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_5_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_5_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_5_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_4_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_4_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_4_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_3_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_3_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_3_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_2_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_2_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_2_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_1_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_1_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_1_q0;
output  [4:0] sample_sliding_window_buffer_samples_sample_V_0_0_address0;
output   sample_sliding_window_buffer_samples_sample_V_0_0_ce0;
input  [11:0] sample_sliding_window_buffer_samples_sample_V_0_0_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg samples_buffer_out_ce0;
reg samples_buffer_out_we0;
reg sample_sliding_window_buffer_count_s_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_31_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_30_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_29_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_28_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_27_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_26_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_25_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_24_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_23_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_22_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_21_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_20_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_19_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_18_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_17_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_16_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_15_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_14_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_13_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_12_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_11_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_10_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_9_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_8_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_7_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_6_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_5_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_4_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_3_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_2_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_1_0_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0;
reg sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_11_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_10_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_9_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_8_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_7_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_6_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_5_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_4_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_3_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_2_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_1_ce0;
reg sample_sliding_window_buffer_samples_sample_V_0_0_ce0;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] k_reg_19399;
reg   [31:0] idx_5_reg_19410;
wire  signed [31:0] sext_ln222_fu_19444_p1;
wire  signed [31:0] sext_ln26_fu_19452_p1;
reg  signed [31:0] sext_ln26_reg_23701;
wire   [4:0] trunc_ln22_fu_19460_p1;
reg   [4:0] trunc_ln22_reg_23706;
wire   [63:0] zext_ln34_fu_19524_p1;
reg   [63:0] zext_ln34_reg_23717;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_19472_p3;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [5:0] period_count_s_reg_28287;
wire    ap_CS_fsm_state18;
wire   [31:0] zext_ln225_fu_19576_p1;
reg   [31:0] zext_ln225_reg_28294;
wire   [0:0] icmp_ln229_fu_19580_p2;
reg   [0:0] icmp_ln229_reg_28299;
wire   [5:0] j_1_fu_19586_p2;
reg   [5:0] j_1_reg_28303;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln40_fu_19615_p1;
reg   [63:0] zext_ln40_reg_28311;
wire   [0:0] icmp_ln229_1_fu_19596_p2;
wire   [31:0] n_samples_counter_1_fu_19665_p2;
wire   [31:0] i_2_fu_19670_p2;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire   [3:0] add_ln236_1_fu_19676_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state26_pp0_stage0_iter0;
wire    ap_block_state27_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln236_fu_19688_p2;
reg   [0:0] icmp_ln236_reg_28470;
wire   [31:0] idx_6_fu_19694_p2;
wire   [12:0] empty_40_fu_19700_p1;
reg   [12:0] empty_40_reg_28489;
wire   [31:0] add_ln236_fu_19723_p2;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state25;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state26;
reg    ap_enable_reg_pp0_iter1;
reg   [4:0] period_samples_0_sample_V_address0;
reg    period_samples_0_sample_V_ce0;
reg    period_samples_0_sample_V_we0;
reg   [11:0] period_samples_0_sample_V_d0;
wire   [11:0] period_samples_0_sample_V_q0;
reg   [4:0] period_samples_0_sample_V_address1;
reg    period_samples_0_sample_V_ce1;
reg    period_samples_0_sample_V_we1;
reg   [11:0] period_samples_0_sample_V_d1;
reg   [4:0] period_samples_1_sample_V_address0;
reg    period_samples_1_sample_V_ce0;
reg    period_samples_1_sample_V_we0;
reg   [11:0] period_samples_1_sample_V_d0;
wire   [11:0] period_samples_1_sample_V_q0;
reg   [4:0] period_samples_1_sample_V_address1;
reg    period_samples_1_sample_V_ce1;
reg    period_samples_1_sample_V_we1;
reg   [11:0] period_samples_1_sample_V_d1;
reg   [4:0] period_samples_2_sample_V_address0;
reg    period_samples_2_sample_V_ce0;
reg    period_samples_2_sample_V_we0;
reg   [11:0] period_samples_2_sample_V_d0;
wire   [11:0] period_samples_2_sample_V_q0;
reg   [4:0] period_samples_2_sample_V_address1;
reg    period_samples_2_sample_V_ce1;
reg    period_samples_2_sample_V_we1;
reg   [11:0] period_samples_2_sample_V_d1;
reg   [4:0] period_samples_3_sample_V_address0;
reg    period_samples_3_sample_V_ce0;
reg    period_samples_3_sample_V_we0;
reg   [11:0] period_samples_3_sample_V_d0;
wire   [11:0] period_samples_3_sample_V_q0;
reg   [4:0] period_samples_3_sample_V_address1;
reg    period_samples_3_sample_V_ce1;
reg    period_samples_3_sample_V_we1;
reg   [11:0] period_samples_3_sample_V_d1;
reg   [4:0] period_samples_4_sample_V_address0;
reg    period_samples_4_sample_V_ce0;
reg    period_samples_4_sample_V_we0;
reg   [11:0] period_samples_4_sample_V_d0;
wire   [11:0] period_samples_4_sample_V_q0;
reg   [4:0] period_samples_4_sample_V_address1;
reg    period_samples_4_sample_V_ce1;
reg    period_samples_4_sample_V_we1;
reg   [11:0] period_samples_4_sample_V_d1;
reg   [4:0] period_samples_5_sample_V_address0;
reg    period_samples_5_sample_V_ce0;
reg    period_samples_5_sample_V_we0;
reg   [11:0] period_samples_5_sample_V_d0;
wire   [11:0] period_samples_5_sample_V_q0;
reg   [4:0] period_samples_5_sample_V_address1;
reg    period_samples_5_sample_V_ce1;
reg    period_samples_5_sample_V_we1;
reg   [11:0] period_samples_5_sample_V_d1;
reg   [4:0] period_samples_6_sample_V_address0;
reg    period_samples_6_sample_V_ce0;
reg    period_samples_6_sample_V_we0;
reg   [11:0] period_samples_6_sample_V_d0;
wire   [11:0] period_samples_6_sample_V_q0;
reg   [4:0] period_samples_6_sample_V_address1;
reg    period_samples_6_sample_V_ce1;
reg    period_samples_6_sample_V_we1;
reg   [11:0] period_samples_6_sample_V_d1;
reg   [4:0] period_samples_7_sample_V_address0;
reg    period_samples_7_sample_V_ce0;
reg    period_samples_7_sample_V_we0;
reg   [11:0] period_samples_7_sample_V_d0;
wire   [11:0] period_samples_7_sample_V_q0;
reg   [4:0] period_samples_7_sample_V_address1;
reg    period_samples_7_sample_V_ce1;
reg    period_samples_7_sample_V_we1;
reg   [11:0] period_samples_7_sample_V_d1;
reg   [4:0] period_samples_8_sample_V_address0;
reg    period_samples_8_sample_V_ce0;
reg    period_samples_8_sample_V_we0;
reg   [11:0] period_samples_8_sample_V_d0;
wire   [11:0] period_samples_8_sample_V_q0;
reg   [4:0] period_samples_8_sample_V_address1;
reg    period_samples_8_sample_V_ce1;
reg    period_samples_8_sample_V_we1;
reg   [11:0] period_samples_8_sample_V_d1;
reg   [4:0] period_samples_9_sample_V_address0;
reg    period_samples_9_sample_V_ce0;
reg    period_samples_9_sample_V_we0;
reg   [11:0] period_samples_9_sample_V_d0;
wire   [11:0] period_samples_9_sample_V_q0;
reg   [4:0] period_samples_9_sample_V_address1;
reg    period_samples_9_sample_V_ce1;
reg    period_samples_9_sample_V_we1;
reg   [11:0] period_samples_9_sample_V_d1;
reg   [4:0] period_samples_10_sample_V_address0;
reg    period_samples_10_sample_V_ce0;
reg    period_samples_10_sample_V_we0;
reg   [11:0] period_samples_10_sample_V_d0;
wire   [11:0] period_samples_10_sample_V_q0;
reg   [4:0] period_samples_10_sample_V_address1;
reg    period_samples_10_sample_V_ce1;
reg    period_samples_10_sample_V_we1;
reg   [11:0] period_samples_10_sample_V_d1;
reg   [4:0] period_samples_11_sample_V_address0;
reg    period_samples_11_sample_V_ce0;
reg    period_samples_11_sample_V_we0;
reg   [11:0] period_samples_11_sample_V_d0;
wire   [11:0] period_samples_11_sample_V_q0;
reg   [4:0] period_samples_11_sample_V_address1;
reg    period_samples_11_sample_V_ce1;
reg    period_samples_11_sample_V_we1;
reg   [11:0] period_samples_11_sample_V_d1;
reg   [4:0] period_samples_0_timestamp_V_address0;
reg    period_samples_0_timestamp_V_ce0;
reg    period_samples_0_timestamp_V_we0;
reg   [19:0] period_samples_0_timestamp_V_d0;
wire   [19:0] period_samples_0_timestamp_V_q0;
reg   [4:0] period_samples_0_timestamp_V_address1;
reg    period_samples_0_timestamp_V_ce1;
reg    period_samples_0_timestamp_V_we1;
reg   [19:0] period_samples_0_timestamp_V_d1;
reg   [4:0] period_samples_1_timestamp_V_address0;
reg    period_samples_1_timestamp_V_ce0;
reg    period_samples_1_timestamp_V_we0;
reg   [19:0] period_samples_1_timestamp_V_d0;
wire   [19:0] period_samples_1_timestamp_V_q0;
reg   [4:0] period_samples_1_timestamp_V_address1;
reg    period_samples_1_timestamp_V_ce1;
reg    period_samples_1_timestamp_V_we1;
reg   [19:0] period_samples_1_timestamp_V_d1;
reg   [4:0] period_samples_2_timestamp_V_address0;
reg    period_samples_2_timestamp_V_ce0;
reg    period_samples_2_timestamp_V_we0;
reg   [19:0] period_samples_2_timestamp_V_d0;
wire   [19:0] period_samples_2_timestamp_V_q0;
reg   [4:0] period_samples_2_timestamp_V_address1;
reg    period_samples_2_timestamp_V_ce1;
reg    period_samples_2_timestamp_V_we1;
reg   [19:0] period_samples_2_timestamp_V_d1;
reg   [4:0] period_samples_3_timestamp_V_address0;
reg    period_samples_3_timestamp_V_ce0;
reg    period_samples_3_timestamp_V_we0;
reg   [19:0] period_samples_3_timestamp_V_d0;
wire   [19:0] period_samples_3_timestamp_V_q0;
reg   [4:0] period_samples_3_timestamp_V_address1;
reg    period_samples_3_timestamp_V_ce1;
reg    period_samples_3_timestamp_V_we1;
reg   [19:0] period_samples_3_timestamp_V_d1;
reg   [4:0] period_samples_4_timestamp_V_address0;
reg    period_samples_4_timestamp_V_ce0;
reg    period_samples_4_timestamp_V_we0;
reg   [19:0] period_samples_4_timestamp_V_d0;
wire   [19:0] period_samples_4_timestamp_V_q0;
reg   [4:0] period_samples_4_timestamp_V_address1;
reg    period_samples_4_timestamp_V_ce1;
reg    period_samples_4_timestamp_V_we1;
reg   [19:0] period_samples_4_timestamp_V_d1;
reg   [4:0] period_samples_5_timestamp_V_address0;
reg    period_samples_5_timestamp_V_ce0;
reg    period_samples_5_timestamp_V_we0;
reg   [19:0] period_samples_5_timestamp_V_d0;
wire   [19:0] period_samples_5_timestamp_V_q0;
reg   [4:0] period_samples_5_timestamp_V_address1;
reg    period_samples_5_timestamp_V_ce1;
reg    period_samples_5_timestamp_V_we1;
reg   [19:0] period_samples_5_timestamp_V_d1;
reg   [4:0] period_samples_6_timestamp_V_address0;
reg    period_samples_6_timestamp_V_ce0;
reg    period_samples_6_timestamp_V_we0;
reg   [19:0] period_samples_6_timestamp_V_d0;
wire   [19:0] period_samples_6_timestamp_V_q0;
reg   [4:0] period_samples_6_timestamp_V_address1;
reg    period_samples_6_timestamp_V_ce1;
reg    period_samples_6_timestamp_V_we1;
reg   [19:0] period_samples_6_timestamp_V_d1;
reg   [4:0] period_samples_7_timestamp_V_address0;
reg    period_samples_7_timestamp_V_ce0;
reg    period_samples_7_timestamp_V_we0;
reg   [19:0] period_samples_7_timestamp_V_d0;
wire   [19:0] period_samples_7_timestamp_V_q0;
reg   [4:0] period_samples_7_timestamp_V_address1;
reg    period_samples_7_timestamp_V_ce1;
reg    period_samples_7_timestamp_V_we1;
reg   [19:0] period_samples_7_timestamp_V_d1;
reg   [4:0] period_samples_8_timestamp_V_address0;
reg    period_samples_8_timestamp_V_ce0;
reg    period_samples_8_timestamp_V_we0;
reg   [19:0] period_samples_8_timestamp_V_d0;
wire   [19:0] period_samples_8_timestamp_V_q0;
reg   [4:0] period_samples_8_timestamp_V_address1;
reg    period_samples_8_timestamp_V_ce1;
reg    period_samples_8_timestamp_V_we1;
reg   [19:0] period_samples_8_timestamp_V_d1;
reg   [4:0] period_samples_9_timestamp_V_address0;
reg    period_samples_9_timestamp_V_ce0;
reg    period_samples_9_timestamp_V_we0;
reg   [19:0] period_samples_9_timestamp_V_d0;
wire   [19:0] period_samples_9_timestamp_V_q0;
reg   [4:0] period_samples_9_timestamp_V_address1;
reg    period_samples_9_timestamp_V_ce1;
reg    period_samples_9_timestamp_V_we1;
reg   [19:0] period_samples_9_timestamp_V_d1;
reg   [4:0] period_samples_10_timestamp_V_address0;
reg    period_samples_10_timestamp_V_ce0;
reg    period_samples_10_timestamp_V_we0;
reg   [19:0] period_samples_10_timestamp_V_d0;
wire   [19:0] period_samples_10_timestamp_V_q0;
reg   [4:0] period_samples_10_timestamp_V_address1;
reg    period_samples_10_timestamp_V_ce1;
reg    period_samples_10_timestamp_V_we1;
reg   [19:0] period_samples_10_timestamp_V_d1;
reg   [4:0] period_samples_11_timestamp_V_address0;
reg    period_samples_11_timestamp_V_ce0;
reg    period_samples_11_timestamp_V_we0;
reg   [19:0] period_samples_11_timestamp_V_d0;
wire   [19:0] period_samples_11_timestamp_V_q0;
reg   [4:0] period_samples_11_timestamp_V_address1;
reg    period_samples_11_timestamp_V_ce1;
reg    period_samples_11_timestamp_V_we1;
reg   [19:0] period_samples_11_timestamp_V_d1;
reg   [3:0] sample_sample_V_address0;
reg    sample_sample_V_ce0;
reg    sample_sample_V_we0;
reg   [11:0] sample_sample_V_d0;
wire   [11:0] sample_sample_V_q0;
reg   [3:0] sample_sample_V_address1;
reg    sample_sample_V_ce1;
reg    sample_sample_V_we1;
reg   [11:0] sample_sample_V_d1;
reg   [3:0] sample_timestamp_V_address0;
reg    sample_timestamp_V_ce0;
reg    sample_timestamp_V_we0;
reg   [19:0] sample_timestamp_V_d0;
wire   [19:0] sample_timestamp_V_q0;
reg   [3:0] sample_timestamp_V_address1;
reg    sample_timestamp_V_ce1;
reg    sample_timestamp_V_we1;
reg   [19:0] sample_timestamp_V_d1;
reg   [31:0] n_samples_counter_reg_19356;
reg   [31:0] i_3_reg_19368;
reg   [5:0] j_reg_19378;
reg   [31:0] idx_2_reg_19389;
wire   [63:0] k_cast_fu_19682_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln244_fu_19718_p1;
reg   [31:0] idx_fu_1688;
wire   [31:0] add_ln229_fu_19655_p2;
wire   [5:0] empty_fu_19420_p1;
wire   [0:0] icmp_ln214_fu_19424_p2;
wire   [5:0] add_ln222_fu_19430_p2;
wire   [5:0] i_fu_19436_p3;
wire   [31:0] buffer_idx_fu_19480_p2;
wire   [4:0] trunc_ln22_1_fu_19485_p1;
wire   [0:0] tmp_1_fu_19495_p3;
wire   [4:0] add_ln30_fu_19503_p2;
wire   [0:0] icmp_ln24_fu_19489_p2;
wire   [4:0] buffer_idx_2_fu_19509_p3;
wire   [4:0] buffer_idx_3_fu_19517_p3;
wire   [0:0] icmp_ln34_fu_19601_p2;
wire   [4:0] trunc_ln229_fu_19592_p1;
wire   [4:0] select_ln34_fu_19607_p3;
wire   [9:0] shl_ln_fu_19623_p3;
wire   [7:0] shl_ln229_1_fu_19634_p3;
wire   [10:0] zext_ln229_fu_19630_p1;
wire   [10:0] zext_ln229_1_fu_19641_p1;
wire   [10:0] sub_ln229_fu_19645_p2;
wire  signed [31:0] sext_ln229_fu_19651_p1;
wire   [12:0] add_ln244_1_fu_19713_p2;
reg   [31:0] ap_return_preg;
reg   [26:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_preg = 32'd0;
end

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_0_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_0_sample_V_address0),
    .ce0(period_samples_0_sample_V_ce0),
    .we0(period_samples_0_sample_V_we0),
    .d0(period_samples_0_sample_V_d0),
    .q0(period_samples_0_sample_V_q0),
    .address1(period_samples_0_sample_V_address1),
    .ce1(period_samples_0_sample_V_ce1),
    .we1(period_samples_0_sample_V_we1),
    .d1(period_samples_0_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_1_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_1_sample_V_address0),
    .ce0(period_samples_1_sample_V_ce0),
    .we0(period_samples_1_sample_V_we0),
    .d0(period_samples_1_sample_V_d0),
    .q0(period_samples_1_sample_V_q0),
    .address1(period_samples_1_sample_V_address1),
    .ce1(period_samples_1_sample_V_ce1),
    .we1(period_samples_1_sample_V_we1),
    .d1(period_samples_1_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_2_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_2_sample_V_address0),
    .ce0(period_samples_2_sample_V_ce0),
    .we0(period_samples_2_sample_V_we0),
    .d0(period_samples_2_sample_V_d0),
    .q0(period_samples_2_sample_V_q0),
    .address1(period_samples_2_sample_V_address1),
    .ce1(period_samples_2_sample_V_ce1),
    .we1(period_samples_2_sample_V_we1),
    .d1(period_samples_2_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_3_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_3_sample_V_address0),
    .ce0(period_samples_3_sample_V_ce0),
    .we0(period_samples_3_sample_V_we0),
    .d0(period_samples_3_sample_V_d0),
    .q0(period_samples_3_sample_V_q0),
    .address1(period_samples_3_sample_V_address1),
    .ce1(period_samples_3_sample_V_ce1),
    .we1(period_samples_3_sample_V_we1),
    .d1(period_samples_3_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_4_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_4_sample_V_address0),
    .ce0(period_samples_4_sample_V_ce0),
    .we0(period_samples_4_sample_V_we0),
    .d0(period_samples_4_sample_V_d0),
    .q0(period_samples_4_sample_V_q0),
    .address1(period_samples_4_sample_V_address1),
    .ce1(period_samples_4_sample_V_ce1),
    .we1(period_samples_4_sample_V_we1),
    .d1(period_samples_4_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_5_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_5_sample_V_address0),
    .ce0(period_samples_5_sample_V_ce0),
    .we0(period_samples_5_sample_V_we0),
    .d0(period_samples_5_sample_V_d0),
    .q0(period_samples_5_sample_V_q0),
    .address1(period_samples_5_sample_V_address1),
    .ce1(period_samples_5_sample_V_ce1),
    .we1(period_samples_5_sample_V_we1),
    .d1(period_samples_5_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_6_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_6_sample_V_address0),
    .ce0(period_samples_6_sample_V_ce0),
    .we0(period_samples_6_sample_V_we0),
    .d0(period_samples_6_sample_V_d0),
    .q0(period_samples_6_sample_V_q0),
    .address1(period_samples_6_sample_V_address1),
    .ce1(period_samples_6_sample_V_ce1),
    .we1(period_samples_6_sample_V_we1),
    .d1(period_samples_6_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_7_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_7_sample_V_address0),
    .ce0(period_samples_7_sample_V_ce0),
    .we0(period_samples_7_sample_V_we0),
    .d0(period_samples_7_sample_V_d0),
    .q0(period_samples_7_sample_V_q0),
    .address1(period_samples_7_sample_V_address1),
    .ce1(period_samples_7_sample_V_ce1),
    .we1(period_samples_7_sample_V_we1),
    .d1(period_samples_7_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_8_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_8_sample_V_address0),
    .ce0(period_samples_8_sample_V_ce0),
    .we0(period_samples_8_sample_V_we0),
    .d0(period_samples_8_sample_V_d0),
    .q0(period_samples_8_sample_V_q0),
    .address1(period_samples_8_sample_V_address1),
    .ce1(period_samples_8_sample_V_ce1),
    .we1(period_samples_8_sample_V_we1),
    .d1(period_samples_8_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_9_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_9_sample_V_address0),
    .ce0(period_samples_9_sample_V_ce0),
    .we0(period_samples_9_sample_V_we0),
    .d0(period_samples_9_sample_V_d0),
    .q0(period_samples_9_sample_V_q0),
    .address1(period_samples_9_sample_V_address1),
    .ce1(period_samples_9_sample_V_ce1),
    .we1(period_samples_9_sample_V_we1),
    .d1(period_samples_9_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_10_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_10_sample_V_address0),
    .ce0(period_samples_10_sample_V_ce0),
    .we0(period_samples_10_sample_V_we0),
    .d0(period_samples_10_sample_V_d0),
    .q0(period_samples_10_sample_V_q0),
    .address1(period_samples_10_sample_V_address1),
    .ce1(period_samples_10_sample_V_ce1),
    .we1(period_samples_10_sample_V_we1),
    .d1(period_samples_10_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_11_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_11_sample_V_address0),
    .ce0(period_samples_11_sample_V_ce0),
    .we0(period_samples_11_sample_V_we0),
    .d0(period_samples_11_sample_V_d0),
    .q0(period_samples_11_sample_V_q0),
    .address1(period_samples_11_sample_V_address1),
    .ce1(period_samples_11_sample_V_ce1),
    .we1(period_samples_11_sample_V_we1),
    .d1(period_samples_11_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_0_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_0_timestamp_V_address0),
    .ce0(period_samples_0_timestamp_V_ce0),
    .we0(period_samples_0_timestamp_V_we0),
    .d0(period_samples_0_timestamp_V_d0),
    .q0(period_samples_0_timestamp_V_q0),
    .address1(period_samples_0_timestamp_V_address1),
    .ce1(period_samples_0_timestamp_V_ce1),
    .we1(period_samples_0_timestamp_V_we1),
    .d1(period_samples_0_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_1_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_1_timestamp_V_address0),
    .ce0(period_samples_1_timestamp_V_ce0),
    .we0(period_samples_1_timestamp_V_we0),
    .d0(period_samples_1_timestamp_V_d0),
    .q0(period_samples_1_timestamp_V_q0),
    .address1(period_samples_1_timestamp_V_address1),
    .ce1(period_samples_1_timestamp_V_ce1),
    .we1(period_samples_1_timestamp_V_we1),
    .d1(period_samples_1_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_2_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_2_timestamp_V_address0),
    .ce0(period_samples_2_timestamp_V_ce0),
    .we0(period_samples_2_timestamp_V_we0),
    .d0(period_samples_2_timestamp_V_d0),
    .q0(period_samples_2_timestamp_V_q0),
    .address1(period_samples_2_timestamp_V_address1),
    .ce1(period_samples_2_timestamp_V_ce1),
    .we1(period_samples_2_timestamp_V_we1),
    .d1(period_samples_2_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_3_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_3_timestamp_V_address0),
    .ce0(period_samples_3_timestamp_V_ce0),
    .we0(period_samples_3_timestamp_V_we0),
    .d0(period_samples_3_timestamp_V_d0),
    .q0(period_samples_3_timestamp_V_q0),
    .address1(period_samples_3_timestamp_V_address1),
    .ce1(period_samples_3_timestamp_V_ce1),
    .we1(period_samples_3_timestamp_V_we1),
    .d1(period_samples_3_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_4_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_4_timestamp_V_address0),
    .ce0(period_samples_4_timestamp_V_ce0),
    .we0(period_samples_4_timestamp_V_we0),
    .d0(period_samples_4_timestamp_V_d0),
    .q0(period_samples_4_timestamp_V_q0),
    .address1(period_samples_4_timestamp_V_address1),
    .ce1(period_samples_4_timestamp_V_ce1),
    .we1(period_samples_4_timestamp_V_we1),
    .d1(period_samples_4_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_5_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_5_timestamp_V_address0),
    .ce0(period_samples_5_timestamp_V_ce0),
    .we0(period_samples_5_timestamp_V_we0),
    .d0(period_samples_5_timestamp_V_d0),
    .q0(period_samples_5_timestamp_V_q0),
    .address1(period_samples_5_timestamp_V_address1),
    .ce1(period_samples_5_timestamp_V_ce1),
    .we1(period_samples_5_timestamp_V_we1),
    .d1(period_samples_5_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_6_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_6_timestamp_V_address0),
    .ce0(period_samples_6_timestamp_V_ce0),
    .we0(period_samples_6_timestamp_V_we0),
    .d0(period_samples_6_timestamp_V_d0),
    .q0(period_samples_6_timestamp_V_q0),
    .address1(period_samples_6_timestamp_V_address1),
    .ce1(period_samples_6_timestamp_V_ce1),
    .we1(period_samples_6_timestamp_V_we1),
    .d1(period_samples_6_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_7_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_7_timestamp_V_address0),
    .ce0(period_samples_7_timestamp_V_ce0),
    .we0(period_samples_7_timestamp_V_we0),
    .d0(period_samples_7_timestamp_V_d0),
    .q0(period_samples_7_timestamp_V_q0),
    .address1(period_samples_7_timestamp_V_address1),
    .ce1(period_samples_7_timestamp_V_ce1),
    .we1(period_samples_7_timestamp_V_we1),
    .d1(period_samples_7_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_8_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_8_timestamp_V_address0),
    .ce0(period_samples_8_timestamp_V_ce0),
    .we0(period_samples_8_timestamp_V_we0),
    .d0(period_samples_8_timestamp_V_d0),
    .q0(period_samples_8_timestamp_V_q0),
    .address1(period_samples_8_timestamp_V_address1),
    .ce1(period_samples_8_timestamp_V_ce1),
    .we1(period_samples_8_timestamp_V_we1),
    .d1(period_samples_8_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_9_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_9_timestamp_V_address0),
    .ce0(period_samples_9_timestamp_V_ce0),
    .we0(period_samples_9_timestamp_V_we0),
    .d0(period_samples_9_timestamp_V_d0),
    .q0(period_samples_9_timestamp_V_q0),
    .address1(period_samples_9_timestamp_V_address1),
    .ce1(period_samples_9_timestamp_V_ce1),
    .we1(period_samples_9_timestamp_V_we1),
    .d1(period_samples_9_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_10_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_10_timestamp_V_address0),
    .ce0(period_samples_10_timestamp_V_ce0),
    .we0(period_samples_10_timestamp_V_we0),
    .d0(period_samples_10_timestamp_V_d0),
    .q0(period_samples_10_timestamp_V_q0),
    .address1(period_samples_10_timestamp_V_address1),
    .ce1(period_samples_10_timestamp_V_ce1),
    .we1(period_samples_10_timestamp_V_we1),
    .d1(period_samples_10_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_period_samples_0_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
period_samples_11_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(period_samples_11_timestamp_V_address0),
    .ce0(period_samples_11_timestamp_V_ce0),
    .we0(period_samples_11_timestamp_V_we0),
    .d0(period_samples_11_timestamp_V_d0),
    .q0(period_samples_11_timestamp_V_q0),
    .address1(period_samples_11_timestamp_V_address1),
    .ce1(period_samples_11_timestamp_V_ce1),
    .we1(period_samples_11_timestamp_V_we1),
    .d1(period_samples_11_timestamp_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_sample_sample_V #(
    .DataWidth( 12 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
sample_sample_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_sample_V_address0),
    .ce0(sample_sample_V_ce0),
    .we0(sample_sample_V_we0),
    .d0(sample_sample_V_d0),
    .q0(sample_sample_V_q0),
    .address1(sample_sample_V_address1),
    .ce1(sample_sample_V_ce1),
    .we1(sample_sample_V_we1),
    .d1(sample_sample_V_d1)
);

SimpleSineReconstruction_writeSamplesToRAM_sample_timestamp_V #(
    .DataWidth( 20 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
sample_timestamp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sample_timestamp_V_address0),
    .ce0(sample_timestamp_V_ce0),
    .we0(sample_timestamp_V_we0),
    .d0(sample_timestamp_V_d0),
    .q0(sample_timestamp_V_q0),
    .address1(sample_timestamp_V_address1),
    .ce1(sample_timestamp_V_ce1),
    .we1(sample_timestamp_V_we1),
    .d1(sample_timestamp_V_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state26))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state26);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if (((tmp_fu_19472_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_return_preg <= n_samples_counter_reg_19356;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln229_1_fu_19596_p2 == 1'd1) | (icmp_ln229_reg_28299 == 1'd1)))) begin
        i_3_reg_19368 <= i_2_fu_19670_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_3_reg_19368 <= sext_ln222_fu_19444_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_19580_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        idx_2_reg_19389 <= idx_fu_1688;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        idx_2_reg_19389 <= add_ln236_fu_19723_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        idx_5_reg_19410 <= idx_2_reg_19389;
    end else if (((icmp_ln236_fu_19688_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        idx_5_reg_19410 <= idx_6_fu_19694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        idx_fu_1688 <= 32'd0;
    end else if (((icmp_ln229_1_fu_19596_p2 == 1'd1) & (icmp_ln229_reg_28299 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        idx_fu_1688 <= add_ln229_fu_19655_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_19580_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        j_reg_19378 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        j_reg_19378 <= j_1_reg_28303;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        k_reg_19399 <= 4'd0;
    end else if (((icmp_ln236_fu_19688_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_19399 <= add_ln236_1_fu_19676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln229_1_fu_19596_p2 == 1'd1) | (icmp_ln229_reg_28299 == 1'd1)))) begin
        n_samples_counter_reg_19356 <= n_samples_counter_1_fu_19665_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n_samples_counter_reg_19356 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln236_fu_19688_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_40_reg_28489 <= empty_40_fu_19700_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln229_reg_28299 <= icmp_ln229_fu_19580_p2;
        period_count_s_reg_28287 <= sample_sliding_window_buffer_count_s_q0;
        zext_ln225_reg_28294[5 : 0] <= zext_ln225_fu_19576_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln236_reg_28470 <= icmp_ln236_fu_19688_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_reg_28299 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        j_1_reg_28303 <= j_1_fu_19586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sext_ln26_reg_23701 <= sext_ln26_fu_19452_p1;
        trunc_ln22_reg_23706 <= trunc_ln22_fu_19460_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_19472_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln34_reg_23717[4 : 0] <= zext_ln34_fu_19524_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_1_fu_19596_p2 == 1'd0) & (icmp_ln229_reg_28299 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        zext_ln40_reg_28311[4 : 0] <= zext_ln40_fu_19615_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln236_fu_19688_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_fu_19472_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_19472_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_19472_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_return = n_samples_counter_reg_19356;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        period_samples_0_sample_V_address0 = zext_ln40_fu_19615_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_sample_V_address0 = 64'd1;
    end else begin
        period_samples_0_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_sample_V_address1 = 64'd0;
    end else begin
        period_samples_0_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_0_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_0_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_0_q0;
    end else begin
        period_samples_0_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_0_q0;
    end else begin
        period_samples_0_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_sample_V_we0 = 1'b1;
    end else begin
        period_samples_0_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_sample_V_we1 = 1'b1;
    end else begin
        period_samples_0_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        period_samples_0_timestamp_V_address0 = zext_ln40_fu_19615_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_0_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_0_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_0_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_0_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_0_q0;
    end else begin
        period_samples_0_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_0_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_0_q0;
    end else begin
        period_samples_0_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_0_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_0_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_0_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        period_samples_10_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_sample_V_address0 = 64'd1;
    end else begin
        period_samples_10_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_sample_V_address1 = 64'd0;
    end else begin
        period_samples_10_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_10_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_10_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_10_q0;
    end else begin
        period_samples_10_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_10_q0;
    end else begin
        period_samples_10_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_sample_V_we0 = 1'b1;
    end else begin
        period_samples_10_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_sample_V_we1 = 1'b1;
    end else begin
        period_samples_10_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        period_samples_10_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_10_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_10_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_10_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_10_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_10_q0;
    end else begin
        period_samples_10_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_10_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_10_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_10_q0;
    end else begin
        period_samples_10_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_10_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_10_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_10_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        period_samples_11_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_sample_V_address0 = 64'd1;
    end else begin
        period_samples_11_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_sample_V_address1 = 64'd0;
    end else begin
        period_samples_11_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_11_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_11_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_11_q0;
    end else begin
        period_samples_11_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_11_q0;
    end else begin
        period_samples_11_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_sample_V_we0 = 1'b1;
    end else begin
        period_samples_11_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_sample_V_we1 = 1'b1;
    end else begin
        period_samples_11_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        period_samples_11_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_11_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_11_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_11_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_11_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_11_q0;
    end else begin
        period_samples_11_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_11_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_11_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_11_q0;
    end else begin
        period_samples_11_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_11_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_11_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_11_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        period_samples_1_sample_V_address0 = zext_ln40_fu_19615_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_sample_V_address0 = 64'd1;
    end else begin
        period_samples_1_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_sample_V_address1 = 64'd0;
    end else begin
        period_samples_1_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_1_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_1_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_1_q0;
    end else begin
        period_samples_1_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_1_q0;
    end else begin
        period_samples_1_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_sample_V_we0 = 1'b1;
    end else begin
        period_samples_1_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_sample_V_we1 = 1'b1;
    end else begin
        period_samples_1_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        period_samples_1_timestamp_V_address0 = zext_ln40_fu_19615_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_1_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_1_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_1_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_1_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_1_q0;
    end else begin
        period_samples_1_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_1_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_1_q0;
    end else begin
        period_samples_1_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_1_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_1_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_1_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        period_samples_2_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_sample_V_address0 = 64'd1;
    end else begin
        period_samples_2_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_sample_V_address1 = 64'd0;
    end else begin
        period_samples_2_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_2_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_2_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_2_q0;
    end else begin
        period_samples_2_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_2_q0;
    end else begin
        period_samples_2_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_sample_V_we0 = 1'b1;
    end else begin
        period_samples_2_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_sample_V_we1 = 1'b1;
    end else begin
        period_samples_2_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        period_samples_2_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_2_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_2_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_2_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_2_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_2_q0;
    end else begin
        period_samples_2_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_2_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_2_q0;
    end else begin
        period_samples_2_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_2_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_2_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_2_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        period_samples_3_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_sample_V_address0 = 64'd1;
    end else begin
        period_samples_3_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_sample_V_address1 = 64'd0;
    end else begin
        period_samples_3_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_3_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_3_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_3_q0;
    end else begin
        period_samples_3_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_3_q0;
    end else begin
        period_samples_3_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_sample_V_we0 = 1'b1;
    end else begin
        period_samples_3_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_sample_V_we1 = 1'b1;
    end else begin
        period_samples_3_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        period_samples_3_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_3_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_3_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_3_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_3_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_3_q0;
    end else begin
        period_samples_3_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_3_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_3_q0;
    end else begin
        period_samples_3_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_3_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_3_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_3_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        period_samples_4_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_sample_V_address0 = 64'd1;
    end else begin
        period_samples_4_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_sample_V_address1 = 64'd0;
    end else begin
        period_samples_4_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_4_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_4_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_4_q0;
    end else begin
        period_samples_4_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_4_q0;
    end else begin
        period_samples_4_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_sample_V_we0 = 1'b1;
    end else begin
        period_samples_4_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_sample_V_we1 = 1'b1;
    end else begin
        period_samples_4_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        period_samples_4_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_4_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_4_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_4_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_4_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_4_q0;
    end else begin
        period_samples_4_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_4_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_4_q0;
    end else begin
        period_samples_4_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_4_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_4_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_4_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        period_samples_5_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_sample_V_address0 = 64'd1;
    end else begin
        period_samples_5_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_sample_V_address1 = 64'd0;
    end else begin
        period_samples_5_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_5_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_5_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_5_q0;
    end else begin
        period_samples_5_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_5_q0;
    end else begin
        period_samples_5_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_sample_V_we0 = 1'b1;
    end else begin
        period_samples_5_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_sample_V_we1 = 1'b1;
    end else begin
        period_samples_5_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        period_samples_5_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_5_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_5_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_5_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_5_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_5_q0;
    end else begin
        period_samples_5_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_5_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_5_q0;
    end else begin
        period_samples_5_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_5_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_5_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_5_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        period_samples_6_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_sample_V_address0 = 64'd1;
    end else begin
        period_samples_6_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_sample_V_address1 = 64'd0;
    end else begin
        period_samples_6_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_6_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_6_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_6_q0;
    end else begin
        period_samples_6_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_6_q0;
    end else begin
        period_samples_6_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_sample_V_we0 = 1'b1;
    end else begin
        period_samples_6_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_sample_V_we1 = 1'b1;
    end else begin
        period_samples_6_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        period_samples_6_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_6_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_6_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_6_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_6_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_6_q0;
    end else begin
        period_samples_6_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_6_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_6_q0;
    end else begin
        period_samples_6_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_6_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_6_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_6_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        period_samples_7_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_sample_V_address0 = 64'd1;
    end else begin
        period_samples_7_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_sample_V_address1 = 64'd0;
    end else begin
        period_samples_7_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_7_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_7_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_7_q0;
    end else begin
        period_samples_7_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_7_q0;
    end else begin
        period_samples_7_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_sample_V_we0 = 1'b1;
    end else begin
        period_samples_7_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_sample_V_we1 = 1'b1;
    end else begin
        period_samples_7_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        period_samples_7_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_7_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_7_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_7_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_7_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_7_q0;
    end else begin
        period_samples_7_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_7_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_7_q0;
    end else begin
        period_samples_7_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_7_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_7_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_7_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        period_samples_8_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_sample_V_address0 = 64'd1;
    end else begin
        period_samples_8_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_sample_V_address1 = 64'd0;
    end else begin
        period_samples_8_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_8_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_8_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_8_q0;
    end else begin
        period_samples_8_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_8_q0;
    end else begin
        period_samples_8_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_sample_V_we0 = 1'b1;
    end else begin
        period_samples_8_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_sample_V_we1 = 1'b1;
    end else begin
        period_samples_8_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        period_samples_8_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_8_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_8_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_8_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_8_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_8_q0;
    end else begin
        period_samples_8_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_8_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_8_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_8_q0;
    end else begin
        period_samples_8_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_8_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_8_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_8_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        period_samples_9_sample_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_sample_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_sample_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_sample_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_sample_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_sample_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_sample_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_sample_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_sample_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_sample_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_sample_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_sample_V_address0 = 64'd1;
    end else begin
        period_samples_9_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_sample_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_sample_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_sample_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_sample_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_sample_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_sample_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_sample_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_sample_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_sample_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_sample_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_sample_V_address1 = 64'd0;
    end else begin
        period_samples_9_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_sample_V_ce0 = 1'b1;
    end else begin
        period_samples_9_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_sample_V_ce1 = 1'b1;
    end else begin
        period_samples_9_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_31_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_29_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_27_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_25_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_23_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_21_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_19_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_17_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_15_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_13_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_11_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_9_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_7_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_5_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_3_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_sample_V_d0 = sample_sliding_window_buffer_samples_sample_V_1_9_q0;
    end else begin
        period_samples_9_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_30_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_28_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_26_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_24_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_22_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_20_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_18_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_16_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_14_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_12_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_10_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_8_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_6_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_4_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_2_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_sample_V_d1 = sample_sliding_window_buffer_samples_sample_V_0_9_q0;
    end else begin
        period_samples_9_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_sample_V_we0 = 1'b1;
    end else begin
        period_samples_9_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_sample_V_we1 = 1'b1;
    end else begin
        period_samples_9_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        period_samples_9_timestamp_V_address0 = zext_ln40_reg_28311;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_timestamp_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_timestamp_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_timestamp_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_timestamp_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_timestamp_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_timestamp_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_timestamp_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_timestamp_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_timestamp_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_timestamp_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_timestamp_V_address0 = 64'd1;
    end else begin
        period_samples_9_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_timestamp_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_timestamp_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_timestamp_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_timestamp_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_timestamp_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_timestamp_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_timestamp_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_timestamp_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_timestamp_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_timestamp_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_timestamp_V_address1 = 64'd0;
    end else begin
        period_samples_9_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_timestamp_V_ce0 = 1'b1;
    end else begin
        period_samples_9_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_timestamp_V_ce1 = 1'b1;
    end else begin
        period_samples_9_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_31_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_29_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_27_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_25_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_23_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_21_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_19_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_17_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_15_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_13_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_11_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_9_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_7_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_5_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_3_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_timestamp_V_d0 = sample_sliding_window_buffer_samples_timestamp_V_1_9_q0;
    end else begin
        period_samples_9_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_30_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_28_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_26_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_24_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_22_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_20_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_18_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_16_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_14_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_12_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_10_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_8_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_6_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_4_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_2_9_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        period_samples_9_timestamp_V_d1 = sample_sliding_window_buffer_samples_timestamp_V_0_9_q0;
    end else begin
        period_samples_9_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_timestamp_V_we0 = 1'b1;
    end else begin
        period_samples_9_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        period_samples_9_timestamp_V_we1 = 1'b1;
    end else begin
        period_samples_9_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sample_sample_V_address0 = k_cast_fu_19682_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_sample_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_sample_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_sample_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_sample_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_sample_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_sample_V_address0 = 64'd1;
    end else begin
        sample_sample_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_sample_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_sample_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_sample_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_sample_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_sample_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_sample_V_address1 = 64'd0;
    end else begin
        sample_sample_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sample_sample_V_ce0 = 1'b1;
    end else begin
        sample_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        sample_sample_V_ce1 = 1'b1;
    end else begin
        sample_sample_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_sample_V_d0 = period_samples_11_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_sample_V_d0 = period_samples_9_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_sample_V_d0 = period_samples_7_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_sample_V_d0 = period_samples_5_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_sample_V_d0 = period_samples_3_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_sample_V_d0 = period_samples_1_sample_V_q0;
    end else begin
        sample_sample_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_sample_V_d1 = period_samples_10_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_sample_V_d1 = period_samples_8_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_sample_V_d1 = period_samples_6_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_sample_V_d1 = period_samples_4_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_sample_V_d1 = period_samples_2_sample_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_sample_V_d1 = period_samples_0_sample_V_q0;
    end else begin
        sample_sample_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        sample_sample_V_we0 = 1'b1;
    end else begin
        sample_sample_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        sample_sample_V_we1 = 1'b1;
    end else begin
        sample_sample_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_count_s_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_count_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_0_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_10_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_10_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_sample_V_11_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_11_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_12_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_12_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_sample_V_13_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_13_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_14_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_14_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_sample_V_15_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_15_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_16_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_16_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_sample_V_17_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_17_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_18_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_18_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_sample_V_19_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_19_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_sample_V_1_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_20_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_20_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_sample_V_21_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_21_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_22_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_22_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_sample_V_23_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_23_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_24_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_24_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_sample_V_25_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_25_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_26_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_26_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_sample_V_27_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_27_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_28_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_28_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_sample_V_29_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_29_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_2_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_30_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_30_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_sample_V_31_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_31_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_sample_V_3_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_4_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_4_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_sample_V_5_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_5_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_6_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_6_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_sample_V_7_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_7_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_8_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_8_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_sample_V_9_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_sample_V_9_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_10_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_11_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_12_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_13_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_14_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_15_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_16_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_17_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_18_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_19_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_20_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_21_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_22_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_23_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_24_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_25_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_26_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_27_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_28_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_29_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_30_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_31_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_4_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_5_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_6_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_7_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_8_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0 = 1'b1;
    end else begin
        sample_sliding_window_buffer_samples_timestamp_V_9_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sample_timestamp_V_address0 = k_cast_fu_19682_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_timestamp_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_timestamp_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_timestamp_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_timestamp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_timestamp_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_timestamp_V_address0 = 64'd1;
    end else begin
        sample_timestamp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_timestamp_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_timestamp_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_timestamp_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_timestamp_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_timestamp_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_timestamp_V_address1 = 64'd0;
    end else begin
        sample_timestamp_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sample_timestamp_V_ce0 = 1'b1;
    end else begin
        sample_timestamp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        sample_timestamp_V_ce1 = 1'b1;
    end else begin
        sample_timestamp_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_timestamp_V_d0 = period_samples_11_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_timestamp_V_d0 = period_samples_9_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_timestamp_V_d0 = period_samples_7_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_timestamp_V_d0 = period_samples_5_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_timestamp_V_d0 = period_samples_3_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_timestamp_V_d0 = period_samples_1_timestamp_V_q0;
    end else begin
        sample_timestamp_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sample_timestamp_V_d1 = period_samples_10_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        sample_timestamp_V_d1 = period_samples_8_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        sample_timestamp_V_d1 = period_samples_6_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        sample_timestamp_V_d1 = period_samples_4_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        sample_timestamp_V_d1 = period_samples_2_timestamp_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        sample_timestamp_V_d1 = period_samples_0_timestamp_V_q0;
    end else begin
        sample_timestamp_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        sample_timestamp_V_we0 = 1'b1;
    end else begin
        sample_timestamp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        sample_timestamp_V_we1 = 1'b1;
    end else begin
        sample_timestamp_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_buffer_out_ce0 = 1'b1;
    end else begin
        samples_buffer_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln236_reg_28470 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_buffer_out_we0 = 1'b1;
    end else begin
        samples_buffer_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_19472_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln229_1_fu_19596_p2 == 1'd1) | (icmp_ln229_reg_28299 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln236_fu_19688_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln236_fu_19688_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln222_fu_19430_p2 = ($signed(empty_fu_19420_p1) + $signed(6'd63));

assign add_ln229_fu_19655_p2 = ($signed(sext_ln229_fu_19651_p1) + $signed(idx_fu_1688));

assign add_ln236_1_fu_19676_p2 = (k_reg_19399 + 4'd1);

assign add_ln236_fu_19723_p2 = (idx_2_reg_19389 + 32'd12);

assign add_ln244_1_fu_19713_p2 = (empty_40_reg_28489 + 13'd3);

assign add_ln30_fu_19503_p2 = ($signed(trunc_ln22_1_fu_19485_p1) + $signed(5'd20));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buffer_idx_2_fu_19509_p3 = ((tmp_1_fu_19495_p3[0:0] == 1'b1) ? add_ln30_fu_19503_p2 : trunc_ln22_1_fu_19485_p1);

assign buffer_idx_3_fu_19517_p3 = ((icmp_ln24_fu_19489_p2[0:0] == 1'b1) ? trunc_ln22_reg_23706 : buffer_idx_2_fu_19509_p3);

assign buffer_idx_fu_19480_p2 = ($signed(sext_ln26_reg_23701) - $signed(i_3_reg_19368));

assign empty_40_fu_19700_p1 = idx_5_reg_19410[12:0];

assign empty_fu_19420_p1 = n_periods[5:0];

assign i_2_fu_19670_p2 = ($signed(i_3_reg_19368) + $signed(32'd4294967295));

assign i_fu_19436_p3 = ((icmp_ln214_fu_19424_p2[0:0] == 1'b1) ? 6'd19 : add_ln222_fu_19430_p2);

assign icmp_ln214_fu_19424_p2 = ((n_periods > 32'd20) ? 1'b1 : 1'b0);

assign icmp_ln229_1_fu_19596_p2 = ((j_reg_19378 == period_count_s_reg_28287) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_19580_p2 = ((sample_sliding_window_buffer_count_s_q0 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_19688_p2 = ((k_reg_19399 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_19489_p2 = (($signed(buffer_idx_fu_19480_p2) < $signed(32'd4294967276)) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_19601_p2 = ((j_reg_19378 > 6'd32) ? 1'b1 : 1'b0);

assign idx_6_fu_19694_p2 = (idx_5_reg_19410 + 32'd1);

assign j_1_fu_19586_p2 = (j_reg_19378 + 6'd1);

assign k_cast_fu_19682_p1 = k_reg_19399;

assign n_samples_counter_1_fu_19665_p2 = (zext_ln225_reg_28294 + n_samples_counter_reg_19356);

assign sample_sliding_window_buffer_count_s_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_0_0_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_10_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_11_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_1_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_2_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_3_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_4_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_5_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_6_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_7_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_8_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_0_9_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_10_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_10_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_11_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_12_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_13_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_14_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_15_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_16_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_17_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_18_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_19_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_1_0_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_10_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_11_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_1_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_2_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_3_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_4_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_5_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_6_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_7_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_8_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_1_9_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_sample_V_20_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_20_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_21_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_22_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_23_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_24_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_25_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_26_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_27_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_28_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_29_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_2_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_30_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_31_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_3_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_4_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_5_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_6_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_7_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_8_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_sample_V_9_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_0_0_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_10_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_11_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_1_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_2_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_3_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_4_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_5_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_6_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_7_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_8_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_0_9_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_10_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_10_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_11_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_12_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_13_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_14_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_15_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_16_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_17_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_18_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_19_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_1_0_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_10_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_11_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_1_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_2_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_3_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_4_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_5_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_6_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_7_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_8_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_1_9_address0 = zext_ln34_fu_19524_p1;

assign sample_sliding_window_buffer_samples_timestamp_V_20_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_20_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_21_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_22_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_23_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_24_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_25_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_26_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_27_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_28_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_29_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_2_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_30_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_31_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_3_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_4_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_5_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_6_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_7_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_8_9_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_0_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_10_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_11_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_1_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_2_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_3_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_4_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_5_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_6_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_7_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_8_address0 = zext_ln34_reg_23717;

assign sample_sliding_window_buffer_samples_timestamp_V_9_9_address0 = zext_ln34_reg_23717;

assign samples_buffer_out_address0 = zext_ln244_fu_19718_p1;

assign samples_buffer_out_d0 = {{sample_timestamp_V_q0}, {sample_sample_V_q0}};

assign select_ln34_fu_19607_p3 = ((icmp_ln34_fu_19601_p2[0:0] == 1'b1) ? 5'd31 : trunc_ln229_fu_19592_p1);

assign sext_ln222_fu_19444_p1 = $signed(i_fu_19436_p3);

assign sext_ln229_fu_19651_p1 = $signed(sub_ln229_fu_19645_p2);

assign sext_ln26_fu_19452_p1 = $signed(sample_sliding_window_front_ptr_s);

assign shl_ln229_1_fu_19634_p3 = {{period_count_s_reg_28287}, {2'd0}};

assign shl_ln_fu_19623_p3 = {{period_count_s_reg_28287}, {4'd0}};

assign sub_ln229_fu_19645_p2 = (zext_ln229_fu_19630_p1 - zext_ln229_1_fu_19641_p1);

assign tmp_1_fu_19495_p3 = buffer_idx_fu_19480_p2[32'd31];

assign tmp_fu_19472_p3 = i_3_reg_19368[32'd31];

assign trunc_ln229_fu_19592_p1 = j_reg_19378[4:0];

assign trunc_ln22_1_fu_19485_p1 = buffer_idx_fu_19480_p2[4:0];

assign trunc_ln22_fu_19460_p1 = sample_sliding_window_back_ptr_s[4:0];

assign zext_ln225_fu_19576_p1 = sample_sliding_window_buffer_count_s_q0;

assign zext_ln229_1_fu_19641_p1 = shl_ln229_1_fu_19634_p3;

assign zext_ln229_fu_19630_p1 = shl_ln_fu_19623_p3;

assign zext_ln244_fu_19718_p1 = add_ln244_1_fu_19713_p2;

assign zext_ln34_fu_19524_p1 = buffer_idx_3_fu_19517_p3;

assign zext_ln40_fu_19615_p1 = select_ln34_fu_19607_p3;

always @ (posedge ap_clk) begin
    zext_ln34_reg_23717[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln225_reg_28294[31:6] <= 26'b00000000000000000000000000;
    zext_ln40_reg_28311[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //SimpleSineReconstruction_writeSamplesToRAM
