// Seed: 337498808
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8
    , id_16,
    input supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wor id_12,
    input wor id_13,
    input supply0 id_14
);
  wire id_17 = id_14;
endmodule
module module_1 #(
    parameter id_5 = 32'd4
) (
    output wire id_0,
    input wire id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wire _id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    output tri0 id_11,
    output uwire id_12
);
  id_14 :
  assert property (@(negedge id_1) -1)
  else;
  logic id_15;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6,
      id_9,
      id_4,
      id_8,
      id_11,
      id_4,
      id_9,
      id_2,
      id_10,
      id_2,
      id_3,
      id_2,
      id_9
  );
  assign modCall_1.id_10 = 0;
  wire id_16;
  wire [1  +  id_5 : ""] id_17;
endmodule
