## Some Words
This week, I have six midterm exams... There is just my note not textbook ...

## Chapter 1 Form Zero to One

### 1.1 Number Systems

Table 1.1 <b>Number system</b>

| 1-bits | 2-bits | 3-bits | 4-bits | Decimal | Hexadeciaml |
|:--------:|:--------:|:--------:|:--------:|:--------:|:--------:|
| 0 | 00 | 000 | 0000 | 0 | 0 |
| 1 | 01 | 001 | 0001 | 1 | 1 |
|   | 10 | 010 | 0010 | 2 | 2 |
|   | 11 | 011 | 0011 | 3 | 3 |
|   |    | 100 | 0100 | 4 | 4 |
|   |    | 101 | 0101 | 5 | 5 |
|   |    | 110 | 0110 | 6 | 6 |
|   |    | 111 | 0111 | 7 | 7 |
|   |    |     | 1000 | 8 | 8 |
|   |    |     | 1001 | 9 | 9 |
|   |    |     | 1010 | 10 | A |
|   |    |     | 1011 | 11 | B |
|   |    |     | 1100 | 12 | C |
|   |    |     | 1101 | 13 | D | 
|   |    |     | 1110 | 14 | E |
|   |    |     | 1111 | 15 | F |

Table 1.2 <b>Range of N-bit numbers</b>

| System | Range |
|:--:|:--:|
| Unsigned | $\left[ 0, 2^{N} - 1 \right]$ |
| Sign | $\left[ -2^{N-1} + 1, 2^{N-1} - 1 \right]$ |
| 2's Complement | $\left[ -2^{N-1}, 2^{N-1} - 1 \right]$ |

### 1.2 Logci Gate

Table 1.3 <b>Not gate</b>

|In|Out|
|:-:|:-:|
|0|1|
|1|0|

Table 1.4 <b>Buffer gate</b>

|In| Out|
|:-:|:-:|
|0|0|
|1|1|

Table 1.5 <b>And gate</b>

|A|B| Out|
|:-:|:-:|:-:|
|0|0|0|
|0|1|0|
|1|0|0|
|1|1|1|

Table 1.5 <b>Or gate</b>

|A|B| Out|
|:-:|:-:|:-:|
|0|0|0|
|0|1|1|
|1|0|1|
|1|1|1|

Table 1.5 <b>Nand gate</b>

|A|B| Out|
|:-:|:-:|:-:|
|0|0|1|
|0|1|1|
|1|0|1|
|1|1|0|

Table 1.5 <b>Nor gate</b>

|A|B| Out|
|:-:|:-:|:-:|
|0|0|1|
|0|1|0|
|1|0|0|
|1|1|0|

Table 1.5 <b>Xor gate</b>

|A|B| Out|
|:-:|:-:|:-:|
|0|0|0|
|0|1|1|
|1|0|1|
|1|1|0|

### 1.3 Noise Margin

For the digital IC they must define a range of voltage level represnet the logic '1' or logic '0'

$V_{IH}$ and $V_{IL}$ are two input characteristics. If the input voltage <b>greater</b> than the $V_{IH}$ is to be recognized as <b>logic '1'</b>, and if the input voltage <b>less</b> than the $V_{IL}$ is to be recognized as <b>logic '0'</b>.

$V_{OH}$ and $V_{IOL}$ are two output characteristics. If the output voltage <b>greater</b> than the $V_{OH}$ is to be recognized as <b>logic '1'</b>, and if the output voltage <b>less</b> than the $V_{OL}$ is to be recognized as <b>logic '0'</b>.

Ideally $V_{OH} >> V_{IH}$ and $V_{OL} << V_{IL}$. The <b>Noise Margin</b> is the amount of noise that could be added to a worst-case output such that the signal can still be interpreted as a valid input.  The low and high noise margins are, respectively

$NM_{L} = V_{IL} - V_{OL}$, $NM_{H} = V_{OH} - V_{IH}$

## Chapter 2 Combinational Logic Design

### 2.1 Sum-of-Products

The sum (OR) of products (ANDs forming minterms)

### 2.2 Product-of-Sums

The product (AND) of sums (ORs forming maxterms)

### 2.3 Bubble Pushing

The main idea is <b>De Morgan's Law</b> because AND(NOT(A), NOT(B)) = NOR(A, B) and OR(NOT(A), NOT(B)) = NAND(A, B). 

Example: Y = NAND(NAND(NOR(A, B), C), D)
1. Y = OR(NOT(NAND(NOR(A, B), C)), NOT(D))
2. Y = OR(AND(NOR(A, B), C), NOT(D))
3. Y = OR(AND(AND(NOT(A), NOT(B)), C), NOT(D))

The reslut is Y = (~A)(~B)C + (~D)

## Reference
* https://electronics.stackexchange.com/questions/415837/why-voh-vih-and-vol-vil
* 

