
*** Running vivado
    with args -log design_1_hog_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hog_0_4.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_hog_0_4.tcl -notrace
Command: synth_design -top design_1_hog_0_4 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14921 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.555 ; gain = 134.086 ; free physical = 2165 ; free virtual = 11412
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_hog_0_4' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/synth/design_1_hog_0_4.v:58]
INFO: [Synth 8-638] synthesizing module 'hog' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:12]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state28 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state53 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state54 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state55 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state56 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state65 bound to: 12'b100000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SPECS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SPECS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_CACHE_VALUE bound to: 3 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv26_3FFFFF2 bound to: 26'b11111111111111111111110010 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv64_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv64_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_const_lv64_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_F bound to: 5'b01111 
	Parameter ap_const_lv5_E bound to: 5'b01110 
	Parameter ap_const_lv5_D bound to: 5'b01101 
	Parameter ap_const_lv5_C bound to: 5'b01100 
	Parameter ap_const_lv5_B bound to: 5'b01011 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv5_9 bound to: 5'b01001 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_7 bound to: 5'b00111 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv5_5 bound to: 5'b00101 
	Parameter ap_const_lv5_4 bound to: 5'b00100 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv10_264 bound to: 10'b1001100100 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv6_22 bound to: 6'b100010 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv10_22 bound to: 10'b0000100010 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv33_21 bound to: 33'b000000000000000000000000000100001 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv7_48 bound to: 7'b1001000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv8_48 bound to: 8'b01001000 
	Parameter ap_const_lv22_788 bound to: 22'b0000000000011110001000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_SPECS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_INPUT_IMAGE_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:276]
INFO: [Synth 8-638] synthesizing module 'hog_weights' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_weights.v:56]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_weights_rom' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_weights.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_weights.v:24]
INFO: [Synth 8-3876] $readmem data file './hog_weights_rom.dat' is read successfully [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_weights.v:27]
INFO: [Synth 8-256] done synthesizing module 'hog_weights_rom' (1#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_weights.v:9]
INFO: [Synth 8-256] done synthesizing module 'hog_weights' (2#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_weights.v:56]
INFO: [Synth 8-638] synthesizing module 'hog_CONTROL_BUS_s_axi' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_IMAGE0_DATA_0 bound to: 5'b10000 
	Parameter ADDR_IMAGE0_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_CONTROL_BUS_s_axi.v:194]
INFO: [Synth 8-256] done synthesizing module 'hog_CONTROL_BUS_s_axi' (3#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'hog_SPECS_s_axi' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_SPECS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_SPECS_BASE bound to: 5'b10000 
	Parameter ADDR_SPECS_HIGH bound to: 5'b11111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_SPECS_s_axi_ram' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_SPECS_s_axi.v:249]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_SPECS_s_axi_ram' (4#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_SPECS_s_axi.v:249]
INFO: [Synth 8-256] done synthesizing module 'hog_SPECS_s_axi' (5#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_SPECS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_throttl' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_throttl' (6#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_write' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:1491]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo' (7#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_decoder' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:671]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_decoder' (8#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:671]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized0' (8#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_buffer' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_buffer' (9#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized1' (9#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized2' (9#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity hog_INPUT_IMAGE_m_axi_write does not have driver. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity hog_INPUT_IMAGE_m_axi_write does not have driver. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity hog_INPUT_IMAGE_m_axi_write does not have driver. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_write' (10#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_read' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized3' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized3' (10#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_buffer__parameterized0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_buffer__parameterized0' (10#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_reg_slice' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:293]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_reg_slice' (11#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized4' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_fifo__parameterized4' (11#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity hog_INPUT_IMAGE_m_axi_read does not have driver. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi_read' (12#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'hog_INPUT_IMAGE_m_axi' (13#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'hog_descriptor0_V' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_descriptor0_V.v:62]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_descriptor0_V_ram' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_descriptor0_V.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_descriptor0_V.v:26]
INFO: [Synth 8-256] done synthesizing module 'hog_descriptor0_V_ram' (14#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_descriptor0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'hog_descriptor0_V' (15#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_descriptor0_V.v:62]
INFO: [Synth 8-638] synthesizing module 'hog_normalized0_V' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_normalized0_V.v:54]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_normalized0_V_ram' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_normalized0_V.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_normalized0_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'hog_normalized0_V_ram' (16#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_normalized0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'hog_normalized0_V' (17#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_normalized0_V.v:54]
INFO: [Synth 8-638] synthesizing module 'hog_image_buffer0_0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_0.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 34 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_image_buffer0_0_ram' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 34 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_0.v:22]
INFO: [Synth 8-256] done synthesizing module 'hog_image_buffer0_0_ram' (18#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'hog_image_buffer0_0' (19#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_0.v:46]
INFO: [Synth 8-638] synthesizing module 'hog_image_buffer0_1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_1.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 34 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_image_buffer0_1_ram' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_1.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 34 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_1.v:25]
INFO: [Synth 8-256] done synthesizing module 'hog_image_buffer0_1_ram' (20#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'hog_image_buffer0_1' (21#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_image_buffer0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'hog_sum0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_sum0.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_sum0_ram' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_sum0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_sum0.v:26]
INFO: [Synth 8-256] done synthesizing module 'hog_sum0_ram' (22#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_sum0.v:9]
INFO: [Synth 8-256] done synthesizing module 'hog_sum0' (23#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_sum0.v:62]
INFO: [Synth 8-638] synthesizing module 'computeHistogram0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state19 bound to: 5'b10000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv5_E bound to: 5'b01110 
	Parameter ap_const_lv5_D bound to: 5'b01101 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv5_4 bound to: 5'b00100 
	Parameter ap_const_lv5_5 bound to: 5'b00101 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv5_7 bound to: 5'b00111 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_9 bound to: 5'b01001 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv5_B bound to: 5'b01011 
	Parameter ap_const_lv5_C bound to: 5'b01100 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv15_0 bound to: 15'b000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv7_48 bound to: 7'b1001000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv9_100 bound to: 9'b100000000 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv9_80 bound to: 9'b010000000 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:380]
INFO: [Synth 8-638] synthesizing module 'computeHistogram0bkb' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0bkb.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'computeHistogram0bkb_rom' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0bkb.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0bkb.v:21]
INFO: [Synth 8-3876] $readmem data file './computeHistogram0bkb_rom.dat' is read successfully [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0bkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0bkb_rom' (24#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0bkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0bkb' (25#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0bkb.v:43]
INFO: [Synth 8-638] synthesizing module 'computeHistogram0cud' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0cud.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'computeHistogram0cud_rom' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0cud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0cud.v:21]
INFO: [Synth 8-3876] $readmem data file './computeHistogram0cud_rom.dat' is read successfully [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0cud.v:24]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0cud_rom' (26#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0cud.v:9]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0cud' (27#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0cud.v:43]
INFO: [Synth 8-638] synthesizing module 'computeHistogram0dEe' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0dEe.v:43]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'computeHistogram0dEe_rom' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0dEe.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0dEe.v:21]
INFO: [Synth 8-3876] $readmem data file './computeHistogram0dEe_rom.dat' is read successfully [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0dEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0dEe_rom' (28#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0dEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0dEe' (29#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0dEe.v:43]
INFO: [Synth 8-638] synthesizing module 'computeHistogram0eOg' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0eOg.v:43]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'computeHistogram0eOg_rom' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0eOg.v:9]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0eOg.v:21]
INFO: [Synth 8-3876] $readmem data file './computeHistogram0eOg_rom.dat' is read successfully [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0eOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0eOg_rom' (30#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0eOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0eOg' (31#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0eOg.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2456]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram0' (32#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:10]
INFO: [Synth 8-638] synthesizing module 'computeHistogram1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state19 bound to: 5'b10000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv5_E bound to: 5'b01110 
	Parameter ap_const_lv5_D bound to: 5'b01101 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv5_4 bound to: 5'b00100 
	Parameter ap_const_lv5_5 bound to: 5'b00101 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv5_7 bound to: 5'b00111 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_9 bound to: 5'b01001 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv5_B bound to: 5'b01011 
	Parameter ap_const_lv5_C bound to: 5'b01100 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv15_0 bound to: 15'b000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv7_48 bound to: 7'b1001000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv9_100 bound to: 9'b100000000 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv9_80 bound to: 9'b010000000 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2456]
INFO: [Synth 8-256] done synthesizing module 'computeHistogram1' (33#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:10]
INFO: [Synth 8-638] synthesizing module 'normalizeHisto0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state13 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv10_66 bound to: 10'b0001100110 
	Parameter ap_const_lv10_99 bound to: 10'b0010011001 
	Parameter ap_const_lv10_CC bound to: 10'b0011001100 
	Parameter ap_const_lv10_100 bound to: 10'b0100000000 
	Parameter ap_const_lv10_133 bound to: 10'b0100110011 
	Parameter ap_const_lv10_166 bound to: 10'b0101100110 
	Parameter ap_const_lv10_199 bound to: 10'b0110011001 
	Parameter ap_const_lv7_48 bound to: 7'b1001000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv6_24 bound to: 6'b100100 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv65_1C71C71C8 bound to: 65'b00000000000000000000000000000000111000111000111000111000111001000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv10_33 bound to: 10'b0000110011 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:89]
INFO: [Synth 8-638] synthesizing module 'hog_mul_34ns_32nsjbC' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_34ns_32nsjbC.v:43]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 34 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_mul_34ns_32nsjbC_MulnS_0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_34ns_32nsjbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_34ns_32nsjbC_MulnS_0' (34#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_34ns_32nsjbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_34ns_32nsjbC' (35#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_34ns_32nsjbC.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:805]
INFO: [Synth 8-256] done synthesizing module 'normalizeHisto0' (36#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:10]
INFO: [Synth 8-638] synthesizing module 'normalizeHisto1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state13 bound to: 3'b100 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv10_66 bound to: 10'b0001100110 
	Parameter ap_const_lv10_99 bound to: 10'b0010011001 
	Parameter ap_const_lv10_CC bound to: 10'b0011001100 
	Parameter ap_const_lv10_100 bound to: 10'b0100000000 
	Parameter ap_const_lv10_133 bound to: 10'b0100110011 
	Parameter ap_const_lv10_166 bound to: 10'b0101100110 
	Parameter ap_const_lv10_199 bound to: 10'b0110011001 
	Parameter ap_const_lv7_48 bound to: 7'b1001000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv6_24 bound to: 6'b100100 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv65_1C71C71C8 bound to: 65'b00000000000000000000000000000000111000111000111000111000111001000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv10_33 bound to: 10'b0000110011 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:89]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:805]
INFO: [Synth 8-256] done synthesizing module 'normalizeHisto1' (37#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:10]
INFO: [Synth 8-638] synthesizing module 'hog_urem_10ns_7nsAem' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_urem_10ns_7nsAem_div' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_urem_10ns_7nsAem_div_u' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hog_urem_10ns_7nsAem_div_u' (38#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:10]
INFO: [Synth 8-256] done synthesizing module 'hog_urem_10ns_7nsAem_div' (39#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:70]
INFO: [Synth 8-256] done synthesizing module 'hog_urem_10ns_7nsAem' (40#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:131]
INFO: [Synth 8-638] synthesizing module 'hog_mul_32s_5ns_3Bew' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_32s_5ns_3Bew.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_mul_32s_5ns_3Bew_MulnS_1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_32s_5ns_3Bew.v:11]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_32s_5ns_3Bew_MulnS_1' (41#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_32s_5ns_3Bew.v:11]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_32s_5ns_3Bew' (42#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_32s_5ns_3Bew.v:39]
INFO: [Synth 8-638] synthesizing module 'hog_mul_10s_10s_2CeG' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_10s_10s_2CeG.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_mul_10s_10s_2CeG_MulnS_2' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_10s_10s_2CeG.v:11]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_10s_10s_2CeG_MulnS_2' (43#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_10s_10s_2CeG.v:11]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_10s_10s_2CeG' (44#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_10s_10s_2CeG.v:35]
INFO: [Synth 8-638] synthesizing module 'hog_mul_mul_10ns_DeQ' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_mul_10ns_DeQ.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_mul_mul_10ns_DeQ_DSP48_0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_mul_10ns_DeQ.v:4]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_mul_10ns_DeQ_DSP48_0' (45#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_mul_10ns_DeQ.v:4]
INFO: [Synth 8-256] done synthesizing module 'hog_mul_mul_10ns_DeQ' (46#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mul_mul_10ns_DeQ.v:35]
INFO: [Synth 8-638] synthesizing module 'hog_mac_muladd_10Ee0' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mac_muladd_10Ee0.v:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hog_mac_muladd_10Ee0_DSP48_1' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mac_muladd_10Ee0.v:10]
INFO: [Synth 8-256] done synthesizing module 'hog_mac_muladd_10Ee0_DSP48_1' (47#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mac_muladd_10Ee0.v:10]
INFO: [Synth 8-256] done synthesizing module 'hog_mac_muladd_10Ee0' (48#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_mac_muladd_10Ee0.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:5319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:5327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:5363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:5421]
INFO: [Synth 8-256] done synthesizing module 'hog' (49#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hog_0_4' (50#1) [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/synth/design_1_hog_0_4.v:58]
WARNING: [Synth 8-3331] design hog_mul_10s_10s_2CeG has unconnected port reset
WARNING: [Synth 8-3331] design hog_urem_10ns_7nsAem_div_u has unconnected port reset
WARNING: [Synth 8-3331] design hog_mul_32s_5ns_3Bew has unconnected port reset
WARNING: [Synth 8-3331] design hog_mul_34ns_32nsjbC has unconnected port reset
WARNING: [Synth 8-3331] design computeHistogram0eOg has unconnected port reset
WARNING: [Synth 8-3331] design computeHistogram0dEe has unconnected port reset
WARNING: [Synth 8-3331] design computeHistogram0cud has unconnected port reset
WARNING: [Synth 8-3331] design computeHistogram0bkb has unconnected port reset
WARNING: [Synth 8-3331] design hog_sum0 has unconnected port reset
WARNING: [Synth 8-3331] design hog_image_buffer0_0 has unconnected port reset
WARNING: [Synth 8-3331] design hog_image_buffer0_1 has unconnected port reset
WARNING: [Synth 8-3331] design hog_normalized0_V has unconnected port reset
WARNING: [Synth 8-3331] design hog_descriptor0_V has unconnected port reset
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_ARREGION[0]
WARNING: [Synth 8-3331] design hog_weights has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1150.023 ; gain = 219.555 ; free physical = 1907 ; free virtual = 11158
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1150.023 ; gain = 219.555 ; free physical = 1892 ; free virtual = 11143
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/constraints/hog_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/constraints/hog_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.runs/design_1_hog_0_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.runs/design_1_hog_0_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1535.555 ; gain = 2.000 ; free physical = 1182 ; free virtual = 10487
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1535.555 ; gain = 605.086 ; free physical = 1066 ; free virtual = 10373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1535.555 ; gain = 605.086 ; free physical = 1066 ; free virtual = 10373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1535.555 ; gain = 605.086 ; free physical = 1066 ; free virtual = 10373
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '5' to '4' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_SPECS_s_axi.v:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_INPUT_IMAGE_m_axi.v:485]
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'sum_addr_2_reg_1953_reg[0:0]' into 'tmp_82_reg_1924_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:1329]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348_reg[63:8]' into 'tmp_103_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2460]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348_reg[63:8]' into 'tmp_103_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2461]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_2360_reg[63:8]' into 'tmp_103_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2462]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360_reg[63:8]' into 'tmp_103_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2463]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360_reg[63:8]' into 'tmp_103_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:2464]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953_reg[0:0]' into 'ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:1200]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924_reg[0:0]' into 'ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:1209]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924_reg[0:0]' into 'ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:1215]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924_reg[0:0]' into 'ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram0.v:1224]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_1253_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_1236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_1253_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin_index_cast_cast_fu_1788_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_shl3_mid_fu_1371_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sum_addr_1_reg_1953_reg[0:0]' into 'tmp_52_reg_1924_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:1329]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter6_tmp_67_reg_2348_reg[63:8]' into 'tmp_67_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2460]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter7_tmp_67_reg_2348_reg[63:8]' into 'tmp_67_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2461]
INFO: [Synth 8-4471] merging register 'tmp_65_reg_2360_reg[63:8]' into 'tmp_67_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2462]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter6_tmp_65_reg_2360_reg[63:8]' into 'tmp_67_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2463]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter7_tmp_65_reg_2360_reg[63:8]' into 'tmp_67_reg_2348_reg[63:8]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:2464]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter2_sum_addr_1_reg_1953_reg[0:0]' into 'ap_pipeline_reg_pp0_iter2_tmp_52_reg_1924_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:1200]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter3_tmp_52_reg_1924_reg[0:0]' into 'ap_pipeline_reg_pp0_iter3_sum_addr_1_reg_1953_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:1207]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter4_tmp_52_reg_1924_reg[0:0]' into 'ap_pipeline_reg_pp0_iter4_sum_addr_1_reg_1953_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:1213]
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter5_tmp_52_reg_1924_reg[0:0]' into 'ap_pipeline_reg_pp0_iter5_sum_addr_1_reg_1953_reg[0:0]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/computeHistogram1.v:1222]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1253_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_1236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1253_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bin_index_cast_cast_fu_1788_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_shl8_mid_fu_1371_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter9_tmp_21_reg_660_reg[63:7]' into 'tmp_21_reg_660_reg[63:7]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto0.v:689]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_243_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_pipeline_reg_pp0_iter9_tmp_4_reg_660_reg[63:7]' into 'tmp_4_reg_660_reg[63:7]' [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/normalizeHisto1.v:689]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_243_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_255_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog_urem_10ns_7nsAem.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1732_reg' and it is trimmed from '10' to '6' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:3273]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_cast_mid2_v_reg_1635_reg' and it is trimmed from '33' to '32' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:3350]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_1655_reg' and it is trimmed from '10' to '6' bits. [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ipshared/70ce/hdl/verilog/hog.v:3219]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1081_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_1452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_1222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_1394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:05 . Memory (MB): peak = 1535.555 ; gain = 605.086 ; free physical = 939 ; free virtual = 10248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 4     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 40    
	   2 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 7     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               65 Bit    Registers := 12    
	               64 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 38    
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 109   
	                9 Bit    Registers := 45    
	                8 Bit    Registers := 123   
	                7 Bit    Registers := 62    
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 58    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 422   
+---Multipliers : 
	                32x34  Multipliers := 2     
	                 6x32  Multipliers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	              720 Bit         RAMs := 2     
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      9 Bit        Muxes := 48    
	   2 Input      8 Bit        Muxes := 61    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 70    
	   2 Input      5 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 36    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 161   
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hog_weights_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module hog_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module hog_SPECS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module hog_SPECS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module hog_INPUT_IMAGE_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hog_INPUT_IMAGE_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module hog_INPUT_IMAGE_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
Module hog_INPUT_IMAGE_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hog_INPUT_IMAGE_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module hog_descriptor0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module hog_normalized0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              720 Bit         RAMs := 1     
Module hog_image_buffer0_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hog_image_buffer0_1_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hog_sum0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module computeHistogram0bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeHistogram0cud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeHistogram0dEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeHistogram0eOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeHistogram0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module computeHistogram1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module hog_mul_34ns_32nsjbC_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 5     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x34  Multipliers := 1     
Module normalizeHisto0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module normalizeHisto1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module hog_urem_10ns_7nsAem_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module hog_urem_10ns_7nsAem_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
Module hog_mul_32s_5ns_3Bew_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module hog_mul_10s_10s_2CeG_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module hog_mul_mul_10ns_DeQ_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module hog_mac_muladd_10Ee0_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module hog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 43    
	                1 Bit    Registers := 98    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 36    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1081_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_1222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_1452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_1394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_243_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg, operation Mode is: (PCIN>>17)+(ACIN''*B'')'.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_243_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg, operation Mode is: (PCIN>>17)+(ACIN''*B'')'.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff1_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff2_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: register hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff3_reg is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
DSP Report: operator hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/tmp_product is absorbed into DSP hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff4_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1081_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_1222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1257_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_1394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_1452_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff0_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff0_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U54/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff0_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register B is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff0_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: register hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff1_reg is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: operator hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/tmp_product is absorbed into DSP hog_mul_32s_5ns_3Bew_U57/hog_mul_32s_5ns_3Bew_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP r_V_1_reg_1822_reg, operation Mode is: (A2*B2)'.
DSP Report: register hog_mul_10s_10s_2CeG_U59/hog_mul_10s_10s_2CeG_MulnS_2_U/b_reg0_reg is absorbed into DSP r_V_1_reg_1822_reg.
DSP Report: register hog_mul_10s_10s_2CeG_U59/hog_mul_10s_10s_2CeG_MulnS_2_U/a_reg0_reg is absorbed into DSP r_V_1_reg_1822_reg.
DSP Report: register r_V_1_reg_1822_reg is absorbed into DSP r_V_1_reg_1822_reg.
DSP Report: register hog_mul_10s_10s_2CeG_U59/hog_mul_10s_10s_2CeG_MulnS_2_U/buff0_reg is absorbed into DSP r_V_1_reg_1822_reg.
DSP Report: operator hog_mul_10s_10s_2CeG_U59/hog_mul_10s_10s_2CeG_MulnS_2_U/tmp_product is absorbed into DSP r_V_1_reg_1822_reg.
DSP Report: Generating DSP tmp_44_reg_1827_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP tmp_44_reg_1827_reg.
DSP Report: register A is absorbed into DSP tmp_44_reg_1827_reg.
DSP Report: register tmp_44_reg_1827_reg is absorbed into DSP tmp_44_reg_1827_reg.
DSP Report: register hog_mac_muladd_10Ee0_U62/hog_mac_muladd_10Ee0_DSP48_1_U/m_reg_reg is absorbed into DSP tmp_44_reg_1827_reg.
DSP Report: operator hog_mac_muladd_10Ee0_U62/hog_mac_muladd_10Ee0_DSP48_1_U/p is absorbed into DSP tmp_44_reg_1827_reg.
DSP Report: operator hog_mac_muladd_10Ee0_U62/hog_mac_muladd_10Ee0_DSP48_1_U/m is absorbed into DSP tmp_44_reg_1827_reg.
DSP Report: Generating DSP hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x788)'*B2)'.
DSP Report: register hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/a_reg_reg is absorbed into DSP hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: register hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/b_reg_reg is absorbed into DSP hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: register hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg is absorbed into DSP hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: operator hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg0 is absorbed into DSP hog_mul_mul_10ns_DeQ_U61/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x788)'*B2)'.
DSP Report: register hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/a_reg_reg is absorbed into DSP hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: register hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/b_reg_reg is absorbed into DSP hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: register hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg is absorbed into DSP hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
DSP Report: operator hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg0 is absorbed into DSP hog_mul_mul_10ns_DeQ_U60/hog_mul_mul_10ns_DeQ_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3331] design hog_urem_10ns_7nsAem has unconnected port reset
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port WID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design hog_INPUT_IMAGE_m_axi has unconnected port I_AWPROT[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal int_specs/gen_write[1].mem_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3971] The signal descriptor0_V_U/hog_descriptor0_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "normalized0_V_U/hog_normalized0_V_ram_U/ram_reg" due to constant propagation. Old ram width 10 bits, new ram width 9 bits.
INFO: [Synth 8-3971] The signal descriptor1_V_U/hog_descriptor0_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "normalized1_V_U/hog_normalized0_V_ram_U/ram_reg" due to constant propagation. Old ram width 10 bits, new ram width 9 bits.
INFO: [Synth 8-3971] The signal sum0_U/hog_sum0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal sum1_U/hog_sum0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_computeHistogram1_fu_987/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[0]' (FDRE) to 'inst/grp_computeHistogram1_fu_987/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_computeHistogram1_fu_987/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[1]' (FDRE) to 'inst/grp_computeHistogram1_fu_987/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_computeHistogram1_fu_987/\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[3] )
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'hog_urem_10ns_7nsAem:/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hog_urem_10ns_7nsAem:/\hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'inst/grp_computeHistogram1_fu_987/ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[1]' (FDRE) to 'inst/grp_computeHistogram1_fu_987/ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_computeHistogram0_fu_955/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[0]' (FDRE) to 'inst/grp_computeHistogram0_fu_955/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_computeHistogram0_fu_955/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[1]' (FDRE) to 'inst/grp_computeHistogram0_fu_955/ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_computeHistogram0_fu_955/\ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalizeHisto1_fu_1026/\hog_mul_34ns_32nsjbC_x_U49/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_computeHistogram0_fu_955/ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[1]' (FDRE) to 'inst/grp_computeHistogram0_fu_955/ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[39]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[40]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[41]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[42]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[43]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[44]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[45]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[46]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[47]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[48]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[49]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[50]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[51]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[52]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[53]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[54]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[55]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[56]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[57]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[58]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[59]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[60]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[61]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[62]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[63]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[64]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto1_fu_1026/mul_reg_644_reg[38]' (FDE) to 'inst/grp_normalizeHisto1_fu_1026/tmp_5_reg_650_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_normalizeHisto0_fu_1019/\hog_mul_34ns_32nsjbC_U45/hog_mul_34ns_32nsjbC_MulnS_0_U/buff0_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[39]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[40]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[41]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[42]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[43]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[44]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[45]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[46]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[47]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[48]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[49]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[50]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[51]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[52]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[53]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[54]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[55]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[56]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[57]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[58]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[59]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[60]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[61]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[62]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[63]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[64]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_normalizeHisto0_fu_1019/mul_reg_644_reg[38]' (FDE) to 'inst/grp_normalizeHisto0_fu_1019/tmp_35_reg_650_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_35_cast_reg_1582_reg[32]' (FDE) to 'inst/tmp_35_cast_reg_1582_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_assign_cast_reg_1742_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_assign_cast_reg_1742_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_assign_cast_reg_1742_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\offset_assign_cast_reg_1742_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_1576_reg[32]' (FDE) to 'inst/tmp_cast_reg_1576_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_cast_reg_1576_reg[33]' (FDE) to 'inst/tmp_cast_reg_1576_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/fifo_wreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_8_45' (FD) to 'inst/i_8_43'
INFO: [Synth 8-3886] merging instance 'inst/i_8_43' (FD) to 'inst/i_8_42'
INFO: [Synth 8-3886] merging instance 'inst/i_8_42' (FD) to 'inst/i_8_40'
INFO: [Synth 8-3886] merging instance 'inst/i_8_40' (FD) to 'inst/i_8_39'
INFO: [Synth 8-3886] merging instance 'inst/i_8_39' (FD) to 'inst/i_8_37'
INFO: [Synth 8-3886] merging instance 'inst/i_8_37' (FD) to 'inst/i_8_36'
INFO: [Synth 8-3886] merging instance 'inst/i_8_36' (FD) to 'inst/i_8_34'
INFO: [Synth 8-3886] merging instance 'inst/i_8_34' (FD) to 'inst/i_8_33'
INFO: [Synth 8-3886] merging instance 'inst/i_8_33' (FD) to 'inst/i_8_31'
INFO: [Synth 8-3886] merging instance 'inst/i_8_31' (FD) to 'inst/i_8_30'
INFO: [Synth 8-3886] merging instance 'inst/i_8_73' (FD) to 'inst/i_8_71'
INFO: [Synth 8-3886] merging instance 'inst/i_8_71' (FD) to 'inst/i_8_70'
INFO: [Synth 8-3886] merging instance 'inst/i_8_70' (FD) to 'inst/i_8_68'
INFO: [Synth 8-3886] merging instance 'inst/i_8_68' (FD) to 'inst/i_8_67'
INFO: [Synth 8-3886] merging instance 'inst/i_8_67' (FD) to 'inst/i_8_65'
INFO: [Synth 8-3886] merging instance 'inst/i_8_65' (FD) to 'inst/i_8_64'
INFO: [Synth 8-3886] merging instance 'inst/i_8_64' (FD) to 'inst/i_8_62'
INFO: [Synth 8-3886] merging instance 'inst/i_8_62' (FD) to 'inst/i_8_60'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/fifo_wreq/data_vld_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/hog_INPUT_IMAGE_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_2/\bus_write/buff_wdata/q_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_computeHistogram1_fu_987/\x_mid2_reg_1931_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_computeHistogram0_fu_955/\x_mid2_reg_1931_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hog_urem_10ns_7nsAem:/\hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/align_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/end_addr_buf_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/end_addr_buf_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/end_addr_buf_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/start_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/i_8_36/\bus_write/sect_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/loop_cnt0_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/loop_cnt0_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/loop_cnt0_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/loop_cnt0_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/loop_cnt0_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/loop_cnt0_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/hog_INPUT_IMAGE_m_axi_U/\bus_write/could_multi_bursts.last_sect_buf_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[1]) is unused and will be removed from module hog_SPECS_s_axi.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[0]) is unused and will be removed from module hog_SPECS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[7]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[11]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[10]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/data_vld_reg) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[60]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[59]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[58]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[57]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[56]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[55]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[54]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[53]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[52]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[51]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[50]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[49]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[48]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[47]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[46]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[45]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[44]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[43]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[42]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[41]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[40]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[39]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[38]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[37]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[36]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[35]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[34]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[33]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[32]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[28]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[27]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[26]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[25]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[24]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[23]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[22]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[21]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[20]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[19]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[18]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[17]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[16]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[15]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[14]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[13]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[12]) is unused and will be removed from module hog_INPUT_IMAGE_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:29 . Memory (MB): peak = 1535.555 ; gain = 605.086 ; free physical = 1640 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|hog_weights_rom          | q0_reg     | 2048x10       | Block RAM      | 
|hog_weights_rom          | q1_reg     | 2048x10       | Block RAM      | 
|computeHistogram0bkb_rom | q0_reg     | 256x7         | Block RAM      | 
|computeHistogram0cud_rom | q0_reg     | 256x8         | Block RAM      | 
|computeHistogram0dEe_rom | q0_reg     | 256x9         | Block RAM      | 
|computeHistogram0eOg_rom | q0_reg     | 256x11        | Block RAM      | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|hog_SPECS_s_axi_ram          | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|hog_INPUT_IMAGE_m_axi_buffer | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|hog_descriptor0_V_ram        | ram_reg              | 128 x 15(WRITE_FIRST)  | W | R | 128 x 15(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|hog_normalized0_V_ram        | ram_reg              | 128 x 10(READ_FIRST)   | W |   | 128 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|hog_descriptor0_V_ram        | ram_reg              | 128 x 15(WRITE_FIRST)  | W | R | 128 x 15(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 
|hog_normalized0_V_ram        | ram_reg              | 128 x 10(READ_FIRST)   | W |   | 128 x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|hog_sum0_ram                 | ram_reg              | 2 x 32(WRITE_FIRST)    | W | R | 2 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
|hog_sum0_ram                 | ram_reg              | 2 x 32(WRITE_FIRST)    | W | R | 2 x 32(READ_FIRST)     | W |   | Port A and B     | 0      | 1      | 
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+------------------------------------------------------+----------------+----------------------+------------------------------+
|hog         | image_buffer0_0_U/hog_image_buffer0_0_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8   | 
|hog         | image_buffer0_1_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_2_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_3_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_4_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_5_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_6_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_7_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_8_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_9_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_10_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_11_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_12_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_13_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_14_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_15_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_16_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer0_17_U/hog_image_buffer0_0_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8   | 
|hog         | image_buffer1_0_U/hog_image_buffer0_0_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8   | 
|hog         | image_buffer1_1_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_2_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_3_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_4_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_5_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_6_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_7_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_8_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_9_U/hog_image_buffer0_1_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_10_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_11_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_12_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_13_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_14_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_15_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_16_U/hog_image_buffer0_1_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1D x 8  RAM32X1D x 8   | 
|hog         | image_buffer1_17_U/hog_image_buffer0_0_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8   | 
+------------+------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalizeHisto0              | (A2*B2)'                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalizeHisto0              | (PCIN>>17)+(A''*B2)'     | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|normalizeHisto0              | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|normalizeHisto0              | (PCIN>>17)+(ACIN''*B'')' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|normalizeHisto1              | (A2*B2)'                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalizeHisto1              | (PCIN>>17)+(A''*B2)'     | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|normalizeHisto1              | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|normalizeHisto1              | (PCIN>>17)+(ACIN''*B'')' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|hog                          | (A2*B2)'                 | 18     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hog                          | (PCIN>>17)+(A2*B'')'     | 15     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|hog                          | (A2*B2)'                 | 18     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hog                          | (PCIN>>17)+(A2*B'')'     | 15     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|hog_mul_10s_10s_2CeG_MulnS_2 | (A2*B2)'                 | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hog                          | (PCIN+(A2*B2)')'         | 20     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hog_mul_mul_10ns_DeQ_DSP48_0 | ((A:0x788)'*B2)'         | 10     | 12     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hog_mul_mul_10ns_DeQ_DSP48_0 | ((A:0x788)'*B2)'         | 10     | 12     | -      | -      | 21     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1545.539 ; gain = 615.070 ; free physical = 1349 ; free virtual = 10666
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal descriptor1_V_U/hog_descriptor0_V_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:40 . Memory (MB): peak = 1576.688 ; gain = 646.219 ; free physical = 1317 ; free virtual = 10634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/hog_SPECS_s_axi_U/int_specs/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hog_SPECS_s_axi_U/int_specs/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hog_INPUT_IMAGE_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/descriptor0_V_U/hog_descriptor0_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/descriptor1_V_U/hog_descriptor0_V_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sum0_U/hog_sum0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sum1_U/hog_sum0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut0_U/computeHistogram0bkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut0_U/computeHistogram0bkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut1_U/computeHistogram0cud_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut1_U/computeHistogram0cud_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut2_U/computeHistogram0dEe_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut2_U/computeHistogram0dEe_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut3_U/computeHistogram0eOg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_computeHistogram0_fu_955/lut3_U/computeHistogram0eOg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hog         | grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924_reg[0]                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948_reg[0]                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[1]                      | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|hog         | grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214_reg[0]                                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_computeHistogram0_fu_955/ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[9]                                     | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|hog         | grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter10_tmp_52_reg_1924_reg[0]                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter10_tmp_80_reg_1948_reg[0]                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938_reg[1]                      | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|hog         | grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter10_tmp_79_reg_2214_reg[0]                                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_computeHistogram1_fu_987/ap_pipeline_reg_pp0_iter12_mag_reg_2342_reg[9]                                     | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|hog         | grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598_reg[0]                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_tmp_reg_618_reg[0]                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[5]                                     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|hog         | grp_normalizeHisto0_fu_1019/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]                                     | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|hog         | grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_598_reg[0]                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_tmp_reg_618_reg[0]                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[5]                                     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|hog         | grp_normalizeHisto1_fu_1026/ap_pipeline_reg_pp0_iter6_i_mid2_reg_607_reg[1]                                     | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][9] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][9] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][9] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][9] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U53/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[8].dividend_tmp_reg[9][9] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][9] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][9] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][9] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][9] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U55/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[8].dividend_tmp_reg[9][9] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][9] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][9] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][9] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][9] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U56/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[8].dividend_tmp_reg[9][9] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[4].dividend_tmp_reg[5][9] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[5].dividend_tmp_reg[6][9] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[6].dividend_tmp_reg[7][9] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[7].dividend_tmp_reg[8][9] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | hog_urem_10ns_7nsAem_U58/hog_urem_10ns_7nsAem_div_U/hog_urem_10ns_7nsAem_div_u_0/loop[8].dividend_tmp_reg[9][9] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597_reg[5]                                                           | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|hog         | ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602_reg[4]                                                          | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|hog         | ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674_reg[5]                                                          | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|hog         | ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679_reg[4]                                                | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|hog         | ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588_reg[0]                                                     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665_reg[0]                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748_reg[0]                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hog         | ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708_reg[4]                                                             | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|hog         | ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631_reg[4]                                                             | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|hog         | grp_normalizeHisto0_fu_1019/ap_enable_reg_pp0_iter8_reg                                                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hog         | grp_normalizeHisto1_fu_1026/ap_enable_reg_pp0_iter8_reg                                                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hog         | ap_enable_reg_pp2_iter6_reg                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hog         | ap_enable_reg_pp0_iter15_reg                                                                                    | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hog         | ap_enable_reg_pp0_iter22_reg                                                                                    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hog         | ap_enable_reg_pp1_iter15_reg                                                                                    | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hog         | ap_enable_reg_pp1_iter22_reg                                                                                    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   328|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     2|
|6     |DSP48E1_4  |     2|
|7     |LUT1       |   408|
|8     |LUT2       |   671|
|9     |LUT3       |   897|
|10    |LUT4       |   587|
|11    |LUT5       |   481|
|12    |LUT6       |   971|
|13    |MUXF7      |    64|
|14    |MUXF8      |    16|
|15    |RAM16X1D   |   256|
|16    |RAM16X1S   |    32|
|17    |RAM32X1D   |   256|
|18    |RAM32X1S   |    32|
|19    |RAMB18E1   |     1|
|20    |RAMB18E1_1 |     2|
|21    |RAMB18E1_2 |     2|
|22    |RAMB18E1_3 |     1|
|23    |RAMB18E1_4 |     1|
|24    |RAMB18E1_5 |     1|
|25    |RAMB18E1_6 |     1|
|26    |RAMB36E1   |     1|
|27    |RAMB36E1_1 |     1|
|28    |RAMB36E1_2 |     2|
|29    |SRL16E     |   170|
|30    |FDRE       |  3209|
|31    |FDSE       |    35|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------------------+------+
|      |Instance                               |Module                                       |Cells |
+------+---------------------------------------+---------------------------------------------+------+
|1     |top                                    |                                             |  8442|
|2     |  inst                                 |hog                                          |  8442|
|3     |    descriptor0_V_U                    |hog_descriptor0_V                            |    92|
|4     |      hog_descriptor0_V_ram_U          |hog_descriptor0_V_ram_88                     |    92|
|5     |    descriptor1_V_U                    |hog_descriptor0_V_0                          |   165|
|6     |      hog_descriptor0_V_ram_U          |hog_descriptor0_V_ram                        |   165|
|7     |    grp_computeHistogram0_fu_955       |computeHistogram0                            |  1245|
|8     |      lut0_U                           |computeHistogram0bkb                         |    29|
|9     |        computeHistogram0bkb_rom_U     |computeHistogram0bkb_rom                     |    29|
|10    |      lut1_U                           |computeHistogram0cud                         |    52|
|11    |        computeHistogram0cud_rom_U     |computeHistogram0cud_rom                     |    52|
|12    |      lut2_U                           |computeHistogram0dEe                         |    50|
|13    |        computeHistogram0dEe_rom_U     |computeHistogram0dEe_rom                     |    50|
|14    |      lut3_U                           |computeHistogram0eOg                         |    54|
|15    |        computeHistogram0eOg_rom_U     |computeHistogram0eOg_rom                     |    54|
|16    |    grp_computeHistogram1_fu_987       |computeHistogram1                            |  1123|
|17    |    grp_normalizeHisto0_fu_1019        |normalizeHisto0                              |   602|
|18    |      hog_mul_34ns_32nsjbC_U45         |hog_mul_34ns_32nsjbC_86                      |   102|
|19    |        hog_mul_34ns_32nsjbC_MulnS_0_U |hog_mul_34ns_32nsjbC_MulnS_0_87              |   102|
|20    |    grp_normalizeHisto1_fu_1026        |normalizeHisto1                              |   530|
|21    |      hog_mul_34ns_32nsjbC_x_U49       |hog_mul_34ns_32nsjbC                         |   102|
|22    |        hog_mul_34ns_32nsjbC_MulnS_0_U |hog_mul_34ns_32nsjbC_MulnS_0                 |   102|
|23    |    hog_CONTROL_BUS_s_axi_U            |hog_CONTROL_BUS_s_axi                        |   177|
|24    |    hog_INPUT_IMAGE_m_axi_U            |hog_INPUT_IMAGE_m_axi                        |  1090|
|25    |      bus_read                         |hog_INPUT_IMAGE_m_axi_read                   |  1090|
|26    |        buff_rdata                     |hog_INPUT_IMAGE_m_axi_buffer__parameterized0 |   244|
|27    |        \bus_wide_gen.fifo_burst       |hog_INPUT_IMAGE_m_axi_fifo                   |    70|
|28    |        fifo_rctl                      |hog_INPUT_IMAGE_m_axi_fifo__parameterized4   |    19|
|29    |        fifo_rreq                      |hog_INPUT_IMAGE_m_axi_fifo__parameterized3   |   236|
|30    |        rs_rdata                       |hog_INPUT_IMAGE_m_axi_reg_slice              |    72|
|31    |    hog_SPECS_s_axi_U                  |hog_SPECS_s_axi                              |   137|
|32    |      int_specs                        |hog_SPECS_s_axi_ram                          |    83|
|33    |    hog_mul_10s_10s_2CeG_U59           |hog_mul_10s_10s_2CeG                         |     0|
|34    |      hog_mul_10s_10s_2CeG_MulnS_2_U   |hog_mul_10s_10s_2CeG_MulnS_2                 |     0|
|35    |    hog_mul_32s_5ns_3Bew_U54           |hog_mul_32s_5ns_3Bew                         |    74|
|36    |      hog_mul_32s_5ns_3Bew_MulnS_1_U   |hog_mul_32s_5ns_3Bew_MulnS_1_85              |    74|
|37    |    hog_mul_32s_5ns_3Bew_U57           |hog_mul_32s_5ns_3Bew_1                       |    34|
|38    |      hog_mul_32s_5ns_3Bew_MulnS_1_U   |hog_mul_32s_5ns_3Bew_MulnS_1                 |    34|
|39    |    hog_mul_mul_10ns_DeQ_U60           |hog_mul_mul_10ns_DeQ                         |     1|
|40    |      hog_mul_mul_10ns_DeQ_DSP48_0_U   |hog_mul_mul_10ns_DeQ_DSP48_0_84              |     1|
|41    |    hog_mul_mul_10ns_DeQ_U61           |hog_mul_mul_10ns_DeQ_2                       |     1|
|42    |      hog_mul_mul_10ns_DeQ_DSP48_0_U   |hog_mul_mul_10ns_DeQ_DSP48_0                 |     1|
|43    |    hog_urem_10ns_7nsAem_U53           |hog_urem_10ns_7nsAem                         |   173|
|44    |      hog_urem_10ns_7nsAem_div_U       |hog_urem_10ns_7nsAem_div_82                  |   173|
|45    |        hog_urem_10ns_7nsAem_div_u_0   |hog_urem_10ns_7nsAem_div_u_83                |   163|
|46    |    hog_urem_10ns_7nsAem_U55           |hog_urem_10ns_7nsAem_3                       |   151|
|47    |      hog_urem_10ns_7nsAem_div_U       |hog_urem_10ns_7nsAem_div_80                  |   151|
|48    |        hog_urem_10ns_7nsAem_div_u_0   |hog_urem_10ns_7nsAem_div_u_81                |   145|
|49    |    hog_urem_10ns_7nsAem_U56           |hog_urem_10ns_7nsAem_4                       |   173|
|50    |      hog_urem_10ns_7nsAem_div_U       |hog_urem_10ns_7nsAem_div_78                  |   173|
|51    |        hog_urem_10ns_7nsAem_div_u_0   |hog_urem_10ns_7nsAem_div_u_79                |   163|
|52    |    hog_urem_10ns_7nsAem_U58           |hog_urem_10ns_7nsAem_5                       |   151|
|53    |      hog_urem_10ns_7nsAem_div_U       |hog_urem_10ns_7nsAem_div                     |   151|
|54    |        hog_urem_10ns_7nsAem_div_u_0   |hog_urem_10ns_7nsAem_div_u                   |   145|
|55    |    image_buffer0_0_U                  |hog_image_buffer0_0                          |    32|
|56    |      hog_image_buffer0_0_ram_U        |hog_image_buffer0_0_ram_77                   |    32|
|57    |    image_buffer0_10_U                 |hog_image_buffer0_1                          |    40|
|58    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_76                   |    40|
|59    |    image_buffer0_11_U                 |hog_image_buffer0_1_6                        |    40|
|60    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_75                   |    40|
|61    |    image_buffer0_12_U                 |hog_image_buffer0_1_7                        |    40|
|62    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_74                   |    40|
|63    |    image_buffer0_13_U                 |hog_image_buffer0_1_8                        |    40|
|64    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_73                   |    40|
|65    |    image_buffer0_14_U                 |hog_image_buffer0_1_9                        |    40|
|66    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_72                   |    40|
|67    |    image_buffer0_15_U                 |hog_image_buffer0_1_10                       |    40|
|68    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_71                   |    40|
|69    |    image_buffer0_16_U                 |hog_image_buffer0_1_11                       |    40|
|70    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_70                   |    40|
|71    |    image_buffer0_17_U                 |hog_image_buffer0_0_12                       |    34|
|72    |      hog_image_buffer0_0_ram_U        |hog_image_buffer0_0_ram_69                   |    34|
|73    |    image_buffer0_1_U                  |hog_image_buffer0_1_13                       |    40|
|74    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_68                   |    40|
|75    |    image_buffer0_2_U                  |hog_image_buffer0_1_14                       |    40|
|76    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_67                   |    40|
|77    |    image_buffer0_3_U                  |hog_image_buffer0_1_15                       |    40|
|78    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_66                   |    40|
|79    |    image_buffer0_4_U                  |hog_image_buffer0_1_16                       |    40|
|80    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_65                   |    40|
|81    |    image_buffer0_5_U                  |hog_image_buffer0_1_17                       |    40|
|82    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_64                   |    40|
|83    |    image_buffer0_6_U                  |hog_image_buffer0_1_18                       |    40|
|84    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_63                   |    40|
|85    |    image_buffer0_7_U                  |hog_image_buffer0_1_19                       |    40|
|86    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_62                   |    40|
|87    |    image_buffer0_8_U                  |hog_image_buffer0_1_20                       |    40|
|88    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_61                   |    40|
|89    |    image_buffer0_9_U                  |hog_image_buffer0_1_21                       |    40|
|90    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_60                   |    40|
|91    |    image_buffer1_0_U                  |hog_image_buffer0_0_22                       |    34|
|92    |      hog_image_buffer0_0_ram_U        |hog_image_buffer0_0_ram_59                   |    34|
|93    |    image_buffer1_10_U                 |hog_image_buffer0_1_23                       |    40|
|94    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_58                   |    40|
|95    |    image_buffer1_11_U                 |hog_image_buffer0_1_24                       |    40|
|96    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_57                   |    40|
|97    |    image_buffer1_12_U                 |hog_image_buffer0_1_25                       |    40|
|98    |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_56                   |    40|
|99    |    image_buffer1_13_U                 |hog_image_buffer0_1_26                       |    40|
|100   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_55                   |    40|
|101   |    image_buffer1_14_U                 |hog_image_buffer0_1_27                       |    40|
|102   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_54                   |    40|
|103   |    image_buffer1_15_U                 |hog_image_buffer0_1_28                       |    40|
|104   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_53                   |    40|
|105   |    image_buffer1_16_U                 |hog_image_buffer0_1_29                       |    40|
|106   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_52                   |    40|
|107   |    image_buffer1_17_U                 |hog_image_buffer0_0_30                       |    33|
|108   |      hog_image_buffer0_0_ram_U        |hog_image_buffer0_0_ram                      |    33|
|109   |    image_buffer1_1_U                  |hog_image_buffer0_1_31                       |    40|
|110   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_51                   |    40|
|111   |    image_buffer1_2_U                  |hog_image_buffer0_1_32                       |    40|
|112   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_50                   |    40|
|113   |    image_buffer1_3_U                  |hog_image_buffer0_1_33                       |    40|
|114   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_49                   |    40|
|115   |    image_buffer1_4_U                  |hog_image_buffer0_1_34                       |    40|
|116   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_48                   |    40|
|117   |    image_buffer1_5_U                  |hog_image_buffer0_1_35                       |    40|
|118   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_47                   |    40|
|119   |    image_buffer1_6_U                  |hog_image_buffer0_1_36                       |    40|
|120   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_46                   |    40|
|121   |    image_buffer1_7_U                  |hog_image_buffer0_1_37                       |    40|
|122   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_45                   |    40|
|123   |    image_buffer1_8_U                  |hog_image_buffer0_1_38                       |    40|
|124   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram_44                   |    40|
|125   |    image_buffer1_9_U                  |hog_image_buffer0_1_39                       |    40|
|126   |      hog_image_buffer0_1_ram_U        |hog_image_buffer0_1_ram                      |    40|
|127   |    normalized0_V_U                    |hog_normalized0_V                            |     1|
|128   |      hog_normalized0_V_ram_U          |hog_normalized0_V_ram_43                     |     1|
|129   |    normalized1_V_U                    |hog_normalized0_V_40                         |     2|
|130   |      hog_normalized0_V_ram_U          |hog_normalized0_V_ram                        |     2|
|131   |    sum0_U                             |hog_sum0                                     |     1|
|132   |      hog_sum0_ram_U                   |hog_sum0_ram_42                              |     1|
|133   |    sum1_U                             |hog_sum0_41                                  |     1|
|134   |      hog_sum0_ram_U                   |hog_sum0_ram                                 |     1|
|135   |    weights_U                          |hog_weights                                  |    23|
|136   |      hog_weights_rom_U                |hog_weights_rom                              |    23|
+------+---------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 1617.836 ; gain = 687.367 ; free physical = 1275 ; free virtual = 10592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1617.836 ; gain = 221.746 ; free physical = 1275 ; free virtual = 10592
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:46 . Memory (MB): peak = 1617.844 ; gain = 687.375 ; free physical = 1275 ; free virtual = 10592
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 933 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/constraints/hog_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/constraints/hog_ooc.xdc:6]
Finished Parsing XDC File [/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.srcs/sources_1/bd/design_1/ip/design_1_hog_0_4/constraints/hog_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 256 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
483 Infos, 260 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1649.852 ; gain = 651.879 ; free physical = 1276 ; free virtual = 10594
INFO: [Common 17-1381] The checkpoint '/home/nick/Documents/student_xohw18-222_Nikolaos_Bellas_20180630_1/Hog_System_Zynq/Hog_System.runs/design_1_hog_0_4_synth_1/design_1_hog_0_4.dcp' has been generated.
