# _Simple D FlipFlop_

_Description: This project looks like it provides a simple d-flip flop but it provides
much more_ 

 - A example of how to layout a Verilog project
 - Examples of .gitignore
 - Examples of how to test a HDL project
 - Examples of using timing contraints

## Project Status/TODO
Compiles
Simulated manually
TODO add testbench
TODO add timing constraints
TODO add placements

## Project Setup
This project has been developed with quartus II. 

## License
BSD
