<stg><name>mm_Pipeline_VITIS_LOOP_76_7</name>


<trans_list>

<trans id="2266" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv88 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv88"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv208 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv208"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %indvars_iv208

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %indvars_iv88

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_78_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_8:0 %indvars_iv88_load = load i5 %indvars_iv88

]]></Node>
<StgValue><ssdm name="indvars_iv88_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_8:1 %exitcond9112 = icmp_eq  i5 %indvars_iv88_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond9112"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_78_8:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_8:3 %indvars_iv_next89 = add i5 %indvars_iv88_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next89"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8:4 %br_ln0 = br i1 %exitcond9112, void %VITIS_LOOP_78_8.split, void %VITIS_LOOP_95_11.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:0 %indvars_iv208_load = load i6 %indvars_iv208

]]></Node>
<StgValue><ssdm name="indvars_iv208_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:1 %indvars_iv88_cast = zext i5 %indvars_iv88_load

]]></Node>
<StgValue><ssdm name="indvars_iv88_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_78_8.split:2 %indvars_iv208_cast583 = zext i6 %indvars_iv208_load

]]></Node>
<StgValue><ssdm name="indvars_iv208_cast583"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_78_8.split:3 %empty_27 = trunc i6 %indvars_iv208_load

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:6 %empty_28 = shl i5 %indvars_iv88_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:7 %p_udiv192_cast = zext i5 %empty_28

]]></Node>
<StgValue><ssdm name="p_udiv192_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:8 %D_s9_23fixp_0_addr = getelementptr i31 %D_s9_23fixp_0, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:9 %D_s9_23fixp_4_addr = getelementptr i31 %D_s9_23fixp_4, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:10 %D_s9_23fixp_8_addr = getelementptr i31 %D_s9_23fixp_8, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:11 %D_s9_23fixp_12_addr = getelementptr i31 %D_s9_23fixp_12, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:12 %D_s9_23fixp_1_addr = getelementptr i31 %D_s9_23fixp_1, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:13 %D_s9_23fixp_5_addr = getelementptr i31 %D_s9_23fixp_5, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:14 %D_s9_23fixp_9_addr = getelementptr i31 %D_s9_23fixp_9, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:15 %D_s9_23fixp_13_addr = getelementptr i31 %D_s9_23fixp_13, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:16 %D_s9_23fixp_2_addr = getelementptr i31 %D_s9_23fixp_2, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:17 %D_s9_23fixp_6_addr = getelementptr i31 %D_s9_23fixp_6, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:18 %D_s9_23fixp_10_addr = getelementptr i31 %D_s9_23fixp_10, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:19 %D_s9_23fixp_14_addr = getelementptr i31 %D_s9_23fixp_14, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:20 %D_s9_23fixp_3_addr = getelementptr i31 %D_s9_23fixp_3, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:21 %D_s9_23fixp_7_addr = getelementptr i31 %D_s9_23fixp_7, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:22 %D_s9_23fixp_11_addr = getelementptr i31 %D_s9_23fixp_11, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:23 %D_s9_23fixp_15_addr = getelementptr i31 %D_s9_23fixp_15, i64 0, i64 %indvars_iv88_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:24 %A_u3_29fixp_1_addr = getelementptr i32 %A_u3_29fixp_1, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:25 %A_u3_29fixp_2_addr = getelementptr i32 %A_u3_29fixp_2, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:26 %A_u3_29fixp_3_addr = getelementptr i32 %A_u3_29fixp_3, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:27 %A_u3_29fixp_4_addr = getelementptr i32 %A_u3_29fixp_4, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:28 %A_u3_29fixp_5_addr = getelementptr i32 %A_u3_29fixp_5, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:29 %A_u3_29fixp_6_addr = getelementptr i32 %A_u3_29fixp_6, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:30 %A_u3_29fixp_7_addr = getelementptr i32 %A_u3_29fixp_7, i64 0, i64 %p_udiv192_cast

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:31 %A_u3_29fixp_1_load = load i5 %A_u3_29fixp_1_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:32 %A_u3_29fixp_2_load = load i5 %A_u3_29fixp_2_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:33 %A_u3_29fixp_3_load = load i5 %A_u3_29fixp_3_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:34 %A_u3_29fixp_4_load = load i5 %A_u3_29fixp_4_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:35 %A_u3_29fixp_5_load = load i5 %A_u3_29fixp_5_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:36 %A_u3_29fixp_6_load = load i5 %A_u3_29fixp_6_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:37 %A_u3_29fixp_7_load = load i5 %A_u3_29fixp_7_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:255 %D_s9_23fixp_0_load = load i4 %D_s9_23fixp_0_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:256 %D_s9_23fixp_4_load = load i4 %D_s9_23fixp_4_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:257 %D_s9_23fixp_8_load = load i4 %D_s9_23fixp_8_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:258 %D_s9_23fixp_12_load = load i4 %D_s9_23fixp_12_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:268 %A_u3_29fixp_1_addr_2 = getelementptr i32 %A_u3_29fixp_1, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:269 %A_u3_29fixp_2_addr_2 = getelementptr i32 %A_u3_29fixp_2, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:270 %A_u3_29fixp_3_addr_2 = getelementptr i32 %A_u3_29fixp_3, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:271 %A_u3_29fixp_4_addr_2 = getelementptr i32 %A_u3_29fixp_4, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:272 %A_u3_29fixp_5_addr_2 = getelementptr i32 %A_u3_29fixp_5, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:273 %A_u3_29fixp_6_addr_2 = getelementptr i32 %A_u3_29fixp_6, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:274 %A_u3_29fixp_7_addr_2 = getelementptr i32 %A_u3_29fixp_7, i64 0, i64 %indvars_iv208_cast583

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:275 %A_u3_29fixp_1_load_2 = load i5 %A_u3_29fixp_1_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:276 %A_u3_29fixp_2_load_2 = load i5 %A_u3_29fixp_2_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:277 %A_u3_29fixp_3_load_2 = load i5 %A_u3_29fixp_3_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:278 %A_u3_29fixp_4_load_2 = load i5 %A_u3_29fixp_4_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:279 %A_u3_29fixp_5_load_2 = load i5 %A_u3_29fixp_5_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:280 %A_u3_29fixp_6_load_2 = load i5 %A_u3_29fixp_6_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:281 %A_u3_29fixp_7_load_2 = load i5 %A_u3_29fixp_7_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:383 %empty_97 = or i5 %empty_27, i5 1

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:384 %p_cast613 = zext i5 %empty_97

]]></Node>
<StgValue><ssdm name="p_cast613"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:386 %A_u3_29fixp_1_addr_3 = getelementptr i32 %A_u3_29fixp_1, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_addr_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:387 %A_u3_29fixp_2_addr_3 = getelementptr i32 %A_u3_29fixp_2, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:388 %A_u3_29fixp_3_addr_3 = getelementptr i32 %A_u3_29fixp_3, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:390 %A_u3_29fixp_5_addr_3 = getelementptr i32 %A_u3_29fixp_5, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:394 %A_u3_29fixp_1_load_3 = load i5 %A_u3_29fixp_1_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:395 %A_u3_29fixp_2_load_3 = load i5 %A_u3_29fixp_2_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:396 %A_u3_29fixp_3_load_3 = load i5 %A_u3_29fixp_3_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:398 %A_u3_29fixp_5_load_3 = load i5 %A_u3_29fixp_5_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:507 %D_s9_23fixp_1_load = load i4 %D_s9_23fixp_1_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:508 %D_s9_23fixp_5_load = load i4 %D_s9_23fixp_5_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:509 %D_s9_23fixp_9_load = load i4 %D_s9_23fixp_9_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:510 %D_s9_23fixp_13_load = load i4 %D_s9_23fixp_13_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:702 %D_s9_23fixp_2_load = load i4 %D_s9_23fixp_2_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:703 %D_s9_23fixp_6_load = load i4 %D_s9_23fixp_6_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:704 %D_s9_23fixp_10_load = load i4 %D_s9_23fixp_10_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:705 %D_s9_23fixp_14_load = load i4 %D_s9_23fixp_14_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:870 %D_s9_23fixp_3_load = load i4 %D_s9_23fixp_3_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:871 %D_s9_23fixp_7_load = load i4 %D_s9_23fixp_7_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:872 %D_s9_23fixp_11_load = load i4 %D_s9_23fixp_11_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:873 %D_s9_23fixp_15_load = load i4 %D_s9_23fixp_15_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_78_8.split:2186 %indvars_iv_next209 = add i6 %indvars_iv208_load, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next209"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:2187 %store_ln0 = store i6 %indvars_iv_next209, i6 %indvars_iv208

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:2188 %store_ln0 = store i5 %indvars_iv_next89, i5 %indvars_iv88

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="96" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:31 %A_u3_29fixp_1_load = load i5 %A_u3_29fixp_1_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:32 %A_u3_29fixp_2_load = load i5 %A_u3_29fixp_2_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:33 %A_u3_29fixp_3_load = load i5 %A_u3_29fixp_3_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:34 %A_u3_29fixp_4_load = load i5 %A_u3_29fixp_4_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:35 %A_u3_29fixp_5_load = load i5 %A_u3_29fixp_5_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:36 %A_u3_29fixp_6_load = load i5 %A_u3_29fixp_6_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:37 %A_u3_29fixp_7_load = load i5 %A_u3_29fixp_7_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:38 %A_u3_29fixp_1_load_cast319 = zext i32 %A_u3_29fixp_1_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_cast319"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:39 %p_shl = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_1_load, i28 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:40 %p_shl403_cast = zext i60 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl403_cast"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:41 %p_shl1 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_1_load, i26 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:42 %p_shl404_cast185 = zext i58 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl404_cast185"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:43 %p_shl404_cast = zext i58 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl404_cast"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:44 %empty_29 = sub i61 %p_shl403_cast, i61 %p_shl404_cast

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:45 %tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_29, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:46 %p_cast_cast_cast = sext i29 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:47 %p_cast_cast_cast_cast = zext i32 %p_cast_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:48 %empty_30 = mul i62 %p_cast_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:49 %tmp_6 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_30, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:50 %tmp_7 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_6, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:51 %p_cast6 = zext i28 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:52 %p_shl2 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_2_load, i29 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:53 %p_shl401_cast = zext i61 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl401_cast"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:54 %p_shl3 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_2_load, i27 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:55 %p_shl402_cast585 = zext i59 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl402_cast585"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:56 %p_shl402_cast = zext i59 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl402_cast"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:57 %empty_31 = sub i62 %p_shl401_cast, i62 %p_shl402_cast

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:58 %tmp_8 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_31, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:59 %p_cast4_cast_cast = sext i30 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast4_cast_cast"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:60 %p_cast4_cast_cast_cast = zext i32 %p_cast4_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast4_cast_cast_cast"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:61 %empty_32 = mul i62 %p_cast4_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:62 %tmp_9 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_32, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:63 %mul84_u5_27fixp8_0_2_cast = zext i28 %tmp_9

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_2_cast"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:64 %empty_33 = add i29 %p_cast6, i29 %mul84_u5_27fixp8_0_2_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:65 %tmp_10 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_33, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:66 %tmp_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_10, i1 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:67 %p_cast9 = zext i29 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:68 %A_u3_29fixp_3_load_cast587 = zext i32 %A_u3_29fixp_3_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_cast587"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:69 %p_shl4 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_3_load, i29 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:70 %p_shl399_cast = zext i61 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl399_cast"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:71 %p_shl5 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_3_load, i26 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:72 %p_shl400_cast588 = zext i58 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl400_cast588"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:73 %p_shl400_cast = zext i58 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl400_cast"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:74 %empty_34 = add i62 %p_shl399_cast, i62 %p_shl400_cast

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:75 %p_cast8 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_34, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:76 %p_cast8_cast = zext i30 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:77 %empty_35 = mul i60 %p_cast8_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:78 %p_cast1 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_35, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:79 %p_cast10_cast = zext i26 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast10_cast"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:80 %empty_36 = add i30 %p_cast9, i30 %p_cast10_cast

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:81 %tmp_12 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_36, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:84 %p_shl6 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_4_load, i30 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:85 %p_shl397_cast = zext i62 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl397_cast"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:86 %p_shl7 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_4_load, i28 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:87 %p_shl398_cast = zext i60 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl398_cast"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:88 %empty_37 = sub i63 %p_shl397_cast, i63 %p_shl398_cast

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:89 %tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_37, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:90 %p_cast12_cast_cast = sext i31 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast12_cast_cast"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:91 %p_cast12_cast_cast_cast = zext i32 %p_cast12_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast12_cast_cast_cast"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:92 %empty_38 = mul i62 %p_cast12_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:93 %tmp_15 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_38, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:98 %A_u3_29fixp_5_load_cast590 = zext i32 %A_u3_29fixp_5_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_cast590"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:99 %A_u3_29fixp_5_load_cast196 = zext i32 %A_u3_29fixp_5_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_cast196"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:100 %p_shl8 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_5_load, i30 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:101 %p_shl395_cast = zext i62 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl395_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:102 %p_shl9 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_5_load, i26 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:103 %p_shl396_cast = zext i58 %p_shl9

]]></Node>
<StgValue><ssdm name="p_shl396_cast"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:104 %empty_40 = sub i63 %p_shl395_cast, i63 %p_shl396_cast

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:105 %tmp_18 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_40, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:106 %p_cast16_cast_cast = sext i31 %tmp_18

]]></Node>
<StgValue><ssdm name="p_cast16_cast_cast"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:107 %p_cast16_cast_cast_cast = zext i32 %p_cast16_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast16_cast_cast_cast"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:108 %empty_41 = mul i62 %p_cast16_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:109 %tmp_19 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_41, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:114 %A_u3_29fixp_6_load_cast592 = zext i32 %A_u3_29fixp_6_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_cast592"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:115 %p_shl10 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_6_load, i30 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:116 %p_shl393_cast = zext i62 %p_shl10

]]></Node>
<StgValue><ssdm name="p_shl393_cast"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:117 %p_shl11 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_6_load, i27 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:118 %p_shl394_cast = zext i59 %p_shl11

]]></Node>
<StgValue><ssdm name="p_shl394_cast"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:119 %empty_43 = add i63 %p_shl393_cast, i63 %p_shl394_cast

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:120 %p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_43, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:121 %p_cast19_cast = zext i31 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast19_cast"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:122 %empty_44 = mul i61 %p_cast19_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:123 %p_cast3 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_44, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:139 %empty_49 = or i5 %empty_28, i5 1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:140 %p_cast594 = zext i5 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast594"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:141 %A_u3_29fixp_0_addr = getelementptr i31 %A_u3_29fixp_0, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_0_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:142 %A_u3_29fixp_1_addr_1 = getelementptr i32 %A_u3_29fixp_1, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:143 %A_u3_29fixp_2_addr_1 = getelementptr i32 %A_u3_29fixp_2, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:144 %A_u3_29fixp_3_addr_1 = getelementptr i32 %A_u3_29fixp_3, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:145 %A_u3_29fixp_4_addr_1 = getelementptr i32 %A_u3_29fixp_4, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:146 %A_u3_29fixp_5_addr_1 = getelementptr i32 %A_u3_29fixp_5, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:147 %A_u3_29fixp_6_addr_1 = getelementptr i32 %A_u3_29fixp_6, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:148 %A_u3_29fixp_7_addr_1 = getelementptr i32 %A_u3_29fixp_7, i64 0, i64 %p_cast594

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:149 %A_u3_29fixp_0_load = load i5 %A_u3_29fixp_0_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_0_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:150 %A_u3_29fixp_1_load_1 = load i5 %A_u3_29fixp_1_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:151 %A_u3_29fixp_2_load_1 = load i5 %A_u3_29fixp_2_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:152 %A_u3_29fixp_3_load_1 = load i5 %A_u3_29fixp_3_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:153 %A_u3_29fixp_4_load_1 = load i5 %A_u3_29fixp_4_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load_1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:154 %A_u3_29fixp_5_load_1 = load i5 %A_u3_29fixp_5_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:155 %A_u3_29fixp_6_load_1 = load i5 %A_u3_29fixp_6_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:156 %A_u3_29fixp_7_load_1 = load i5 %A_u3_29fixp_7_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:255 %D_s9_23fixp_0_load = load i4 %D_s9_23fixp_0_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:256 %D_s9_23fixp_4_load = load i4 %D_s9_23fixp_4_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:257 %D_s9_23fixp_8_load = load i4 %D_s9_23fixp_8_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:258 %D_s9_23fixp_12_load = load i4 %D_s9_23fixp_12_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:259 %empty_74 = trunc i31 %D_s9_23fixp_0_load

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:260 %p_shl20 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_74, i31 0

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:261 %empty_75 = trunc i31 %D_s9_23fixp_0_load

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:262 %p_shl86 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_75, i29 0

]]></Node>
<StgValue><ssdm name="p_shl86"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:263 %empty_76 = sub i57 %p_shl20, i57 %p_shl86

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:264 %tmp_49 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_76, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:275 %A_u3_29fixp_1_load_2 = load i5 %A_u3_29fixp_1_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_2"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:276 %A_u3_29fixp_2_load_2 = load i5 %A_u3_29fixp_2_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:277 %A_u3_29fixp_3_load_2 = load i5 %A_u3_29fixp_3_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_2"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:278 %A_u3_29fixp_4_load_2 = load i5 %A_u3_29fixp_4_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load_2"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:279 %A_u3_29fixp_5_load_2 = load i5 %A_u3_29fixp_5_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_2"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:280 %A_u3_29fixp_6_load_2 = load i5 %A_u3_29fixp_6_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_2"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:281 %A_u3_29fixp_7_load_2 = load i5 %A_u3_29fixp_7_addr_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_2"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:282 %A_u3_29fixp_1_load_2_cast260 = zext i32 %A_u3_29fixp_1_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_2_cast260"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:283 %p_shl21 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_1_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:284 %p_shl383_cast602 = zext i61 %p_shl21

]]></Node>
<StgValue><ssdm name="p_shl383_cast602"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:285 %p_shl383_cast = zext i61 %p_shl21

]]></Node>
<StgValue><ssdm name="p_shl383_cast"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:286 %p_shl22 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_1_load_2, i27 0

]]></Node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:287 %p_shl384_cast603 = zext i59 %p_shl22

]]></Node>
<StgValue><ssdm name="p_shl384_cast603"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:288 %p_shl384_cast222 = zext i59 %p_shl22

]]></Node>
<StgValue><ssdm name="p_shl384_cast222"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:289 %p_shl384_cast = zext i59 %p_shl22

]]></Node>
<StgValue><ssdm name="p_shl384_cast"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:290 %empty_77 = sub i62 %p_shl383_cast, i62 %p_shl384_cast

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:291 %tmp_50 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_77, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:292 %p_cast45_cast_cast = sext i30 %tmp_50

]]></Node>
<StgValue><ssdm name="p_cast45_cast_cast"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:293 %p_cast45_cast_cast_cast = zext i32 %p_cast45_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast45_cast_cast_cast"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:294 %empty_78 = mul i62 %p_cast45_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:295 %tmp_51 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_78, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:296 %tmp_52 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_51, i1 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:297 %p_cast50 = zext i28 %tmp_52

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:298 %A_u3_29fixp_2_load_2_cast605 = zext i32 %A_u3_29fixp_2_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_2_cast605"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:299 %p_shl23 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_2_load_2, i30 0

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:300 %p_shl381_cast = zext i62 %p_shl23

]]></Node>
<StgValue><ssdm name="p_shl381_cast"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:301 %p_shl24 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_2_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:302 %p_shl382_cast606 = zext i60 %p_shl24

]]></Node>
<StgValue><ssdm name="p_shl382_cast606"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:303 %p_shl382_cast = zext i60 %p_shl24

]]></Node>
<StgValue><ssdm name="p_shl382_cast"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:304 %empty_79 = sub i63 %p_shl381_cast, i63 %p_shl382_cast

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:305 %tmp_53 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_79, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:306 %p_cast48_cast_cast = sext i31 %tmp_53

]]></Node>
<StgValue><ssdm name="p_cast48_cast_cast"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:307 %p_cast48_cast_cast_cast = zext i32 %p_cast48_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast48_cast_cast_cast"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:308 %empty_80 = mul i62 %p_cast48_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:309 %tmp_54 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_80, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:310 %mul84_u5_27fixp_17_0_2_cast = zext i28 %tmp_54

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_2_cast"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:311 %empty_81 = add i29 %p_cast50, i29 %mul84_u5_27fixp_17_0_2_cast

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:312 %tmp_55 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_81, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:313 %tmp_56 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_55, i1 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:314 %p_cast53 = zext i29 %tmp_56

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:315 %A_u3_29fixp_3_load_2_cast608 = zext i32 %A_u3_29fixp_3_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_2_cast608"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:316 %A_u3_29fixp_3_load_2_cast95 = zext i32 %A_u3_29fixp_3_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_2_cast95"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:317 %p_shl25 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_3_load_2, i30 0

]]></Node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:318 %p_shl379_cast = zext i62 %p_shl25

]]></Node>
<StgValue><ssdm name="p_shl379_cast"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:319 %p_shl26 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_3_load_2, i27 0

]]></Node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:320 %p_shl380_cast229 = zext i59 %p_shl26

]]></Node>
<StgValue><ssdm name="p_shl380_cast229"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:321 %p_shl380_cast = zext i59 %p_shl26

]]></Node>
<StgValue><ssdm name="p_shl380_cast"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:322 %empty_82 = add i63 %p_shl379_cast, i63 %p_shl380_cast

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:323 %p_cast17 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_82, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:324 %p_cast52_cast = zext i31 %p_cast17

]]></Node>
<StgValue><ssdm name="p_cast52_cast"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:325 %empty_83 = mul i61 %p_cast52_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:326 %p_cast18 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_83, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="30" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:327 %p_cast54_cast = zext i27 %p_cast18

]]></Node>
<StgValue><ssdm name="p_cast54_cast"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:328 %empty_84 = add i30 %p_cast53, i30 %p_cast54_cast

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:329 %tmp_57 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_84, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:332 %p_shl27 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_4_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:333 %p_shl377_cast = zext i63 %p_shl27

]]></Node>
<StgValue><ssdm name="p_shl377_cast"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:334 %p_shl28 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_4_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:335 %p_shl378_cast = zext i61 %p_shl28

]]></Node>
<StgValue><ssdm name="p_shl378_cast"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:336 %empty_85 = sub i64 %p_shl377_cast, i64 %p_shl378_cast

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:337 %p_cast19 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_85, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:338 %p_cast56_cast = zext i32 %p_cast19

]]></Node>
<StgValue><ssdm name="p_cast56_cast"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:339 %empty_86 = mul i62 %p_cast56_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:340 %tmp_59 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_86, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:345 %A_u3_29fixp_5_load_2_cast609 = zext i32 %A_u3_29fixp_5_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_2_cast609"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:346 %A_u3_29fixp_5_load_2_cast = zext i32 %A_u3_29fixp_5_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_2_cast"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:347 %p_shl29 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_5_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:348 %p_shl375_cast = zext i63 %p_shl29

]]></Node>
<StgValue><ssdm name="p_shl375_cast"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:349 %p_shl30 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_5_load_2, i27 0

]]></Node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:350 %p_shl376_cast610 = zext i59 %p_shl30

]]></Node>
<StgValue><ssdm name="p_shl376_cast610"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:351 %p_shl376_cast = zext i59 %p_shl30

]]></Node>
<StgValue><ssdm name="p_shl376_cast"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:352 %empty_88 = sub i64 %p_shl375_cast, i64 %p_shl376_cast610

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:353 %p_cast20 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_88, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:354 %p_cast60_cast = zext i32 %p_cast20

]]></Node>
<StgValue><ssdm name="p_cast60_cast"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:355 %empty_89 = mul i62 %p_cast60_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:356 %tmp_62 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_89, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:361 %p_shl31 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_6_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:362 %p_shl373_cast = zext i63 %p_shl31

]]></Node>
<StgValue><ssdm name="p_shl373_cast"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:363 %p_shl32 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_6_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl32"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:364 %p_shl374_cast611 = zext i60 %p_shl32

]]></Node>
<StgValue><ssdm name="p_shl374_cast611"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:365 %p_shl374_cast = zext i60 %p_shl32

]]></Node>
<StgValue><ssdm name="p_shl374_cast"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:366 %empty_91 = add i64 %p_shl373_cast, i64 %p_shl374_cast611

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:367 %p_cast21 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_91, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:368 %p_cast63_cast = zext i32 %p_cast21

]]></Node>
<StgValue><ssdm name="p_cast63_cast"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:369 %empty_92 = mul i62 %p_cast63_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:370 %tmp_65 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_92, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:375 %A_u3_29fixp_7_load_2_cast612 = zext i32 %A_u3_29fixp_7_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_2_cast612"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:376 %empty_94 = mul i64 %A_u3_29fixp_7_load_2_cast612, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:377 %p_cast22 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_94, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:378 %p_cast65_cast = zext i32 %p_cast22

]]></Node>
<StgValue><ssdm name="p_cast65_cast"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:379 %empty_95 = mul i62 %p_cast65_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:380 %tmp_68 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_95, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:385 %A_u3_29fixp_0_addr_1 = getelementptr i31 %A_u3_29fixp_0, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_0_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:389 %A_u3_29fixp_4_addr_3 = getelementptr i32 %A_u3_29fixp_4, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:391 %A_u3_29fixp_6_addr_3 = getelementptr i32 %A_u3_29fixp_6, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:392 %A_u3_29fixp_7_addr_3 = getelementptr i32 %A_u3_29fixp_7, i64 0, i64 %p_cast613

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_addr_3"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="31" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:393 %A_u3_29fixp_0_load_1 = load i5 %A_u3_29fixp_0_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_0_load_1"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:394 %A_u3_29fixp_1_load_3 = load i5 %A_u3_29fixp_1_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_3"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:395 %A_u3_29fixp_2_load_3 = load i5 %A_u3_29fixp_2_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_3"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:396 %A_u3_29fixp_3_load_3 = load i5 %A_u3_29fixp_3_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_3"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:397 %A_u3_29fixp_4_load_3 = load i5 %A_u3_29fixp_4_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load_3"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:398 %A_u3_29fixp_5_load_3 = load i5 %A_u3_29fixp_5_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_3"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:399 %A_u3_29fixp_6_load_3 = load i5 %A_u3_29fixp_6_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_3"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:400 %A_u3_29fixp_7_load_3 = load i5 %A_u3_29fixp_7_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_3"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:404 %p_shl33 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_1_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl33"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:405 %p_shl371_cast615 = zext i61 %p_shl33

]]></Node>
<StgValue><ssdm name="p_shl371_cast615"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:507 %D_s9_23fixp_1_load = load i4 %D_s9_23fixp_1_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_load"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:508 %D_s9_23fixp_5_load = load i4 %D_s9_23fixp_5_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_load"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:509 %D_s9_23fixp_9_load = load i4 %D_s9_23fixp_9_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_load"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:510 %D_s9_23fixp_13_load = load i4 %D_s9_23fixp_13_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_load"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:511 %empty_119 = trunc i31 %D_s9_23fixp_1_load

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:512 %p_shl88 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_119, i31 0

]]></Node>
<StgValue><ssdm name="p_shl88"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:513 %empty_120 = trunc i31 %D_s9_23fixp_1_load

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:514 %p_shl89 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_120, i29 0

]]></Node>
<StgValue><ssdm name="p_shl89"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:515 %empty_121 = sub i57 %p_shl88, i57 %p_shl89

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:516 %tmp_93 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_121, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:520 %p_shl45 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_1_load_2, i26 0

]]></Node>
<StgValue><ssdm name="p_shl45"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:521 %p_shl360_cast626 = zext i58 %p_shl45

]]></Node>
<StgValue><ssdm name="p_shl360_cast626"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:522 %p_shl360_cast = zext i58 %p_shl45

]]></Node>
<StgValue><ssdm name="p_shl360_cast"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:523 %empty_122 = add i62 %p_shl383_cast, i62 %p_shl360_cast

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:524 %p_cast29 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_122, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:525 %p_cast89_cast = zext i30 %p_cast29

]]></Node>
<StgValue><ssdm name="p_cast89_cast"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:526 %empty_123 = mul i60 %p_cast89_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="25" op_0_bw="25" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:527 %tmp_94 = partselect i25 @_ssdm_op_PartSelect.i25.i60.i32.i32, i60 %empty_123, i32 35, i32 59

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:528 %tmp_95 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_94, i1 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:529 %p_cast93 = zext i26 %tmp_95

]]></Node>
<StgValue><ssdm name="p_cast93"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:530 %p_shl46 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_2_load_2, i27 0

]]></Node>
<StgValue><ssdm name="p_shl46"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:531 %p_shl358_cast = zext i59 %p_shl46

]]></Node>
<StgValue><ssdm name="p_shl358_cast"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:532 %empty_124 = add i63 %p_shl381_cast, i63 %p_shl358_cast

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:533 %p_cast30 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_124, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:534 %p_cast92_cast = zext i31 %p_cast30

]]></Node>
<StgValue><ssdm name="p_cast92_cast"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:535 %empty_125 = mul i61 %p_cast92_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:536 %p_cast31 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_125, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="29" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:537 %p_cast370_cast = zext i27 %p_cast31

]]></Node>
<StgValue><ssdm name="p_cast370_cast"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="28" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:538 %p_cast94_cast = zext i27 %p_cast31

]]></Node>
<StgValue><ssdm name="p_cast94_cast"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:539 %empty_126 = add i28 %p_cast93, i28 %p_cast94_cast

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:540 %tmp_96 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %empty_126, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:543 %empty_127 = mul i63 %A_u3_29fixp_3_load_2_cast95, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:544 %p_cast32 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_127, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:545 %p_cast96_cast = zext i31 %p_cast32

]]></Node>
<StgValue><ssdm name="p_cast96_cast"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:546 %empty_128 = mul i62 %p_cast96_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:547 %p_cast33 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_128, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:553 %p_shl47 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_4_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl47"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:554 %p_shl356_cast = zext i60 %p_shl47

]]></Node>
<StgValue><ssdm name="p_shl356_cast"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:555 %empty_130 = add i64 %p_shl377_cast, i64 %p_shl356_cast

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:556 %p_cast34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_130, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:557 %p_cast100_cast = zext i32 %p_cast34

]]></Node>
<StgValue><ssdm name="p_cast100_cast"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:558 %empty_131 = mul i62 %p_cast100_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:559 %tmp_100 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_131, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:566 %empty_133 = mul i64 %A_u3_29fixp_5_load_2_cast609, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:567 %p_cast35 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_133, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:568 %p_cast103_cast = zext i32 %p_cast35

]]></Node>
<StgValue><ssdm name="p_cast103_cast"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:569 %empty_134 = mul i62 %p_cast103_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:570 %tmp_103 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_134, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:575 %p_shl48 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_6_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl48"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:576 %p_shl353_cast627 = zext i61 %p_shl48

]]></Node>
<StgValue><ssdm name="p_shl353_cast627"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:577 %p_shl353_cast = zext i61 %p_shl48

]]></Node>
<StgValue><ssdm name="p_shl353_cast"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:578 %p_shl49 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_6_load_2, i27 0

]]></Node>
<StgValue><ssdm name="p_shl49"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:579 %p_shl354_cast628 = zext i59 %p_shl49

]]></Node>
<StgValue><ssdm name="p_shl354_cast628"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:580 %p_shl354_cast = zext i59 %p_shl49

]]></Node>
<StgValue><ssdm name="p_shl354_cast"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:581 %empty_136 = sub i62 %p_shl353_cast, i62 %p_shl354_cast

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:582 %tmp_106 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_136, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:583 %p_cast108_cast_cast = sext i30 %tmp_106

]]></Node>
<StgValue><ssdm name="p_cast108_cast_cast"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:584 %p_cast108_cast_cast_cast = zext i32 %p_cast108_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast108_cast_cast_cast"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:585 %empty_137 = mul i62 %p_cast108_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:586 %tmp_107 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_137, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:591 %p_shl50 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_7_load_2, i30 0

]]></Node>
<StgValue><ssdm name="p_shl50"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:592 %p_shl351_cast = zext i62 %p_shl50

]]></Node>
<StgValue><ssdm name="p_shl351_cast"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:593 %p_shl51 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_7_load_2, i26 0

]]></Node>
<StgValue><ssdm name="p_shl51"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:594 %p_shl352_cast278 = zext i58 %p_shl51

]]></Node>
<StgValue><ssdm name="p_shl352_cast278"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:595 %p_shl352_cast = zext i58 %p_shl51

]]></Node>
<StgValue><ssdm name="p_shl352_cast"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:596 %empty_139 = sub i63 %p_shl351_cast, i63 %p_shl352_cast

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:597 %tmp_110 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_139, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:598 %p_cast111_cast_cast = sext i31 %tmp_110

]]></Node>
<StgValue><ssdm name="p_cast111_cast_cast"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:599 %p_cast111_cast_cast_cast = zext i32 %p_cast111_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast111_cast_cast_cast"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:600 %empty_140 = mul i62 %p_cast111_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:601 %tmp_111 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_140, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:620 %p_shl54 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_1_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl54"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:621 %p_shl347_cast = zext i63 %p_shl54

]]></Node>
<StgValue><ssdm name="p_shl347_cast"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:702 %D_s9_23fixp_2_load = load i4 %D_s9_23fixp_2_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_load"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:703 %D_s9_23fixp_6_load = load i4 %D_s9_23fixp_6_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_load"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:704 %D_s9_23fixp_10_load = load i4 %D_s9_23fixp_10_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_load"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:705 %D_s9_23fixp_14_load = load i4 %D_s9_23fixp_14_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_load"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:706 %empty_166 = trunc i31 %D_s9_23fixp_2_load

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:707 %p_shl90 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_166, i31 0

]]></Node>
<StgValue><ssdm name="p_shl90"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:708 %empty_167 = trunc i31 %D_s9_23fixp_2_load

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:709 %p_shl91 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_167, i29 0

]]></Node>
<StgValue><ssdm name="p_shl91"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:710 %empty_168 = sub i57 %p_shl90, i57 %p_shl91

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:711 %tmp_140 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_168, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:715 %p_shl61 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_1_load_2, i30 0

]]></Node>
<StgValue><ssdm name="p_shl61"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:716 %p_shl339_cast = zext i62 %p_shl61

]]></Node>
<StgValue><ssdm name="p_shl339_cast"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:717 %p_shl62 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_1_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl62"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:718 %p_shl340_cast = zext i60 %p_shl62

]]></Node>
<StgValue><ssdm name="p_shl340_cast"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:719 %empty_169 = sub i63 %p_shl339_cast, i63 %p_shl340_cast

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:720 %tmp_141 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_169, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:721 %p_cast140_cast_cast = sext i31 %tmp_141

]]></Node>
<StgValue><ssdm name="p_cast140_cast_cast"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:722 %p_cast140_cast_cast_cast = zext i32 %p_cast140_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast140_cast_cast_cast"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:723 %empty_170 = mul i62 %p_cast140_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:724 %tmp_142 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_170, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:725 %tmp_143 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_142, i1 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:726 %p_cast146 = zext i28 %tmp_143

]]></Node>
<StgValue><ssdm name="p_cast146"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:727 %p_shl63 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_2_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl63"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:728 %p_shl337_cast = zext i63 %p_shl63

]]></Node>
<StgValue><ssdm name="p_shl337_cast"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:729 %p_shl64 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_2_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl64"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:730 %p_shl338_cast = zext i61 %p_shl64

]]></Node>
<StgValue><ssdm name="p_shl338_cast"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:731 %empty_171 = sub i64 %p_shl337_cast, i64 %p_shl338_cast

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:732 %p_cast42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_171, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:733 %p_cast144_cast = zext i32 %p_cast42

]]></Node>
<StgValue><ssdm name="p_cast144_cast"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:734 %empty_172 = mul i62 %p_cast144_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:735 %tmp_144 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_172, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:736 %mul84_u5_27fixp_35_0_2_cast = zext i28 %tmp_144

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_2_cast"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:737 %empty_173 = add i29 %p_cast146, i29 %mul84_u5_27fixp_35_0_2_cast

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:738 %tmp_145 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_173, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:739 %tmp_146 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_145, i1 0

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:740 %p_cast150 = zext i29 %tmp_146

]]></Node>
<StgValue><ssdm name="p_cast150"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:741 %p_shl65 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_3_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl65"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:742 %p_shl335_cast = zext i63 %p_shl65

]]></Node>
<StgValue><ssdm name="p_shl335_cast"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:743 %p_shl66 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_3_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl66"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:744 %p_shl336_cast638 = zext i60 %p_shl66

]]></Node>
<StgValue><ssdm name="p_shl336_cast638"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:745 %p_shl336_cast = zext i60 %p_shl66

]]></Node>
<StgValue><ssdm name="p_shl336_cast"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:746 %empty_174 = add i64 %p_shl335_cast, i64 %p_shl336_cast638

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:747 %p_cast43 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_174, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:748 %p_cast148_cast = zext i32 %p_cast43

]]></Node>
<StgValue><ssdm name="p_cast148_cast"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:749 %empty_175 = mul i62 %p_cast148_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:750 %tmp_147 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_175, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:751 %mul84_u5_27fixp_35_0_3_cast = zext i28 %tmp_147

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_3_cast"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:752 %empty_176 = add i30 %p_cast150, i30 %mul84_u5_27fixp_35_0_3_cast

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:753 %tmp_148 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_176, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:754 %tmp_149 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_148, i1 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:755 %p_cast155 = zext i30 %tmp_149

]]></Node>
<StgValue><ssdm name="p_cast155"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:756 %p_shl67 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_5_load_2, i30 0

]]></Node>
<StgValue><ssdm name="p_shl67"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:757 %p_shl333_cast = zext i62 %p_shl67

]]></Node>
<StgValue><ssdm name="p_shl333_cast"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:758 %p_shl68 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_5_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl68"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:759 %p_shl334_cast = zext i60 %p_shl68

]]></Node>
<StgValue><ssdm name="p_shl334_cast"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:760 %empty_177 = sub i63 %p_shl333_cast, i63 %p_shl334_cast

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:761 %tmp_150 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_177, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:762 %p_cast153_cast_cast = sext i31 %tmp_150

]]></Node>
<StgValue><ssdm name="p_cast153_cast_cast"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:763 %p_cast153_cast_cast_cast = zext i32 %p_cast153_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast153_cast_cast_cast"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:764 %empty_178 = mul i62 %p_cast153_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:765 %tmp_151 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_178, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:766 %mul84_u5_27fixp_35_0_5_cast = zext i28 %tmp_151

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_5_cast"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:767 %empty_179 = add i31 %p_cast155, i31 %mul84_u5_27fixp_35_0_5_cast

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:768 %tmp_152 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_179, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:770 %empty_180 = sub i64 %p_shl373_cast, i64 %p_shl353_cast627

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:771 %p_cast44 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_180, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:772 %p_cast156_cast = zext i32 %p_cast44

]]></Node>
<StgValue><ssdm name="p_cast156_cast"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:773 %empty_181 = mul i62 %p_cast156_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:774 %tmp_154 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_181, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:779 %p_shl69 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_7_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl69"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:780 %p_shl329_cast = zext i63 %p_shl69

]]></Node>
<StgValue><ssdm name="p_shl329_cast"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:781 %p_shl70 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_7_load_2, i28 0

]]></Node>
<StgValue><ssdm name="p_shl70"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:782 %p_shl330_cast640 = zext i60 %p_shl70

]]></Node>
<StgValue><ssdm name="p_shl330_cast640"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:783 %p_shl330_cast = zext i60 %p_shl70

]]></Node>
<StgValue><ssdm name="p_shl330_cast"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:784 %empty_183 = add i64 %p_shl329_cast, i64 %p_shl330_cast640

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:785 %p_cast45 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_183, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:786 %p_cast160_cast = zext i32 %p_cast45

]]></Node>
<StgValue><ssdm name="p_cast160_cast"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:787 %empty_184 = mul i62 %p_cast160_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:788 %tmp_157 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_184, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:870 %D_s9_23fixp_3_load = load i4 %D_s9_23fixp_3_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_load"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:871 %D_s9_23fixp_7_load = load i4 %D_s9_23fixp_7_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_load"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:872 %D_s9_23fixp_11_load = load i4 %D_s9_23fixp_11_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_load"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_78_8.split:873 %D_s9_23fixp_15_load = load i4 %D_s9_23fixp_15_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_load"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:874 %empty_204 = trunc i31 %D_s9_23fixp_3_load

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:875 %p_shl92 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_204, i31 0

]]></Node>
<StgValue><ssdm name="p_shl92"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:876 %empty_205 = trunc i31 %D_s9_23fixp_3_load

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:877 %p_shl94 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_205, i29 0

]]></Node>
<StgValue><ssdm name="p_shl94"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:878 %empty_206 = sub i57 %p_shl92, i57 %p_shl94

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:879 %tmp_180 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_206, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:883 %p_shl81 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_1_load, i30 0

]]></Node>
<StgValue><ssdm name="p_shl81"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:884 %p_shl315_cast = zext i62 %p_shl81

]]></Node>
<StgValue><ssdm name="p_shl315_cast"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:885 %empty_207 = sub i63 %p_shl315_cast, i63 %p_shl404_cast185

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:886 %tmp_181 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_207, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:887 %p_cast186_cast_cast = sext i31 %tmp_181

]]></Node>
<StgValue><ssdm name="p_cast186_cast_cast"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:888 %p_cast186_cast_cast_cast = zext i32 %p_cast186_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast186_cast_cast_cast"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:889 %empty_208 = mul i62 %p_cast186_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:890 %tmp_182 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_208, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:893 %p_shl82 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_2_load, i31 0

]]></Node>
<StgValue><ssdm name="p_shl82"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:894 %p_shl313_cast = zext i63 %p_shl82

]]></Node>
<StgValue><ssdm name="p_shl313_cast"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:895 %empty_209 = sub i64 %p_shl313_cast, i64 %p_shl402_cast585

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:896 %p_cast51 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_209, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:897 %p_cast189_cast = zext i32 %p_cast51

]]></Node>
<StgValue><ssdm name="p_cast189_cast"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:898 %empty_210 = mul i62 %p_cast189_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:899 %tmp_184 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_210, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:905 %empty_212 = mul i64 %A_u3_29fixp_3_load_cast587, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:906 %p_cast52 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_212, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:907 %p_cast192_cast = zext i32 %p_cast52

]]></Node>
<StgValue><ssdm name="p_cast192_cast"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:908 %empty_213 = mul i62 %p_cast192_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:909 %tmp_187 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_213, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:918 %empty_216 = mul i63 %A_u3_29fixp_5_load_cast196, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:919 %p_cast54 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_216, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:920 %p_cast197_cast = zext i31 %p_cast54

]]></Node>
<StgValue><ssdm name="p_cast197_cast"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:921 %empty_217 = mul i62 %p_cast197_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:922 %p_cast55 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_217, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:927 %empty_219 = mul i64 %A_u3_29fixp_6_load_cast592, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:928 %p_cast56 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_219, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:929 %p_cast199_cast = zext i32 %p_cast56

]]></Node>
<StgValue><ssdm name="p_cast199_cast"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:930 %empty_220 = mul i62 %p_cast199_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:931 %tmp_194 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_220, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1026 %empty_245 = trunc i31 %D_s9_23fixp_4_load

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1027 %p_shl_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_245, i31 0

]]></Node>
<StgValue><ssdm name="p_shl_1"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1028 %empty_246 = trunc i31 %D_s9_23fixp_4_load

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1029 %p_shl1_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_246, i29 0

]]></Node>
<StgValue><ssdm name="p_shl1_1"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1030 %empty_247 = sub i57 %p_shl_1, i57 %p_shl1_1

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1031 %tmp_221 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_247, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1035 %empty_248 = add i63 %p_shl339_cast, i63 %p_shl384_cast222

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1036 %p_cast66 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_248, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1037 %p_cast223_cast = zext i31 %p_cast66

]]></Node>
<StgValue><ssdm name="p_cast223_cast"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1038 %empty_249 = mul i61 %p_cast223_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="26" op_0_bw="26" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1039 %tmp_222 = partselect i26 @_ssdm_op_PartSelect.i26.i61.i32.i32, i61 %empty_249, i32 35, i32 60

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="27" op_0_bw="27" op_1_bw="26" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1040 %tmp_223 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i26.i1, i26 %tmp_222, i1 0

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="29" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1041 %p_cast227 = zext i27 %tmp_223

]]></Node>
<StgValue><ssdm name="p_cast227"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1042 %empty_250 = add i64 %p_shl337_cast, i64 %p_shl382_cast606

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1043 %p_cast67 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_250, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1044 %p_cast225_cast = zext i32 %p_cast67

]]></Node>
<StgValue><ssdm name="p_cast225_cast"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1045 %empty_251 = mul i62 %p_cast225_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1046 %tmp_224 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_251, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1047 %mul84_u5_27fixp_17_1_2_cast = zext i28 %tmp_224

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_2_cast"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1048 %empty_252 = add i29 %p_cast227, i29 %mul84_u5_27fixp_17_1_2_cast

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1049 %tmp_225 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_252, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1050 %tmp_226 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_225, i1 0

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1051 %p_cast232 = zext i29 %tmp_226

]]></Node>
<StgValue><ssdm name="p_cast232"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1052 %p_shl99 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_3_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl99"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1053 %p_shl291_cast647 = zext i61 %p_shl99

]]></Node>
<StgValue><ssdm name="p_shl291_cast647"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1054 %p_shl291_cast = zext i61 %p_shl99

]]></Node>
<StgValue><ssdm name="p_shl291_cast"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1055 %empty_253 = sub i62 %p_shl291_cast, i62 %p_shl380_cast229

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1056 %tmp_227 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_253, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1057 %p_cast230_cast_cast = sext i30 %tmp_227

]]></Node>
<StgValue><ssdm name="p_cast230_cast_cast"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1058 %p_cast230_cast_cast_cast = zext i32 %p_cast230_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast230_cast_cast_cast"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1059 %empty_254 = mul i62 %p_cast230_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1060 %tmp_228 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_254, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1061 %mul84_u5_27fixp_17_1_3_cast = zext i28 %tmp_228

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_3_cast"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1062 %empty_255 = add i30 %p_cast232, i30 %mul84_u5_27fixp_17_1_3_cast

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1063 %tmp_229 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_255, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1069 %empty_257 = mul i64 %A_u3_29fixp_5_load_2_cast609, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1070 %p_cast68 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_257, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1071 %p_cast234_cast = zext i32 %p_cast68

]]></Node>
<StgValue><ssdm name="p_cast234_cast"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1072 %empty_258 = mul i62 %p_cast234_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1073 %tmp_233 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_258, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1078 %p_shl100 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_6_load_2, i30 0

]]></Node>
<StgValue><ssdm name="p_shl100"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1079 %p_shl287_cast = zext i62 %p_shl100

]]></Node>
<StgValue><ssdm name="p_shl287_cast"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1080 %empty_260 = sub i63 %p_shl287_cast, i63 %p_shl374_cast

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1081 %tmp_236 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_260, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1082 %p_cast237_cast_cast = sext i31 %tmp_236

]]></Node>
<StgValue><ssdm name="p_cast237_cast_cast"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1083 %p_cast237_cast_cast_cast = zext i32 %p_cast237_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast237_cast_cast_cast"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1084 %empty_261 = mul i62 %p_cast237_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1085 %tmp_237 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_261, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1090 %p_shl101 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_7_load_2, i27 0

]]></Node>
<StgValue><ssdm name="p_shl101"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1091 %p_shl286_cast650 = zext i59 %p_shl101

]]></Node>
<StgValue><ssdm name="p_shl286_cast650"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1092 %p_shl286_cast = zext i59 %p_shl101

]]></Node>
<StgValue><ssdm name="p_shl286_cast"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1093 %empty_263 = sub i64 %p_shl329_cast, i64 %p_shl286_cast650

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1094 %p_cast69 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_263, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1095 %p_cast240_cast = zext i32 %p_cast69

]]></Node>
<StgValue><ssdm name="p_cast240_cast"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1096 %empty_264 = mul i62 %p_cast240_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1097 %tmp_240 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_264, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1169 %empty_285 = trunc i31 %D_s9_23fixp_5_load

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1170 %p_shl2_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_285, i31 0

]]></Node>
<StgValue><ssdm name="p_shl2_1"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1171 %empty_286 = trunc i31 %D_s9_23fixp_5_load

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1172 %p_shl3_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_286, i29 0

]]></Node>
<StgValue><ssdm name="p_shl3_1"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1173 %empty_287 = sub i57 %p_shl2_1, i57 %p_shl3_1

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1174 %tmp_264 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_287, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1178 %empty_288 = mul i63 %A_u3_29fixp_1_load_2_cast260, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1179 %p_cast75 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_288, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1180 %p_cast261_cast = zext i31 %p_cast75

]]></Node>
<StgValue><ssdm name="p_cast261_cast"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1181 %empty_289 = mul i61 %p_cast261_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="26" op_0_bw="26" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1182 %tmp_265 = partselect i26 @_ssdm_op_PartSelect.i26.i61.i32.i32, i61 %empty_289, i32 35, i32 60

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1185 %empty_290 = mul i64 %A_u3_29fixp_2_load_2_cast605, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1186 %p_cast76 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_290, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast76"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1187 %p_cast263_cast = zext i32 %p_cast76

]]></Node>
<StgValue><ssdm name="p_cast263_cast"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1188 %empty_291 = mul i62 %p_cast263_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1189 %tmp_267 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_291, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1195 %p_shl105 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_3_load_2, i26 0

]]></Node>
<StgValue><ssdm name="p_shl105"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1196 %p_shl272_cast371 = zext i58 %p_shl105

]]></Node>
<StgValue><ssdm name="p_shl272_cast371"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1197 %p_shl272_cast = zext i58 %p_shl105

]]></Node>
<StgValue><ssdm name="p_shl272_cast"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1198 %empty_293 = sub i63 %p_shl379_cast, i63 %p_shl272_cast

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1199 %tmp_270 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_293, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1200 %p_cast267_cast_cast = sext i31 %tmp_270

]]></Node>
<StgValue><ssdm name="p_cast267_cast_cast"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1201 %p_cast267_cast_cast_cast = zext i32 %p_cast267_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast267_cast_cast_cast"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1202 %empty_294 = mul i62 %p_cast267_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1203 %tmp_271 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_294, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1212 %p_shl106 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_5_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl106"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1213 %p_shl267_cast656 = zext i61 %p_shl106

]]></Node>
<StgValue><ssdm name="p_shl267_cast656"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1214 %p_shl267_cast = zext i61 %p_shl106

]]></Node>
<StgValue><ssdm name="p_shl267_cast"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1215 %p_shl107 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_5_load_2, i26 0

]]></Node>
<StgValue><ssdm name="p_shl107"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1216 %p_shl268_cast = zext i58 %p_shl107

]]></Node>
<StgValue><ssdm name="p_shl268_cast"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1217 %empty_297 = add i62 %p_shl267_cast, i62 %p_shl268_cast

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1218 %p_cast77 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_297, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1219 %p_cast274_cast = zext i30 %p_cast77

]]></Node>
<StgValue><ssdm name="p_cast274_cast"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1220 %empty_298 = mul i60 %p_cast274_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1221 %p_cast78 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_298, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1226 %empty_300 = sub i64 %p_shl373_cast, i64 %p_shl354_cast628

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1227 %p_cast79 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_300, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1228 %p_cast276_cast = zext i32 %p_cast79

]]></Node>
<StgValue><ssdm name="p_cast276_cast"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1229 %empty_301 = mul i62 %p_cast276_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1230 %tmp_278 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_301, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1235 %empty_303 = sub i61 %p_shl330_cast, i61 %p_shl352_cast278

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1236 %tmp_281 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_303, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1237 %p_cast279_cast_cast = sext i29 %tmp_281

]]></Node>
<StgValue><ssdm name="p_cast279_cast_cast"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1238 %p_cast279_cast_cast_cast = zext i32 %p_cast279_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast279_cast_cast_cast"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1239 %empty_304 = mul i62 %p_cast279_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1240 %tmp_282 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_304, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1310 %empty_326 = trunc i31 %D_s9_23fixp_6_load

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1311 %p_shl4_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_326, i31 0

]]></Node>
<StgValue><ssdm name="p_shl4_1"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1312 %empty_327 = trunc i31 %D_s9_23fixp_6_load

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1313 %p_shl5_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_327, i29 0

]]></Node>
<StgValue><ssdm name="p_shl5_1"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1314 %empty_328 = sub i57 %p_shl4_1, i57 %p_shl5_1

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1315 %tmp_306 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_328, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1319 %p_shl110 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_1_load_2, i31 0

]]></Node>
<StgValue><ssdm name="p_shl110"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1320 %p_shl251_cast = zext i63 %p_shl110

]]></Node>
<StgValue><ssdm name="p_shl251_cast"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1321 %empty_329 = sub i64 %p_shl251_cast, i64 %p_shl383_cast602

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1322 %p_cast87 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_329, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1323 %p_cast296_cast = zext i32 %p_cast87

]]></Node>
<StgValue><ssdm name="p_cast296_cast"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1324 %empty_330 = mul i62 %p_cast296_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1325 %tmp_307 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_330, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1326 %tmp_308 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_307, i1 0

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1327 %p_cast300 = zext i28 %tmp_308

]]></Node>
<StgValue><ssdm name="p_cast300"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1328 %empty_331 = sub i64 %p_shl335_cast, i64 %p_shl291_cast647

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1329 %p_cast88 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_331, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast88"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1330 %p_cast298_cast = zext i32 %p_cast88

]]></Node>
<StgValue><ssdm name="p_cast298_cast"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1331 %empty_332 = mul i62 %p_cast298_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1332 %tmp_309 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_332, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1333 %mul84_u5_27fixp_35_1_3_cast = zext i28 %tmp_309

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_3_cast"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1334 %empty_333 = add i29 %p_cast300, i29 %mul84_u5_27fixp_35_1_3_cast

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1335 %tmp_310 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_333, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1336 %tmp_311 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_310, i1 0

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1337 %p_cast303 = zext i29 %tmp_311

]]></Node>
<StgValue><ssdm name="p_cast303"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1338 %empty_334 = sub i64 %p_shl375_cast, i64 %p_shl267_cast656

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1339 %p_cast89 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_334, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast89"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1340 %p_cast301_cast = zext i32 %p_cast89

]]></Node>
<StgValue><ssdm name="p_cast301_cast"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1341 %empty_335 = mul i62 %p_cast301_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1342 %tmp_312 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_335, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1343 %mul84_u5_27fixp_35_1_5_cast = zext i28 %tmp_312

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_5_cast"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1344 %empty_336 = add i30 %p_cast303, i30 %mul84_u5_27fixp_35_1_5_cast

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1345 %tmp_313 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_336, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1346 %tmp_314 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_313, i1 0

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1347 %p_cast307 = zext i30 %tmp_314

]]></Node>
<StgValue><ssdm name="p_cast307"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1348 %p_shl111 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_7_load_2, i29 0

]]></Node>
<StgValue><ssdm name="p_shl111"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1349 %p_shl246_cast = zext i61 %p_shl111

]]></Node>
<StgValue><ssdm name="p_shl246_cast"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1350 %empty_337 = sub i64 %p_shl329_cast, i64 %p_shl246_cast

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1351 %p_cast90 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_337, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast90"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1352 %p_cast305_cast = zext i32 %p_cast90

]]></Node>
<StgValue><ssdm name="p_cast305_cast"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1353 %empty_338 = mul i62 %p_cast305_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1354 %tmp_315 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_338, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1355 %mul84_u5_27fixp_35_1_7_cast = zext i28 %tmp_315

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_7_cast"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1356 %empty_339 = add i31 %p_cast307, i31 %mul84_u5_27fixp_35_1_7_cast

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1357 %tmp_316 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_339, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1359 %empty_340 = sub i64 %p_shl347_cast, i64 %p_shl371_cast615

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1360 %p_cast91 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_340, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1361 %p_cast308_cast = zext i32 %p_cast91

]]></Node>
<StgValue><ssdm name="p_cast308_cast"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1362 %empty_341 = mul i62 %p_cast308_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1363 %tmp_318 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_341, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1400 %empty_352 = trunc i31 %D_s9_23fixp_7_load

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1401 %p_shl6_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_352, i31 0

]]></Node>
<StgValue><ssdm name="p_shl6_1"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1402 %empty_353 = trunc i31 %D_s9_23fixp_7_load

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1403 %p_shl7_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_353, i29 0

]]></Node>
<StgValue><ssdm name="p_shl7_1"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1404 %empty_354 = sub i57 %p_shl6_1, i57 %p_shl7_1

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1405 %tmp_330 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_354, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1409 %empty_355 = mul i63 %A_u3_29fixp_1_load_cast319, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1410 %p_cast96 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_355, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast96"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1411 %p_cast320_cast = zext i31 %p_cast96

]]></Node>
<StgValue><ssdm name="p_cast320_cast"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1412 %empty_356 = mul i62 %p_cast320_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1413 %tmp_331 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_356, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1420 %p_shl114 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_3_load, i31 0

]]></Node>
<StgValue><ssdm name="p_shl114"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1421 %p_shl233_cast = zext i63 %p_shl114

]]></Node>
<StgValue><ssdm name="p_shl233_cast"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1422 %empty_358 = add i64 %p_shl233_cast, i64 %p_shl400_cast588

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1423 %p_cast98 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_358, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast98"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1424 %p_cast324_cast = zext i32 %p_cast98

]]></Node>
<StgValue><ssdm name="p_cast324_cast"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1425 %empty_359 = mul i62 %p_cast324_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1426 %tmp_335 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_359, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1435 %empty_362 = mul i64 %A_u3_29fixp_5_load_cast590, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1436 %p_cast99 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_362, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast99"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1437 %p_cast328_cast = zext i32 %p_cast99

]]></Node>
<StgValue><ssdm name="p_cast328_cast"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1438 %empty_363 = mul i62 %p_cast328_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1439 %tmp_340 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_363, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1514 %empty_385 = trunc i31 %D_s9_23fixp_8_load

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1515 %p_shl_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_385, i31 0

]]></Node>
<StgValue><ssdm name="p_shl_2"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1516 %empty_386 = trunc i31 %D_s9_23fixp_8_load

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1517 %p_shl1_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_386, i29 0

]]></Node>
<StgValue><ssdm name="p_shl1_2"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1518 %empty_387 = sub i57 %p_shl_2, i57 %p_shl1_2

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1519 %tmp_368 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_387, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1523 %empty_388 = sub i64 %p_shl251_cast, i64 %p_shl384_cast603

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1524 %p_cast107 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_388, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast107"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1525 %p_cast346_cast = zext i32 %p_cast107

]]></Node>
<StgValue><ssdm name="p_cast346_cast"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1526 %empty_389 = mul i62 %p_cast346_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1527 %tmp_369 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_389, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1528 %tmp_370 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_369, i1 0

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1529 %p_cast348 = zext i28 %tmp_370

]]></Node>
<StgValue><ssdm name="p_cast348"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1530 %empty_390 = add i29 %p_cast348, i29 %mul84_u5_27fixp_17_0_2_cast

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1531 %tmp_371 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_390, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1534 %empty_391 = mul i64 %A_u3_29fixp_3_load_2_cast608, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1535 %p_cast108 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_391, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast108"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1536 %p_cast349_cast = zext i32 %p_cast108

]]></Node>
<StgValue><ssdm name="p_cast349_cast"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1537 %empty_392 = mul i62 %p_cast349_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1538 %tmp_373 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_392, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1547 %empty_395 = sub i62 %p_shl267_cast, i62 %p_shl376_cast

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1548 %tmp_378 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_395, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1549 %p_cast353_cast_cast = sext i30 %tmp_378

]]></Node>
<StgValue><ssdm name="p_cast353_cast_cast"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1550 %p_cast353_cast_cast_cast = zext i32 %p_cast353_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast353_cast_cast_cast"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1551 %empty_396 = mul i62 %p_cast353_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1552 %tmp_379 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_396, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1560 %empty_399 = add i63 %p_shl351_cast, i63 %p_shl286_cast

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1561 %p_cast109 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_399, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1562 %p_cast355_cast = zext i31 %p_cast109

]]></Node>
<StgValue><ssdm name="p_cast355_cast"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1563 %empty_400 = mul i61 %p_cast355_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1564 %p_cast110 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_400, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast110"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1617 %empty_417 = trunc i31 %D_s9_23fixp_9_load

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1618 %p_shl2_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_417, i31 0

]]></Node>
<StgValue><ssdm name="p_shl2_2"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1619 %empty_418 = trunc i31 %D_s9_23fixp_9_load

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1620 %p_shl3_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_418, i29 0

]]></Node>
<StgValue><ssdm name="p_shl3_2"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1621 %empty_419 = sub i57 %p_shl2_2, i57 %p_shl3_2

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1622 %tmp_404 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_419, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1626 %empty_420 = add i64 %p_shl251_cast, i64 %p_shl360_cast626

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1627 %p_cast115 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_420, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast115"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1628 %p_cast367_cast = zext i32 %p_cast115

]]></Node>
<StgValue><ssdm name="p_cast367_cast"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1629 %empty_421 = mul i62 %p_cast367_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1630 %tmp_405 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_421, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1631 %tmp_406 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_405, i1 0

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1632 %p_cast369 = zext i28 %tmp_406

]]></Node>
<StgValue><ssdm name="p_cast369"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1633 %empty_422 = add i29 %p_cast369, i29 %p_cast370_cast

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1634 %tmp_407 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_422, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1635 %tmp_408 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_407, i1 0

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1636 %p_cast374 = zext i29 %tmp_408

]]></Node>
<StgValue><ssdm name="p_cast374"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1637 %empty_423 = sub i61 %p_shl336_cast, i61 %p_shl272_cast371

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1638 %tmp_409 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_423, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1639 %p_cast372_cast_cast = sext i29 %tmp_409

]]></Node>
<StgValue><ssdm name="p_cast372_cast_cast"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1640 %p_cast372_cast_cast_cast = zext i32 %p_cast372_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast372_cast_cast_cast"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1641 %empty_424 = mul i62 %p_cast372_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1642 %tmp_410 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_424, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1643 %mul84_u5_27fixp_26_2_3_cast = zext i28 %tmp_410

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_2_3_cast"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1644 %empty_425 = add i30 %p_cast374, i30 %mul84_u5_27fixp_26_2_3_cast

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1645 %tmp_411 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_425, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1651 %empty_427 = mul i63 %A_u3_29fixp_5_load_2_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1652 %p_cast116 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_427, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast116"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1653 %p_cast376_cast = zext i31 %p_cast116

]]></Node>
<StgValue><ssdm name="p_cast376_cast"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1654 %empty_428 = mul i61 %p_cast376_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1655 %p_cast117 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_428, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast117"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1663 %empty_431 = mul i64 %A_u3_29fixp_7_load_2_cast612, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1664 %p_cast118 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_431, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast118"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1665 %p_cast378_cast = zext i32 %p_cast118

]]></Node>
<StgValue><ssdm name="p_cast378_cast"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1666 %empty_432 = mul i62 %p_cast378_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1667 %tmp_419 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_432, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1723 %empty_450 = trunc i31 %D_s9_23fixp_10_load

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1724 %p_shl4_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_450, i31 0

]]></Node>
<StgValue><ssdm name="p_shl4_2"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1725 %empty_451 = trunc i31 %D_s9_23fixp_10_load

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1726 %p_shl5_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_451, i29 0

]]></Node>
<StgValue><ssdm name="p_shl5_2"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1727 %empty_452 = sub i57 %p_shl4_2, i57 %p_shl5_2

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1728 %tmp_441 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_452, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1732 %A_u3_29fixp_1_load_4_cast666 = zext i32 %A_u3_29fixp_1_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_4_cast666"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1733 %p_shl172_cast = zext i60 %p_shl62

]]></Node>
<StgValue><ssdm name="p_shl172_cast"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1734 %empty_453 = add i64 %p_shl251_cast, i64 %p_shl172_cast

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1735 %p_cast124 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_453, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast124"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1736 %p_cast391_cast = zext i32 %p_cast124

]]></Node>
<StgValue><ssdm name="p_cast391_cast"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1737 %empty_454 = mul i62 %p_cast391_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1738 %tmp_442 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_454, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1739 %tmp_443 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_442, i1 0

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1740 %p_cast396 = zext i28 %tmp_443

]]></Node>
<StgValue><ssdm name="p_cast396"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1741 %empty_455 = add i29 %p_cast396, i29 %mul84_u5_27fixp_35_0_2_cast

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1742 %tmp_444 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_455, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1743 %tmp_445 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_444, i1 0

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1744 %p_cast400 = zext i29 %tmp_445

]]></Node>
<StgValue><ssdm name="p_cast400"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1745 %p_shl168_cast = zext i60 %p_shl66

]]></Node>
<StgValue><ssdm name="p_shl168_cast"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1746 %empty_456 = sub i63 %p_shl379_cast, i63 %p_shl168_cast

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1747 %tmp_446 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_456, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1748 %p_cast398_cast_cast = sext i31 %tmp_446

]]></Node>
<StgValue><ssdm name="p_cast398_cast_cast"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1749 %p_cast398_cast_cast_cast = zext i32 %p_cast398_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast398_cast_cast_cast"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1750 %empty_457 = mul i62 %p_cast398_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1751 %tmp_447 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_457, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1752 %mul84_u5_27fixp_35_2_3_cast = zext i28 %tmp_447

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_3_cast"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1753 %empty_458 = add i30 %p_cast400, i30 %mul84_u5_27fixp_35_2_3_cast

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1754 %tmp_448 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_458, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1755 %tmp_449 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_448, i1 0

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1756 %p_cast404 = zext i30 %tmp_449

]]></Node>
<StgValue><ssdm name="p_cast404"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1757 %p_shl166_cast = zext i60 %p_shl68

]]></Node>
<StgValue><ssdm name="p_shl166_cast"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1758 %empty_459 = add i64 %p_shl375_cast, i64 %p_shl166_cast

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1759 %p_cast125 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_459, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1760 %p_cast402_cast = zext i32 %p_cast125

]]></Node>
<StgValue><ssdm name="p_cast402_cast"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1761 %empty_460 = mul i62 %p_cast402_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1762 %tmp_450 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_460, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1763 %mul84_u5_27fixp_35_2_5_cast = zext i28 %tmp_450

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_5_cast"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1764 %empty_461 = add i31 %p_cast404, i31 %mul84_u5_27fixp_35_2_5_cast

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1765 %tmp_451 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_461, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1770 %A_u3_29fixp_7_load_4_cast544 = zext i32 %A_u3_29fixp_7_load_2

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_4_cast544"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1771 %p_shl162_cast = zext i60 %p_shl70

]]></Node>
<StgValue><ssdm name="p_shl162_cast"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1772 %empty_463 = sub i63 %p_shl351_cast, i63 %p_shl162_cast

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1773 %tmp_455 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_463, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1774 %p_cast409_cast_cast = sext i31 %tmp_455

]]></Node>
<StgValue><ssdm name="p_cast409_cast_cast"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1775 %p_cast409_cast_cast_cast = zext i32 %p_cast409_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast409_cast_cast_cast"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1776 %empty_464 = mul i62 %p_cast409_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1777 %tmp_456 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_464, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1832 %empty_480 = trunc i31 %D_s9_23fixp_11_load

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1833 %p_shl6_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_480, i31 0

]]></Node>
<StgValue><ssdm name="p_shl6_2"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1834 %empty_481 = trunc i31 %D_s9_23fixp_11_load

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1835 %p_shl7_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_481, i29 0

]]></Node>
<StgValue><ssdm name="p_shl7_2"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1836 %empty_482 = sub i57 %p_shl6_2, i57 %p_shl7_2

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1837 %tmp_477 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_482, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1841 %A_u3_29fixp_1_load_6_cast = zext i32 %A_u3_29fixp_1_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_6_cast"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1842 %empty_483 = mul i64 %A_u3_29fixp_1_load_6_cast, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1843 %p_cast128 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_483, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast128"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1844 %p_cast430_cast = zext i32 %p_cast128

]]></Node>
<StgValue><ssdm name="p_cast430_cast"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1845 %empty_484 = mul i62 %p_cast430_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1846 %tmp_478 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_484, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1853 %A_u3_29fixp_3_load_6_cast = zext i32 %A_u3_29fixp_3_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_6_cast"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1854 %empty_486 = mul i63 %A_u3_29fixp_3_load_6_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1855 %p_cast129 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_486, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1856 %p_cast436_cast = zext i31 %p_cast129

]]></Node>
<StgValue><ssdm name="p_cast436_cast"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1857 %empty_487 = mul i61 %p_cast436_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1858 %p_cast130 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_487, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast130"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1867 %p_shl121 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_5_load, i28 0

]]></Node>
<StgValue><ssdm name="p_shl121"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1868 %p_shl143_cast = zext i60 %p_shl121

]]></Node>
<StgValue><ssdm name="p_shl143_cast"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1869 %p_shl144_cast = zext i58 %p_shl9

]]></Node>
<StgValue><ssdm name="p_shl144_cast"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1870 %empty_490 = sub i61 %p_shl143_cast, i61 %p_shl144_cast

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1871 %tmp_486 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_490, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1872 %p_cast444_cast_cast = sext i29 %tmp_486

]]></Node>
<StgValue><ssdm name="p_cast444_cast_cast"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1873 %p_cast444_cast_cast_cast = zext i32 %p_cast444_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast444_cast_cast_cast"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1874 %empty_491 = mul i62 %p_cast444_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1875 %tmp_487 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_491, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1952 %empty_513 = trunc i31 %D_s9_23fixp_12_load

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1953 %p_shl_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_513, i31 0

]]></Node>
<StgValue><ssdm name="p_shl_3"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1954 %empty_514 = trunc i31 %D_s9_23fixp_12_load

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1955 %p_shl1_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_514, i29 0

]]></Node>
<StgValue><ssdm name="p_shl1_3"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:1956 %empty_515 = sub i57 %p_shl_3, i57 %p_shl1_3

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1957 %tmp_514 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_515, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1961 %empty_516 = mul i64 %A_u3_29fixp_1_load_4_cast666, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1962 %p_cast137 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_516, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast137"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1963 %p_cast474_cast = zext i32 %p_cast137

]]></Node>
<StgValue><ssdm name="p_cast474_cast"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1964 %empty_517 = mul i62 %p_cast474_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1965 %tmp_515 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_517, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1972 %p_shl126_cast = zext i59 %p_shl26

]]></Node>
<StgValue><ssdm name="p_shl126_cast"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1973 %empty_519 = sub i64 %p_shl335_cast, i64 %p_shl126_cast

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1974 %p_cast138 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_519, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast138"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1975 %p_cast482_cast = zext i32 %p_cast138

]]></Node>
<StgValue><ssdm name="p_cast482_cast"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1976 %empty_520 = mul i62 %p_cast482_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1977 %tmp_519 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_520, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1986 %p_shl122_cast = zext i59 %p_shl30

]]></Node>
<StgValue><ssdm name="p_shl122_cast"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1987 %empty_523 = add i63 %p_shl333_cast, i63 %p_shl122_cast

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1988 %p_cast139 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_523, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast139"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1989 %p_cast491_cast = zext i31 %p_cast139

]]></Node>
<StgValue><ssdm name="p_cast491_cast"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1990 %empty_524 = mul i61 %p_cast491_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1991 %p_cast140 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_524, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast140"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1999 %p_shl117_cast = zext i61 %p_shl111

]]></Node>
<StgValue><ssdm name="p_shl117_cast"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:2000 %p_shl118_cast = zext i59 %p_shl101

]]></Node>
<StgValue><ssdm name="p_shl118_cast"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2001 %empty_527 = sub i62 %p_shl117_cast, i62 %p_shl118_cast

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2002 %tmp_528 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_527, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:2003 %p_cast499_cast_cast = sext i30 %tmp_528

]]></Node>
<StgValue><ssdm name="p_cast499_cast_cast"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2004 %p_cast499_cast_cast_cast = zext i32 %p_cast499_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast499_cast_cast_cast"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2005 %empty_528 = mul i62 %p_cast499_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2006 %tmp_529 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_528, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2061 %empty_545 = trunc i31 %D_s9_23fixp_13_load

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2062 %p_shl2_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_545, i31 0

]]></Node>
<StgValue><ssdm name="p_shl2_3"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2063 %empty_546 = trunc i31 %D_s9_23fixp_13_load

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:2064 %p_shl3_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_546, i29 0

]]></Node>
<StgValue><ssdm name="p_shl3_3"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:2065 %empty_547 = sub i57 %p_shl2_3, i57 %p_shl3_3

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2066 %tmp_550 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_547, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:2070 %empty_548 = mul i64 %A_u3_29fixp_1_load_4_cast666, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2071 %p_cast145 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_548, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast145"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2072 %p_cast526_cast = zext i32 %p_cast145

]]></Node>
<StgValue><ssdm name="p_cast526_cast"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2073 %empty_549 = mul i62 %p_cast526_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="27" op_0_bw="27" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2074 %tmp_551 = partselect i27 @_ssdm_op_PartSelect.i27.i62.i32.i32, i62 %empty_549, i32 35, i32 61

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:2081 %empty_551 = mul i64 %A_u3_29fixp_3_load_2_cast608, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2082 %p_cast147 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_551, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast147"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2083 %p_cast531_cast = zext i32 %p_cast147

]]></Node>
<StgValue><ssdm name="p_cast531_cast"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2084 %empty_552 = mul i62 %p_cast531_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2085 %tmp_555 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_552, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:2094 %p_shl102_cast = zext i58 %p_shl107

]]></Node>
<StgValue><ssdm name="p_shl102_cast"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:2095 %empty_555 = add i64 %p_shl375_cast, i64 %p_shl102_cast

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2096 %p_cast148 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_555, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast148"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2097 %p_cast539_cast = zext i32 %p_cast148

]]></Node>
<StgValue><ssdm name="p_cast539_cast"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2098 %empty_556 = mul i62 %p_cast539_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2099 %tmp_560 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_556, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:2107 %empty_559 = mul i63 %A_u3_29fixp_7_load_4_cast544, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2108 %p_cast149 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_559, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast149"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2109 %p_cast545_cast = zext i31 %p_cast149

]]></Node>
<StgValue><ssdm name="p_cast545_cast"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2110 %empty_560 = mul i62 %p_cast545_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2111 %p_cast151 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_560, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast151"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2169 %empty_578 = trunc i31 %D_s9_23fixp_14_load

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2170 %p_shl4_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_578, i31 0

]]></Node>
<StgValue><ssdm name="p_shl4_3"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2171 %empty_579 = trunc i31 %D_s9_23fixp_14_load

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:2172 %p_shl5_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_579, i29 0

]]></Node>
<StgValue><ssdm name="p_shl5_3"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:2173 %empty_580 = sub i57 %p_shl4_3, i57 %p_shl5_3

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2174 %tmp_587 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_580, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="26" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2178 %empty_581 = trunc i31 %D_s9_23fixp_15_load

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="57" op_0_bw="57" op_1_bw="26" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2179 %p_shl6_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i26.i31, i26 %empty_581, i31 0

]]></Node>
<StgValue><ssdm name="p_shl6_3"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="28" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2180 %empty_582 = trunc i31 %D_s9_23fixp_15_load

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="57" op_0_bw="57" op_1_bw="28" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:2181 %p_shl7_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i28.i29, i28 %empty_582, i29 0

]]></Node>
<StgValue><ssdm name="p_shl7_3"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
VITIS_LOOP_78_8.split:2182 %empty_583 = sub i57 %p_shl6_3, i57 %p_shl7_3

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="27" op_0_bw="27" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2183 %tmp_588 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %empty_583, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:2184 %mul93_u4_28fixp_34_3_cast = zext i27 %tmp_588

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_34_3_cast"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:2185 %store_ln0 = store i31 %mul93_u4_28fixp_34_3_cast, i4 %D_s9_23fixp_15_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:82 %tmp_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_12, i1 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:83 %p_cast14 = zext i30 %tmp_13

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:94 %mul84_u5_27fixp8_0_4_cast = zext i28 %tmp_15

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_4_cast"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:95 %empty_39 = add i31 %p_cast14, i31 %mul84_u5_27fixp8_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:96 %tmp_16 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_39, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:97 %tmp_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_16, i1 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:110 %mul84_u5_27fixp8_0_5_cast = zext i28 %tmp_19

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_5_cast"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:111 %empty_42 = add i31 %tmp_17, i31 %mul84_u5_27fixp8_0_5_cast

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:112 %tmp_20 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_42, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:113 %tmp_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_20, i1 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:124 %p_cast20_cast = zext i27 %p_cast3

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:125 %empty_45 = add i31 %tmp_21, i31 %p_cast20_cast

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:126 %tmp_22 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_45, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:127 %tmp_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_22, i1 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:128 %A_u3_29fixp_7_load_cast593 = zext i32 %A_u3_29fixp_7_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_cast593"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:129 %A_u3_29fixp_7_load_cast = zext i32 %A_u3_29fixp_7_load

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_cast"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:130 %empty_46 = mul i63 %A_u3_29fixp_7_load_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:131 %p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_46, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:132 %p_cast21_cast = zext i31 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast21_cast"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:133 %empty_47 = mul i61 %p_cast21_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:134 %p_cast5 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_47, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:135 %p_cast22_cast = zext i27 %p_cast5

]]></Node>
<StgValue><ssdm name="p_cast22_cast"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:136 %empty_48 = add i31 %tmp_23, i31 %p_cast22_cast

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:137 %tmp_24 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_48, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:138 %tmp_25 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_24, i1 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:149 %A_u3_29fixp_0_load = load i5 %A_u3_29fixp_0_addr

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_0_load"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:150 %A_u3_29fixp_1_load_1 = load i5 %A_u3_29fixp_1_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_1"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:151 %A_u3_29fixp_2_load_1 = load i5 %A_u3_29fixp_2_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_1"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:152 %A_u3_29fixp_3_load_1 = load i5 %A_u3_29fixp_3_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_1"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:153 %A_u3_29fixp_4_load_1 = load i5 %A_u3_29fixp_4_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load_1"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:154 %A_u3_29fixp_5_load_1 = load i5 %A_u3_29fixp_5_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_1"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:155 %A_u3_29fixp_6_load_1 = load i5 %A_u3_29fixp_6_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_1"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:156 %A_u3_29fixp_7_load_1 = load i5 %A_u3_29fixp_7_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_1"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="62" op_0_bw="62" op_1_bw="31" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:157 %p_shl12 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i31.i31, i31 %A_u3_29fixp_0_load, i31 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:158 %p_shl391_cast = zext i62 %p_shl12

]]></Node>
<StgValue><ssdm name="p_shl391_cast"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="60" op_0_bw="60" op_1_bw="31" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:159 %p_shl13 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i31.i29, i31 %A_u3_29fixp_0_load, i29 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:160 %p_shl392_cast = zext i60 %p_shl13

]]></Node>
<StgValue><ssdm name="p_shl392_cast"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:161 %empty_50 = sub i63 %p_shl391_cast, i63 %p_shl392_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:162 %tmp_26 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_50, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:163 %p_cast24_cast_cast = sext i31 %tmp_26

]]></Node>
<StgValue><ssdm name="p_cast24_cast_cast"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:164 %p_cast24_cast_cast_cast = zext i32 %p_cast24_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast24_cast_cast_cast"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:165 %empty_51 = mul i62 %p_cast24_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:166 %tmp_27 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_51, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:167 %mul84_u5_27fixp8_0_8_cast = zext i28 %tmp_27

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_8_cast"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:168 %empty_52 = add i31 %tmp_25, i31 %mul84_u5_27fixp8_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:169 %tmp_28 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_52, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:171 %A_u3_29fixp_1_load_1_cast596 = zext i32 %A_u3_29fixp_1_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_1_cast596"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:172 %A_u3_29fixp_1_load_1_cast = zext i32 %A_u3_29fixp_1_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_1_cast"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:173 %empty_53 = mul i63 %A_u3_29fixp_1_load_1_cast, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:174 %p_cast7 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_53, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:175 %p_cast26_cast = zext i31 %p_cast7

]]></Node>
<StgValue><ssdm name="p_cast26_cast"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:176 %empty_54 = mul i62 %p_cast26_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:177 %p_cast = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_54, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:182 %p_shl14 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_2_load_1, i31 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:183 %p_shl389_cast = zext i63 %p_shl14

]]></Node>
<StgValue><ssdm name="p_shl389_cast"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:184 %p_shl15 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_2_load_1, i27 0

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:185 %p_shl390_cast597 = zext i59 %p_shl15

]]></Node>
<StgValue><ssdm name="p_shl390_cast597"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:186 %p_shl390_cast = zext i59 %p_shl15

]]></Node>
<StgValue><ssdm name="p_shl390_cast"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:187 %empty_56 = sub i64 %p_shl389_cast, i64 %p_shl390_cast597

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:188 %p_cast10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_56, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:189 %p_cast29_cast = zext i32 %p_cast10

]]></Node>
<StgValue><ssdm name="p_cast29_cast"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:190 %empty_57 = mul i62 %p_cast29_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:191 %tmp_32 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_57, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:196 %A_u3_29fixp_3_load_1_cast = zext i32 %A_u3_29fixp_3_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_1_cast"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:197 %p_shl16 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_3_load_1, i31 0

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:198 %p_shl387_cast = zext i63 %p_shl16

]]></Node>
<StgValue><ssdm name="p_shl387_cast"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:199 %p_shl17 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_3_load_1, i26 0

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:200 %p_shl388_cast598 = zext i58 %p_shl17

]]></Node>
<StgValue><ssdm name="p_shl388_cast598"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:201 %p_shl388_cast = zext i58 %p_shl17

]]></Node>
<StgValue><ssdm name="p_shl388_cast"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:202 %empty_59 = add i64 %p_shl387_cast, i64 %p_shl388_cast598

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:203 %p_cast11 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_59, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:204 %p_cast32_cast = zext i32 %p_cast11

]]></Node>
<StgValue><ssdm name="p_cast32_cast"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:205 %empty_60 = mul i62 %p_cast32_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:206 %tmp_35 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_60, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:211 %p_shl18 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_4_load_1, i31 0

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:212 %p_shl385_cast = zext i63 %p_shl18

]]></Node>
<StgValue><ssdm name="p_shl385_cast"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:213 %p_shl19 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_4_load_1, i28 0

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:214 %p_shl386_cast = zext i60 %p_shl19

]]></Node>
<StgValue><ssdm name="p_shl386_cast"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:215 %empty_62 = add i64 %p_shl385_cast, i64 %p_shl386_cast

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:216 %p_cast12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_62, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:217 %p_cast35_cast = zext i32 %p_cast12

]]></Node>
<StgValue><ssdm name="p_cast35_cast"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:218 %empty_63 = mul i62 %p_cast35_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:219 %tmp_38 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_63, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:224 %A_u3_29fixp_5_load_1_cast599 = zext i32 %A_u3_29fixp_5_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_1_cast599"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:225 %empty_65 = mul i64 %A_u3_29fixp_5_load_1_cast599, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:226 %p_cast13 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_65, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:227 %p_cast37_cast = zext i32 %p_cast13

]]></Node>
<StgValue><ssdm name="p_cast37_cast"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:228 %empty_66 = mul i62 %p_cast37_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:229 %tmp_41 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_66, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:234 %A_u3_29fixp_6_load_1_cast600 = zext i32 %A_u3_29fixp_6_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_1_cast600"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:235 %empty_68 = mul i64 %A_u3_29fixp_6_load_1_cast600, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:236 %p_cast15 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_68, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:237 %p_cast39_cast = zext i32 %p_cast15

]]></Node>
<StgValue><ssdm name="p_cast39_cast"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:238 %empty_69 = mul i62 %p_cast39_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:239 %tmp_44 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_69, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:244 %A_u3_29fixp_7_load_1_cast601 = zext i32 %A_u3_29fixp_7_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_1_cast601"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:245 %A_u3_29fixp_7_load_1_cast = zext i32 %A_u3_29fixp_7_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_1_cast"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:246 %empty_71 = mul i64 %A_u3_29fixp_7_load_1_cast601, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:247 %p_cast16 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_71, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:248 %p_cast41_cast = zext i32 %p_cast16

]]></Node>
<StgValue><ssdm name="p_cast41_cast"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:249 %empty_72 = mul i62 %p_cast41_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:250 %tmp_47 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_72, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:330 %tmp_58 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_57, i1 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:331 %p_cast58 = zext i30 %tmp_58

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:341 %mul84_u5_27fixp_17_0_4_cast = zext i28 %tmp_59

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_4_cast"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:342 %empty_87 = add i31 %p_cast58, i31 %mul84_u5_27fixp_17_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:343 %tmp_60 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_87, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:344 %tmp_61 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_60, i1 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:357 %mul84_u5_27fixp_17_0_5_cast = zext i28 %tmp_62

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_5_cast"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:358 %empty_90 = add i31 %tmp_61, i31 %mul84_u5_27fixp_17_0_5_cast

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:359 %tmp_63 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_90, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:360 %tmp_64 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_63, i1 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:371 %mul84_u5_27fixp_17_0_6_cast = zext i28 %tmp_65

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_6_cast"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:372 %empty_93 = add i31 %tmp_64, i31 %mul84_u5_27fixp_17_0_6_cast

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:373 %tmp_66 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_93, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:374 %tmp_67 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_66, i1 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:381 %mul84_u5_27fixp_17_0_7_cast = zext i28 %tmp_68

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_7_cast"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:382 %empty_96 = add i31 %tmp_67, i31 %mul84_u5_27fixp_17_0_7_cast

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="31" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:393 %A_u3_29fixp_0_load_1 = load i5 %A_u3_29fixp_0_addr_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_0_load_1"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:397 %A_u3_29fixp_4_load_3 = load i5 %A_u3_29fixp_4_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_4_load_3"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:399 %A_u3_29fixp_6_load_3 = load i5 %A_u3_29fixp_6_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_6_load_3"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_78_8.split:400 %A_u3_29fixp_7_load_3 = load i5 %A_u3_29fixp_7_addr_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_3"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:401 %tmp_69 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_96, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:402 %tmp_70 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_69, i1 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:403 %A_u3_29fixp_1_load_3_cast614 = zext i32 %A_u3_29fixp_1_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_3_cast614"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:406 %p_shl371_cast = zext i61 %p_shl33

]]></Node>
<StgValue><ssdm name="p_shl371_cast"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:407 %p_shl34 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_1_load_3, i27 0

]]></Node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:408 %p_shl372_cast616 = zext i59 %p_shl34

]]></Node>
<StgValue><ssdm name="p_shl372_cast616"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:409 %p_shl372_cast242 = zext i59 %p_shl34

]]></Node>
<StgValue><ssdm name="p_shl372_cast242"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:410 %p_shl372_cast = zext i59 %p_shl34

]]></Node>
<StgValue><ssdm name="p_shl372_cast"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:411 %empty_98 = sub i62 %p_shl371_cast, i62 %p_shl372_cast

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:412 %tmp_71 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_98, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:413 %p_cast68_cast_cast = sext i30 %tmp_71

]]></Node>
<StgValue><ssdm name="p_cast68_cast_cast"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:414 %p_cast68_cast_cast_cast = zext i32 %p_cast68_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast68_cast_cast_cast"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:415 %empty_99 = mul i62 %p_cast68_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:416 %tmp_72 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_99, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:417 %mul84_u5_27fixp_17_0_9_cast = zext i28 %tmp_72

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_9_cast"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:418 %empty_100 = add i31 %tmp_70, i31 %mul84_u5_27fixp_17_0_9_cast

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:419 %tmp_73 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_100, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:420 %tmp_74 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_73, i1 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:421 %A_u3_29fixp_2_load_3_cast618 = zext i32 %A_u3_29fixp_2_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_2_load_3_cast618"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:422 %p_shl35 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_2_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl35"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:423 %p_shl369_cast = zext i62 %p_shl35

]]></Node>
<StgValue><ssdm name="p_shl369_cast"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:424 %p_shl36 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_2_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl36"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:425 %p_shl370_cast619 = zext i60 %p_shl36

]]></Node>
<StgValue><ssdm name="p_shl370_cast619"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:426 %p_shl370_cast = zext i60 %p_shl36

]]></Node>
<StgValue><ssdm name="p_shl370_cast"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:427 %empty_101 = sub i63 %p_shl369_cast, i63 %p_shl370_cast

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:428 %tmp_75 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_101, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:429 %p_cast71_cast_cast = sext i31 %tmp_75

]]></Node>
<StgValue><ssdm name="p_cast71_cast_cast"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:430 %p_cast71_cast_cast_cast = zext i32 %p_cast71_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast71_cast_cast_cast"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:431 %empty_102 = mul i62 %p_cast71_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:432 %tmp_76 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_102, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:433 %mul84_u5_27fixp_17_0_10_cast = zext i28 %tmp_76

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_10_cast"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:434 %empty_103 = add i31 %tmp_74, i31 %mul84_u5_27fixp_17_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:435 %tmp_77 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_103, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:436 %tmp_78 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_77, i1 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:437 %A_u3_29fixp_3_load_3_cast621 = zext i32 %A_u3_29fixp_3_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_3_cast621"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:438 %A_u3_29fixp_3_load_3_cast170 = zext i32 %A_u3_29fixp_3_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_3_cast170"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:439 %p_shl37 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_3_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl37"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:440 %p_shl367_cast = zext i62 %p_shl37

]]></Node>
<StgValue><ssdm name="p_shl367_cast"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:441 %p_shl38 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_3_load_3, i27 0

]]></Node>
<StgValue><ssdm name="p_shl38"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:442 %p_shl368_cast248 = zext i59 %p_shl38

]]></Node>
<StgValue><ssdm name="p_shl368_cast248"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:443 %p_shl368_cast = zext i59 %p_shl38

]]></Node>
<StgValue><ssdm name="p_shl368_cast"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:444 %empty_104 = add i63 %p_shl367_cast, i63 %p_shl368_cast

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:445 %p_cast23 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_104, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:446 %p_cast74_cast = zext i31 %p_cast23

]]></Node>
<StgValue><ssdm name="p_cast74_cast"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:447 %empty_105 = mul i61 %p_cast74_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:448 %p_cast24 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_105, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:449 %p_cast75_cast = zext i27 %p_cast24

]]></Node>
<StgValue><ssdm name="p_cast75_cast"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:450 %empty_106 = add i31 %tmp_78, i31 %p_cast75_cast

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:451 %tmp_79 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_106, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:453 %p_shl39 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_4_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl39"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:454 %p_shl365_cast = zext i63 %p_shl39

]]></Node>
<StgValue><ssdm name="p_shl365_cast"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:455 %p_shl40 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_4_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl40"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:456 %p_shl366_cast = zext i61 %p_shl40

]]></Node>
<StgValue><ssdm name="p_shl366_cast"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:457 %empty_107 = sub i64 %p_shl365_cast, i64 %p_shl366_cast

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:458 %p_cast25 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_107, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:459 %p_cast77_cast = zext i32 %p_cast25

]]></Node>
<StgValue><ssdm name="p_cast77_cast"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:460 %empty_108 = mul i62 %p_cast77_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:461 %tmp_81 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_108, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:466 %A_u3_29fixp_5_load_3_cast622 = zext i32 %A_u3_29fixp_5_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_3_cast622"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:467 %A_u3_29fixp_5_load_3_cast = zext i32 %A_u3_29fixp_5_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_3_cast"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:468 %p_shl41 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_5_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl41"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:469 %p_shl363_cast = zext i63 %p_shl41

]]></Node>
<StgValue><ssdm name="p_shl363_cast"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:470 %p_shl42 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_5_load_3, i27 0

]]></Node>
<StgValue><ssdm name="p_shl42"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:471 %p_shl364_cast623 = zext i59 %p_shl42

]]></Node>
<StgValue><ssdm name="p_shl364_cast623"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:472 %p_shl364_cast = zext i59 %p_shl42

]]></Node>
<StgValue><ssdm name="p_shl364_cast"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:473 %empty_110 = sub i64 %p_shl363_cast, i64 %p_shl364_cast623

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:474 %p_cast26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_110, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:475 %p_cast80_cast = zext i32 %p_cast26

]]></Node>
<StgValue><ssdm name="p_cast80_cast"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:476 %empty_111 = mul i62 %p_cast80_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:477 %tmp_84 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_111, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:496 %A_u3_29fixp_7_load_3_cast625 = zext i32 %A_u3_29fixp_7_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_3_cast625"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:497 %A_u3_29fixp_7_load_3_cast = zext i32 %A_u3_29fixp_7_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_7_load_3_cast"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:498 %empty_116 = mul i64 %A_u3_29fixp_7_load_3_cast625, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:499 %p_cast28 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_116, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:500 %p_cast85_cast = zext i32 %p_cast28

]]></Node>
<StgValue><ssdm name="p_cast85_cast"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:501 %empty_117 = mul i62 %p_cast85_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:502 %tmp_90 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_117, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:541 %tmp_97 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_96, i1 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:542 %p_cast97 = zext i28 %tmp_97

]]></Node>
<StgValue><ssdm name="p_cast97"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:548 %p_cast98_cast = zext i28 %p_cast33

]]></Node>
<StgValue><ssdm name="p_cast98_cast"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:549 %empty_129 = add i29 %p_cast97, i29 %p_cast98_cast

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:550 %tmp_98 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_129, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:551 %tmp_99 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_98, i1 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:552 %p_cast102 = zext i29 %tmp_99

]]></Node>
<StgValue><ssdm name="p_cast102"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:560 %mul84_u5_27fixp_26_0_4_cast271 = zext i28 %tmp_100

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_4_cast271"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:561 %mul84_u5_27fixp_26_0_4_cast = zext i28 %tmp_100

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_4_cast"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:562 %empty_132 = add i30 %p_cast102, i30 %mul84_u5_27fixp_26_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:563 %tmp_101 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_132, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:564 %tmp_102 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_101, i1 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:565 %p_cast105 = zext i30 %tmp_102

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:571 %mul84_u5_27fixp_26_0_5_cast = zext i28 %tmp_103

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_5_cast"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:572 %empty_135 = add i31 %p_cast105, i31 %mul84_u5_27fixp_26_0_5_cast

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:573 %tmp_104 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_135, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:574 %tmp_105 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_104, i1 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:587 %mul84_u5_27fixp_26_0_6_cast = zext i28 %tmp_107

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_6_cast"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:588 %empty_138 = add i31 %tmp_105, i31 %mul84_u5_27fixp_26_0_6_cast

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:589 %tmp_108 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_138, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:590 %tmp_109 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_108, i1 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:602 %mul84_u5_27fixp_26_0_7_cast = zext i28 %tmp_111

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_7_cast"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:603 %empty_141 = add i31 %tmp_109, i31 %mul84_u5_27fixp_26_0_7_cast

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:604 %tmp_112 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_141, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:605 %tmp_113 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_112, i1 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="62" op_0_bw="62" op_1_bw="31" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:606 %p_shl52 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i31.i31, i31 %A_u3_29fixp_0_load_1, i31 0

]]></Node>
<StgValue><ssdm name="p_shl52"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:607 %p_shl349_cast = zext i62 %p_shl52

]]></Node>
<StgValue><ssdm name="p_shl349_cast"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="60" op_0_bw="60" op_1_bw="31" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:608 %p_shl53 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i31.i29, i31 %A_u3_29fixp_0_load_1, i29 0

]]></Node>
<StgValue><ssdm name="p_shl53"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:609 %p_shl350_cast = zext i60 %p_shl53

]]></Node>
<StgValue><ssdm name="p_shl350_cast"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:610 %empty_142 = sub i63 %p_shl349_cast, i63 %p_shl350_cast

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:611 %tmp_114 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_142, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:612 %p_cast114_cast_cast = sext i31 %tmp_114

]]></Node>
<StgValue><ssdm name="p_cast114_cast_cast"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:613 %p_cast114_cast_cast_cast = zext i32 %p_cast114_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast114_cast_cast_cast"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:614 %empty_143 = mul i62 %p_cast114_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:615 %tmp_115 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_143, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:616 %mul84_u5_27fixp_26_0_8_cast = zext i28 %tmp_115

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_8_cast"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:617 %empty_144 = add i31 %tmp_113, i31 %mul84_u5_27fixp_26_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:618 %tmp_116 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_144, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:619 %tmp_117 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_116, i1 0

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:622 %p_shl55 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_1_load_3, i26 0

]]></Node>
<StgValue><ssdm name="p_shl55"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:623 %p_shl348_cast632 = zext i58 %p_shl55

]]></Node>
<StgValue><ssdm name="p_shl348_cast632"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:624 %p_shl348_cast = zext i58 %p_shl55

]]></Node>
<StgValue><ssdm name="p_shl348_cast"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:625 %empty_145 = add i64 %p_shl347_cast, i64 %p_shl348_cast632

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:626 %p_cast36 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_145, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:627 %p_cast118_cast = zext i32 %p_cast36

]]></Node>
<StgValue><ssdm name="p_cast118_cast"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:628 %empty_146 = mul i62 %p_cast118_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:629 %tmp_118 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_146, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:630 %mul84_u5_27fixp_26_0_9_cast = zext i28 %tmp_118

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_9_cast"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:631 %empty_147 = add i31 %tmp_117, i31 %mul84_u5_27fixp_26_0_9_cast

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:632 %tmp_119 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_147, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:633 %tmp_120 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_119, i1 0

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:634 %empty_148 = mul i64 %A_u3_29fixp_2_load_3_cast618, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:635 %p_cast37 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_148, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:636 %p_cast120_cast = zext i32 %p_cast37

]]></Node>
<StgValue><ssdm name="p_cast120_cast"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:637 %empty_149 = mul i62 %p_cast120_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:638 %tmp_121 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_149, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:639 %mul84_u5_27fixp_26_0_10_cast = zext i28 %tmp_121

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_10_cast"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:640 %empty_150 = add i31 %tmp_120, i31 %mul84_u5_27fixp_26_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:641 %tmp_122 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_150, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:642 %tmp_123 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_122, i1 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:643 %p_shl56 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_3_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl56"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:644 %p_shl345_cast633 = zext i60 %p_shl56

]]></Node>
<StgValue><ssdm name="p_shl345_cast633"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:645 %p_shl345_cast = zext i60 %p_shl56

]]></Node>
<StgValue><ssdm name="p_shl345_cast"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:646 %p_shl57 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_3_load_3, i26 0

]]></Node>
<StgValue><ssdm name="p_shl57"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:647 %p_shl346_cast = zext i58 %p_shl57

]]></Node>
<StgValue><ssdm name="p_shl346_cast"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:648 %empty_151 = sub i61 %p_shl345_cast, i61 %p_shl346_cast

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:649 %tmp_124 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_151, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:650 %p_cast124_cast_cast = sext i29 %tmp_124

]]></Node>
<StgValue><ssdm name="p_cast124_cast_cast"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:651 %p_cast124_cast_cast_cast = zext i32 %p_cast124_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast124_cast_cast_cast"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:652 %empty_152 = mul i62 %p_cast124_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:653 %tmp_125 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_152, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:654 %mul84_u5_27fixp_26_0_11_cast = zext i28 %tmp_125

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_11_cast"/></StgValue>
</operation>

<operation id="1165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:655 %empty_153 = add i31 %tmp_123, i31 %mul84_u5_27fixp_26_0_11_cast

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="1166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:656 %tmp_126 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_153, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:658 %p_shl58 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_4_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl58"/></StgValue>
</operation>

<operation id="1168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:659 %p_shl343_cast = zext i62 %p_shl58

]]></Node>
<StgValue><ssdm name="p_shl343_cast"/></StgValue>
</operation>

<operation id="1169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:660 %p_shl59 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_4_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl59"/></StgValue>
</operation>

<operation id="1170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:661 %p_shl344_cast = zext i60 %p_shl59

]]></Node>
<StgValue><ssdm name="p_shl344_cast"/></StgValue>
</operation>

<operation id="1171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:662 %empty_154 = sub i63 %p_shl343_cast, i63 %p_shl344_cast

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="1172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:663 %tmp_128 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_154, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:664 %p_cast128_cast_cast = sext i31 %tmp_128

]]></Node>
<StgValue><ssdm name="p_cast128_cast_cast"/></StgValue>
</operation>

<operation id="1174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:665 %p_cast128_cast_cast_cast = zext i32 %p_cast128_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast128_cast_cast_cast"/></StgValue>
</operation>

<operation id="1175" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:666 %empty_155 = mul i62 %p_cast128_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="1176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:667 %tmp_129 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_155, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1177" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:672 %empty_157 = mul i63 %A_u3_29fixp_5_load_3_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="1178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:673 %p_cast38 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_157, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="1179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:674 %p_cast130_cast = zext i31 %p_cast38

]]></Node>
<StgValue><ssdm name="p_cast130_cast"/></StgValue>
</operation>

<operation id="1180" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:675 %empty_158 = mul i61 %p_cast130_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="1181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:676 %p_cast39 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_158, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:693 %empty_163 = mul i64 %A_u3_29fixp_7_load_3_cast625, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:694 %p_cast41 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_163, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:695 %p_cast135_cast = zext i32 %p_cast41

]]></Node>
<StgValue><ssdm name="p_cast135_cast"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:696 %empty_164 = mul i62 %p_cast135_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:697 %tmp_137 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_164, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:769 %tmp_153 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_152, i1 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:775 %mul84_u5_27fixp_35_0_6_cast = zext i28 %tmp_154

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_6_cast"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:776 %empty_182 = add i31 %tmp_153, i31 %mul84_u5_27fixp_35_0_6_cast

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="1190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:777 %tmp_155 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_182, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:778 %tmp_156 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_155, i1 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:789 %mul84_u5_27fixp_35_0_7_cast = zext i28 %tmp_157

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_7_cast"/></StgValue>
</operation>

<operation id="1193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:790 %empty_185 = add i31 %tmp_156, i31 %mul84_u5_27fixp_35_0_7_cast

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="1194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:791 %tmp_158 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_185, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:792 %tmp_159 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_158, i1 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:793 %p_shl71 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_1_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl71"/></StgValue>
</operation>

<operation id="1197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:794 %p_shl327_cast = zext i62 %p_shl71

]]></Node>
<StgValue><ssdm name="p_shl327_cast"/></StgValue>
</operation>

<operation id="1198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:795 %p_shl72 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_1_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl72"/></StgValue>
</operation>

<operation id="1199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:796 %p_shl328_cast = zext i60 %p_shl72

]]></Node>
<StgValue><ssdm name="p_shl328_cast"/></StgValue>
</operation>

<operation id="1200" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:797 %empty_186 = sub i63 %p_shl327_cast, i63 %p_shl328_cast

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="1201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:798 %tmp_160 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_186, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:799 %p_cast164_cast_cast = sext i31 %tmp_160

]]></Node>
<StgValue><ssdm name="p_cast164_cast_cast"/></StgValue>
</operation>

<operation id="1203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:800 %p_cast164_cast_cast_cast = zext i32 %p_cast164_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast164_cast_cast_cast"/></StgValue>
</operation>

<operation id="1204" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:801 %empty_187 = mul i62 %p_cast164_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="1205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:802 %tmp_161 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_187, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:803 %mul84_u5_27fixp_35_0_9_cast = zext i28 %tmp_161

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_9_cast"/></StgValue>
</operation>

<operation id="1207" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:804 %empty_188 = add i31 %tmp_159, i31 %mul84_u5_27fixp_35_0_9_cast

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="1208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:805 %tmp_162 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_188, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:806 %tmp_163 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_162, i1 0

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:807 %p_shl73 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_2_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl73"/></StgValue>
</operation>

<operation id="1211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:808 %p_shl325_cast = zext i63 %p_shl73

]]></Node>
<StgValue><ssdm name="p_shl325_cast"/></StgValue>
</operation>

<operation id="1212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:809 %p_shl74 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_2_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl74"/></StgValue>
</operation>

<operation id="1213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:810 %p_shl326_cast = zext i61 %p_shl74

]]></Node>
<StgValue><ssdm name="p_shl326_cast"/></StgValue>
</operation>

<operation id="1214" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:811 %empty_189 = sub i64 %p_shl325_cast, i64 %p_shl326_cast

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="1215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:812 %p_cast46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_189, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="1216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:813 %p_cast168_cast = zext i32 %p_cast46

]]></Node>
<StgValue><ssdm name="p_cast168_cast"/></StgValue>
</operation>

<operation id="1217" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:814 %empty_190 = mul i62 %p_cast168_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="1218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:815 %tmp_164 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_190, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:816 %mul84_u5_27fixp_35_0_10_cast = zext i28 %tmp_164

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_10_cast"/></StgValue>
</operation>

<operation id="1220" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:817 %empty_191 = add i31 %tmp_163, i31 %mul84_u5_27fixp_35_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="1221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:818 %tmp_165 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_191, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:819 %tmp_166 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_165, i1 0

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:820 %p_shl75 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_3_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl75"/></StgValue>
</operation>

<operation id="1224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:821 %p_shl323_cast = zext i63 %p_shl75

]]></Node>
<StgValue><ssdm name="p_shl323_cast"/></StgValue>
</operation>

<operation id="1225" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:822 %empty_192 = add i64 %p_shl323_cast, i64 %p_shl345_cast633

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="1226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:823 %p_cast47 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_192, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="1227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:824 %p_cast171_cast = zext i32 %p_cast47

]]></Node>
<StgValue><ssdm name="p_cast171_cast"/></StgValue>
</operation>

<operation id="1228" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:825 %empty_193 = mul i62 %p_cast171_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="1229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:826 %tmp_167 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_193, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:827 %mul84_u5_27fixp_35_0_11_cast = zext i28 %tmp_167

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_11_cast"/></StgValue>
</operation>

<operation id="1231" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:828 %empty_194 = add i31 %tmp_166, i31 %mul84_u5_27fixp_35_0_11_cast

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:829 %tmp_168 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_194, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:830 %tmp_169 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_168, i1 0

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:831 %p_shl76 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_5_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl76"/></StgValue>
</operation>

<operation id="1235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:832 %p_shl321_cast = zext i62 %p_shl76

]]></Node>
<StgValue><ssdm name="p_shl321_cast"/></StgValue>
</operation>

<operation id="1236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:833 %p_shl77 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_5_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl77"/></StgValue>
</operation>

<operation id="1237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:834 %p_shl322_cast = zext i60 %p_shl77

]]></Node>
<StgValue><ssdm name="p_shl322_cast"/></StgValue>
</operation>

<operation id="1238" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:835 %empty_195 = sub i63 %p_shl321_cast, i63 %p_shl322_cast

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="1239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:836 %tmp_170 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_195, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:837 %p_cast175_cast_cast = sext i31 %tmp_170

]]></Node>
<StgValue><ssdm name="p_cast175_cast_cast"/></StgValue>
</operation>

<operation id="1241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:838 %p_cast175_cast_cast_cast = zext i32 %p_cast175_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast175_cast_cast_cast"/></StgValue>
</operation>

<operation id="1242" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:839 %empty_196 = mul i62 %p_cast175_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="1243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:840 %tmp_171 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_196, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:841 %mul84_u5_27fixp_35_0_13_cast = zext i28 %tmp_171

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_13_cast"/></StgValue>
</operation>

<operation id="1245" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:842 %empty_197 = add i31 %tmp_169, i31 %mul84_u5_27fixp_35_0_13_cast

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="1246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:843 %tmp_172 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_197, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:857 %p_shl79 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_7_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl79"/></StgValue>
</operation>

<operation id="1248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:858 %p_shl317_cast = zext i63 %p_shl79

]]></Node>
<StgValue><ssdm name="p_shl317_cast"/></StgValue>
</operation>

<operation id="1249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:891 %tmp_183 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_182, i1 0

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:892 %p_cast191 = zext i28 %tmp_183

]]></Node>
<StgValue><ssdm name="p_cast191"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:900 %mul84_u5_27fixp8_1_2_cast = zext i28 %tmp_184

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_2_cast"/></StgValue>
</operation>

<operation id="1252" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:901 %empty_211 = add i29 %p_cast191, i29 %mul84_u5_27fixp8_1_2_cast

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="1253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:902 %tmp_185 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_211, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:903 %tmp_186 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_185, i1 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:904 %p_cast194 = zext i29 %tmp_186

]]></Node>
<StgValue><ssdm name="p_cast194"/></StgValue>
</operation>

<operation id="1256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:910 %mul84_u5_27fixp8_1_3_cast = zext i28 %tmp_187

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_3_cast"/></StgValue>
</operation>

<operation id="1257" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:911 %empty_214 = add i30 %p_cast194, i30 %mul84_u5_27fixp8_1_3_cast

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="1258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:912 %tmp_188 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_214, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:913 %tmp_189 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_188, i1 0

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:914 %p_cast195 = zext i30 %tmp_189

]]></Node>
<StgValue><ssdm name="p_cast195"/></StgValue>
</operation>

<operation id="1261" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:915 %empty_215 = add i31 %p_cast195, i31 %mul84_u5_27fixp8_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="1262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:916 %tmp_190 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_215, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:917 %tmp_191 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_190, i1 0

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:923 %p_cast198_cast = zext i28 %p_cast55

]]></Node>
<StgValue><ssdm name="p_cast198_cast"/></StgValue>
</operation>

<operation id="1265" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:924 %empty_218 = add i31 %tmp_191, i31 %p_cast198_cast

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="1266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:925 %tmp_192 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_218, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:926 %tmp_193 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_192, i1 0

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:932 %mul84_u5_27fixp8_1_6_cast = zext i28 %tmp_194

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_6_cast"/></StgValue>
</operation>

<operation id="1269" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:933 %empty_221 = add i31 %tmp_193, i31 %mul84_u5_27fixp8_1_6_cast

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="1270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:934 %tmp_195 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_221, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:935 %tmp_196 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_195, i1 0

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:936 %p_shl83 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_7_load, i29 0

]]></Node>
<StgValue><ssdm name="p_shl83"/></StgValue>
</operation>

<operation id="1273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:937 %p_shl309_cast = zext i61 %p_shl83

]]></Node>
<StgValue><ssdm name="p_shl309_cast"/></StgValue>
</operation>

<operation id="1274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:938 %p_shl84 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_7_load, i26 0

]]></Node>
<StgValue><ssdm name="p_shl84"/></StgValue>
</operation>

<operation id="1275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:939 %p_shl310_cast = zext i58 %p_shl84

]]></Node>
<StgValue><ssdm name="p_shl310_cast"/></StgValue>
</operation>

<operation id="1276" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:940 %empty_222 = add i62 %p_shl309_cast, i62 %p_shl310_cast

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="1277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:941 %p_cast57 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_222, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="1278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:942 %p_cast203_cast = zext i30 %p_cast57

]]></Node>
<StgValue><ssdm name="p_cast203_cast"/></StgValue>
</operation>

<operation id="1279" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:943 %empty_223 = mul i60 %p_cast203_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="1280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:944 %p_cast59 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_223, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="1281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="31" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:945 %p_cast204_cast = zext i26 %p_cast59

]]></Node>
<StgValue><ssdm name="p_cast204_cast"/></StgValue>
</operation>

<operation id="1282" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:946 %empty_224 = add i31 %tmp_196, i31 %p_cast204_cast

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="1283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:947 %tmp_197 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_224, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:948 %tmp_198 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_197, i1 0

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1285" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:949 %empty_225 = add i31 %tmp_198, i31 %mul84_u5_27fixp8_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="1286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:950 %tmp_199 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_225, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1287" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:952 %empty_226 = mul i64 %A_u3_29fixp_1_load_1_cast596, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="1288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:953 %p_cast60 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_226, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="1289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:954 %p_cast205_cast = zext i32 %p_cast60

]]></Node>
<StgValue><ssdm name="p_cast205_cast"/></StgValue>
</operation>

<operation id="1290" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:955 %empty_227 = mul i62 %p_cast205_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="1291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:956 %tmp_201 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_227, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:961 %p_shl85 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_2_load_1, i29 0

]]></Node>
<StgValue><ssdm name="p_shl85"/></StgValue>
</operation>

<operation id="1293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:962 %p_shl305_cast = zext i61 %p_shl85

]]></Node>
<StgValue><ssdm name="p_shl305_cast"/></StgValue>
</operation>

<operation id="1294" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:963 %empty_229 = sub i62 %p_shl305_cast, i62 %p_shl390_cast

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="1295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:964 %tmp_204 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_229, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:965 %p_cast208_cast_cast = sext i30 %tmp_204

]]></Node>
<StgValue><ssdm name="p_cast208_cast_cast"/></StgValue>
</operation>

<operation id="1297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:966 %p_cast208_cast_cast_cast = zext i32 %p_cast208_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast208_cast_cast_cast"/></StgValue>
</operation>

<operation id="1298" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:967 %empty_230 = mul i62 %p_cast208_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="1299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:968 %tmp_205 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_230, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1300" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:973 %empty_232 = mul i63 %A_u3_29fixp_3_load_1_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="1301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:974 %p_cast61 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_232, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="1302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:975 %p_cast210_cast = zext i31 %p_cast61

]]></Node>
<StgValue><ssdm name="p_cast210_cast"/></StgValue>
</operation>

<operation id="1303" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:976 %empty_233 = mul i61 %p_cast210_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="1304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:977 %p_cast62 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_233, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="1305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1000 %p_shl95 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_6_load_1, i30 0

]]></Node>
<StgValue><ssdm name="p_shl95"/></StgValue>
</operation>

<operation id="1306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1001 %p_shl299_cast = zext i62 %p_shl95

]]></Node>
<StgValue><ssdm name="p_shl299_cast"/></StgValue>
</operation>

<operation id="1307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1002 %p_shl96 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_6_load_1, i27 0

]]></Node>
<StgValue><ssdm name="p_shl96"/></StgValue>
</operation>

<operation id="1308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1003 %p_shl300_cast = zext i59 %p_shl96

]]></Node>
<StgValue><ssdm name="p_shl300_cast"/></StgValue>
</operation>

<operation id="1309" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1004 %empty_239 = add i63 %p_shl299_cast, i63 %p_shl300_cast

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1005 %p_cast63 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_239, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1006 %p_cast216_cast = zext i31 %p_cast63

]]></Node>
<StgValue><ssdm name="p_cast216_cast"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1007 %empty_240 = mul i61 %p_cast216_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1008 %p_cast64 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_240, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1064 %tmp_230 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_229, i1 0

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1065 %p_cast233 = zext i30 %tmp_230

]]></Node>
<StgValue><ssdm name="p_cast233"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1066 %empty_256 = add i31 %p_cast233, i31 %mul84_u5_27fixp_17_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1067 %tmp_231 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_256, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1068 %tmp_232 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_231, i1 0

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1074 %mul84_u5_27fixp_17_1_5_cast = zext i28 %tmp_233

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_5_cast"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1075 %empty_259 = add i31 %tmp_232, i31 %mul84_u5_27fixp_17_1_5_cast

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1076 %tmp_234 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_259, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1077 %tmp_235 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_234, i1 0

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1086 %mul84_u5_27fixp_17_1_6_cast = zext i28 %tmp_237

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_6_cast"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1087 %empty_262 = add i31 %tmp_235, i31 %mul84_u5_27fixp_17_1_6_cast

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1088 %tmp_238 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_262, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1089 %tmp_239 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_238, i1 0

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1098 %mul84_u5_27fixp_17_1_7_cast = zext i28 %tmp_240

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_7_cast"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1099 %empty_265 = add i31 %tmp_239, i31 %mul84_u5_27fixp_17_1_7_cast

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1100 %tmp_241 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_265, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1101 %tmp_242 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_241, i1 0

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1102 %empty_266 = add i63 %p_shl327_cast, i63 %p_shl372_cast242

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1103 %p_cast70 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_266, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1104 %p_cast243_cast = zext i31 %p_cast70

]]></Node>
<StgValue><ssdm name="p_cast243_cast"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1105 %empty_267 = mul i61 %p_cast243_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1106 %p_cast71 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_267, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1107 %p_cast244_cast = zext i27 %p_cast71

]]></Node>
<StgValue><ssdm name="p_cast244_cast"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1108 %empty_268 = add i31 %tmp_242, i31 %p_cast244_cast

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1109 %tmp_243 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_268, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1110 %tmp_244 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_243, i1 0

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1111 %empty_269 = add i64 %p_shl325_cast, i64 %p_shl370_cast619

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1112 %p_cast72 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_269, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1113 %p_cast245_cast = zext i32 %p_cast72

]]></Node>
<StgValue><ssdm name="p_cast245_cast"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1114 %empty_270 = mul i62 %p_cast245_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1115 %tmp_245 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_270, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1116 %mul84_u5_27fixp_17_1_10_cast = zext i28 %tmp_245

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_10_cast"/></StgValue>
</operation>

<operation id="1346" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1117 %empty_271 = add i31 %tmp_244, i31 %mul84_u5_27fixp_17_1_10_cast

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1118 %tmp_246 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_271, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1119 %tmp_247 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_246, i1 0

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1120 %p_shl102 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_3_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl102"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1121 %p_shl279_cast651 = zext i61 %p_shl102

]]></Node>
<StgValue><ssdm name="p_shl279_cast651"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1122 %p_shl279_cast = zext i61 %p_shl102

]]></Node>
<StgValue><ssdm name="p_shl279_cast"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1123 %empty_272 = sub i62 %p_shl279_cast, i62 %p_shl368_cast248

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1124 %tmp_248 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_272, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1125 %p_cast249_cast_cast = sext i30 %tmp_248

]]></Node>
<StgValue><ssdm name="p_cast249_cast_cast"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1126 %p_cast249_cast_cast_cast = zext i32 %p_cast249_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast249_cast_cast_cast"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1127 %empty_273 = mul i62 %p_cast249_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1128 %tmp_249 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_273, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1129 %mul84_u5_27fixp_17_1_11_cast = zext i28 %tmp_249

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_11_cast"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1130 %empty_274 = add i31 %tmp_247, i31 %mul84_u5_27fixp_17_1_11_cast

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1131 %tmp_250 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_274, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1136 %empty_276 = mul i64 %A_u3_29fixp_5_load_3_cast622, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1137 %p_cast73 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_276, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1138 %p_cast251_cast = zext i32 %p_cast73

]]></Node>
<StgValue><ssdm name="p_cast251_cast"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1139 %empty_277 = mul i62 %p_cast251_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="1365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1140 %tmp_254 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_277, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="27" op_0_bw="27" op_1_bw="26" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1183 %tmp_266 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i26.i1, i26 %tmp_265, i1 0

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="29" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1184 %p_cast265 = zext i27 %tmp_266

]]></Node>
<StgValue><ssdm name="p_cast265"/></StgValue>
</operation>

<operation id="1368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1190 %mul84_u5_27fixp_26_1_2_cast = zext i28 %tmp_267

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_2_cast"/></StgValue>
</operation>

<operation id="1369" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1191 %empty_292 = add i29 %p_cast265, i29 %mul84_u5_27fixp_26_1_2_cast

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="1370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1192 %tmp_268 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_292, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1193 %tmp_269 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_268, i1 0

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1194 %p_cast269 = zext i29 %tmp_269

]]></Node>
<StgValue><ssdm name="p_cast269"/></StgValue>
</operation>

<operation id="1373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1204 %mul84_u5_27fixp_26_1_3_cast = zext i28 %tmp_271

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_3_cast"/></StgValue>
</operation>

<operation id="1374" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1205 %empty_295 = add i30 %p_cast269, i30 %mul84_u5_27fixp_26_1_3_cast

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="1375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1206 %tmp_272 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_295, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1207 %tmp_273 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_272, i1 0

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1208 %p_cast270 = zext i30 %tmp_273

]]></Node>
<StgValue><ssdm name="p_cast270"/></StgValue>
</operation>

<operation id="1378" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1209 %empty_296 = add i31 %p_cast270, i31 %mul84_u5_27fixp_26_0_4_cast271

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="1379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1210 %tmp_274 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_296, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1211 %tmp_275 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_274, i1 0

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="31" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1222 %p_cast275_cast = zext i26 %p_cast78

]]></Node>
<StgValue><ssdm name="p_cast275_cast"/></StgValue>
</operation>

<operation id="1382" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1223 %empty_299 = add i31 %tmp_275, i31 %p_cast275_cast

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="1383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1224 %tmp_276 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_299, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1225 %tmp_277 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_276, i1 0

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1231 %mul84_u5_27fixp_26_1_6_cast = zext i28 %tmp_278

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_6_cast"/></StgValue>
</operation>

<operation id="1386" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1232 %empty_302 = add i31 %tmp_277, i31 %mul84_u5_27fixp_26_1_6_cast

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="1387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1233 %tmp_279 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_302, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1234 %tmp_280 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_279, i1 0

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1241 %mul84_u5_27fixp_26_1_7_cast = zext i28 %tmp_282

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_7_cast"/></StgValue>
</operation>

<operation id="1390" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1242 %empty_305 = add i31 %tmp_280, i31 %mul84_u5_27fixp_26_1_7_cast

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="1391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1243 %tmp_283 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_305, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1244 %tmp_284 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_283, i1 0

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1393" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1245 %empty_306 = add i31 %tmp_284, i31 %mul84_u5_27fixp_26_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="1394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1246 %tmp_285 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_306, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1247 %tmp_286 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_285, i1 0

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1396" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1248 %empty_307 = mul i64 %A_u3_29fixp_1_load_3_cast614, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="1397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1249 %p_cast80 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_307, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast80"/></StgValue>
</operation>

<operation id="1398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1250 %p_cast281_cast = zext i32 %p_cast80

]]></Node>
<StgValue><ssdm name="p_cast281_cast"/></StgValue>
</operation>

<operation id="1399" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1251 %empty_308 = mul i62 %p_cast281_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="1400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1252 %tmp_287 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_308, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1253 %mul84_u5_27fixp_26_1_9_cast = zext i28 %tmp_287

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_9_cast"/></StgValue>
</operation>

<operation id="1402" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1254 %empty_309 = add i31 %tmp_286, i31 %mul84_u5_27fixp_26_1_9_cast

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="1403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1255 %tmp_288 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_309, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1256 %tmp_289 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_288, i1 0

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1257 %p_shl108 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_2_load_3, i27 0

]]></Node>
<StgValue><ssdm name="p_shl108"/></StgValue>
</operation>

<operation id="1406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1258 %p_shl260_cast = zext i59 %p_shl108

]]></Node>
<StgValue><ssdm name="p_shl260_cast"/></StgValue>
</operation>

<operation id="1407" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1259 %empty_310 = add i63 %p_shl369_cast, i63 %p_shl260_cast

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="1408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1260 %p_cast81 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_310, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="1409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1261 %p_cast284_cast = zext i31 %p_cast81

]]></Node>
<StgValue><ssdm name="p_cast284_cast"/></StgValue>
</operation>

<operation id="1410" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1262 %empty_311 = mul i61 %p_cast284_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="1411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1263 %p_cast82 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_311, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>

<operation id="1412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1264 %p_cast285_cast = zext i27 %p_cast82

]]></Node>
<StgValue><ssdm name="p_cast285_cast"/></StgValue>
</operation>

<operation id="1413" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1265 %empty_312 = add i31 %tmp_289, i31 %p_cast285_cast

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="1414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1266 %tmp_290 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_312, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1415" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1268 %empty_313 = mul i64 %A_u3_29fixp_3_load_3_cast621, i64 2617245696

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="1416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1269 %p_cast83 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_313, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>

<operation id="1417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1270 %p_cast286_cast = zext i32 %p_cast83

]]></Node>
<StgValue><ssdm name="p_cast286_cast"/></StgValue>
</operation>

<operation id="1418" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1271 %empty_314 = mul i62 %p_cast286_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="1419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1272 %tmp_292 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_314, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1280 %p_shl109 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_5_load_3, i26 0

]]></Node>
<StgValue><ssdm name="p_shl109"/></StgValue>
</operation>

<operation id="1421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1281 %p_shl256_cast = zext i58 %p_shl109

]]></Node>
<StgValue><ssdm name="p_shl256_cast"/></StgValue>
</operation>

<operation id="1422" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1282 %empty_317 = add i64 %p_shl363_cast, i64 %p_shl256_cast

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="1423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1283 %p_cast84 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_317, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>

<operation id="1424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1284 %p_cast289_cast = zext i32 %p_cast84

]]></Node>
<StgValue><ssdm name="p_cast289_cast"/></StgValue>
</operation>

<operation id="1425" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1285 %empty_318 = mul i62 %p_cast289_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="1426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1286 %tmp_297 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_318, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1427" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1301 %empty_323 = mul i63 %A_u3_29fixp_7_load_3_cast, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="1428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1302 %p_cast85 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_323, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="1429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1303 %p_cast293_cast = zext i31 %p_cast85

]]></Node>
<StgValue><ssdm name="p_cast293_cast"/></StgValue>
</operation>

<operation id="1430" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1304 %empty_324 = mul i62 %p_cast293_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1305 %p_cast86 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_324, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>

<operation id="1432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1358 %tmp_317 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_316, i1 0

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1364 %mul84_u5_27fixp_35_1_9_cast = zext i28 %tmp_318

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_9_cast"/></StgValue>
</operation>

<operation id="1434" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1365 %empty_342 = add i31 %tmp_317, i31 %mul84_u5_27fixp_35_1_9_cast

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="1435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1366 %tmp_319 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_342, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1367 %tmp_320 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_319, i1 0

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1437" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1368 %empty_343 = sub i64 %p_shl323_cast, i64 %p_shl279_cast651

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="1438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1369 %p_cast92 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_343, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast92"/></StgValue>
</operation>

<operation id="1439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1370 %p_cast310_cast = zext i32 %p_cast92

]]></Node>
<StgValue><ssdm name="p_cast310_cast"/></StgValue>
</operation>

<operation id="1440" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1371 %empty_344 = mul i62 %p_cast310_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="1441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1372 %tmp_321 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_344, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1373 %mul84_u5_27fixp_35_1_11_cast = zext i28 %tmp_321

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_11_cast"/></StgValue>
</operation>

<operation id="1443" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1374 %empty_345 = add i31 %tmp_320, i31 %mul84_u5_27fixp_35_1_11_cast

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="1444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1375 %tmp_322 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_345, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1376 %tmp_323 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_322, i1 0

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1377 %p_shl112 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_5_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl112"/></StgValue>
</operation>

<operation id="1447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1378 %p_shl240_cast659 = zext i61 %p_shl112

]]></Node>
<StgValue><ssdm name="p_shl240_cast659"/></StgValue>
</operation>

<operation id="1448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1379 %p_shl240_cast = zext i61 %p_shl112

]]></Node>
<StgValue><ssdm name="p_shl240_cast"/></StgValue>
</operation>

<operation id="1449" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1380 %empty_346 = sub i64 %p_shl363_cast, i64 %p_shl240_cast659

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1381 %p_cast94 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_346, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast94"/></StgValue>
</operation>

<operation id="1451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1382 %p_cast313_cast = zext i32 %p_cast94

]]></Node>
<StgValue><ssdm name="p_cast313_cast"/></StgValue>
</operation>

<operation id="1452" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1383 %empty_347 = mul i62 %p_cast313_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="1453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1384 %tmp_324 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_347, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1385 %mul84_u5_27fixp_35_1_13_cast = zext i28 %tmp_324

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_13_cast"/></StgValue>
</operation>

<operation id="1455" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1386 %empty_348 = add i31 %tmp_323, i31 %mul84_u5_27fixp_35_1_13_cast

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="1456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1387 %tmp_325 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_348, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1388 %tmp_326 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_325, i1 0

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1389 %p_shl113 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_7_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl113"/></StgValue>
</operation>

<operation id="1459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1390 %p_shl238_cast = zext i61 %p_shl113

]]></Node>
<StgValue><ssdm name="p_shl238_cast"/></StgValue>
</operation>

<operation id="1460" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1391 %empty_349 = sub i64 %p_shl317_cast, i64 %p_shl238_cast

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="1461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1392 %p_cast95 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_349, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>

<operation id="1462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1393 %p_cast316_cast = zext i32 %p_cast95

]]></Node>
<StgValue><ssdm name="p_cast316_cast"/></StgValue>
</operation>

<operation id="1463" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1394 %empty_350 = mul i62 %p_cast316_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="1464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1395 %tmp_327 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_350, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1396 %mul84_u5_27fixp_35_1_15_cast = zext i28 %tmp_327

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_1_15_cast"/></StgValue>
</operation>

<operation id="1466" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1397 %empty_351 = add i31 %tmp_326, i31 %mul84_u5_27fixp_35_1_15_cast

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="1467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1398 %tmp_328 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_351, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1399 %tmp_329 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_328, i1 0

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1406 %mul93_u4_28fixp_34_1_cast = zext i27 %tmp_330

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_34_1_cast"/></StgValue>
</operation>

<operation id="1470" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1407 %add102_s9_23fixp_3_1 = add i31 %tmp_329, i31 %mul93_u4_28fixp_34_1_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_3_1"/></StgValue>
</operation>

<operation id="1471" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1408 %store_ln0 = store i31 %add102_s9_23fixp_3_1, i4 %D_s9_23fixp_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1414 %tmp_332 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_331, i1 0

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1415 %p_cast322 = zext i28 %tmp_332

]]></Node>
<StgValue><ssdm name="p_cast322"/></StgValue>
</operation>

<operation id="1474" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1416 %empty_357 = add i29 %p_cast322, i29 %mul84_u5_27fixp8_0_2_cast

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="1475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1417 %tmp_333 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_357, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1418 %tmp_334 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_333, i1 0

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1419 %p_cast326 = zext i29 %tmp_334

]]></Node>
<StgValue><ssdm name="p_cast326"/></StgValue>
</operation>

<operation id="1478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1427 %mul84_u5_27fixp8_2_3_cast = zext i28 %tmp_335

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_2_3_cast"/></StgValue>
</operation>

<operation id="1479" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1428 %empty_360 = add i30 %p_cast326, i30 %mul84_u5_27fixp8_2_3_cast

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="1480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1429 %tmp_336 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_360, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1430 %tmp_337 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_336, i1 0

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1431 %p_cast327 = zext i30 %tmp_337

]]></Node>
<StgValue><ssdm name="p_cast327"/></StgValue>
</operation>

<operation id="1483" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1432 %empty_361 = add i31 %p_cast327, i31 %mul84_u5_27fixp8_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="1484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1433 %tmp_338 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_361, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1434 %tmp_339 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_338, i1 0

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1440 %mul84_u5_27fixp8_2_5_cast = zext i28 %tmp_340

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_2_5_cast"/></StgValue>
</operation>

<operation id="1487" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1441 %empty_364 = add i31 %tmp_339, i31 %mul84_u5_27fixp8_2_5_cast

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="1488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1442 %tmp_341 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_364, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1443 %tmp_342 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_341, i1 0

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1490" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1444 %empty_365 = add i31 %tmp_342, i31 %p_cast20_cast

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="1491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1445 %tmp_343 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_365, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1446 %tmp_344 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_343, i1 0

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1493" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1447 %empty_366 = mul i64 %A_u3_29fixp_7_load_cast593, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="1494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1448 %p_cast100 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_366, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast100"/></StgValue>
</operation>

<operation id="1495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1449 %p_cast330_cast = zext i32 %p_cast100

]]></Node>
<StgValue><ssdm name="p_cast330_cast"/></StgValue>
</operation>

<operation id="1496" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1450 %empty_367 = mul i62 %p_cast330_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="1497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1451 %tmp_345 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_367, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1452 %mul84_u5_27fixp8_2_7_cast = zext i28 %tmp_345

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_2_7_cast"/></StgValue>
</operation>

<operation id="1499" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1453 %empty_368 = add i31 %tmp_344, i31 %mul84_u5_27fixp8_2_7_cast

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="1500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1454 %tmp_346 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_368, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1455 %tmp_347 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_346, i1 0

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1502" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1456 %empty_369 = add i31 %tmp_347, i31 %mul84_u5_27fixp8_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="1503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1457 %tmp_348 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_369, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1459 %p_shl115 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_1_load_1, i28 0

]]></Node>
<StgValue><ssdm name="p_shl115"/></StgValue>
</operation>

<operation id="1505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1460 %p_shl225_cast = zext i60 %p_shl115

]]></Node>
<StgValue><ssdm name="p_shl225_cast"/></StgValue>
</operation>

<operation id="1506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1461 %p_shl116 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_1_load_1, i26 0

]]></Node>
<StgValue><ssdm name="p_shl116"/></StgValue>
</operation>

<operation id="1507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1462 %p_shl226_cast = zext i58 %p_shl116

]]></Node>
<StgValue><ssdm name="p_shl226_cast"/></StgValue>
</operation>

<operation id="1508" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1463 %empty_370 = sub i61 %p_shl225_cast, i61 %p_shl226_cast

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="1509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1464 %tmp_350 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_370, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1465 %p_cast334_cast_cast = sext i29 %tmp_350

]]></Node>
<StgValue><ssdm name="p_cast334_cast_cast"/></StgValue>
</operation>

<operation id="1511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1466 %p_cast334_cast_cast_cast = zext i32 %p_cast334_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast334_cast_cast_cast"/></StgValue>
</operation>

<operation id="1512" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1467 %empty_371 = mul i62 %p_cast334_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="1513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1468 %tmp_351 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_371, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1476 %p_shl117 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_3_load_1, i29 0

]]></Node>
<StgValue><ssdm name="p_shl117"/></StgValue>
</operation>

<operation id="1515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1477 %p_shl221_cast = zext i61 %p_shl117

]]></Node>
<StgValue><ssdm name="p_shl221_cast"/></StgValue>
</operation>

<operation id="1516" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1478 %empty_374 = add i62 %p_shl221_cast, i62 %p_shl388_cast

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="1517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1479 %p_cast101 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_374, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>

<operation id="1518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1480 %p_cast337_cast = zext i30 %p_cast101

]]></Node>
<StgValue><ssdm name="p_cast337_cast"/></StgValue>
</operation>

<operation id="1519" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1481 %empty_375 = mul i60 %p_cast337_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="1520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1482 %p_cast103 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_375, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast103"/></StgValue>
</operation>

<operation id="1521" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1505 %empty_382 = mul i63 %A_u3_29fixp_7_load_1_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="1522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1506 %p_cast104 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_382, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast104"/></StgValue>
</operation>

<operation id="1523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1507 %p_cast343_cast = zext i31 %p_cast104

]]></Node>
<StgValue><ssdm name="p_cast343_cast"/></StgValue>
</operation>

<operation id="1524" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1508 %empty_383 = mul i61 %p_cast343_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="1525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1509 %p_cast106 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_383, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>

<operation id="1526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1532 %tmp_372 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_371, i1 0

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1533 %p_cast351 = zext i29 %tmp_372

]]></Node>
<StgValue><ssdm name="p_cast351"/></StgValue>
</operation>

<operation id="1528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1539 %mul84_u5_27fixp_17_2_3_cast = zext i28 %tmp_373

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_2_3_cast"/></StgValue>
</operation>

<operation id="1529" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1540 %empty_393 = add i30 %p_cast351, i30 %mul84_u5_27fixp_17_2_3_cast

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="1530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1541 %tmp_374 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_393, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1542 %tmp_375 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_374, i1 0

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1543 %p_cast352 = zext i30 %tmp_375

]]></Node>
<StgValue><ssdm name="p_cast352"/></StgValue>
</operation>

<operation id="1533" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1544 %empty_394 = add i31 %p_cast352, i31 %mul84_u5_27fixp_17_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="1534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1545 %tmp_376 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_394, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1546 %tmp_377 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_376, i1 0

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1553 %mul84_u5_27fixp_17_2_5_cast = zext i28 %tmp_379

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_2_5_cast"/></StgValue>
</operation>

<operation id="1537" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1554 %empty_397 = add i31 %tmp_377, i31 %mul84_u5_27fixp_17_2_5_cast

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="1538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1555 %tmp_380 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_397, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1556 %tmp_381 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_380, i1 0

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1540" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1557 %empty_398 = add i31 %tmp_381, i31 %mul84_u5_27fixp_17_0_6_cast

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="1541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1558 %tmp_382 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_398, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1559 %tmp_383 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_382, i1 0

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1565 %p_cast356_cast = zext i27 %p_cast110

]]></Node>
<StgValue><ssdm name="p_cast356_cast"/></StgValue>
</operation>

<operation id="1544" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1566 %empty_401 = add i31 %tmp_383, i31 %p_cast356_cast

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="1545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1567 %tmp_384 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_401, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1568 %tmp_385 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_384, i1 0

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1547" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1569 %empty_402 = sub i64 %p_shl347_cast, i64 %p_shl372_cast616

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="1548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1570 %p_cast111 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_402, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast111"/></StgValue>
</operation>

<operation id="1549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1571 %p_cast357_cast = zext i32 %p_cast111

]]></Node>
<StgValue><ssdm name="p_cast357_cast"/></StgValue>
</operation>

<operation id="1550" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1572 %empty_403 = mul i62 %p_cast357_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="1551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1573 %tmp_386 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_403, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="1552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1574 %mul84_u5_27fixp_17_2_9_cast = zext i28 %tmp_386

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_2_9_cast"/></StgValue>
</operation>

<operation id="1553" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1575 %empty_404 = add i31 %tmp_385, i31 %mul84_u5_27fixp_17_2_9_cast

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="1554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1576 %tmp_387 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_404, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1577 %tmp_388 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_387, i1 0

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1556" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1578 %empty_405 = add i31 %tmp_388, i31 %mul84_u5_27fixp_17_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="1557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1579 %tmp_389 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_405, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1580 %tmp_390 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_389, i1 0

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1559" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1581 %empty_406 = mul i64 %A_u3_29fixp_3_load_3_cast621, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="1560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1582 %p_cast112 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_406, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast112"/></StgValue>
</operation>

<operation id="1561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1583 %p_cast359_cast = zext i32 %p_cast112

]]></Node>
<StgValue><ssdm name="p_cast359_cast"/></StgValue>
</operation>

<operation id="1562" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1584 %empty_407 = mul i62 %p_cast359_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="1563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1585 %tmp_391 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_407, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1586 %mul84_u5_27fixp_17_2_11_cast = zext i28 %tmp_391

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_2_11_cast"/></StgValue>
</operation>

<operation id="1565" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1587 %empty_408 = add i31 %tmp_390, i31 %mul84_u5_27fixp_17_2_11_cast

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="1566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1588 %tmp_392 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_408, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1567" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1593 %empty_410 = sub i62 %p_shl240_cast, i62 %p_shl364_cast

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="1568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1594 %tmp_396 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_410, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1595 %p_cast361_cast_cast = sext i30 %tmp_396

]]></Node>
<StgValue><ssdm name="p_cast361_cast_cast"/></StgValue>
</operation>

<operation id="1570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1596 %p_cast361_cast_cast_cast = zext i32 %p_cast361_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast361_cast_cast_cast"/></StgValue>
</operation>

<operation id="1571" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1597 %empty_411 = mul i62 %p_cast361_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="1572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1598 %tmp_397 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_411, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1646 %tmp_412 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_411, i1 0

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1647 %p_cast375 = zext i30 %tmp_412

]]></Node>
<StgValue><ssdm name="p_cast375"/></StgValue>
</operation>

<operation id="1575" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1648 %empty_426 = add i31 %p_cast375, i31 %mul84_u5_27fixp_26_0_4_cast271

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="1576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1649 %tmp_413 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_426, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1650 %tmp_414 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_413, i1 0

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1656 %p_cast377_cast = zext i27 %p_cast117

]]></Node>
<StgValue><ssdm name="p_cast377_cast"/></StgValue>
</operation>

<operation id="1579" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1657 %empty_429 = add i31 %tmp_414, i31 %p_cast377_cast

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="1580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1658 %tmp_415 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_429, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1659 %tmp_416 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_415, i1 0

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1582" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1660 %empty_430 = add i31 %tmp_416, i31 %mul84_u5_27fixp_26_0_6_cast

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="1583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1661 %tmp_417 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_430, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1662 %tmp_418 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_417, i1 0

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1668 %mul84_u5_27fixp_26_2_7_cast = zext i28 %tmp_419

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_2_7_cast"/></StgValue>
</operation>

<operation id="1586" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1669 %empty_433 = add i31 %tmp_418, i31 %mul84_u5_27fixp_26_2_7_cast

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="1587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1670 %tmp_420 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_433, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1671 %tmp_421 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_420, i1 0

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1589" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1672 %empty_434 = add i31 %tmp_421, i31 %mul84_u5_27fixp_26_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="1590" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1673 %tmp_422 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_434, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1674 %tmp_423 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_422, i1 0

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1592" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1675 %empty_435 = add i62 %p_shl371_cast, i62 %p_shl348_cast

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="1593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1676 %p_cast119 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_435, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast119"/></StgValue>
</operation>

<operation id="1594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1677 %p_cast380_cast = zext i30 %p_cast119

]]></Node>
<StgValue><ssdm name="p_cast380_cast"/></StgValue>
</operation>

<operation id="1595" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1678 %empty_436 = mul i60 %p_cast380_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="1596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1679 %p_cast120 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_436, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>

<operation id="1597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="31" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1680 %p_cast381_cast = zext i26 %p_cast120

]]></Node>
<StgValue><ssdm name="p_cast381_cast"/></StgValue>
</operation>

<operation id="1598" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1681 %empty_437 = add i31 %tmp_423, i31 %p_cast381_cast

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="1599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1682 %tmp_424 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_437, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1683 %tmp_425 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_424, i1 0

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1601" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1684 %empty_438 = add i31 %tmp_425, i31 %mul84_u5_27fixp_26_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="1602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1685 %tmp_426 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_438, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1686 %tmp_427 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_426, i1 0

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1604" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1687 %empty_439 = mul i63 %A_u3_29fixp_3_load_3_cast170, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="1605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1688 %p_cast121 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_439, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>

<operation id="1606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1689 %p_cast382_cast = zext i31 %p_cast121

]]></Node>
<StgValue><ssdm name="p_cast382_cast"/></StgValue>
</operation>

<operation id="1607" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1690 %empty_440 = mul i62 %p_cast382_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="1608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1691 %p_cast122 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_440, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast122"/></StgValue>
</operation>

<operation id="1609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1692 %p_cast383_cast = zext i28 %p_cast122

]]></Node>
<StgValue><ssdm name="p_cast383_cast"/></StgValue>
</operation>

<operation id="1610" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1693 %empty_441 = add i31 %tmp_427, i31 %p_cast383_cast

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="1611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1694 %tmp_428 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_441, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1612" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1699 %empty_443 = mul i64 %A_u3_29fixp_5_load_3_cast622, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="1613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1700 %p_cast123 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_443, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>

<operation id="1614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1701 %p_cast384_cast = zext i32 %p_cast123

]]></Node>
<StgValue><ssdm name="p_cast384_cast"/></StgValue>
</operation>

<operation id="1615" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1702 %empty_444 = mul i62 %p_cast384_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="1616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1703 %tmp_432 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_444, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1766 %tmp_452 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_451, i1 0

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1618" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1767 %empty_462 = add i31 %tmp_452, i31 %mul84_u5_27fixp_35_0_6_cast

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="1619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1768 %tmp_453 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_462, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1769 %tmp_454 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_453, i1 0

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="1621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1778 %mul84_u5_27fixp_35_2_7_cast = zext i28 %tmp_456

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_7_cast"/></StgValue>
</operation>

<operation id="1622" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1779 %empty_465 = add i31 %tmp_454, i31 %mul84_u5_27fixp_35_2_7_cast

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="1623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1780 %tmp_457 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_465, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1781 %tmp_458 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_457, i1 0

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1782 %A_u3_29fixp_1_load_5_cast = zext i32 %A_u3_29fixp_1_load_3

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_1_load_5_cast"/></StgValue>
</operation>

<operation id="1626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1783 %p_shl160_cast = zext i60 %p_shl72

]]></Node>
<StgValue><ssdm name="p_shl160_cast"/></StgValue>
</operation>

<operation id="1627" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1784 %empty_466 = add i64 %p_shl347_cast, i64 %p_shl160_cast

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="1628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1785 %p_cast126 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_466, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="1629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1786 %p_cast412_cast = zext i32 %p_cast126

]]></Node>
<StgValue><ssdm name="p_cast412_cast"/></StgValue>
</operation>

<operation id="1630" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1787 %empty_467 = mul i62 %p_cast412_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="1631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1788 %tmp_459 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_467, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1789 %mul84_u5_27fixp_35_2_9_cast = zext i28 %tmp_459

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_9_cast"/></StgValue>
</operation>

<operation id="1633" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1790 %empty_468 = add i31 %tmp_458, i31 %mul84_u5_27fixp_35_2_9_cast

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="1634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1791 %tmp_460 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_468, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1792 %tmp_461 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_460, i1 0

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1636" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1793 %empty_469 = add i31 %tmp_461, i31 %mul84_u5_27fixp_35_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="1637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1794 %tmp_462 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_469, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1795 %tmp_463 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_462, i1 0

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1796 %p_shl156_cast = zext i60 %p_shl56

]]></Node>
<StgValue><ssdm name="p_shl156_cast"/></StgValue>
</operation>

<operation id="1640" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1797 %empty_470 = sub i63 %p_shl367_cast, i63 %p_shl156_cast

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="1641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1798 %tmp_464 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_470, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1799 %p_cast418_cast_cast = sext i31 %tmp_464

]]></Node>
<StgValue><ssdm name="p_cast418_cast_cast"/></StgValue>
</operation>

<operation id="1643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1800 %p_cast418_cast_cast_cast = zext i32 %p_cast418_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast418_cast_cast_cast"/></StgValue>
</operation>

<operation id="1644" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1801 %empty_471 = mul i62 %p_cast418_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="1645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1802 %tmp_465 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_471, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1803 %mul84_u5_27fixp_35_2_11_cast = zext i28 %tmp_465

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_11_cast"/></StgValue>
</operation>

<operation id="1647" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1804 %empty_472 = add i31 %tmp_463, i31 %mul84_u5_27fixp_35_2_11_cast

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="1648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1805 %tmp_466 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_472, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1806 %tmp_467 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_466, i1 0

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1807 %p_shl154_cast = zext i60 %p_shl77

]]></Node>
<StgValue><ssdm name="p_shl154_cast"/></StgValue>
</operation>

<operation id="1651" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1808 %empty_473 = add i64 %p_shl363_cast, i64 %p_shl154_cast

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="1652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1809 %p_cast127 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_473, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>

<operation id="1653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1810 %p_cast421_cast = zext i32 %p_cast127

]]></Node>
<StgValue><ssdm name="p_cast421_cast"/></StgValue>
</operation>

<operation id="1654" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1811 %empty_474 = mul i62 %p_cast421_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="1655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1812 %tmp_468 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_474, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1813 %mul84_u5_27fixp_35_2_13_cast = zext i28 %tmp_468

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_13_cast"/></StgValue>
</operation>

<operation id="1657" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1814 %empty_475 = add i31 %tmp_467, i31 %mul84_u5_27fixp_35_2_13_cast

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="1658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1815 %tmp_469 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_475, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1847 %tmp_479 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_478, i1 0

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1848 %p_cast435 = zext i28 %tmp_479

]]></Node>
<StgValue><ssdm name="p_cast435"/></StgValue>
</operation>

<operation id="1661" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1849 %empty_485 = add i29 %p_cast435, i29 %mul84_u5_27fixp8_1_2_cast

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="1662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1850 %tmp_480 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_485, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1851 %tmp_481 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_480, i1 0

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1852 %p_cast437 = zext i29 %tmp_481

]]></Node>
<StgValue><ssdm name="p_cast437"/></StgValue>
</operation>

<operation id="1665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="30" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1859 %p_cast438_cast = zext i27 %p_cast130

]]></Node>
<StgValue><ssdm name="p_cast438_cast"/></StgValue>
</operation>

<operation id="1666" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1860 %empty_488 = add i30 %p_cast437, i30 %p_cast438_cast

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="1667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1861 %tmp_482 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_488, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1862 %tmp_483 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_482, i1 0

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1863 %p_cast442 = zext i30 %tmp_483

]]></Node>
<StgValue><ssdm name="p_cast442"/></StgValue>
</operation>

<operation id="1670" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1864 %empty_489 = add i31 %p_cast442, i31 %mul84_u5_27fixp8_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="1671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1865 %tmp_484 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_489, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1866 %tmp_485 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_484, i1 0

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1876 %mul84_u5_27fixp8_3_5_cast = zext i28 %tmp_487

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_3_5_cast"/></StgValue>
</operation>

<operation id="1674" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1877 %empty_492 = add i31 %tmp_485, i31 %mul84_u5_27fixp8_3_5_cast

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="1675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1878 %tmp_488 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_492, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="1676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1879 %tmp_489 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_488, i1 0

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1677" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1880 %empty_493 = add i31 %tmp_489, i31 %mul84_u5_27fixp8_1_6_cast

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="1678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1881 %tmp_490 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_493, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="1679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1882 %tmp_491 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_490, i1 0

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="1680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1883 %p_shl122 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_7_load, i31 0

]]></Node>
<StgValue><ssdm name="p_shl122"/></StgValue>
</operation>

<operation id="1681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1884 %p_shl141_cast = zext i63 %p_shl122

]]></Node>
<StgValue><ssdm name="p_shl141_cast"/></StgValue>
</operation>

<operation id="1682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1885 %p_shl142_cast = zext i58 %p_shl84

]]></Node>
<StgValue><ssdm name="p_shl142_cast"/></StgValue>
</operation>

<operation id="1683" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1886 %empty_494 = add i64 %p_shl141_cast, i64 %p_shl142_cast

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="1684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1887 %p_cast131 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_494, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast131"/></StgValue>
</operation>

<operation id="1685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1888 %p_cast449_cast = zext i32 %p_cast131

]]></Node>
<StgValue><ssdm name="p_cast449_cast"/></StgValue>
</operation>

<operation id="1686" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1889 %empty_495 = mul i62 %p_cast449_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="1687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1890 %tmp_492 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_495, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1891 %mul84_u5_27fixp8_3_7_cast = zext i28 %tmp_492

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_3_7_cast"/></StgValue>
</operation>

<operation id="1689" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1892 %empty_496 = add i31 %tmp_491, i31 %mul84_u5_27fixp8_3_7_cast

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="1690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1893 %tmp_493 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_496, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1894 %tmp_494 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_493, i1 0

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="1692" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1895 %empty_497 = add i31 %tmp_494, i31 %mul84_u5_27fixp8_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="1693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1896 %tmp_495 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_497, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1897 %tmp_496 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_495, i1 0

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="1695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1898 %p_shl123 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_1_load_1, i30 0

]]></Node>
<StgValue><ssdm name="p_shl123"/></StgValue>
</operation>

<operation id="1696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1899 %p_shl137_cast = zext i62 %p_shl123

]]></Node>
<StgValue><ssdm name="p_shl137_cast"/></StgValue>
</operation>

<operation id="1697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1900 %p_shl138_cast = zext i58 %p_shl116

]]></Node>
<StgValue><ssdm name="p_shl138_cast"/></StgValue>
</operation>

<operation id="1698" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1901 %empty_498 = sub i63 %p_shl137_cast, i63 %p_shl138_cast

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="1699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1902 %tmp_497 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_498, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="1700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1903 %p_cast455_cast_cast = sext i31 %tmp_497

]]></Node>
<StgValue><ssdm name="p_cast455_cast_cast"/></StgValue>
</operation>

<operation id="1701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1904 %p_cast455_cast_cast_cast = zext i32 %p_cast455_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast455_cast_cast_cast"/></StgValue>
</operation>

<operation id="1702" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1905 %empty_499 = mul i62 %p_cast455_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="1703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1906 %tmp_498 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_499, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1704" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1907 %mul84_u5_27fixp8_3_9_cast = zext i28 %tmp_498

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_3_9_cast"/></StgValue>
</operation>

<operation id="1705" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1908 %empty_500 = add i31 %tmp_496, i31 %mul84_u5_27fixp8_3_9_cast

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="1706" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1909 %tmp_499 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_500, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="1707" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1914 %A_u3_29fixp_3_load_7_cast = zext i32 %A_u3_29fixp_3_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_3_load_7_cast"/></StgValue>
</operation>

<operation id="1708" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1915 %empty_502 = mul i64 %A_u3_29fixp_3_load_7_cast, i64 3019898880

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="1709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1916 %p_cast132 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_502, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast132"/></StgValue>
</operation>

<operation id="1710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1917 %p_cast460_cast = zext i32 %p_cast132

]]></Node>
<StgValue><ssdm name="p_cast460_cast"/></StgValue>
</operation>

<operation id="1711" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1918 %empty_503 = mul i62 %p_cast460_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="1712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1919 %tmp_503 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_503, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="1713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="63" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1927 %A_u3_29fixp_5_load_7_cast = zext i32 %A_u3_29fixp_5_load_1

]]></Node>
<StgValue><ssdm name="A_u3_29fixp_5_load_7_cast"/></StgValue>
</operation>

<operation id="1714" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1928 %empty_506 = mul i63 %A_u3_29fixp_5_load_7_cast, i63 1811939328

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="1715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1929 %p_cast133 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_506, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast133"/></StgValue>
</operation>

<operation id="1716" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1930 %p_cast465_cast = zext i31 %p_cast133

]]></Node>
<StgValue><ssdm name="p_cast465_cast"/></StgValue>
</operation>

<operation id="1717" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1931 %empty_507 = mul i62 %p_cast465_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="1718" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1932 %p_cast134 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_507, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="p_cast134"/></StgValue>
</operation>

<operation id="1719" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1966 %tmp_516 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_515, i1 0

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="1720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1967 %p_cast479 = zext i28 %tmp_516

]]></Node>
<StgValue><ssdm name="p_cast479"/></StgValue>
</operation>

<operation id="1721" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1968 %empty_518 = add i29 %p_cast479, i29 %mul84_u5_27fixp_17_1_2_cast

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="1722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1969 %tmp_517 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_518, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="1723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1970 %tmp_518 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_517, i1 0

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="1724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1971 %p_cast484 = zext i29 %tmp_518

]]></Node>
<StgValue><ssdm name="p_cast484"/></StgValue>
</operation>

<operation id="1725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1978 %mul84_u5_27fixp_17_3_3_cast = zext i28 %tmp_519

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_3_3_cast"/></StgValue>
</operation>

<operation id="1726" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1979 %empty_521 = add i30 %p_cast484, i30 %mul84_u5_27fixp_17_3_3_cast

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="1727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1980 %tmp_520 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_521, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="1728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1981 %tmp_521 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_520, i1 0

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="1729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1982 %p_cast488 = zext i30 %tmp_521

]]></Node>
<StgValue><ssdm name="p_cast488"/></StgValue>
</operation>

<operation id="1730" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1983 %empty_522 = add i31 %p_cast488, i31 %mul84_u5_27fixp_17_0_4_cast

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="1731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1984 %tmp_522 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_522, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="1732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1985 %tmp_523 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_522, i1 0

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="1733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1992 %p_cast492_cast = zext i27 %p_cast140

]]></Node>
<StgValue><ssdm name="p_cast492_cast"/></StgValue>
</operation>

<operation id="1734" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1993 %empty_525 = add i31 %tmp_523, i31 %p_cast492_cast

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="1735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1994 %tmp_524 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_525, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="1736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1995 %tmp_525 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_524, i1 0

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1737" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1996 %empty_526 = add i31 %tmp_525, i31 %mul84_u5_27fixp_17_1_6_cast

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="1738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1997 %tmp_526 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_526, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1998 %tmp_527 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_526, i1 0

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2007 %mul84_u5_27fixp_17_3_7_cast = zext i28 %tmp_529

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_3_7_cast"/></StgValue>
</operation>

<operation id="1741" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2008 %empty_529 = add i31 %tmp_527, i31 %mul84_u5_27fixp_17_3_7_cast

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="1742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2009 %tmp_530 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_529, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2010 %tmp_531 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_530, i1 0

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="1744" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:2011 %empty_530 = mul i64 %A_u3_29fixp_1_load_3_cast614, i64 2818572288

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="1745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2012 %p_cast141 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_530, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast141"/></StgValue>
</operation>

<operation id="1746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2013 %p_cast501_cast = zext i32 %p_cast141

]]></Node>
<StgValue><ssdm name="p_cast501_cast"/></StgValue>
</operation>

<operation id="1747" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2014 %empty_531 = mul i62 %p_cast501_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="1748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2015 %tmp_532 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_531, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="1749" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2016 %mul84_u5_27fixp_17_3_9_cast = zext i28 %tmp_532

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_3_9_cast"/></StgValue>
</operation>

<operation id="1750" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2017 %empty_532 = add i31 %tmp_531, i31 %mul84_u5_27fixp_17_3_9_cast

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="1751" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2018 %tmp_533 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_532, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="1752" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2019 %tmp_534 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_533, i1 0

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="1753" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2020 %empty_533 = add i31 %tmp_534, i31 %mul84_u5_27fixp_17_1_10_cast

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="1754" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2021 %tmp_535 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_533, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="1755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:2023 %p_shl114_cast = zext i59 %p_shl38

]]></Node>
<StgValue><ssdm name="p_shl114_cast"/></StgValue>
</operation>

<operation id="1756" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:2024 %empty_534 = sub i64 %p_shl323_cast, i64 %p_shl114_cast

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="1757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2025 %p_cast142 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_534, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast142"/></StgValue>
</operation>

<operation id="1758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2026 %p_cast508_cast = zext i32 %p_cast142

]]></Node>
<StgValue><ssdm name="p_cast508_cast"/></StgValue>
</operation>

<operation id="1759" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2027 %empty_535 = mul i62 %p_cast508_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="1760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2028 %tmp_537 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_535, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="1761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:2036 %p_shl110_cast = zext i59 %p_shl42

]]></Node>
<StgValue><ssdm name="p_shl110_cast"/></StgValue>
</operation>

<operation id="1762" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:2037 %empty_538 = add i63 %p_shl321_cast, i63 %p_shl110_cast

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="1763" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2038 %p_cast143 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_538, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast143"/></StgValue>
</operation>

<operation id="1764" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2039 %p_cast515_cast = zext i31 %p_cast143

]]></Node>
<StgValue><ssdm name="p_cast515_cast"/></StgValue>
</operation>

<operation id="1765" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:2040 %empty_539 = mul i61 %p_cast515_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="1766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2041 %p_cast144 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_539, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast144"/></StgValue>
</operation>

<operation id="1767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2075 %tmp_552 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i27.i1, i27 %tmp_551, i1 0

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="1768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2076 %p_cast530 = zext i28 %tmp_552

]]></Node>
<StgValue><ssdm name="p_cast530"/></StgValue>
</operation>

<operation id="1769" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:2077 %empty_550 = add i29 %p_cast530, i29 %mul84_u5_27fixp_26_1_2_cast

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="1770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2078 %tmp_553 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %empty_550, i32 1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="1771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2079 %tmp_554 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %tmp_553, i1 0

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="1772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:2080 %p_cast533 = zext i29 %tmp_554

]]></Node>
<StgValue><ssdm name="p_cast533"/></StgValue>
</operation>

<operation id="1773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="30" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2086 %mul84_u5_27fixp_26_3_3_cast = zext i28 %tmp_555

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_3_3_cast"/></StgValue>
</operation>

<operation id="1774" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:2087 %empty_553 = add i30 %p_cast533, i30 %mul84_u5_27fixp_26_3_3_cast

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="1775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="29" op_0_bw="29" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2088 %tmp_556 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %empty_553, i32 1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2089 %tmp_557 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_556, i1 0

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="1777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:2090 %p_cast537 = zext i30 %tmp_557

]]></Node>
<StgValue><ssdm name="p_cast537"/></StgValue>
</operation>

<operation id="1778" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2091 %empty_554 = add i31 %p_cast537, i31 %mul84_u5_27fixp_26_0_4_cast271

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="1779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2092 %tmp_558 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_554, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="1780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2093 %tmp_559 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_558, i1 0

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="1781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2100 %mul84_u5_27fixp_26_3_5_cast = zext i28 %tmp_560

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_3_5_cast"/></StgValue>
</operation>

<operation id="1782" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2101 %empty_557 = add i31 %tmp_559, i31 %mul84_u5_27fixp_26_3_5_cast

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="1783" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2102 %tmp_561 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_557, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="1784" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2103 %tmp_562 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_561, i1 0

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1785" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2104 %empty_558 = add i31 %tmp_562, i31 %mul84_u5_27fixp_26_1_6_cast

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="1786" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2105 %tmp_563 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_558, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="1787" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2106 %tmp_564 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_563, i1 0

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="1788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2112 %p_cast546_cast = zext i28 %p_cast151

]]></Node>
<StgValue><ssdm name="p_cast546_cast"/></StgValue>
</operation>

<operation id="1789" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2113 %empty_561 = add i31 %tmp_564, i31 %p_cast546_cast

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="1790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2114 %tmp_565 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_561, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="1791" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2115 %tmp_566 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_565, i1 0

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="1792" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2116 %empty_562 = add i31 %tmp_566, i31 %mul84_u5_27fixp_26_0_8_cast

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="1793" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2117 %tmp_567 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_562, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="1794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2118 %tmp_568 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_567, i1 0

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1795" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:2119 %empty_563 = mul i63 %A_u3_29fixp_1_load_5_cast, i63 1409286144

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="1796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2120 %p_cast152 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_563, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast152"/></StgValue>
</operation>

<operation id="1797" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2121 %p_cast550_cast = zext i31 %p_cast152

]]></Node>
<StgValue><ssdm name="p_cast550_cast"/></StgValue>
</operation>

<operation id="1798" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:2122 %empty_564 = mul i61 %p_cast550_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="1799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2123 %p_cast153 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_564, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast153"/></StgValue>
</operation>

<operation id="1800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:2124 %p_cast551_cast = zext i27 %p_cast153

]]></Node>
<StgValue><ssdm name="p_cast551_cast"/></StgValue>
</operation>

<operation id="1801" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2125 %empty_565 = add i31 %tmp_568, i31 %p_cast551_cast

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="1802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2126 %tmp_569 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_565, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="1803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2127 %tmp_570 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_569, i1 0

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="1804" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2128 %empty_566 = add i31 %tmp_570, i31 %p_cast285_cast

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="1805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2129 %tmp_571 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_566, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="1806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:2131 %p_shl94_cast = zext i58 %p_shl57

]]></Node>
<StgValue><ssdm name="p_shl94_cast"/></StgValue>
</operation>

<operation id="1807" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:2132 %empty_567 = sub i63 %p_shl367_cast, i63 %p_shl94_cast

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="1808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2133 %tmp_573 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_567, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="1809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2134 %p_cast557_cast_cast = sext i31 %tmp_573

]]></Node>
<StgValue><ssdm name="p_cast557_cast_cast"/></StgValue>
</operation>

<operation id="1810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2135 %p_cast557_cast_cast_cast = zext i32 %p_cast557_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast557_cast_cast_cast"/></StgValue>
</operation>

<operation id="1811" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2136 %empty_568 = mul i62 %p_cast557_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="1812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2137 %tmp_574 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_568, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="1813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:2145 %p_shl90_cast = zext i58 %p_shl109

]]></Node>
<StgValue><ssdm name="p_shl90_cast"/></StgValue>
</operation>

<operation id="1814" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2146 %empty_571 = add i62 %p_shl240_cast, i62 %p_shl90_cast

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="1815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2147 %p_cast154 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_571, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast154"/></StgValue>
</operation>

<operation id="1816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:2148 %p_cast565_cast = zext i30 %p_cast154

]]></Node>
<StgValue><ssdm name="p_cast565_cast"/></StgValue>
</operation>

<operation id="1817" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:2149 %empty_572 = mul i60 %p_cast565_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="1818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2150 %p_cast156 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_572, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast156"/></StgValue>
</operation>

<operation id="2253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0">
<![CDATA[
VITIS_LOOP_95_11.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="1819" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1820" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:170 %tmp_29 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_28, i1 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1822" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:178 %p_cast27_cast = zext i28 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast27_cast"/></StgValue>
</operation>

<operation id="1823" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:179 %empty_55 = add i31 %tmp_29, i31 %p_cast27_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1824" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:180 %tmp_30 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_55, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:181 %tmp_31 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_30, i1 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1826" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:192 %mul84_u5_27fixp8_0_10_cast = zext i28 %tmp_32

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_10_cast"/></StgValue>
</operation>

<operation id="1827" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:193 %empty_58 = add i31 %tmp_31, i31 %mul84_u5_27fixp8_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1828" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:194 %tmp_33 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_58, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1829" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:195 %tmp_34 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_33, i1 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:207 %mul84_u5_27fixp8_0_11_cast = zext i28 %tmp_35

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_11_cast"/></StgValue>
</operation>

<operation id="1831" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:208 %empty_61 = add i31 %tmp_34, i31 %mul84_u5_27fixp8_0_11_cast

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1832" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:209 %tmp_36 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_61, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1833" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:210 %tmp_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_36, i1 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:220 %mul84_u5_27fixp8_0_12_cast = zext i28 %tmp_38

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_12_cast"/></StgValue>
</operation>

<operation id="1835" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:221 %empty_64 = add i31 %tmp_37, i31 %mul84_u5_27fixp8_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:222 %tmp_39 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_64, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:223 %tmp_40 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_39, i1 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1838" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:230 %mul84_u5_27fixp8_0_13_cast = zext i28 %tmp_41

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_13_cast"/></StgValue>
</operation>

<operation id="1839" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:231 %empty_67 = add i31 %tmp_40, i31 %mul84_u5_27fixp8_0_13_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:232 %tmp_42 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_67, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1841" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:233 %tmp_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_42, i1 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:240 %mul84_u5_27fixp8_0_14_cast = zext i28 %tmp_44

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_14_cast"/></StgValue>
</operation>

<operation id="1843" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:241 %empty_70 = add i31 %tmp_43, i31 %mul84_u5_27fixp8_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1844" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:242 %tmp_45 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_70, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:243 %tmp_46 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_45, i1 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:251 %mul84_u5_27fixp8_0_15_cast = zext i28 %tmp_47

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_0_15_cast"/></StgValue>
</operation>

<operation id="1847" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:252 %empty_73 = add i31 %tmp_46, i31 %mul84_u5_27fixp8_0_15_cast

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1848" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:253 %tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_73, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1849" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:254 %tmp_48 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:265 %mul93_u4_28fixp1_0_cast = zext i27 %tmp_49

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp1_0_cast"/></StgValue>
</operation>

<operation id="1851" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:266 %add102_s9_23fixp_0 = add i31 %tmp_48, i31 %mul93_u4_28fixp1_0_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_0"/></StgValue>
</operation>

<operation id="1852" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:267 %store_ln0 = store i31 %add102_s9_23fixp_0, i4 %D_s9_23fixp_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1853" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:452 %tmp_80 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_79, i1 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:462 %mul84_u5_27fixp_17_0_12_cast = zext i28 %tmp_81

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_12_cast"/></StgValue>
</operation>

<operation id="1855" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:463 %empty_109 = add i31 %tmp_80, i31 %mul84_u5_27fixp_17_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:464 %tmp_82 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_109, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:465 %tmp_83 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_82, i1 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1858" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:478 %mul84_u5_27fixp_17_0_13_cast = zext i28 %tmp_84

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_13_cast"/></StgValue>
</operation>

<operation id="1859" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:479 %empty_112 = add i31 %tmp_83, i31 %mul84_u5_27fixp_17_0_13_cast

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1860" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:480 %tmp_85 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_112, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1861" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:481 %tmp_86 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_85, i1 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1862" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:482 %p_shl43 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_6_load_3, i31 0

]]></Node>
<StgValue><ssdm name="p_shl43"/></StgValue>
</operation>

<operation id="1863" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:483 %p_shl361_cast = zext i63 %p_shl43

]]></Node>
<StgValue><ssdm name="p_shl361_cast"/></StgValue>
</operation>

<operation id="1864" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:484 %p_shl44 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_6_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl44"/></StgValue>
</operation>

<operation id="1865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:485 %p_shl362_cast624 = zext i60 %p_shl44

]]></Node>
<StgValue><ssdm name="p_shl362_cast624"/></StgValue>
</operation>

<operation id="1866" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:486 %p_shl362_cast = zext i60 %p_shl44

]]></Node>
<StgValue><ssdm name="p_shl362_cast"/></StgValue>
</operation>

<operation id="1867" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:487 %empty_113 = add i64 %p_shl361_cast, i64 %p_shl362_cast624

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1868" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:488 %p_cast27 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_113, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="1869" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:489 %p_cast83_cast = zext i32 %p_cast27

]]></Node>
<StgValue><ssdm name="p_cast83_cast"/></StgValue>
</operation>

<operation id="1870" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:490 %empty_114 = mul i62 %p_cast83_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:491 %tmp_87 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_114, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:492 %mul84_u5_27fixp_17_0_14_cast = zext i28 %tmp_87

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_14_cast"/></StgValue>
</operation>

<operation id="1873" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:493 %empty_115 = add i31 %tmp_86, i31 %mul84_u5_27fixp_17_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1874" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:494 %tmp_88 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_115, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:495 %tmp_89 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_88, i1 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1876" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:503 %mul84_u5_27fixp_17_0_15_cast = zext i28 %tmp_90

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_0_15_cast"/></StgValue>
</operation>

<operation id="1877" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:504 %empty_118 = add i31 %tmp_89, i31 %mul84_u5_27fixp_17_0_15_cast

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:505 %tmp_91 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_118, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:506 %tmp_92 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_91, i1 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1880" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:517 %mul93_u4_28fixp_12_0_cast = zext i27 %tmp_93

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_12_0_cast"/></StgValue>
</operation>

<operation id="1881" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:518 %add102_s9_23fixp_1_0 = add i31 %tmp_92, i31 %mul93_u4_28fixp_12_0_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_1_0"/></StgValue>
</operation>

<operation id="1882" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:519 %store_ln0 = store i31 %add102_s9_23fixp_1_0, i4 %D_s9_23fixp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1883" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:657 %tmp_127 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_126, i1 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1884" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:668 %mul84_u5_27fixp_26_0_12_cast = zext i28 %tmp_129

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_12_cast"/></StgValue>
</operation>

<operation id="1885" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:669 %empty_156 = add i31 %tmp_127, i31 %mul84_u5_27fixp_26_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="1886" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:670 %tmp_130 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_156, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:671 %tmp_131 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_130, i1 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1888" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:677 %p_cast131_cast = zext i27 %p_cast39

]]></Node>
<StgValue><ssdm name="p_cast131_cast"/></StgValue>
</operation>

<operation id="1889" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:678 %empty_159 = add i31 %tmp_131, i31 %p_cast131_cast

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="1890" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:679 %tmp_132 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_159, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:680 %tmp_133 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_132, i1 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:681 %p_shl60 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_6_load_3, i27 0

]]></Node>
<StgValue><ssdm name="p_shl60"/></StgValue>
</operation>

<operation id="1893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:682 %p_shl342_cast636 = zext i59 %p_shl60

]]></Node>
<StgValue><ssdm name="p_shl342_cast636"/></StgValue>
</operation>

<operation id="1894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:683 %p_shl342_cast = zext i59 %p_shl60

]]></Node>
<StgValue><ssdm name="p_shl342_cast"/></StgValue>
</operation>

<operation id="1895" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:684 %empty_160 = sub i64 %p_shl361_cast, i64 %p_shl342_cast636

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="1896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:685 %p_cast40 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_160, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="1897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:686 %p_cast133_cast = zext i32 %p_cast40

]]></Node>
<StgValue><ssdm name="p_cast133_cast"/></StgValue>
</operation>

<operation id="1898" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:687 %empty_161 = mul i62 %p_cast133_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="1899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:688 %tmp_134 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_161, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1900" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:689 %mul84_u5_27fixp_26_0_14_cast = zext i28 %tmp_134

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_14_cast"/></StgValue>
</operation>

<operation id="1901" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:690 %empty_162 = add i31 %tmp_133, i31 %mul84_u5_27fixp_26_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="1902" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:691 %tmp_135 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_162, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1903" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:692 %tmp_136 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_135, i1 0

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1904" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:698 %mul84_u5_27fixp_26_0_15_cast = zext i28 %tmp_137

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_0_15_cast"/></StgValue>
</operation>

<operation id="1905" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:699 %empty_165 = add i31 %tmp_136, i31 %mul84_u5_27fixp_26_0_15_cast

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="1906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:700 %tmp_138 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_165, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:701 %tmp_139 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_138, i1 0

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:712 %mul93_u4_28fixp_23_0_cast = zext i27 %tmp_140

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_23_0_cast"/></StgValue>
</operation>

<operation id="1909" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:713 %add102_s9_23fixp_2_0 = add i31 %tmp_139, i31 %mul93_u4_28fixp_23_0_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_2_0"/></StgValue>
</operation>

<operation id="1910" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:714 %store_ln0 = store i31 %add102_s9_23fixp_2_0, i4 %D_s9_23fixp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:844 %tmp_173 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_172, i1 0

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:845 %p_shl78 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_6_load_3, i29 0

]]></Node>
<StgValue><ssdm name="p_shl78"/></StgValue>
</operation>

<operation id="1913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:846 %p_shl320_cast643 = zext i61 %p_shl78

]]></Node>
<StgValue><ssdm name="p_shl320_cast643"/></StgValue>
</operation>

<operation id="1914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:847 %p_shl320_cast = zext i61 %p_shl78

]]></Node>
<StgValue><ssdm name="p_shl320_cast"/></StgValue>
</operation>

<operation id="1915" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:848 %empty_198 = sub i64 %p_shl361_cast, i64 %p_shl320_cast643

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="1916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:849 %p_cast48 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_198, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="1917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:850 %p_cast178_cast = zext i32 %p_cast48

]]></Node>
<StgValue><ssdm name="p_cast178_cast"/></StgValue>
</operation>

<operation id="1918" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:851 %empty_199 = mul i62 %p_cast178_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="1919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:852 %tmp_174 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_199, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:853 %mul84_u5_27fixp_35_0_14_cast = zext i28 %tmp_174

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_14_cast"/></StgValue>
</operation>

<operation id="1921" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:854 %empty_200 = add i31 %tmp_173, i31 %mul84_u5_27fixp_35_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="1922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:855 %tmp_175 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_200, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:856 %tmp_176 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_175, i1 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:859 %p_shl80 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_7_load_3, i28 0

]]></Node>
<StgValue><ssdm name="p_shl80"/></StgValue>
</operation>

<operation id="1925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:860 %p_shl318_cast = zext i60 %p_shl80

]]></Node>
<StgValue><ssdm name="p_shl318_cast"/></StgValue>
</operation>

<operation id="1926" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:861 %empty_201 = add i64 %p_shl317_cast, i64 %p_shl318_cast

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="1927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:862 %p_cast49 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_201, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="1928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:863 %p_cast181_cast = zext i32 %p_cast49

]]></Node>
<StgValue><ssdm name="p_cast181_cast"/></StgValue>
</operation>

<operation id="1929" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:864 %empty_202 = mul i62 %p_cast181_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="1930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:865 %tmp_177 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_202, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1931" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:866 %mul84_u5_27fixp_35_0_15_cast = zext i28 %tmp_177

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_0_15_cast"/></StgValue>
</operation>

<operation id="1932" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:867 %empty_203 = add i31 %tmp_176, i31 %mul84_u5_27fixp_35_0_15_cast

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="1933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:868 %tmp_178 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_203, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:869 %tmp_179 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_178, i1 0

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:880 %mul93_u4_28fixp_34_0_cast = zext i27 %tmp_180

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_34_0_cast"/></StgValue>
</operation>

<operation id="1936" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:881 %add102_s9_23fixp_3_0 = add i31 %tmp_179, i31 %mul93_u4_28fixp_34_0_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_3_0"/></StgValue>
</operation>

<operation id="1937" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:882 %store_ln0 = store i31 %add102_s9_23fixp_3_0, i4 %D_s9_23fixp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:951 %tmp_200 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_199, i1 0

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:957 %mul84_u5_27fixp8_1_9_cast = zext i28 %tmp_201

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_9_cast"/></StgValue>
</operation>

<operation id="1940" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:958 %empty_228 = add i31 %tmp_200, i31 %mul84_u5_27fixp8_1_9_cast

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="1941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:959 %tmp_202 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_228, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:960 %tmp_203 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_202, i1 0

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:969 %mul84_u5_27fixp8_1_10_cast = zext i28 %tmp_205

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_10_cast"/></StgValue>
</operation>

<operation id="1944" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:970 %empty_231 = add i31 %tmp_203, i31 %mul84_u5_27fixp8_1_10_cast

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="1945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:971 %tmp_206 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_231, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1946" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:972 %tmp_207 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_206, i1 0

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:978 %p_cast211_cast = zext i27 %p_cast62

]]></Node>
<StgValue><ssdm name="p_cast211_cast"/></StgValue>
</operation>

<operation id="1948" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:979 %empty_234 = add i31 %tmp_207, i31 %p_cast211_cast

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="1949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:980 %tmp_208 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_234, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:981 %tmp_209 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_208, i1 0

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1951" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:982 %empty_235 = add i31 %tmp_209, i31 %mul84_u5_27fixp8_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="1952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:983 %tmp_210 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_235, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:984 %tmp_211 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_210, i1 0

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="60" op_0_bw="60" op_1_bw="32" op_2_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:985 %p_shl87 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i32.i28, i32 %A_u3_29fixp_5_load_1, i28 0

]]></Node>
<StgValue><ssdm name="p_shl87"/></StgValue>
</operation>

<operation id="1955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:986 %p_shl301_cast = zext i60 %p_shl87

]]></Node>
<StgValue><ssdm name="p_shl301_cast"/></StgValue>
</operation>

<operation id="1956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:987 %p_shl93 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_5_load_1, i26 0

]]></Node>
<StgValue><ssdm name="p_shl93"/></StgValue>
</operation>

<operation id="1957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:988 %p_shl302_cast340 = zext i58 %p_shl93

]]></Node>
<StgValue><ssdm name="p_shl302_cast340"/></StgValue>
</operation>

<operation id="1958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:989 %p_shl302_cast = zext i58 %p_shl93

]]></Node>
<StgValue><ssdm name="p_shl302_cast"/></StgValue>
</operation>

<operation id="1959" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:990 %empty_236 = sub i61 %p_shl301_cast, i61 %p_shl302_cast

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="1960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:991 %tmp_212 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_236, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1961" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:992 %p_cast213_cast_cast = sext i29 %tmp_212

]]></Node>
<StgValue><ssdm name="p_cast213_cast_cast"/></StgValue>
</operation>

<operation id="1962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:993 %p_cast213_cast_cast_cast = zext i32 %p_cast213_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast213_cast_cast_cast"/></StgValue>
</operation>

<operation id="1963" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:994 %empty_237 = mul i62 %p_cast213_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="1964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:995 %tmp_213 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_237, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:996 %mul84_u5_27fixp8_1_13_cast = zext i28 %tmp_213

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_13_cast"/></StgValue>
</operation>

<operation id="1966" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:997 %empty_238 = add i31 %tmp_211, i31 %mul84_u5_27fixp8_1_13_cast

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="1967" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:998 %tmp_214 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_238, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:999 %tmp_215 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_214, i1 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1009 %p_cast217_cast = zext i27 %p_cast64

]]></Node>
<StgValue><ssdm name="p_cast217_cast"/></StgValue>
</operation>

<operation id="1970" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1010 %empty_241 = add i31 %tmp_215, i31 %p_cast217_cast

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="1971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1011 %tmp_216 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_241, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1972" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1012 %tmp_217 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_216, i1 0

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1973" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1013 %p_shl97 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %A_u3_29fixp_7_load_1, i31 0

]]></Node>
<StgValue><ssdm name="p_shl97"/></StgValue>
</operation>

<operation id="1974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1014 %p_shl297_cast = zext i63 %p_shl97

]]></Node>
<StgValue><ssdm name="p_shl297_cast"/></StgValue>
</operation>

<operation id="1975" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1015 %p_shl98 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_7_load_1, i26 0

]]></Node>
<StgValue><ssdm name="p_shl98"/></StgValue>
</operation>

<operation id="1976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1016 %p_shl298_cast = zext i58 %p_shl98

]]></Node>
<StgValue><ssdm name="p_shl298_cast"/></StgValue>
</operation>

<operation id="1977" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1017 %empty_242 = add i64 %p_shl297_cast, i64 %p_shl298_cast

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="1978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1018 %p_cast65 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_242, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="1979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1019 %p_cast219_cast = zext i32 %p_cast65

]]></Node>
<StgValue><ssdm name="p_cast219_cast"/></StgValue>
</operation>

<operation id="1980" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1020 %empty_243 = mul i62 %p_cast219_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="1981" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1021 %tmp_218 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_243, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1022 %mul84_u5_27fixp8_1_15_cast = zext i28 %tmp_218

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_1_15_cast"/></StgValue>
</operation>

<operation id="1983" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1023 %empty_244 = add i31 %tmp_217, i31 %mul84_u5_27fixp8_1_15_cast

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="1984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1024 %tmp_219 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_244, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1025 %tmp_220 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_219, i1 0

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1032 %mul93_u4_28fixp1_1_cast = zext i27 %tmp_221

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp1_1_cast"/></StgValue>
</operation>

<operation id="1987" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1033 %add102_s9_23fixp_19 = add i31 %tmp_220, i31 %mul93_u4_28fixp1_1_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_19"/></StgValue>
</operation>

<operation id="1988" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1034 %store_ln0 = store i31 %add102_s9_23fixp_19, i4 %D_s9_23fixp_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1132 %tmp_251 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_250, i1 0

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1990" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1133 %empty_275 = add i31 %tmp_251, i31 %mul84_u5_27fixp_17_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="1991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1134 %tmp_252 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_275, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1992" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1135 %tmp_253 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_252, i1 0

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1993" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1141 %mul84_u5_27fixp_17_1_13_cast = zext i28 %tmp_254

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_13_cast"/></StgValue>
</operation>

<operation id="1994" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1142 %empty_278 = add i31 %tmp_253, i31 %mul84_u5_27fixp_17_1_13_cast

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="1995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1143 %tmp_255 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_278, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1144 %tmp_256 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_255, i1 0

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1145 %p_shl103 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_6_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl103"/></StgValue>
</operation>

<operation id="1998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1146 %p_shl275_cast = zext i62 %p_shl103

]]></Node>
<StgValue><ssdm name="p_shl275_cast"/></StgValue>
</operation>

<operation id="1999" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1147 %empty_279 = sub i63 %p_shl275_cast, i63 %p_shl362_cast

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="2000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1148 %tmp_257 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_279, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1149 %p_cast254_cast_cast = sext i31 %tmp_257

]]></Node>
<StgValue><ssdm name="p_cast254_cast_cast"/></StgValue>
</operation>

<operation id="2002" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1150 %p_cast254_cast_cast_cast = zext i32 %p_cast254_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast254_cast_cast_cast"/></StgValue>
</operation>

<operation id="2003" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1151 %empty_280 = mul i62 %p_cast254_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="2004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1152 %tmp_258 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_280, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1153 %mul84_u5_27fixp_17_1_14_cast = zext i28 %tmp_258

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_14_cast"/></StgValue>
</operation>

<operation id="2006" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1154 %empty_281 = add i31 %tmp_256, i31 %mul84_u5_27fixp_17_1_14_cast

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="2007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1155 %tmp_259 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_281, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2008" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1156 %tmp_260 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_259, i1 0

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="59" op_0_bw="59" op_1_bw="32" op_2_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1157 %p_shl104 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i32.i27, i32 %A_u3_29fixp_7_load_3, i27 0

]]></Node>
<StgValue><ssdm name="p_shl104"/></StgValue>
</operation>

<operation id="2010" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1158 %p_shl274_cast654 = zext i59 %p_shl104

]]></Node>
<StgValue><ssdm name="p_shl274_cast654"/></StgValue>
</operation>

<operation id="2011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="63" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:1159 %p_shl274_cast = zext i59 %p_shl104

]]></Node>
<StgValue><ssdm name="p_shl274_cast"/></StgValue>
</operation>

<operation id="2012" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_78_8.split:1160 %empty_282 = sub i64 %p_shl317_cast, i64 %p_shl274_cast654

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="2013" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1161 %p_cast74 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_282, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="2014" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1162 %p_cast257_cast = zext i32 %p_cast74

]]></Node>
<StgValue><ssdm name="p_cast257_cast"/></StgValue>
</operation>

<operation id="2015" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1163 %empty_283 = mul i62 %p_cast257_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="2016" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1164 %tmp_261 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_283, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1165 %mul84_u5_27fixp_17_1_15_cast = zext i28 %tmp_261

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_1_15_cast"/></StgValue>
</operation>

<operation id="2018" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1166 %empty_284 = add i31 %tmp_260, i31 %mul84_u5_27fixp_17_1_15_cast

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="2019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1167 %tmp_262 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_284, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1168 %tmp_263 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_262, i1 0

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1175 %mul93_u4_28fixp_12_1_cast = zext i27 %tmp_264

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_12_1_cast"/></StgValue>
</operation>

<operation id="2022" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1176 %add102_s9_23fixp_1_1 = add i31 %tmp_263, i31 %mul93_u4_28fixp_12_1_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_1_1"/></StgValue>
</operation>

<operation id="2023" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1177 %store_ln0 = store i31 %add102_s9_23fixp_1_1, i4 %D_s9_23fixp_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1267 %tmp_291 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_290, i1 0

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1273 %mul84_u5_27fixp_26_1_11_cast = zext i28 %tmp_292

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_11_cast"/></StgValue>
</operation>

<operation id="2026" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1274 %empty_315 = add i31 %tmp_291, i31 %mul84_u5_27fixp_26_1_11_cast

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="2027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1275 %tmp_293 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_315, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1276 %tmp_294 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_293, i1 0

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2029" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1277 %empty_316 = add i31 %tmp_294, i31 %mul84_u5_27fixp_26_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="2030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1278 %tmp_295 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_316, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1279 %tmp_296 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_295, i1 0

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1287 %mul84_u5_27fixp_26_1_13_cast = zext i28 %tmp_297

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_13_cast"/></StgValue>
</operation>

<operation id="2033" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1288 %empty_319 = add i31 %tmp_296, i31 %mul84_u5_27fixp_26_1_13_cast

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="2034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1289 %tmp_298 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_319, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1290 %tmp_299 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_298, i1 0

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2036" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1291 %empty_320 = sub i62 %p_shl320_cast, i62 %p_shl342_cast

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="2037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1292 %tmp_300 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_320, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1293 %p_cast291_cast_cast = sext i30 %tmp_300

]]></Node>
<StgValue><ssdm name="p_cast291_cast_cast"/></StgValue>
</operation>

<operation id="2039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1294 %p_cast291_cast_cast_cast = zext i32 %p_cast291_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast291_cast_cast_cast"/></StgValue>
</operation>

<operation id="2040" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1295 %empty_321 = mul i62 %p_cast291_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="2041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1296 %tmp_301 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_321, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1297 %mul84_u5_27fixp_26_1_14_cast = zext i28 %tmp_301

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_1_14_cast"/></StgValue>
</operation>

<operation id="2043" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1298 %empty_322 = add i31 %tmp_299, i31 %mul84_u5_27fixp_26_1_14_cast

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="2044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1299 %tmp_302 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_322, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1300 %tmp_303 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_302, i1 0

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1306 %p_cast294_cast = zext i28 %p_cast86

]]></Node>
<StgValue><ssdm name="p_cast294_cast"/></StgValue>
</operation>

<operation id="2047" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1307 %empty_325 = add i31 %tmp_303, i31 %p_cast294_cast

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="2048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1308 %tmp_304 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_325, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1309 %tmp_305 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_304, i1 0

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1316 %mul93_u4_28fixp_23_1_cast = zext i27 %tmp_306

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_23_1_cast"/></StgValue>
</operation>

<operation id="2051" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1317 %add102_s9_23fixp_2_1 = add i31 %tmp_305, i31 %mul93_u4_28fixp_23_1_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_2_1"/></StgValue>
</operation>

<operation id="2052" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1318 %store_ln0 = store i31 %add102_s9_23fixp_2_1, i4 %D_s9_23fixp_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1458 %tmp_349 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_348, i1 0

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1469 %mul84_u5_27fixp8_2_9_cast = zext i28 %tmp_351

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_2_9_cast"/></StgValue>
</operation>

<operation id="2055" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1470 %empty_372 = add i31 %tmp_349, i31 %mul84_u5_27fixp8_2_9_cast

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="2056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1471 %tmp_352 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_372, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1472 %tmp_353 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_352, i1 0

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2058" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1473 %empty_373 = add i31 %tmp_353, i31 %mul84_u5_27fixp8_0_10_cast

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="2059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1474 %tmp_354 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_373, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1475 %tmp_355 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_354, i1 0

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="31" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1483 %p_cast338_cast = zext i26 %p_cast103

]]></Node>
<StgValue><ssdm name="p_cast338_cast"/></StgValue>
</operation>

<operation id="2062" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1484 %empty_376 = add i31 %tmp_355, i31 %p_cast338_cast

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="2063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1485 %tmp_356 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_376, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2064" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1486 %tmp_357 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_356, i1 0

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2065" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1487 %empty_377 = add i31 %tmp_357, i31 %mul84_u5_27fixp8_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="2066" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1488 %tmp_358 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_377, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1489 %tmp_359 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_358, i1 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1490 %p_shl118 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_5_load_1, i30 0

]]></Node>
<StgValue><ssdm name="p_shl118"/></StgValue>
</operation>

<operation id="2069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1491 %p_shl217_cast = zext i62 %p_shl118

]]></Node>
<StgValue><ssdm name="p_shl217_cast"/></StgValue>
</operation>

<operation id="2070" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1492 %empty_378 = sub i63 %p_shl217_cast, i63 %p_shl302_cast340

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="2071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1493 %tmp_360 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_378, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1494 %p_cast341_cast_cast = sext i31 %tmp_360

]]></Node>
<StgValue><ssdm name="p_cast341_cast_cast"/></StgValue>
</operation>

<operation id="2073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1495 %p_cast341_cast_cast_cast = zext i32 %p_cast341_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast341_cast_cast_cast"/></StgValue>
</operation>

<operation id="2074" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1496 %empty_379 = mul i62 %p_cast341_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="2075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1497 %tmp_361 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_379, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2076" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1498 %mul84_u5_27fixp8_2_13_cast = zext i28 %tmp_361

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_2_13_cast"/></StgValue>
</operation>

<operation id="2077" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1499 %empty_380 = add i31 %tmp_359, i31 %mul84_u5_27fixp8_2_13_cast

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="2078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1500 %tmp_362 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_380, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1501 %tmp_363 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_362, i1 0

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2080" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1502 %empty_381 = add i31 %tmp_363, i31 %mul84_u5_27fixp8_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="2081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1503 %tmp_364 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_381, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2082" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1504 %tmp_365 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_364, i1 0

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1510 %p_cast344_cast = zext i27 %p_cast106

]]></Node>
<StgValue><ssdm name="p_cast344_cast"/></StgValue>
</operation>

<operation id="2084" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1511 %empty_384 = add i31 %tmp_365, i31 %p_cast344_cast

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="2085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1512 %tmp_366 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_384, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1513 %tmp_367 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_366, i1 0

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1520 %mul93_u4_28fixp1_2_cast = zext i27 %tmp_368

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp1_2_cast"/></StgValue>
</operation>

<operation id="2088" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1521 %add102_s9_23fixp_230 = add i31 %tmp_367, i31 %mul93_u4_28fixp1_2_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_230"/></StgValue>
</operation>

<operation id="2089" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1522 %store_ln0 = store i31 %add102_s9_23fixp_230, i4 %D_s9_23fixp_8_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1589 %tmp_393 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_392, i1 0

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="2091" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1590 %empty_409 = add i31 %tmp_393, i31 %mul84_u5_27fixp_17_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="2092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1591 %tmp_394 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_409, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="2093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1592 %tmp_395 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_394, i1 0

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="2094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1599 %mul84_u5_27fixp_17_2_13_cast = zext i28 %tmp_397

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_2_13_cast"/></StgValue>
</operation>

<operation id="2095" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1600 %empty_412 = add i31 %tmp_395, i31 %mul84_u5_27fixp_17_2_13_cast

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="2096" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1601 %tmp_398 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_412, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1602 %tmp_399 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_398, i1 0

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2098" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1603 %empty_413 = add i31 %tmp_399, i31 %mul84_u5_27fixp_17_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="2099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1604 %tmp_400 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_413, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="2100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1605 %tmp_401 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_400, i1 0

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="2101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1606 %p_shl119 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i32.i30, i32 %A_u3_29fixp_7_load_3, i30 0

]]></Node>
<StgValue><ssdm name="p_shl119"/></StgValue>
</operation>

<operation id="2102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="63" op_0_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1607 %p_shl193_cast = zext i62 %p_shl119

]]></Node>
<StgValue><ssdm name="p_shl193_cast"/></StgValue>
</operation>

<operation id="2103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1608 %empty_414 = add i63 %p_shl193_cast, i63 %p_shl274_cast

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="2104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1609 %p_cast113 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_414, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="p_cast113"/></StgValue>
</operation>

<operation id="2105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="61" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1610 %p_cast364_cast = zext i31 %p_cast113

]]></Node>
<StgValue><ssdm name="p_cast364_cast"/></StgValue>
</operation>

<operation id="2106" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1611 %empty_415 = mul i61 %p_cast364_cast, i61 1288490240

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="2107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="27" op_0_bw="27" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1612 %p_cast114 = partselect i27 @_ssdm_op_PartSelect.i27.i61.i32.i32, i61 %empty_415, i32 34, i32 60

]]></Node>
<StgValue><ssdm name="p_cast114"/></StgValue>
</operation>

<operation id="2108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1613 %p_cast365_cast = zext i27 %p_cast114

]]></Node>
<StgValue><ssdm name="p_cast365_cast"/></StgValue>
</operation>

<operation id="2109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1614 %empty_416 = add i31 %tmp_401, i31 %p_cast365_cast

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="2110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1615 %tmp_402 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_416, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="2111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1616 %tmp_403 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_402, i1 0

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1623 %mul93_u4_28fixp_12_2_cast = zext i27 %tmp_404

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_12_2_cast"/></StgValue>
</operation>

<operation id="2113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1624 %add102_s9_23fixp_1_2 = add i31 %tmp_403, i31 %mul93_u4_28fixp_12_2_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_1_2"/></StgValue>
</operation>

<operation id="2114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1625 %store_ln0 = store i31 %add102_s9_23fixp_1_2, i4 %D_s9_23fixp_9_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1695 %tmp_429 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_428, i1 0

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2116" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1696 %empty_442 = add i31 %tmp_429, i31 %mul84_u5_27fixp_26_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="2117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1697 %tmp_430 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_442, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1698 %tmp_431 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_430, i1 0

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1704 %mul84_u5_27fixp_26_2_13_cast = zext i28 %tmp_432

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_2_13_cast"/></StgValue>
</operation>

<operation id="2120" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1705 %empty_445 = add i31 %tmp_431, i31 %mul84_u5_27fixp_26_2_13_cast

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="2121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1706 %tmp_433 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_445, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1707 %tmp_434 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_433, i1 0

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1708 %empty_446 = add i31 %tmp_434, i31 %mul84_u5_27fixp_26_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="2124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1709 %tmp_435 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_446, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1710 %tmp_436 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_435, i1 0

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="58" op_0_bw="58" op_1_bw="32" op_2_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1711 %p_shl120 = bitconcatenate i58 @_ssdm_op_BitConcatenate.i58.i32.i26, i32 %A_u3_29fixp_7_load_3, i26 0

]]></Node>
<StgValue><ssdm name="p_shl120"/></StgValue>
</operation>

<operation id="2127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="63" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1712 %p_shl174_cast = zext i58 %p_shl120

]]></Node>
<StgValue><ssdm name="p_shl174_cast"/></StgValue>
</operation>

<operation id="2128" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1713 %empty_447 = sub i63 %p_shl193_cast, i63 %p_shl174_cast

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="2129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1714 %tmp_437 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_447, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1715 %p_cast387_cast_cast = sext i31 %tmp_437

]]></Node>
<StgValue><ssdm name="p_cast387_cast_cast"/></StgValue>
</operation>

<operation id="2131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1716 %p_cast387_cast_cast_cast = zext i32 %p_cast387_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast387_cast_cast_cast"/></StgValue>
</operation>

<operation id="2132" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1717 %empty_448 = mul i62 %p_cast387_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="2133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1718 %tmp_438 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_448, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1719 %mul84_u5_27fixp_26_2_15_cast = zext i28 %tmp_438

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_2_15_cast"/></StgValue>
</operation>

<operation id="2135" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1720 %empty_449 = add i31 %tmp_436, i31 %mul84_u5_27fixp_26_2_15_cast

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="2136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1721 %tmp_439 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_449, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1722 %tmp_440 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_439, i1 0

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1729 %mul93_u4_28fixp_23_2_cast = zext i27 %tmp_441

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_23_2_cast"/></StgValue>
</operation>

<operation id="2139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1730 %add102_s9_23fixp_2_2 = add i31 %tmp_440, i31 %mul93_u4_28fixp_23_2_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_2_2"/></StgValue>
</operation>

<operation id="2140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1731 %store_ln0 = store i31 %add102_s9_23fixp_2_2, i4 %D_s9_23fixp_10_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1816 %tmp_470 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_469, i1 0

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="2142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1817 %empty_476 = add i31 %tmp_470, i31 %mul84_u5_27fixp_35_0_14_cast

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="2143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1818 %tmp_471 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_476, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1819 %tmp_472 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_471, i1 0

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="61" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1820 %p_shl150_cast571 = zext i60 %p_shl80

]]></Node>
<StgValue><ssdm name="p_shl150_cast571"/></StgValue>
</operation>

<operation id="2146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="63" op_0_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1821 %p_shl150_cast = zext i60 %p_shl80

]]></Node>
<StgValue><ssdm name="p_shl150_cast"/></StgValue>
</operation>

<operation id="2147" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_78_8.split:1822 %empty_477 = sub i63 %p_shl193_cast, i63 %p_shl150_cast

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="2148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1823 %tmp_473 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %empty_477, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1824 %p_cast427_cast_cast = sext i31 %tmp_473

]]></Node>
<StgValue><ssdm name="p_cast427_cast_cast"/></StgValue>
</operation>

<operation id="2150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1825 %p_cast427_cast_cast_cast = zext i32 %p_cast427_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast427_cast_cast_cast"/></StgValue>
</operation>

<operation id="2151" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1826 %empty_478 = mul i62 %p_cast427_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="2152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1827 %tmp_474 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_478, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1828 %mul84_u5_27fixp_35_2_15_cast = zext i28 %tmp_474

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_35_2_15_cast"/></StgValue>
</operation>

<operation id="2154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1829 %empty_479 = add i31 %tmp_472, i31 %mul84_u5_27fixp_35_2_15_cast

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="2155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1830 %tmp_475 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_479, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1831 %tmp_476 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_475, i1 0

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1838 %mul93_u4_28fixp_34_2_cast = zext i27 %tmp_477

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_34_2_cast"/></StgValue>
</operation>

<operation id="2158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1839 %add102_s9_23fixp_3_2 = add i31 %tmp_476, i31 %mul93_u4_28fixp_34_2_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_3_2"/></StgValue>
</operation>

<operation id="2159" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1840 %store_ln0 = store i31 %add102_s9_23fixp_3_2, i4 %D_s9_23fixp_11_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1910 %tmp_500 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_499, i1 0

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1911 %empty_501 = add i31 %tmp_500, i31 %mul84_u5_27fixp8_1_10_cast

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="2162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1912 %tmp_501 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_501, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1913 %tmp_502 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_501, i1 0

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1920 %mul84_u5_27fixp8_3_11_cast = zext i28 %tmp_503

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp8_3_11_cast"/></StgValue>
</operation>

<operation id="2165" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1921 %empty_504 = add i31 %tmp_502, i31 %mul84_u5_27fixp8_3_11_cast

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="2166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1922 %tmp_504 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_504, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="2167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1923 %tmp_505 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_504, i1 0

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="2168" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1924 %empty_505 = add i31 %tmp_505, i31 %mul84_u5_27fixp8_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="2169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1925 %tmp_506 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_505, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1926 %tmp_507 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_506, i1 0

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:1933 %p_cast466_cast = zext i28 %p_cast134

]]></Node>
<StgValue><ssdm name="p_cast466_cast"/></StgValue>
</operation>

<operation id="2172" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1934 %empty_508 = add i31 %tmp_507, i31 %p_cast466_cast

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="2173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1935 %tmp_508 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_508, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1936 %tmp_509 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_508, i1 0

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="2175" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1937 %empty_509 = add i31 %tmp_509, i31 %p_cast217_cast

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="2176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1938 %tmp_510 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_509, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1939 %tmp_511 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_510, i1 0

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="2178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="61" op_0_bw="61" op_1_bw="32" op_2_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:1940 %p_shl124 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %A_u3_29fixp_7_load_1, i29 0

]]></Node>
<StgValue><ssdm name="p_shl124"/></StgValue>
</operation>

<operation id="2179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:1941 %p_shl129_cast = zext i61 %p_shl124

]]></Node>
<StgValue><ssdm name="p_shl129_cast"/></StgValue>
</operation>

<operation id="2180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="62" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:1942 %p_shl130_cast = zext i58 %p_shl98

]]></Node>
<StgValue><ssdm name="p_shl130_cast"/></StgValue>
</operation>

<operation id="2181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:1943 %empty_510 = add i62 %p_shl129_cast, i62 %p_shl130_cast

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="2182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1944 %p_cast135 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_510, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_cast135"/></StgValue>
</operation>

<operation id="2183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="60" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:1945 %p_cast471_cast = zext i30 %p_cast135

]]></Node>
<StgValue><ssdm name="p_cast471_cast"/></StgValue>
</operation>

<operation id="2184" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
VITIS_LOOP_78_8.split:1946 %empty_511 = mul i60 %p_cast471_cast, i60 1288490240

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="2185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="26" op_0_bw="26" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1947 %p_cast136 = partselect i26 @_ssdm_op_PartSelect.i26.i60.i32.i32, i60 %empty_511, i32 34, i32 59

]]></Node>
<StgValue><ssdm name="p_cast136"/></StgValue>
</operation>

<operation id="2186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="31" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:1948 %p_cast472_cast = zext i26 %p_cast136

]]></Node>
<StgValue><ssdm name="p_cast472_cast"/></StgValue>
</operation>

<operation id="2187" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1949 %empty_512 = add i31 %tmp_511, i31 %p_cast472_cast

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="2188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:1950 %tmp_512 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_512, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="2189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:1951 %tmp_513 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_512, i1 0

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:1958 %mul93_u4_28fixp1_3_cast = zext i27 %tmp_514

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp1_3_cast"/></StgValue>
</operation>

<operation id="2191" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:1959 %add102_s9_23fixp_351 = add i31 %tmp_513, i31 %mul93_u4_28fixp1_3_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_351"/></StgValue>
</operation>

<operation id="2192" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:1960 %store_ln0 = store i31 %add102_s9_23fixp_351, i4 %D_s9_23fixp_12_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2022 %tmp_536 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_535, i1 0

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="2194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2029 %mul84_u5_27fixp_17_3_11_cast = zext i28 %tmp_537

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_3_11_cast"/></StgValue>
</operation>

<operation id="2195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2030 %empty_536 = add i31 %tmp_536, i31 %mul84_u5_27fixp_17_3_11_cast

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="2196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2031 %tmp_538 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_536, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="2197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2032 %tmp_539 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_538, i1 0

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="2198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2033 %empty_537 = add i31 %tmp_539, i31 %mul84_u5_27fixp_17_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="2199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2034 %tmp_540 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_537, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="2200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2035 %tmp_541 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_540, i1 0

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="2201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:2042 %p_cast516_cast = zext i27 %p_cast144

]]></Node>
<StgValue><ssdm name="p_cast516_cast"/></StgValue>
</operation>

<operation id="2202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2043 %empty_540 = add i31 %tmp_541, i31 %p_cast516_cast

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="2203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2044 %tmp_542 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_540, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="2204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2045 %tmp_543 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_542, i1 0

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="2205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2046 %empty_541 = add i31 %tmp_543, i31 %mul84_u5_27fixp_17_1_14_cast

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="2206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2047 %tmp_544 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_541, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="2207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2048 %tmp_545 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_544, i1 0

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="2208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="62" op_0_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:2049 %p_shl105_cast = zext i61 %p_shl113

]]></Node>
<StgValue><ssdm name="p_shl105_cast"/></StgValue>
</operation>

<operation id="2209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="62" op_0_bw="59">
<![CDATA[
VITIS_LOOP_78_8.split:2050 %p_shl106_cast = zext i59 %p_shl104

]]></Node>
<StgValue><ssdm name="p_shl106_cast"/></StgValue>
</operation>

<operation id="2210" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2051 %empty_542 = sub i62 %p_shl105_cast, i62 %p_shl106_cast

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="2211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="30" op_0_bw="30" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2052 %tmp_546 = partselect i30 @_ssdm_op_PartSelect.i30.i62.i32.i32, i62 %empty_542, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="2212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="30">
<![CDATA[
VITIS_LOOP_78_8.split:2053 %p_cast523_cast_cast = sext i30 %tmp_546

]]></Node>
<StgValue><ssdm name="p_cast523_cast_cast"/></StgValue>
</operation>

<operation id="2213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2054 %p_cast523_cast_cast_cast = zext i32 %p_cast523_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast523_cast_cast_cast"/></StgValue>
</operation>

<operation id="2214" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2055 %empty_543 = mul i62 %p_cast523_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="2215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2056 %tmp_547 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_543, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="2216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2057 %mul84_u5_27fixp_17_3_15_cast = zext i28 %tmp_547

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_17_3_15_cast"/></StgValue>
</operation>

<operation id="2217" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2058 %empty_544 = add i31 %tmp_545, i31 %mul84_u5_27fixp_17_3_15_cast

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="2218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2059 %tmp_548 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_544, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="2219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2060 %tmp_549 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_548, i1 0

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="2220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:2067 %mul93_u4_28fixp_12_3_cast = zext i27 %tmp_550

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_12_3_cast"/></StgValue>
</operation>

<operation id="2221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2068 %add102_s9_23fixp_1_3 = add i31 %tmp_549, i31 %mul93_u4_28fixp_12_3_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_1_3"/></StgValue>
</operation>

<operation id="2222" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:2069 %store_ln0 = store i31 %add102_s9_23fixp_1_3, i4 %D_s9_23fixp_13_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2130 %tmp_572 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_571, i1 0

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="2224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2138 %mul84_u5_27fixp_26_3_11_cast = zext i28 %tmp_574

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_3_11_cast"/></StgValue>
</operation>

<operation id="2225" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2139 %empty_569 = add i31 %tmp_572, i31 %mul84_u5_27fixp_26_3_11_cast

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="2226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2140 %tmp_575 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_569, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="2227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2141 %tmp_576 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_575, i1 0

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="2228" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2142 %empty_570 = add i31 %tmp_576, i31 %mul84_u5_27fixp_26_0_12_cast

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="2229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2143 %tmp_577 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_570, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="2230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2144 %tmp_578 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_577, i1 0

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="2231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="31" op_0_bw="26">
<![CDATA[
VITIS_LOOP_78_8.split:2151 %p_cast566_cast = zext i26 %p_cast156

]]></Node>
<StgValue><ssdm name="p_cast566_cast"/></StgValue>
</operation>

<operation id="2232" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2152 %empty_573 = add i31 %tmp_578, i31 %p_cast566_cast

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="2233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2153 %tmp_579 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_573, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="2234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2154 %tmp_580 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_579, i1 0

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="2235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2155 %empty_574 = add i31 %tmp_580, i31 %mul84_u5_27fixp_26_1_14_cast

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="2236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2156 %tmp_581 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_574, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="2237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2157 %tmp_582 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_581, i1 0

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="2238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="61" op_0_bw="58">
<![CDATA[
VITIS_LOOP_78_8.split:2158 %p_shl86_cast = zext i58 %p_shl120

]]></Node>
<StgValue><ssdm name="p_shl86_cast"/></StgValue>
</operation>

<operation id="2239" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
VITIS_LOOP_78_8.split:2159 %empty_575 = sub i61 %p_shl150_cast571, i61 %p_shl86_cast

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="2240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="29" op_0_bw="29" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2160 %tmp_583 = partselect i29 @_ssdm_op_PartSelect.i29.i61.i32.i32, i61 %empty_575, i32 32, i32 60

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="2241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="29">
<![CDATA[
VITIS_LOOP_78_8.split:2161 %p_cast572_cast_cast = sext i29 %tmp_583

]]></Node>
<StgValue><ssdm name="p_cast572_cast_cast"/></StgValue>
</operation>

<operation id="2242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2162 %p_cast572_cast_cast_cast = zext i32 %p_cast572_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast572_cast_cast_cast"/></StgValue>
</operation>

<operation id="2243" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_78_8.split:2163 %empty_576 = mul i62 %p_cast572_cast_cast_cast, i62 1288490240

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="2244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="28" op_0_bw="28" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2164 %tmp_584 = partselect i28 @_ssdm_op_PartSelect.i28.i62.i32.i32, i62 %empty_576, i32 34, i32 61

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="2245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="31" op_0_bw="28">
<![CDATA[
VITIS_LOOP_78_8.split:2165 %mul84_u5_27fixp_26_3_15_cast = zext i28 %tmp_584

]]></Node>
<StgValue><ssdm name="mul84_u5_27fixp_26_3_15_cast"/></StgValue>
</operation>

<operation id="2246" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2166 %empty_577 = add i31 %tmp_582, i31 %mul84_u5_27fixp_26_3_15_cast

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="2247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_78_8.split:2167 %tmp_585 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %empty_577, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="2248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
VITIS_LOOP_78_8.split:2168 %tmp_586 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_585, i1 0

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="2249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="31" op_0_bw="27">
<![CDATA[
VITIS_LOOP_78_8.split:2175 %mul93_u4_28fixp_23_3_cast = zext i27 %tmp_587

]]></Node>
<StgValue><ssdm name="mul93_u4_28fixp_23_3_cast"/></StgValue>
</operation>

<operation id="2250" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_78_8.split:2176 %add102_s9_23fixp_2_3 = add i31 %tmp_586, i31 %mul93_u4_28fixp_23_3_cast

]]></Node>
<StgValue><ssdm name="add102_s9_23fixp_2_3"/></StgValue>
</operation>

<operation id="2251" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="31" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:2177 %store_ln0 = store i31 %add102_s9_23fixp_2_3, i4 %D_s9_23fixp_14_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_78_8.split:2189 %br_ln0 = br void %VITIS_LOOP_78_8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
