#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec  9 23:48:31 2023
# Process ID: 10844
# Current directory: E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4868 E:\MAYU\Documents\A-Colt-Crossing-a-River\ComputerCompositionandArchitecture\HWend\riscv\riscv.xpr
# Log file: E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/vivado.log
# Journal file: E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
run 10 us
close_sim
close_project
create_project alu_test E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/alu_test -part xc7k70tfbv676-1
add_files -norecurse -scan_for_includes E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/test_Alu.v
import_files -norecurse E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/test_Alu.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/Alu.v
import_files -norecurse E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/Alu.v
update_compile_order -fileset sources_1
launch_simulation
source Alu_tb.tcl
close_sim
close_project
create_project alu_mux_test E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/alu_mux_test -part xc7k70tfbv676-1
add_files -norecurse -scan_for_includes {E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/Alu_Mux.v E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/test_Alu_Mux.v}
import_files -norecurse {E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/Alu_Mux.v E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/test_Alu_Mux.v}
update_compile_order -fileset sources_1
launch_simulation
source test_Alu_Mux.tcl
close_sim
