[{"name":"方志鵬","email":"jpfang@ntut.edu.tw","latestUpdate":"2009-02-25 14:17:59","objective":"介紹VLSI設計流程及技術地圖\n基本演算法\n分割\n平面規劃\n擺置、繞線(整體繞線、細部繞線)\n時脈及電線/接地繞線\n壓縮佈置後最佳化\n時序建模及最佳化\n訊號/電源完整性\n其它和製作及可靠度有關之議題","schedule":"第一／二週　Introduction to VLSI design flow/automation, technology roadmap, and CMOS Technology (6 hrs)\n第三~五週Algorithmic graph theory and computational complexity (9 hrs)\n第六～十五週　Physical design (30 hrs)（含期中考）\n繳十六~十八週 Term project (9 hrs)","scorePolicy":"Homework/mini-programming assignments  (30%)\nMid-Term Exam  (30%)\nPresence &amp; Quiz (20%)\nFinal Project  (20%)","materials":"Text:\n1. Sadiq M. Sait &amp; Habib Youssef, VLSI Physical Design Automation: Theory and Practice, Word Science,  2006\n2. S. H. Gerez, Algorithms for VLSI Design Automation, John Wiley &amp; Sons, 1999\n3. Naveed Sherwani, Algorithms for VLSI Physical Design Automation, 3th Ed., KAP","foreignLanguageTextbooks":false}]
