window.SIDEBAR_ITEMS = {"mod":["addr","cache_fctrl","cache_sctrl","clock","cmd","ctrl","ctrl1","ctrl2","date","dma_conf","dma_in_link","dma_int_clr","dma_int_ena","dma_int_raw","dma_int_st","dma_out_link","dma_rstatus","dma_status","dma_tstatus","ext0","ext1","ext2","ext3","in_err_eof_des_addr","in_suc_eof_des_addr","inlink_dscr","inlink_dscr_bf0","inlink_dscr_bf1","miso_dlen","mosi_dlen","out_eof_bfr_des_addr","out_eof_des_addr","outlink_dscr","outlink_dscr_bf0","outlink_dscr_bf1","pin","rd_status","slave","slave1","slave2","slave3","slv_rd_bit","slv_rdbuf_dlen","slv_wr_status","slv_wrbuf_dlen","sram_cmd","sram_drd_cmd","sram_dwr_cmd","tx_crc","user","user1","user2","w0","w1","w10","w11","w12","w13","w14","w15","w2","w3","w4","w5","w6","w7","w8","w9"],"struct":["RegisterBlock"],"type":["ADDR","CACHE_FCTRL","CACHE_SCTRL","CLOCK","CMD","CTRL","CTRL1","CTRL2","DATE","DMA_CONF","DMA_INT_CLR","DMA_INT_ENA","DMA_INT_RAW","DMA_INT_ST","DMA_IN_LINK","DMA_OUT_LINK","DMA_RSTATUS","DMA_STATUS","DMA_TSTATUS","EXT0","EXT1","EXT2","EXT3","INLINK_DSCR","INLINK_DSCR_BF0","INLINK_DSCR_BF1","IN_ERR_EOF_DES_ADDR","IN_SUC_EOF_DES_ADDR","MISO_DLEN","MOSI_DLEN","OUTLINK_DSCR","OUTLINK_DSCR_BF0","OUTLINK_DSCR_BF1","OUT_EOF_BFR_DES_ADDR","OUT_EOF_DES_ADDR","PIN","RD_STATUS","SLAVE","SLAVE1","SLAVE2","SLAVE3","SLV_RDBUF_DLEN","SLV_RD_BIT","SLV_WRBUF_DLEN","SLV_WR_STATUS","SRAM_CMD","SRAM_DRD_CMD","SRAM_DWR_CMD","TX_CRC","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9"]};