# ğŸ¯ Muhammad Ijaz  
### Electrical Engineer | FPGA Designer | RISC-V Enthusiast | Embedded Systems Developer  

---

## ğŸ‘‹ About Me  

I am an **Electrical Engineering student** passionate about **FPGA Design, RISC-V Architecture, and Embedded Systems**.  
Currently working on my **Final Year Project: Smart Healthcare Monitoring using RISC-V Core on FPGA (Basys 3 Artix-7)**, integrating biomedical sensors with a custom RISC-V processor for real-time health data processing.  

Iâ€™m skilled in **Verilog HDL**, **SystemVerilog**, **VHDL**, and **Embedded C**, with hands-on experience in **Vivado**, **QuestaSim**, **ModelSim**, and **MATLAB/Simulink**.  
My goal is to design efficient, scalable, and reliable hardware systems using open-source hardware methodologies.  

ğŸ“© Reach me at: **muhammadijaz.ee@gmail.com**  
ğŸŒ Always open to collaboration in **Digital Design, RISC-V Projects, and FPGA-based Research**  

---

## ğŸ’» Programming & Hardware Design Skills  

- **HDL Languages:** Verilog, SystemVerilog, VHDL  
- **Software/Tools:** Vivado, QuestaSim, ModelSim, Verilator, MATLAB, Simulink  
- **Embedded Tools:** Arduino, STM32CubeIDE, Keil uVision, PlatformIO  
- **Programming Languages:** C, C++, Python, RISC-V Assembly  
- **Specialization:** Digital System Design, FPGA Implementation, SoC Integration, Hardware Verification  

---

## ğŸ§° Tools & Technologies  

| Category | Tools |
|-----------|--------|
| **FPGA Design** | Xilinx Vivado, ModelSim, Verilator |
| **Simulation & Testing** | QuestaSim, MATLAB, Simulink |
| **Embedded Development** | Arduino IDE, Keil, PlatformIO |
| **Version Control** | Git, GitHub |
| **Documentation** | LaTeX, Markdown |

---

## ğŸš€ Featured Projects  

### ğŸ”¹ [Smart Healthcare Monitoring using RISC-V Core on FPGA](https://github.com/ijaz-smarthealth-riscv)
A real-time health monitoring system built around the **PicoRV32 RISC-V core**, implemented on **Basys 3 FPGA**.  
Includes:
- Sensor integration (Heart Rate, SpOâ‚‚, Temperature)
- Custom Verilog modules for data acquisition and processing
- Serial communication for data visualization

### ğŸ”¹ [RISC-V Single Cycle Processor (Educational Project)](https://github.com/ijaz-riscv-singlecycle)
- Verilog-based design of a single-cycle RISC-V CPU with instruction decoding, ALU, register file, and memory units.  
- Simulated using ModelSim and tested with custom assembly programs.

### ğŸ”¹ [DC-DC Boost Converter with MPPT (MATLAB/Simulink)](https://github.com/ijaz-mppt-solar)
- Residential solar system simulation with MPPT, inverter, and battery control for power electronics coursework.

---

## ğŸ† GitHub Achievements  

![GitHub Trophies](https://github-profile-trophy.vercel.app/?username=ijaz-engineer&theme=radical&no-frame=true&margin-w=5)

---

## ğŸ“º Latest YouTube / Academic Contributions  

ğŸ¥ Coming Soon: Tutorials on  
- â€œImplementing RISC-V Core on FPGAâ€  
- â€œBiomedical Sensor Interface with FPGAâ€  
- â€œDigital System Design using Verilogâ€  

---

## ğŸŒ Connect with Me  

| Platform | Link |
|-----------|------|
| **LinkedIn** | [linkedin.com/in/muhammadijaz-ee](#) |
| **YouTube** | [youtube.com/@ijaz-engineering](#) |
| **Gmail** | muhammadijaz.ee@gmail.com |
| **Discord** | ijaz#1234 |
| **Reddit** | [u/ijaz_riscv](#) |

---

âš¡ *â€œBridging innovation between hardware and health through RISC-V and FPGA technology.â€*
