	component test_qsys is
		port (
			clk_qsys_50_clk     : in  std_logic := 'X'; -- clk
			reset_reset_n       : in  std_logic := 'X'; -- reset_n
			spi_0_external_MISO : in  std_logic := 'X'; -- MISO
			spi_0_external_MOSI : out std_logic;        -- MOSI
			spi_0_external_SCLK : out std_logic;        -- SCLK
			spi_0_external_SS_n : out std_logic         -- SS_n
		);
	end component test_qsys;

