# Chapter 5 é€‰æ‹©é¢˜ç»ƒä¹  | Chapter 5 Multiple Choice Practice Questions
## Computing Components | è®¡ç®—ç»„ä»¶

---

## Question 1

**What type of memory is RAM (Random Access Memory)?**

1. Non-volatile memory
2. **Volatile memory** âœ“
3. Secondary memory
4. Optical memory
5. Flash memory

**ç­”æ¡ˆï¼š** 2. Volatile memory  
**è§£é‡Šï¼š** RAMæ˜¯æ˜“å¤±æ€§å†…å­˜ï¼Œæ–­ç”µåæ‰€æœ‰æ•°æ®éƒ½ä¼šä¸¢å¤±ã€‚

---

## Question 2

**True or False? RAM stands for "Random Access Memory" because any memory location can be accessed in very nearly the same amount of time, regardless of its position in the memory.**

1. **True** âœ“
2. False

**ç­”æ¡ˆï¼š** 1. True  
**è§£é‡Šï¼š** "éšæœº"è®¿é—®çš„å«ä¹‰æ˜¯ä»»ä½•å­˜å‚¨ä½ç½®éƒ½å¯ä»¥åœ¨å‡ ä¹ç›¸åŒçš„æ—¶é—´å†…è¢«è®¿é—®ï¼Œæ— è®ºå…¶åœ¨å†…å­˜ä¸­çš„ä½ç½®å¦‚ä½•ã€‚

---

## Question 3

**Which of the following is NOT a characteristic of secondary storage?**

1. Non-volatile
2. Permanent storage
3. Slower than primary memory
4. **Faster than RAM** âœ“
5. Cheaper than primary memory

**ç­”æ¡ˆï¼š** 4. Faster than RAM  
**è§£é‡Šï¼š** è¾…åŠ©å­˜å‚¨æ¯”ä¸»å­˜å‚¨å™¨ï¼ˆRAMï¼‰æ…¢ï¼Œä½†æ›´ä¾¿å®œä¸”éæ˜“å¤±æ€§ã€‚

---

## Question 4

**What operations does the Arithmetic/Logic Unit (ALU) perform?**

1. Only arithmetic operations
2. Only logic operations
3. **Both arithmetic and logic operations** âœ“
4. Only data storage operations
5. Only control operations

**ç­”æ¡ˆï¼š** 3. Both arithmetic and logic operations  
**è§£é‡Šï¼š** ALUæ‰§è¡Œç®—æœ¯è¿ç®—ï¼ˆå¦‚åŠ æ³•å’Œå‡æ³•ï¼‰ä»¥åŠé€»è¾‘è¿ç®—ï¼ˆå¦‚ANDã€ORã€NOTï¼‰ã€‚

---

## Question 5

**Which register contains the address of the next instruction to be executed?**

1. Instruction Register (IR)
2. **Program Counter (PC)** âœ“
3. Accumulator (A)
4. Data Register
5. Address Register

**ç­”æ¡ˆï¼š** 2. Program Counter (PC)  
**è§£é‡Šï¼š** PCï¼ˆç¨‹åºè®¡æ•°å™¨ï¼‰å­˜æ”¾ä¸‹ä¸€æ¡è¦æ‰§è¡Œçš„æŒ‡ä»¤çš„åœ°å€ã€‚

---

## Question 6

**True or False? All data must be represented in a register before it can be processed by the CPU.**

1. **True** âœ“
2. False

**ç­”æ¡ˆï¼š** 1. True  
**è§£é‡Šï¼š** æ‰€æœ‰æ•°æ®åœ¨å¤„ç†ä¹‹å‰å¿…é¡»åœ¨å¯„å­˜å™¨ä¸­è¡¨ç¤ºã€‚

---

## Question 7

**What does a 32-bit CPU mean?**

1. The CPU has 32 registers
2. The CPU can process 32 instructions at once
3. **Each register is 32 bits wide** âœ“
4. The CPU has 32 cache levels
5. The CPU operates at 32 MHz

**ç­”æ¡ˆï¼š** 3. Each register is 32 bits wide  
**è§£é‡Šï¼š** 32ä½CPUæ˜¯æŒ‡æ¯ä¸ªå¯„å­˜å™¨éƒ½æ˜¯32ä½å®½çš„CPUï¼Œå› æ­¤æ¯ä¸ªCPUæŒ‡ä»¤å¯ä»¥æ“ä½œ32ä½æ•°æ®ã€‚

---

## Question 8

**Which component of the CPU controls the operation of each part and coordinates data flow?**

1. Arithmetic/Logic Unit (ALU)
2. **Control Unit (CU)** âœ“
3. Program Counter (PC)
4. Instruction Register (IR)
5. Accumulator

**ç­”æ¡ˆï¼š** 2. Control Unit (CU)  
**è§£é‡Šï¼š** æ§åˆ¶å•å…ƒæ§åˆ¶CPUå„éƒ¨åˆ†çš„æ“ä½œï¼Œå¹¶åè°ƒæ•°æ®æµã€‚

---

## Question 9

**How many operations can be controlled with 4 wires from the Control Unit?**

1. 4 operations
2. 8 operations
3. 12 operations
4. **16 operations** âœ“
5. 32 operations

**ç­”æ¡ˆï¼š** 4. 16 operations  
**è§£é‡Šï¼š** 4æ ¹ç”µçº¿ï¼ˆæ¯æ ¹å¯ä»¥æ˜¯å¼€/å…³çŠ¶æ€ï¼‰å¯ä»¥è¡¨ç¤º2^4 = 16ç§ä¸åŒçš„æ“ä½œã€‚

---

## Question 10

**What are the three main components of the Von Neumann Architecture?**

1. CPU, RAM, Hard Drive
2. **CPU (with ALU and CU), Memory, I/O devices** âœ“
3. ALU, Control Unit, Registers
4. Primary Memory, Secondary Memory, Cache
5. Input, Output, Storage

**ç­”æ¡ˆï¼š** 2. CPU (with ALU and CU), Memory, I/O devices  
**è§£é‡Šï¼š** å†¯Â·è¯ºä¾æ›¼æ¶æ„åŒ…å«ï¼šå¸¦æœ‰ALUå’ŒCUçš„CPUã€å­˜å‚¨æ•°æ®å’ŒæŒ‡ä»¤çš„å†…å­˜ã€é€šè¿‡æ€»çº¿è¿æ¥çš„I/Oè®¾å¤‡ã€‚

---

## Question 11

**True or False? In the Von Neumann Architecture, instructions and data are both stored in the memory unit.**

1. **True** âœ“
2. False

**ç­”æ¡ˆï¼š** 1. True  
**è§£é‡Šï¼š** è¿™æ˜¯å­˜å‚¨ç¨‹åºæ¦‚å¿µï¼ˆStored-Program Conceptï¼‰çš„æ ¸å¿ƒï¼šæŒ‡ä»¤å’Œæ•°æ®éƒ½å­˜å‚¨åœ¨å†…å­˜å•å…ƒä¸­ã€‚

---

## Question 12

**What is the correct order of steps in the fetch-decode-execute cycle?**

1. Execute, Decode, Fetch, Get Data
2. Fetch, Execute, Decode, Get Data
3. **Fetch, Decode, Get Data, Execute** âœ“
4. Decode, Fetch, Get Data, Execute
5. Get Data, Fetch, Decode, Execute

**ç­”æ¡ˆï¼š** 3. Fetch, Decode, Get Data, Execute  
**è§£é‡Šï¼š** å–æŒ‡-æ‰§è¡Œå‘¨æœŸçš„æ­£ç¡®é¡ºåºæ˜¯ï¼š1) å–æŒ‡ 2) è¯‘ç  3) è·å–æ•°æ®ï¼ˆå¦‚æœéœ€è¦ï¼‰4) æ‰§è¡Œã€‚

---

## Question 13

**What happens to the Program Counter (PC) after fetching an instruction?**

1. It is reset to zero
2. It is decremented
3. **It is incremented** âœ“
4. It remains unchanged
5. It is loaded with the instruction

**ç­”æ¡ˆï¼š** 3. It is incremented  
**è§£é‡Šï¼š** åœ¨å–æŒ‡åï¼Œæ§åˆ¶å•å…ƒä¼šé€’å¢PCï¼Œä½¿å…¶æŒ‡å‘ä¸‹ä¸€æ¡æŒ‡ä»¤ã€‚

---

## Question 14

**In Super Simple CPU, how many bits does each instruction contain?**

1. 8 bits
2. 12 bits
3. **16 bits** âœ“
4. 32 bits
5. 64 bits

**ç­”æ¡ˆï¼š** 3. 16 bits  
**è§£é‡Šï¼š** Super Simple CPUçš„æ¯æ¡æŒ‡ä»¤æ˜¯16ä½ï¼š4ä½æ“ä½œç  + 12ä½æ“ä½œæ•°ã€‚

---

## Question 15

**What is the opcode for the STP (Stop) instruction in Super Simple CPU?**

1. 0000
2. 0001
3. 1110
4. **1111** âœ“
5. 1010

**ç­”æ¡ˆï¼š** 4. 1111  
**è§£é‡Šï¼š** STPæŒ‡ä»¤çš„æ“ä½œç æ˜¯1111ï¼ˆåœæ­¢è®¡ç®—æœºï¼‰ã€‚

---

## Question 16

**Which Super Simple CPU instruction loads a constant value directly into the accumulator without accessing memory?**

1. LOD
2. **LDI** âœ“
3. STO
4. ADD
5. SUB

**ç­”æ¡ˆï¼š** 2. LDI  
**è§£é‡Šï¼š** LDI (Load Immediate) ç«‹å³åŠ è½½å¸¸æ•°åˆ°ç´¯åŠ å™¨ï¼Œä¸åƒLODé‚£æ ·å»å†…å­˜ã€‚

---

## Question 17

**Decode the following Super Simple CPU instruction: `0100 000000000101`**

1. LOD 5
2. **LDI 5** âœ“
3. ADD 5
4. STO 5
5. SUB 5

**ç­”æ¡ˆï¼š** 2. LDI 5  
**è§£é‡Šï¼š** æ“ä½œç 0100æ˜¯LDIï¼Œæ“ä½œæ•°000000000101æ˜¯5ï¼ˆäºŒè¿›åˆ¶ï¼‰ï¼Œæ‰€ä»¥æ˜¯LDI 5ã€‚

---

## Question 18

**What does the instruction `1010 000000000011` do in Super Simple CPU?**

1. Jump unconditionally to address 3
2. Jump to address 3 if accumulator is negative
3. **Jump to address 3 if accumulator is zero** âœ“
4. Load value 3 into accumulator
5. Store accumulator to address 3

**ç­”æ¡ˆï¼š** 3. Jump to address 3 if accumulator is zero  
**è§£é‡Šï¼š** æ“ä½œç 1010æ˜¯JZR (Jump if Zero)ï¼Œå¦‚æœç´¯åŠ å™¨=0åˆ™è·³è½¬åˆ°åœ°å€3ã€‚

---

## Question 19

**True or False? Cache memory uses SRAM (Static RAM) which is faster than regular RAM.**

1. **True** âœ“
2. False

**ç­”æ¡ˆï¼š** 1. True  
**è§£é‡Šï¼š** ç¼“å­˜ä½¿ç”¨SRAMï¼ˆé™æ€RAMï¼‰ï¼Œè¿™æ˜¯ä¸€ç§éå¸¸é«˜é€Ÿçš„RAMï¼Œæ¯”æ™®é€šRAMæ›´å¿«ã€‚

---

## Question 20

**Which cache level is located on the CPU and is used first by the CPU?**

1. L2 cache
2. L3 cache
3. **L1 cache** âœ“
4. L4 cache
5. Main cache

**ç­”æ¡ˆï¼š** 3. L1 cache  
**è§£é‡Šï¼š** L1ç¼“å­˜ä½äºCPUä¸Šï¼Œæ˜¯CPUé¦–å…ˆä½¿ç”¨çš„ç¼“å­˜ï¼ˆå› æ­¤è¢«ç§°ä¸ºL1ï¼‰ã€‚

---

## Question 21

**What connects the CPU and RAM, allowing the CPU to address memory locations?**

1. Data Bus
2. Control Bus
3. **Address Bus** âœ“
4. Memory Bus
5. System Bus

**ç­”æ¡ˆï¼š** 3. Address Bus  
**è§£é‡Šï¼š** åœ°å€æ€»çº¿é€šè¿‡å†…å­˜æ§åˆ¶å™¨èŠ¯ç‰‡ï¼ˆMCCï¼‰è¿æ¥CPUå’ŒRAMï¼Œä½¿CPUèƒ½å¤Ÿå¯»å€RAMã€‚

---

## Question 22

**Which of the following is NOT a factor that determines CPU performance?**

1. Data bus width
2. Word size
3. Clock speed
4. **Number of hard drives** âœ“
5. Operations per cycle

**ç­”æ¡ˆï¼š** 4. Number of hard drives  
**è§£é‡Šï¼š** CPUæ€§èƒ½ç”±æ•°æ®æ€»çº¿å®½åº¦ã€å­—é•¿å’Œæ—¶é’Ÿé€Ÿåº¦ï¼ˆæ¯å‘¨æœŸæ“ä½œæ•°ï¼‰å†³å®šï¼Œä¸ç¡¬ç›˜æ•°é‡æ— å…³ã€‚

---

## Question 23

**What is clock speed measured in?**

1. Bytes per second
2. Bits per second
3. **Megahertz (MHz) or Gigahertz (GHz)** âœ“
4. Megabytes (MB)
5. Operations per second

**ç­”æ¡ˆï¼š** 3. Megahertz (MHz) or Gigahertz (GHz)  
**è§£é‡Šï¼š** æ—¶é’Ÿé€Ÿåº¦ä»¥æ¯ç§’çš„å‘¨æœŸæ•°æµ‹é‡ï¼Œå•ä½æ˜¯MHzæˆ–GHzã€‚

---

## Question 24

**True or False? Word size determines the maximum number of bits of data that the CPU can process at a time.**

1. **True** âœ“
2. False

**ç­”æ¡ˆï¼š** 1. True  
**è§£é‡Šï¼š** å­—é•¿å†³å®šCPUä¸€æ¬¡å¯ä»¥å¤„ç†çš„æœ€å¤§æ•°æ®ä½æ•°ï¼ˆå¦‚8ä½ã€16ä½ã€32ä½ã€64ä½ï¼‰ã€‚

---

## Question 25

**In Super Simple CPU, how many memory locations are available?**

1. 8 locations (0-7)
2. **16 locations (0-15 or 0-FF)** âœ“
3. 32 locations (0-31)
4. 64 locations (0-63)
5. 256 locations (0-255)

**ç­”æ¡ˆï¼š** 2. 16 locations (0-15 or 0-FF)  
**è§£é‡Šï¼š** Super Simple CPUæœ‰16ä¸ªå†…å­˜ä½ç½®ï¼Œåœ°å€ä»0åˆ°15ï¼ˆæˆ–0åˆ°FFï¼‰ã€‚

---

## Question 26

**Which Super Simple CPU instruction outputs the value in the accumulator?**

1. INP
2. **OUT** âœ“
3. STO
4. LOD
5. ADD

**ç­”æ¡ˆï¼š** 2. OUT  
**è§£é‡Šï¼š** OUTæŒ‡ä»¤å°†ç´¯åŠ å™¨ä¸­çš„å€¼å¤åˆ¶åˆ°è¾“å‡ºåŒºåŸŸã€‚

---

## Question 27

**What is the purpose of the Memory Controller Chip (MCC)?**

1. To store data permanently
2. To increase CPU clock speed
3. **To facilitate data flow from RAM to CPU** âœ“
4. To decode instructions
5. To execute arithmetic operations

**ç­”æ¡ˆï¼š** 3. To facilitate data flow from RAM to CPU  
**è§£é‡Šï¼š** MCCï¼ˆå†…å­˜æ§åˆ¶å™¨èŠ¯ç‰‡ï¼‰ä¿ƒè¿›ä»RAMåˆ°CPUçš„æ•°æ®æµï¼Œå¸®åŠ©CPUä¸å†…å­˜é€šä¿¡ã€‚

---

## Question 28

**True or False? Secondary storage devices like hard disks and flash drives are non-volatile.**

1. **True** âœ“
2. False

**ç­”æ¡ˆï¼š** 1. True  
**è§£é‡Šï¼š** è¾…åŠ©å­˜å‚¨è®¾å¤‡ï¼ˆå¦‚ç¡¬ç›˜ã€é—ªå­˜é©±åŠ¨å™¨ï¼‰æ˜¯éæ˜“å¤±æ€§çš„ï¼Œæä¾›æ°¸ä¹…å­˜å‚¨ã€‚

---

## Question 29

**Which register stores a copy of the instruction currently being executed?**

1. Program Counter (PC)
2. **Instruction Register (IR)** âœ“
3. Accumulator (A)
4. Data Register
5. Address Register

**ç­”æ¡ˆï¼š** 2. Instruction Register (IR)  
**è§£é‡Šï¼š** IRï¼ˆæŒ‡ä»¤å¯„å­˜å™¨ï¼‰å­˜å‚¨å½“å‰æ­£åœ¨æ‰§è¡Œçš„æŒ‡ä»¤çš„å‰¯æœ¬ã€‚

---

## Question 30

**What is the main difference between LOD and LDI instructions in Super Simple CPU?**

1. LOD is faster than LDI
2. LOD uses more bits than LDI
3. **LOD loads from memory address, LDI loads immediate constant** âœ“
4. LOD can only load zero
5. LDI cannot be used with addresses

**ç­”æ¡ˆï¼š** 3. LOD loads from memory address, LDI loads immediate constant  
**è§£é‡Šï¼š** LODä»å†…å­˜åœ°å€åŠ è½½å€¼ï¼Œè€ŒLDIç›´æ¥å°†æ“ä½œæ•°ä¸­çš„å¸¸æ•°åŠ è½½åˆ°ç´¯åŠ å™¨ï¼Œä¸éœ€è¦è®¿é—®å†…å­˜ã€‚

---

## ğŸ“Š ç­”æ¡ˆç»Ÿè®¡ | Answer Key Summary

| é¢˜ç›® | æ­£ç¡®ç­”æ¡ˆ | çŸ¥è¯†ç‚¹ |
|------|---------|--------|
| 1 | 2 | RAMæ˜“å¤±æ€§ |
| 2 | 1 | RAMéšæœºè®¿é—® |
| 3 | 4 | è¾…åŠ©å­˜å‚¨ç‰¹ç‚¹ |
| 4 | 3 | ALUåŠŸèƒ½ |
| 5 | 2 | PCå¯„å­˜å™¨ |
| 6 | 1 | å¯„å­˜å™¨ä½œç”¨ |
| 7 | 3 | CPUä½æ•° |
| 8 | 2 | æ§åˆ¶å•å…ƒ |
| 9 | 4 | æ§åˆ¶å•å…ƒæ“ä½œæ•° |
| 10 | 2 | å†¯Â·è¯ºä¾æ›¼æ¶æ„ |
| 11 | 1 | å­˜å‚¨ç¨‹åºæ¦‚å¿µ |
| 12 | 3 | å–æŒ‡-æ‰§è¡Œå‘¨æœŸ |
| 13 | 3 | PCé€’å¢ |
| 14 | 3 | Super Simple CPUæŒ‡ä»¤æ ¼å¼ |
| 15 | 4 | STPæŒ‡ä»¤ç  |
| 16 | 2 | LDIæŒ‡ä»¤ |
| 17 | 2 | æŒ‡ä»¤è§£ç  |
| 18 | 3 | JZRæŒ‡ä»¤ |
| 19 | 1 | ç¼“å­˜SRAM |
| 20 | 3 | L1ç¼“å­˜ |
| 21 | 3 | åœ°å€æ€»çº¿ |
| 22 | 4 | CPUæ€§èƒ½å› ç´  |
| 23 | 3 | æ—¶é’Ÿé€Ÿåº¦å•ä½ |
| 24 | 1 | å­—é•¿å®šä¹‰ |
| 25 | 2 | Super Simple CPUå†…å­˜ |
| 26 | 2 | OUTæŒ‡ä»¤ |
| 27 | 3 | MCCä½œç”¨ |
| 28 | 1 | è¾…åŠ©å­˜å‚¨éæ˜“å¤±æ€§ |
| 29 | 2 | IRå¯„å­˜å™¨ |
| 30 | 3 | LOD vs LDI |

---

## ğŸ’¡ ç»ƒä¹ å»ºè®® | Practice Tips

1. **å…ˆä¸çœ‹ç­”æ¡ˆï¼Œè‡ªå·±åšä¸€é**
2. **åšé”™çš„é¢˜ç›®é‡ç‚¹å¤ä¹ ç›¸å…³çŸ¥è¯†ç‚¹**
3. **ç‰¹åˆ«å…³æ³¨Super Simple CPUæŒ‡ä»¤è§£ç é¢˜ï¼ˆ17ã€18é¢˜ï¼‰**
4. **ç†Ÿè®°å–æŒ‡-æ‰§è¡Œå‘¨æœŸçš„é¡ºåºï¼ˆ12é¢˜ï¼‰**
5. **åŒºåˆ†LODå’ŒLDIçš„åŒºåˆ«ï¼ˆ30é¢˜ï¼‰**

---

**Good luck on your quiz! ç¥ä½ quizé¡ºåˆ©ï¼ğŸ€**
