// Seed: 990236226
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    output tri id_7,
    output tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11
    , id_17,
    output tri1 id_12,
    output uwire id_13,
    output wand id_14,
    input uwire id_15
);
  id_18(
      .id_0(1'b0),
      .id_1("" + {""{id_3}}),
      .id_2(1 * 1 + id_12),
      .id_3(1),
      .id_4(1 ^ ""),
      .id_5(id_6)
  );
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    output tri   id_2,
    output logic id_3
);
  initial begin
    id_3 <= 1'b0;
  end
  module_0(
      id_1, id_1, id_0, id_1, id_1, id_1, id_2, id_0, id_2, id_1, id_1, id_1, id_2, id_2, id_0, id_1
  );
endmodule
