0.6
2018.2
Jun 14 2018
20:41:02
D:/NTI/verilog/code/VeriDesigns/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/NTI/verilog/code/VeriDesigns/Full_Adder/Full_Adder.srcs/sources_1/new/FA.v,1755822467,verilog,,,,FA,,,,,,,,
