static void\r\nnv44_vm_fill(struct nvkm_memory *pgt, dma_addr_t null,\r\ndma_addr_t *list, u32 pte, u32 cnt)\r\n{\r\nu32 base = (pte << 2) & ~0x0000000f;\r\nu32 tmp[4];\r\ntmp[0] = nvkm_ro32(pgt, base + 0x0);\r\ntmp[1] = nvkm_ro32(pgt, base + 0x4);\r\ntmp[2] = nvkm_ro32(pgt, base + 0x8);\r\ntmp[3] = nvkm_ro32(pgt, base + 0xc);\r\nwhile (cnt--) {\r\nu32 addr = list ? (*list++ >> 12) : (null >> 12);\r\nswitch (pte++ & 0x3) {\r\ncase 0:\r\ntmp[0] &= ~0x07ffffff;\r\ntmp[0] |= addr;\r\nbreak;\r\ncase 1:\r\ntmp[0] &= ~0xf8000000;\r\ntmp[0] |= addr << 27;\r\ntmp[1] &= ~0x003fffff;\r\ntmp[1] |= addr >> 5;\r\nbreak;\r\ncase 2:\r\ntmp[1] &= ~0xffc00000;\r\ntmp[1] |= addr << 22;\r\ntmp[2] &= ~0x0001ffff;\r\ntmp[2] |= addr >> 10;\r\nbreak;\r\ncase 3:\r\ntmp[2] &= ~0xfffe0000;\r\ntmp[2] |= addr << 17;\r\ntmp[3] &= ~0x00000fff;\r\ntmp[3] |= addr >> 15;\r\nbreak;\r\n}\r\n}\r\nnvkm_wo32(pgt, base + 0x0, tmp[0]);\r\nnvkm_wo32(pgt, base + 0x4, tmp[1]);\r\nnvkm_wo32(pgt, base + 0x8, tmp[2]);\r\nnvkm_wo32(pgt, base + 0xc, tmp[3] | 0x40000000);\r\n}\r\nstatic void\r\nnv44_vm_map_sg(struct nvkm_vma *vma, struct nvkm_memory *pgt,\r\nstruct nvkm_mem *mem, u32 pte, u32 cnt, dma_addr_t *list)\r\n{\r\nstruct nv04_mmu *mmu = nv04_mmu(vma->vm->mmu);\r\nu32 tmp[4];\r\nint i;\r\nnvkm_kmap(pgt);\r\nif (pte & 3) {\r\nu32 max = 4 - (pte & 3);\r\nu32 part = (cnt > max) ? max : cnt;\r\nnv44_vm_fill(pgt, mmu->null, list, pte, part);\r\npte += part;\r\nlist += part;\r\ncnt -= part;\r\n}\r\nwhile (cnt >= 4) {\r\nfor (i = 0; i < 4; i++)\r\ntmp[i] = *list++ >> 12;\r\nnvkm_wo32(pgt, pte++ * 4, tmp[0] >> 0 | tmp[1] << 27);\r\nnvkm_wo32(pgt, pte++ * 4, tmp[1] >> 5 | tmp[2] << 22);\r\nnvkm_wo32(pgt, pte++ * 4, tmp[2] >> 10 | tmp[3] << 17);\r\nnvkm_wo32(pgt, pte++ * 4, tmp[3] >> 15 | 0x40000000);\r\ncnt -= 4;\r\n}\r\nif (cnt)\r\nnv44_vm_fill(pgt, mmu->null, list, pte, cnt);\r\nnvkm_done(pgt);\r\n}\r\nstatic void\r\nnv44_vm_unmap(struct nvkm_vma *vma, struct nvkm_memory *pgt, u32 pte, u32 cnt)\r\n{\r\nstruct nv04_mmu *mmu = nv04_mmu(vma->vm->mmu);\r\nnvkm_kmap(pgt);\r\nif (pte & 3) {\r\nu32 max = 4 - (pte & 3);\r\nu32 part = (cnt > max) ? max : cnt;\r\nnv44_vm_fill(pgt, mmu->null, NULL, pte, part);\r\npte += part;\r\ncnt -= part;\r\n}\r\nwhile (cnt >= 4) {\r\nnvkm_wo32(pgt, pte++ * 4, 0x00000000);\r\nnvkm_wo32(pgt, pte++ * 4, 0x00000000);\r\nnvkm_wo32(pgt, pte++ * 4, 0x00000000);\r\nnvkm_wo32(pgt, pte++ * 4, 0x00000000);\r\ncnt -= 4;\r\n}\r\nif (cnt)\r\nnv44_vm_fill(pgt, mmu->null, NULL, pte, cnt);\r\nnvkm_done(pgt);\r\n}\r\nstatic void\r\nnv44_vm_flush(struct nvkm_vm *vm)\r\n{\r\nstruct nv04_mmu *mmu = nv04_mmu(vm->mmu);\r\nstruct nvkm_device *device = mmu->base.subdev.device;\r\nnvkm_wr32(device, 0x100814, mmu->base.limit - NV44_GART_PAGE);\r\nnvkm_wr32(device, 0x100808, 0x00000020);\r\nnvkm_msec(device, 2000,\r\nif (nvkm_rd32(device, 0x100808) & 0x00000001)\r\nbreak;\r\n);\r\nnvkm_wr32(device, 0x100808, 0x00000000);\r\n}\r\nstatic int\r\nnv44_mmu_oneinit(struct nvkm_mmu *base)\r\n{\r\nstruct nv04_mmu *mmu = nv04_mmu(base);\r\nstruct nvkm_device *device = mmu->base.subdev.device;\r\nint ret;\r\nmmu->nullp = dma_alloc_coherent(device->dev, 16 * 1024,\r\n&mmu->null, GFP_KERNEL);\r\nif (!mmu->nullp) {\r\nnvkm_warn(&mmu->base.subdev, "unable to allocate dummy pages\n");\r\nmmu->null = 0;\r\n}\r\nret = nvkm_vm_create(&mmu->base, 0, NV44_GART_SIZE, 0, 4096, NULL,\r\n&mmu->vm);\r\nif (ret)\r\nreturn ret;\r\nret = nvkm_memory_new(device, NVKM_MEM_TARGET_INST,\r\n(NV44_GART_SIZE / NV44_GART_PAGE) * 4,\r\n512 * 1024, true,\r\n&mmu->vm->pgt[0].mem[0]);\r\nmmu->vm->pgt[0].refcount[0] = 1;\r\nreturn ret;\r\n}\r\nstatic void\r\nnv44_mmu_init(struct nvkm_mmu *base)\r\n{\r\nstruct nv04_mmu *mmu = nv04_mmu(base);\r\nstruct nvkm_device *device = mmu->base.subdev.device;\r\nstruct nvkm_memory *gart = mmu->vm->pgt[0].mem[0];\r\nu32 addr;\r\naddr = nvkm_rd32(device, 0x10020c);\r\naddr -= ((nvkm_memory_addr(gart) >> 19) + 1) << 19;\r\nnvkm_wr32(device, 0x100850, 0x80000000);\r\nnvkm_wr32(device, 0x100818, mmu->null);\r\nnvkm_wr32(device, 0x100804, NV44_GART_SIZE);\r\nnvkm_wr32(device, 0x100850, 0x00008000);\r\nnvkm_mask(device, 0x10008c, 0x00000200, 0x00000200);\r\nnvkm_wr32(device, 0x100820, 0x00000000);\r\nnvkm_wr32(device, 0x10082c, 0x00000001);\r\nnvkm_wr32(device, 0x100800, addr | 0x00000010);\r\n}\r\nint\r\nnv44_mmu_new(struct nvkm_device *device, int index, struct nvkm_mmu **pmmu)\r\n{\r\nif (device->type == NVKM_DEVICE_AGP ||\r\n!nvkm_boolopt(device->cfgopt, "NvPCIE", true))\r\nreturn nv04_mmu_new(device, index, pmmu);\r\nreturn nv04_mmu_new_(&nv44_mmu, device, index, pmmu);\r\n}
