;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, 10
	JMP -1, @-20
	SUB 0, @100
	ADD #2, 30
	SPL 0, <402
	JMN @400, 1
	CMP -35, 14
	SLT 0, 10
	JMN @12, #200
	CMP @121, 103
	SUB #400, 1
	CMP -35, 14
	ADD #2, 0
	SUB @121, 103
	SUB @121, 103
	JMN <187, 106
	SUB -240, 0
	SUB @121, 303
	SUB <0, @2
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 32, 5
	SUB #400, 1
	SUB <0, @2
	SUB #400, 0
	SUB #401, 1
	SUB 0, @100
	SUB -240, 0
	JMZ 0, 170
	SUB 0, @100
	SPL 0, <402
	SUB 0, 10
	SUB @121, 103
	SUB @121, 103
	SUB 0, 10
	ADD 3, 20
	ADD 3, 20
	ADD #205, @140
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, 10
	MOV <-7, <-20
	CMP -207, <-120
	CMP -207, <-120
