#-----------------------------------------------------------
# PlanAhead v13.4
# Build 157570 by hdbuild on Fri Dec 16 12:55:36 MST 2011
# Start of session at: Fri Nov 16 17:50:22 2012
# Process ID: 3228
# Log file: C:/IPBus/ml605_from_ml507/planAhead_run_1/planAhead.log
# Journal file: C:/IPBus/ml605_from_ml507/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in 14 day(s)
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/IPBus/ml605_from_ml507/pa.fromNcd.tcl
# create_project -name ml605_ipbus -dir "C:/IPBus/ml605_from_ml507/planAhead_run_1" -part xc6vlx240tff1156-1
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/IPBus/ml605_from_ml507/top_ml605_extphy.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/IPBus/ml605_from_ml507} {ipcore_dir} {firmware/ethernet/coregen} }
# add_files [list {ipcore_dir/dpbr8.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/dpbr_8_32.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "C:/IPBus/ml605_from_ml507/firmware/example_designs/ucf/ml605_extphy.ucf" [current_fileset -constrset]
Adding file 'C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf' to fileset 'constrs_1'
# add_files [list {C:/IPBus/ml605_from_ml507/firmware/example_designs/ucf/ml605_extphy.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6vlx240tff1156-1
Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top_ml605_extphy.ngc ...
WARNING:NetListWriters:298 - No output is written to top_ml605_extphy.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:305 - Port bus IPB_FROM_SLAVES[3]_IPB_RDATA has a
   mismatched property name ipb_from_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_FROM_SLAVES[3]_IPB_RDATA on block ipbus_fabric using the data
   ipb_from_slaves[3]_ipb_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_FROM_SLAVES[2]_IPB_RDATA has a
   mismatched property name ipb_from_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_FROM_SLAVES[2]_IPB_RDATA on block ipbus_fabric using the data
   ipb_from_slaves[2]_ipb_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_FROM_SLAVES[1]_IPB_RDATA has a
   mismatched property name ipb_from_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_FROM_SLAVES[1]_IPB_RDATA on block ipbus_fabric using the data
   ipb_from_slaves[1]_ipb_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_FROM_SLAVES[0]_IPB_RDATA has a
   mismatched property name ipb_from_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_FROM_SLAVES[0]_IPB_RDATA on block ipbus_fabric using the data
   ipb_from_slaves[0]_ipb_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[3]_IPB_ADDR has a mismatched
   property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[3]_IPB_ADDR on block ipbus_fabric using the data
   ipb_to_slaves[3]_ipb_addr<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[3]_IPB_WDATA has a
   mismatched property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[3]_IPB_WDATA on block ipbus_fabric using the data
   ipb_to_slaves[3]_ipb_wdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[2]_IPB_ADDR has a mismatched
   property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[2]_IPB_ADDR on block ipbus_fabric using the data
   ipb_to_slaves[2]_ipb_addr<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[2]_IPB_WDATA has a
   mismatched property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[2]_IPB_WDATA on block ipbus_fabric using the data
   ipb_to_slaves[2]_ipb_wdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[1]_IPB_ADDR has a mismatched
   property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[1]_IPB_ADDR on block ipbus_fabric using the data
   ipb_to_slaves[1]_ipb_addr<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[1]_IPB_WDATA has a
   mismatched property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[1]_IPB_WDATA on block ipbus_fabric using the data
   ipb_to_slaves[1]_ipb_wdata<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[0]_IPB_ADDR has a mismatched
   property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[0]_IPB_ADDR on block ipbus_fabric using the data
   ipb_to_slaves[0]_ipb_addr<31:0>.
WARNING:NetListWriters:305 - Port bus IPB_TO_SLAVES[0]_IPB_WDATA has a
   mismatched property name ipb_to_slaves on block ipbus_fabric.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   IPB_TO_SLAVES[0]_IPB_WDATA on block ipbus_fabric using the data
   ipb_to_slaves[0]_ipb_wdata<31:0>.
WARNING:NetListWriters:306 - Signal bus SELF_RXA<5 : 0> on block packet_handler
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _N0289<5 : 0> on block packet_handler is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus STATE[3]_X_28_O_WIDE_MUX_27_OUT<10 : 2>
   on block sub_packetresp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:305 - Port bus MOTI_BUS[1]_RDATA has a mismatched
   property name moti_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   MOTI_BUS[1]_RDATA on block bus_arb using the data moti_bus[1]_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus MOTI_BUS[0]_RDATA has a mismatched
   property name moti_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   MOTI_BUS[0]_RDATA on block bus_arb using the data moti_bus[0]_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus TOMI_BUS[1]_WDATA has a mismatched
   property name tomi_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   TOMI_BUS[1]_WDATA on block bus_arb using the data tomi_bus[1]_wdata<31:0>.
WARNING:NetListWriters:305 - Port bus TOMI_BUS[1]_RADDR has a mismatched
   property name tomi_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   TOMI_BUS[1]_RADDR on block bus_arb using the data tomi_bus[1]_raddr<9:0>.
WARNING:NetListWriters:305 - Port bus TOMI_BUS[1]_WADDR has a mismatched
   property name tomi_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   TOMI_BUS[1]_WADDR on block bus_arb using the data tomi_bus[1]_waddr<9:0>.
WARNING:NetListWriters:305 - Port bus TOMI_BUS[0]_WDATA has a mismatched
   property name tomi_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   TOMI_BUS[0]_WDATA on block bus_arb using the data tomi_bus[0]_wdata<31:0>.
WARNING:NetListWriters:305 - Port bus TOMI_BUS[0]_RADDR has a mismatched
   property name tomi_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   TOMI_BUS[0]_RADDR on block bus_arb using the data tomi_bus[0]_raddr<9:0>.
WARNING:NetListWriters:305 - Port bus TOMI_BUS[0]_WADDR has a mismatched
   property name tomi_bus on block bus_arb.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   TOMI_BUS[0]_WADDR on block bus_arb using the data tomi_bus[0]_waddr<9:0>.
WARNING:NetListWriters:306 - Signal bus HDR<31 : 3> on block transactor_tx is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus OUT_HDR[31]_TX_DATA[31]_MUX_45_OUT<23 :
   9> on block transactor_tx is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus ERR_CODE<2 : 0> on block transactor_sm
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:305 - Port bus OOB_MOTI_BUS[0]_RDATA has a mismatched
   property name oob_moti_bus on block ipbus_ctrl.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   OOB_MOTI_BUS[0]_RDATA on block ipbus_ctrl using the data
   oob_moti_bus[0]_rdata<31:0>.
WARNING:NetListWriters:305 - Port bus OOB_TOMI_BUS[0]_WDATA has a mismatched
   property name oob_tomi_bus on block ipbus_ctrl.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   OOB_TOMI_BUS[0]_WDATA on block ipbus_ctrl using the data
   oob_tomi_bus[0]_wdata<31:0>.
WARNING:NetListWriters:305 - Port bus OOB_TOMI_BUS[0]_RADDR has a mismatched
   property name oob_tomi_bus on block ipbus_ctrl.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   OOB_TOMI_BUS[0]_RADDR on block ipbus_ctrl using the data
   oob_tomi_bus[0]_raddr<9:0>.
WARNING:NetListWriters:305 - Port bus OOB_TOMI_BUS[0]_WADDR has a mismatched
   property name oob_tomi_bus on block ipbus_ctrl.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   OOB_TOMI_BUS[0]_WADDR on block ipbus_ctrl using the data
   oob_tomi_bus[0]_waddr<9:0>.
  finished :Prep
Writing EDIF netlist file top_ml605_extphy.edif ...
ngc2edif: Total memory usage is 45704 kilobytes

Parsing EDIF File [.\planAhead_run_1\ml605_ipbus.data\cache\top_ml605_extphy_ngc_79cc9239.edif]
Finished Parsing EDIF File [.\planAhead_run_1\ml605_ipbus.data\cache\top_ml605_extphy_ngc_79cc9239.edif]
Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dpbr8.ngc ...
WARNING:NetListWriters:298 - No output is written to dpbr8.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dpbr8.edif ...
ngc2edif: Total memory usage is 42632 kilobytes

Reading core file 'C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr8.ngc' for (cell view 'dpbr8', library 'top_ml605_extphy_lib', file 'top_ml605_extphy.ngc')
Parsing EDIF File [.\planAhead_run_1\ml605_ipbus.data\cache\dpbr8_ngc_502280b7.edif]
Finished Parsing EDIF File [.\planAhead_run_1\ml605_ipbus.data\cache\dpbr8_ngc_502280b7.edif]
Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dpbr_8_32.ngc ...
WARNING:NetListWriters:298 - No output is written to dpbr_8_32.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dpbr_8_32.edif ...
ngc2edif: Total memory usage is 42632 kilobytes

Reading core file 'C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr_8_32.ngc' for (cell view 'dpbr_8_32', library 'top_ml605_extphy_lib', file 'top_ml605_extphy.ngc')
Parsing EDIF File [.\planAhead_run_1\ml605_ipbus.data\cache\dpbr_8_32_ngc_502280b7.edif]
Finished Parsing EDIF File [.\planAhead_run_1\ml605_ipbus.data\cache\dpbr_8_32_ngc_502280b7.edif]
INFO: [Netlist-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\virtex6\ClockPlacerRules.xml
Loading clock capable ios from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\virtex6\ClockCapableIOBs.xml
Loading package pin functions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\virtex6/PinFunctions.xml...
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ff1156/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\virtex6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr8.ncf]
Finished Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr8.ncf]
Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr8.ncf]
Finished Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr8.ncf]
Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr_8_32.ncf]
Finished Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr_8_32.ncf]
Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr_8_32.ncf]
Finished Parsing UCF File [C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr_8_32.ncf]
Parsing UCF File [C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf]
Finished Parsing UCF File [C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf]
WARNING: [Constraints-71] No definition for group 'clk125' [C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf:6]
WARNING: [Constraints-71] No definition for group 'ipb_clk' [C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf:7]
CRITICAL WARNING: [Constraints-65] Ignoring timing constraint since referred group or timespec is undefined [C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf:6]
CRITICAL WARNING: [Constraints-65] Ignoring timing constraint since referred group or timespec is undefined [C:\IPBus\ml605_from_ml507\firmware\example_designs\ucf\ml605_extphy.ucf:7]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 31 instances
  RAM32X1S => RAM32X1S (RAMS32): 11 instances
open_netlist_design: Time (s): 30.266w.  Memory (MB): 507.414p 160.719g
# read_xdl -file "C:/IPBus/ml605_from_ml507/top_ml605_extphy.ncd"
Release 13.4 - xdl O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\13.4\ISE_DS\ISE\.
   "top_ml605_extphy" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Successfully converted design 'C:\IPBus\ml605_from_ml507\top_ml605_extphy.ncd' to 'C:\IPBus\ml605_from_ml507\top_ml605_extphy.xdl'.
INFO: [Designutils-669] Parsing Placement File : C:\IPBus\ml605_from_ml507\top_ml605_extphy.ncd
INFO: [Designutils-658] Finished Parsing Placement File : C:\IPBus\ml605_from_ml507\top_ml605_extphy.ncd
INFO: [Designutils-671] Placed 3309 instances
read_xdl: Time (s): 18.767w.  Memory (MB): 512.258p 3.543g
# if {[catch {read_twx -name results_1 -file "C:/IPBus/ml605_from_ml507/top_ml605_extphy.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/IPBus/ml605_from_ml507/top_ml605_extphy.twx\": $eInfo"
# }
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
