{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512263745954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512263745958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 19:15:45 2017 " "Processing started: Sat Dec 02 19:15:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512263745958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263745958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263745958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512263747082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512263747082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frameram.sv 1 1 " "Found 1 design units, including 1 entities, in source file frameram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM " "Found entity 1: frameRAM" {  } { { "frameRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/frameRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_yiquan.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_yiquan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_yiquan " "Found entity 1: palette_yiquan" {  } { { "palette_yiquan.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/palette_yiquan.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759656 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759690 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759694 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759698 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512263759703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759705 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid_qsys_0 " "Found entity 1: nios_system_sysid_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_pll_dffpipe_l2c " "Found entity 1: nios_system_sdram_pll_dffpipe_l2c" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759754 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_pll_stdsync_sv6 " "Found entity 2: nios_system_sdram_pll_stdsync_sv6" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759754 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_sdram_pll_altpll_lqa2 " "Found entity 3: nios_system_sdram_pll_altpll_lqa2" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759754 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_sdram_pll " "Found entity 4: nios_system_sdram_pll" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759761 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_otg_hpi_data " "Found entity 1: nios_system_otg_hpi_data" {  } { { "nios_system/synthesis/submodules/nios_system_otg_hpi_data.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_otg_hpi_cs " "Found entity 1: nios_system_otg_hpi_cs" {  } { { "nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_otg_hpi_address " "Found entity 1: nios_system_otg_hpi_address" {  } { { "nios_system/synthesis/submodules/nios_system_otg_hpi_address.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0 " "Found entity 1: nios_system_nios2_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_qsys_0_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_0_cpu " "Found entity 21: nios_system_nios2_qsys_0_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_test_bench " "Found entity 1: nios_system_nios2_qsys_0_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759856 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759856 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759856 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759856 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Keycode " "Found entity 1: nios_system_Keycode" {  } { { "nios_system/synthesis/submodules/nios_system_Keycode.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_Keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512263759873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundram.sv 1 1 " "Found 1 design units, including 1 entities, in source file backgroundram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundRAM " "Found entity 1: backgroundRAM" {  } { { "backgroundRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/backgroundRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_background.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_background " "Found entity 1: palette_background" {  } { { "palette_background.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/palette_background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yiquanleftram.sv 1 1 " "Found 1 design units, including 1 entities, in source file yiquanleftram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yiquanleftRAM " "Found entity 1: yiquanleftRAM" {  } { { "yiquanleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanleftRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yiquanattackram.sv 1 1 " "Found 1 design units, including 1 entities, in source file yiquanattackram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yiquanattackRAM " "Found entity 1: yiquanattackRAM" {  } { { "yiquanattackRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yiquanattackleftram.sv 1 1 " "Found 1 design units, including 1 entities, in source file yiquanattackleftram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yiquanattackleftRAM " "Found entity 1: yiquanattackleftRAM" {  } { { "yiquanattackleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackleftRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "personaram.sv 1 1 " "Found 1 design units, including 1 entities, in source file personaram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 personARAM " "Found entity 1: personARAM" {  } { { "personARAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personARAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_persona.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_persona.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_personA " "Found entity 1: palette_personA" {  } { { "palette_personA.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/palette_personA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "persona.sv 1 1 " "Found 1 design units, including 1 entities, in source file persona.sv" { { "Info" "ISGN_ENTITY_NAME" "1 personA " "Found entity 1: personA" {  } { { "personA.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "persona_dead_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file persona_dead_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 personA_dead_RAM " "Found entity 1: personA_dead_RAM" {  } { { "personA_dead_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA_dead_RAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_persona_dead.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_persona_dead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_personA_dead " "Found entity 1: palette_personA_dead" {  } { { "palette_personA_dead.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/palette_personA_dead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "police_car_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file police_car_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 police_car_RAM " "Found entity 1: police_car_RAM" {  } { { "police_car_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car_RAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "police_car.sv 1 1 " "Found 1 design units, including 1 entities, in source file police_car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 police_car " "Found entity 1: police_car" {  } { { "police_car.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "policeram.sv 1 1 " "Found 1 design units, including 1 entities, in source file policeram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 policeRAM " "Found entity 1: policeRAM" {  } { { "policeRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/policeRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_police.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_police.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_police " "Found entity 1: palette_police" {  } { { "palette_police.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/palette_police.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "police.sv 1 1 " "Found 1 design units, including 1 entities, in source file police.sv" { { "Info" "ISGN_ENTITY_NAME" "1 police " "Found entity 1: police" {  } { { "police.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263759961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263759961 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reached lab8.sv(145) " "Verilog HDL Implicit Net warning at lab8.sv(145): created implicit net for \"reached\"" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263759961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1512263759980 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1512263759980 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1512263759980 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1512263759982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512263760223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:nios_system " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Keycode nios_system:nios_system\|nios_system_Keycode:keycode " "Elaborating entity \"nios_system_Keycode\" for hierarchy \"nios_system:nios_system\|nios_system_Keycode:keycode\"" {  } { { "nios_system/synthesis/nios_system.v" "keycode" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263760607 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263760607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/scfifo_kr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263760655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263760655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263760682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263760682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/scfifo_kr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263760712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263760712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263760775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263760775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263760846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263760846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263760904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263760904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263760948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263761424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263761424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263761424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263761424 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263761424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:nios_system\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0 nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_nios2_qsys_0\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_qsys_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu " "Elaborating entity \"nios_system_nios2_qsys_0_cpu\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "cpu" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263761981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_test_bench nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_test_bench:the_nios_system_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_test_bench\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_test_bench:the_nios_system_nios2_qsys_0_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_register_bank_a_module nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "nios_system_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 4207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762271 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263762271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263762333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263762333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_register_bank_b_module nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "nios_system_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 4711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_debug nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263762518 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263762518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_break nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_itrace nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios_system_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios_system_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode:nios_system_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode:nios_system_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "nios_system_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_fifo nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo\|nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_pib nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_pib:the_nios_system_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_pib:the_nios_system_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_oci_im nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_im:the_nios_system_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_oci_im:the_nios_system_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_avalon_reg nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_nios2_ocimem nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "nios_system_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263762984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763026 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263763026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_4a31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263763082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263763082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem\|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_debug_slave_wrapper nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_debug_slave_tck nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_cpu_debug_slave_sysclk nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|nios_system_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "nios_system_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763319 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263763319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:nios_system\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_cpu:cpu\|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci\|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory2_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263763731 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263763731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_86d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263763893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263763893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"nios_system:nios_system\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263763896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_otg_hpi_address nios_system:nios_system\|nios_system_otg_hpi_address:otg_hpi_address " "Elaborating entity \"nios_system_otg_hpi_address\" for hierarchy \"nios_system:nios_system\|nios_system_otg_hpi_address:otg_hpi_address\"" {  } { { "nios_system/synthesis/nios_system.v" "otg_hpi_address" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_otg_hpi_cs nios_system:nios_system\|nios_system_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"nios_system_otg_hpi_cs\" for hierarchy \"nios_system:nios_system\|nios_system_otg_hpi_cs:otg_hpi_cs\"" {  } { { "nios_system/synthesis/nios_system.v" "otg_hpi_cs" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_otg_hpi_data nios_system:nios_system\|nios_system_otg_hpi_data:otg_hpi_data " "Elaborating entity \"nios_system_otg_hpi_data\" for hierarchy \"nios_system:nios_system\|nios_system_otg_hpi_data:otg_hpi_data\"" {  } { { "nios_system/synthesis/nios_system.v" "otg_hpi_data" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:nios_system\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:nios_system\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:nios_system\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:nios_system\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll nios_system:nios_system\|nios_system_sdram_pll:sdram_pll " "Elaborating entity \"nios_system_sdram_pll\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_pll" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll_stdsync_sv6 nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_system_sdram_pll_stdsync_sv6\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "stdsync2" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll_dffpipe_l2c nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2\|nios_system_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_system_sdram_pll_dffpipe_l2c\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_stdsync_sv6:stdsync2\|nios_system_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "dffpipe3" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_pll_altpll_lqa2 nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"nios_system_sdram_pll_altpll_lqa2\" for hierarchy \"nios_system:nios_system\|nios_system_sdram_pll:sdram_pll\|nios_system_sdram_pll_altpll_lqa2:sd1\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "sd1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid_qsys_0 nios_system:nios_system\|nios_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_system_sysid_qsys_0\" for hierarchy \"nios_system:nios_system\|nios_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid_qsys_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263764965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_r_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_r_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "otg_hpi_r_s1_translator" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263765989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:nios_system\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:nios_system\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_001" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_002" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/nios_system.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "lab8.sv" "ball_instance" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 10 ball.sv(33) " "Verilog HDL assignment warning at ball.sv(33): truncated value with size 64 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/ball.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766834 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 10 ball.sv(34) " "Verilog HDL assignment warning at ball.sv(34): truncated value with size 64 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/ball.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766834 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size_X ball.sv(45) " "Verilog HDL or VHDL warning at ball.sv(45): object \"Size_X\" assigned a value but never read" {  } { { "ball.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/ball.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263766834 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size_Y ball.sv(45) " "Verilog HDL or VHDL warning at ball.sv(45): object \"Size_Y\" assigned a value but never read" {  } { { "ball.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/ball.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263766834 "|lab8|ball:ball_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 ball.sv(90) " "Verilog HDL assignment warning at ball.sv(90): truncated value with size 10 to match size of target (1)" {  } { { "ball.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/ball.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766835 "|lab8|ball:ball_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_x Color_Mapper.sv(27) " "Verilog HDL or VHDL warning at Color_Mapper.sv(27): object \"draw_x\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263766863 "|lab8|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_y Color_Mapper.sv(27) " "Verilog HDL or VHDL warning at Color_Mapper.sv(27): object \"draw_y\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263766863 "|lab8|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "personAX Color_Mapper.sv(41) " "Verilog HDL or VHDL warning at Color_Mapper.sv(41): object \"personAX\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263766863 "|lab8|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "personAY Color_Mapper.sv(41) " "Verilog HDL or VHDL warning at Color_Mapper.sv(41): object \"personAY\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263766863 "|lab8|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM color_mapper:color_instance\|frameRAM:yiquan0 " "Elaborating entity \"frameRAM\" for hierarchy \"color_mapper:color_instance\|frameRAM:yiquan0\"" {  } { { "Color_Mapper.sv" "yiquan0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(737) " "Verilog HDL assignment warning at yiquan.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766920 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(777) " "Verilog HDL assignment warning at yiquan.txt(777): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(786) " "Verilog HDL assignment warning at yiquan.txt(786): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(817) " "Verilog HDL assignment warning at yiquan.txt(817): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(818) " "Verilog HDL assignment warning at yiquan.txt(818): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(826) " "Verilog HDL assignment warning at yiquan.txt(826): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(857) " "Verilog HDL assignment warning at yiquan.txt(857): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(866) " "Verilog HDL assignment warning at yiquan.txt(866): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(897) " "Verilog HDL assignment warning at yiquan.txt(897): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(906) " "Verilog HDL assignment warning at yiquan.txt(906): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(938) " "Verilog HDL assignment warning at yiquan.txt(938): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766921 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(946) " "Verilog HDL assignment warning at yiquan.txt(946): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(947) " "Verilog HDL assignment warning at yiquan.txt(947): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(978) " "Verilog HDL assignment warning at yiquan.txt(978): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(979) " "Verilog HDL assignment warning at yiquan.txt(979): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(980) " "Verilog HDL assignment warning at yiquan.txt(980): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(986) " "Verilog HDL assignment warning at yiquan.txt(986): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(987) " "Verilog HDL assignment warning at yiquan.txt(987): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1019) " "Verilog HDL assignment warning at yiquan.txt(1019): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1020) " "Verilog HDL assignment warning at yiquan.txt(1020): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1026) " "Verilog HDL assignment warning at yiquan.txt(1026): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1027) " "Verilog HDL assignment warning at yiquan.txt(1027): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766922 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1059) " "Verilog HDL assignment warning at yiquan.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1066) " "Verilog HDL assignment warning at yiquan.txt(1066): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1067) " "Verilog HDL assignment warning at yiquan.txt(1067): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1099) " "Verilog HDL assignment warning at yiquan.txt(1099): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1100) " "Verilog HDL assignment warning at yiquan.txt(1100): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1106) " "Verilog HDL assignment warning at yiquan.txt(1106): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1107) " "Verilog HDL assignment warning at yiquan.txt(1107): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1138) " "Verilog HDL assignment warning at yiquan.txt(1138): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1139) " "Verilog HDL assignment warning at yiquan.txt(1139): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1140) " "Verilog HDL assignment warning at yiquan.txt(1140): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1141) " "Verilog HDL assignment warning at yiquan.txt(1141): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766923 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1145) " "Verilog HDL assignment warning at yiquan.txt(1145): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1378) " "Verilog HDL assignment warning at yiquan.txt(1378): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1578) " "Verilog HDL assignment warning at yiquan.txt(1578): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1618) " "Verilog HDL assignment warning at yiquan.txt(1618): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1658) " "Verilog HDL assignment warning at yiquan.txt(1658): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1698) " "Verilog HDL assignment warning at yiquan.txt(1698): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1738) " "Verilog HDL assignment warning at yiquan.txt(1738): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766924 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1778) " "Verilog HDL assignment warning at yiquan.txt(1778): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1818) " "Verilog HDL assignment warning at yiquan.txt(1818): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1823) " "Verilog HDL assignment warning at yiquan.txt(1823): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1858) " "Verilog HDL assignment warning at yiquan.txt(1858): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1863) " "Verilog HDL assignment warning at yiquan.txt(1863): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1898) " "Verilog HDL assignment warning at yiquan.txt(1898): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1903) " "Verilog HDL assignment warning at yiquan.txt(1903): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1938) " "Verilog HDL assignment warning at yiquan.txt(1938): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1943) " "Verilog HDL assignment warning at yiquan.txt(1943): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1978) " "Verilog HDL assignment warning at yiquan.txt(1978): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1979) " "Verilog HDL assignment warning at yiquan.txt(1979): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquan.txt(1983) " "Verilog HDL assignment warning at yiquan.txt(1983): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquan.txt" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766925 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 frameRAM.sv(16) " "Net \"mem.data_a\" at frameRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "frameRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/frameRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263766956 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 frameRAM.sv(16) " "Net \"mem.waddr_a\" at frameRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "frameRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/frameRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263766956 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 frameRAM.sv(16) " "Net \"mem.we_a\" at frameRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "frameRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/frameRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263766956 "|lab8|color_mapper:color_instance|frameRAM:yiquan0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yiquanleftRAM color_mapper:color_instance\|yiquanleftRAM:yiquanleft0 " "Elaborating entity \"yiquanleftRAM\" for hierarchy \"color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\"" {  } { { "Color_Mapper.sv" "yiquanleft0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263766975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(744) " "Verilog HDL assignment warning at yiquanleft.txt(744): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(775) " "Verilog HDL assignment warning at yiquanleft.txt(775): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(784) " "Verilog HDL assignment warning at yiquanleft.txt(784): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(815) " "Verilog HDL assignment warning at yiquanleft.txt(815): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(823) " "Verilog HDL assignment warning at yiquanleft.txt(823): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(824) " "Verilog HDL assignment warning at yiquanleft.txt(824): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(855) " "Verilog HDL assignment warning at yiquanleft.txt(855): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(864) " "Verilog HDL assignment warning at yiquanleft.txt(864): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(895) " "Verilog HDL assignment warning at yiquanleft.txt(895): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(904) " "Verilog HDL assignment warning at yiquanleft.txt(904): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(934) " "Verilog HDL assignment warning at yiquanleft.txt(934): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(935) " "Verilog HDL assignment warning at yiquanleft.txt(935): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766980 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(943) " "Verilog HDL assignment warning at yiquanleft.txt(943): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(974) " "Verilog HDL assignment warning at yiquanleft.txt(974): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(975) " "Verilog HDL assignment warning at yiquanleft.txt(975): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(981) " "Verilog HDL assignment warning at yiquanleft.txt(981): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(982) " "Verilog HDL assignment warning at yiquanleft.txt(982): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(983) " "Verilog HDL assignment warning at yiquanleft.txt(983): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1014) " "Verilog HDL assignment warning at yiquanleft.txt(1014): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1015) " "Verilog HDL assignment warning at yiquanleft.txt(1015): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1021) " "Verilog HDL assignment warning at yiquanleft.txt(1021): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1022) " "Verilog HDL assignment warning at yiquanleft.txt(1022): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1054) " "Verilog HDL assignment warning at yiquanleft.txt(1054): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1055) " "Verilog HDL assignment warning at yiquanleft.txt(1055): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1062) " "Verilog HDL assignment warning at yiquanleft.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1094) " "Verilog HDL assignment warning at yiquanleft.txt(1094): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1095) " "Verilog HDL assignment warning at yiquanleft.txt(1095): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1101) " "Verilog HDL assignment warning at yiquanleft.txt(1101): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1102) " "Verilog HDL assignment warning at yiquanleft.txt(1102): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1136) " "Verilog HDL assignment warning at yiquanleft.txt(1136): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1140) " "Verilog HDL assignment warning at yiquanleft.txt(1140): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766981 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1141) " "Verilog HDL assignment warning at yiquanleft.txt(1141): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1142) " "Verilog HDL assignment warning at yiquanleft.txt(1142): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1143) " "Verilog HDL assignment warning at yiquanleft.txt(1143): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1383) " "Verilog HDL assignment warning at yiquanleft.txt(1383): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1583) " "Verilog HDL assignment warning at yiquanleft.txt(1583): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1623) " "Verilog HDL assignment warning at yiquanleft.txt(1623): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1663) " "Verilog HDL assignment warning at yiquanleft.txt(1663): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1703) " "Verilog HDL assignment warning at yiquanleft.txt(1703): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1743) " "Verilog HDL assignment warning at yiquanleft.txt(1743): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1783) " "Verilog HDL assignment warning at yiquanleft.txt(1783): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766982 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1818) " "Verilog HDL assignment warning at yiquanleft.txt(1818): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1823) " "Verilog HDL assignment warning at yiquanleft.txt(1823): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1858) " "Verilog HDL assignment warning at yiquanleft.txt(1858): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1863) " "Verilog HDL assignment warning at yiquanleft.txt(1863): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1898) " "Verilog HDL assignment warning at yiquanleft.txt(1898): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1903) " "Verilog HDL assignment warning at yiquanleft.txt(1903): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1938) " "Verilog HDL assignment warning at yiquanleft.txt(1938): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766983 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1943) " "Verilog HDL assignment warning at yiquanleft.txt(1943): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766984 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1978) " "Verilog HDL assignment warning at yiquanleft.txt(1978): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766984 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1982) " "Verilog HDL assignment warning at yiquanleft.txt(1982): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766984 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanleft.txt(1983) " "Verilog HDL assignment warning at yiquanleft.txt(1983): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanleft.txt" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263766984 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 yiquanleftRAM.sv(16) " "Net \"mem.data_a\" at yiquanleftRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanleftRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767014 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 yiquanleftRAM.sv(16) " "Net \"mem.waddr_a\" at yiquanleftRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanleftRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767015 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 yiquanleftRAM.sv(16) " "Net \"mem.we_a\" at yiquanleftRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanleftRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767015 "|lab8|color_mapper:color_instance|yiquanleftRAM:yiquanleft0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yiquanattackRAM color_mapper:color_instance\|yiquanattackRAM:yiquanattack0 " "Elaborating entity \"yiquanattackRAM\" for hierarchy \"color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\"" {  } { { "Color_Mapper.sv" "yiquanattack0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(737) " "Verilog HDL assignment warning at yiquanattack.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767058 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(777) " "Verilog HDL assignment warning at yiquanattack.txt(777): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767058 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(786) " "Verilog HDL assignment warning at yiquanattack.txt(786): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767058 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(787) " "Verilog HDL assignment warning at yiquanattack.txt(787): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767058 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(788) " "Verilog HDL assignment warning at yiquanattack.txt(788): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767058 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(817) " "Verilog HDL assignment warning at yiquanattack.txt(817): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(818) " "Verilog HDL assignment warning at yiquanattack.txt(818): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(857) " "Verilog HDL assignment warning at yiquanattack.txt(857): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(897) " "Verilog HDL assignment warning at yiquanattack.txt(897): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(938) " "Verilog HDL assignment warning at yiquanattack.txt(938): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(978) " "Verilog HDL assignment warning at yiquanattack.txt(978): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(979) " "Verilog HDL assignment warning at yiquanattack.txt(979): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(980) " "Verilog HDL assignment warning at yiquanattack.txt(980): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767059 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1019) " "Verilog HDL assignment warning at yiquanattack.txt(1019): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1020) " "Verilog HDL assignment warning at yiquanattack.txt(1020): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1059) " "Verilog HDL assignment warning at yiquanattack.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1099) " "Verilog HDL assignment warning at yiquanattack.txt(1099): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1100) " "Verilog HDL assignment warning at yiquanattack.txt(1100): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1138) " "Verilog HDL assignment warning at yiquanattack.txt(1138): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1139) " "Verilog HDL assignment warning at yiquanattack.txt(1139): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1140) " "Verilog HDL assignment warning at yiquanattack.txt(1140): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767060 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1141) " "Verilog HDL assignment warning at yiquanattack.txt(1141): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767061 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1145) " "Verilog HDL assignment warning at yiquanattack.txt(1145): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767061 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1378) " "Verilog HDL assignment warning at yiquanattack.txt(1378): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767061 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1578) " "Verilog HDL assignment warning at yiquanattack.txt(1578): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767061 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1618) " "Verilog HDL assignment warning at yiquanattack.txt(1618): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1658) " "Verilog HDL assignment warning at yiquanattack.txt(1658): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1698) " "Verilog HDL assignment warning at yiquanattack.txt(1698): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1738) " "Verilog HDL assignment warning at yiquanattack.txt(1738): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1778) " "Verilog HDL assignment warning at yiquanattack.txt(1778): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1818) " "Verilog HDL assignment warning at yiquanattack.txt(1818): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1823) " "Verilog HDL assignment warning at yiquanattack.txt(1823): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1858) " "Verilog HDL assignment warning at yiquanattack.txt(1858): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767062 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1863) " "Verilog HDL assignment warning at yiquanattack.txt(1863): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1898) " "Verilog HDL assignment warning at yiquanattack.txt(1898): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1903) " "Verilog HDL assignment warning at yiquanattack.txt(1903): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1938) " "Verilog HDL assignment warning at yiquanattack.txt(1938): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1943) " "Verilog HDL assignment warning at yiquanattack.txt(1943): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1978) " "Verilog HDL assignment warning at yiquanattack.txt(1978): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1979) " "Verilog HDL assignment warning at yiquanattack.txt(1979): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattack.txt(1983) " "Verilog HDL assignment warning at yiquanattack.txt(1983): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattack.txt" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767063 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 yiquanattackRAM.sv(16) " "Net \"mem.data_a\" at yiquanattackRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanattackRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767095 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 yiquanattackRAM.sv(16) " "Net \"mem.waddr_a\" at yiquanattackRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanattackRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767095 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 yiquanattackRAM.sv(16) " "Net \"mem.we_a\" at yiquanattackRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanattackRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767095 "|lab8|color_mapper:color_instance|yiquanattackRAM:yiquanattack0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yiquanattackleftRAM color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0 " "Elaborating entity \"yiquanattackleftRAM\" for hierarchy \"color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\"" {  } { { "Color_Mapper.sv" "yiquanattackleft0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(744) " "Verilog HDL assignment warning at yiquanattackleft.txt(744): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767122 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(773) " "Verilog HDL assignment warning at yiquanattackleft.txt(773): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767122 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(774) " "Verilog HDL assignment warning at yiquanattackleft.txt(774): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767122 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(775) " "Verilog HDL assignment warning at yiquanattackleft.txt(775): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(784) " "Verilog HDL assignment warning at yiquanattackleft.txt(784): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(823) " "Verilog HDL assignment warning at yiquanattackleft.txt(823): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(824) " "Verilog HDL assignment warning at yiquanattackleft.txt(824): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(864) " "Verilog HDL assignment warning at yiquanattackleft.txt(864): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(904) " "Verilog HDL assignment warning at yiquanattackleft.txt(904): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(943) " "Verilog HDL assignment warning at yiquanattackleft.txt(943): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(981) " "Verilog HDL assignment warning at yiquanattackleft.txt(981): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(982) " "Verilog HDL assignment warning at yiquanattackleft.txt(982): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(983) " "Verilog HDL assignment warning at yiquanattackleft.txt(983): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1021) " "Verilog HDL assignment warning at yiquanattackleft.txt(1021): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1022) " "Verilog HDL assignment warning at yiquanattackleft.txt(1022): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767123 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1062) " "Verilog HDL assignment warning at yiquanattackleft.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1101) " "Verilog HDL assignment warning at yiquanattackleft.txt(1101): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1102) " "Verilog HDL assignment warning at yiquanattackleft.txt(1102): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1136) " "Verilog HDL assignment warning at yiquanattackleft.txt(1136): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1140) " "Verilog HDL assignment warning at yiquanattackleft.txt(1140): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1141) " "Verilog HDL assignment warning at yiquanattackleft.txt(1141): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1142) " "Verilog HDL assignment warning at yiquanattackleft.txt(1142): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1143) " "Verilog HDL assignment warning at yiquanattackleft.txt(1143): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1383) " "Verilog HDL assignment warning at yiquanattackleft.txt(1383): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1583) " "Verilog HDL assignment warning at yiquanattackleft.txt(1583): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767124 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1623) " "Verilog HDL assignment warning at yiquanattackleft.txt(1623): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1663) " "Verilog HDL assignment warning at yiquanattackleft.txt(1663): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1703) " "Verilog HDL assignment warning at yiquanattackleft.txt(1703): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1743) " "Verilog HDL assignment warning at yiquanattackleft.txt(1743): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1783) " "Verilog HDL assignment warning at yiquanattackleft.txt(1783): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1818) " "Verilog HDL assignment warning at yiquanattackleft.txt(1818): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1823) " "Verilog HDL assignment warning at yiquanattackleft.txt(1823): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1858) " "Verilog HDL assignment warning at yiquanattackleft.txt(1858): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1863) " "Verilog HDL assignment warning at yiquanattackleft.txt(1863): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1898) " "Verilog HDL assignment warning at yiquanattackleft.txt(1898): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767125 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1903) " "Verilog HDL assignment warning at yiquanattackleft.txt(1903): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767126 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1938) " "Verilog HDL assignment warning at yiquanattackleft.txt(1938): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767126 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1943) " "Verilog HDL assignment warning at yiquanattackleft.txt(1943): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767126 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1978) " "Verilog HDL assignment warning at yiquanattackleft.txt(1978): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767126 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1982) " "Verilog HDL assignment warning at yiquanattackleft.txt(1982): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767126 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 yiquanattackleft.txt(1983) " "Verilog HDL assignment warning at yiquanattackleft.txt(1983): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/yiquanattackleft.txt" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767126 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 yiquanattackleftRAM.sv(16) " "Net \"mem.data_a\" at yiquanattackleftRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanattackleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackleftRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767158 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 yiquanattackleftRAM.sv(16) " "Net \"mem.waddr_a\" at yiquanattackleftRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanattackleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackleftRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767158 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 yiquanattackleftRAM.sv(16) " "Net \"mem.we_a\" at yiquanattackleftRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "yiquanattackleftRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/yiquanattackleftRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767158 "|lab8|color_mapper:color_instance|yiquanattackleftRAM:yiquanattackleft0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "personARAM color_mapper:color_instance\|personARAM:personA0 " "Elaborating entity \"personARAM\" for hierarchy \"color_mapper:color_instance\|personARAM:personA0\"" {  } { { "Color_Mapper.sv" "personA0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767178 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 personARAM.sv(16) " "Net \"mem.data_a\" at personARAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "personARAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personARAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767205 "|lab8|color_mapper:color_instance|personARAM:personA0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 personARAM.sv(16) " "Net \"mem.waddr_a\" at personARAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "personARAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personARAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767205 "|lab8|color_mapper:color_instance|personARAM:personA0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 personARAM.sv(16) " "Net \"mem.we_a\" at personARAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "personARAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personARAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767205 "|lab8|color_mapper:color_instance|personARAM:personA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "personA_dead_RAM color_mapper:color_instance\|personA_dead_RAM:personA_dead0 " "Elaborating entity \"personA_dead_RAM\" for hierarchy \"color_mapper:color_instance\|personA_dead_RAM:personA_dead0\"" {  } { { "Color_Mapper.sv" "personA_dead0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(77) " "Verilog HDL assignment warning at personA_dead.txt(77): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767225 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(78) " "Verilog HDL assignment warning at personA_dead.txt(78): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767225 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(79) " "Verilog HDL assignment warning at personA_dead.txt(79): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(80) " "Verilog HDL assignment warning at personA_dead.txt(80): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(81) " "Verilog HDL assignment warning at personA_dead.txt(81): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(82) " "Verilog HDL assignment warning at personA_dead.txt(82): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(83) " "Verilog HDL assignment warning at personA_dead.txt(83): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(84) " "Verilog HDL assignment warning at personA_dead.txt(84): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(85) " "Verilog HDL assignment warning at personA_dead.txt(85): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(86) " "Verilog HDL assignment warning at personA_dead.txt(86): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(96) " "Verilog HDL assignment warning at personA_dead.txt(96): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(97) " "Verilog HDL assignment warning at personA_dead.txt(97): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(98) " "Verilog HDL assignment warning at personA_dead.txt(98): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(99) " "Verilog HDL assignment warning at personA_dead.txt(99): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(100) " "Verilog HDL assignment warning at personA_dead.txt(100): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(101) " "Verilog HDL assignment warning at personA_dead.txt(101): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767226 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(136) " "Verilog HDL assignment warning at personA_dead.txt(136): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(137) " "Verilog HDL assignment warning at personA_dead.txt(137): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(138) " "Verilog HDL assignment warning at personA_dead.txt(138): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(139) " "Verilog HDL assignment warning at personA_dead.txt(139): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(140) " "Verilog HDL assignment warning at personA_dead.txt(140): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(141) " "Verilog HDL assignment warning at personA_dead.txt(141): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(142) " "Verilog HDL assignment warning at personA_dead.txt(142): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(143) " "Verilog HDL assignment warning at personA_dead.txt(143): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(144) " "Verilog HDL assignment warning at personA_dead.txt(144): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(145) " "Verilog HDL assignment warning at personA_dead.txt(145): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(156) " "Verilog HDL assignment warning at personA_dead.txt(156): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(157) " "Verilog HDL assignment warning at personA_dead.txt(157): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(158) " "Verilog HDL assignment warning at personA_dead.txt(158): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(159) " "Verilog HDL assignment warning at personA_dead.txt(159): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(160) " "Verilog HDL assignment warning at personA_dead.txt(160): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767227 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(161) " "Verilog HDL assignment warning at personA_dead.txt(161): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(162) " "Verilog HDL assignment warning at personA_dead.txt(162): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(195) " "Verilog HDL assignment warning at personA_dead.txt(195): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(196) " "Verilog HDL assignment warning at personA_dead.txt(196): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(217) " "Verilog HDL assignment warning at personA_dead.txt(217): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(218) " "Verilog HDL assignment warning at personA_dead.txt(218): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(219) " "Verilog HDL assignment warning at personA_dead.txt(219): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(220) " "Verilog HDL assignment warning at personA_dead.txt(220): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(221) " "Verilog HDL assignment warning at personA_dead.txt(221): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(222) " "Verilog HDL assignment warning at personA_dead.txt(222): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(223) " "Verilog HDL assignment warning at personA_dead.txt(223): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(254) " "Verilog HDL assignment warning at personA_dead.txt(254): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(255) " "Verilog HDL assignment warning at personA_dead.txt(255): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(256) " "Verilog HDL assignment warning at personA_dead.txt(256): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(277) " "Verilog HDL assignment warning at personA_dead.txt(277): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767228 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(278) " "Verilog HDL assignment warning at personA_dead.txt(278): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(279) " "Verilog HDL assignment warning at personA_dead.txt(279): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(280) " "Verilog HDL assignment warning at personA_dead.txt(280): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(281) " "Verilog HDL assignment warning at personA_dead.txt(281): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(282) " "Verilog HDL assignment warning at personA_dead.txt(282): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(283) " "Verilog HDL assignment warning at personA_dead.txt(283): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(284) " "Verilog HDL assignment warning at personA_dead.txt(284): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(314) " "Verilog HDL assignment warning at personA_dead.txt(314): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(315) " "Verilog HDL assignment warning at personA_dead.txt(315): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(316) " "Verilog HDL assignment warning at personA_dead.txt(316): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(336) " "Verilog HDL assignment warning at personA_dead.txt(336): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(337) " "Verilog HDL assignment warning at personA_dead.txt(337): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(338) " "Verilog HDL assignment warning at personA_dead.txt(338): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(339) " "Verilog HDL assignment warning at personA_dead.txt(339): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(340) " "Verilog HDL assignment warning at personA_dead.txt(340): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(341) " "Verilog HDL assignment warning at personA_dead.txt(341): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(342) " "Verilog HDL assignment warning at personA_dead.txt(342): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(343) " "Verilog HDL assignment warning at personA_dead.txt(343): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(344) " "Verilog HDL assignment warning at personA_dead.txt(344): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(345) " "Verilog HDL assignment warning at personA_dead.txt(345): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767229 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(374) " "Verilog HDL assignment warning at personA_dead.txt(374): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(375) " "Verilog HDL assignment warning at personA_dead.txt(375): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(376) " "Verilog HDL assignment warning at personA_dead.txt(376): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(396) " "Verilog HDL assignment warning at personA_dead.txt(396): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(397) " "Verilog HDL assignment warning at personA_dead.txt(397): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(398) " "Verilog HDL assignment warning at personA_dead.txt(398): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(399) " "Verilog HDL assignment warning at personA_dead.txt(399): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(400) " "Verilog HDL assignment warning at personA_dead.txt(400): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(401) " "Verilog HDL assignment warning at personA_dead.txt(401): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(402) " "Verilog HDL assignment warning at personA_dead.txt(402): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(403) " "Verilog HDL assignment warning at personA_dead.txt(403): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(404) " "Verilog HDL assignment warning at personA_dead.txt(404): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(405) " "Verilog HDL assignment warning at personA_dead.txt(405): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(406) " "Verilog HDL assignment warning at personA_dead.txt(406): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(434) " "Verilog HDL assignment warning at personA_dead.txt(434): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767230 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(435) " "Verilog HDL assignment warning at personA_dead.txt(435): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(436) " "Verilog HDL assignment warning at personA_dead.txt(436): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(440) " "Verilog HDL assignment warning at personA_dead.txt(440): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(441) " "Verilog HDL assignment warning at personA_dead.txt(441): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(442) " "Verilog HDL assignment warning at personA_dead.txt(442): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(456) " "Verilog HDL assignment warning at personA_dead.txt(456): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(457) " "Verilog HDL assignment warning at personA_dead.txt(457): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(494) " "Verilog HDL assignment warning at personA_dead.txt(494): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(495) " "Verilog HDL assignment warning at personA_dead.txt(495): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(496) " "Verilog HDL assignment warning at personA_dead.txt(496): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(500) " "Verilog HDL assignment warning at personA_dead.txt(500): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(501) " "Verilog HDL assignment warning at personA_dead.txt(501): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(502) " "Verilog HDL assignment warning at personA_dead.txt(502): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(503) " "Verilog HDL assignment warning at personA_dead.txt(503): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767231 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(516) " "Verilog HDL assignment warning at personA_dead.txt(516): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(517) " "Verilog HDL assignment warning at personA_dead.txt(517): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(555) " "Verilog HDL assignment warning at personA_dead.txt(555): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(556) " "Verilog HDL assignment warning at personA_dead.txt(556): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(557) " "Verilog HDL assignment warning at personA_dead.txt(557): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(558) " "Verilog HDL assignment warning at personA_dead.txt(558): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(559) " "Verilog HDL assignment warning at personA_dead.txt(559): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767232 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(560) " "Verilog HDL assignment warning at personA_dead.txt(560): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(561) " "Verilog HDL assignment warning at personA_dead.txt(561): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(562) " "Verilog HDL assignment warning at personA_dead.txt(562): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(563) " "Verilog HDL assignment warning at personA_dead.txt(563): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(564) " "Verilog HDL assignment warning at personA_dead.txt(564): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(565) " "Verilog HDL assignment warning at personA_dead.txt(565): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(566) " "Verilog HDL assignment warning at personA_dead.txt(566): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(567) " "Verilog HDL assignment warning at personA_dead.txt(567): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(568) " "Verilog HDL assignment warning at personA_dead.txt(568): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(569) " "Verilog HDL assignment warning at personA_dead.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(570) " "Verilog HDL assignment warning at personA_dead.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(571) " "Verilog HDL assignment warning at personA_dead.txt(571): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(572) " "Verilog HDL assignment warning at personA_dead.txt(572): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767233 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(573) " "Verilog HDL assignment warning at personA_dead.txt(573): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(574) " "Verilog HDL assignment warning at personA_dead.txt(574): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(575) " "Verilog HDL assignment warning at personA_dead.txt(575): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(576) " "Verilog HDL assignment warning at personA_dead.txt(576): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(577) " "Verilog HDL assignment warning at personA_dead.txt(577): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(578) " "Verilog HDL assignment warning at personA_dead.txt(578): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(579) " "Verilog HDL assignment warning at personA_dead.txt(579): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(580) " "Verilog HDL assignment warning at personA_dead.txt(580): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(581) " "Verilog HDL assignment warning at personA_dead.txt(581): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(582) " "Verilog HDL assignment warning at personA_dead.txt(582): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(583) " "Verilog HDL assignment warning at personA_dead.txt(583): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(584) " "Verilog HDL assignment warning at personA_dead.txt(584): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767235 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 personA_dead.txt(585) " "Verilog HDL assignment warning at personA_dead.txt(585): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" "" { Text "C:/Users/Jackliu016/Desktop/lab8/personA_dead.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767236 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 personA_dead_RAM.sv(16) " "Net \"mem.data_a\" at personA_dead_RAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "personA_dead_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA_dead_RAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767246 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 personA_dead_RAM.sv(16) " "Net \"mem.waddr_a\" at personA_dead_RAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "personA_dead_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA_dead_RAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767246 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 personA_dead_RAM.sv(16) " "Net \"mem.we_a\" at personA_dead_RAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "personA_dead_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA_dead_RAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767246 "|lab8|color_mapper:color_instance|personA_dead_RAM:personA_dead0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "police_car_RAM color_mapper:color_instance\|police_car_RAM:police_car0 " "Elaborating entity \"police_car_RAM\" for hierarchy \"color_mapper:color_instance\|police_car_RAM:police_car0\"" {  } { { "Color_Mapper.sv" "police_car0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767268 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 police_car_RAM.sv(16) " "Net \"mem.data_a\" at police_car_RAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "police_car_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car_RAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767345 "|lab8|color_mapper:color_instance|police_car_RAM:police_car0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 police_car_RAM.sv(16) " "Net \"mem.waddr_a\" at police_car_RAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "police_car_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car_RAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767345 "|lab8|color_mapper:color_instance|police_car_RAM:police_car0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 police_car_RAM.sv(16) " "Net \"mem.we_a\" at police_car_RAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "police_car_RAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car_RAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767345 "|lab8|color_mapper:color_instance|police_car_RAM:police_car0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "policeRAM color_mapper:color_instance\|policeRAM:police0 " "Elaborating entity \"policeRAM\" for hierarchy \"color_mapper:color_instance\|policeRAM:police0\"" {  } { { "Color_Mapper.sv" "police0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(117) " "Verilog HDL assignment warning at police.txt(117): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767371 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(118) " "Verilog HDL assignment warning at police.txt(118): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767371 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(148) " "Verilog HDL assignment warning at police.txt(148): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767371 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(149) " "Verilog HDL assignment warning at police.txt(149): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767371 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(152) " "Verilog HDL assignment warning at police.txt(152): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(157) " "Verilog HDL assignment warning at police.txt(157): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(158) " "Verilog HDL assignment warning at police.txt(158): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(192) " "Verilog HDL assignment warning at police.txt(192): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(330) " "Verilog HDL assignment warning at police.txt(330): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(331) " "Verilog HDL assignment warning at police.txt(331): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(332) " "Verilog HDL assignment warning at police.txt(332): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(351) " "Verilog HDL assignment warning at police.txt(351): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(352) " "Verilog HDL assignment warning at police.txt(352): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(387) " "Verilog HDL assignment warning at police.txt(387): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(390) " "Verilog HDL assignment warning at police.txt(390): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(391) " "Verilog HDL assignment warning at police.txt(391): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(395) " "Verilog HDL assignment warning at police.txt(395): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(396) " "Verilog HDL assignment warning at police.txt(396): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(398) " "Verilog HDL assignment warning at police.txt(398): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(410) " "Verilog HDL assignment warning at police.txt(410): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(411) " "Verilog HDL assignment warning at police.txt(411): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767372 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(412) " "Verilog HDL assignment warning at police.txt(412): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(413) " "Verilog HDL assignment warning at police.txt(413): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(414) " "Verilog HDL assignment warning at police.txt(414): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(415) " "Verilog HDL assignment warning at police.txt(415): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(416) " "Verilog HDL assignment warning at police.txt(416): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(430) " "Verilog HDL assignment warning at police.txt(430): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(431) " "Verilog HDL assignment warning at police.txt(431): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(432) " "Verilog HDL assignment warning at police.txt(432): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(433) " "Verilog HDL assignment warning at police.txt(433): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(434) " "Verilog HDL assignment warning at police.txt(434): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(435) " "Verilog HDL assignment warning at police.txt(435): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(436) " "Verilog HDL assignment warning at police.txt(436): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(453) " "Verilog HDL assignment warning at police.txt(453): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(454) " "Verilog HDL assignment warning at police.txt(454): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(455) " "Verilog HDL assignment warning at police.txt(455): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(456) " "Verilog HDL assignment warning at police.txt(456): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(468) " "Verilog HDL assignment warning at police.txt(468): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(469) " "Verilog HDL assignment warning at police.txt(469): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(473) " "Verilog HDL assignment warning at police.txt(473): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(474) " "Verilog HDL assignment warning at police.txt(474): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767373 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(475) " "Verilog HDL assignment warning at police.txt(475): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(476) " "Verilog HDL assignment warning at police.txt(476): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(488) " "Verilog HDL assignment warning at police.txt(488): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(489) " "Verilog HDL assignment warning at police.txt(489): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(495) " "Verilog HDL assignment warning at police.txt(495): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(496) " "Verilog HDL assignment warning at police.txt(496): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(508) " "Verilog HDL assignment warning at police.txt(508): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(509) " "Verilog HDL assignment warning at police.txt(509): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(515) " "Verilog HDL assignment warning at police.txt(515): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(516) " "Verilog HDL assignment warning at police.txt(516): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(528) " "Verilog HDL assignment warning at police.txt(528): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(529) " "Verilog HDL assignment warning at police.txt(529): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(535) " "Verilog HDL assignment warning at police.txt(535): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(536) " "Verilog HDL assignment warning at police.txt(536): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(548) " "Verilog HDL assignment warning at police.txt(548): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(549) " "Verilog HDL assignment warning at police.txt(549): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(550) " "Verilog HDL assignment warning at police.txt(550): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(551) " "Verilog HDL assignment warning at police.txt(551): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(552) " "Verilog HDL assignment warning at police.txt(552): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767374 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(553) " "Verilog HDL assignment warning at police.txt(553): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(554) " "Verilog HDL assignment warning at police.txt(554): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(555) " "Verilog HDL assignment warning at police.txt(555): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(556) " "Verilog HDL assignment warning at police.txt(556): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(568) " "Verilog HDL assignment warning at police.txt(568): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(569) " "Verilog HDL assignment warning at police.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(570) " "Verilog HDL assignment warning at police.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(571) " "Verilog HDL assignment warning at police.txt(571): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(572) " "Verilog HDL assignment warning at police.txt(572): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(573) " "Verilog HDL assignment warning at police.txt(573): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(574) " "Verilog HDL assignment warning at police.txt(574): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(575) " "Verilog HDL assignment warning at police.txt(575): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(576) " "Verilog HDL assignment warning at police.txt(576): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(586) " "Verilog HDL assignment warning at police.txt(586): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(587) " "Verilog HDL assignment warning at police.txt(587): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(588) " "Verilog HDL assignment warning at police.txt(588): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(589) " "Verilog HDL assignment warning at police.txt(589): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(595) " "Verilog HDL assignment warning at police.txt(595): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(596) " "Verilog HDL assignment warning at police.txt(596): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(608) " "Verilog HDL assignment warning at police.txt(608): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(609) " "Verilog HDL assignment warning at police.txt(609): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767375 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(615) " "Verilog HDL assignment warning at police.txt(615): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(616) " "Verilog HDL assignment warning at police.txt(616): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(628) " "Verilog HDL assignment warning at police.txt(628): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(629) " "Verilog HDL assignment warning at police.txt(629): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(635) " "Verilog HDL assignment warning at police.txt(635): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(636) " "Verilog HDL assignment warning at police.txt(636): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(648) " "Verilog HDL assignment warning at police.txt(648): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(649) " "Verilog HDL assignment warning at police.txt(649): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(655) " "Verilog HDL assignment warning at police.txt(655): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(656) " "Verilog HDL assignment warning at police.txt(656): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(668) " "Verilog HDL assignment warning at police.txt(668): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(669) " "Verilog HDL assignment warning at police.txt(669): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(670) " "Verilog HDL assignment warning at police.txt(670): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(675) " "Verilog HDL assignment warning at police.txt(675): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(676) " "Verilog HDL assignment warning at police.txt(676): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(690) " "Verilog HDL assignment warning at police.txt(690): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(691) " "Verilog HDL assignment warning at police.txt(691): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(692) " "Verilog HDL assignment warning at police.txt(692): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(693) " "Verilog HDL assignment warning at police.txt(693): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(694) " "Verilog HDL assignment warning at police.txt(694): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767376 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(695) " "Verilog HDL assignment warning at police.txt(695): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(696) " "Verilog HDL assignment warning at police.txt(696): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(697) " "Verilog HDL assignment warning at police.txt(697): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(698) " "Verilog HDL assignment warning at police.txt(698): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(706) " "Verilog HDL assignment warning at police.txt(706): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(707) " "Verilog HDL assignment warning at police.txt(707): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(708) " "Verilog HDL assignment warning at police.txt(708): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(709) " "Verilog HDL assignment warning at police.txt(709): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(710) " "Verilog HDL assignment warning at police.txt(710): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(711) " "Verilog HDL assignment warning at police.txt(711): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(712) " "Verilog HDL assignment warning at police.txt(712): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(715) " "Verilog HDL assignment warning at police.txt(715): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(716) " "Verilog HDL assignment warning at police.txt(716): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(806) " "Verilog HDL assignment warning at police.txt(806): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(807) " "Verilog HDL assignment warning at police.txt(807): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767377 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1007) " "Verilog HDL assignment warning at police.txt(1007): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1115) " "Verilog HDL assignment warning at police.txt(1115): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1116) " "Verilog HDL assignment warning at police.txt(1116): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1135) " "Verilog HDL assignment warning at police.txt(1135): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1136) " "Verilog HDL assignment warning at police.txt(1136): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1146) " "Verilog HDL assignment warning at police.txt(1146): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1147) " "Verilog HDL assignment warning at police.txt(1147): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1155) " "Verilog HDL assignment warning at police.txt(1155): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1156) " "Verilog HDL assignment warning at police.txt(1156): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1166) " "Verilog HDL assignment warning at police.txt(1166): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1167) " "Verilog HDL assignment warning at police.txt(1167): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1175) " "Verilog HDL assignment warning at police.txt(1175): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1176) " "Verilog HDL assignment warning at police.txt(1176): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1186) " "Verilog HDL assignment warning at police.txt(1186): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1187) " "Verilog HDL assignment warning at police.txt(1187): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1195) " "Verilog HDL assignment warning at police.txt(1195): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1196) " "Verilog HDL assignment warning at police.txt(1196): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1206) " "Verilog HDL assignment warning at police.txt(1206): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767378 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1207) " "Verilog HDL assignment warning at police.txt(1207): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1215) " "Verilog HDL assignment warning at police.txt(1215): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1216) " "Verilog HDL assignment warning at police.txt(1216): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1226) " "Verilog HDL assignment warning at police.txt(1226): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1227) " "Verilog HDL assignment warning at police.txt(1227): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1235) " "Verilog HDL assignment warning at police.txt(1235): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1236) " "Verilog HDL assignment warning at police.txt(1236): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1246) " "Verilog HDL assignment warning at police.txt(1246): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1247) " "Verilog HDL assignment warning at police.txt(1247): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1255) " "Verilog HDL assignment warning at police.txt(1255): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1256) " "Verilog HDL assignment warning at police.txt(1256): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1266) " "Verilog HDL assignment warning at police.txt(1266): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1267) " "Verilog HDL assignment warning at police.txt(1267): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1275) " "Verilog HDL assignment warning at police.txt(1275): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 police.txt(1379) " "Verilog HDL assignment warning at police.txt(1379): truncated value with size 8 to match size of target (5)" {  } { { "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.txt" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512263767379 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 policeRAM.sv(16) " "Net \"mem.data_a\" at policeRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "policeRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/policeRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767392 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 policeRAM.sv(16) " "Net \"mem.waddr_a\" at policeRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "policeRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/policeRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767393 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 policeRAM.sv(16) " "Net \"mem.we_a\" at policeRAM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "policeRAM.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/policeRAM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512263767393 "|lab8|color_mapper:color_instance|policeRAM:police0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_yiquan color_mapper:color_instance\|palette_yiquan:yiquan1 " "Elaborating entity \"palette_yiquan\" for hierarchy \"color_mapper:color_instance\|palette_yiquan:yiquan1\"" {  } { { "Color_Mapper.sv" "yiquan1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_personA color_mapper:color_instance\|palette_personA:personA1 " "Elaborating entity \"palette_personA\" for hierarchy \"color_mapper:color_instance\|palette_personA:personA1\"" {  } { { "Color_Mapper.sv" "personA1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_personA_dead color_mapper:color_instance\|palette_personA_dead:personA_dead1 " "Elaborating entity \"palette_personA_dead\" for hierarchy \"color_mapper:color_instance\|palette_personA_dead:personA_dead1\"" {  } { { "Color_Mapper.sv" "personA_dead1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_police color_mapper:color_instance\|palette_police:police1 " "Elaborating entity \"palette_police\" for hierarchy \"color_mapper:color_instance\|palette_police:police1\"" {  } { { "Color_Mapper.sv" "police1" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "personA personA:personA_instance " "Elaborating entity \"personA\" for hierarchy \"personA:personA_instance\"" {  } { { "lab8.sv" "personA_instance" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX personA.sv(41) " "Verilog HDL or VHDL warning at personA.sv(41): object \"DistX\" assigned a value but never read" {  } { { "personA.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767487 "|lab8|personA:personA_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY personA.sv(41) " "Verilog HDL or VHDL warning at personA.sv(41): object \"DistY\" assigned a value but never read" {  } { { "personA.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767487 "|lab8|personA:personA_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size personA.sv(41) " "Verilog HDL or VHDL warning at personA.sv(41): object \"Size\" assigned a value but never read" {  } { { "personA.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/personA.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767488 "|lab8|personA:personA_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "police_car police_car:police_car_instance " "Elaborating entity \"police_car\" for hierarchy \"police_car:police_car_instance\"" {  } { { "lab8.sv" "police_car_instance" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX police_car.sv(43) " "Verilog HDL or VHDL warning at police_car.sv(43): object \"DistX\" assigned a value but never read" {  } { { "police_car.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767510 "|lab8|police_car:police_car_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY police_car.sv(43) " "Verilog HDL or VHDL warning at police_car.sv(43): object \"DistY\" assigned a value but never read" {  } { { "police_car.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767510 "|lab8|police_car:police_car_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size police_car.sv(43) " "Verilog HDL or VHDL warning at police_car.sv(43): object \"Size\" assigned a value but never read" {  } { { "police_car.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police_car.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767510 "|lab8|police_car:police_car_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "police police:police_instance " "Elaborating entity \"police\" for hierarchy \"police:police_instance\"" {  } { { "lab8.sv" "police_instance" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX police.sv(45) " "Verilog HDL or VHDL warning at police.sv(45): object \"DistX\" assigned a value but never read" {  } { { "police.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767540 "|lab8|police:police_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY police.sv(45) " "Verilog HDL or VHDL warning at police.sv(45): object \"DistY\" assigned a value but never read" {  } { { "police.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767540 "|lab8|police:police_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size police.sv(45) " "Verilog HDL or VHDL warning at police.sv(45): object \"Size\" assigned a value but never read" {  } { { "police.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/police.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512263767540 "|lab8|police:police_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab8.sv" "hex_inst_0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263767590 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:color_instance\|police_Ram\[7\] " "Net \"color_mapper:color_instance\|police_Ram\[7\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "police_Ram\[7\]" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1512263768796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:color_instance\|police_Ram\[6\] " "Net \"color_mapper:color_instance\|police_Ram\[6\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "police_Ram\[6\]" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1512263768796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:color_instance\|police_Ram\[5\] " "Net \"color_mapper:color_instance\|police_Ram\[5\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "police_Ram\[5\]" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1512263768796 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1512263768796 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512263769702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.02.19:16:15 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2017.12.02.19:16:15 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263775063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263778189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263778397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263779977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263780140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263780278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263780455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263780463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263780473 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512263781208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263781490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263781582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263781589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263781660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781756 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263781756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263781841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263781841 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nios_system:nios_system\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1512263785249 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1512263785249 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2400 " "Parameter NUMWORDS_A set to 2400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_yiquanattackRAM_d98228ff.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_yiquanattackRAM_d98228ff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2400 " "Parameter NUMWORDS_A set to 2400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_yiquanattackleftRAM_186ea83e.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_yiquanattackleftRAM_186ea83e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2400 " "Parameter NUMWORDS_A set to 2400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_yiquanleftRAM_4a08fe4b.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_yiquanleftRAM_4a08fe4b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:yiquan0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:yiquan0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2400 " "Parameter NUMWORDS_A set to 2400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|policeRAM:police0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|policeRAM:police0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1400 " "Parameter NUMWORDS_A set to 1400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_policeRAM_f9627988.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_policeRAM_f9627988.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|police_car_RAM:police_car0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|police_car_RAM:police_car0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1960 " "Parameter NUMWORDS_A set to 1960" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_police_car_RAM_9f4a88d9.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_police_car_RAM_9f4a88d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|personA_dead_RAM:personA_dead0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|personA_dead_RAM:personA_dead0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 600 " "Parameter NUMWORDS_A set to 600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_personA_dead_RAM_aa76a0d1.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_personA_dead_RAM_aa76a0d1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|personARAM:personA0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|personARAM:personA0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1920 " "Parameter NUMWORDS_A set to 1920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_personARAM_832f993a.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_personARAM_832f993a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512263787724 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512263787724 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512263787728 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512263787728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263787766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|yiquanattackRAM:yiquanattack0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2400 " "Parameter \"NUMWORDS_A\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_yiquanattackRAM_d98228ff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_yiquanattackRAM_d98228ff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263787766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ag71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ag71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ag71 " "Found entity 1: altsyncram_ag71" {  } { { "db/altsyncram_ag71.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_ag71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263787830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263787830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263787996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|yiquanattackleftRAM:yiquanattackleft0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2400 " "Parameter \"NUMWORDS_A\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_yiquanattackleftRAM_186ea83e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_yiquanattackleftRAM_186ea83e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263787996 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263787996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt71 " "Found entity 1: altsyncram_dt71" {  } { { "db/altsyncram_dt71.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_dt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263788062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263788062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263788137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|yiquanleftRAM:yiquanleft0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2400 " "Parameter \"NUMWORDS_A\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_yiquanleftRAM_4a08fe4b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_yiquanleftRAM_4a08fe4b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263788137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua71 " "Found entity 1: altsyncram_ua71" {  } { { "db/altsyncram_ua71.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_ua71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263788204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263788204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|frameRAM:yiquan0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|frameRAM:yiquan0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263788299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|frameRAM:yiquan0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|frameRAM:yiquan0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2400 " "Parameter \"NUMWORDS_A\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_frameRAM_6483c2f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788299 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263788299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fm61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fm61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fm61 " "Found entity 1: altsyncram_fm61" {  } { { "db/altsyncram_fm61.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_fm61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263788361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263788361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|policeRAM:police0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|policeRAM:police0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263788446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|policeRAM:police0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|policeRAM:police0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1400 " "Parameter \"NUMWORDS_A\" = \"1400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_policeRAM_f9627988.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_policeRAM_f9627988.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788446 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263788446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vo61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vo61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vo61 " "Found entity 1: altsyncram_vo61" {  } { { "db/altsyncram_vo61.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_vo61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263788522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263788522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|police_car_RAM:police_car0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|police_car_RAM:police_car0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263788594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|police_car_RAM:police_car0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|police_car_RAM:police_car0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1960 " "Parameter \"NUMWORDS_A\" = \"1960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_police_car_RAM_9f4a88d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_police_car_RAM_9f4a88d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788594 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263788594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9d71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9d71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9d71 " "Found entity 1: altsyncram_9d71" {  } { { "db/altsyncram_9d71.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_9d71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263788656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263788656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|personA_dead_RAM:personA_dead0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|personA_dead_RAM:personA_dead0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263788815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|personA_dead_RAM:personA_dead0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|personA_dead_RAM:personA_dead0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 600 " "Parameter \"NUMWORDS_A\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_personA_dead_RAM_aa76a0d1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_personA_dead_RAM_aa76a0d1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263788815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5h71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5h71 " "Found entity 1: altsyncram_5h71" {  } { { "db/altsyncram_5h71.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_5h71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263788867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263788867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|personARAM:personA0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|personARAM:personA0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263788940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|personARAM:personA0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|personARAM:personA0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1920 " "Parameter \"NUMWORDS_A\" = \"1920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_personARAM_832f993a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_personARAM_832f993a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263788940 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263788940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3u61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3u61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3u61 " "Found entity 1: altsyncram_3u61" {  } { { "db/altsyncram_3u61.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/altsyncram_3u61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263789001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263789001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512263789135 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512263789135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263789492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263789492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512263789638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263789638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/Color_Mapper.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263789707 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512263790456 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 354 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 348 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 4023 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 3025 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 393 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 3645 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v" 2252 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram_pll.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/nios_system_sdram_pll.v" 249 -1 0 } } { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1512263790681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1512263790682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512263792953 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512263792953 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512263792953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263793253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512263796963 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1512263797184 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1512263797184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.map.smsg " "Generated suppressed messages file C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263799103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512263802317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512263802317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512263802929 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512263802929 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab8.sv" "" { Text "C:/Users/Jackliu016/Documents/GitHub/Party_Hard/lab8.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512263802929 "|lab8|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512263802929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5268 " "Implemented 5268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512263802929 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512263802929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512263802929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4932 " "Implemented 4932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512263802929 ""} { "Info" "ICUT_CUT_TM_RAMS" "202 " "Implemented 202 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512263802929 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1512263802929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512263802929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 551 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 551 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512263803071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 19:16:43 2017 " "Processing ended: Sat Dec 02 19:16:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512263803071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512263803071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512263803071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512263803071 ""}
