module tb_ram_1;

reg clk = 0;
reg we;
reg [3:0] addr;
reg [7:0] din;
wire [7:0] dout;


//insantiate ram

memory_writing DUT (
    .clk(clk),
    .we(we),
    .addr(addr),
    .din(din),
    .dout(dout)
);

always #5 clk = ~clk;

//test sequence


initial begin

	we = 0;
	addr = 0;
	din = 0;
	
	#10s
	//writing to addresses 1 and 3
	we = 1;
	
   addr = 0; din = 8'hAA; #10;  // Write 0xAA
   addr = 1; din = 8'hBB; #10;  // Write 0xBB
   addr = 2; din = 8'hCC; #10;  // Write 0xCC
   addr = 3; din = 8'hDD; #10;  // Write 0xDD
	
	we = 0;
   addr = 0; #10;   // Read addr 0
   addr = 1; #10;   // Read addr 1
   addr = 2; #10;   // Read addr 2
   addr = 3; #10;   // Read addr 3
	
	$writememh("output.mem", DUT.mem);
	$finish;
	
end

endmodule
	