Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 24 14:01:14 2020
| Host         : LAPTOP-5KE3GPT6 running 64-bit major release  (build 9200)
| Command      : report_drc -file wujian100_open_top_drc_opted.rpt -pb wujian100_open_top_drc_opted.pb -rpx wujian100_open_top_drc_opted.rpx
| Design       : wujian100_open_top
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1035
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached                                         | 2          |
| DPIP-1    | Warning  | Input pipelining                                                  | 288        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 227        |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 151        |
| PLCK-12   | Warning  | Clock Placer Checks                                               | 1          |
| REQP-1839 | Warning  | RAMB36 async control check                                        | 20         |
| REQP-1840 | Warning  | RAMB18 async control check                                        | 5          |
| RPBF-3    | Warning  | IO port buffering is incomplete                                   | 9          |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 228        |
| AVAL-5    | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 85         |
| REQP-1725 | Advisory | DSP_Abus_sign_bit_alert                                           | 19         |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_fu_1547_p2 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_fu_1547_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_fu_1538_p2 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_fu_1538_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#173 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#174 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#175 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#176 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#177 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#178 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#179 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#180 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#181 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#182 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#183 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#184 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#185 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#186 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#187 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#188 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#189 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#190 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#191 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#192 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#193 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#194 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#195 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#196 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#197 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#198 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#199 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#200 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#201 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#202 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#203 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#204 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#205 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#206 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#207 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#208 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#209 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#210 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#211 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#212 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#213 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#214 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#215 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#216 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#217 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#218 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_mac_muladd_8sLf8_U234/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_mac_muladd_8sLf8_U234/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#219 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#220 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#221 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#222 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#223 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#224 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#225 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#226 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#227 Warning
PREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/tmp_140_reg_1453_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/tmp_140_reg_1453_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_fu_1547_p2 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_fu_1547_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_reg_3084_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_reg_3084_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_fu_1538_p2 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_fu_1538_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_reg_3079_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_reg_3079_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/tmp_hu_V_reg_3279_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/tmp_hu_V_reg_3279_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_am_addmul_10nEe0_U144/kws_am_addmul_10nEe0_DSP48_2_U/m multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_am_addmul_10nEe0_U144/kws_am_addmul_10nEe0_DSP48_2_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_42_reg_2659_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_42_reg_2659_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_43_reg_2669_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_43_reg_2669_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_44_reg_2679_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_44_reg_2679_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_45_reg_2689_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_45_reg_2689_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_46_reg_2699_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_46_reg_2699_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_47_reg_2709_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_47_reg_2709_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_48_reg_2719_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_48_reg_2719_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_49_reg_2729_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_49_reg_2729_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_50_reg_2819_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_50_reg_2819_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_51_reg_2829_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_51_reg_2829_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_52_reg_2839_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_52_reg_2839_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_53_reg_2849_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_53_reg_2849_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_54_reg_2859_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_54_reg_2859_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_55_reg_2869_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_55_reg_2869_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_56_reg_2879_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_56_reg_2879_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_57_reg_2889_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_57_reg_2889_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_58_reg_3019_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_58_reg_3019_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_59_reg_3029_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_59_reg_3029_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_60_reg_3039_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_60_reg_3039_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_62_reg_3059_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_62_reg_3059_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_63_reg_3069_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_63_reg_3069_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_64_reg_3079_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_64_reg_3079_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_65_reg_3089_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_65_reg_3089_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_66_reg_3219_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_66_reg_3219_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_67_reg_3229_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_67_reg_3229_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_68_reg_3239_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_68_reg_3239_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_69_reg_3249_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_69_reg_3249_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_70_reg_3259_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_70_reg_3259_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_71_reg_3269_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_71_reg_3269_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_72_reg_3279_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_72_reg_3279_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_73_reg_3289_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_73_reg_3289_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_74_reg_3379_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_74_reg_3379_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_77_reg_3389_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_77_reg_3389_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_78_reg_3399_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_78_reg_3399_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_79_reg_3409_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_79_reg_3409_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_80_reg_3419_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_80_reg_3419_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_81_reg_3429_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_81_reg_3429_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_82_reg_3439_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_82_reg_3439_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_83_reg_3449_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_83_reg_3449_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_mac_muladd_8sLf8_U234/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_mac_muladd_8sLf8_U234/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PLCK-12#1 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	PAD_JTAG_TCLK_IBUF_inst (IBUF.O) is locked to AA15
	padmux_cpu_jtg_tclk_BUFG_inst (BUFG.I) cannot be placed

Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_0) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/tcipif_hit_ff_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_ctrl/cur_state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_13_sn_1) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port PAD_JTAG_TCLK expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port PAD_MCURST expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port PAD_PWM_CH1 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port PAD_PWM_CH11 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port PAD_PWM_CH3 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port PAD_PWM_CH5 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#7 Warning
IO port buffering is incomplete  
Device port PAD_PWM_CH7 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#8 Warning
IO port buffering is incomplete  
Device port PAD_PWM_CH9 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#9 Warning
IO port buffering is incomplete  
Device port PAD_PWM_FAULT expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#57 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#58 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#59 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#60 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#61 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#62 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#63 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#64 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#65 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#66 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#67 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#68 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#69 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#70 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#71 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#72 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#73 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#74 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#75 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#76 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#77 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#78 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#79 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#80 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#81 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#82 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#83 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#84 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#85 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#86 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#87 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#88 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#89 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#90 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#91 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#92 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#93 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#94 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#95 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#96 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#97 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#98 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#99 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#100 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#101 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#102 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#103 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#104 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#105 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#106 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#107 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#108 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#109 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#110 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#111 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#112 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#113 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#114 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#115 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#116 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#117 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#118 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#119 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#120 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#121 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#122 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#123 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#124 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#125 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#126 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#127 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#128 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#129 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#130 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#131 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#132 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#133 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#134 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#135 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#136 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#137 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#138 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#139 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#140 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#141 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#142 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#143 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#144 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#145 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#146 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#147 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#148 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#149 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#150 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#151 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#152 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#153 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#154 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#155 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#156 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#157 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#158 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#159 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#160 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#161 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#162 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#163 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#164 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#165 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#166 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#167 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#168 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#169 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#170 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#171 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#172 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#173 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#174 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#175 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#176 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#177 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#178 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#179 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#180 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#181 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#182 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#183 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#184 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#185 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#186 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#187 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#188 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#189 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#190 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#191 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#192 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#193 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#194 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#195 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#196 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#197 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#198 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#199 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#200 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#201 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#202 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#203 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#204 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#205 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#206 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#207 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#208 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#209 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#210 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#211 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#212 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#213 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#214 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#215 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#216 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#217 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#218 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#219 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#220 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#221 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#222 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#223 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#224 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#225 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#226 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#227 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#228 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#17 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#18 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#19 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#20 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#21 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#22 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#23 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#24 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#25 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#26 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#27 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#28 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#29 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#30 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#31 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#32 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#33 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#34 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#35 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#36 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#37 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#38 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#39 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#40 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#41 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#42 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#43 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#44 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#45 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#46 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#47 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#48 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#49 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#50 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#51 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#52 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#53 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#54 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#55 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#56 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#57 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#58 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#59 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#60 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#61 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#62 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#63 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#64 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#65 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#66 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#67 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#68 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#69 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#70 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#71 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#72 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#73 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#74 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#75 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#76 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#77 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#78 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#79 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#80 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#81 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#82 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#83 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#84 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#85 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#2 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#3 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#4 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#5 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#6 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#7 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#8 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#9 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#10 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#11 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#12 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#13 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#14 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#15 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#16 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#17 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#18 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#19 Advisory
DSP_Abus_sign_bit_alert  
x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


