0.7
2020.2
Oct 13 2023
20:47:58
Z:/Documents/Projects/vivado/2014_2_artix7_sources/tutorial/tutorial_tb.v,1706206749,verilog,,,,tutorial_tb,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1706206541,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder_tb.v,,design_1_wrapper,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,1706206542,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_1/sim/design_1_xup_xor2_0_1.v,,design_1_xup_and2_0_0,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_1_0/sim/design_1_xup_and2_1_0.v,1706206542,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v,,design_1_xup_and2_1_0,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,1706206542,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xup_or2_0_0,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v,1706206541,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,,design_1_xup_xor2_0_0,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_1/sim/design_1_xup_xor2_0_1.v,1706206542,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_1_0/sim/design_1_xup_and2_1_0.v,,design_1_xup_xor2_0_1,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v,1706206542,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_or2_0_0/sim/design_1_xup_or2_0_0.v,,xup_or2,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v,1706206542,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_and2_0_0/sim/design_1_xup_and2_0_0.v,,xup_and2,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v,1706206541,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v,,xup_xor2,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.ip_user_files/bd/design_1/sim/design_1.v,1706206541,verilog,,Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
Z:/Documents/Projects/vivado/one_bit_full_adder/one_bit_full_adder_tb.v,1706209341,verilog,,,,one_bit_full_adder_tb,,,,,,,,
