Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\AnalogDevice\projects\daq2\a10soc\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Git\AnalogDevice\projects\daq2\a10soc\system_bd --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading a10soc/system_bd.qsys
Progress: Reading input file
Progress: Adding ad9144_jesd204 [adi_jesd204 1.0]
Progress: Parameterizing module ad9144_jesd204
Progress: Adding ad9680_adcfifo [util_adcfifo 1.0]
Progress: Parameterizing module ad9680_adcfifo
Progress: Adding ad9680_jesd204 [adi_jesd204 1.0]
Progress: Parameterizing module ad9680_jesd204
Progress: Adding avl_ad9144_fifo [avl_dacfifo 1.0]
Progress: Parameterizing module avl_ad9144_fifo
Progress: Adding avl_adxcfg_0 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_0
Progress: Adding avl_adxcfg_1 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_1
Progress: Adding avl_adxcfg_2 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_2
Progress: Adding avl_adxcfg_3 [avl_adxcfg 1.0]
Progress: Parameterizing module avl_adxcfg_3
Progress: Adding axi_ad9144_core [axi_ad9144 1.0]
Progress: Parameterizing module axi_ad9144_core
Progress: Adding axi_ad9144_dma [axi_dmac 1.0]
Progress: Parameterizing module axi_ad9144_dma
Progress: Adding axi_ad9680_core [axi_ad9680 1.0]
Progress: Parameterizing module axi_ad9680_core
Progress: Adding axi_ad9680_dma [axi_dmac 1.0]
Progress: Parameterizing module axi_ad9680_dma
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_ddr4_cntrl [altera_emif 18.1]
Progress: Parameterizing module sys_ddr4_cntrl
Progress: Adding sys_dma_clk [clock_source 18.1]
Progress: Parameterizing module sys_dma_clk
Progress: Adding sys_gpio_bd [altera_avalon_pio 18.1]
Progress: Parameterizing module sys_gpio_bd
Progress: Adding sys_gpio_in [altera_avalon_pio 18.1]
Progress: Parameterizing module sys_gpio_in
Progress: Adding sys_gpio_out [altera_avalon_pio 18.1]
Progress: Parameterizing module sys_gpio_out
Progress: Adding sys_hps [altera_arria10_hps 18.1]
Progress: Parameterizing module sys_hps
Progress: Adding sys_hps_ddr4_cntrl [altera_emif_a10_hps 18.1]
Progress: Parameterizing module sys_hps_ddr4_cntrl
Progress: Adding sys_spi [altera_avalon_spi 18.1]
Progress: Parameterizing module sys_spi
Progress: Adding util_ad9144_upack [util_upack 1.0]
Progress: Parameterizing module util_ad9144_upack
Progress: Adding util_ad9680_cpack [util_cpack 1.0]
Progress: Parameterizing module util_ad9680_cpack
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system_bd.axi_ad9144_core.if_tx_data: Interface must have an associated reset
Warning: system_bd.axi_ad9680_core.if_rx_data: Interface must have an associated reset
Info: system_bd.sys_ddr4_cntrl.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
Info: system_bd.sys_ddr4_cntrl.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: system_bd.sys_ddr4_cntrl.arch: Placement of address/command pins must follow "DDR4 Scheme 3: Component/SODIMM/UDIMM/RDIMM".
Info: system_bd.sys_ddr4_cntrl.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: system_bd.sys_ddr4_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.6600000000001
Info: system_bd.sys_ddr4_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system_bd.sys_hps: Cannot meet requested frequency of 175 MHz for User 0 clk (C7). We can acheive 166.66666666666666 MHz (PLL counter set to 11.0 )
Info: system_bd.sys_hps_ddr4_cntrl: Debug features for HPS are currently not supported.
Info: system_bd.sys_hps_ddr4_cntrl.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
Info: system_bd.sys_hps_ddr4_cntrl.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: system_bd.sys_hps_ddr4_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1333.3299999999999, 1066.6600000000001, 800.0
Info: system_bd.sys_hps_ddr4_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: system_bd.ad9680_jesd204.link_data/axi_ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: system_bd.axi_ad9144_core.dac_ch_0/util_ad9144_upack.dac_ch_0: dac_ch_0 has a data_valid signal, but dac_ch_0 does not.
Warning: system_bd.axi_ad9144_core.dac_ch_1/util_ad9144_upack.dac_ch_1: dac_ch_1 has a data_valid signal, but dac_ch_1 does not.
Warning: system_bd.ad9680_adcfifo: ad9680_adcfifo.if_dma_xfer_status must be exported, or connected to a matching conduit.
Warning: system_bd.avl_ad9144_fifo: avl_ad9144_fifo.if_dac_xfer_out must be exported, or connected to a matching conduit.
Warning: system_bd.util_ad9144_upack: util_ad9144_upack.if_dac_sync must be exported, or connected to a matching conduit.
Warning: system_bd.util_ad9680_cpack: util_ad9680_cpack.if_adc_sync must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9144_core.if_tx_data: axi_ad9144_core.if_tx_data does not have an associated reset
Warning: system_bd.axi_ad9680_core.if_rx_data: axi_ad9680_core.if_rx_data does not have an associated reset
: ad9680_adcfifo.alt_mem_asym.alt_mem: Targeting device family: Arria 10.
: ad9680_adcfifo.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Targeting device family: Arria 10.
: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Targeting device family: Arria 10.
: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Targeting device family: Arria 10.
: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
Info: system_bd: "Transforming system: system_bd"
Info: system_bd: Running transform generation_view_transform
Info: system_bd: Running transform generation_view_transform took 0.000s
Info: ad9144_jesd204: Running transform generation_view_transform
Info: ad9144_jesd204: Running transform generation_view_transform took 0.000s
Info: ad9680_jesd204: Running transform generation_view_transform
Info: ad9680_jesd204: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_0: Running transform generation_view_transform
Info: avl_adxcfg_0: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_1: Running transform generation_view_transform
Info: avl_adxcfg_1: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_2: Running transform generation_view_transform
Info: avl_adxcfg_2: Running transform generation_view_transform took 0.000s
Info: avl_adxcfg_3: Running transform generation_view_transform
Info: avl_adxcfg_3: Running transform generation_view_transform took 0.000s
Info: axi_ad9144_core: Running transform generation_view_transform
Info: axi_ad9144_core: Running transform generation_view_transform took 0.000s
Info: axi_ad9144_dma: Running transform generation_view_transform
Info: axi_ad9144_dma: Running transform generation_view_transform took 0.000s
Info: axi_ad9680_core: Running transform generation_view_transform
Info: axi_ad9680_core: Running transform generation_view_transform took 0.000s
Info: axi_ad9680_dma: Running transform generation_view_transform
Info: axi_ad9680_dma: Running transform generation_view_transform took 0.000s
Info: sys_ddr4_cntrl: Running transform generation_view_transform
Info: sys_ddr4_cntrl: Running transform generation_view_transform took 0.000s
Info: sys_gpio_bd: Running transform generation_view_transform
Info: sys_gpio_bd: Running transform generation_view_transform took 0.000s
Info: sys_gpio_in: Running transform generation_view_transform
Info: sys_gpio_in: Running transform generation_view_transform took 0.000s
Info: sys_gpio_out: Running transform generation_view_transform
Info: sys_gpio_out: Running transform generation_view_transform took 0.000s
Info: sys_hps: Running transform generation_view_transform
Warning: sys_hps: Cannot meet requested frequency of 175 MHz for User 0 clk (C7). We can acheive 166.66666666666666 MHz (PLL counter set to 11.0 )
Info: sys_hps: Running transform generation_view_transform took 0.891s
Info: sys_hps_ddr4_cntrl: Running transform generation_view_transform
Info: sys_hps_ddr4_cntrl: Running transform generation_view_transform took 0.000s
Info: sys_spi: Running transform generation_view_transform
Info: sys_spi: Running transform generation_view_transform took 0.000s
Info: util_ad9144_upack: Running transform generation_view_transform
Info: util_ad9144_upack: Running transform generation_view_transform took 0.000s
Info: util_ad9680_cpack: Running transform generation_view_transform
Info: util_ad9680_cpack: Running transform generation_view_transform took 0.000s
Info: ref_clock: Running transform generation_view_transform
Info: ref_clock: Running transform generation_view_transform took 0.000s
Info: link_pll: Running transform generation_view_transform
Info: link_pll: Running transform generation_view_transform took 0.000s
Info: link_clock: Running transform generation_view_transform
Info: link_clock: Running transform generation_view_transform took 0.000s
Info: link_reset: Running transform generation_view_transform
Info: link_reset: Running transform generation_view_transform took 0.000s
Info: axi_xcvr: Running transform generation_view_transform
Info: axi_xcvr: Running transform generation_view_transform took 0.000s
Info: link_pll_reset_control: Running transform generation_view_transform
Info: link_pll_reset_control: Running transform generation_view_transform took 0.000s
Info: phy_reset_control: Running transform generation_view_transform
Info: phy_reset_control: Running transform generation_view_transform took 0.000s
Info: phy: Running transform generation_view_transform
Info: phy: Running transform generation_view_transform took 0.000s
Info: lane_pll: Running transform generation_view_transform
Info: lane_pll: Running transform generation_view_transform took 0.000s
Info: axi_jesd204_tx: Running transform generation_view_transform
Info: axi_jesd204_tx: Running transform generation_view_transform took 0.000s
Info: jesd204_tx: Running transform generation_view_transform
Info: jesd204_tx: Running transform generation_view_transform took 0.000s
Info: ref_clock: Running transform generation_view_transform
Info: ref_clock: Running transform generation_view_transform took 0.000s
Info: link_pll: Running transform generation_view_transform
Info: link_pll: Running transform generation_view_transform took 0.000s
Info: link_clock: Running transform generation_view_transform
Info: link_clock: Running transform generation_view_transform took 0.000s
Info: link_reset: Running transform generation_view_transform
Info: link_reset: Running transform generation_view_transform took 0.000s
Info: axi_xcvr: Running transform generation_view_transform
Info: axi_xcvr: Running transform generation_view_transform took 0.000s
Info: link_pll_reset_control: Running transform generation_view_transform
Info: link_pll_reset_control: Running transform generation_view_transform took 0.000s
Info: phy_reset_control: Running transform generation_view_transform
Info: phy_reset_control: Running transform generation_view_transform took 0.000s
Info: phy: Running transform generation_view_transform
Info: phy: Running transform generation_view_transform took 0.000s
Info: axi_jesd204_rx: Running transform generation_view_transform
Info: axi_jesd204_rx: Running transform generation_view_transform took 0.000s
Info: jesd204_rx: Running transform generation_view_transform
Info: jesd204_rx: Running transform generation_view_transform took 0.000s
Info: arch: Running transform generation_view_transform
Info: arch: Running transform generation_view_transform took 0.000s
Info: cal_slave_component: Running transform generation_view_transform
Info: cal_slave_component: Running transform generation_view_transform took 0.000s
Info: fpga_interfaces: Running transform generation_view_transform
Info: fpga_interfaces: Running transform generation_view_transform took 0.000s
Info: hps_io: Running transform generation_view_transform
Info: hps_io: Running transform generation_view_transform took 0.000s
Info: arch: Running transform generation_view_transform
Info: arch: Running transform generation_view_transform took 0.000s
Info: native_phy: Running transform generation_view_transform
Info: native_phy: Running transform generation_view_transform took 0.000s
Info: phy_glue: Running transform generation_view_transform
Info: phy_glue: Running transform generation_view_transform took 0.000s
Info: soft_pcs_0: Running transform generation_view_transform
Info: soft_pcs_0: Running transform generation_view_transform took 0.000s
Info: soft_pcs_1: Running transform generation_view_transform
Info: soft_pcs_1: Running transform generation_view_transform took 0.000s
Info: soft_pcs_2: Running transform generation_view_transform
Info: soft_pcs_2: Running transform generation_view_transform took 0.001s
Info: soft_pcs_3: Running transform generation_view_transform
Info: soft_pcs_3: Running transform generation_view_transform took 0.000s
Info: alt_mem_asym: Running transform generation_view_transform
Info: alt_mem_asym: Running transform generation_view_transform took 0.000s
Info: native_phy: Running transform generation_view_transform
Info: native_phy: Running transform generation_view_transform took 0.000s
Info: phy_glue: Running transform generation_view_transform
Info: phy_glue: Running transform generation_view_transform took 0.000s
Info: soft_pcs_0: Running transform generation_view_transform
Info: soft_pcs_0: Running transform generation_view_transform took 0.000s
Info: soft_pcs_1: Running transform generation_view_transform
Info: soft_pcs_1: Running transform generation_view_transform took 0.000s
Info: soft_pcs_2: Running transform generation_view_transform
Info: soft_pcs_2: Running transform generation_view_transform took 0.000s
Info: soft_pcs_3: Running transform generation_view_transform
Info: soft_pcs_3: Running transform generation_view_transform took 0.000s
Info: alt_mem_asym_wr: Running transform generation_view_transform
Info: alt_mem_asym_wr: Running transform generation_view_transform took 0.000s
Info: alt_mem_asym_rd: Running transform generation_view_transform
Info: alt_mem_asym_rd: Running transform generation_view_transform took 0.000s
Info: alt_mem_asym_bypass: Running transform generation_view_transform
Info: alt_mem_asym_bypass: Running transform generation_view_transform took 0.000s
Info: clk_bridge: Running transform generation_view_transform
Info: clk_bridge: Running transform generation_view_transform took 0.000s
Info: rst_bridge: Running transform generation_view_transform
Info: rst_bridge: Running transform generation_view_transform took 0.000s
Info: ioaux_master_bridge: Running transform generation_view_transform
Info: ioaux_master_bridge: Running transform generation_view_transform took 0.000s
Info: ioaux_soft_ram: Running transform generation_view_transform
Info: ioaux_soft_ram: Running transform generation_view_transform took 0.000s
Info: border: Running transform generation_view_transform
Info: border: Running transform generation_view_transform took 0.000s
Info: alt_mem: Running transform generation_view_transform
Info: alt_mem: Running transform generation_view_transform took 0.000s
Info: alt_mem: Running transform generation_view_transform
Info: alt_mem: Running transform generation_view_transform took 0.000s
Info: alt_mem: Running transform generation_view_transform
Info: alt_mem: Running transform generation_view_transform took 0.000s
Info: alt_mem: Running transform generation_view_transform
Info: alt_mem: Running transform generation_view_transform took 0.000s
Info: system_bd: Running transform merlin_avalon_transform
Warning: sys_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: sys_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: sys_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: sys_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: system_bd: Running transform merlin_avalon_transform took 9.041s
Info: ad9144_jesd204: Running transform merlin_avalon_transform
Info: ad9144_jesd204: Running transform merlin_avalon_transform took 0.019s
Info: ad9680_jesd204: Running transform merlin_avalon_transform
Info: ad9680_jesd204: Running transform merlin_avalon_transform took 0.021s
Info: sys_ddr4_cntrl: Running transform merlin_avalon_transform
Info: sys_ddr4_cntrl: Running transform merlin_avalon_transform took 0.289s
Info: sys_hps: Running transform merlin_avalon_transform
Info: sys_hps: Running transform merlin_avalon_transform took 0.007s
Info: sys_hps_ddr4_cntrl: Running transform merlin_avalon_transform
Info: sys_hps_ddr4_cntrl: Running transform merlin_avalon_transform took 0.009s
Info: mm_interconnect_1: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: Running transform merlin_avalon_transform took 8.824s
Info: mm_interconnect_2: Running transform merlin_avalon_transform
Info: mm_interconnect_2: Running transform merlin_avalon_transform took 0.010s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.009s
Info: phy: Running transform merlin_avalon_transform
Info: phy: Running transform merlin_avalon_transform took 0.013s
Info: phy: Running transform merlin_avalon_transform
Info: phy: Running transform merlin_avalon_transform took 0.012s
Info: cal_slave_component: Running transform merlin_avalon_transform
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: cal_slave_component: Running transform merlin_avalon_transform took 0.630s
Info: hps_io: Running transform merlin_avalon_transform
Info: hps_io: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform
Info: avalon_st_adapter_003: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform
Info: avalon_st_adapter_004: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_005: Running transform merlin_avalon_transform
Info: avalon_st_adapter_005: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_006: Running transform merlin_avalon_transform
Info: avalon_st_adapter_006: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_007: Running transform merlin_avalon_transform
Info: avalon_st_adapter_007: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_008: Running transform merlin_avalon_transform
Info: avalon_st_adapter_008: Running transform merlin_avalon_transform took 0.009s
Info: avalon_st_adapter_009: Running transform merlin_avalon_transform
Info: avalon_st_adapter_009: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_010: Running transform merlin_avalon_transform
Info: avalon_st_adapter_010: Running transform merlin_avalon_transform took 0.008s
Info: avalon_st_adapter_011: Running transform merlin_avalon_transform
Info: avalon_st_adapter_011: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_012: Running transform merlin_avalon_transform
Info: avalon_st_adapter_012: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_013: Running transform merlin_avalon_transform
Info: avalon_st_adapter_013: Running transform merlin_avalon_transform took 0.007s
Info: avalon_st_adapter_014: Running transform merlin_avalon_transform
Info: avalon_st_adapter_014: Running transform merlin_avalon_transform took 0.008s
Info: alt_mem_asym: Running transform merlin_avalon_transform
Info: alt_mem_asym: Running transform merlin_avalon_transform took 0.008s
Info: alt_mem_asym_wr: Running transform merlin_avalon_transform
Info: alt_mem_asym_wr: Running transform merlin_avalon_transform took 0.007s
Info: alt_mem_asym_rd: Running transform merlin_avalon_transform
Info: alt_mem_asym_rd: Running transform merlin_avalon_transform took 0.008s
Info: alt_mem_asym_bypass: Running transform merlin_avalon_transform
Info: alt_mem_asym_bypass: Running transform merlin_avalon_transform took 0.007s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 0.287s
Info: system_bd: "Naming system components in system: system_bd"
Info: system_bd: "Processing generation queue"
Info: system_bd: "Generating: system_bd"
Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
Info: system_bd: "Generating: system_bd_adi_jesd204_10_z5wjnwa"
Info: system_bd: "Generating: util_adcfifo"
Info: alt_mem_asym: "Generating: alt_mem_asym"
Info: system_bd: "Generating: system_bd_adi_jesd204_10_ihqiogy"
Info: system_bd: "Generating: avl_dacfifo"
Info: alt_mem_asym_wr: "Generating: alt_mem_asym_wr"
Info: alt_mem_asym_rd: "Generating: alt_mem_asym_rd"
Info: alt_mem_asym_bypass: "Generating: alt_mem_asym_bypass"
Info: system_bd: "Generating: avl_adxcfg"
Info: system_bd: "Generating: axi_ad9144"
Info: system_bd: "Generating: axi_dmac"
Info: system_bd: "Generating: axi_ad9680"
Info: system_bd: "Generating: system_bd_altera_emif_181_i6g4tza"
Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_sesqgfy"
Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
Info: sys_gpio_bd:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0008_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0008_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_bd: Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'
Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_wvvmw7a"
Info: sys_gpio_in: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
Info: sys_gpio_in:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0009_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0009_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_in: Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_o6mwuyy"
Info: sys_gpio_out: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
Info: sys_gpio_out:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0010_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0010_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_out: Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
Info: system_bd: "Generating: system_bd_altera_arria10_hps_181_o76rqqy"
Info: system_bd: "Generating: system_bd_altera_emif_a10_hps_181_fyxkrly"
Info: system_bd: "Generating: system_bd_altera_avalon_spi_181_gh3z34i"
Info: sys_spi: Starting RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'
Info: sys_spi:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_gh3z34i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0011_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0011_sys_spi_gen//system_bd_altera_avalon_spi_181_gh3z34i_component_configuration.pl  --do_build_sim=0  ]
Info: sys_spi: Done RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'
Info: system_bd: "Generating: util_upack"
Info: system_bd: "Generating: util_cpack"
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_lokqtjy"
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_zikmthi"
Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_2ftwj2y"
Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_acw3b6a"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_33ynmea"
Info: system_bd: "Generating: altera_reset_controller"
Info: system_bd: "Generating: altera_xcvr_fpll_a10"
Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: system_bd: "Generating: axi_adxcvr"
Info: system_bd: "Generating: altera_xcvr_reset_control"
Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: system_bd: "Generating: system_bd_jesd204_phy_10_acll4ya"
Info: system_bd: "Generating: system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a"
Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: system_bd: "Generating: axi_jesd204_tx"
Info: system_bd: "Generating: jesd204_tx"
Info: system_bd: "Generating: alt_mem_asym"
Info: system_bd: "Generating: system_bd_jesd204_phy_10_2atbkja"
Info: system_bd: "Generating: axi_jesd204_rx"
Info: system_bd: "Generating: jesd204_rx"
Info: system_bd: "Generating: alt_mem_asym_wr"
Info: system_bd: "Generating: alt_mem_asym_rd"
Info: system_bd: "Generating: alt_mem_asym_bypass"
Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_yepuh6a"
Info: system_bd: "Generating: system_bd_altera_emif_cal_slave_nf_181_fflgvsa"
Info: system_bd: "Generating: system_bd_altera_arria10_interface_generator_140_aeld3ta"
Info: system_bd: "Generating: system_bd_altera_arria10_hps_io_181_fbqmexy"
Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_gsbdrhy"
Info: system_bd: "Generating: altera_merlin_slave_translator"
Info: system_bd: "Generating: altera_merlin_axi_master_ni"
Info: system_bd: "Generating: altera_merlin_axi_slave_ni"
Info: system_bd: "Generating: altera_merlin_slave_agent"
Info: system_bd: "Generating: altera_avalon_sc_fifo"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_7r73xsq"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_5jv4g3i"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_vid2ffq"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_is25pci"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_bwzjejy"
Info: system_bd: "Generating: altera_merlin_traffic_limiter"
Info: system_bd: "Generating: altera_merlin_burst_adapter"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_cex433a"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_gzx6zvy"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_fd5j6cy"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_ujpdosq"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_bamevga"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_icq7jyi"
Info: system_bd: "Generating: altera_avalon_st_pipeline_stage"
Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_yil4cga"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_u6yp66a"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_a3opjsa"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_vd7rmzq"
Info: system_bd: "Generating: system_bd_altera_merlin_router_181_se6h4cq"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_xc6jyli"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_54dmmfa"
Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_m5jixwa"
Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_6j3q3si"
Info: system_bd: "Generating: system_bd_timing_adapter_181_4ceyadi"
Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_a4siy7a"
Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: native_phy: Building configuration data for reconfiguration profile 0
Info: system_bd: "Generating: jesd204_glue"
Info: system_bd: "Generating: jesd204_soft_pcs_tx"
Info: system_bd: "Generating: system_bd_alt_mem_asym_10_vay5xwy"
Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_v6p7utq"
Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: native_phy: Building configuration data for reconfiguration profile 0
Info: system_bd: "Generating: jesd204_soft_pcs_rx"
Info: system_bd: "Generating: system_bd_alt_mem_asym_10_7c4hvii"
Info: system_bd: "Generating: system_bd_alt_mem_asym_10_ommashy"
Info: system_bd: "Generating: system_bd_alt_mem_asym_10_wryanuq"
Info: system_bd: "Generating: altera_avalon_mm_bridge"
Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"
Info: ioaux_soft_ram: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0062_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_2824685342299988977.dir/0062_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_aa7z3hi"
Info: system_bd: "Generating: system_bd_altera_arria10_interface_generator_140_nuexhka"
Info: system_bd: "Generating: system_bd_error_adapter_181_6bjmpii"
Info: system_bd: "Generating: system_bd_ram_2port_181_tvjdyoy"
Info: system_bd: "Generating: system_bd_ram_2port_181_yqcukcq"
Info: system_bd: "Generating: system_bd_ram_2port_181_3tckbay"
Info: system_bd: "Generating: system_bd_ram_2port_181_sebxbea"
Info: system_bd: "Generating: altera_merlin_master_translator"
Info: system_bd: Done "system_bd" with 91 modules, 444 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
