// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "12/13/2021 18:28:35"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ov5640_sdram_vga (
	clk,
	rst_n,
	cmos_vsync,
	cmos_href,
	cmos_din,
	cmos_pclk,
	cmos_xclk,
	cmos_pwdn,
	cmos_reset,
	cmos_scl,
	cmos_sda,
	sdram_addr,
	sdram_bank,
	sdram_clk,
	sdram_cke,
	sdram_rasn,
	sdram_casn,
	sdram_csn,
	sdram_wen,
	sdram_dqm,
	sdram_dq,
	vga_r,
	vga_g,
	vga_b,
	vga_blank,
	vga_sync,
	vga_clk,
	vga_hsync,
	vga_vsync);
input 	clk;
input 	rst_n;
input 	cmos_vsync;
input 	cmos_href;
input 	[7:0] cmos_din;
input 	cmos_pclk;
output 	cmos_xclk;
output 	cmos_pwdn;
output 	cmos_reset;
output 	cmos_scl;
inout 	cmos_sda;
output 	[12:0] sdram_addr;
output 	[1:0] sdram_bank;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_rasn;
output 	sdram_casn;
output 	sdram_csn;
output 	sdram_wen;
output 	[1:0] sdram_dqm;
inout 	[15:0] sdram_dq;
output 	[7:0] vga_r;
output 	[7:0] vga_g;
output 	[7:0] vga_b;
output 	vga_blank;
output 	vga_sync;
output 	vga_clk;
output 	vga_hsync;
output 	vga_vsync;

// Design Ports Information
// cmos_xclk	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_pwdn	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_reset	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_scl	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_bank[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_bank[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_clk	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_cke	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_rasn	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_casn	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_csn	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_wen	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dqm[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dqm[1]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_r[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_g[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_b[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_blank	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_sync	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_clk	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_hsync	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_vsync	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_sda	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_pclk	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_href	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[0]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[1]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[2]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[3]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[4]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[5]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[6]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_din[7]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_vsync	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cmos_sda~input_o ;
wire \sdram_dq[5]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \rst_n~inputCLKENA0_outclk ;
wire \u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE_q ;
wire \u_cfg|u_i2c_cfg|cnt_step[0]~1_combout ;
wire \u_cfg|u_i2c_cfg|LessThan0~1_combout ;
wire \u_cfg|u_i2c_cfg|Add1~21_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~50 ;
wire \u_cfg|u_i2c_cfg|Add1~33_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~34 ;
wire \u_cfg|u_i2c_cfg|Add1~37_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~38 ;
wire \u_cfg|u_i2c_cfg|Add1~41_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~42 ;
wire \u_cfg|u_i2c_cfg|Add1~53_sumout ;
wire \u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q ;
wire \u_cfg|u_i2c_cfg|Add1~54 ;
wire \u_cfg|u_i2c_cfg|Add1~57_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~58 ;
wire \u_cfg|u_i2c_cfg|Add1~17_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~18 ;
wire \u_cfg|u_i2c_cfg|Add1~1_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~2 ;
wire \u_cfg|u_i2c_cfg|Add1~5_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~6 ;
wire \u_cfg|u_i2c_cfg|Add1~9_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~10 ;
wire \u_cfg|u_i2c_cfg|Add1~61_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~62 ;
wire \u_cfg|u_i2c_cfg|Add1~13_sumout ;
wire \u_cfg|u_i2c_cfg|Equal260~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal1~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal1~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal22~0_combout ;
wire \u_cfg|u_i2c_cfg|Add1~14 ;
wire \u_cfg|u_i2c_cfg|Add1~65_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~66 ;
wire \u_cfg|u_i2c_cfg|Add1~69_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~70 ;
wire \u_cfg|u_i2c_cfg|Add1~73_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~74 ;
wire \u_cfg|u_i2c_cfg|Add1~77_sumout ;
wire \u_cfg|u_i2c_cfg|Equal1~5_combout ;
wire \u_cfg|u_i2c_cfg|state_c.WAIT~0_combout ;
wire \u_cfg|u_i2c_cfg|state_c.WAIT~q ;
wire \u_cfg|u_i2c_cfg|add_cnt0~combout ;
wire \u_cfg|u_i2c_cfg|Equal1~4_combout ;
wire \u_cfg|u_i2c_cfg|end_cnt0~combout ;
wire \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ;
wire \u_cfg|u_i2c_cfg|Add1~22 ;
wire \u_cfg|u_i2c_cfg|Add1~45_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~46 ;
wire \u_cfg|u_i2c_cfg|Add1~25_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~26 ;
wire \u_cfg|u_i2c_cfg|Add1~29_sumout ;
wire \u_cfg|u_i2c_cfg|Add1~30 ;
wire \u_cfg|u_i2c_cfg|Add1~49_sumout ;
wire \u_cfg|u_i2c_cfg|Equal1~3_combout ;
wire \u_cfg|u_i2c_cfg|config_done~0_combout ;
wire \u_cfg|u_i2c_cfg|config_done~q ;
wire \u_cfg|u_i2c_cfg|Selector0~0_combout ;
wire \u_cfg|u_i2c_cfg|Selector0~1_combout ;
wire \u_cfg|u_i2c_cfg|state_c.IDLE~q ;
wire \u_cfg|u_i2c_cfg|idle2rreq~combout ;
wire \u_cfg|u_i2c_cfg|Selector3~0_combout ;
wire \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q ;
wire \u_cfg|u_i2c_cfg|Selector4~0_combout ;
wire \u_cfg|u_i2c_cfg|state_c.RDONE~q ;
wire \u_cfg|u_i2c_cfg|Selector5~0_combout ;
wire \u_cfg|u_i2c_cfg|state_c.DONE~q ;
wire \u_cfg|u_i2c_cfg|cnt_step[1]~0_combout ;
wire \u_cfg|u_i2c_cfg|cnt_byte~3_combout ;
wire \u_cfg|u_i2c_cfg|LessThan0~0_combout ;
wire \u_cfg|u_i2c_cfg|Selector2~0_combout ;
wire \u_cfg|u_i2c_cfg|state_c.WDONE~q ;
wire \u_cfg|u_i2c_cfg|Selector1~0_combout ;
wire \u_cfg|u_i2c_cfg|Selector1~1_combout ;
wire \u_cfg|u_i2c_cfg|state_c.WREQ~q ;
wire \u_cfg|u_i2c_cfg|trans_cmd~0_combout ;
wire \u_cfg|u_i2c_cfg|state_c.RREQ~q ;
wire \u_cfg|u_i2c_cfg|trans_dout~1_combout ;
wire \u_cfg|u_i2c_interface|Add0~25_sumout ;
wire \u_cfg|u_i2c_interface|Add0~10 ;
wire \u_cfg|u_i2c_interface|Add0~21_sumout ;
wire \u_cfg|u_i2c_interface|Add0~22 ;
wire \u_cfg|u_i2c_interface|Add0~17_sumout ;
wire \u_cfg|u_i2c_interface|Add0~18 ;
wire \u_cfg|u_i2c_interface|Add0~29_sumout ;
wire \u_cfg|u_i2c_interface|Add0~30 ;
wire \u_cfg|u_i2c_interface|Add0~5_sumout ;
wire \u_cfg|u_i2c_interface|Equal3~0_combout ;
wire \u_cfg|u_i2c_interface|end_cnt_scl~combout ;
wire \u_cfg|u_i2c_interface|Add0~26 ;
wire \u_cfg|u_i2c_interface|Add0~1_sumout ;
wire \u_cfg|u_i2c_interface|Add0~2 ;
wire \u_cfg|u_i2c_interface|Add0~9_sumout ;
wire \u_cfg|u_i2c_interface|Add0~6 ;
wire \u_cfg|u_i2c_interface|Add0~13_sumout ;
wire \u_cfg|u_i2c_interface|end_cnt_scl~0_combout ;
wire \u_cfg|u_i2c_interface|end_cnt_scl~1_combout ;
wire \u_cfg|u_i2c_interface|state_c.RACK~q ;
wire \u_cfg|u_i2c_cfg|Decoder0~0_combout ;
wire \u_cfg|u_i2c_cfg|trans_req~0_combout ;
wire \u_cfg|u_i2c_cfg|trans_req~q ;
wire \u_cfg|u_i2c_cfg|trans_cmd~1_combout ;
wire \u_cfg|u_i2c_interface|idle2start~combout ;
wire \u_cfg|u_i2c_interface|Selector1~0_combout ;
wire \u_cfg|u_i2c_interface|state_c.START~q ;
wire \u_cfg|u_i2c_interface|Selector4~1_combout ;
wire \u_cfg|u_i2c_interface|Selector4~0_combout ;
wire \u_cfg|u_i2c_interface|state_c.READ~q ;
wire \u_cfg|u_i2c_interface|Selector4~2_combout ;
wire \u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ;
wire \u_cfg|u_i2c_interface|add_cnt_bit~0_combout ;
wire \u_cfg|u_i2c_interface|cnt_bit[0]~3_combout ;
wire \u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ;
wire \u_cfg|u_i2c_interface|cnt_bit[1]~2_combout ;
wire \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q ;
wire \u_cfg|u_i2c_interface|cnt_bit[2]~1_combout ;
wire \u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ;
wire \u_cfg|u_i2c_interface|add_cnt_bit~1_combout ;
wire \u_cfg|u_i2c_interface|Add1~0_combout ;
wire \u_cfg|u_i2c_interface|cnt_bit~0_combout ;
wire \u_cfg|u_i2c_interface|end_cnt_bit~0_combout ;
wire \u_cfg|u_i2c_interface|Selector5~0_combout ;
wire \u_cfg|u_i2c_interface|state_c.SACK~q ;
wire \u_cfg|u_i2c_interface|Selector6~0_combout ;
wire \u_cfg|u_i2c_interface|state_c.STOP~q ;
wire \u_cfg|u_i2c_interface|Selector0~1_combout ;
wire \u_cfg|u_i2c_interface|Selector0~0_combout ;
wire \u_cfg|u_i2c_interface|Selector0~2_combout ;
wire \u_cfg|u_i2c_interface|state_c.IDLE~q ;
wire \u_cfg|u_i2c_interface|Selector3~0_combout ;
wire \u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q ;
wire \u_cfg|u_i2c_interface|Selector0~3_combout ;
wire \u_cfg|u_i2c_interface|trans_done~q ;
wire \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ;
wire \u_cfg|u_i2c_cfg|Add2~0_combout ;
wire \u_cfg|u_i2c_cfg|cnt_byte~1_combout ;
wire \u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ;
wire \u_cfg|u_i2c_cfg|cnt_byte~2_combout ;
wire \u_cfg|u_i2c_cfg|cnt_byte~0_combout ;
wire \u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ;
wire \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ;
wire \u_cfg|u_i2c_interface|Selector2~0_combout ;
wire \u_cfg|u_i2c_interface|Selector2~1_combout ;
wire \u_cfg|u_i2c_interface|Selector2~2_combout ;
wire \u_cfg|u_i2c_interface|state_c.WRITE~q ;
wire \u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE_q ;
wire \u_cfg|u_i2c_interface|Equal3~1_combout ;
wire \u_cfg|u_i2c_interface|Equal4~0_combout ;
wire \u_cfg|u_i2c_interface|Equal4~1_combout ;
wire \u_cfg|u_i2c_interface|i2c_sda_out~0_combout ;
wire \u_cfg|u_i2c_interface|i2c_sda_out~1_combout ;
wire \u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal6~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal260~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal16~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal292~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal36~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal36~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal37~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal296~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal304~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal304~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal264~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal8~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal8~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal260~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal69~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal212~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal4~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal261~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal300~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal300~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~14_combout ;
wire \u_cfg|u_i2c_cfg|Equal9~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~15_combout ;
wire \u_cfg|u_i2c_cfg|Equal41~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal8~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal36~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal292~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal214~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal209~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal17~1_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~10_combout ;
wire \u_cfg|u_i2c_cfg|Equal5~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal37~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal37~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~17_combout ;
wire \u_cfg|u_i2c_cfg|Equal305~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal305~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal68~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal37~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal268~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal45~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal150~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal263~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal263~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal148~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal48~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal80~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal148~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal40~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal134~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal48~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal48~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~13_combout ;
wire \u_cfg|u_i2c_cfg|Equal17~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~39_combout ;
wire \u_cfg|u_i2c_cfg|Equal132~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal13~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal198~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal282~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal282~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal49~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal20~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal41~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal41~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal68~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal73~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~5_combout ;
wire \u_cfg|u_i2c_cfg|Equal45~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal205~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~11_combout ;
wire \u_cfg|u_i2c_cfg|Equal209~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal209~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal8~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal150~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal183~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal183~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal16~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal154~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~7_combout ;
wire \u_cfg|u_i2c_cfg|Equal301~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal293~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr10~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal74~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal76~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal108~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal76~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal86~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~37_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~2_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~9_combout ;
wire \u_cfg|u_i2c_cfg|Equal289~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal289~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal260~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal140~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~8_combout ;
wire \u_cfg|u_i2c_cfg|Equal291~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal225~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal225~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal49~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal49~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal242~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~38_combout ;
wire \u_cfg|u_i2c_cfg|Equal196~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal276~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~5_combout ;
wire \u_cfg|u_i2c_cfg|Equal262~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal218~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~18_combout ;
wire \u_cfg|u_i2c_cfg|Equal134~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal203~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal132~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal301~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal261~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~4_combout ;
wire \u_cfg|u_i2c_cfg|Equal68~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal84~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~32_combout ;
wire \u_cfg|u_i2c_cfg|Equal17~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~31_combout ;
wire \u_cfg|u_i2c_cfg|Equal308~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal308~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~11_combout ;
wire \u_cfg|u_i2c_cfg|Equal16~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~33_combout ;
wire \u_cfg|u_i2c_cfg|Equal76~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal12~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~34_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~35_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal45~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~41_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~40_combout ;
wire \u_cfg|u_i2c_cfg|Equal261~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~4_combout ;
wire \u_cfg|u_i2c_cfg|Equal171~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal169~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~28_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~30_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~36_combout ;
wire \u_cfg|u_i2c_cfg|Equal299~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal299~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal17~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal44~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr10~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal49~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal193~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~6_combout ;
wire \u_cfg|u_i2c_cfg|Equal200~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal200~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~22_combout ;
wire \u_cfg|u_i2c_cfg|Equal80~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal80~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~21_combout ;
wire \u_cfg|u_i2c_cfg|Equal93~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~20_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~23_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal144~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~19_combout ;
wire \u_cfg|u_i2c_cfg|Equal4~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~4_combout ;
wire \u_cfg|u_i2c_cfg|Equal72~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~25_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~24_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~26_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~27_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~8_combout ;
wire \u_cfg|u_i2c_cfg|Equal303~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal108~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~10_combout ;
wire \u_cfg|u_i2c_cfg|Equal48~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal40~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal40~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal279~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal279~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal13~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal172~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal140~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal172~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~5_combout ;
wire \u_cfg|u_i2c_cfg|Equal36~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~6_combout ;
wire \u_cfg|u_i2c_cfg|Equal171~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~1_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~2_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~3_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal296~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal309~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal309~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr12~combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal298~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal298~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal286~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal141~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal79~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~3_combout ;
wire \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal288~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~3_combout ;
wire \u_cfg|u_i2c_cfg|Equal76~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~4_combout ;
wire \u_cfg|u_i2c_cfg|Equal140~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~21_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~15_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~18_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~6_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~4_combout ;
wire \u_cfg|u_i2c_cfg|Equal180~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~2_combout ;
wire \u_cfg|u_i2c_cfg|Equal187~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~19_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~20_combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~7_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~38_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~1_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~39_combout ;
wire \u_cfg|u_i2c_cfg|Equal189~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~15_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~16_combout ;
wire \u_cfg|u_i2c_cfg|Equal159~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~12_combout ;
wire \u_cfg|u_i2c_cfg|Equal172~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~15_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~3_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~5_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~40_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~28_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~5_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~18_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~19_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr14~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~1_combout ;
wire \u_cfg|u_i2c_cfg|Equal302~0_combout ;
wire \u_cfg|u_i2c_cfg|Equal306~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~15_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr29~combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~12_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~20_combout ;
wire \u_cfg|u_i2c_cfg|WideOr21~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr21~1_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~22_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~21_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~23_combout ;
wire \u_cfg|u_i2c_cfg|WideOr21~0_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~24_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~25_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~4_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~26_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~15_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~29_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~34_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~6_combout ;
wire \u_cfg|u_i2c_cfg|Equal273~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~8_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~27_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~34_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~32_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~33_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~35_combout ;
wire \u_cfg|u_i2c_cfg|Equal111~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~24_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~25_combout ;
wire \u_cfg|u_i2c_cfg|Equal95~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~22_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~21_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~23_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~36_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~28_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~29_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~3_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~30_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~18_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~19_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~20_combout ;
wire \u_cfg|u_i2c_cfg|WideNor0~31_combout ;
wire \u_cfg|u_i2c_cfg|WideOr21~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~24_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr13~combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~7_combout ;
wire \u_cfg|u_i2c_cfg|Equal157~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~9_combout ;
wire \u_cfg|u_i2c_cfg|Equal119~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~26_combout ;
wire \u_cfg|u_i2c_cfg|WideOr28~combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~15_combout ;
wire \u_cfg|u_i2c_cfg|WideOr27~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~19_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~15_combout ;
wire \u_cfg|u_i2c_cfg|Equal287~0_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~18_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~20_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~30_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~15_combout ;
wire \u_cfg|u_i2c_cfg|WideOr20~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr10~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr10~combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~18_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~19_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~1_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~37_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr19~29_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~18_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~19_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~20_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~21_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~23_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr25~combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~20_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~22_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~21_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~23_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~24_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~25_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr17~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~27_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr16~combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~22_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~23_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~24_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~21_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~15_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~25_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr24~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~2_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~3_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr23~combout ;
wire \u_cfg|u_i2c_cfg|WideOr8~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr15~combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~6_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~7_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~25_combout ;
wire \u_cfg|u_i2c_cfg|WideOr22~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~11_combout ;
wire \u_cfg|u_i2c_interface|Mux0~4_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~26_combout ;
wire \u_cfg|u_i2c_cfg|WideOr11~combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~5_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~16_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~8_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~12_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~13_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~9_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~10_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~11_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~14_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~17_combout ;
wire \u_cfg|u_i2c_cfg|WideOr26~combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~31_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~27_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~30_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~28_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~29_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~32_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~33_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~22_combout ;
wire \u_cfg|u_i2c_cfg|WideOr18~combout ;
wire \u_cfg|u_i2c_cfg|trans_dout~7_combout ;
wire \u_cfg|u_i2c_interface|Mux0~0_combout ;
wire \u_cfg|u_i2c_interface|i2c_sda_out~2_combout ;
wire \u_cfg|u_i2c_interface|i2c_sda_out~q ;
wire \u_cfg|u_i2c_interface|always7~0_combout ;
wire \u_cfg|u_i2c_interface|i2c_sda_out_en~q ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ;
wire \u_capture|Add0~1_sumout ;
wire \cmos_vsync~input_o ;
wire \u_capture|vsync_r[0]~feeder_combout ;
wire \u_capture|flag~0_combout ;
wire \u_capture|flag~q ;
wire \u_capture|Add0~2 ;
wire \u_capture|Add0~29_sumout ;
wire \cmos_href~input_o ;
wire \u_capture|href_r~q ;
wire \u_capture|add_cnt_row~combout ;
wire \u_capture|Add0~30 ;
wire \u_capture|Add0~25_sumout ;
wire \u_capture|cnt_row[2]~DUPLICATE_q ;
wire \u_capture|Add0~26 ;
wire \u_capture|Add0~33_sumout ;
wire \u_capture|Add0~34 ;
wire \u_capture|Add0~21_sumout ;
wire \u_capture|Add0~22 ;
wire \u_capture|Add0~17_sumout ;
wire \u_capture|add_cnt_col~1_combout ;
wire \u_capture|Add0~18 ;
wire \u_capture|Add0~45_sumout ;
wire \u_capture|Add0~46 ;
wire \u_capture|Add0~41_sumout ;
wire \u_capture|cnt_row[7]~DUPLICATE_q ;
wire \u_capture|Add0~42 ;
wire \u_capture|Add0~37_sumout ;
wire \u_capture|Add0~38 ;
wire \u_capture|Add0~13_sumout ;
wire \u_capture|Add0~14 ;
wire \u_capture|Add0~9_sumout ;
wire \u_capture|Add0~10 ;
wire \u_capture|Add0~5_sumout ;
wire \u_capture|add_cnt_col~2_combout ;
wire \u_capture|add_cnt_col~combout ;
wire \u_capture|add_cnt_col~0_combout ;
wire \u_capture|Add1~37_sumout ;
wire \u_capture|Add1~38 ;
wire \u_capture|Add1~13_sumout ;
wire \u_capture|Add1~14 ;
wire \u_capture|Add1~33_sumout ;
wire \u_capture|Add1~34 ;
wire \u_capture|Add1~17_sumout ;
wire \u_capture|Add1~18 ;
wire \u_capture|Add1~1_sumout ;
wire \u_capture|Add1~2 ;
wire \u_capture|Add1~5_sumout ;
wire \u_capture|Add1~6 ;
wire \u_capture|Add1~25_sumout ;
wire \u_capture|Add1~26 ;
wire \u_capture|Add1~21_sumout ;
wire \u_capture|Add1~22 ;
wire \u_capture|Add1~9_sumout ;
wire \u_capture|end_cnt_col~0_combout ;
wire \u_capture|Add1~10 ;
wire \u_capture|Add1~29_sumout ;
wire \u_capture|end_cnt_col~1_combout ;
wire \u_capture|end_cnt_col~combout ;
wire \u_capture|eop~q ;
wire \u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|cnt_change~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|cnt_change~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~1_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~1_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~37_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~34 ;
wire \u_sdram_ctrl|u_intf|Add1~17_sumout ;
wire \u_sdram_ctrl|u_intf|ref_req~0_combout ;
wire \u_sdram_ctrl|u_intf|ref_req~q ;
wire \u_sdram_ctrl|u_intf|Add1~10 ;
wire \u_sdram_ctrl|u_intf|Add1~49_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~50 ;
wire \u_sdram_ctrl|u_intf|Add1~13_sumout ;
wire \u_sdram_ctrl|u_intf|Equal1~26_combout ;
wire \u_sdram_ctrl|u_intf|Add1~14 ;
wire \u_sdram_ctrl|u_intf|Add1~25_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~26 ;
wire \u_sdram_ctrl|u_intf|Add1~57_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~58 ;
wire \u_sdram_ctrl|u_intf|Add1~53_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~54 ;
wire \u_sdram_ctrl|u_intf|Add1~21_sumout ;
wire \u_sdram_ctrl|u_intf|Equal1~25_combout ;
wire \u_sdram_ctrl|u_intf|Selector1~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \u_capture|get_data_vld~0_combout ;
wire \u_capture|get_data_vld~q ;
wire \u_capture|sop~2_combout ;
wire \u_capture|cnt_col[1]~DUPLICATE_q ;
wire \u_capture|sop~1_combout ;
wire \u_capture|sop~0_combout ;
wire \u_capture|sop~3_combout ;
wire \u_capture|sop~q ;
wire \u_sdram_ctrl|u_rw_ctrl|get_data_flag~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~47 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~43 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~39 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~35 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~31 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~27 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~23 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~19 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~15 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10_cout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~11 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~2 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~3 ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|LessThan2~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_flag~q ;
wire \u_sdram_ctrl|u_rw_ctrl|ack_r~q ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_sdram_ctrl|u_intf|Selector6~0_combout ;
wire \u_sdram_ctrl|u_intf|state_c.READ~q ;
wire \u_sdram_ctrl|u_intf|rd_din_vld0~q ;
wire \u_sdram_ctrl|u_intf|rd_din_vld1~q ;
wire \u_sdram_ctrl|u_intf|rd_din_vld2~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \vga_rst~combout ;
wire \u_vga_intf|Add1~9_sumout ;
wire \u_vga_intf|end_cnt_v~0_combout ;
wire \u_vga_intf|Add0~41_sumout ;
wire \u_vga_intf|Add0~34 ;
wire \u_vga_intf|Add0~1_sumout ;
wire \u_vga_intf|Add0~2 ;
wire \u_vga_intf|Add0~37_sumout ;
wire \u_vga_intf|Add0~38 ;
wire \u_vga_intf|Add0~13_sumout ;
wire \u_vga_intf|Add0~14 ;
wire \u_vga_intf|Add0~17_sumout ;
wire \u_vga_intf|Add0~18 ;
wire \u_vga_intf|Add0~5_sumout ;
wire \u_vga_intf|Add0~6 ;
wire \u_vga_intf|Add0~9_sumout ;
wire \u_vga_intf|Equal0~0_combout ;
wire \u_vga_intf|Equal3~0_combout ;
wire \u_vga_intf|Equal0~2_combout ;
wire \u_vga_intf|Add0~42 ;
wire \u_vga_intf|Add0~49_sumout ;
wire \u_vga_intf|Add0~50 ;
wire \u_vga_intf|Add0~45_sumout ;
wire \u_vga_intf|Add0~46 ;
wire \u_vga_intf|Add0~25_sumout ;
wire \u_vga_intf|Add0~26 ;
wire \u_vga_intf|Add0~29_sumout ;
wire \u_vga_intf|Add0~30 ;
wire \u_vga_intf|Add0~21_sumout ;
wire \u_vga_intf|cnt_h[5]~DUPLICATE_q ;
wire \u_vga_intf|Add0~22 ;
wire \u_vga_intf|Add0~33_sumout ;
wire \u_vga_intf|Equal0~1_combout ;
wire \u_vga_intf|Add1~18 ;
wire \u_vga_intf|Add1~21_sumout ;
wire \u_vga_intf|Add1~22 ;
wire \u_vga_intf|Add1~37_sumout ;
wire \u_vga_intf|Add1~38 ;
wire \u_vga_intf|Add1~33_sumout ;
wire \u_vga_intf|Add1~34 ;
wire \u_vga_intf|Add1~29_sumout ;
wire \u_vga_intf|cnt_v[4]~DUPLICATE_q ;
wire \u_vga_intf|Add1~30 ;
wire \u_vga_intf|Add1~25_sumout ;
wire \u_vga_intf|Equal5~0_combout ;
wire \u_vga_intf|Equal4~1_combout ;
wire \u_vga_intf|end_cnt_v~combout ;
wire \u_vga_intf|Add1~10 ;
wire \u_vga_intf|Add1~5_sumout ;
wire \u_vga_intf|Add1~6 ;
wire \u_vga_intf|Add1~1_sumout ;
wire \u_vga_intf|Add1~2 ;
wire \u_vga_intf|Add1~13_sumout ;
wire \u_vga_intf|Add1~14 ;
wire \u_vga_intf|Add1~17_sumout ;
wire \u_vga_intf|Equal4~0_combout ;
wire \u_vga_intf|Equal4~2_combout ;
wire \u_vga_intf|v_vld~0_combout ;
wire \u_vga_intf|v_vld~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \u_vga_intf|Equal2~0_combout ;
wire \u_vga_intf|h_vld~0_combout ;
wire \u_vga_intf|h_vld~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \u_vga_intf|vga_req~0_combout ;
wire \u_vga_intf|vga_req~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_flag~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~38 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~39 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~42 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~43 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~46 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~47 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~30 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~31 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~34 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~35 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~26 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~27 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~22 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~23 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~14 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~15 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rd_flag~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~18 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~19 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rd_flag~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~10 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~11 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rd_flag~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~2 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~3 ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rd_flag~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|rd_flag~q ;
wire \u_sdram_ctrl|u_rw_ctrl|Selector2~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ;
wire \u_sdram_ctrl|u_intf|idle2acti~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Selector3~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q ;
wire \u_sdram_ctrl|u_rw_ctrl|flag_sel~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|flag_sel~q ;
wire \u_sdram_ctrl|u_rw_ctrl|prior_flag~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|prior_flag~q ;
wire \u_sdram_ctrl|u_rw_ctrl|Selector0~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Selector1~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ;
wire \u_sdram_ctrl|u_intf|state_c.ACTI~q ;
wire \u_sdram_ctrl|u_intf|Selector5~0_combout ;
wire \u_sdram_ctrl|u_intf|state_c.WRITE~q ;
wire \u_sdram_ctrl|u_intf|write2prech~0_combout ;
wire \u_sdram_ctrl|u_intf|write2prech~combout ;
wire \u_sdram_ctrl|u_intf|Equal1~8_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~19_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~21_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~28_combout ;
wire \u_sdram_ctrl|u_intf|dq_out_en~0_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~9_combout ;
wire \u_sdram_ctrl|u_intf|always14~0_combout ;
wire \u_sdram_ctrl|u_intf|state_c.WAIT~0_combout ;
wire \u_sdram_ctrl|u_intf|state_c.WAIT~q ;
wire \u_sdram_ctrl|u_intf|Selector0~0_combout ;
wire \u_sdram_ctrl|u_intf|Selector0~1_combout ;
wire \u_sdram_ctrl|u_intf|state_c.PRECH~q ;
wire \u_sdram_ctrl|u_intf|Add0~6 ;
wire \u_sdram_ctrl|u_intf|Add0~9_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~10 ;
wire \u_sdram_ctrl|u_intf|Add0~41_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~42 ;
wire \u_sdram_ctrl|u_intf|Add0~13_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~14 ;
wire \u_sdram_ctrl|u_intf|Add0~17_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~18 ;
wire \u_sdram_ctrl|u_intf|Add0~21_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~22 ;
wire \u_sdram_ctrl|u_intf|Add0~25_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~26 ;
wire \u_sdram_ctrl|u_intf|Add0~29_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~30 ;
wire \u_sdram_ctrl|u_intf|Add0~33_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~34 ;
wire \u_sdram_ctrl|u_intf|Add0~37_sumout ;
wire \u_sdram_ctrl|u_intf|end_cnt_ref~1_combout ;
wire \u_sdram_ctrl|u_intf|end_cnt_ref~0_combout ;
wire \u_sdram_ctrl|u_intf|idle2aref~0_combout ;
wire \u_sdram_ctrl|u_intf|cnt1[0]~2_combout ;
wire \u_sdram_ctrl|u_intf|cnt1[1]~1_combout ;
wire \u_sdram_ctrl|u_intf|cnt1[2]~0_combout ;
wire \u_sdram_ctrl|u_intf|aref2mrs~0_combout ;
wire \u_sdram_ctrl|u_intf|Selector2~0_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~17_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~16_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~22_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~23_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~24_combout ;
wire \u_sdram_ctrl|u_intf|Selector2~1_combout ;
wire \u_sdram_ctrl|u_intf|state_c.MRS~q ;
wire \u_sdram_ctrl|u_intf|Equal1~13_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~20_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~15_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~14_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~18_combout ;
wire \u_sdram_ctrl|u_intf|aref2mrs~1_combout ;
wire \u_sdram_ctrl|u_intf|Selector1~1_combout ;
wire \u_sdram_ctrl|u_intf|state_c.AREF~q ;
wire \u_sdram_ctrl|u_intf|Selector3~0_combout ;
wire \u_sdram_ctrl|u_intf|Selector3~1_combout ;
wire \u_sdram_ctrl|u_intf|Selector3~2_combout ;
wire \u_sdram_ctrl|u_intf|state_c.IDLE~q ;
wire \u_sdram_ctrl|u_intf|Add1~18 ;
wire \u_sdram_ctrl|u_intf|Add1~1_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~2 ;
wire \u_sdram_ctrl|u_intf|Add1~5_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~6 ;
wire \u_sdram_ctrl|u_intf|Add1~9_sumout ;
wire \u_sdram_ctrl|u_intf|Equal1~7_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~10_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~11_combout ;
wire \u_sdram_ctrl|u_intf|end_cnt0~combout ;
wire \u_sdram_ctrl|u_intf|Add1~38 ;
wire \u_sdram_ctrl|u_intf|Add1~41_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~42 ;
wire \u_sdram_ctrl|u_intf|Add1~45_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~46 ;
wire \u_sdram_ctrl|u_intf|Add1~29_sumout ;
wire \u_sdram_ctrl|u_intf|Add1~30 ;
wire \u_sdram_ctrl|u_intf|Add1~33_sumout ;
wire \u_sdram_ctrl|u_intf|Equal1~12_combout ;
wire \u_sdram_ctrl|u_intf|Equal1~27_combout ;
wire \u_sdram_ctrl|u_intf|init_flag~0_combout ;
wire \u_sdram_ctrl|u_intf|init_flag~q ;
wire \u_sdram_ctrl|u_intf|Add0~2 ;
wire \u_sdram_ctrl|u_intf|Add0~49_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~50 ;
wire \u_sdram_ctrl|u_intf|Add0~45_sumout ;
wire \u_sdram_ctrl|u_intf|Add0~46 ;
wire \u_sdram_ctrl|u_intf|Add0~5_sumout ;
wire \u_sdram_ctrl|u_intf|end_cnt_ref~combout ;
wire \u_sdram_ctrl|u_intf|Selector4~0_combout ;
wire \u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ;
wire \u_sdram_ctrl|u_intf|intf_ack~0_combout ;
wire \u_sdram_ctrl|u_intf|intf_ack~1_combout ;
wire \u_sdram_ctrl|u_intf|intf_ack~q ;
wire \u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~2 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~5_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~6 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~9_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~10 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~13_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~14 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~17_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~18 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~21_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~22 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~25_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~26 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~29_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~30 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~33_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~34 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~37_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~38 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~41_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~42 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~45_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~46 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add1~49_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|change_bank~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|change_bank~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \cmos_din[0]~input_o ;
wire \u_capture|din_r[0]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \cmos_din[1]~input_o ;
wire \u_capture|din_r[1]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|dq_out_en~1_combout ;
wire \u_sdram_ctrl|u_intf|dq_out_en~2_combout ;
wire \u_sdram_ctrl|u_intf|dq_out_en~q ;
wire \cmos_din[2]~input_o ;
wire \u_capture|din_r[2]~feeder_combout ;
wire \u_capture|get_data[2]~feeder_combout ;
wire \cmos_din[3]~input_o ;
wire \u_capture|din_r[3]~feeder_combout ;
wire \u_capture|get_data[3]~feeder_combout ;
wire \cmos_din[4]~input_o ;
wire \cmos_din[5]~input_o ;
wire \u_capture|din_r[5]~feeder_combout ;
wire \u_capture|get_data[5]~feeder_combout ;
wire \cmos_din[6]~input_o ;
wire \u_capture|din_r[6]~feeder_combout ;
wire \cmos_din[7]~input_o ;
wire \u_capture|din_r[7]~feeder_combout ;
wire \u_capture|get_data[7]~feeder_combout ;
wire \u_capture|get_data[8]~feeder_combout ;
wire \u_capture|get_data[11]~feeder_combout ;
wire \u_capture|get_data[14]~feeder_combout ;
wire \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8 ;
wire \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u_cfg|u_i2c_interface|always5~1_combout ;
wire \u_cfg|u_i2c_interface|always5~0_combout ;
wire \u_cfg|u_i2c_interface|i2c_scl~0_combout ;
wire \u_cfg|u_i2c_interface|i2c_scl~1_combout ;
wire \u_cfg|u_i2c_interface|i2c_scl~q ;
wire \u_sdram_ctrl|u_intf|idle2acti~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~1_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~2 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~5_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~6 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~9_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~10 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~13_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~14 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~17_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~18 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~21_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~22 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~25_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~26 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~29_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~30 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~33_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~34 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~37_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~38 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~41_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~42 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~45_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~46 ;
wire \u_sdram_ctrl|u_rw_ctrl|Add0~49_sumout ;
wire \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ;
wire \u_sdram_ctrl|u_intf|addr~0_combout ;
wire \u_sdram_ctrl|u_intf|XX[10]~0_combout ;
wire \u_sdram_ctrl|u_intf|addr[2]~1_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~2_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~3_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~4_combout ;
wire \u_sdram_ctrl|u_intf|addr[7]~5_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~6_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~7_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~8_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~9_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~10_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~11_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~12_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~13_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder_combout ;
wire \u_sdram_ctrl|u_intf|addr~14_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder_combout ;
wire \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell_combout ;
wire \u_sdram_ctrl|u_intf|acti2write~0_combout ;
wire \u_sdram_ctrl|u_intf|bank~0_combout ;
wire \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \u_sdram_ctrl|u_intf|add_cnt1~0_combout ;
wire \u_sdram_ctrl|u_intf|always8~0_combout ;
wire \u_sdram_ctrl|u_intf|command~0_combout ;
wire \u_sdram_ctrl|u_intf|command~1_combout ;
wire \u_sdram_ctrl|u_intf|command~2_combout ;
wire \u_sdram_ctrl|u_intf|command~3_combout ;
wire \u_sdram_ctrl|u_intf|dq_mask~0_combout ;
wire \sdram_dq[0]~input_o ;
wire \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \sdram_dq[1]~input_o ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \sdram_dq[2]~input_o ;
wire \u_sdram_ctrl|u_intf|rd_din[2]~feeder_combout ;
wire \sdram_dq[3]~input_o ;
wire \u_sdram_ctrl|u_intf|rd_din[3]~feeder_combout ;
wire \sdram_dq[4]~input_o ;
wire \sdram_dq[6]~input_o ;
wire \u_sdram_ctrl|u_intf|rd_din[6]~feeder_combout ;
wire \sdram_dq[15]~input_o ;
wire \sdram_dq[7]~input_o ;
wire \sdram_dq[8]~input_o ;
wire \u_sdram_ctrl|u_intf|rd_din[8]~feeder_combout ;
wire \sdram_dq[9]~input_o ;
wire \u_sdram_ctrl|u_intf|rd_din[9]~feeder_combout ;
wire \sdram_dq[10]~input_o ;
wire \sdram_dq[11]~input_o ;
wire \sdram_dq[12]~input_o ;
wire \u_sdram_ctrl|u_intf|rd_din[12]~feeder_combout ;
wire \sdram_dq[13]~input_o ;
wire \sdram_dq[14]~input_o ;
wire \u_vga_intf|vga_r[0]~0_combout ;
wire \u_vga_intf|vga_r[1]~1_combout ;
wire \u_vga_intf|vga_r[2]~2_combout ;
wire \u_vga_intf|vga_r[6]~3_combout ;
wire \u_vga_intf|vga_r[7]~4_combout ;
wire \u_vga_intf|vga_g[0]~0_combout ;
wire \u_vga_intf|vga_g[1]~1_combout ;
wire \u_vga_intf|vga_g[4]~2_combout ;
wire \u_vga_intf|vga_g[5]~3_combout ;
wire \u_vga_intf|vga_g[6]~4_combout ;
wire \u_vga_intf|vga_b[0]~0_combout ;
wire \u_vga_intf|vga_b[1]~1_combout ;
wire \u_vga_intf|vga_b[2]~2_combout ;
wire \u_vga_intf|vga_b[6]~3_combout ;
wire \u_vga_intf|vga_b[7]~4_combout ;
wire \u_vga_intf|vga_blank~0_combout ;
wire \u_vga_intf|LessThan2~0_combout ;
wire \u_vga_intf|LessThan2~1_combout ;
wire \u_vga_intf|LessThan3~0_combout ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|change_bank_f ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [0:0] \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o ;
wire [3:0] \u_cfg|u_i2c_cfg|cnt_byte ;
wire [12:0] \u_sdram_ctrl|u_intf|addr ;
wire [2:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [15:0] \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [3:0] \u_cfg|u_i2c_cfg|trans_cmd ;
wire [14:0] \u_sdram_ctrl|u_intf|cnt0 ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \u_sdram_ctrl|u_intf|dq_mask ;
wire [12:0] \u_vga_intf|cnt_h ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g ;
wire [15:0] \u_sdram_ctrl|u_intf|rd_din ;
wire [9:0] \u_vga_intf|cnt_v ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [24:0] \u_sdram_ctrl|u_rw_ctrl|addr ;
wire [9:0] \u_capture|cnt_col ;
wire [7:0] \u_cfg|u_i2c_interface|cnt_scl ;
wire [11:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a ;
wire [12:0] \u_sdram_ctrl|u_intf|cnt_ref ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wr_addr ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rd_addr ;
wire [15:0] \u_sdram_ctrl|u_rw_ctrl|tx_data ;
wire [19:0] \u_cfg|u_i2c_cfg|cnt0 ;
wire [3:0] \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [15:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [11:0] \u_capture|cnt_row ;
wire [1:0] \u_cfg|u_i2c_cfg|cnt_step ;
wire [1:0] \u_sdram_ctrl|u_intf|bank ;
wire [1:0] \u_pll0|pll0_inst|altera_pll_i|outclk_wire ;
wire [11:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b ;
wire [3:0] \u_sdram_ctrl|u_intf|command ;
wire [1:0] \u_pll0|pll0_inst|altera_pll_i|fboutclk_wire ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [7:0] \u_cfg|u_i2c_cfg|trans_dout ;
wire [2:0] \u_sdram_ctrl|u_intf|cnt1 ;
wire [3:0] \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [2:0] \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wr_bank ;
wire [0:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [3:0] \u_cfg|u_i2c_interface|cnt_bit ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a ;
wire [11:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [15:0] \u_capture|get_data ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a ;
wire [1:0] \u_capture|vsync_r ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [7:0] \u_capture|din_r ;
wire [12:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [0:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [2:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [2:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [2:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [2:0] \u_sdram_ctrl|u_rw_ctrl|cnt_change ;
wire [1:0] \u_pll1|pll1_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \u_pll1|pll1_inst|altera_pll_i|outclk_wire ;

wire [39:0] \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [1:0] \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ;
wire [7:0] \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;
wire [7:0] \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [11] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [12] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [13] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [14] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [6] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [15] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [7] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [8] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [9] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [10] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [0] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [1] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [2] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|tx_data [3] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|tx_data [4] = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [1];

assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus [0];
assign \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus [1];

assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];
assign \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8  = \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8];

assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \cmos_xclk~output (
	.i(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_xclk),
	.obar());
// synopsys translate_off
defparam \cmos_xclk~output .bus_hold = "false";
defparam \cmos_xclk~output .open_drain_output = "false";
defparam \cmos_xclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \cmos_pwdn~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_pwdn),
	.obar());
// synopsys translate_off
defparam \cmos_pwdn~output .bus_hold = "false";
defparam \cmos_pwdn~output .open_drain_output = "false";
defparam \cmos_pwdn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \cmos_reset~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_reset),
	.obar());
// synopsys translate_off
defparam \cmos_reset~output .bus_hold = "false";
defparam \cmos_reset~output .open_drain_output = "false";
defparam \cmos_reset~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \cmos_scl~output (
	.i(!\u_cfg|u_i2c_interface|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_scl),
	.obar());
// synopsys translate_off
defparam \cmos_scl~output .bus_hold = "false";
defparam \cmos_scl~output .open_drain_output = "false";
defparam \cmos_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \sdram_addr[0]~output (
	.i(\u_sdram_ctrl|u_intf|addr [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[0]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[0]~output .bus_hold = "false";
defparam \sdram_addr[0]~output .open_drain_output = "false";
defparam \sdram_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \sdram_addr[1]~output (
	.i(\u_sdram_ctrl|u_intf|addr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[1]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[1]~output .bus_hold = "false";
defparam \sdram_addr[1]~output .open_drain_output = "false";
defparam \sdram_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \sdram_addr[2]~output (
	.i(\u_sdram_ctrl|u_intf|addr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[2]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[2]~output .bus_hold = "false";
defparam \sdram_addr[2]~output .open_drain_output = "false";
defparam \sdram_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \sdram_addr[3]~output (
	.i(\u_sdram_ctrl|u_intf|addr [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[3]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[3]~output .bus_hold = "false";
defparam \sdram_addr[3]~output .open_drain_output = "false";
defparam \sdram_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \sdram_addr[4]~output (
	.i(\u_sdram_ctrl|u_intf|addr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[4]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[4]~output .bus_hold = "false";
defparam \sdram_addr[4]~output .open_drain_output = "false";
defparam \sdram_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \sdram_addr[5]~output (
	.i(\u_sdram_ctrl|u_intf|addr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[5]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[5]~output .bus_hold = "false";
defparam \sdram_addr[5]~output .open_drain_output = "false";
defparam \sdram_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \sdram_addr[6]~output (
	.i(\u_sdram_ctrl|u_intf|addr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[6]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[6]~output .bus_hold = "false";
defparam \sdram_addr[6]~output .open_drain_output = "false";
defparam \sdram_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \sdram_addr[7]~output (
	.i(\u_sdram_ctrl|u_intf|addr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[7]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[7]~output .bus_hold = "false";
defparam \sdram_addr[7]~output .open_drain_output = "false";
defparam \sdram_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \sdram_addr[8]~output (
	.i(\u_sdram_ctrl|u_intf|addr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[8]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[8]~output .bus_hold = "false";
defparam \sdram_addr[8]~output .open_drain_output = "false";
defparam \sdram_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \sdram_addr[9]~output (
	.i(\u_sdram_ctrl|u_intf|addr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[9]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[9]~output .bus_hold = "false";
defparam \sdram_addr[9]~output .open_drain_output = "false";
defparam \sdram_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \sdram_addr[10]~output (
	.i(\u_sdram_ctrl|u_intf|addr [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[10]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[10]~output .bus_hold = "false";
defparam \sdram_addr[10]~output .open_drain_output = "false";
defparam \sdram_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \sdram_addr[11]~output (
	.i(\u_sdram_ctrl|u_intf|addr [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[11]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[11]~output .bus_hold = "false";
defparam \sdram_addr[11]~output .open_drain_output = "false";
defparam \sdram_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \sdram_addr[12]~output (
	.i(\u_sdram_ctrl|u_intf|addr [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[12]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[12]~output .bus_hold = "false";
defparam \sdram_addr[12]~output .open_drain_output = "false";
defparam \sdram_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \sdram_bank[0]~output (
	.i(\u_sdram_ctrl|u_intf|bank [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_bank[0]),
	.obar());
// synopsys translate_off
defparam \sdram_bank[0]~output .bus_hold = "false";
defparam \sdram_bank[0]~output .open_drain_output = "false";
defparam \sdram_bank[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \sdram_bank[1]~output (
	.i(\u_sdram_ctrl|u_intf|bank [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_bank[1]),
	.obar());
// synopsys translate_off
defparam \sdram_bank[1]~output .bus_hold = "false";
defparam \sdram_bank[1]~output .open_drain_output = "false";
defparam \sdram_bank[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \sdram_clk~output (
	.i(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
defparam \sdram_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
defparam \sdram_cke~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \sdram_rasn~output (
	.i(\u_sdram_ctrl|u_intf|command [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_rasn),
	.obar());
// synopsys translate_off
defparam \sdram_rasn~output .bus_hold = "false";
defparam \sdram_rasn~output .open_drain_output = "false";
defparam \sdram_rasn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \sdram_casn~output (
	.i(\u_sdram_ctrl|u_intf|command [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_casn),
	.obar());
// synopsys translate_off
defparam \sdram_casn~output .bus_hold = "false";
defparam \sdram_casn~output .open_drain_output = "false";
defparam \sdram_casn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \sdram_csn~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_csn),
	.obar());
// synopsys translate_off
defparam \sdram_csn~output .bus_hold = "false";
defparam \sdram_csn~output .open_drain_output = "false";
defparam \sdram_csn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \sdram_wen~output (
	.i(\u_sdram_ctrl|u_intf|command [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wen),
	.obar());
// synopsys translate_off
defparam \sdram_wen~output .bus_hold = "false";
defparam \sdram_wen~output .open_drain_output = "false";
defparam \sdram_wen~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \sdram_dqm[0]~output (
	.i(\u_sdram_ctrl|u_intf|dq_mask [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[0]~output .bus_hold = "false";
defparam \sdram_dqm[0]~output .open_drain_output = "false";
defparam \sdram_dqm[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \sdram_dqm[1]~output (
	.i(\u_sdram_ctrl|u_intf|dq_mask [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[1]~output .bus_hold = "false";
defparam \sdram_dqm[1]~output .open_drain_output = "false";
defparam \sdram_dqm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \vga_r[0]~output (
	.i(\u_vga_intf|vga_r[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
defparam \vga_r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \vga_r[1]~output (
	.i(\u_vga_intf|vga_r[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
defparam \vga_r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \vga_r[2]~output (
	.i(\u_vga_intf|vga_r[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
defparam \vga_r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \vga_r[3]~output (
	.i(\u_vga_intf|vga_r[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[3]),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
defparam \vga_r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \vga_r[4]~output (
	.i(\u_vga_intf|vga_r[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[4]),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
defparam \vga_r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \vga_r[5]~output (
	.i(\u_vga_intf|vga_r[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[5]),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
defparam \vga_r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \vga_r[6]~output (
	.i(\u_vga_intf|vga_r[6]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[6]),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
defparam \vga_r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \vga_r[7]~output (
	.i(\u_vga_intf|vga_r[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[7]),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
defparam \vga_r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \vga_g[0]~output (
	.i(\u_vga_intf|vga_g[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
defparam \vga_g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \vga_g[1]~output (
	.i(\u_vga_intf|vga_g[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
defparam \vga_g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \vga_g[2]~output (
	.i(\u_vga_intf|vga_g[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
defparam \vga_g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \vga_g[3]~output (
	.i(\u_vga_intf|vga_g[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[3]),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
defparam \vga_g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \vga_g[4]~output (
	.i(\u_vga_intf|vga_g[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[4]),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
defparam \vga_g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \vga_g[5]~output (
	.i(\u_vga_intf|vga_g[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[5]),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
defparam \vga_g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \vga_g[6]~output (
	.i(\u_vga_intf|vga_g[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[6]),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
defparam \vga_g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \vga_g[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[7]),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
defparam \vga_g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \vga_b[0]~output (
	.i(\u_vga_intf|vga_b[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
defparam \vga_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \vga_b[1]~output (
	.i(\u_vga_intf|vga_b[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
defparam \vga_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \vga_b[2]~output (
	.i(\u_vga_intf|vga_b[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[2]),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
defparam \vga_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \vga_b[3]~output (
	.i(\u_vga_intf|vga_b[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[3]),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
defparam \vga_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \vga_b[4]~output (
	.i(\u_vga_intf|vga_b[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[4]),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
defparam \vga_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \vga_b[5]~output (
	.i(\u_vga_intf|vga_b[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[5]),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
defparam \vga_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \vga_b[6]~output (
	.i(\u_vga_intf|vga_b[6]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[6]),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
defparam \vga_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \vga_b[7]~output (
	.i(\u_vga_intf|vga_b[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[7]),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
defparam \vga_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \vga_blank~output (
	.i(\u_vga_intf|vga_blank~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank),
	.obar());
// synopsys translate_off
defparam \vga_blank~output .bus_hold = "false";
defparam \vga_blank~output .open_drain_output = "false";
defparam \vga_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \vga_sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vga_clk~output (
	.i(!\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \vga_hsync~output (
	.i(!\u_vga_intf|LessThan2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
defparam \vga_hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vga_vsync~output (
	.i(!\u_vga_intf|LessThan3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
defparam \vga_vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \cmos_sda~output (
	.i(!\u_cfg|u_i2c_interface|i2c_sda_out~q ),
	.oe(\u_cfg|u_i2c_interface|i2c_sda_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_sda),
	.obar());
// synopsys translate_off
defparam \cmos_sda~output .bus_hold = "false";
defparam \cmos_sda~output .open_drain_output = "false";
defparam \cmos_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \sdram_dq[0]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[0]~output .bus_hold = "false";
defparam \sdram_dq[0]~output .open_drain_output = "false";
defparam \sdram_dq[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \sdram_dq[1]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[1]~output .bus_hold = "false";
defparam \sdram_dq[1]~output .open_drain_output = "false";
defparam \sdram_dq[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \sdram_dq[2]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[2]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[2]~output .bus_hold = "false";
defparam \sdram_dq[2]~output .open_drain_output = "false";
defparam \sdram_dq[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \sdram_dq[3]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[3]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[3]~output .bus_hold = "false";
defparam \sdram_dq[3]~output .open_drain_output = "false";
defparam \sdram_dq[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \sdram_dq[4]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[4]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[4]~output .bus_hold = "false";
defparam \sdram_dq[4]~output .open_drain_output = "false";
defparam \sdram_dq[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \sdram_dq[5]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[5]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[5]~output .bus_hold = "false";
defparam \sdram_dq[5]~output .open_drain_output = "false";
defparam \sdram_dq[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \sdram_dq[6]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[6]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[6]~output .bus_hold = "false";
defparam \sdram_dq[6]~output .open_drain_output = "false";
defparam \sdram_dq[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \sdram_dq[7]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[7]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[7]~output .bus_hold = "false";
defparam \sdram_dq[7]~output .open_drain_output = "false";
defparam \sdram_dq[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \sdram_dq[8]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[8]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[8]~output .bus_hold = "false";
defparam \sdram_dq[8]~output .open_drain_output = "false";
defparam \sdram_dq[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \sdram_dq[9]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[9]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[9]~output .bus_hold = "false";
defparam \sdram_dq[9]~output .open_drain_output = "false";
defparam \sdram_dq[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \sdram_dq[10]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[10]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[10]~output .bus_hold = "false";
defparam \sdram_dq[10]~output .open_drain_output = "false";
defparam \sdram_dq[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \sdram_dq[11]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[11]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[11]~output .bus_hold = "false";
defparam \sdram_dq[11]~output .open_drain_output = "false";
defparam \sdram_dq[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \sdram_dq[12]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[12]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[12]~output .bus_hold = "false";
defparam \sdram_dq[12]~output .open_drain_output = "false";
defparam \sdram_dq[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \sdram_dq[13]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[13]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[13]~output .bus_hold = "false";
defparam \sdram_dq[13]~output .open_drain_output = "false";
defparam \sdram_dq[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \sdram_dq[14]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[14]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[14]~output .bus_hold = "false";
defparam \sdram_dq[14]~output .open_drain_output = "false";
defparam \sdram_dq[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \sdram_dq[15]~output (
	.i(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.oe(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[15]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[15]~output .bus_hold = "false";
defparam \sdram_dq[15]~output .open_drain_output = "false";
defparam \sdram_dq[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \rst_n~inputCLKENA0 (
	.inclk(\rst_n~input_o ),
	.ena(vcc),
	.outclk(\rst_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst_n~inputCLKENA0 .clock_type = "global clock";
defparam \rst_n~inputCLKENA0 .disable_mode = "low";
defparam \rst_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X11_Y1_N43
dffeas \u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|cnt_step[0]~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|cnt_step[0]~1_combout  = ( \u_cfg|u_i2c_cfg|cnt_step [0] & ( !\u_cfg|u_i2c_cfg|state_c.DONE~q  ) ) # ( !\u_cfg|u_i2c_cfg|cnt_step [0] & ( (\u_cfg|u_i2c_cfg|cnt_step [1] & \u_cfg|u_i2c_cfg|state_c.DONE~q ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datac(!\u_cfg|u_i2c_cfg|state_c.DONE~q ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|cnt_step[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_step[0]~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|cnt_step[0]~1 .lut_mask = 64'h0303F0F00303F0F0;
defparam \u_cfg|u_i2c_cfg|cnt_step[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \u_cfg|u_i2c_cfg|cnt_step[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_step[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_step[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_step[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|LessThan0~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|LessThan0~1_combout  = ( \u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & ( (!\u_cfg|u_i2c_cfg|cnt_step [0]) # (\u_cfg|u_i2c_cfg|cnt_step [1]) ) ) # ( !\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & ( (!\u_cfg|u_i2c_cfg|cnt_step [1] & 
// \u_cfg|u_i2c_cfg|cnt_step [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datad(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|LessThan0~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|LessThan0~1 .lut_mask = 64'h00F000F0FF0FFF0F;
defparam \u_cfg|u_i2c_cfg|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~21_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u_cfg|u_i2c_cfg|Add1~22  = CARRY(( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~21_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \u_cfg|u_i2c_cfg|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~49 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~49_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [4] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~30  ))
// \u_cfg|u_i2c_cfg|Add1~50  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [4] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~49_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~49 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_cfg|u_i2c_cfg|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~33 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~33_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [5] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~50  ))
// \u_cfg|u_i2c_cfg|Add1~34  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [5] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~50  ))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~33_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~33 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u_cfg|u_i2c_cfg|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N16
dffeas \u_cfg|u_i2c_cfg|cnt0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[5] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~37 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~37_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [6] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~34  ))
// \u_cfg|u_i2c_cfg|Add1~38  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [6] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~34  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~37_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~37 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \u_cfg|u_i2c_cfg|cnt0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[6] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~41 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~41_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [7] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~38  ))
// \u_cfg|u_i2c_cfg|Add1~42  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [7] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~41_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~41 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_cfg|u_i2c_cfg|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N22
dffeas \u_cfg|u_i2c_cfg|cnt0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[7] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~53 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~53_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q  ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~42  ))
// \u_cfg|u_i2c_cfg|Add1~54  = CARRY(( \u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q  ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~42  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~53_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~53 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~57 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~57_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [9] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~54  ))
// \u_cfg|u_i2c_cfg|Add1~58  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [9] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~57_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~57 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_cfg|u_i2c_cfg|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N28
dffeas \u_cfg|u_i2c_cfg|cnt0[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[9] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~17_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [10] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~58  ))
// \u_cfg|u_i2c_cfg|Add1~18  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [10] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~58  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~17_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \u_cfg|u_i2c_cfg|cnt0[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[10] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~1_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [11] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~18  ))
// \u_cfg|u_i2c_cfg|Add1~2  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [11] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~1_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_cfg|u_i2c_cfg|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N34
dffeas \u_cfg|u_i2c_cfg|cnt0[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[11] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~5_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [12] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~2  ))
// \u_cfg|u_i2c_cfg|Add1~6  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [12] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~2  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~5_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N37
dffeas \u_cfg|u_i2c_cfg|cnt0[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[12] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~9_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [13] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~6  ))
// \u_cfg|u_i2c_cfg|Add1~10  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [13] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~6  ))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~9_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u_cfg|u_i2c_cfg|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N40
dffeas \u_cfg|u_i2c_cfg|cnt0[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[13] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~61 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~61_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [14] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~10  ))
// \u_cfg|u_i2c_cfg|Add1~62  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [14] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~10  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~61_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~61 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N43
dffeas \u_cfg|u_i2c_cfg|cnt0[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[14] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~13_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [15] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~62  ))
// \u_cfg|u_i2c_cfg|Add1~14  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [15] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~62  ))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~13_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u_cfg|u_i2c_cfg|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N46
dffeas \u_cfg|u_i2c_cfg|cnt0[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[15] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal260~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal260~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [12] & ( (!\u_cfg|u_i2c_cfg|cnt0 [15] & (!\u_cfg|u_i2c_cfg|cnt0 [11] & (!\u_cfg|u_i2c_cfg|cnt0 [10] & !\u_cfg|u_i2c_cfg|cnt0 [13]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [15]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [11]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [10]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [13]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal260~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal260~0 .lut_mask = 64'h8000800000000000;
defparam \u_cfg|u_i2c_cfg|Equal260~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal1~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal1~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|cnt0 [2]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal1~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal1~1 .lut_mask = 64'h0000000000020000;
defparam \u_cfg|u_i2c_cfg|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal1~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal1~2_combout  = ( \u_cfg|u_i2c_cfg|Equal1~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal1~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal1~2 .lut_mask = 64'h0000000000FF00FF;
defparam \u_cfg|u_i2c_cfg|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal22~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal22~0_combout  = (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|cnt0 [4])

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal22~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal22~0 .lut_mask = 64'h1111111111111111;
defparam \u_cfg|u_i2c_cfg|Equal22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~65 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~65_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [16] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~14  ))
// \u_cfg|u_i2c_cfg|Add1~66  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [16] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~65_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~65 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N49
dffeas \u_cfg|u_i2c_cfg|cnt0[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[16] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~69 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~69_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [17] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~66  ))
// \u_cfg|u_i2c_cfg|Add1~70  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [17] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~69_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~69 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_cfg|u_i2c_cfg|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N52
dffeas \u_cfg|u_i2c_cfg|cnt0[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[17] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~73 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~73_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [18] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~70  ))
// \u_cfg|u_i2c_cfg|Add1~74  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [18] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~70  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~73_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~73 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~73 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N55
dffeas \u_cfg|u_i2c_cfg|cnt0[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[18] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~77 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~77_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [19] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~74  ))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~77 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \u_cfg|u_i2c_cfg|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N58
dffeas \u_cfg|u_i2c_cfg|cnt0[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[19] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N26
dffeas \u_cfg|u_i2c_cfg|cnt0[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[8] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal1~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal1~5_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [8] & ( (\u_cfg|u_i2c_cfg|cnt0 [14] & (\u_cfg|u_i2c_cfg|cnt0 [19] & (\u_cfg|u_i2c_cfg|cnt0 [16] & \u_cfg|u_i2c_cfg|cnt0 [9]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [14]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [19]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [16]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [9]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal1~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal1~5 .lut_mask = 64'h0001000100000000;
defparam \u_cfg|u_i2c_cfg|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|state_c.WAIT~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|state_c.WAIT~0_combout  = ( \u_cfg|u_i2c_cfg|state_c.WAIT~q  & ( \u_cfg|u_i2c_cfg|Equal1~5_combout  ) ) # ( !\u_cfg|u_i2c_cfg|state_c.WAIT~q  & ( \u_cfg|u_i2c_cfg|Equal1~5_combout  & ( (\u_cfg|u_i2c_cfg|Equal1~2_combout  & 
// (\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [17] & \u_cfg|u_i2c_cfg|cnt0 [18]))) ) ) ) # ( \u_cfg|u_i2c_cfg|state_c.WAIT~q  & ( !\u_cfg|u_i2c_cfg|Equal1~5_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal1~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datae(!\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|state_c.WAIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.WAIT~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|state_c.WAIT~0 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \u_cfg|u_i2c_cfg|state_c.WAIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N43
dffeas \u_cfg|u_i2c_cfg|state_c.WAIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|state_c.WAIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.WAIT .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|add_cnt0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|add_cnt0~combout  = ( !\u_cfg|u_i2c_cfg|state_c.WAIT~q  & ( \u_cfg|u_i2c_cfg|cnt_step [1] ) ) # ( \u_cfg|u_i2c_cfg|state_c.WAIT~q  & ( !\u_cfg|u_i2c_cfg|cnt_step [1] & ( (!\u_cfg|u_i2c_cfg|cnt_step [0] & \u_cfg|u_i2c_cfg|state_c.DONE~q ) 
// ) ) ) # ( !\u_cfg|u_i2c_cfg|state_c.WAIT~q  & ( !\u_cfg|u_i2c_cfg|cnt_step [1] ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datac(!\u_cfg|u_i2c_cfg|state_c.DONE~q ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|add_cnt0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|add_cnt0 .lut_mask = 64'hFFFF0C0CFFFF0000;
defparam \u_cfg|u_i2c_cfg|add_cnt0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal1~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal1~4_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [19] & ( (\u_cfg|u_i2c_cfg|cnt0 [17] & (\u_cfg|u_i2c_cfg|cnt0 [18] & (\u_cfg|u_i2c_cfg|cnt0 [16] & !\u_cfg|u_i2c_cfg|state_c.WAIT~q ))) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [19] & ( 
// (!\u_cfg|u_i2c_cfg|cnt0 [17] & (!\u_cfg|u_i2c_cfg|cnt0 [18] & (!\u_cfg|u_i2c_cfg|cnt0 [16] & \u_cfg|u_i2c_cfg|state_c.WAIT~q ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [16]),
	.datad(!\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal1~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal1~4 .lut_mask = 64'h0080008001000100;
defparam \u_cfg|u_i2c_cfg|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|end_cnt0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|end_cnt0~combout  = ( \u_cfg|u_i2c_cfg|Equal1~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal1~3_combout  & (\u_cfg|u_i2c_cfg|add_cnt0~combout  & (\u_cfg|u_i2c_cfg|Equal1~4_combout  & \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal1~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal1~4_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|end_cnt0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|end_cnt0 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|end_cnt0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N2
dffeas \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~45 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~45_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [1] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~22  ))
// \u_cfg|u_i2c_cfg|Add1~46  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [1] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~22  ))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~45_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~45 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_cfg|u_i2c_cfg|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N4
dffeas \u_cfg|u_i2c_cfg|cnt0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~25_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [2] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~46  ))
// \u_cfg|u_i2c_cfg|Add1~26  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [2] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~46  ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~25_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_cfg|u_i2c_cfg|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N8
dffeas \u_cfg|u_i2c_cfg|cnt0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[2] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add1~29 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add1~29_sumout  = SUM(( \u_cfg|u_i2c_cfg|cnt0 [3] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~26  ))
// \u_cfg|u_i2c_cfg|Add1~30  = CARRY(( \u_cfg|u_i2c_cfg|cnt0 [3] ) + ( GND ) + ( \u_cfg|u_i2c_cfg|Add1~26  ))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_cfg|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_cfg|Add1~29_sumout ),
	.cout(\u_cfg|u_i2c_cfg|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add1~29 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_cfg|u_i2c_cfg|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N10
dffeas \u_cfg|u_i2c_cfg|cnt0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[3] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N14
dffeas \u_cfg|u_i2c_cfg|cnt0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[4] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal1~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal1~3_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [9] & ( \u_cfg|u_i2c_cfg|cnt0 [14] & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|state_c.WAIT~q  & (!\u_cfg|u_i2c_cfg|cnt0 [8] & \u_cfg|u_i2c_cfg|cnt0 [1]))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|cnt0 [9] & ( !\u_cfg|u_i2c_cfg|cnt0 [14] & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|state_c.WAIT~q  & (\u_cfg|u_i2c_cfg|cnt0 [8] & \u_cfg|u_i2c_cfg|cnt0 [1]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [9]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal1~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal1~3 .lut_mask = 64'h0002000000000040;
defparam \u_cfg|u_i2c_cfg|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|config_done~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|config_done~0_combout  = ( \u_cfg|u_i2c_cfg|config_done~q  & ( \u_cfg|u_i2c_cfg|Equal1~2_combout  ) ) # ( !\u_cfg|u_i2c_cfg|config_done~q  & ( \u_cfg|u_i2c_cfg|Equal1~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal1~3_combout  & 
// (\u_cfg|u_i2c_cfg|state_c.WAIT~q  & (\u_cfg|u_i2c_cfg|Equal1~4_combout  & \u_cfg|u_i2c_cfg|add_cnt0~combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|config_done~q  & ( !\u_cfg|u_i2c_cfg|Equal1~2_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal1~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.datac(!\u_cfg|u_i2c_cfg|Equal1~4_combout ),
	.datad(!\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.datae(!\u_cfg|u_i2c_cfg|config_done~q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|config_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|config_done~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|config_done~0 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \u_cfg|u_i2c_cfg|config_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \u_cfg|u_i2c_cfg|config_done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|config_done~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|config_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|config_done .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|config_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector0~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector0~0_combout  = ( \u_cfg|u_i2c_cfg|cnt_step [1] & ( (!\u_cfg|u_i2c_cfg|state_c.IDLE~q  & !\u_cfg|u_i2c_cfg|state_c.DONE~q ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt_step [1] & ( (!\u_cfg|u_i2c_cfg|state_c.DONE~q  & 
// ((!\u_cfg|u_i2c_cfg|config_done~q ) # (!\u_cfg|u_i2c_cfg|state_c.IDLE~q ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|config_done~q ),
	.datab(!\u_cfg|u_i2c_cfg|state_c.IDLE~q ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|state_c.DONE~q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector0~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector0~0 .lut_mask = 64'hEE00EE00CC00CC00;
defparam \u_cfg|u_i2c_cfg|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector0~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector0~1_combout  = ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( \u_cfg|u_i2c_cfg|Equal1~1_combout  & ( (!\u_cfg|u_i2c_cfg|Selector0~0_combout ) # ((\u_cfg|u_i2c_cfg|Equal1~3_combout  & (!\u_cfg|u_i2c_cfg|state_c.WAIT~q  & 
// \u_cfg|u_i2c_cfg|Equal1~4_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal260~0_combout  & ( \u_cfg|u_i2c_cfg|Equal1~1_combout  & ( !\u_cfg|u_i2c_cfg|Selector0~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal1~1_combout  
// & ( !\u_cfg|u_i2c_cfg|Selector0~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal260~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal1~1_combout  & ( !\u_cfg|u_i2c_cfg|Selector0~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal1~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|state_c.WAIT~q ),
	.datac(!\u_cfg|u_i2c_cfg|Equal1~4_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Selector0~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector0~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector0~1 .lut_mask = 64'hFF00FF00FF00FF04;
defparam \u_cfg|u_i2c_cfg|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \u_cfg|u_i2c_cfg|state_c.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.IDLE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|idle2rreq (
// Equation(s):
// \u_cfg|u_i2c_cfg|idle2rreq~combout  = ( !\u_cfg|u_i2c_cfg|cnt_step [1] & ( (!\u_cfg|u_i2c_cfg|config_done~q  & (\u_cfg|u_i2c_cfg|state_c.IDLE~q  & \u_cfg|u_i2c_cfg|cnt_step [0])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|config_done~q ),
	.datab(!\u_cfg|u_i2c_cfg|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|idle2rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|idle2rreq .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|idle2rreq .lut_mask = 64'h0202020200000000;
defparam \u_cfg|u_i2c_cfg|idle2rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector3~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector3~0_combout  = ( \u_cfg|u_i2c_cfg|idle2rreq~combout  ) # ( !\u_cfg|u_i2c_cfg|idle2rreq~combout  & ( (\u_cfg|u_i2c_interface|trans_done~q  & (\u_cfg|u_i2c_cfg|state_c.RDONE~q  & \u_cfg|u_i2c_cfg|LessThan0~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_interface|trans_done~q ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|state_c.RDONE~q ),
	.datad(!\u_cfg|u_i2c_cfg|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|idle2rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector3~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector3~0 .lut_mask = 64'h00050005FFFFFFFF;
defparam \u_cfg|u_i2c_cfg|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N52
dffeas \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector4~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector4~0_combout  = ( \u_cfg|u_i2c_cfg|state_c.RDONE~q  & ( \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q  ) ) # ( !\u_cfg|u_i2c_cfg|state_c.RDONE~q  & ( \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q  ) ) # ( \u_cfg|u_i2c_cfg|state_c.RDONE~q  
// & ( !\u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q  & ( (!\u_cfg|u_i2c_cfg|LessThan0~0_combout  & ((!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ) # ((\u_cfg|u_i2c_cfg|LessThan0~1_combout )))) # (\u_cfg|u_i2c_cfg|LessThan0~0_combout  & 
// (!\u_cfg|u_i2c_interface|trans_done~q  & ((!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ) # (\u_cfg|u_i2c_cfg|LessThan0~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|LessThan0~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.datad(!\u_cfg|u_i2c_interface|trans_done~q ),
	.datae(!\u_cfg|u_i2c_cfg|state_c.RDONE~q ),
	.dataf(!\u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector4~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector4~0 .lut_mask = 64'h0000CF8AFFFFFFFF;
defparam \u_cfg|u_i2c_cfg|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N47
dffeas \u_cfg|u_i2c_cfg|state_c.RDONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.RDONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.RDONE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.RDONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector5~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector5~0_combout  = ( !\u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( (\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout  & (!\u_cfg|u_i2c_cfg|LessThan0~0_combout  & ((\u_cfg|u_i2c_cfg|state_c.RDONE~q ) # (\u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE_q 
// )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|state_c.WDONE~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|state_c.RDONE~q ),
	.datac(!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector5~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector5~0 .lut_mask = 64'h0700070000000000;
defparam \u_cfg|u_i2c_cfg|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N17
dffeas \u_cfg|u_i2c_cfg|state_c.DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.DONE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|cnt_step[1]~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|cnt_step[1]~0_combout  = ( \u_cfg|u_i2c_cfg|cnt_step [1] & ( (!\u_cfg|u_i2c_cfg|state_c.DONE~q ) # (!\u_cfg|u_i2c_cfg|cnt_step [0]) ) ) # ( !\u_cfg|u_i2c_cfg|cnt_step [1] & ( (\u_cfg|u_i2c_cfg|state_c.DONE~q  & \u_cfg|u_i2c_cfg|cnt_step 
// [0]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|state_c.DONE~q ),
	.datab(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|cnt_step[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_step[1]~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|cnt_step[1]~0 .lut_mask = 64'h1111EEEE1111EEEE;
defparam \u_cfg|u_i2c_cfg|cnt_step[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N4
dffeas \u_cfg|u_i2c_cfg|cnt_step[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_step[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_step[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_step[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|cnt_byte~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|cnt_byte~3_combout  = !\u_cfg|u_i2c_cfg|cnt_byte [3] $ (((!\u_cfg|u_i2c_cfg|cnt_byte [0]) # ((!\u_cfg|u_i2c_cfg|cnt_byte [1]) # (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ))))

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|cnt_byte~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|cnt_byte~3 .lut_mask = 64'h01FE01FE01FE01FE;
defparam \u_cfg|u_i2c_cfg|cnt_byte~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N7
dffeas \u_cfg|u_i2c_cfg|cnt_byte[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_byte~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|trans_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte[3] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_byte[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N11
dffeas \u_cfg|u_i2c_cfg|cnt_byte[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_byte~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|trans_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte[2] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|LessThan0~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|LessThan0~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt_byte [3] & ( !\u_cfg|u_i2c_cfg|cnt_byte [2] & ( (!\u_cfg|u_i2c_cfg|cnt_byte [0]) # ((!\u_cfg|u_i2c_cfg|cnt_byte [1]) # ((!\u_cfg|u_i2c_cfg|cnt_step [1] & \u_cfg|u_i2c_cfg|cnt_step [0]))) ) ) 
// )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datad(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datae(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_byte [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|LessThan0~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|LessThan0~0 .lut_mask = 64'hEEFE000000000000;
defparam \u_cfg|u_i2c_cfg|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector2~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector2~0_combout  = ( \u_cfg|u_i2c_cfg|state_c.WDONE~q  & ( \u_cfg|u_i2c_cfg|state_c.WREQ~q  ) ) # ( !\u_cfg|u_i2c_cfg|state_c.WDONE~q  & ( \u_cfg|u_i2c_cfg|state_c.WREQ~q  ) ) # ( \u_cfg|u_i2c_cfg|state_c.WDONE~q  & ( 
// !\u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( (!\u_cfg|u_i2c_cfg|LessThan0~0_combout  & ((!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ) # ((\u_cfg|u_i2c_cfg|LessThan0~1_combout )))) # (\u_cfg|u_i2c_cfg|LessThan0~0_combout  & (!\u_cfg|u_i2c_interface|trans_done~q  & 
// ((!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ) # (\u_cfg|u_i2c_cfg|LessThan0~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|LessThan0~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|trans_done~q ),
	.datad(!\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|state_c.WDONE~q ),
	.dataf(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector2~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector2~0 .lut_mask = 64'h0000C8FAFFFFFFFF;
defparam \u_cfg|u_i2c_cfg|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N44
dffeas \u_cfg|u_i2c_cfg|state_c.WDONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.WDONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.WDONE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.WDONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector1~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector1~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt_step [1] & ( (\u_cfg|u_i2c_cfg|state_c.IDLE~q  & (!\u_cfg|u_i2c_cfg|config_done~q  & !\u_cfg|u_i2c_cfg|cnt_step [0])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_cfg|config_done~q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector1~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector1~0 .lut_mask = 64'h3000300000000000;
defparam \u_cfg|u_i2c_cfg|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Selector1~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Selector1~1_combout  = ( \u_cfg|u_i2c_cfg|LessThan0~0_combout  & ( ((\u_cfg|u_i2c_interface|trans_done~q  & \u_cfg|u_i2c_cfg|state_c.WDONE~q )) # (\u_cfg|u_i2c_cfg|Selector1~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|LessThan0~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Selector1~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_interface|trans_done~q ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|state_c.WDONE~q ),
	.datad(!\u_cfg|u_i2c_cfg|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Selector1~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Selector1~1 .lut_mask = 64'h00FF00FF05FF05FF;
defparam \u_cfg|u_i2c_cfg|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N50
dffeas \u_cfg|u_i2c_cfg|state_c.WREQ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.WREQ .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.WREQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_cmd~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_cmd~0_combout  = ( \u_cfg|u_i2c_cfg|cnt_byte [2] & ( (!\u_cfg|u_i2c_cfg|cnt_byte [0] & (!\u_cfg|u_i2c_cfg|state_c.WREQ~q  & (!\u_cfg|u_i2c_cfg|cnt_byte [3] & !\u_cfg|u_i2c_cfg|cnt_byte [1]))) ) ) # ( !\u_cfg|u_i2c_cfg|cnt_byte [2] & 
// ( (!\u_cfg|u_i2c_cfg|cnt_byte [3] & (\u_cfg|u_i2c_cfg|cnt_byte [1] & (!\u_cfg|u_i2c_cfg|cnt_byte [0] $ (\u_cfg|u_i2c_cfg|state_c.WREQ~q )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datab(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_byte [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_cmd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_cmd~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_cmd~0 .lut_mask = 64'h0090009080008000;
defparam \u_cfg|u_i2c_cfg|trans_cmd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N53
dffeas \u_cfg|u_i2c_cfg|state_c.RREQ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|state_c.RREQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|state_c.RREQ .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|state_c.RREQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~1_combout  = ( \u_cfg|u_i2c_cfg|state_c.RREQ~q  ) # ( !\u_cfg|u_i2c_cfg|state_c.RREQ~q  & ( \u_cfg|u_i2c_cfg|state_c.WREQ~q  ) )

	.dataa(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|state_c.RREQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \u_cfg|u_i2c_cfg|trans_dout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N22
dffeas \u_cfg|u_i2c_cfg|trans_cmd[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_cfg|u_i2c_cfg|trans_cmd~0_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_cmd[3] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~25 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~25_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [0] ) + ( VCC ) + ( !VCC ))
// \u_cfg|u_i2c_interface|Add0~26  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~25_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \u_cfg|u_i2c_interface|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~9 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~9_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [2] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~2  ))
// \u_cfg|u_i2c_interface|Add0~10  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [2] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~9_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~21 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~21_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [3] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~10  ))
// \u_cfg|u_i2c_interface|Add0~22  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [3] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~21_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N10
dffeas \u_cfg|u_i2c_interface|cnt_scl[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[3] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~17 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~17_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [4] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~22  ))
// \u_cfg|u_i2c_interface|Add0~18  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [4] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~17_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N13
dffeas \u_cfg|u_i2c_interface|cnt_scl[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[4] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~29 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~29_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [5] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~18  ))
// \u_cfg|u_i2c_interface|Add0~30  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [5] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~29_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~29 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N17
dffeas \u_cfg|u_i2c_interface|cnt_scl[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[5] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~5 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~5_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [6] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~30  ))
// \u_cfg|u_i2c_interface|Add0~6  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [6] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~5_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \u_cfg|u_i2c_interface|cnt_scl[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[6] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Equal3~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Equal3~0_combout  = ( !\u_cfg|u_i2c_interface|cnt_scl [5] & ( (!\u_cfg|u_i2c_interface|cnt_scl [1] & (!\u_cfg|u_i2c_interface|cnt_scl [6] & (\u_cfg|u_i2c_interface|cnt_scl [4] & \u_cfg|u_i2c_interface|cnt_scl [0]))) ) )

	.dataa(!\u_cfg|u_i2c_interface|cnt_scl [1]),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [6]),
	.datac(!\u_cfg|u_i2c_interface|cnt_scl [4]),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|cnt_scl [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Equal3~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Equal3~0 .lut_mask = 64'h0008000800000000;
defparam \u_cfg|u_i2c_interface|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N30
cyclonev_lcell_comb \u_cfg|u_i2c_interface|end_cnt_scl (
// Equation(s):
// \u_cfg|u_i2c_interface|end_cnt_scl~combout  = ( \u_cfg|u_i2c_interface|state_c.IDLE~q  & ( (\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & \u_cfg|u_i2c_interface|Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|end_cnt_scl .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|end_cnt_scl .lut_mask = 64'h0000030300000303;
defparam \u_cfg|u_i2c_interface|end_cnt_scl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \u_cfg|u_i2c_interface|cnt_scl[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~1_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [1] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~26  ))
// \u_cfg|u_i2c_interface|Add0~2  = CARRY(( \u_cfg|u_i2c_interface|cnt_scl [1] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~1_sumout ),
	.cout(\u_cfg|u_i2c_interface|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N5
dffeas \u_cfg|u_i2c_interface|cnt_scl[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N8
dffeas \u_cfg|u_i2c_interface|cnt_scl[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[2] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add0~13 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add0~13_sumout  = SUM(( \u_cfg|u_i2c_interface|cnt_scl [7] ) + ( GND ) + ( \u_cfg|u_i2c_interface|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_cfg|u_i2c_interface|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_cfg|u_i2c_interface|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add0~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_cfg|u_i2c_interface|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N22
dffeas \u_cfg|u_i2c_interface|cnt_scl[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[7] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N51
cyclonev_lcell_comb \u_cfg|u_i2c_interface|end_cnt_scl~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  = (\u_cfg|u_i2c_interface|cnt_scl [2] & (!\u_cfg|u_i2c_interface|cnt_scl [3] & \u_cfg|u_i2c_interface|cnt_scl [7]))

	.dataa(!\u_cfg|u_i2c_interface|cnt_scl [2]),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [3]),
	.datac(!\u_cfg|u_i2c_interface|cnt_scl [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|end_cnt_scl~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|end_cnt_scl~0 .lut_mask = 64'h0404040404040404;
defparam \u_cfg|u_i2c_interface|end_cnt_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \u_cfg|u_i2c_interface|end_cnt_scl~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|end_cnt_scl~1_combout  = ( \u_cfg|u_i2c_interface|Equal3~0_combout  & ( \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|end_cnt_scl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|end_cnt_scl~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|end_cnt_scl~1 .lut_mask = 64'h0000333300003333;
defparam \u_cfg|u_i2c_interface|end_cnt_scl~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N5
dffeas \u_cfg|u_i2c_interface|state_c.RACK (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.RACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.RACK .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.RACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Decoder0~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Decoder0~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt_byte [3] & ( (\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt_byte [1] & !\u_cfg|u_i2c_cfg|cnt_byte [0])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Decoder0~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Decoder0~0 .lut_mask = 64'h5000500000000000;
defparam \u_cfg|u_i2c_cfg|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N28
dffeas \u_cfg|u_i2c_cfg|trans_cmd[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_cmd[2] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_req~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_req~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( !\u_cfg|u_i2c_cfg|cnt_byte [3] ) ) ) # ( \u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & ( !\u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( 
// (!\u_cfg|u_i2c_cfg|cnt_byte [0] & (!\u_cfg|u_i2c_cfg|cnt_byte [1] & (!\u_cfg|u_i2c_cfg|cnt_byte [3] & \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & ( !\u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( 
// (!\u_cfg|u_i2c_cfg|cnt_byte [3] & \u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datad(!\u_cfg|u_i2c_cfg|state_c.RREQ~DUPLICATE_q ),
	.datae(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_req~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_req~0 .lut_mask = 64'h00F00080F0F00000;
defparam \u_cfg|u_i2c_cfg|trans_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N31
dffeas \u_cfg|u_i2c_cfg|trans_req (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_req .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_cmd~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_cmd~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt_byte [3] & ( (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & ((!\u_cfg|u_i2c_cfg|cnt_byte [0] & ((!\u_cfg|u_i2c_cfg|cnt_byte [1]))) # (\u_cfg|u_i2c_cfg|cnt_byte [0] & 
// (!\u_cfg|u_i2c_cfg|state_c.WREQ~q  & \u_cfg|u_i2c_cfg|cnt_byte [1])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datac(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_cmd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_cmd~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_cmd~1 .lut_mask = 64'h8820882000000000;
defparam \u_cfg|u_i2c_cfg|trans_cmd~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \u_cfg|u_i2c_cfg|trans_cmd[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_cmd~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_cmd[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N51
cyclonev_lcell_comb \u_cfg|u_i2c_interface|idle2start (
// Equation(s):
// \u_cfg|u_i2c_interface|idle2start~combout  = ( \u_cfg|u_i2c_cfg|trans_cmd [0] & ( (\u_cfg|u_i2c_cfg|trans_req~q  & !\u_cfg|u_i2c_interface|state_c.IDLE~q ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_req~q ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|trans_cmd [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|idle2start~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|idle2start .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|idle2start .lut_mask = 64'h0000505000005050;
defparam \u_cfg|u_i2c_interface|idle2start .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N6
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector1~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector1~0_combout  = ( \u_cfg|u_i2c_interface|state_c.START~q  & ( \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( ((!\u_cfg|u_i2c_interface|Equal3~0_combout ) # ((!\u_cfg|u_i2c_cfg|trans_cmd [2] & !\u_cfg|u_i2c_cfg|trans_cmd 
// [1]))) # (\u_cfg|u_i2c_interface|idle2start~combout ) ) ) ) # ( !\u_cfg|u_i2c_interface|state_c.START~q  & ( \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( \u_cfg|u_i2c_interface|idle2start~combout  ) ) ) # ( \u_cfg|u_i2c_interface|state_c.START~q  & ( 
// !\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  ) ) # ( !\u_cfg|u_i2c_interface|state_c.START~q  & ( !\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( \u_cfg|u_i2c_interface|idle2start~combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [2]),
	.datab(!\u_cfg|u_i2c_interface|idle2start~combout ),
	.datac(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datad(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datae(!\u_cfg|u_i2c_interface|state_c.START~q ),
	.dataf(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector1~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector1~0 .lut_mask = 64'h3333FFFF3333FFB3;
defparam \u_cfg|u_i2c_interface|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N8
dffeas \u_cfg|u_i2c_interface|state_c.START (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.START .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N39
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector4~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector4~1_combout  = ( \u_cfg|u_i2c_interface|state_c.START~q  & ( (!\u_cfg|u_i2c_cfg|trans_cmd [1] & (\u_cfg|u_i2c_interface|state_c.IDLE~q  & (\u_cfg|u_i2c_interface|Equal3~0_combout  & 
// \u_cfg|u_i2c_interface|end_cnt_scl~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datab(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|state_c.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector4~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector4~1 .lut_mask = 64'h0000000000020002;
defparam \u_cfg|u_i2c_interface|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N36
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector4~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector4~0_combout  = ( \u_cfg|u_i2c_cfg|trans_cmd [2] & ( (!\u_cfg|u_i2c_cfg|trans_cmd [1] & (!\u_cfg|u_i2c_interface|state_c.IDLE~q  & (\u_cfg|u_i2c_cfg|trans_req~q  & !\u_cfg|u_i2c_cfg|trans_cmd [0]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datab(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_cfg|trans_req~q ),
	.datad(!\u_cfg|u_i2c_cfg|trans_cmd [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|trans_cmd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector4~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector4~0 .lut_mask = 64'h0000000008000800;
defparam \u_cfg|u_i2c_interface|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N50
dffeas \u_cfg|u_i2c_interface|state_c.READ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.READ .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N48
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector4~2 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector4~2_combout  = ( \u_cfg|u_i2c_interface|state_c.READ~q  & ( \u_cfg|u_i2c_interface|add_cnt_bit~0_combout  & ( (!\u_cfg|u_i2c_interface|end_cnt_bit~0_combout ) # (((\u_cfg|u_i2c_cfg|trans_cmd [2] & 
// \u_cfg|u_i2c_interface|Selector4~1_combout )) # (\u_cfg|u_i2c_interface|Selector4~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_interface|state_c.READ~q  & ( \u_cfg|u_i2c_interface|add_cnt_bit~0_combout  & ( ((\u_cfg|u_i2c_cfg|trans_cmd [2] & 
// \u_cfg|u_i2c_interface|Selector4~1_combout )) # (\u_cfg|u_i2c_interface|Selector4~0_combout ) ) ) ) # ( \u_cfg|u_i2c_interface|state_c.READ~q  & ( !\u_cfg|u_i2c_interface|add_cnt_bit~0_combout  ) ) # ( !\u_cfg|u_i2c_interface|state_c.READ~q  & ( 
// !\u_cfg|u_i2c_interface|add_cnt_bit~0_combout  & ( ((\u_cfg|u_i2c_cfg|trans_cmd [2] & \u_cfg|u_i2c_interface|Selector4~1_combout )) # (\u_cfg|u_i2c_interface|Selector4~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [2]),
	.datab(!\u_cfg|u_i2c_interface|end_cnt_bit~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|Selector4~1_combout ),
	.datad(!\u_cfg|u_i2c_interface|Selector4~0_combout ),
	.datae(!\u_cfg|u_i2c_interface|state_c.READ~q ),
	.dataf(!\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector4~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector4~2 .lut_mask = 64'h05FFFFFF05FFCDFF;
defparam \u_cfg|u_i2c_interface|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N49
dffeas \u_cfg|u_i2c_interface|state_c.READ~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.READ~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.READ~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N6
cyclonev_lcell_comb \u_cfg|u_i2c_interface|add_cnt_bit~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|add_cnt_bit~0_combout  = ( \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( (\u_cfg|u_i2c_interface|state_c.IDLE~q  & (\u_cfg|u_i2c_interface|Equal3~0_combout  & ((\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ) # 
// (\u_cfg|u_i2c_interface|state_c.WRITE~q )))) ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.datab(!\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datad(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|add_cnt_bit~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|add_cnt_bit~0 .lut_mask = 64'h0000000000070007;
defparam \u_cfg|u_i2c_interface|add_cnt_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N29
dffeas \u_cfg|u_i2c_interface|cnt_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N27
cyclonev_lcell_comb \u_cfg|u_i2c_interface|cnt_bit[0]~3 (
// Equation(s):
// \u_cfg|u_i2c_interface|cnt_bit[0]~3_combout  = !\u_cfg|u_i2c_interface|cnt_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_interface|cnt_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|cnt_bit[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[0]~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|cnt_bit[0]~3 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u_cfg|u_i2c_interface|cnt_bit[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N28
dffeas \u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N38
dffeas \u_cfg|u_i2c_interface|cnt_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[2] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N14
dffeas \u_cfg|u_i2c_interface|cnt_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N12
cyclonev_lcell_comb \u_cfg|u_i2c_interface|cnt_bit[1]~2 (
// Equation(s):
// \u_cfg|u_i2c_interface|cnt_bit[1]~2_combout  = ( \u_cfg|u_i2c_interface|cnt_bit [1] & ( \u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ) # 
// (!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout )) ) ) ) # ( !\u_cfg|u_i2c_interface|cnt_bit [1] & ( \u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (\u_cfg|u_i2c_interface|state_c.IDLE~q  & (\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & 
// \u_cfg|u_i2c_interface|end_cnt_scl~1_combout )) ) ) ) # ( \u_cfg|u_i2c_interface|cnt_bit [1] & ( !\u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ) # 
// ((!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ) # (!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout ))) ) ) ) # ( !\u_cfg|u_i2c_interface|cnt_bit [1] & ( !\u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (\u_cfg|u_i2c_interface|state_c.IDLE~q  & 
// (\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q  & (\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & \u_cfg|u_i2c_interface|end_cnt_scl~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datab(!\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout ),
	.datae(!\u_cfg|u_i2c_interface|cnt_bit [1]),
	.dataf(!\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|cnt_bit[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[1]~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|cnt_bit[1]~2 .lut_mask = 64'h0001FFFE0005FFFA;
defparam \u_cfg|u_i2c_interface|cnt_bit[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N13
dffeas \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N36
cyclonev_lcell_comb \u_cfg|u_i2c_interface|cnt_bit[2]~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|cnt_bit[2]~1_combout  = ( \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( !\u_cfg|u_i2c_interface|cnt_bit [2] $ (((!\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ) # (!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ))) ) ) # ( 
// !\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( \u_cfg|u_i2c_interface|cnt_bit [2] ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_interface|cnt_bit [2]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|cnt_bit[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[2]~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|cnt_bit[2]~1 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \u_cfg|u_i2c_interface|cnt_bit[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N37
dffeas \u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N9
cyclonev_lcell_comb \u_cfg|u_i2c_interface|add_cnt_bit~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|add_cnt_bit~1_combout  = ( !\u_cfg|u_i2c_interface|state_c.READ~q  & ( !\u_cfg|u_i2c_interface|state_c.WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|state_c.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|add_cnt_bit~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|add_cnt_bit~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|add_cnt_bit~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \u_cfg|u_i2c_interface|add_cnt_bit~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N42
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Add1~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Add1~0_combout  = ( \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( (\u_cfg|u_i2c_interface|cnt_bit [2] & \u_cfg|u_i2c_interface|cnt_bit [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_interface|cnt_bit [2]),
	.datad(!\u_cfg|u_i2c_interface|cnt_bit [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Add1~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \u_cfg|u_i2c_interface|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N54
cyclonev_lcell_comb \u_cfg|u_i2c_interface|cnt_bit~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|cnt_bit~0_combout  = ( \u_cfg|u_i2c_interface|cnt_bit [3] & ( \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( !\u_cfg|u_i2c_interface|Add1~0_combout  ) ) ) # ( !\u_cfg|u_i2c_interface|cnt_bit [3] & ( 
// \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( (\u_cfg|u_i2c_interface|Add1~0_combout  & ((!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|Equal3~0_combout ) # (\u_cfg|u_i2c_interface|add_cnt_bit~1_combout )))) ) ) ) # ( 
// \u_cfg|u_i2c_interface|cnt_bit [3] & ( !\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( !\u_cfg|u_i2c_interface|Add1~0_combout  ) ) ) # ( !\u_cfg|u_i2c_interface|cnt_bit [3] & ( !\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( 
// \u_cfg|u_i2c_interface|Add1~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datab(!\u_cfg|u_i2c_interface|add_cnt_bit~1_combout ),
	.datac(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|Add1~0_combout ),
	.datae(!\u_cfg|u_i2c_interface|cnt_bit [3]),
	.dataf(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|cnt_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|cnt_bit~0 .lut_mask = 64'h00FFFF0000FBFF00;
defparam \u_cfg|u_i2c_interface|cnt_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N55
dffeas \u_cfg|u_i2c_interface|cnt_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|cnt_bit~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_bit[3] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N45
cyclonev_lcell_comb \u_cfg|u_i2c_interface|end_cnt_bit~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|end_cnt_bit~0_combout  = ( \u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & ( (\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q  & (\u_cfg|u_i2c_interface|cnt_bit [1] & !\u_cfg|u_i2c_interface|cnt_bit [3])) ) )

	.dataa(!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_interface|cnt_bit [1]),
	.datac(!\u_cfg|u_i2c_interface|cnt_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|end_cnt_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|end_cnt_bit~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|end_cnt_bit~0 .lut_mask = 64'h0000000010101010;
defparam \u_cfg|u_i2c_interface|end_cnt_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N0
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector5~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector5~0_combout  = ( \u_cfg|u_i2c_interface|state_c.SACK~q  & ( \u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|Equal3~0_combout ) # 
// (!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_interface|state_c.SACK~q  & ( \u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q  & ( (\u_cfg|u_i2c_interface|end_cnt_bit~0_combout  & (\u_cfg|u_i2c_interface|Equal3~0_combout  & 
// \u_cfg|u_i2c_interface|end_cnt_scl~0_combout )) ) ) ) # ( \u_cfg|u_i2c_interface|state_c.SACK~q  & ( !\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|Equal3~0_combout ) # 
// (!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datab(!\u_cfg|u_i2c_interface|end_cnt_bit~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datae(!\u_cfg|u_i2c_interface|state_c.SACK~q ),
	.dataf(!\u_cfg|u_i2c_interface|state_c.READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector5~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector5~0 .lut_mask = 64'h0000FFFA0003FFFA;
defparam \u_cfg|u_i2c_interface|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N2
dffeas \u_cfg|u_i2c_interface|state_c.SACK (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.SACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.SACK .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.SACK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N12
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector6~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector6~0_combout  = ( \u_cfg|u_i2c_interface|state_c.STOP~q  & ( \u_cfg|u_i2c_interface|end_cnt_scl~1_combout  & ( (\u_cfg|u_i2c_interface|state_c.IDLE~q  & (\u_cfg|u_i2c_cfg|trans_cmd [3] & 
// ((\u_cfg|u_i2c_interface|state_c.SACK~q ) # (\u_cfg|u_i2c_interface|state_c.RACK~q )))) ) ) ) # ( !\u_cfg|u_i2c_interface|state_c.STOP~q  & ( \u_cfg|u_i2c_interface|end_cnt_scl~1_combout  & ( (\u_cfg|u_i2c_interface|state_c.IDLE~q  & 
// (\u_cfg|u_i2c_cfg|trans_cmd [3] & ((\u_cfg|u_i2c_interface|state_c.SACK~q ) # (\u_cfg|u_i2c_interface|state_c.RACK~q )))) ) ) ) # ( \u_cfg|u_i2c_interface|state_c.STOP~q  & ( !\u_cfg|u_i2c_interface|end_cnt_scl~1_combout  ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.RACK~q ),
	.datab(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_interface|state_c.SACK~q ),
	.datad(!\u_cfg|u_i2c_cfg|trans_cmd [3]),
	.datae(!\u_cfg|u_i2c_interface|state_c.STOP~q ),
	.dataf(!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector6~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector6~0 .lut_mask = 64'h0000FFFF00130013;
defparam \u_cfg|u_i2c_interface|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N14
dffeas \u_cfg|u_i2c_interface|state_c.STOP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.STOP .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.STOP .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N30
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector0~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector0~1_combout  = ( \u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q  & ( (\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & (\u_cfg|u_i2c_interface|state_c.IDLE~q  & \u_cfg|u_i2c_interface|Equal3~0_combout )) ) ) # ( 
// !\u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q  & ( (\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & (\u_cfg|u_i2c_interface|state_c.IDLE~q  & (\u_cfg|u_i2c_interface|state_c.SACK~q  & \u_cfg|u_i2c_interface|Equal3~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datab(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_interface|state_c.SACK~q ),
	.datad(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector0~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector0~1 .lut_mask = 64'h0001000100110011;
defparam \u_cfg|u_i2c_interface|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N18
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector0~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector0~0_combout  = ( !\u_cfg|u_i2c_interface|state_c.IDLE~q  & ( (!\u_cfg|u_i2c_cfg|trans_req~q ) # ((!\u_cfg|u_i2c_cfg|trans_cmd [2] & (!\u_cfg|u_i2c_cfg|trans_cmd [0] & !\u_cfg|u_i2c_cfg|trans_cmd [1]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [2]),
	.datab(!\u_cfg|u_i2c_cfg|trans_cmd [0]),
	.datac(!\u_cfg|u_i2c_cfg|trans_req~q ),
	.datad(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector0~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector0~0 .lut_mask = 64'hF8F0F8F000000000;
defparam \u_cfg|u_i2c_interface|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N0
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector0~2 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector0~2_combout  = ( !\u_cfg|u_i2c_interface|Selector0~0_combout  & ( (!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout  & (((!\u_cfg|u_i2c_interface|Selector0~1_combout ) # (\u_cfg|u_i2c_cfg|trans_cmd [3])))) # 
// (\u_cfg|u_i2c_interface|end_cnt_scl~1_combout  & (!\u_cfg|u_i2c_interface|state_c.STOP~q  & ((!\u_cfg|u_i2c_interface|Selector0~1_combout ) # (\u_cfg|u_i2c_cfg|trans_cmd [3])))) ) )

	.dataa(!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout ),
	.datab(!\u_cfg|u_i2c_interface|state_c.STOP~q ),
	.datac(!\u_cfg|u_i2c_interface|Selector0~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|trans_cmd [3]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector0~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector0~2 .lut_mask = 64'hE0EEE0EE00000000;
defparam \u_cfg|u_i2c_interface|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N2
dffeas \u_cfg|u_i2c_interface|state_c.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.IDLE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N3
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector3~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector3~0_combout  = ( \u_cfg|u_i2c_interface|state_c.RACK~q  & ( \u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ) # 
// (!\u_cfg|u_i2c_interface|Equal3~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_interface|state_c.RACK~q  & ( \u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (\u_cfg|u_i2c_interface|end_cnt_bit~0_combout  & (\u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & 
// \u_cfg|u_i2c_interface|Equal3~0_combout )) ) ) ) # ( \u_cfg|u_i2c_interface|state_c.RACK~q  & ( !\u_cfg|u_i2c_interface|state_c.WRITE~q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q ) # ((!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ) # 
// (!\u_cfg|u_i2c_interface|Equal3~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datab(!\u_cfg|u_i2c_interface|end_cnt_bit~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datae(!\u_cfg|u_i2c_interface|state_c.RACK~q ),
	.dataf(!\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector3~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector3~0 .lut_mask = 64'h0000FFFA0003FFFA;
defparam \u_cfg|u_i2c_interface|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N4
dffeas \u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N24
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector0~3 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector0~3_combout  = ( \u_cfg|u_i2c_interface|state_c.IDLE~q  & ( \u_cfg|u_i2c_interface|end_cnt_scl~1_combout  & ( ((!\u_cfg|u_i2c_cfg|trans_cmd [3] & ((\u_cfg|u_i2c_interface|state_c.SACK~q ) # 
// (\u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q )))) # (\u_cfg|u_i2c_interface|state_c.STOP~q ) ) ) ) # ( !\u_cfg|u_i2c_interface|state_c.IDLE~q  & ( \u_cfg|u_i2c_interface|end_cnt_scl~1_combout  & ( \u_cfg|u_i2c_interface|state_c.STOP~q  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [3]),
	.datab(!\u_cfg|u_i2c_interface|state_c.RACK~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_interface|state_c.SACK~q ),
	.datad(!\u_cfg|u_i2c_interface|state_c.STOP~q ),
	.datae(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.dataf(!\u_cfg|u_i2c_interface|end_cnt_scl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector0~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector0~3 .lut_mask = 64'h0000000000FF2AFF;
defparam \u_cfg|u_i2c_interface|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N26
dffeas \u_cfg|u_i2c_interface|trans_done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|trans_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|trans_done .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|trans_done .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N20
dffeas \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_byte~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|trans_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Add2~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Add2~0_combout  = !\u_cfg|u_i2c_cfg|cnt_byte [1] $ (!\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Add2~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Add2~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \u_cfg|u_i2c_cfg|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|cnt_byte~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|cnt_byte~1_combout  = ( \u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( \u_cfg|u_i2c_cfg|Add2~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( (!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout  & \u_cfg|u_i2c_cfg|Add2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|cnt_byte~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|cnt_byte~1 .lut_mask = 64'h00F000F000FF00FF;
defparam \u_cfg|u_i2c_cfg|cnt_byte~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N40
dffeas \u_cfg|u_i2c_cfg|cnt_byte[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_byte~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|trans_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|end_cnt_byte~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|end_cnt_byte~0_combout  = ( \u_cfg|u_i2c_interface|trans_done~q  & ( \u_cfg|u_i2c_cfg|cnt_step [1] & ( (\u_cfg|u_i2c_cfg|cnt_byte [0] & (\u_cfg|u_i2c_cfg|cnt_byte [1] & !\u_cfg|u_i2c_cfg|cnt_byte [3])) ) ) ) # ( 
// \u_cfg|u_i2c_interface|trans_done~q  & ( !\u_cfg|u_i2c_cfg|cnt_step [1] & ( (!\u_cfg|u_i2c_cfg|cnt_byte [3] & ((!\u_cfg|u_i2c_cfg|cnt_byte [0] & (!\u_cfg|u_i2c_cfg|cnt_byte [1] & \u_cfg|u_i2c_cfg|cnt_step [0])) # (\u_cfg|u_i2c_cfg|cnt_byte [0] & 
// (\u_cfg|u_i2c_cfg|cnt_byte [1] & !\u_cfg|u_i2c_cfg|cnt_step [0])))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt_step [0]),
	.datae(!\u_cfg|u_i2c_interface|trans_done~q ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_step [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|end_cnt_byte~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|end_cnt_byte~0 .lut_mask = 64'h0000108000001010;
defparam \u_cfg|u_i2c_cfg|end_cnt_byte~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|cnt_byte~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|cnt_byte~2_combout  = ( \u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( !\u_cfg|u_i2c_cfg|cnt_byte [0] ) ) # ( !\u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( (!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout  & !\u_cfg|u_i2c_cfg|cnt_byte [0]) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|cnt_byte~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|cnt_byte~2 .lut_mask = 64'hCC00CC00FF00FF00;
defparam \u_cfg|u_i2c_cfg|cnt_byte~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N19
dffeas \u_cfg|u_i2c_cfg|cnt_byte[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_byte~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|trans_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|cnt_byte~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|cnt_byte~0_combout  = ( \u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( !\u_cfg|u_i2c_cfg|cnt_byte [2] $ (((!\u_cfg|u_i2c_cfg|cnt_byte [0]) # (!\u_cfg|u_i2c_cfg|cnt_byte [1]))) ) ) # ( !\u_cfg|u_i2c_cfg|LessThan0~1_combout  & ( 
// (!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout  & (!\u_cfg|u_i2c_cfg|cnt_byte [2] $ (((!\u_cfg|u_i2c_cfg|cnt_byte [0]) # (!\u_cfg|u_i2c_cfg|cnt_byte [1]))))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [0]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datac(!\u_cfg|u_i2c_cfg|end_cnt_byte~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [2]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|cnt_byte~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|cnt_byte~0 .lut_mask = 64'h10E010E011EE11EE;
defparam \u_cfg|u_i2c_cfg|cnt_byte~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N10
dffeas \u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|cnt_byte~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|trans_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout[2]~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  = (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & !\u_cfg|u_i2c_cfg|cnt_byte [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~0 .lut_mask = 64'hF000F000F000F000;
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N4
dffeas \u_cfg|u_i2c_cfg|trans_cmd[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_cmd[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N45
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector2~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector2~0_combout  = ( \u_cfg|u_i2c_interface|end_cnt_scl~0_combout  & ( \u_cfg|u_i2c_interface|state_c.START~q  & ( (\u_cfg|u_i2c_cfg|trans_cmd [1] & (\u_cfg|u_i2c_interface|state_c.IDLE~q  & 
// \u_cfg|u_i2c_interface|Equal3~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datab(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_interface|end_cnt_scl~0_combout ),
	.dataf(!\u_cfg|u_i2c_interface|state_c.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector2~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector2~0 .lut_mask = 64'h0000000000000101;
defparam \u_cfg|u_i2c_interface|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N33
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector2~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector2~1_combout  = ( \u_cfg|u_i2c_cfg|trans_req~q  & ( (!\u_cfg|u_i2c_interface|state_c.IDLE~q  & (!\u_cfg|u_i2c_cfg|trans_cmd [0] & \u_cfg|u_i2c_cfg|trans_cmd [1])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datac(!\u_cfg|u_i2c_cfg|trans_cmd [0]),
	.datad(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|trans_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector2~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector2~1 .lut_mask = 64'h0000000000C000C0;
defparam \u_cfg|u_i2c_interface|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N39
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Selector2~2 (
// Equation(s):
// \u_cfg|u_i2c_interface|Selector2~2_combout  = ( \u_cfg|u_i2c_interface|Selector2~1_combout  ) # ( !\u_cfg|u_i2c_interface|Selector2~1_combout  & ( ((\u_cfg|u_i2c_interface|state_c.WRITE~q  & ((!\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ) # 
// (!\u_cfg|u_i2c_interface|end_cnt_bit~0_combout )))) # (\u_cfg|u_i2c_interface|Selector2~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_interface|Selector2~0_combout ),
	.datab(!\u_cfg|u_i2c_interface|add_cnt_bit~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|end_cnt_bit~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Selector2~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Selector2~2 .lut_mask = 64'h55FD55FDFFFFFFFF;
defparam \u_cfg|u_i2c_interface|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N41
dffeas \u_cfg|u_i2c_interface|state_c.WRITE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|state_c.WRITE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|state_c.WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N23
dffeas \u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Equal3~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|Equal3~1_combout  = ( \u_cfg|u_i2c_interface|Equal3~0_combout  & ( (!\u_cfg|u_i2c_interface|cnt_scl [2] & (\u_cfg|u_i2c_interface|cnt_scl [3] & !\u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE_q )) ) )

	.dataa(!\u_cfg|u_i2c_interface|cnt_scl [2]),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [3]),
	.datac(!\u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Equal3~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Equal3~1 .lut_mask = 64'h0000000020202020;
defparam \u_cfg|u_i2c_interface|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Equal4~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Equal4~0_combout  = ( !\u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE_q  & ( (\u_cfg|u_i2c_interface|cnt_scl [6] & (!\u_cfg|u_i2c_interface|cnt_scl [2] & \u_cfg|u_i2c_interface|cnt_scl [1])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [6]),
	.datac(!\u_cfg|u_i2c_interface|cnt_scl [2]),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|cnt_scl[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Equal4~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Equal4~0 .lut_mask = 64'h0030003000000000;
defparam \u_cfg|u_i2c_interface|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N57
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Equal4~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|Equal4~1_combout  = ( \u_cfg|u_i2c_interface|Equal4~0_combout  & ( (\u_cfg|u_i2c_interface|cnt_scl [5] & (\u_cfg|u_i2c_interface|cnt_scl [4] & (!\u_cfg|u_i2c_interface|cnt_scl [3] & \u_cfg|u_i2c_interface|cnt_scl [0]))) ) )

	.dataa(!\u_cfg|u_i2c_interface|cnt_scl [5]),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [4]),
	.datac(!\u_cfg|u_i2c_interface|cnt_scl [3]),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Equal4~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|Equal4~1 .lut_mask = 64'h0000000000100010;
defparam \u_cfg|u_i2c_interface|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \u_cfg|u_i2c_interface|i2c_sda_out~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|i2c_sda_out~0_combout  = ( \u_cfg|u_i2c_interface|Equal4~1_combout  & ( \u_cfg|u_i2c_interface|state_c.STOP~q  & ( (!\u_cfg|u_i2c_interface|Equal3~1_combout ) # ((!\u_cfg|u_i2c_cfg|trans_cmd [3] & 
// \u_cfg|u_i2c_interface|state_c.SACK~q )) ) ) ) # ( !\u_cfg|u_i2c_interface|Equal4~1_combout  & ( \u_cfg|u_i2c_interface|state_c.STOP~q  & ( (!\u_cfg|u_i2c_cfg|trans_cmd [3] & (\u_cfg|u_i2c_interface|Equal3~1_combout  & 
// \u_cfg|u_i2c_interface|state_c.SACK~q )) ) ) ) # ( \u_cfg|u_i2c_interface|Equal4~1_combout  & ( !\u_cfg|u_i2c_interface|state_c.STOP~q  & ( (!\u_cfg|u_i2c_interface|Equal3~1_combout  & (((!\u_cfg|u_i2c_interface|i2c_sda_out~q )))) # 
// (\u_cfg|u_i2c_interface|Equal3~1_combout  & ((!\u_cfg|u_i2c_interface|state_c.SACK~q  & ((!\u_cfg|u_i2c_interface|i2c_sda_out~q ))) # (\u_cfg|u_i2c_interface|state_c.SACK~q  & (!\u_cfg|u_i2c_cfg|trans_cmd [3])))) ) ) ) # ( 
// !\u_cfg|u_i2c_interface|Equal4~1_combout  & ( !\u_cfg|u_i2c_interface|state_c.STOP~q  & ( (!\u_cfg|u_i2c_interface|Equal3~1_combout  & (((!\u_cfg|u_i2c_interface|i2c_sda_out~q )))) # (\u_cfg|u_i2c_interface|Equal3~1_combout  & 
// ((!\u_cfg|u_i2c_interface|state_c.SACK~q  & ((!\u_cfg|u_i2c_interface|i2c_sda_out~q ))) # (\u_cfg|u_i2c_interface|state_c.SACK~q  & (!\u_cfg|u_i2c_cfg|trans_cmd [3])))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [3]),
	.datab(!\u_cfg|u_i2c_interface|Equal3~1_combout ),
	.datac(!\u_cfg|u_i2c_interface|state_c.SACK~q ),
	.datad(!\u_cfg|u_i2c_interface|i2c_sda_out~q ),
	.datae(!\u_cfg|u_i2c_interface|Equal4~1_combout ),
	.dataf(!\u_cfg|u_i2c_interface|state_c.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|i2c_sda_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_sda_out~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|i2c_sda_out~0 .lut_mask = 64'hFE02FE020202CECE;
defparam \u_cfg|u_i2c_interface|i2c_sda_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \u_cfg|u_i2c_interface|i2c_sda_out~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|i2c_sda_out~1_combout  = ( \u_cfg|u_i2c_interface|cnt_scl [0] & ( !\u_cfg|u_i2c_interface|i2c_sda_out~q  & ( (!\u_cfg|u_i2c_interface|cnt_scl [5]) # ((!\u_cfg|u_i2c_interface|cnt_scl [4]) # ((!\u_cfg|u_i2c_interface|Equal4~0_combout 
// ) # (\u_cfg|u_i2c_interface|cnt_scl [3]))) ) ) ) # ( !\u_cfg|u_i2c_interface|cnt_scl [0] & ( !\u_cfg|u_i2c_interface|i2c_sda_out~q  ) )

	.dataa(!\u_cfg|u_i2c_interface|cnt_scl [5]),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [4]),
	.datac(!\u_cfg|u_i2c_interface|Equal4~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [3]),
	.datae(!\u_cfg|u_i2c_interface|cnt_scl [0]),
	.dataf(!\u_cfg|u_i2c_interface|i2c_sda_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|i2c_sda_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_sda_out~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|i2c_sda_out~1 .lut_mask = 64'hFFFFFEFF00000000;
defparam \u_cfg|u_i2c_interface|i2c_sda_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout[2]~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt_byte [3] & ( (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt_byte [1] $ (!\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~2 .lut_mask = 64'h4488448800000000;
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal6~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal6~0_combout  = (\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|cnt0 [4])

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal6~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal6~0 .lut_mask = 64'h3030303030303030;
defparam \u_cfg|u_i2c_cfg|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal260~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal260~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [14] & ( (!\u_cfg|u_i2c_cfg|cnt0 [19] & (!\u_cfg|u_i2c_cfg|cnt0 [16] & !\u_cfg|u_i2c_cfg|cnt0 [9])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [19]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [16]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [9]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal260~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal260~1 .lut_mask = 64'hC000C00000000000;
defparam \u_cfg|u_i2c_cfg|Equal260~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal16~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal16~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [8] & ( (!\u_cfg|u_i2c_cfg|cnt0 [17] & !\u_cfg|u_i2c_cfg|cnt0 [18]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal16~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal16~2 .lut_mask = 64'hA0A0A0A000000000;
defparam \u_cfg|u_i2c_cfg|Equal16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \u_cfg|u_i2c_cfg|cnt0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_cfg|u_i2c_cfg|end_cnt0~combout ),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|add_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|cnt0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|cnt0[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|cnt0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal292~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal292~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [3] & ( (!\u_cfg|u_i2c_cfg|cnt0 [2] & !\u_cfg|u_i2c_cfg|cnt0 [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal292~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal292~0 .lut_mask = 64'hF000F00000000000;
defparam \u_cfg|u_i2c_cfg|Equal292~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal36~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal36~3_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|cnt0 [5] ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal36~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal36~3 .lut_mask = 64'h3333333300000000;
defparam \u_cfg|u_i2c_cfg|Equal36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal36~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal36~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|Equal36~3_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal292~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal36~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal36~2 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal37~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal37~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( !\u_cfg|u_i2c_cfg|cnt0 [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal37~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal37~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u_cfg|u_i2c_cfg|Equal37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal296~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal296~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( (!\u_cfg|u_i2c_cfg|cnt0 [17] & (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|cnt0 [8] & !\u_cfg|u_i2c_cfg|cnt0 [18]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal296~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal296~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal296~1 .lut_mask = 64'h0000000002000200;
defparam \u_cfg|u_i2c_cfg|Equal296~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal304~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal304~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & \u_cfg|u_i2c_cfg|cnt0 [3]) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal304~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal304~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal304~1 .lut_mask = 64'h00CC00CC00000000;
defparam \u_cfg|u_i2c_cfg|Equal304~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal304~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal304~0_combout  = ( \u_cfg|u_i2c_cfg|Equal304~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [1] & 
// \u_cfg|u_i2c_cfg|Equal296~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal296~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal304~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal304~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal304~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal304~0 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal304~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal264~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal264~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [3] & ( \u_cfg|u_i2c_cfg|cnt0 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal264~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal264~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u_cfg|u_i2c_cfg|Equal264~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal8~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal8~3_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [18] & ( (!\u_cfg|u_i2c_cfg|cnt0 [17] & (!\u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q  & !\u_cfg|u_i2c_cfg|cnt0 [5])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal8~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal8~3 .lut_mask = 64'hA000A00000000000;
defparam \u_cfg|u_i2c_cfg|Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal8~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal8~1_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal8~3_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [0] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal37~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal8~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal8~1 .lut_mask = 64'h0000000000000004;
defparam \u_cfg|u_i2c_cfg|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal260~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal260~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( !\u_cfg|u_i2c_cfg|cnt0 [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal260~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal260~2 .lut_mask = 64'hFFFF000000000000;
defparam \u_cfg|u_i2c_cfg|Equal260~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal69~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal69~0_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal260~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal69~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal69~0 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal69~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal212~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal212~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal212~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal212~0 .lut_mask = 64'h00000000000C000C;
defparam \u_cfg|u_i2c_cfg|Equal212~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal4~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal4~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( !\u_cfg|u_i2c_cfg|cnt0 [4] ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal4~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal4~0 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \u_cfg|u_i2c_cfg|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal261~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal261~2_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [8] & ( (!\u_cfg|u_i2c_cfg|cnt0 [18] & !\u_cfg|u_i2c_cfg|cnt0 [17]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal261~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal261~2 .lut_mask = 64'h00000000F000F000;
defparam \u_cfg|u_i2c_cfg|Equal261~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal300~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal300~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (!\u_cfg|u_i2c_cfg|cnt0 [2] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [3] & !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal300~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal300~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal300~1 .lut_mask = 64'h0000000008000800;
defparam \u_cfg|u_i2c_cfg|Equal300~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal300~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal300~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|Equal300~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal261~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal37~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal300~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal300~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal300~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal300~0 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal300~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~14_combout  = ( !\u_cfg|u_i2c_cfg|Equal300~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal8~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal69~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal212~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal8~1_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal4~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal212~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal300~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~14 .lut_mask = 64'hFCA8FCA800000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal9~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal9~0_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal8~3_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [0] & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal9~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal9~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~15_combout  = ( \u_cfg|u_i2c_cfg|Equal9~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|Equal304~0_combout  & \u_cfg|u_i2c_cfg|WideOr19~14_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal304~0_combout  & (\u_cfg|u_i2c_cfg|WideOr19~14_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal36~2_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal304~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~14_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~15 .lut_mask = 64'h00E000A000E000A0;
defparam \u_cfg|u_i2c_cfg|WideOr19~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal41~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal41~0_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [0] & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal41~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal41~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal8~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal8~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [17] & ( !\u_cfg|u_i2c_cfg|cnt0 [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal8~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal8~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \u_cfg|u_i2c_cfg|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal36~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal36~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [8] & ( \u_cfg|u_i2c_cfg|Equal8~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal292~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & \u_cfg|u_i2c_cfg|cnt0 
// [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal36~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal36~0 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal292~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal292~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal261~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal292~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal292~1 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal292~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal214~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal214~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal214~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal214~0 .lut_mask = 64'h0000000000050005;
defparam \u_cfg|u_i2c_cfg|Equal214~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal260~2_combout  & (\u_cfg|u_i2c_cfg|Equal292~1_combout  & \u_cfg|u_i2c_cfg|cnt0 [1]))) # 
// (\u_cfg|u_i2c_cfg|Equal36~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( \u_cfg|u_i2c_cfg|Equal36~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( 
// !\u_cfg|u_i2c_cfg|Equal214~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~2_combout  & (\u_cfg|u_i2c_cfg|Equal292~1_combout  & \u_cfg|u_i2c_cfg|cnt0 [1])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~1 .lut_mask = 64'h0000000533333337;
defparam \u_cfg|u_i2c_cfg|WideOr20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal209~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal209~2_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal209~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal209~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal209~2 .lut_mask = 64'h0000000011111111;
defparam \u_cfg|u_i2c_cfg|Equal209~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal17~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal17~1_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal209~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 
// [6]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal209~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal17~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal17~1 .lut_mask = 64'h0000000000000200;
defparam \u_cfg|u_i2c_cfg|Equal17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~10_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|Equal17~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|cnt0 [7]) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|Equal17~1_combout  & ( 
// \u_cfg|u_i2c_cfg|cnt0 [7] ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~10 .lut_mask = 64'h000000000F0F0A0A;
defparam \u_cfg|u_i2c_cfg|WideNor0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal5~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal5~0_combout  = ( \u_cfg|u_i2c_cfg|Equal260~2_combout  & ( \u_cfg|u_i2c_cfg|Equal8~3_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [0] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal37~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal5~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal5~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal37~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal37~3_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|cnt0 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal37~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal37~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \u_cfg|u_i2c_cfg|Equal37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal37~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal37~2_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal37~3_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~2_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal37~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal37~2 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~16_combout  = ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal8~1_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [1] $ (!\u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 
// [1] & (((!\u_cfg|u_i2c_cfg|cnt0 [4]) # (!\u_cfg|u_i2c_cfg|Equal8~1_combout )))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|Equal8~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|Equal5~0_combout )))) 
// ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~16 .lut_mask = 64'hFEA4FEA45A005A00;
defparam \u_cfg|u_i2c_cfg|WideOr19~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~17_combout  = ( \u_cfg|u_i2c_cfg|WideOr19~16_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr20~1_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~10_combout  & ((!\u_cfg|u_i2c_cfg|Equal41~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal214~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr20~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~10_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~17 .lut_mask = 64'h00000000C800C800;
defparam \u_cfg|u_i2c_cfg|WideOr19~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal305~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal305~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & \u_cfg|u_i2c_cfg|cnt0 [3]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal305~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal305~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal305~1 .lut_mask = 64'h0000000000040004;
defparam \u_cfg|u_i2c_cfg|Equal305~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal305~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal305~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|Equal305~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal261~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal305~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal305~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal305~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal305~0 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal305~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal68~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal68~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|cnt0 [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal68~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal68~0 .lut_mask = 64'h00000000FFFF0000;
defparam \u_cfg|u_i2c_cfg|Equal68~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal37~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal37~1_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal260~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal37~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal37~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal268~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal268~0_combout  = (\u_cfg|u_i2c_cfg|cnt0 [3] & !\u_cfg|u_i2c_cfg|cnt0 [2])

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal268~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal268~0 .lut_mask = 64'h5500550055005500;
defparam \u_cfg|u_i2c_cfg|Equal268~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal45~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal45~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal268~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal45~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal45~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~12_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal41~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4])) # (\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|Equal41~0_combout ))))) 
// ) ) ) # ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [4])) # (\u_cfg|u_i2c_cfg|cnt0 [1] & 
// ((\u_cfg|u_i2c_cfg|Equal41~0_combout ))))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal41~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~12 .lut_mask = 64'h00030047008B00CF;
defparam \u_cfg|u_i2c_cfg|WideOr19~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~1_combout  = ( \u_cfg|u_i2c_cfg|Equal260~1_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal209~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal209~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal150~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal150~0_combout  = (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|cnt0 [4]))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal150~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal150~0 .lut_mask = 64'h0003000300030003;
defparam \u_cfg|u_i2c_cfg|Equal150~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal263~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal263~1_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal263~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal263~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal263~1 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \u_cfg|u_i2c_cfg|Equal263~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal263~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal263~0_combout  = ( \u_cfg|u_i2c_cfg|Equal263~1_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal261~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal263~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal263~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal263~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal263~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal263~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal148~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal148~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal148~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal148~0 .lut_mask = 64'h000000000F000F00;
defparam \u_cfg|u_i2c_cfg|Equal148~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal48~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal48~3_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & !\u_cfg|u_i2c_cfg|cnt0 [0]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal48~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal48~3 .lut_mask = 64'h0000000050505050;
defparam \u_cfg|u_i2c_cfg|Equal48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal80~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal80~0_combout  = ( \u_cfg|u_i2c_cfg|Equal48~3_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal48~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal80~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal80~0 .lut_mask = 64'h0000000000000004;
defparam \u_cfg|u_i2c_cfg|Equal80~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~2_combout  = ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & (!\u_cfg|u_i2c_cfg|Equal148~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal264~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal263~0_combout )))) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal264~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal263~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal263~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~2 .lut_mask = 64'hFAFAFAFAC800C800;
defparam \u_cfg|u_i2c_cfg|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal148~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal148~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal148~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal148~1 .lut_mask = 64'h0000000000880088;
defparam \u_cfg|u_i2c_cfg|Equal148~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal40~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal40~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal40~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal40~0 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal134~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal134~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [6] & !\u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal134~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal134~1 .lut_mask = 64'h0000000044004400;
defparam \u_cfg|u_i2c_cfg|Equal134~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal48~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal48~2_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( \u_cfg|u_i2c_cfg|cnt0 [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal48~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal48~2 .lut_mask = 64'h0000000000FF00FF;
defparam \u_cfg|u_i2c_cfg|Equal48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal48~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal48~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal48~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal48~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal48~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~2_combout  = ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal148~1_combout  & \u_cfg|u_i2c_cfg|Equal40~0_combout )) # (\u_cfg|u_i2c_cfg|Equal134~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal148~1_combout  & \u_cfg|u_i2c_cfg|Equal40~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~2 .lut_mask = 64'h0303030303FF03FF;
defparam \u_cfg|u_i2c_cfg|WideOr26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~13_combout  = ( \u_cfg|u_i2c_cfg|WideOr11~2_combout  & ( !\u_cfg|u_i2c_cfg|WideOr26~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal305~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr19~12_combout  & !\u_cfg|u_i2c_cfg|WideOr11~1_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal305~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~12_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr11~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~13 .lut_mask = 64'h0000A00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal17~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal17~2_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal48~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal17~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal17~2 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~39 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~39_combout  = ( \u_cfg|u_i2c_cfg|Equal17~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~39 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~39 .lut_mask = 64'h0000000005050505;
defparam \u_cfg|u_i2c_cfg|WideOr19~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal132~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal132~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|cnt0 [4]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal132~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal132~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \u_cfg|u_i2c_cfg|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal13~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal13~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & \u_cfg|u_i2c_cfg|cnt0 
// [3]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal13~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal13~0 .lut_mask = 64'h0000000100000000;
defparam \u_cfg|u_i2c_cfg|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal198~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal198~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal198~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal198~0 .lut_mask = 64'h0000000000003030;
defparam \u_cfg|u_i2c_cfg|Equal198~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal282~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal282~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [18] & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (!\u_cfg|u_i2c_cfg|cnt0 [17] & \u_cfg|u_i2c_cfg|cnt0 [8])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal282~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal282~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal282~1 .lut_mask = 64'h00A000A000000000;
defparam \u_cfg|u_i2c_cfg|Equal282~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal282~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal282~0_combout  = ( \u_cfg|u_i2c_cfg|Equal282~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal37~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal282~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal282~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal282~0 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal282~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~1_combout  = ( \u_cfg|u_i2c_cfg|Equal282~0_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal13~0_combout  & \u_cfg|u_i2c_cfg|Equal198~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal264~0_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal282~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal13~0_combout  & \u_cfg|u_i2c_cfg|Equal198~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~1 .lut_mask = 64'h001100110F1F0F1F;
defparam \u_cfg|u_i2c_cfg|WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal49~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal49~0_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal48~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal49~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal49~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal20~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal20~0_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|cnt0 [4])

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal20~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal20~0 .lut_mask = 64'h2222222222222222;
defparam \u_cfg|u_i2c_cfg|Equal20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal41~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal41~2_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (!\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal41~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal41~2 .lut_mask = 64'h0000000000AA00AA;
defparam \u_cfg|u_i2c_cfg|Equal41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal41~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal41~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|Equal41~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal41~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal41~1 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal68~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal68~1_combout  = (\u_cfg|u_i2c_cfg|cnt0 [6] & (!\u_cfg|u_i2c_cfg|cnt0 [7] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1])))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal68~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal68~1 .lut_mask = 64'h4000400040004000;
defparam \u_cfg|u_i2c_cfg|Equal68~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~0_combout  = ( \u_cfg|u_i2c_cfg|Equal41~1_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & (!\u_cfg|u_i2c_cfg|Equal37~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal212~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~1_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal37~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal212~0_combout 
// ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal41~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal212~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal41~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal49~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal212~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~0 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \u_cfg|u_i2c_cfg|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal73~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal73~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal73~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal73~0 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal73~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~5_combout  = ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal73~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// (!\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal73~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~5 .lut_mask = 64'h0004000410141014;
defparam \u_cfg|u_i2c_cfg|WideOr19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal45~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal45~2_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( (!\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|cnt0 [3]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal45~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal45~2 .lut_mask = 64'h0000000022222222;
defparam \u_cfg|u_i2c_cfg|Equal45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal205~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal205~0_combout  = ( \u_cfg|u_i2c_cfg|Equal45~2_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 
// [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal205~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal205~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal205~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~11_combout  = ( !\u_cfg|u_i2c_cfg|WideOr19~5_combout  & ( \u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~39_combout  & (!\u_cfg|u_i2c_cfg|Equal132~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr14~1_combout  & 
// \u_cfg|u_i2c_cfg|WideOr19~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr19~5_combout  & ( !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~39_combout  & (!\u_cfg|u_i2c_cfg|WideOr14~1_combout  & \u_cfg|u_i2c_cfg|WideOr19~0_combout )) 
// ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~39_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr14~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~5_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~11 .lut_mask = 64'h00A0000000800000;
defparam \u_cfg|u_i2c_cfg|WideOr19~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal209~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal209~0_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal209~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal209~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal209~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal209~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal209~0 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal209~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal209~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal209~1_combout  = ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( \u_cfg|u_i2c_cfg|Equal209~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal209~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal209~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal209~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal209~1 .lut_mask = 64'h000000000000FFFF;
defparam \u_cfg|u_i2c_cfg|Equal209~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal8~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal8~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal8~2_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [8] & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal8~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal8~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal8~0 .lut_mask = 64'h0000000000100000;
defparam \u_cfg|u_i2c_cfg|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal150~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal150~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal150~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal150~1 .lut_mask = 64'h0000000000440044;
defparam \u_cfg|u_i2c_cfg|Equal150~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal183~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal183~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [18] & ( (!\u_cfg|u_i2c_cfg|cnt0 [17] & (!\u_cfg|u_i2c_cfg|cnt0 [8] & \u_cfg|u_i2c_cfg|cnt0 [5])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal183~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal183~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal183~1 .lut_mask = 64'h0808080800000000;
defparam \u_cfg|u_i2c_cfg|Equal183~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal183~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal183~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~2_combout  & (\u_cfg|u_i2c_cfg|Equal150~1_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal183~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal183~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal183~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal183~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal183~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal183~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal16~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal16~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|cnt0 [3] & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal16~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal16~0 .lut_mask = 64'h0000000100000000;
defparam \u_cfg|u_i2c_cfg|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal154~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal154~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( !\u_cfg|u_i2c_cfg|cnt0 [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal154~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal154~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal154~0 .lut_mask = 64'h0000F0F000000000;
defparam \u_cfg|u_i2c_cfg|Equal154~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~7_combout  = ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( \u_cfg|u_i2c_cfg|Equal154~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal183~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # 
// (!\u_cfg|u_i2c_cfg|Equal8~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( \u_cfg|u_i2c_cfg|Equal154~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal183~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((!\u_cfg|u_i2c_cfg|Equal8~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal154~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal183~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal154~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal183~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal183~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal154~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~7 .lut_mask = 64'hF0F0F0F0F0E000E0;
defparam \u_cfg|u_i2c_cfg|WideNor0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal301~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal301~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal301~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal301~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal301~1 .lut_mask = 64'h0000000000C000C0;
defparam \u_cfg|u_i2c_cfg|Equal301~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal293~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal293~0_combout  = ( \u_cfg|u_i2c_cfg|Equal260~2_combout  & ( \u_cfg|u_i2c_cfg|Equal301~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal261~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal301~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal293~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal293~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal293~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal293~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr10~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr10~1_combout  = ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( \u_cfg|u_i2c_cfg|Equal212~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal293~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal214~0_combout ))) ) ) ) # 
// ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal212~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal293~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal214~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  
// & ( !\u_cfg|u_i2c_cfg|Equal212~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal293~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal214~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal293~0_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr10~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr10~1 .lut_mask = 64'hCC88CC88CC880000;
defparam \u_cfg|u_i2c_cfg|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal74~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal74~0_combout  = ( \u_cfg|u_i2c_cfg|Equal8~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal68~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal74~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal74~0 .lut_mask = 64'h0000000000500050;
defparam \u_cfg|u_i2c_cfg|Equal74~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal76~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal76~3_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [7] & (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|cnt0 [3] & !\u_cfg|u_i2c_cfg|cnt0 [2])))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal76~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal76~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal76~3 .lut_mask = 64'h0800080008000800;
defparam \u_cfg|u_i2c_cfg|Equal76~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal108~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal108~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|Equal76~3_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal108~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal108~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal108~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal76~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal76~0_combout  = ( \u_cfg|u_i2c_cfg|Equal76~3_combout  & ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 
// [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal76~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal76~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal76~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal76~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal86~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal86~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|cnt0 [1])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal86~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal86~0 .lut_mask = 64'h0011001100000000;
defparam \u_cfg|u_i2c_cfg|Equal86~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~37 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~37_combout  = ( \u_cfg|u_i2c_cfg|Equal86~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal108~0_combout  & !\u_cfg|u_i2c_cfg|Equal76~0_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal86~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal108~0_combout  & !\u_cfg|u_i2c_cfg|Equal76~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~37 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~37 .lut_mask = 64'hFCF0FCF0A8A0A8A0;
defparam \u_cfg|u_i2c_cfg|WideNor0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~2_combout  = ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal40~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// ((!\u_cfg|u_i2c_cfg|cnt0 [1]))))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|Equal40~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|cnt0 [1]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~2 .lut_mask = 64'h0010001005100510;
defparam \u_cfg|u_i2c_cfg|WideOr16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~9_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~37_combout  & ( !\u_cfg|u_i2c_cfg|WideOr16~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal209~1_combout  & (\u_cfg|u_i2c_cfg|WideNor0~7_combout  & (\u_cfg|u_i2c_cfg|WideOr10~1_combout  & 
// !\u_cfg|u_i2c_cfg|Equal74~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal209~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~7_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr10~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal74~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~37_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~9 .lut_mask = 64'h0000020000000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal289~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal289~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & \u_cfg|u_i2c_cfg|cnt0 [3])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal289~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal289~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal289~1 .lut_mask = 64'h0005000500000000;
defparam \u_cfg|u_i2c_cfg|Equal289~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal289~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal289~0_combout  = ( \u_cfg|u_i2c_cfg|Equal289~1_combout  & ( \u_cfg|u_i2c_cfg|Equal261~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal20~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal289~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal289~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal289~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal289~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal289~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal260~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal260~3_combout  = ( \u_cfg|u_i2c_cfg|Equal282~1_combout  & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal282~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal260~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal260~3 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal260~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal140~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal140~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|Equal260~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 
// [2]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal140~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal140~1 .lut_mask = 64'h0000000001000000;
defparam \u_cfg|u_i2c_cfg|Equal140~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~8_combout  = ( \u_cfg|u_i2c_cfg|Equal140~1_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (!\u_cfg|u_i2c_cfg|Equal268~0_combout  & (((\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal148~0_combout )))) # 
// (\u_cfg|u_i2c_cfg|Equal268~0_combout  & (((\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal148~0_combout )) # (\u_cfg|u_i2c_cfg|Equal260~3_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal140~1_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( 
// (\u_cfg|u_i2c_cfg|Equal268~0_combout  & \u_cfg|u_i2c_cfg|Equal260~3_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal140~1_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal268~0_combout  & \u_cfg|u_i2c_cfg|Equal260~3_combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal140~1_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal268~0_combout  & \u_cfg|u_i2c_cfg|Equal260~3_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~8 .lut_mask = 64'h111111111111111F;
defparam \u_cfg|u_i2c_cfg|WideOr19~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal291~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal291~0_combout  = ( \u_cfg|u_i2c_cfg|Equal289~1_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal261~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal289~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal291~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal291~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal291~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal291~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal225~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal225~1_combout  = (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & \u_cfg|u_i2c_cfg|cnt0 [6])))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal225~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal225~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal225~1 .lut_mask = 64'h0001000100010001;
defparam \u_cfg|u_i2c_cfg|Equal225~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal225~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal225~0_combout  = ( \u_cfg|u_i2c_cfg|Equal225~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal148~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal225~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal225~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal225~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal225~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal225~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal49~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal49~3_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal49~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal49~3 .lut_mask = 64'h0101010100000000;
defparam \u_cfg|u_i2c_cfg|Equal49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal49~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal49~2_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal49~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal260~0_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal49~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal49~2 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal242~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal242~0_combout  = ( \u_cfg|u_i2c_cfg|Equal48~3_combout  & ( \u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal48~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal242~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal242~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal242~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal242~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~38 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~38_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal242~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal291~0_combout  & (!\u_cfg|u_i2c_cfg|Equal225~0_combout  & !\u_cfg|u_i2c_cfg|Equal49~2_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal242~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal291~0_combout  & !\u_cfg|u_i2c_cfg|Equal225~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal291~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal225~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal242~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~38 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~38 .lut_mask = 64'hA0A0A00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal196~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal196~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [6] & !\u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal196~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal196~0 .lut_mask = 64'h0000000022002200;
defparam \u_cfg|u_i2c_cfg|Equal196~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal276~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal276~0_combout  = ( \u_cfg|u_i2c_cfg|Equal282~1_combout  & ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal282~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal276~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal276~0 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal276~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~5_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal196~0_combout ) # (\u_cfg|u_i2c_cfg|Equal260~2_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~2_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal276~0_combout  & ( \u_cfg|u_i2c_cfg|Equal196~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~5 .lut_mask = 64'h00000F0F33333F3F;
defparam \u_cfg|u_i2c_cfg|WideOr18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal262~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal262~0_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( \u_cfg|u_i2c_cfg|Equal282~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [0] & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal282~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal262~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal262~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal262~0 .lut_mask = 64'h0000000000000004;
defparam \u_cfg|u_i2c_cfg|Equal262~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~1_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal198~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & 
// (\u_cfg|u_i2c_cfg|Equal262~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [2])) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|Equal262~0_combout  & \u_cfg|u_i2c_cfg|cnt0 
// [2])) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|Equal262~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [2])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(!\u_cfg|u_i2c_cfg|Equal262~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~1 .lut_mask = 64'h010101010101FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal218~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal218~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|cnt0 [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal218~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal218~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal218~0 .lut_mask = 64'h0000000000F000F0;
defparam \u_cfg|u_i2c_cfg|Equal218~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~1_combout  = ( \u_cfg|u_i2c_cfg|Equal262~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|Equal218~0_combout  & \u_cfg|u_i2c_cfg|Equal13~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal264~0_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal262~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|Equal218~0_combout  & \u_cfg|u_i2c_cfg|Equal13~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal218~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal262~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~1 .lut_mask = 64'h0101010101FF01FF;
defparam \u_cfg|u_i2c_cfg|WideOr26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~10_combout  = ( !\u_cfg|u_i2c_cfg|WideOr18~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr26~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal289~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr19~8_combout  & (\u_cfg|u_i2c_cfg|WideOr19~38_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr18~5_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal289~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~8_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~38_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~5_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~10 .lut_mask = 64'h0800000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~18_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~9_combout  & ( \u_cfg|u_i2c_cfg|WideOr19~10_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~15_combout  & (\u_cfg|u_i2c_cfg|WideOr19~17_combout  & (\u_cfg|u_i2c_cfg|WideOr19~13_combout  & 
// \u_cfg|u_i2c_cfg|WideOr19~11_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~15_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~17_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~13_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~11_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~9_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~18 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr19~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal134~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal134~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|cnt0 [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal134~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal134~0 .lut_mask = 64'h0000000000F000F0;
defparam \u_cfg|u_i2c_cfg|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal203~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal203~0_combout  = ( \u_cfg|u_i2c_cfg|Equal134~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal73~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal203~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal203~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal203~0 .lut_mask = 64'h00000000000F000F;
defparam \u_cfg|u_i2c_cfg|Equal203~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal132~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal132~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|cnt0 [6] & !\u_cfg|u_i2c_cfg|cnt0 [1])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal132~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal132~1 .lut_mask = 64'h00000000C000C000;
defparam \u_cfg|u_i2c_cfg|Equal132~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~2_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal86~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal68~1_combout  & (!\u_cfg|u_i2c_cfg|Equal40~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal73~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal86~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal40~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal73~0_combout 
// ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal86~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal68~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal73~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal86~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal73~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~2 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \u_cfg|u_i2c_cfg|WideOr19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal301~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal301~0_combout  = ( \u_cfg|u_i2c_cfg|Equal268~0_combout  & ( \u_cfg|u_i2c_cfg|Equal301~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal261~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal301~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal301~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal301~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal301~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal301~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~3_combout  = ( \u_cfg|u_i2c_cfg|Equal49~0_combout  & ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal49~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal49~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal68~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~3 .lut_mask = 64'h0000050505050505;
defparam \u_cfg|u_i2c_cfg|WideOr19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~0_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal292~1_combout ))) # 
// (\u_cfg|u_i2c_cfg|Equal212~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal212~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  
// & ( (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal292~1_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~0 .lut_mask = 64'h0000040400FF04FF;
defparam \u_cfg|u_i2c_cfg|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal261~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal261~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal261~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal261~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal261~0 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal261~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|Equal261~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( 
// (!\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|Equal261~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~1 .lut_mask = 64'h0020002000040004;
defparam \u_cfg|u_i2c_cfg|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~4_combout  = ( !\u_cfg|u_i2c_cfg|WideOr20~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~1_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~2_combout  & (!\u_cfg|u_i2c_cfg|Equal301~0_combout  & !\u_cfg|u_i2c_cfg|WideOr19~3_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~2_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal301~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~3_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr20~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~4 .lut_mask = 64'h5000000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal68~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal68~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal292~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal8~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 
// [8]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal8~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal68~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal68~2 .lut_mask = 64'h0000000001000000;
defparam \u_cfg|u_i2c_cfg|Equal68~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal84~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal84~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal84~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal84~0 .lut_mask = 64'h0000000050500000;
defparam \u_cfg|u_i2c_cfg|Equal84~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~32 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~32_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal41~1_combout  & !\u_cfg|u_i2c_cfg|Equal84~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal84~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal41~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal84~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal84~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~32 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~32 .lut_mask = 64'hFFAACC88FF00CC00;
defparam \u_cfg|u_i2c_cfg|WideOr19~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal17~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal17~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal17~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal17~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~31 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~31_combout  = ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (((\u_cfg|u_i2c_cfg|Equal198~0_combout  & \u_cfg|u_i2c_cfg|Equal17~0_combout )) # 
// (\u_cfg|u_i2c_cfg|Equal20~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal198~0_combout  & \u_cfg|u_i2c_cfg|Equal17~0_combout )) ) ) ) # ( 
// \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal198~0_combout  & \u_cfg|u_i2c_cfg|Equal17~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal198~0_combout  & \u_cfg|u_i2c_cfg|Equal17~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~31 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~31 .lut_mask = 64'h0005000500051115;
defparam \u_cfg|u_i2c_cfg|WideOr19~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal308~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal308~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [17] & ( (!\u_cfg|u_i2c_cfg|cnt0 [18] & (\u_cfg|u_i2c_cfg|cnt0 [8] & \u_cfg|u_i2c_cfg|cnt0 [5])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal308~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal308~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal308~1 .lut_mask = 64'h0022002200000000;
defparam \u_cfg|u_i2c_cfg|Equal308~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal308~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal308~0_combout  = ( \u_cfg|u_i2c_cfg|Equal308~1_combout  & ( \u_cfg|u_i2c_cfg|Equal292~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal20~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal308~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal308~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal308~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal308~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal308~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~11_combout  = ( !\u_cfg|u_i2c_cfg|Equal308~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal80~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal69~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal196~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal80~0_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal134~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal196~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~11 .lut_mask = 64'hFCA8FCA800000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal16~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal16~1_combout  = ( \u_cfg|u_i2c_cfg|Equal48~3_combout  & ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal48~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal16~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal16~1 .lut_mask = 64'h0000000000000004;
defparam \u_cfg|u_i2c_cfg|Equal16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~33 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~33_combout  = ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal9~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4])) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal9~0_combout )))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal37~2_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~33 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~33 .lut_mask = 64'h0426042644664466;
defparam \u_cfg|u_i2c_cfg|WideOr19~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal76~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal76~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & \u_cfg|u_i2c_cfg|cnt0 [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal76~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal76~2 .lut_mask = 64'h00F000F000000000;
defparam \u_cfg|u_i2c_cfg|Equal76~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal12~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal12~0_combout  = ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( \u_cfg|u_i2c_cfg|Equal76~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal12~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal12~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~34 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~34_combout  = ( \u_cfg|u_i2c_cfg|Equal8~0_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (\u_cfg|u_i2c_cfg|Equal12~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal8~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal12~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal8~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~1_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~34 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~34 .lut_mask = 64'h00000F0F55555F5F;
defparam \u_cfg|u_i2c_cfg|WideOr19~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~35 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~35_combout  = ( !\u_cfg|u_i2c_cfg|WideOr19~33_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~34_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~32_combout  & (!\u_cfg|u_i2c_cfg|WideOr19~31_combout  & \u_cfg|u_i2c_cfg|WideNor0~11_combout )) ) ) 
// )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~32_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~31_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~11_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~33_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~35 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~35 .lut_mask = 64'h0404000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~2_combout  = ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal8~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|Equal68~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [5]))) # 
// (\u_cfg|u_i2c_cfg|Equal148~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal8~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (((\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout )) # 
// (\u_cfg|u_i2c_cfg|Equal148~1_combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal8~0_combout  & ( \u_cfg|u_i2c_cfg|Equal148~1_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~2 .lut_mask = 64'h0000555557005755;
defparam \u_cfg|u_i2c_cfg|WideOr17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~3_combout  = ( \u_cfg|u_i2c_cfg|Equal292~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr17~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal292~0_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal292~1_combout  & ( 
// !\u_cfg|u_i2c_cfg|WideOr17~2_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~3 .lut_mask = 64'hFFFFF3F300000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal45~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal45~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal45~2_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal45~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal45~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~41 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~41_combout  = ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|Equal20~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal20~0_combout  & \u_cfg|u_i2c_cfg|Equal45~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~41 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~41 .lut_mask = 64'h0505050555555555;
defparam \u_cfg|u_i2c_cfg|WideOr19~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~40 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~40_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal150~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal37~1_combout )) # (\u_cfg|u_i2c_cfg|Equal73~0_combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal150~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal37~1_combout )) # (\u_cfg|u_i2c_cfg|Equal73~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal150~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~1_combout  & (\u_cfg|u_i2c_cfg|Equal73~0_combout  & ((\u_cfg|u_i2c_cfg|Equal68~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal134~1_combout  & (((\u_cfg|u_i2c_cfg|Equal73~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal68~0_combout )) # (\u_cfg|u_i2c_cfg|Equal37~1_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal150~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal37~1_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~40 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~40 .lut_mask = 64'h0505053737373737;
defparam \u_cfg|u_i2c_cfg|WideOr19~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal261~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal261~1_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal282~1_combout  & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & 
// \u_cfg|u_i2c_cfg|Equal37~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal282~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal261~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal261~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal261~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~4_combout  = ( \u_cfg|u_i2c_cfg|Equal261~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|Equal218~0_combout  & \u_cfg|u_i2c_cfg|Equal8~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal260~2_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal261~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|Equal218~0_combout  & \u_cfg|u_i2c_cfg|Equal8~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal218~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~4 .lut_mask = 64'h0101010101FF01FF;
defparam \u_cfg|u_i2c_cfg|WideOr11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~4_combout  = ( \u_cfg|u_i2c_cfg|Equal148~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~3_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal73~0_combout )) # (\u_cfg|u_i2c_cfg|Equal260~2_combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal148~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~3_combout  & ( \u_cfg|u_i2c_cfg|Equal260~2_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal148~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [6] & 
// \u_cfg|u_i2c_cfg|Equal73~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~4 .lut_mask = 64'h0000111100FF11FF;
defparam \u_cfg|u_i2c_cfg|WideOr17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal171~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal171~1_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & \u_cfg|u_i2c_cfg|cnt0 [5]))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal171~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal171~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal171~1 .lut_mask = 64'h000A000A000A000A;
defparam \u_cfg|u_i2c_cfg|Equal171~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal169~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal169~0_combout  = ( \u_cfg|u_i2c_cfg|Equal171~1_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal171~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal169~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal169~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal169~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal169~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~28 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~28_combout  = ( \u_cfg|u_i2c_cfg|Equal212~0_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal214~0_combout  & \u_cfg|u_i2c_cfg|Equal13~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal212~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal214~0_combout  & \u_cfg|u_i2c_cfg|Equal13~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~28 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~28 .lut_mask = 64'h0003000355575557;
defparam \u_cfg|u_i2c_cfg|WideOr19~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~30 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~30_combout  = ( !\u_cfg|u_i2c_cfg|Equal169~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~28_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~41_combout  & (!\u_cfg|u_i2c_cfg|WideOr19~40_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~4_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr17~4_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~41_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~40_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~4_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~4_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal169~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~30 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~30 .lut_mask = 64'h8000000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~36 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~36_combout  = ( \u_cfg|u_i2c_cfg|WideOr19~30_combout  & ( (!\u_cfg|u_i2c_cfg|Equal203~0_combout  & (\u_cfg|u_i2c_cfg|WideOr19~4_combout  & (\u_cfg|u_i2c_cfg|WideOr19~35_combout  & \u_cfg|u_i2c_cfg|WideOr17~3_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal203~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~35_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~3_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~36 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~36 .lut_mask = 64'h0000000000020002;
defparam \u_cfg|u_i2c_cfg|WideOr19~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal299~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal299~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal299~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal299~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal299~1 .lut_mask = 64'h0000000000005050;
defparam \u_cfg|u_i2c_cfg|Equal299~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal299~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal299~0_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal299~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal261~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal299~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal299~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal299~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal299~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal299~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal17~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal17~3_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal49~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal17~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal17~3 .lut_mask = 64'h0000000000000020;
defparam \u_cfg|u_i2c_cfg|Equal17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal44~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal44~0_combout  = ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( \u_cfg|u_i2c_cfg|Equal76~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// \u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal44~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal44~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr10~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr10~0_combout  = ( \u_cfg|u_i2c_cfg|Equal44~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((!\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|Equal17~3_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal44~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((!\u_cfg|u_i2c_cfg|Equal17~3_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal299~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr10~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr10~0 .lut_mask = 64'hF0B0F0B0E0A0E0A0;
defparam \u_cfg|u_i2c_cfg|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal49~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal49~1_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal209~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & \u_cfg|u_i2c_cfg|cnt0 
// [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal209~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal49~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal49~1 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal49~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal193~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal193~0_combout  = ( \u_cfg|u_i2c_cfg|Equal49~1_combout  & ( \u_cfg|u_i2c_cfg|Equal148~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal193~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal193~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal193~0 .lut_mask = 64'h0000000055555555;
defparam \u_cfg|u_i2c_cfg|Equal193~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~6_combout  = (\u_cfg|u_i2c_cfg|WideOr10~0_combout  & (!\u_cfg|u_i2c_cfg|Equal193~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal44~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~0_combout ))))

	.dataa(!\u_cfg|u_i2c_cfg|WideOr10~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal193~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~6 .lut_mask = 64'h5400540054005400;
defparam \u_cfg|u_i2c_cfg|WideOr19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal200~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal200~1_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [8] & (\u_cfg|u_i2c_cfg|cnt0 [6] & !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal200~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal200~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal200~1 .lut_mask = 64'h0C000C000C000C00;
defparam \u_cfg|u_i2c_cfg|Equal200~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal200~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal200~0_combout  = ( \u_cfg|u_i2c_cfg|Equal200~1_combout  & ( \u_cfg|u_i2c_cfg|Equal8~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal200~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal200~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal200~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal200~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal200~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~22_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( (!\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|Equal40~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( 
// (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|Equal40~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~22 .lut_mask = 64'h0000000A00F00000;
defparam \u_cfg|u_i2c_cfg|WideOr19~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal80~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal80~2_combout  = (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|cnt0 [3] & (!\u_cfg|u_i2c_cfg|cnt0 [7] & !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q )))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal80~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal80~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal80~2 .lut_mask = 64'h1000100010001000;
defparam \u_cfg|u_i2c_cfg|Equal80~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal80~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal80~1_combout  = ( \u_cfg|u_i2c_cfg|Equal80~2_combout  & ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [6] & (!\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal80~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal80~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal80~1 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal80~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~21_combout  = ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal68~0_combout )))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (((\u_cfg|u_i2c_cfg|Equal80~1_combout 
// )))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal80~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~21 .lut_mask = 64'h05050505058D058D;
defparam \u_cfg|u_i2c_cfg|WideOr19~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal93~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal93~0_combout  = ( \u_cfg|u_i2c_cfg|Equal45~2_combout  & ( \u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal93~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal93~0 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal93~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~20_combout  = ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal93~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal93~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal212~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal48~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal93~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~20 .lut_mask = 64'hFAFAF0F000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~23_combout  = ( !\u_cfg|u_i2c_cfg|WideOr19~21_combout  & ( \u_cfg|u_i2c_cfg|WideOr19~20_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~22_combout  & ((!\u_cfg|u_i2c_cfg|Equal200~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal134~0_combout ))) ) 
// ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal200~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~22_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~21_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~23 .lut_mask = 64'h00000000E0E00000;
defparam \u_cfg|u_i2c_cfg|WideOr19~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~0_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal49~1_combout  & (!\u_cfg|u_i2c_cfg|Equal198~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal41~1_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal49~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal41~1_combout ))) 
// ) ) ) # ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal198~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal41~1_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal41~1_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~0 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \u_cfg|u_i2c_cfg|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal144~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal144~0_combout  = ( \u_cfg|u_i2c_cfg|Equal154~0_combout  & ( \u_cfg|u_i2c_cfg|Equal48~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal154~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal144~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal144~0 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal144~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~19_combout  = ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|Equal282~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [2]))) # (\u_cfg|u_i2c_cfg|Equal6~0_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|Equal282~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [2])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~19 .lut_mask = 64'h001100110F1F0F1F;
defparam \u_cfg|u_i2c_cfg|WideOr19~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal4~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal4~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal292~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal4~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal4~1 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~4_combout  = ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( \u_cfg|u_i2c_cfg|Equal134~1_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal4~1_combout )))) # 
// (\u_cfg|u_i2c_cfg|Equal45~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( \u_cfg|u_i2c_cfg|Equal134~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal4~1_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|cnt0 [4]))) # 
// (\u_cfg|u_i2c_cfg|Equal45~1_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal4~1_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal4~1_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|cnt0 [4])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~4 .lut_mask = 64'h0404070704FF07FF;
defparam \u_cfg|u_i2c_cfg|WideOr24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal72~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal72~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal264~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal72~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal72~0 .lut_mask = 64'h0000000000040000;
defparam \u_cfg|u_i2c_cfg|Equal72~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~0_combout  = ( \u_cfg|u_i2c_cfg|Equal268~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal261~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal72~0_combout  & !\u_cfg|u_i2c_cfg|Equal73~0_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal268~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal72~0_combout  & !\u_cfg|u_i2c_cfg|Equal73~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~0 .lut_mask = 64'hF8F8F8F8F800F800;
defparam \u_cfg|u_i2c_cfg|WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~7_combout  = ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( \u_cfg|u_i2c_cfg|Equal68~2_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal214~0_combout  & ( \u_cfg|u_i2c_cfg|Equal68~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal45~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal68~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & \u_cfg|u_i2c_cfg|Equal45~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal214~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal68~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & \u_cfg|u_i2c_cfg|Equal45~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~7 .lut_mask = 64'h030303030303FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~25_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (((!\u_cfg|u_i2c_cfg|cnt0 [7] & \u_cfg|u_i2c_cfg|Equal13~0_combout )) # (\u_cfg|u_i2c_cfg|Equal140~1_combout ))) # 
// (\u_cfg|u_i2c_cfg|cnt0 [5] & (!\u_cfg|u_i2c_cfg|cnt0 [7] & ((\u_cfg|u_i2c_cfg|Equal140~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~25 .lut_mask = 64'h00000000000008EE;
defparam \u_cfg|u_i2c_cfg|WideOr19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~24_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (((\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal41~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [1]))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal41~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [1]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~24 .lut_mask = 64'h00000000020002AA;
defparam \u_cfg|u_i2c_cfg|WideOr19~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~26 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~26_combout  = ( !\u_cfg|u_i2c_cfg|WideOr19~25_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~24_combout  & ( (\u_cfg|u_i2c_cfg|WideOr29~0_combout  & !\u_cfg|u_i2c_cfg|WideOr19~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr29~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~7_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~25_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~26 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~26 .lut_mask = 64'h3030000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~27 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~27_combout  = ( !\u_cfg|u_i2c_cfg|WideOr24~4_combout  & ( \u_cfg|u_i2c_cfg|WideOr19~26_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~23_combout  & (\u_cfg|u_i2c_cfg|WideOr25~0_combout  & !\u_cfg|u_i2c_cfg|WideOr19~19_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~23_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr25~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~19_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~4_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~27 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~27 .lut_mask = 64'h0000000010100000;
defparam \u_cfg|u_i2c_cfg|WideOr19~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~combout  = ( \u_cfg|u_i2c_cfg|WideOr19~6_combout  & ( \u_cfg|u_i2c_cfg|WideOr19~27_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~18_combout  & \u_cfg|u_i2c_cfg|WideOr19~36_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~18_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~36_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~6_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19 .lut_mask = 64'h0000000000000303;
defparam \u_cfg|u_i2c_cfg|WideOr19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~7_combout  = ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal41~1_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1]))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal45~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 
// [1] & (\u_cfg|u_i2c_cfg|Equal41~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 [4])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~7 .lut_mask = 64'h0C000C003F003F00;
defparam \u_cfg|u_i2c_cfg|WideOr27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~3_combout  = ( !\u_cfg|u_i2c_cfg|Equal41~1_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~7_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~7_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal212~0_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal41~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~7_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~7_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout ) 
// # (!\u_cfg|u_i2c_cfg|Equal212~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~7_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~7_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout 
// ) # (!\u_cfg|u_i2c_cfg|Equal212~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~7_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr27~7_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~3 .lut_mask = 64'hE000E000E0000000;
defparam \u_cfg|u_i2c_cfg|WideOr12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~7_combout  = ( \u_cfg|u_i2c_cfg|Equal196~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal48~0_combout  & \u_cfg|u_i2c_cfg|Equal150~1_combout )) # (\u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal196~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal48~0_combout  & \u_cfg|u_i2c_cfg|Equal150~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~7 .lut_mask = 64'h111111111F1F1F1F;
defparam \u_cfg|u_i2c_cfg|WideOr12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~8_combout  = ( !\u_cfg|u_i2c_cfg|WideOr12~7_combout  & ( (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal45~1_combout )))) # (\u_cfg|u_i2c_cfg|Equal48~0_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal148~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal45~1_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~8 .lut_mask = 64'hFCA8FCA800000000;
defparam \u_cfg|u_i2c_cfg|WideOr12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal303~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal303~0_combout  = ( \u_cfg|u_i2c_cfg|Equal268~0_combout  & ( \u_cfg|u_i2c_cfg|Equal299~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal261~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal299~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal303~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal303~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal303~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal303~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal108~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal108~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|Equal76~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & \u_cfg|u_i2c_cfg|cnt0 
// [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal108~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal108~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal108~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal108~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~9_combout  = ( \u_cfg|u_i2c_cfg|Equal108~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal303~0_combout  & !\u_cfg|u_i2c_cfg|Equal150~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal108~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal303~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal303~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal108~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~9 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \u_cfg|u_i2c_cfg|WideOr12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~10_combout  = ( \u_cfg|u_i2c_cfg|WideOr12~9_combout  & ( (!\u_cfg|u_i2c_cfg|Equal49~1_combout ) # ((!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|cnt0 [7]) # (\u_cfg|u_i2c_cfg|cnt0 [1]))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (!\u_cfg|u_i2c_cfg|cnt0 [7])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~10 .lut_mask = 64'h00000000F7FEF7FE;
defparam \u_cfg|u_i2c_cfg|WideOr12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal48~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal48~1_combout  = ( \u_cfg|u_i2c_cfg|Equal48~3_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal48~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal48~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal48~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~5_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & \u_cfg|u_i2c_cfg|Equal6~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & 
// (\u_cfg|u_i2c_cfg|Equal140~1_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & \u_cfg|u_i2c_cfg|Equal6~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~5 .lut_mask = 64'h00010001000F000F;
defparam \u_cfg|u_i2c_cfg|WideOr12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~6_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal48~1_combout  & !\u_cfg|u_i2c_cfg|WideOr12~5_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr12~5_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|WideOr12~5_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~6 .lut_mask = 64'hFF00FF00AA00AA00;
defparam \u_cfg|u_i2c_cfg|WideOr12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~11_combout  = ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr12~6_combout  & ( (!\u_cfg|u_i2c_cfg|Equal40~0_combout  & (\u_cfg|u_i2c_cfg|WideOr12~8_combout  & \u_cfg|u_i2c_cfg|WideOr12~10_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal214~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr12~6_combout  & ( (\u_cfg|u_i2c_cfg|WideOr12~8_combout  & \u_cfg|u_i2c_cfg|WideOr12~10_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr12~8_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr12~10_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~11 .lut_mask = 64'h00000000000F000A;
defparam \u_cfg|u_i2c_cfg|WideOr12~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~2_combout  = ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr14~1_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|Equal37~2_combout ) # 
// (\u_cfg|u_i2c_cfg|cnt0 [1]))))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr14~1_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((!\u_cfg|u_i2c_cfg|Equal37~2_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|WideOr14~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~2 .lut_mask = 64'hF0B0F0B0D090D090;
defparam \u_cfg|u_i2c_cfg|WideOr14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~3_combout  = ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (((!\u_cfg|u_i2c_cfg|cnt0 [1])))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|Equal4~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal16~1_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) ) # 
// ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal17~3_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [4] ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4]) # 
// ((!\u_cfg|u_i2c_cfg|Equal4~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal16~1_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~3 .lut_mask = 64'hEAEEAAAAEA44AA00;
defparam \u_cfg|u_i2c_cfg|WideOr14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal40~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal40~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|cnt0 [5] ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal40~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal40~2 .lut_mask = 64'h3333333300000000;
defparam \u_cfg|u_i2c_cfg|Equal40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal40~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal40~1_combout  = ( \u_cfg|u_i2c_cfg|Equal40~2_combout  & ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal40~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal40~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~1_combout  = ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( \u_cfg|u_i2c_cfg|Equal17~3_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [4] ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~2_combout  & ( \u_cfg|u_i2c_cfg|Equal17~3_combout  & ( 
// (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal36~2_combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal17~3_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [4] ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal37~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|Equal40~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal36~2_combout )))) 
// ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~1 .lut_mask = 64'h10D0F0F0D0D0F0F0;
defparam \u_cfg|u_i2c_cfg|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal279~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal279~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [0] & ( (!\u_cfg|u_i2c_cfg|cnt0 [17] & (\u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt0 [18] & !\u_cfg|u_i2c_cfg|cnt0 [5]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[8]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal279~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal279~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal279~1 .lut_mask = 64'h0000000020002000;
defparam \u_cfg|u_i2c_cfg|Equal279~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal279~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal279~0_combout  = ( \u_cfg|u_i2c_cfg|Equal279~1_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~2_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal279~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal279~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal279~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal279~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal279~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~0_combout  = ( !\u_cfg|u_i2c_cfg|Equal279~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5]) # ((!\u_cfg|u_i2c_cfg|Equal140~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal132~0_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [6]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal279~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~3_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal276~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal196~0_combout  & 
// (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal13~0_combout )) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal196~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal13~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal264~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal196~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal13~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~3 .lut_mask = 64'h001100110011FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal13~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal13~1_combout  = ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal13~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal13~1 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~1_combout  = ( \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (\u_cfg|u_i2c_cfg|WideOr17~0_combout  & (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & !\u_cfg|u_i2c_cfg|WideOr24~3_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|WideOr17~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr24~3_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal12~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr17~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~3_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~1 .lut_mask = 64'h5040504040404040;
defparam \u_cfg|u_i2c_cfg|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~3_combout  = ( \u_cfg|u_i2c_cfg|Equal9~0_combout  & ( \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal9~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & 
// ((!\u_cfg|u_i2c_cfg|Equal16~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|Equal12~0_combout )))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (((!\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|Equal16~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|Equal12~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~3 .lut_mask = 64'hFD5DF85850505050;
defparam \u_cfg|u_i2c_cfg|WideOr28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~0_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal134~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal108~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal261~0_combout ))) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal264~0_combout  & ( \u_cfg|u_i2c_cfg|Equal134~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal108~1_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout ) 
// # (!\u_cfg|u_i2c_cfg|Equal261~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal264~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal108~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~0 .lut_mask = 64'hFFFFEEEEF0F0E0E0;
defparam \u_cfg|u_i2c_cfg|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~2_combout  = ( \u_cfg|u_i2c_cfg|WideOr28~3_combout  & ( \u_cfg|u_i2c_cfg|WideOr14~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr14~2_combout  & (\u_cfg|u_i2c_cfg|WideOr14~3_combout  & (!\u_cfg|u_i2c_cfg|WideOr16~1_combout  & 
// \u_cfg|u_i2c_cfg|WideOr12~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr14~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr14~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr16~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr12~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr28~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~2 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal172~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal172~2_combout  = ( !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & ( (!\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|cnt0 [5])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal172~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal172~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal172~2 .lut_mask = 64'h000A000A00000000;
defparam \u_cfg|u_i2c_cfg|Equal172~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal140~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal140~0_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|cnt0 [7])

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal140~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal140~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal140~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \u_cfg|u_i2c_cfg|Equal140~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal172~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal172~0_combout  = ( \u_cfg|u_i2c_cfg|Equal140~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal172~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal4~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal172~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal140~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal172~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal172~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal172~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal172~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~5_combout  = ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (((\u_cfg|u_i2c_cfg|Equal134~0_combout  & \u_cfg|u_i2c_cfg|Equal36~0_combout )) # (\u_cfg|u_i2c_cfg|Equal40~0_combout ))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal134~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [6] & ((\u_cfg|u_i2c_cfg|Equal36~0_combout ) # (\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~5 .lut_mask = 64'h1050105030703070;
defparam \u_cfg|u_i2c_cfg|WideNor0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal36~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal36~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal292~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal36~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal36~1 .lut_mask = 64'h0000000000010000;
defparam \u_cfg|u_i2c_cfg|Equal36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~0_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal140~0_combout  & (\u_cfg|u_i2c_cfg|Equal140~1_combout  & \u_cfg|u_i2c_cfg|cnt0 [5]))) # 
// (\u_cfg|u_i2c_cfg|Equal36~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( \u_cfg|u_i2c_cfg|Equal36~1_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal140~0_combout  & (\u_cfg|u_i2c_cfg|Equal140~1_combout  & \u_cfg|u_i2c_cfg|cnt0 [5])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal140~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~0 .lut_mask = 64'h0000000355555557;
defparam \u_cfg|u_i2c_cfg|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~6_combout  = ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr26~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal172~0_combout  & (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & !\u_cfg|u_i2c_cfg|WideNor0~5_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr26~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal172~0_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~5_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal48~0_combout )))) ) ) 
// )

	.dataa(!\u_cfg|u_i2c_cfg|Equal172~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~5_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~6 .lut_mask = 64'hA800A00000000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal171~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal171~0_combout  = ( \u_cfg|u_i2c_cfg|Equal171~1_combout  & ( \u_cfg|u_i2c_cfg|Equal134~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal171~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal171~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal171~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal171~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal171~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~1_combout  = ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal171~0_combout  & !\u_cfg|u_i2c_cfg|Equal134~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal171~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal171~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~1 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \u_cfg|u_i2c_cfg|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~2_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( (\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal17~1_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( (\u_cfg|u_i2c_cfg|Equal49~1_combout  & 
// \u_cfg|u_i2c_cfg|cnt0 [7]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~2 .lut_mask = 64'h1111111100030003;
defparam \u_cfg|u_i2c_cfg|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~3_combout  = ( !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ) ) ) 
// )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~3 .lut_mask = 64'hFCFCF0F0FCFC0000;
defparam \u_cfg|u_i2c_cfg|WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~4_combout  = ( !\u_cfg|u_i2c_cfg|WideNor0~2_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal169~0_combout  & \u_cfg|u_i2c_cfg|WideNor0~1_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal169~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~4 .lut_mask = 64'h000000000A0A0000;
defparam \u_cfg|u_i2c_cfg|WideNor0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~0_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~4_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~6_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u_cfg|u_i2c_cfg|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal296~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal296~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|Equal296~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal296~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal296~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal296~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal296~0 .lut_mask = 64'h0000000000100000;
defparam \u_cfg|u_i2c_cfg|Equal296~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~0_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|Equal296~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal212~0_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|Equal296~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|Equal296~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~0 .lut_mask = 64'h0030003055755575;
defparam \u_cfg|u_i2c_cfg|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~1_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [3] & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal296~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal214~0_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [3] & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal296~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal296~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~1 .lut_mask = 64'h008800880F8F0F8F;
defparam \u_cfg|u_i2c_cfg|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal309~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal309~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (!\u_cfg|u_i2c_cfg|cnt0 [17] & (\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q  & (\u_cfg|u_i2c_cfg|cnt0 [8] & !\u_cfg|u_i2c_cfg|cnt0 [18]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [17]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [8]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [18]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal309~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal309~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal309~1 .lut_mask = 64'h0000000002000200;
defparam \u_cfg|u_i2c_cfg|Equal309~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal309~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal309~0_combout  = ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal309~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal20~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal309~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal309~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal309~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal309~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal309~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~4_combout  = ( !\u_cfg|u_i2c_cfg|Equal309~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr20~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr13~0_combout  & !\u_cfg|u_i2c_cfg|WideOr17~1_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr20~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr13~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal309~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12~4 .lut_mask = 64'hA000A00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr12~combout  = ( \u_cfg|u_i2c_cfg|WideOr12~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr12~4_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~6_combout  & (\u_cfg|u_i2c_cfg|WideOr12~3_combout  & (\u_cfg|u_i2c_cfg|WideOr12~11_combout  & 
// \u_cfg|u_i2c_cfg|WideOr12~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~6_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr12~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr12~11_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr12~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr12~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr12 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~13_combout  = ( \u_cfg|u_i2c_cfg|Equal72~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal84~0_combout  & (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & !\u_cfg|u_i2c_cfg|Equal68~1_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal72~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal72~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal84~0_combout  & 
// !\u_cfg|u_i2c_cfg|Equal68~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal72~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~13 .lut_mask = 64'hFFFFA0A0CCCC8080;
defparam \u_cfg|u_i2c_cfg|WideOr28~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~0_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal148~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal214~0_combout ) # (\u_cfg|u_i2c_cfg|Equal200~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal148~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal16~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal214~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal200~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal148~0_combout  & ( \u_cfg|u_i2c_cfg|Equal214~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal148~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal16~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal214~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal200~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~0 .lut_mask = 64'h000500FF333733FF;
defparam \u_cfg|u_i2c_cfg|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~14_combout  = ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal171~0_combout  & !\u_cfg|u_i2c_cfg|Equal196~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal171~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal171~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~14 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \u_cfg|u_i2c_cfg|WideOr28~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~0_combout  = ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal68~2_combout  & \u_cfg|u_i2c_cfg|cnt0 [7])) # (\u_cfg|u_i2c_cfg|cnt0 [6] & 
// ((!\u_cfg|u_i2c_cfg|cnt0 [7])))) # (\u_cfg|u_i2c_cfg|Equal9~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal68~2_combout  & \u_cfg|u_i2c_cfg|cnt0 
// [7]))) # (\u_cfg|u_i2c_cfg|Equal9~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~0 .lut_mask = 64'h0000000002FF52FF;
defparam \u_cfg|u_i2c_cfg|WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal298~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal298~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [3] & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal298~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal298~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal298~1 .lut_mask = 64'hF000F00000000000;
defparam \u_cfg|u_i2c_cfg|Equal298~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal298~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal298~0_combout  = ( \u_cfg|u_i2c_cfg|Equal298~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal296~1_combout  & (\u_cfg|u_i2c_cfg|cnt0 [1] & 
// \u_cfg|u_i2c_cfg|Equal260~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal296~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal298~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal298~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal298~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal298~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal298~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal286~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal286~0_combout  = ( \u_cfg|u_i2c_cfg|Equal282~0_combout  & ( \u_cfg|u_i2c_cfg|Equal268~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal286~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal286~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal286~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u_cfg|u_i2c_cfg|Equal286~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~1_combout  = ( !\u_cfg|u_i2c_cfg|Equal298~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal286~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr28~13_combout  & (!\u_cfg|u_i2c_cfg|WideOr16~0_combout  & (\u_cfg|u_i2c_cfg|WideOr28~14_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr28~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr28~13_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr16~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~14_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr28~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal298~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal286~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~1 .lut_mask = 64'h0400000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal141~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal141~0_combout  = ( \u_cfg|u_i2c_cfg|Equal45~2_combout  & ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal141~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal141~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal141~0 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|Equal141~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~0_combout  = ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal263~0_combout  & \u_cfg|u_i2c_cfg|Equal264~0_combout )) # (\u_cfg|u_i2c_cfg|Equal148~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal263~0_combout  & \u_cfg|u_i2c_cfg|Equal264~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal263~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~0 .lut_mask = 64'h0505050505FF05FF;
defparam \u_cfg|u_i2c_cfg|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~1_combout  = ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal212~0_combout  & \u_cfg|u_i2c_cfg|Equal41~0_combout )) # (\u_cfg|u_i2c_cfg|Equal6~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal212~0_combout  & \u_cfg|u_i2c_cfg|Equal41~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~1 .lut_mask = 64'h000F000F555F555F;
defparam \u_cfg|u_i2c_cfg|WideOr24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~2_combout  = ( !\u_cfg|u_i2c_cfg|WideOr24~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal141~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr24~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal141~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~2 .lut_mask = 64'hA080A08000000000;
defparam \u_cfg|u_i2c_cfg|WideOr24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal79~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal79~0_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal13~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal79~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal79~0 .lut_mask = 64'h0000000002020202;
defparam \u_cfg|u_i2c_cfg|Equal79~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~0_combout  = ( \u_cfg|u_i2c_cfg|Equal262~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal79~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal268~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal48~0_combout ))) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal262~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal79~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal48~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal262~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal79~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~0 .lut_mask = 64'hFCFCA8A800000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~1_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & (((\u_cfg|u_i2c_cfg|Equal17~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [5])) # (\u_cfg|u_i2c_cfg|Equal8~0_combout ))) ) ) ) 
// # ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal17~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [5] & ((\u_cfg|u_i2c_cfg|Equal8~0_combout ))))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|cnt0 [6] & ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|Equal4~0_combout  & \u_cfg|u_i2c_cfg|Equal8~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~1 .lut_mask = 64'h000C0407010F0000;
defparam \u_cfg|u_i2c_cfg|WideOr27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~0_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal80~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (((\u_cfg|u_i2c_cfg|Equal76~0_combout ))))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~0 .lut_mask = 64'h0257025702570257;
defparam \u_cfg|u_i2c_cfg|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~0_combout  = ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal225~0_combout  & (!\u_cfg|u_i2c_cfg|Equal242~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~2_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal262~0_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal225~0_combout  & (!\u_cfg|u_i2c_cfg|Equal242~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~2_combout 
// ) # (!\u_cfg|u_i2c_cfg|Equal262~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal198~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal225~0_combout  & (!\u_cfg|u_i2c_cfg|Equal242~0_combout  & 
// ((!\u_cfg|u_i2c_cfg|Equal48~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal262~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal225~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal242~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal262~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~0 .lut_mask = 64'h8880888088800000;
defparam \u_cfg|u_i2c_cfg|WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~2_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr27~1_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal134~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr27~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~2 .lut_mask = 64'h00000000E000E000;
defparam \u_cfg|u_i2c_cfg|WideOr27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~3_combout  = ( \u_cfg|u_i2c_cfg|WideOr18~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~2_combout  & ( (\u_cfg|u_i2c_cfg|WideOr28~1_combout  & (\u_cfg|u_i2c_cfg|WideOr24~2_combout  & \u_cfg|u_i2c_cfg|WideOr19~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr28~1_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~3 .lut_mask = 64'h0000000000000005;
defparam \u_cfg|u_i2c_cfg|WideOr27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout[2]~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  = ( \u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt_byte [3] & \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q )) ) ) # ( !\u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( 
// (!\u_cfg|u_i2c_cfg|cnt_byte [1] & (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & (!\u_cfg|u_i2c_cfg|cnt_byte [3] & \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~3 .lut_mask = 64'h0080008000C000C0;
defparam \u_cfg|u_i2c_cfg|trans_dout[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal288~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal288~0_combout  = ( \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|cnt0 [3]) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal288~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal288~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal288~0 .lut_mask = 64'h0000000005050505;
defparam \u_cfg|u_i2c_cfg|Equal288~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~1_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( (\u_cfg|u_i2c_cfg|Equal40~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|cnt0 [7])) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( 
// \u_cfg|u_i2c_cfg|cnt0 [1] & ( (\u_cfg|u_i2c_cfg|Equal40~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [6] & !\u_cfg|u_i2c_cfg|cnt0 [7])) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( (\u_cfg|u_i2c_cfg|cnt0 [7] & ((!\u_cfg|u_i2c_cfg|cnt0 [6] 
// & (\u_cfg|u_i2c_cfg|Equal40~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [6] & ((\u_cfg|u_i2c_cfg|Equal69~0_combout ))))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~1 .lut_mask = 64'h0000005305000050;
defparam \u_cfg|u_i2c_cfg|WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~2_combout  = ( !\u_cfg|u_i2c_cfg|WideOr23~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal288~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal108~0_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [1]))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal288~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~2 .lut_mask = 64'hCCC0CCC000000000;
defparam \u_cfg|u_i2c_cfg|WideOr23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~2_combout  = ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( \u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal36~0_combout  & (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal80~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal132~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( \u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal36~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal80~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal132~0_combout 
// ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal80~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal132~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal80~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal132~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~2 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \u_cfg|u_i2c_cfg|WideOr18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~3_combout  = ( !\u_cfg|u_i2c_cfg|Equal17~1_combout  & ( \u_cfg|u_i2c_cfg|Equal134~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~2_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal17~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  & ( 
// \u_cfg|u_i2c_cfg|WideOr18~2_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal17~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~2_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~3 .lut_mask = 64'h5555555555550000;
defparam \u_cfg|u_i2c_cfg|WideOr18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal76~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal76~1_combout  = ( \u_cfg|u_i2c_cfg|Equal16~2_combout  & ( \u_cfg|u_i2c_cfg|Equal76~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & \u_cfg|u_i2c_cfg|Equal260~1_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal76~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal76~1 .lut_mask = 64'h0000000000000002;
defparam \u_cfg|u_i2c_cfg|Equal76~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~4_combout  = ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal45~1_combout  & (!\u_cfg|u_i2c_cfg|Equal268~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal76~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal150~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal268~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal76~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal150~0_combout 
// ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal45~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal76~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal150~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal76~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal150~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~4 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \u_cfg|u_i2c_cfg|WideOr27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal140~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal140~2_combout  = ( \u_cfg|u_i2c_cfg|Equal140~0_combout  & ( \u_cfg|u_i2c_cfg|Equal76~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal16~2_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal140~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal140~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal140~2 .lut_mask = 64'h0000000000000010;
defparam \u_cfg|u_i2c_cfg|Equal140~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~17_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|Equal140~2_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & ((\u_cfg|u_i2c_cfg|Equal41~0_combout ) # 
// (\u_cfg|u_i2c_cfg|Equal140~2_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|Equal140~2_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~17 .lut_mask = 64'h1111151511115555;
defparam \u_cfg|u_i2c_cfg|WideOr27~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~16_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal68~2_combout  & \u_cfg|u_i2c_cfg|Equal150~1_combout )) # (\u_cfg|u_i2c_cfg|Equal48~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal68~2_combout  & \u_cfg|u_i2c_cfg|Equal150~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~16 .lut_mask = 64'h0505050505FF05FF;
defparam \u_cfg|u_i2c_cfg|WideOr27~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~21_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~21 .lut_mask = 64'h000000000000FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr27~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~12_combout  = ( !\u_cfg|u_i2c_cfg|Equal300~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~21_combout  & ( (!\u_cfg|u_i2c_cfg|Equal289~0_combout  & (!\u_cfg|u_i2c_cfg|Equal69~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal84~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal300~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr27~21_combout  & ( (!\u_cfg|u_i2c_cfg|Equal289~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal84~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal289~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal300~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~12 .lut_mask = 64'hE0E00000E0000000;
defparam \u_cfg|u_i2c_cfg|WideOr27~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~15_combout  = ( \u_cfg|u_i2c_cfg|Equal260~2_combout  & ( ((\u_cfg|u_i2c_cfg|Equal140~2_combout  & \u_cfg|u_i2c_cfg|Equal22~0_combout )) # (\u_cfg|u_i2c_cfg|Equal282~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal260~2_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal140~2_combout  & \u_cfg|u_i2c_cfg|Equal22~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~15 .lut_mask = 64'h000F000F555F555F;
defparam \u_cfg|u_i2c_cfg|WideOr27~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~14_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal76~0_combout  & (!\u_cfg|u_i2c_cfg|Equal134~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal37~1_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal76~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ))) 
// ) ) ) # ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal132~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~14 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \u_cfg|u_i2c_cfg|WideOr27~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~18_combout  = ( !\u_cfg|u_i2c_cfg|WideOr27~15_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~14_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr27~17_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~16_combout  & \u_cfg|u_i2c_cfg|WideOr27~12_combout )) ) ) 
// )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr27~17_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr27~16_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr27~12_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr27~15_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~18 .lut_mask = 64'h0000000008080000;
defparam \u_cfg|u_i2c_cfg|WideOr27~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~6_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal292~1_combout  & \u_cfg|u_i2c_cfg|Equal292~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal212~0_combout ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal292~1_combout  & \u_cfg|u_i2c_cfg|Equal292~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~6 .lut_mask = 64'h0003000355575557;
defparam \u_cfg|u_i2c_cfg|WideOr27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~0_combout  = ( \u_cfg|u_i2c_cfg|Equal150~1_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal150~1_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal148~1_combout  & 
// \u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal150~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal148~1_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal150~1_combout  & 
// ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal148~1_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~0 .lut_mask = 64'h030303030303FFFF;
defparam \u_cfg|u_i2c_cfg|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~4_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( \u_cfg|u_i2c_cfg|Equal17~2_combout  & ( \u_cfg|u_i2c_cfg|Equal68~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal17~2_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal68~0_combout  & \u_cfg|u_i2c_cfg|Equal48~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~4 .lut_mask = 64'h0000030300003333;
defparam \u_cfg|u_i2c_cfg|WideOr18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal180~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal180~0_combout  = ( \u_cfg|u_i2c_cfg|Equal36~1_combout  & ( \u_cfg|u_i2c_cfg|Equal148~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal180~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal180~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal180~0 .lut_mask = 64'h0000000033333333;
defparam \u_cfg|u_i2c_cfg|Equal180~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~2_combout  = ( !\u_cfg|u_i2c_cfg|WideOr18~4_combout  & ( !\u_cfg|u_i2c_cfg|Equal180~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideNor0~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal41~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal198~0_combout  & 
// !\u_cfg|u_i2c_cfg|Equal84~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~4_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal180~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~2 .lut_mask = 64'hA888000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal187~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal187~0_combout  = ( \u_cfg|u_i2c_cfg|Equal260~1_combout  & ( \u_cfg|u_i2c_cfg|Equal260~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal171~1_combout  & (\u_cfg|u_i2c_cfg|Equal150~0_combout  & (\u_cfg|u_i2c_cfg|Equal264~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal171~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal187~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal187~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal187~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal187~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~8_combout  = ( !\u_cfg|u_i2c_cfg|Equal187~0_combout  & ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal187~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal37~2_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal187~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~8 .lut_mask = 64'hFFFF0000AAAA0000;
defparam \u_cfg|u_i2c_cfg|WideOr27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~9_combout  = ( \u_cfg|u_i2c_cfg|Equal49~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal13~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (((\u_cfg|u_i2c_cfg|Equal12~0_combout )) # 
// (\u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal49~2_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal13~1_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|Equal12~0_combout ))))) ) 
// )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~9 .lut_mask = 64'h084C084C195D195D;
defparam \u_cfg|u_i2c_cfg|WideOr27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~10_combout  = ( !\u_cfg|u_i2c_cfg|WideOr11~1_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal86~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal140~2_combout  & 
// !\u_cfg|u_i2c_cfg|Equal144~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr11~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal140~2_combout  & !\u_cfg|u_i2c_cfg|Equal144~0_combout 
// )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr11~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~10 .lut_mask = 64'hFAF00000C8C00000;
defparam \u_cfg|u_i2c_cfg|WideOr27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~11_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~10_combout  & ( (!\u_cfg|u_i2c_cfg|Equal209~1_combout  & (\u_cfg|u_i2c_cfg|WideOr27~8_combout  & !\u_cfg|u_i2c_cfg|WideOr27~9_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal209~1_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr27~8_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr27~9_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~11 .lut_mask = 64'h000000000A000A00;
defparam \u_cfg|u_i2c_cfg|WideOr27~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~19_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~11_combout  & ( (\u_cfg|u_i2c_cfg|WideOr27~18_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~7_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~6_combout  & \u_cfg|u_i2c_cfg|WideOr28~2_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr27~18_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr27~7_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr27~6_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr28~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~19 .lut_mask = 64'h0000000000400040;
defparam \u_cfg|u_i2c_cfg|WideOr27~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~5_combout  = ( \u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~4_combout  & (!\u_cfg|u_i2c_cfg|Equal132~0_combout  & !\u_cfg|u_i2c_cfg|WideOr19~5_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|WideOr19~4_combout  & !\u_cfg|u_i2c_cfg|WideOr19~5_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~5_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~5 .lut_mask = 64'h3300330030003000;
defparam \u_cfg|u_i2c_cfg|WideOr27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~20_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~5_combout  & ( (\u_cfg|u_i2c_cfg|WideOr23~2_combout  & (\u_cfg|u_i2c_cfg|WideOr18~3_combout  & (\u_cfg|u_i2c_cfg|WideOr27~4_combout  & \u_cfg|u_i2c_cfg|WideOr27~19_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr23~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr27~4_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr27~19_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~20 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideOr27~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~4_combout  = ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~20_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & ((!\u_cfg|u_i2c_cfg|WideOr27~3_combout ))) # 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & (!\u_cfg|u_i2c_cfg|WideOr12~combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~20_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr19~combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( !\u_cfg|u_i2c_cfg|WideOr27~20_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ) # (!\u_cfg|u_i2c_cfg|WideOr12~combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( !\u_cfg|u_i2c_cfg|WideOr27~20_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & !\u_cfg|u_i2c_cfg|WideOr19~combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr12~combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr27~3_combout ),
	.datae(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~4 .lut_mask = 64'h4444FAFA4444FA50;
defparam \u_cfg|u_i2c_cfg|trans_dout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \u_cfg|u_i2c_cfg|trans_dout[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[2] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~5_combout  = (!\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal4~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal9~0_combout ))))

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~5 .lut_mask = 64'h048C048C048C048C;
defparam \u_cfg|u_i2c_cfg|WideOr14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~6_combout  = ( \u_cfg|u_i2c_cfg|Equal12~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (((\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal9~0_combout )) # 
// (\u_cfg|u_i2c_cfg|Equal8~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal12~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & (((\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal9~0_combout )) # (\u_cfg|u_i2c_cfg|Equal8~1_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~6 .lut_mask = 64'h051505158D9D8D9D;
defparam \u_cfg|u_i2c_cfg|WideOr14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~7_combout  = ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr12~9_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr14~5_combout  & (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|Equal305~0_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr14~6_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr12~9_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr14~5_combout  & (!\u_cfg|u_i2c_cfg|Equal305~0_combout  & !\u_cfg|u_i2c_cfg|WideOr14~6_combout )) ) 
// ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr14~5_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal305~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr14~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~7 .lut_mask = 64'h00000000A0008000;
defparam \u_cfg|u_i2c_cfg|WideOr14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~38 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~38_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (((\u_cfg|u_i2c_cfg|Equal68~2_combout )) # (\u_cfg|u_i2c_cfg|Equal72~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// ((!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal72~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|Equal68~2_combout ))))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~38 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~38 .lut_mask = 64'h0000000032BF0000;
defparam \u_cfg|u_i2c_cfg|WideNor0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~1_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & ((\u_cfg|u_i2c_cfg|Equal148~0_combout ) # (\u_cfg|u_i2c_cfg|Equal150~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal37~1_combout  & (\u_cfg|u_i2c_cfg|Equal148~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [6])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~1 .lut_mask = 64'h030003005F005F00;
defparam \u_cfg|u_i2c_cfg|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~39 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~39_combout  = ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal140~2_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal140~2_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|cnt0 [4]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~39 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~39 .lut_mask = 64'h0A0F0A0F0A5F0A5F;
defparam \u_cfg|u_i2c_cfg|WideNor0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal189~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal189~0_combout  = ( \u_cfg|u_i2c_cfg|Equal45~2_combout  & ( \u_cfg|u_i2c_cfg|Equal148~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal189~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal189~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal189~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal189~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~15_combout  = ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal189~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal49~1_combout ))) ) ) ) # 
// ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal140~2_combout  & (!\u_cfg|u_i2c_cfg|Equal189~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal49~1_combout )))) ) ) ) 
// # ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal189~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal49~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal189~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~15 .lut_mask = 64'hFA00C800FA000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~16_combout  = ( !\u_cfg|u_i2c_cfg|WideNor0~39_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~15_combout  & ( (!\u_cfg|u_i2c_cfg|WideNor0~38_combout  & (!\u_cfg|u_i2c_cfg|Equal193~0_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~0_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr13~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~38_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal193~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr13~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~39_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~16 .lut_mask = 64'h0000000080000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal159~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal159~0_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal154~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|Equal45~2_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal45~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal154~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal159~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal159~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal159~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal159~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~12_combout  = ( \u_cfg|u_i2c_cfg|Equal13~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal159~0_combout  & (((!\u_cfg|u_i2c_cfg|Equal134~1_combout  & !\u_cfg|u_i2c_cfg|Equal148~1_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [5]))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal13~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal159~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal159~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~12 .lut_mask = 64'hAAAAAAAAA222A222;
defparam \u_cfg|u_i2c_cfg|WideNor0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal172~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal172~1_combout  = ( \u_cfg|u_i2c_cfg|Equal140~0_combout  & ( \u_cfg|u_i2c_cfg|Equal76~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~1_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & 
// \u_cfg|u_i2c_cfg|Equal16~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal140~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal172~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal172~1 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal172~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~15_combout  = ( \u_cfg|u_i2c_cfg|Equal172~1_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|cnt0 [4] ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal172~1_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & 
// (\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal40~0_combout ) # (\u_cfg|u_i2c_cfg|Equal36~0_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal172~1_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|cnt0 [4] ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~15 .lut_mask = 64'h0000333302223333;
defparam \u_cfg|u_i2c_cfg|WideOr13~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~13_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [7] & !\u_cfg|u_i2c_cfg|cnt0 [6]) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|cnt0 [7] & !\u_cfg|u_i2c_cfg|cnt0 [6]) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|Equal69~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [1] & 
// !\u_cfg|u_i2c_cfg|cnt0 [6]))) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|Equal69~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [6])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~13 .lut_mask = 64'h1100100055005500;
defparam \u_cfg|u_i2c_cfg|WideNor0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~3_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal141~0_combout  & (!\u_cfg|u_i2c_cfg|Equal150~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal141~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal141~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~3 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \u_cfg|u_i2c_cfg|WideOr23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~14_combout  = ( \u_cfg|u_i2c_cfg|WideOr23~3_combout  & ( !\u_cfg|u_i2c_cfg|WideOr12~7_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~12_combout  & (!\u_cfg|u_i2c_cfg|WideOr13~15_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~10_combout  & 
// !\u_cfg|u_i2c_cfg|WideNor0~13_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~12_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr13~15_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~10_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~13_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr23~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~14 .lut_mask = 64'h0000400000000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~4_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~14_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~16_combout  & \u_cfg|u_i2c_cfg|WideNor0~7_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~16_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14~4 .lut_mask = 64'h0000000005050505;
defparam \u_cfg|u_i2c_cfg|WideOr14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~5_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal6~0_combout  & ((\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (\u_cfg|u_i2c_cfg|Equal73~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~5 .lut_mask = 64'h0000000000070007;
defparam \u_cfg|u_i2c_cfg|WideOr24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~40 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~40_combout  = ( !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal73~0_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~40 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~40 .lut_mask = 64'hFFF0FFF000000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~17_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~40_combout  & ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~5_combout  & (!\u_cfg|u_i2c_cfg|Equal132~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal76~1_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideNor0~40_combout  & ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~5_combout  & (!\u_cfg|u_i2c_cfg|Equal132~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~0_combout 
// ) # (!\u_cfg|u_i2c_cfg|Equal76~1_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|WideNor0~40_combout  & ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~5_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal76~1_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideNor0~40_combout  & ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~5_combout  & (!\u_cfg|u_i2c_cfg|Equal132~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~0_combout 
// ) # (!\u_cfg|u_i2c_cfg|Equal76~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~5_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~40_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~17 .lut_mask = 64'hA080AA88A080A080;
defparam \u_cfg|u_i2c_cfg|WideNor0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~28 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~28_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( (\u_cfg|u_i2c_cfg|cnt0 [5] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|cnt0 [2])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~28 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~28 .lut_mask = 64'h0000000000300030;
defparam \u_cfg|u_i2c_cfg|WideOr11~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~5_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|WideOr11~28_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal261~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~5 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~18_combout  = ( !\u_cfg|u_i2c_cfg|Equal200~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal76~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal198~0_combout ))) ) ) ) 
// # ( \u_cfg|u_i2c_cfg|Equal200~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal198~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal200~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal198~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal200~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~18 .lut_mask = 64'hFAFAFA00C8C80000;
defparam \u_cfg|u_i2c_cfg|WideNor0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~19_combout  = ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  & ( \u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~18_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal17~3_combout  & 
// !\u_cfg|u_i2c_cfg|Equal44~0_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal134~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~18_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal17~3_combout  
// & !\u_cfg|u_i2c_cfg|Equal44~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~18_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # 
// ((!\u_cfg|u_i2c_cfg|Equal17~3_combout  & !\u_cfg|u_i2c_cfg|Equal44~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~18_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~19 .lut_mask = 64'h00EC00EC00EC0000;
defparam \u_cfg|u_i2c_cfg|WideNor0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~2_combout  = ( !\u_cfg|u_i2c_cfg|Equal209~1_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~19_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~17_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~5_combout  & (!\u_cfg|u_i2c_cfg|Equal309~0_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr17~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~17_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~5_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal309~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal209~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~2 .lut_mask = 64'h0000000040000000;
defparam \u_cfg|u_i2c_cfg|WideOr13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr14~combout  = ( \u_cfg|u_i2c_cfg|WideOr14~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr13~2_combout  & ( (\u_cfg|u_i2c_cfg|WideOr14~7_combout  & (\u_cfg|u_i2c_cfg|WideOr14~2_combout  & (\u_cfg|u_i2c_cfg|WideOr14~3_combout  & 
// \u_cfg|u_i2c_cfg|WideOr14~4_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr14~7_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr14~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr14~3_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr14~4_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr14~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr14 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~5_combout  = ( !\u_cfg|u_i2c_cfg|state_c.WREQ~q  & ( (\u_cfg|u_i2c_cfg|cnt_byte [1] & (!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q  & !\u_cfg|u_i2c_cfg|cnt_byte [3])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt_byte[2]~DUPLICATE_q ),
	.datac(!\u_cfg|u_i2c_cfg|cnt_byte [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~5 .lut_mask = 64'h4040404000000000;
defparam \u_cfg|u_i2c_cfg|trans_dout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~5_combout  = (\u_cfg|u_i2c_cfg|Equal22~0_combout  & (\u_cfg|u_i2c_cfg|Equal8~0_combout  & \u_cfg|u_i2c_cfg|Equal154~0_combout ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal154~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~5 .lut_mask = 64'h0003000300030003;
defparam \u_cfg|u_i2c_cfg|WideOr29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~1_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr29~5_combout  & ( (!\u_cfg|u_i2c_cfg|Equal76~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr24~3_combout  & ((!\u_cfg|u_i2c_cfg|Equal212~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal48~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr29~5_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~3_combout  & ((!\u_cfg|u_i2c_cfg|Equal212~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal48~0_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr24~3_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr29~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~1 .lut_mask = 64'hFA00C80000000000;
defparam \u_cfg|u_i2c_cfg|WideOr29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal302~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal302~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|Equal300~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|Equal260~0_combout  & (\u_cfg|u_i2c_cfg|Equal261~2_combout  & 
// \u_cfg|u_i2c_cfg|Equal260~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal260~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal300~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal302~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal302~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal302~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|Equal302~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal306~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal306~0_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal296~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal296~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal306~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal306~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal306~0 .lut_mask = 64'h00000000000F000F;
defparam \u_cfg|u_i2c_cfg|Equal306~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~15_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal16~1_combout  & (!\u_cfg|u_i2c_cfg|Equal212~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal37~1_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal212~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout 
// ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal16~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal45~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal37~1_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~15 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \u_cfg|u_i2c_cfg|WideOr28~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~16_combout  = ( \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal73~0_combout  & \u_cfg|u_i2c_cfg|Equal84~0_combout )) # (\u_cfg|u_i2c_cfg|Equal20~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal73~0_combout  & \u_cfg|u_i2c_cfg|Equal84~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~16 .lut_mask = 64'h0505050505FF05FF;
defparam \u_cfg|u_i2c_cfg|WideOr28~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~4_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (((!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal5~0_combout )) # (\u_cfg|u_i2c_cfg|Equal68~2_combout ))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal5~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~4 .lut_mask = 64'h0404040404550455;
defparam \u_cfg|u_i2c_cfg|WideOr28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~5_combout  = ( !\u_cfg|u_i2c_cfg|WideOr17~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr28~4_combout  & ( (!\u_cfg|u_i2c_cfg|Equal302~0_combout  & (!\u_cfg|u_i2c_cfg|Equal306~0_combout  & (\u_cfg|u_i2c_cfg|WideOr28~15_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr28~16_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal302~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal306~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~15_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr28~16_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr17~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~5 .lut_mask = 64'h0800000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~3_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|Equal49~0_combout  & (\u_cfg|u_i2c_cfg|Equal214~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal68~0_combout  & 
// (((\u_cfg|u_i2c_cfg|Equal49~0_combout  & \u_cfg|u_i2c_cfg|Equal214~0_combout )) # (\u_cfg|u_i2c_cfg|Equal37~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal49~0_combout  & \u_cfg|u_i2c_cfg|Equal214~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~3 .lut_mask = 64'h0303030303570357;
defparam \u_cfg|u_i2c_cfg|WideOr16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~1_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( \u_cfg|u_i2c_cfg|Equal9~0_combout  ) ) # ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal36~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~1 .lut_mask = 64'h000003030000FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~6_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (((\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal86~0_combout )) # (\u_cfg|u_i2c_cfg|Equal4~1_combout )) # 
// (\u_cfg|u_i2c_cfg|Equal68~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal86~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal86~0_combout )) # (\u_cfg|u_i2c_cfg|Equal4~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal86~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~6 .lut_mask = 64'h050505FF050537FF;
defparam \u_cfg|u_i2c_cfg|WideOr29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~7_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & !\u_cfg|u_i2c_cfg|Equal150~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal37~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal196~0_combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal17~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal150~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal37~1_combout  
// & ((!\u_cfg|u_i2c_cfg|Equal17~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal150~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal37~1_combout  & (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal17~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal150~0_combout )))) 
// ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~7 .lut_mask = 64'hFAC8F0C0FA00F000;
defparam \u_cfg|u_i2c_cfg|WideOr29~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~3_combout  = ( \u_cfg|u_i2c_cfg|WideOr29~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr29~7_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr25~1_combout  & (!\u_cfg|u_i2c_cfg|Equal189~0_combout  & !\u_cfg|u_i2c_cfg|WideOr29~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr25~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal189~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr29~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr29~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~3 .lut_mask = 64'h000000000000C000;
defparam \u_cfg|u_i2c_cfg|WideOr29~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~2_combout  = ( \u_cfg|u_i2c_cfg|Equal40~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal36~2_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 
// [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|Equal37~2_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal36~2_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~2 .lut_mask = 64'h028A028A8A8A8A8A;
defparam \u_cfg|u_i2c_cfg|WideOr29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~7_combout  = ( \u_cfg|u_i2c_cfg|Equal12~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~39_combout  & ( (!\u_cfg|u_i2c_cfg|Equal4~0_combout  & !\u_cfg|u_i2c_cfg|WideOr14~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal12~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|WideOr19~39_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr14~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal4~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal172~1_combout  & !\u_cfg|u_i2c_cfg|Equal140~2_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr14~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~7 .lut_mask = 64'hEC00CC0000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~4_combout  = ( !\u_cfg|u_i2c_cfg|WideOr20~1_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~7_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr16~3_combout  & (\u_cfg|u_i2c_cfg|WideOr29~3_combout  & !\u_cfg|u_i2c_cfg|WideOr29~2_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr16~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr29~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr29~2_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr20~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29~4 .lut_mask = 64'h0000000020200000;
defparam \u_cfg|u_i2c_cfg|WideOr29~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr29 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr29~combout  = ( \u_cfg|u_i2c_cfg|WideOr29~4_combout  & ( (\u_cfg|u_i2c_cfg|WideOr29~1_combout  & (\u_cfg|u_i2c_cfg|WideOr27~3_combout  & (\u_cfg|u_i2c_cfg|WideOr28~5_combout  & \u_cfg|u_i2c_cfg|WideOr19~30_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr29~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr27~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~5_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~30_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr29~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr29 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr29 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideOr29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~9_combout  = ( !\u_cfg|u_i2c_cfg|WideOr18~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~8_combout  & ( (!\u_cfg|u_i2c_cfg|Equal291~0_combout  & (!\u_cfg|u_i2c_cfg|Equal242~0_combout  & (!\u_cfg|u_i2c_cfg|Equal225~0_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr26~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal291~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal242~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal225~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr26~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~9 .lut_mask = 64'h8000000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~3_combout  = ( \u_cfg|u_i2c_cfg|Equal196~0_combout  & ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal261~0_combout ))) # 
// (\u_cfg|u_i2c_cfg|cnt0 [5]) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal196~0_combout  & ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal261~0_combout )) ) ) ) # ( 
// \u_cfg|u_i2c_cfg|Equal196~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal261~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal196~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal264~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal261~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~3 .lut_mask = 64'h0003000300035557;
defparam \u_cfg|u_i2c_cfg|WideOr13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~4_combout  = ( \u_cfg|u_i2c_cfg|Equal268~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr13~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((!\u_cfg|u_i2c_cfg|Equal261~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # 
// (!\u_cfg|u_i2c_cfg|Equal17~3_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal268~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr13~3_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1]) # ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # (!\u_cfg|u_i2c_cfg|Equal17~3_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~4 .lut_mask = 64'hFEFEFECC00000000;
defparam \u_cfg|u_i2c_cfg|WideOr13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~8_combout  = ( \u_cfg|u_i2c_cfg|Equal17~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal150~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [6] & ((!\u_cfg|u_i2c_cfg|cnt0 [5]) # (\u_cfg|u_i2c_cfg|Equal73~0_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal17~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal150~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal73~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~8 .lut_mask = 64'h0005000504050405;
defparam \u_cfg|u_i2c_cfg|WideOr11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~7_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( (!\u_cfg|u_i2c_cfg|cnt0 [2] & ((\u_cfg|u_i2c_cfg|Equal262~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|Equal260~3_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [3] & ( 
// (!\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|Equal262~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datad(!\u_cfg|u_i2c_cfg|Equal262~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~7 .lut_mask = 64'h00F000F003F303F3;
defparam \u_cfg|u_i2c_cfg|WideOr11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~0_combout  = ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( ((\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal16~0_combout )) # (\u_cfg|u_i2c_cfg|Equal69~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~0 .lut_mask = 64'h0000000005FF05FF;
defparam \u_cfg|u_i2c_cfg|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~9_combout  = ( \u_cfg|u_i2c_cfg|Equal9~0_combout  & ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (\u_cfg|u_i2c_cfg|Equal196~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|Equal20~0_combout  & \u_cfg|u_i2c_cfg|Equal36~1_combout ))) # (\u_cfg|u_i2c_cfg|Equal196~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal9~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal20~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|Equal20~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal36~1_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datab(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~9 .lut_mask = 64'h000A0F0F333B3F3F;
defparam \u_cfg|u_i2c_cfg|WideOr11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~10_combout  = ( !\u_cfg|u_i2c_cfg|WideOr23~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr11~9_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~5_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~8_combout  & (!\u_cfg|u_i2c_cfg|Equal301~0_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr11~7_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~5_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~8_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal301~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~7_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr23~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~10 .lut_mask = 64'h8000000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~6_combout  = ( !\u_cfg|u_i2c_cfg|WideOr18~5_combout  & ( (!\u_cfg|u_i2c_cfg|Equal289~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal22~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal289~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~6 .lut_mask = 64'hCCC0CCC000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~11_combout  = ( !\u_cfg|u_i2c_cfg|WideOr12~5_combout  & ( \u_cfg|u_i2c_cfg|Equal49~2_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~4_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|Equal48~1_combout ))) # 
// (\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr12~5_combout  & ( !\u_cfg|u_i2c_cfg|Equal49~2_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~4_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~1_combout ) # 
// (\u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~4_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr12~5_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~11 .lut_mask = 64'hF3000000D1000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~6_combout  = ( \u_cfg|u_i2c_cfg|Equal205~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal264~0_combout  & (!\u_cfg|u_i2c_cfg|Equal148~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal44~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal4~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( \u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal264~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal44~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~0_combout 
// ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal205~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal148~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal44~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal205~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal260~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal44~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~6 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \u_cfg|u_i2c_cfg|WideOr11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~12_combout  = ( \u_cfg|u_i2c_cfg|WideOr11~11_combout  & ( \u_cfg|u_i2c_cfg|WideOr11~6_combout  & ( (\u_cfg|u_i2c_cfg|WideOr19~9_combout  & (\u_cfg|u_i2c_cfg|WideOr13~4_combout  & (\u_cfg|u_i2c_cfg|WideOr11~10_combout  & 
// \u_cfg|u_i2c_cfg|WideOr18~6_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~9_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr13~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~10_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr11~11_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~12 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr11~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~20_combout  = ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|Equal209~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|cnt0 [7])) # (\u_cfg|u_i2c_cfg|Equal4~1_combout ))) 
// ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|Equal209~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|cnt0 [7]) # (\u_cfg|u_i2c_cfg|Equal4~1_combout )))) ) ) ) # ( 
// \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal209~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal4~1_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal209~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal4~1_combout  & \u_cfg|u_i2c_cfg|cnt0 [1])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal209~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~20 .lut_mask = 64'h0202A2A2020AA2AA;
defparam \u_cfg|u_i2c_cfg|WideNor0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr21~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr21~2_combout  = ( \u_cfg|u_i2c_cfg|WideOr17~0_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr21~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr21~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u_cfg|u_i2c_cfg|WideOr21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~4_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr24~3_combout  & ( !\u_cfg|u_i2c_cfg|Equal12~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr24~3_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~4 .lut_mask = 64'hFFFFAAAA00000000;
defparam \u_cfg|u_i2c_cfg|WideOr26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~12_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( (!\u_cfg|u_i2c_cfg|Equal212~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # ((!\u_cfg|u_i2c_cfg|Equal8~1_combout )))) # (\u_cfg|u_i2c_cfg|Equal212~0_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal69~0_combout  & (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (!\u_cfg|u_i2c_cfg|Equal8~1_combout ))))) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( (!\u_cfg|u_i2c_cfg|Equal212~0_combout  & 
// ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # ((!\u_cfg|u_i2c_cfg|Equal41~1_combout )))) # (\u_cfg|u_i2c_cfg|Equal212~0_combout  & (!\u_cfg|u_i2c_cfg|Equal69~0_combout  & (!\u_cfg|u_i2c_cfg|Equal48~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # 
// (!\u_cfg|u_i2c_cfg|Equal41~1_combout ))))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~12 .extended_lut = "on";
defparam \u_cfg|u_i2c_cfg|WideOr16~12 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \u_cfg|u_i2c_cfg|WideOr16~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr21~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr21~1_combout  = ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~2_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|Equal40~1_combout 
// )) # (\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|Equal40~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & 
// (!\u_cfg|u_i2c_cfg|Equal36~2_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr21~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr21~1 .lut_mask = 64'hFD75DD5544444444;
defparam \u_cfg|u_i2c_cfg|WideOr21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~22_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [7])) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout 
//  & ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [7])) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & 
// (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|cnt0 [7]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~22 .lut_mask = 64'h000008000A000A00;
defparam \u_cfg|u_i2c_cfg|WideNor0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~21_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( \u_cfg|u_i2c_cfg|Equal9~0_combout  ) ) # ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal140~1_combout  & 
// (\u_cfg|u_i2c_cfg|Equal37~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [5])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal140~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~21 .lut_mask = 64'h000010100000FFFF;
defparam \u_cfg|u_i2c_cfg|WideNor0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~23_combout  = ( !\u_cfg|u_i2c_cfg|WideOr27~6_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr20~1_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~22_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~21_combout  & !\u_cfg|u_i2c_cfg|Equal304~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr20~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~22_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~21_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal304~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~23 .lut_mask = 64'h8000800000000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr21~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr21~0_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~23_combout  & ( \u_cfg|u_i2c_cfg|WideOr14~2_combout  & ( (\u_cfg|u_i2c_cfg|WideOr21~2_combout  & (\u_cfg|u_i2c_cfg|WideOr26~4_combout  & (\u_cfg|u_i2c_cfg|WideOr16~12_combout  & 
// \u_cfg|u_i2c_cfg|WideOr21~1_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr21~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr26~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr16~12_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr21~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~23_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr21~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr21~0 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~24_combout  = ( \u_cfg|u_i2c_cfg|Equal8~1_combout  & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal8~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & \u_cfg|u_i2c_cfg|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~24 .lut_mask = 64'h0033003333333333;
defparam \u_cfg|u_i2c_cfg|WideNor0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~25_combout  = ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|Equal108~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & (!\u_cfg|u_i2c_cfg|Equal303~0_combout  & 
// !\u_cfg|u_i2c_cfg|WideNor0~24_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|Equal108~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & (!\u_cfg|u_i2c_cfg|Equal303~0_combout  & !\u_cfg|u_i2c_cfg|WideNor0~24_combout )) 
// ) ) ) # ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal108~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|Equal303~0_combout  & !\u_cfg|u_i2c_cfg|WideNor0~24_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal108~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal303~0_combout  & !\u_cfg|u_i2c_cfg|WideNor0~24_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal303~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~24_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal108~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~25 .lut_mask = 64'hF000A000C0008000;
defparam \u_cfg|u_i2c_cfg|WideNor0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~4_combout  = ( \u_cfg|u_i2c_cfg|Equal9~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~28_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # ((\u_cfg|u_i2c_cfg|cnt0 [4] & !\u_cfg|u_i2c_cfg|Equal12~0_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal9~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~28_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # (!\u_cfg|u_i2c_cfg|Equal12~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~28_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~4 .lut_mask = 64'hF0E0F0E0B0A0B0A0;
defparam \u_cfg|u_i2c_cfg|WideOr16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~26 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~26_combout  = ( \u_cfg|u_i2c_cfg|WideOr16~4_combout  & ( \u_cfg|u_i2c_cfg|WideOr16~12_combout  & ( (!\u_cfg|u_i2c_cfg|WideNor0~20_combout  & (\u_cfg|u_i2c_cfg|WideNor0~23_combout  & \u_cfg|u_i2c_cfg|WideNor0~25_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~20_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~23_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~25_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr16~4_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr16~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~26 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~26 .lut_mask = 64'h0000000000000202;
defparam \u_cfg|u_i2c_cfg|WideNor0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~13_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal196~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal196~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal263~0_combout  & 
// (\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|cnt0 [3])) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal196~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal263~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|cnt0 [3])) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal196~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal263~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [2] & \u_cfg|u_i2c_cfg|cnt0 [3])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal263~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~13 .lut_mask = 64'h010101010101FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~14_combout  = ( \u_cfg|u_i2c_cfg|Equal282~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal198~0_combout  & \u_cfg|u_i2c_cfg|Equal41~0_combout )) # (\u_cfg|u_i2c_cfg|Equal260~2_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal282~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal198~0_combout  & \u_cfg|u_i2c_cfg|Equal41~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~14 .lut_mask = 64'h000F000F333F333F;
defparam \u_cfg|u_i2c_cfg|WideOr11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~15_combout  = ( \u_cfg|u_i2c_cfg|Equal261~1_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~4_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [2] & (!\u_cfg|u_i2c_cfg|Equal263~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [3])) # (\u_cfg|u_i2c_cfg|cnt0 [2] & 
// ((\u_cfg|u_i2c_cfg|cnt0 [3]))))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal261~1_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~4_combout  & ((!\u_cfg|u_i2c_cfg|Equal263~0_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [2]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal263~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~4_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~15 .lut_mask = 64'hBB00BB0083008300;
defparam \u_cfg|u_i2c_cfg|WideOr11~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~9_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [0] & ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & (((\u_cfg|u_i2c_cfg|Equal292~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|Equal276~0_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|cnt0 [0] & ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|Equal276~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [0] & ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & 
// \u_cfg|u_i2c_cfg|Equal276~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [0] & ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|Equal276~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datac(!\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [0]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~9 .lut_mask = 64'h0303030303031303;
defparam \u_cfg|u_i2c_cfg|WideOr13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~5_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal22~0_combout  & 
// (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal16~0_combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal22~0_combout  & 
// (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal16~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal22~0_combout  & 
// (\u_cfg|u_i2c_cfg|Equal37~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal16~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~5 .lut_mask = 64'h000100010001FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~6_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|Equal292~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal292~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( 
// \u_cfg|u_i2c_cfg|Equal292~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (((\u_cfg|u_i2c_cfg|Equal36~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 [7])) # (\u_cfg|u_i2c_cfg|Equal292~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( 
// !\u_cfg|u_i2c_cfg|Equal292~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal36~1_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [7] & !\u_cfg|u_i2c_cfg|cnt0 [1])) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~6 .lut_mask = 64'h5000000073003300;
defparam \u_cfg|u_i2c_cfg|WideOr13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~8_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( \u_cfg|u_i2c_cfg|Equal68~2_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  & ( 
// ((\u_cfg|u_i2c_cfg|Equal16~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal37~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( !\u_cfg|u_i2c_cfg|Equal68~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal16~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal37~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~8 .lut_mask = 64'h0005000033373333;
defparam \u_cfg|u_i2c_cfg|WideOr13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~7_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( \u_cfg|u_i2c_cfg|Equal282~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal196~0_combout  & \u_cfg|u_i2c_cfg|Equal17~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [3]) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 
// [5] & ( \u_cfg|u_i2c_cfg|Equal282~0_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [3] ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( !\u_cfg|u_i2c_cfg|Equal282~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal196~0_combout  & \u_cfg|u_i2c_cfg|Equal17~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~7 .lut_mask = 64'h0000050533333737;
defparam \u_cfg|u_i2c_cfg|WideOr13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~10_combout  = ( !\u_cfg|u_i2c_cfg|WideOr13~8_combout  & ( !\u_cfg|u_i2c_cfg|WideOr13~7_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr19~31_combout  & (!\u_cfg|u_i2c_cfg|WideOr13~9_combout  & (!\u_cfg|u_i2c_cfg|WideOr13~5_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr13~6_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr19~31_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr13~9_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr13~5_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr13~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr13~8_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~10 .lut_mask = 64'h8000000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr13~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~29 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~29_combout  = ( \u_cfg|u_i2c_cfg|Equal76~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal150~0_combout ) # (\u_cfg|u_i2c_cfg|Equal148~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~29 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~29 .lut_mask = 64'h000000000FFF0FFF;
defparam \u_cfg|u_i2c_cfg|WideOr11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~34 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~34_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( (!\u_cfg|u_i2c_cfg|cnt0 [6]) # (((!\u_cfg|u_i2c_cfg|Equal8~0_combout ) # ((!\u_cfg|u_i2c_cfg|cnt0 [4]) # (!\u_cfg|u_i2c_cfg|cnt0 [7]))) # (\u_cfg|u_i2c_cfg|cnt0 [5])) ) ) # ( 
// \u_cfg|u_i2c_cfg|cnt0 [1] & ( (!\u_cfg|u_i2c_cfg|cnt0 [5]) # ((!\u_cfg|u_i2c_cfg|Equal17~0_combout ) # ((!\u_cfg|u_i2c_cfg|cnt0 [6] & ((\u_cfg|u_i2c_cfg|cnt0 [7]) # (\u_cfg|u_i2c_cfg|cnt0 [4]))) # (\u_cfg|u_i2c_cfg|cnt0 [6] & ((!\u_cfg|u_i2c_cfg|cnt0 [4]) 
// # (!\u_cfg|u_i2c_cfg|cnt0 [7]))))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~34 .extended_lut = "on";
defparam \u_cfg|u_i2c_cfg|WideOr11~34 .lut_mask = 64'hFFFFFDFFFFFBFFFE;
defparam \u_cfg|u_i2c_cfg|WideOr11~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~16_combout  = ( \u_cfg|u_i2c_cfg|Equal8~1_combout  & ( \u_cfg|u_i2c_cfg|WideOr11~34_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~29_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|Equal36~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal196~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal8~1_combout  & ( \u_cfg|u_i2c_cfg|WideOr11~34_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~29_combout  & ((!\u_cfg|u_i2c_cfg|Equal36~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal196~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~29_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~16 .lut_mask = 64'h00000000E0E0E000;
defparam \u_cfg|u_i2c_cfg|WideOr11~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~17_combout  = ( \u_cfg|u_i2c_cfg|WideOr13~10_combout  & ( \u_cfg|u_i2c_cfg|WideOr11~16_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~13_combout  & (\u_cfg|u_i2c_cfg|WideOr11~2_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~14_combout  & 
// \u_cfg|u_i2c_cfg|WideOr11~15_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~13_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~14_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~15_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr13~10_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~17 .lut_mask = 64'h0000000000000020;
defparam \u_cfg|u_i2c_cfg|WideOr11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~6_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( \u_cfg|u_i2c_cfg|Equal261~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal36~0_combout  & \u_cfg|u_i2c_cfg|Equal198~0_combout )) # (\u_cfg|u_i2c_cfg|Equal260~2_combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( \u_cfg|u_i2c_cfg|Equal261~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal36~0_combout  & \u_cfg|u_i2c_cfg|Equal198~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal261~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal36~0_combout  & \u_cfg|u_i2c_cfg|Equal198~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal261~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal36~0_combout  & \u_cfg|u_i2c_cfg|Equal198~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~2_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~6 .lut_mask = 64'h1111111111111F1F;
defparam \u_cfg|u_i2c_cfg|WideOr24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal273~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal273~0_combout  = ( \u_cfg|u_i2c_cfg|Equal261~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & \u_cfg|u_i2c_cfg|cnt0 [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal273~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal273~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal273~0 .lut_mask = 64'h00000000000F000F;
defparam \u_cfg|u_i2c_cfg|Equal273~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~8_combout  = ( \u_cfg|u_i2c_cfg|Equal49~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal273~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~6_combout  & (!\u_cfg|u_i2c_cfg|Equal4~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal198~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal49~2_combout  & ( !\u_cfg|u_i2c_cfg|Equal273~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~6_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal198~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~6_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal273~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~8 .lut_mask = 64'hE0E0E00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~27 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~27_combout  = ( \u_cfg|u_i2c_cfg|WideOr11~17_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~8_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~26_combout  & (\u_cfg|u_i2c_cfg|WideOr12~3_combout  & (\u_cfg|u_i2c_cfg|WideOr11~12_combout  & 
// \u_cfg|u_i2c_cfg|WideOr12~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~26_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr12~3_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~12_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr12~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr11~17_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~27 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~27 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideNor0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~34 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~34_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|Equal302~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal45~1_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [6]))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( !\u_cfg|u_i2c_cfg|Equal302~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|Equal45~1_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal302~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal41~0_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [6])))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( !\u_cfg|u_i2c_cfg|Equal302~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal302~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~34 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~34 .lut_mask = 64'hF0F0A080F0F0F0A0;
defparam \u_cfg|u_i2c_cfg|WideNor0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~32 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~32_combout  = ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & ((!\u_cfg|u_i2c_cfg|cnt0 [7]))) # (\u_cfg|u_i2c_cfg|cnt0 [6] & (\u_cfg|u_i2c_cfg|Equal41~0_combout  & 
// \u_cfg|u_i2c_cfg|cnt0 [7])) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & (((\u_cfg|u_i2c_cfg|Equal37~1_combout  & !\u_cfg|u_i2c_cfg|cnt0 [7])))) # (\u_cfg|u_i2c_cfg|cnt0 [6] & 
// (\u_cfg|u_i2c_cfg|Equal41~0_combout  & ((\u_cfg|u_i2c_cfg|cnt0 [7])))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datae(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~32 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~32 .lut_mask = 64'h000000003005F005;
defparam \u_cfg|u_i2c_cfg|WideNor0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~33 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~33_combout  = ( !\u_cfg|u_i2c_cfg|WideOr13~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr20~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~1_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~32_combout  & !\u_cfg|u_i2c_cfg|Equal309~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr17~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~32_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal309~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr13~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~33 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~33 .lut_mask = 64'h8080000000000000;
defparam \u_cfg|u_i2c_cfg|WideNor0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~35 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~35_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~33_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~34_combout  & (\u_cfg|u_i2c_cfg|WideNor0~6_combout  & \u_cfg|u_i2c_cfg|WideNor0~11_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~34_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~6_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~11_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~35 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~35 .lut_mask = 64'h0000000000110011;
defparam \u_cfg|u_i2c_cfg|WideNor0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal111~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal111~0_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal45~1_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal111~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal111~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal111~0 .lut_mask = 64'h0000000000000F0F;
defparam \u_cfg|u_i2c_cfg|Equal111~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~24_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (((!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal41~0_combout )) # (\u_cfg|u_i2c_cfg|Equal49~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal49~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~24 .lut_mask = 64'h000000000E8E0E8E;
defparam \u_cfg|u_i2c_cfg|WideOr11~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~25_combout  = ( !\u_cfg|u_i2c_cfg|WideOr19~12_combout  & ( (!\u_cfg|u_i2c_cfg|Equal111~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~24_combout  & ((!\u_cfg|u_i2c_cfg|Equal86~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal45~1_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal111~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~24_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~25 .lut_mask = 64'hE000E00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal95~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal95~0_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|Equal22~0_combout  & \u_cfg|u_i2c_cfg|Equal13~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal95~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal95~0 .lut_mask = 64'h0005000500000000;
defparam \u_cfg|u_i2c_cfg|Equal95~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~2_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal300~0_combout  & (((!\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|Equal37~1_combout )) # 
// (\u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal300~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal300~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal37~1_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal300~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal300~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~2 .lut_mask = 64'hAAAAAA22AAAAA222;
defparam \u_cfg|u_i2c_cfg|WideOr25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~22_combout  = ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal68~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [1])))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal68~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|Equal69~0_combout  & 
// \u_cfg|u_i2c_cfg|cnt0 [4]))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~22 .lut_mask = 64'h0002333300133333;
defparam \u_cfg|u_i2c_cfg|WideOr11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~3_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal17~2_combout  & !\u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// ((\u_cfg|u_i2c_cfg|cnt0 [1]))))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal17~2_combout  & !\u_cfg|u_i2c_cfg|cnt0 [1]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~3 .lut_mask = 64'h0400040004110411;
defparam \u_cfg|u_i2c_cfg|WideOr26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~21_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( \u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal17~0_combout  & (\u_cfg|u_i2c_cfg|Equal68~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [1])) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( 
// !\u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (((!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal13~0_combout )) # (\u_cfg|u_i2c_cfg|Equal17~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( 
// (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (((\u_cfg|u_i2c_cfg|Equal17~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|Equal13~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~21 .lut_mask = 64'h0133113100000101;
defparam \u_cfg|u_i2c_cfg|WideOr11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~23_combout  = ( !\u_cfg|u_i2c_cfg|WideOr11~21_combout  & ( (!\u_cfg|u_i2c_cfg|Equal95~0_combout  & (\u_cfg|u_i2c_cfg|WideOr25~2_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~22_combout  & !\u_cfg|u_i2c_cfg|WideOr26~3_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal95~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr25~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~22_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr26~3_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~23 .lut_mask = 64'h2000200000000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~36 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~36_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~17_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~35_combout  & (\u_cfg|u_i2c_cfg|WideNor0~14_combout  & (\u_cfg|u_i2c_cfg|WideOr11~25_combout  & \u_cfg|u_i2c_cfg|WideOr11~23_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~35_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~14_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~25_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~23_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~36 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~36 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideNor0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~28 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~28_combout  = ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal108~0_combout ))) # 
// (\u_cfg|u_i2c_cfg|Equal68~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal108~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 
// [4] & (\u_cfg|u_i2c_cfg|Equal68~0_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal68~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [1] & 
// (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal108~0_combout ) # (\u_cfg|u_i2c_cfg|Equal68~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & 
// (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal108~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~28 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~28 .lut_mask = 64'h000C545C010D555D;
defparam \u_cfg|u_i2c_cfg|WideNor0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~29 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~29_combout  = ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( \u_cfg|u_i2c_cfg|Equal44~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal45~0_combout  & ( \u_cfg|u_i2c_cfg|Equal44~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal44~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal45~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal44~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal40~0_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal299~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~29 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~29 .lut_mask = 64'hF0C0A080A080A080;
defparam \u_cfg|u_i2c_cfg|WideNor0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~8_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal108~0_combout  & \u_cfg|u_i2c_cfg|WideNor0~7_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~7_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~8 .lut_mask = 64'h00FF00FF00F000F0;
defparam \u_cfg|u_i2c_cfg|WideNor0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~3_combout  = ( \u_cfg|u_i2c_cfg|Equal76~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal74~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr16~2_combout  & ((!\u_cfg|u_i2c_cfg|Equal86~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal48~0_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal76~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal74~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr16~2_combout  & ((!\u_cfg|u_i2c_cfg|Equal86~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal48~0_combout 
// ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr16~2_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal74~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~3 .lut_mask = 64'hFC00A80000000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~30 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~30_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~8_combout  & ( \u_cfg|u_i2c_cfg|WideOr11~3_combout  & ( (\u_cfg|u_i2c_cfg|WideOr10~1_combout  & (!\u_cfg|u_i2c_cfg|WideNor0~28_combout  & (!\u_cfg|u_i2c_cfg|Equal209~1_combout  & 
// \u_cfg|u_i2c_cfg|WideNor0~29_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr10~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~28_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal209~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~29_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~8_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~30 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~30 .lut_mask = 64'h0000000000000040;
defparam \u_cfg|u_i2c_cfg|WideNor0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~5_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal108~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|Equal36~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & 
// ((\u_cfg|u_i2c_cfg|cnt0 [1]))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal108~0_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [4] $ (\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal108~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [1] & (((!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal40~0_combout )))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|Equal36~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~5 .lut_mask = 64'h000005C5C3C3C7C7;
defparam \u_cfg|u_i2c_cfg|WideOr16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~18_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [5] & ( (\u_cfg|u_i2c_cfg|Equal8~0_combout  & (\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|cnt0 [4])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~18 .lut_mask = 64'h000B000B00000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~19_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|Equal80~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( 
// \u_cfg|u_i2c_cfg|Equal80~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((\u_cfg|u_i2c_cfg|Equal68~0_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout )) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( !\u_cfg|u_i2c_cfg|Equal80~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal68~0_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( !\u_cfg|u_i2c_cfg|Equal80~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (((\u_cfg|u_i2c_cfg|Equal76~0_combout )))) # (\u_cfg|u_i2c_cfg|cnt0 
// [4] & (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|Equal68~2_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~19 .lut_mask = 64'h01CD0505CDCD0505;
defparam \u_cfg|u_i2c_cfg|WideOr11~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~20_combout  = ( !\u_cfg|u_i2c_cfg|WideOr11~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr16~5_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~18_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~19_combout  & !\u_cfg|u_i2c_cfg|WideOr19~21_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr16~5_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~18_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~19_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~21_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~20 .lut_mask = 64'h8000800000000000;
defparam \u_cfg|u_i2c_cfg|WideOr11~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideNor0~31 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideNor0~31_combout  = ( \u_cfg|u_i2c_cfg|WideNor0~4_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~16_combout  & (\u_cfg|u_i2c_cfg|WideNor0~30_combout  & (\u_cfg|u_i2c_cfg|WideNor0~19_combout  & \u_cfg|u_i2c_cfg|WideOr11~20_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~16_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~30_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~19_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~20_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideNor0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideNor0~31 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideNor0~31 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideNor0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr21~combout  = ( \u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( (\u_cfg|u_i2c_cfg|WideOr11~12_combout  & (\u_cfg|u_i2c_cfg|WideOr21~0_combout  & ((!\u_cfg|u_i2c_cfg|WideNor0~27_combout ) # (!\u_cfg|u_i2c_cfg|WideNor0~36_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~12_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr21~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~27_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~36_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr21~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr21 .lut_mask = 64'h0000000011101110;
defparam \u_cfg|u_i2c_cfg|WideOr21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~6_combout  = ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( \u_cfg|u_i2c_cfg|WideOr21~combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & ((!\u_cfg|u_i2c_cfg|WideOr29~combout ))) # 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & (!\u_cfg|u_i2c_cfg|WideOr14~combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( \u_cfg|u_i2c_cfg|WideOr21~combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ) # 
// (\u_cfg|u_i2c_cfg|trans_dout~5_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( !\u_cfg|u_i2c_cfg|WideOr21~combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & ((!\u_cfg|u_i2c_cfg|WideOr29~combout ))) # 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & (!\u_cfg|u_i2c_cfg|WideOr14~combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( !\u_cfg|u_i2c_cfg|WideOr21~combout  & ( (\u_cfg|u_i2c_cfg|trans_dout~5_combout  & 
// !\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr14~combout ),
	.datab(!\u_cfg|u_i2c_cfg|trans_dout~5_combout ),
	.datac(!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr29~combout ),
	.datae(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr21~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~6 .lut_mask = 64'h3030FA0A3F3FFA0A;
defparam \u_cfg|u_i2c_cfg|trans_dout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \u_cfg|u_i2c_cfg|trans_dout[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[0] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~24_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal299~0_combout  & !\u_cfg|u_i2c_cfg|Equal214~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal299~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal299~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~24 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \u_cfg|u_i2c_cfg|WideOr18~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~13_combout  = (\u_cfg|u_i2c_cfg|WideOr18~24_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~2_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [4])))

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~24_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~13 .lut_mask = 64'h5550555055505550;
defparam \u_cfg|u_i2c_cfg|WideOr13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~11_combout  = ( !\u_cfg|u_i2c_cfg|Equal289~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr13~1_combout  & (!\u_cfg|u_i2c_cfg|Equal291~0_combout  & !\u_cfg|u_i2c_cfg|Equal183~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr13~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal291~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal289~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~11 .lut_mask = 64'hC000C00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr13~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~12_combout  = ( \u_cfg|u_i2c_cfg|WideOr13~11_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr13~0_combout  & (!\u_cfg|u_i2c_cfg|Equal242~0_combout  & !\u_cfg|u_i2c_cfg|Equal189~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr13~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal242~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal189~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr13~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~12 .lut_mask = 64'h00000000A000A000;
defparam \u_cfg|u_i2c_cfg|WideOr13~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~14_combout  = ( \u_cfg|u_i2c_cfg|WideOr13~12_combout  & ( \u_cfg|u_i2c_cfg|WideOr13~4_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr13~15_combout  & \u_cfg|u_i2c_cfg|WideOr13~13_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr13~15_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr13~13_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr13~12_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13~14 .lut_mask = 64'h0000000000000A0A;
defparam \u_cfg|u_i2c_cfg|WideOr13~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr13~combout  = ( \u_cfg|u_i2c_cfg|WideOr13~14_combout  & ( \u_cfg|u_i2c_cfg|WideOr13~2_combout  & ( (\u_cfg|u_i2c_cfg|WideOr12~2_combout  & \u_cfg|u_i2c_cfg|WideOr13~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr12~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr13~10_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr13~14_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr13 .lut_mask = 64'h0000000000000303;
defparam \u_cfg|u_i2c_cfg|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~6_combout  = ( \u_cfg|u_i2c_cfg|Equal49~0_combout  & ( \u_cfg|u_i2c_cfg|Equal172~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~1_combout ) # (\u_cfg|u_i2c_cfg|Equal6~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal49~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal172~1_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal49~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal172~1_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~6 .lut_mask = 64'h00000F0F55555F5F;
defparam \u_cfg|u_i2c_cfg|WideOr28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~7_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( (!\u_cfg|u_i2c_cfg|WideOr28~6_combout  & !\u_cfg|u_i2c_cfg|Equal260~3_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [3] & ( \u_cfg|u_i2c_cfg|cnt0 [2] & ( 
// !\u_cfg|u_i2c_cfg|WideOr28~6_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [3] & ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( !\u_cfg|u_i2c_cfg|WideOr28~6_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [3] & ( !\u_cfg|u_i2c_cfg|cnt0 [2] & ( !\u_cfg|u_i2c_cfg|WideOr28~6_combout 
//  ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr28~6_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal260~3_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~7 .lut_mask = 64'hCCCCCCCCCCCCC0C0;
defparam \u_cfg|u_i2c_cfg|WideOr28~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal157~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal157~0_combout  = ( \u_cfg|u_i2c_cfg|Equal148~1_combout  & ( \u_cfg|u_i2c_cfg|Equal13~0_combout  & ( !\u_cfg|u_i2c_cfg|cnt0 [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal157~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal157~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal157~0 .lut_mask = 64'h000000000000F0F0;
defparam \u_cfg|u_i2c_cfg|Equal157~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~9_combout  = ( \u_cfg|u_i2c_cfg|Equal264~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal261~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] $ (\u_cfg|u_i2c_cfg|cnt0 [1]))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~9 .lut_mask = 64'h0000000000C300C3;
defparam \u_cfg|u_i2c_cfg|WideOr28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal119~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal119~0_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( \u_cfg|u_i2c_cfg|Equal86~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal119~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal119~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal119~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u_cfg|u_i2c_cfg|Equal119~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~10_combout  = ( \u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr28~9_combout  & (!\u_cfg|u_i2c_cfg|Equal119~0_combout  & !\u_cfg|u_i2c_cfg|Equal6~0_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal17~3_combout  & ( 
// (!\u_cfg|u_i2c_cfg|WideOr28~9_combout  & !\u_cfg|u_i2c_cfg|Equal119~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr28~9_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal119~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~10 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \u_cfg|u_i2c_cfg|WideOr28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~11_combout  = ( \u_cfg|u_i2c_cfg|WideOr28~10_combout  & ( (!\u_cfg|u_i2c_cfg|Equal157~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal45~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal132~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal157~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr28~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~11 .lut_mask = 64'h00000000CCC0CCC0;
defparam \u_cfg|u_i2c_cfg|WideOr28~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~8_combout  = ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal69~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal8~1_combout  & !\u_cfg|u_i2c_cfg|Equal36~2_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal8~1_combout  & !\u_cfg|u_i2c_cfg|Equal36~2_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~8 .lut_mask = 64'hFFA0FFA0CC80CC80;
defparam \u_cfg|u_i2c_cfg|WideOr28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~12_combout  = ( \u_cfg|u_i2c_cfg|WideOr28~8_combout  & ( \u_cfg|u_i2c_cfg|WideOr28~1_combout  & ( (\u_cfg|u_i2c_cfg|WideOr28~3_combout  & (\u_cfg|u_i2c_cfg|WideOr28~11_combout  & \u_cfg|u_i2c_cfg|WideOr28~5_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr28~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr28~11_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~5_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr28~8_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28~12 .lut_mask = 64'h0000000000000101;
defparam \u_cfg|u_i2c_cfg|WideOr28~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~26 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~26_combout  = ( \u_cfg|u_i2c_cfg|Equal209~0_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~20_combout  & ( (!\u_cfg|u_i2c_cfg|Equal111~0_combout  & (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & \u_cfg|u_i2c_cfg|WideOr14~0_combout )) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal209~0_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~20_combout  & ( (!\u_cfg|u_i2c_cfg|Equal111~0_combout  & \u_cfg|u_i2c_cfg|WideOr14~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal111~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr14~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal209~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~26 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~26 .lut_mask = 64'h0A0A080800000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr28 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr28~combout  = ( \u_cfg|u_i2c_cfg|WideOr19~18_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~26_combout  & ( (\u_cfg|u_i2c_cfg|WideOr28~7_combout  & (\u_cfg|u_i2c_cfg|WideOr28~2_combout  & \u_cfg|u_i2c_cfg|WideOr28~12_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr28~7_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr28~12_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~18_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr28~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr28 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr28 .lut_mask = 64'h0000000000000005;
defparam \u_cfg|u_i2c_cfg|WideOr28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~4_combout  = ( \u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~4_combout  & ( (\u_cfg|u_i2c_cfg|WideOr12~9_combout  & (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|WideOr11~6_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal5~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr27~4_combout  & ( (\u_cfg|u_i2c_cfg|WideOr12~9_combout  & \u_cfg|u_i2c_cfg|WideOr11~6_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr12~9_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~4 .lut_mask = 64'h0000000000550050;
defparam \u_cfg|u_i2c_cfg|WideOr20~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~15_combout  = ( \u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~6_combout  & ((!\u_cfg|u_i2c_cfg|Equal37~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal17~3_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr27~6_combout  & ((!\u_cfg|u_i2c_cfg|Equal37~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr27~6_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~15 .lut_mask = 64'hEE00EE00E000E000;
defparam \u_cfg|u_i2c_cfg|WideOr26~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr27~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr27~13_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal134~1_combout )) # (\u_cfg|u_i2c_cfg|Equal132~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal134~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr27~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr27~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr27~13 .lut_mask = 64'h003300330F3F0F3F;
defparam \u_cfg|u_i2c_cfg|WideOr27~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~5_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [5] & (\u_cfg|u_i2c_cfg|cnt0 [7] & ((\u_cfg|u_i2c_cfg|Equal8~0_combout ) # (\u_cfg|u_i2c_cfg|Equal13~0_combout )))) # 
// (\u_cfg|u_i2c_cfg|cnt0 [5] & (!\u_cfg|u_i2c_cfg|cnt0 [7] & ((\u_cfg|u_i2c_cfg|Equal8~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal8~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~5 .lut_mask = 64'h0000000000000266;
defparam \u_cfg|u_i2c_cfg|WideOr25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~6_combout  = ( !\u_cfg|u_i2c_cfg|WideOr14~5_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr25~5_combout  & ((!\u_cfg|u_i2c_cfg|Equal196~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal48~0_combout  & !\u_cfg|u_i2c_cfg|Equal49~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr25~5_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~6 .lut_mask = 64'hF080F08000000000;
defparam \u_cfg|u_i2c_cfg|WideOr25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~7_combout  = ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr26~15_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~13_combout  & (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & \u_cfg|u_i2c_cfg|WideOr25~6_combout ))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr26~15_combout  & (!\u_cfg|u_i2c_cfg|WideOr27~13_combout  & \u_cfg|u_i2c_cfg|WideOr25~6_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr26~15_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr27~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr25~6_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~7 .lut_mask = 64'h0044004400400040;
defparam \u_cfg|u_i2c_cfg|WideOr25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~7_combout  = ( \u_cfg|u_i2c_cfg|Equal48~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal298~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal134~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal205~0_combout ))) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal48~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal298~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal134~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal205~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal205~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal298~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~7 .lut_mask = 64'hFCFCA8A800000000;
defparam \u_cfg|u_i2c_cfg|WideOr24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~0_combout  = ( \u_cfg|u_i2c_cfg|Equal48~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal132~1_combout  & \u_cfg|u_i2c_cfg|Equal45~1_combout )) # (\u_cfg|u_i2c_cfg|Equal4~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal48~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal132~1_combout  & \u_cfg|u_i2c_cfg|Equal45~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~0 .lut_mask = 64'h000F000F555F555F;
defparam \u_cfg|u_i2c_cfg|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~9_combout  = ( !\u_cfg|u_i2c_cfg|WideOr22~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal288~0_combout  & (\u_cfg|u_i2c_cfg|WideOr24~7_combout  & ((!\u_cfg|u_i2c_cfg|Equal172~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal22~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal288~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~7_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~9 .lut_mask = 64'h0C080C0800000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~19_combout  = ( \u_cfg|u_i2c_cfg|Equal17~1_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~6_combout  & ( (\u_cfg|u_i2c_cfg|WideOr18~2_combout  & (\u_cfg|u_i2c_cfg|WideNor0~15_combout  & !\u_cfg|u_i2c_cfg|Equal134~0_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal17~1_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~6_combout  & ( (\u_cfg|u_i2c_cfg|WideOr18~2_combout  & \u_cfg|u_i2c_cfg|WideNor0~15_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideNor0~15_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~19 .lut_mask = 64'h0000000011111010;
defparam \u_cfg|u_i2c_cfg|WideOr18~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~10_combout  = ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|Equal20~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [6])) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [7] 
// & (\u_cfg|u_i2c_cfg|Equal20~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal17~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~10 .lut_mask = 64'h0002000202020202;
defparam \u_cfg|u_i2c_cfg|WideOr18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~11_combout  = ( \u_cfg|u_i2c_cfg|Equal37~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal20~0_combout  & \u_cfg|u_i2c_cfg|Equal45~0_combout )) # (\u_cfg|u_i2c_cfg|Equal68~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal20~0_combout  & \u_cfg|u_i2c_cfg|Equal45~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~11 .lut_mask = 64'h0303030303FF03FF;
defparam \u_cfg|u_i2c_cfg|WideOr18~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~12_combout  = ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal159~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal159~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal140~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal22~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal159~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~12 .lut_mask = 64'hFCFCF0F000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~8_combout  = ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~1_combout ) # (\u_cfg|u_i2c_cfg|Equal20~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( \u_cfg|u_i2c_cfg|Equal20~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~8 .lut_mask = 64'h00000F0F00FF0FFF;
defparam \u_cfg|u_i2c_cfg|WideOr24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~13_combout  = ( !\u_cfg|u_i2c_cfg|WideOr24~8_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr13~5_combout  & (!\u_cfg|u_i2c_cfg|WideOr18~10_combout  & (!\u_cfg|u_i2c_cfg|WideOr18~11_combout  & \u_cfg|u_i2c_cfg|WideOr18~12_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr13~5_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~10_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~11_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~12_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~13 .lut_mask = 64'h0080008000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~16_combout  = ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal37~1_combout )))) # 
// (\u_cfg|u_i2c_cfg|Equal196~0_combout  & (((!\u_cfg|u_i2c_cfg|Equal68~2_combout  & !\u_cfg|u_i2c_cfg|Equal37~1_combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & 
// ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal37~1_combout )))) # (\u_cfg|u_i2c_cfg|Equal196~0_combout  & (((!\u_cfg|u_i2c_cfg|Equal68~2_combout  & !\u_cfg|u_i2c_cfg|Equal37~1_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal22~0_combout 
//  & ( !\u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal84~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal37~1_combout )))) # (\u_cfg|u_i2c_cfg|Equal196~0_combout  & (((!\u_cfg|u_i2c_cfg|Equal68~2_combout  & 
// !\u_cfg|u_i2c_cfg|Equal37~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~16 .lut_mask = 64'hFC88FC88FC880000;
defparam \u_cfg|u_i2c_cfg|WideOr18~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~17_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~16_combout  & ( (!\u_cfg|u_i2c_cfg|Equal212~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal44~0_combout  & 
// !\u_cfg|u_i2c_cfg|Equal40~1_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~16_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal44~0_combout  & !\u_cfg|u_i2c_cfg|Equal40~1_combout )) 
// ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~17 .lut_mask = 64'h00000000FF88F080;
defparam \u_cfg|u_i2c_cfg|WideOr18~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~14_combout  = ( \u_cfg|u_i2c_cfg|Equal16~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal134~1_combout  & ((\u_cfg|u_i2c_cfg|cnt0 [5]) # (\u_cfg|u_i2c_cfg|Equal13~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal134~1_combout  & (\u_cfg|u_i2c_cfg|Equal13~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [5])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~14 .lut_mask = 64'h0300030003330333;
defparam \u_cfg|u_i2c_cfg|WideOr18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~15_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [6] & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [5] & \u_cfg|u_i2c_cfg|Equal17~0_combout )) ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [6] & ( 
// !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [5] & ((\u_cfg|u_i2c_cfg|Equal16~0_combout ) # (\u_cfg|u_i2c_cfg|Equal17~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [5]),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~15 .lut_mask = 64'h0000044401010000;
defparam \u_cfg|u_i2c_cfg|WideOr18~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|Equal287~0 (
// Equation(s):
// \u_cfg|u_i2c_cfg|Equal287~0_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal261~0_combout  & \u_cfg|u_i2c_cfg|Equal268~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|Equal287~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|Equal287~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|Equal287~0 .lut_mask = 64'h00000000000F000F;
defparam \u_cfg|u_i2c_cfg|Equal287~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~18_combout  = ( !\u_cfg|u_i2c_cfg|Equal287~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr18~17_combout  & (!\u_cfg|u_i2c_cfg|WideOr18~14_combout  & (!\u_cfg|u_i2c_cfg|WideOr18~15_combout  & \u_cfg|u_i2c_cfg|WideOr19~32_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~17_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~14_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~15_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr19~32_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal287~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~18 .lut_mask = 64'h0040004000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~20_combout  = ( \u_cfg|u_i2c_cfg|WideOr18~13_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~18_combout  & ( (\u_cfg|u_i2c_cfg|WideOr18~8_combout  & (\u_cfg|u_i2c_cfg|WideOr18~9_combout  & (\u_cfg|u_i2c_cfg|WideOr28~7_combout  & 
// \u_cfg|u_i2c_cfg|WideOr18~19_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~8_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~9_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~7_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~19_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~13_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~20 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr18~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~2_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( \u_cfg|u_i2c_cfg|Equal68~1_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~1_combout  & ((\u_cfg|u_i2c_cfg|Equal73~0_combout ) # 
// (\u_cfg|u_i2c_cfg|Equal72~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~2 .lut_mask = 64'h070707070F0F0F0F;
defparam \u_cfg|u_i2c_cfg|WideOr20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~3_combout  = ( !\u_cfg|u_i2c_cfg|WideOr20~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal36~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal134~0_combout  & !\u_cfg|u_i2c_cfg|Equal150~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~3 .lut_mask = 64'hFAF0FAF000000000;
defparam \u_cfg|u_i2c_cfg|WideOr20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~6_combout  = ( !\u_cfg|u_i2c_cfg|Equal225~0_combout  & ( \u_cfg|u_i2c_cfg|Equal49~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal212~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout ))) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal225~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal49~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal48~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal225~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~6 .lut_mask = 64'hFAFA0000FA000000;
defparam \u_cfg|u_i2c_cfg|WideOr20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~7_combout  = ( \u_cfg|u_i2c_cfg|Equal40~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout )) # (\u_cfg|u_i2c_cfg|Equal4~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal68~2_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~7 .lut_mask = 64'h000F000F555F555F;
defparam \u_cfg|u_i2c_cfg|WideOr20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~5_combout  = ( \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal268~0_combout  & !\u_cfg|u_i2c_cfg|Equal305~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal276~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal305~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal305~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~5 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \u_cfg|u_i2c_cfg|WideOr20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~8_combout  = ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr28~9_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [6]) # (!\u_cfg|u_i2c_cfg|Equal73~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|WideOr28~9_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr28~9_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~8 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \u_cfg|u_i2c_cfg|WideOr20~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~9_combout  = ( \u_cfg|u_i2c_cfg|WideOr20~5_combout  & ( \u_cfg|u_i2c_cfg|WideOr20~8_combout  & ( (\u_cfg|u_i2c_cfg|WideOr20~6_combout  & (!\u_cfg|u_i2c_cfg|WideOr20~7_combout  & !\u_cfg|u_i2c_cfg|Equal169~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr20~6_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr20~7_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal169~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr20~5_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr20~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~9 .lut_mask = 64'h0000000000004040;
defparam \u_cfg|u_i2c_cfg|WideOr20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~10_combout  = ( \u_cfg|u_i2c_cfg|WideOr19~26_combout  & ( \u_cfg|u_i2c_cfg|WideOr20~9_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr20~1_combout  & (!\u_cfg|u_i2c_cfg|WideOr20~0_combout  & \u_cfg|u_i2c_cfg|WideOr20~3_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr20~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr20~3_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr19~26_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20~10 .lut_mask = 64'h0000000000000808;
defparam \u_cfg|u_i2c_cfg|WideOr20~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~30 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~30_combout  = ( !\u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal41~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal214~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal20~0_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal108~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal41~0_combout ) # ((!\u_cfg|u_i2c_cfg|Equal214~0_combout ))))) ) ) # ( \u_cfg|u_i2c_cfg|Equal84~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal41~0_combout  & (!\u_cfg|u_i2c_cfg|Equal40~0_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal45~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal108~0_combout ))))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datag(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~30 .extended_lut = "on";
defparam \u_cfg|u_i2c_cfg|WideOr11~30 .lut_mask = 64'hFCA8C080FCA80000;
defparam \u_cfg|u_i2c_cfg|WideOr11~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~12_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal150~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal13~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # ((!\u_cfg|u_i2c_cfg|Equal150~1_combout )))) # (\u_cfg|u_i2c_cfg|Equal6~0_combout  & (!\u_cfg|u_i2c_cfg|Equal13~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~2_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal150~1_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~12 .lut_mask = 64'hFAC8FAC8FA00FA00;
defparam \u_cfg|u_i2c_cfg|WideOr17~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~13_combout  = ( \u_cfg|u_i2c_cfg|Equal36~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal73~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal36~2_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal20~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal73~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal20~0_combout  & (!\u_cfg|u_i2c_cfg|Equal5~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal150~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal73~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~13 .lut_mask = 64'hFAC8FAC8AA88AA88;
defparam \u_cfg|u_i2c_cfg|WideOr17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~11_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal84~0_combout  & \u_cfg|u_i2c_cfg|Equal72~0_combout )) # (\u_cfg|u_i2c_cfg|Equal16~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal84~0_combout  & \u_cfg|u_i2c_cfg|Equal72~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~11 .lut_mask = 64'h005500550F5F0F5F;
defparam \u_cfg|u_i2c_cfg|WideOr17~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~14_combout  = ( !\u_cfg|u_i2c_cfg|WideOr17~11_combout  & ( !\u_cfg|u_i2c_cfg|Equal93~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr17~12_combout  & (\u_cfg|u_i2c_cfg|WideOr17~13_combout  & !\u_cfg|u_i2c_cfg|WideOr11~14_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr17~12_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~14_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr17~11_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal93~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~14 .lut_mask = 64'h1010000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~5_combout  = ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr17~1_combout  & !\u_cfg|u_i2c_cfg|Equal84~0_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & !\u_cfg|u_i2c_cfg|WideOr17~1_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( 
// (!\u_cfg|u_i2c_cfg|WideOr17~1_combout  & !\u_cfg|u_i2c_cfg|Equal84~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr17~1_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr17~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal84~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~5 .lut_mask = 64'hF0F0F000A0A0A000;
defparam \u_cfg|u_i2c_cfg|WideOr17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~15_combout  = ( \u_cfg|u_i2c_cfg|WideOr29~1_combout  & ( \u_cfg|u_i2c_cfg|WideOr17~5_combout  & ( (\u_cfg|u_i2c_cfg|WideOr11~30_combout  & (\u_cfg|u_i2c_cfg|WideOr19~15_combout  & \u_cfg|u_i2c_cfg|WideOr17~14_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~30_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~15_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr17~14_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr29~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~15 .lut_mask = 64'h0000000000000101;
defparam \u_cfg|u_i2c_cfg|WideOr17~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr20~combout  = ( \u_cfg|u_i2c_cfg|WideOr20~10_combout  & ( \u_cfg|u_i2c_cfg|WideOr17~15_combout  & ( (\u_cfg|u_i2c_cfg|WideOr20~4_combout  & (\u_cfg|u_i2c_cfg|WideOr25~7_combout  & \u_cfg|u_i2c_cfg|WideOr18~20_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr20~4_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr25~7_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~20_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr20~10_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr20~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr20 .lut_mask = 64'h0000000000000101;
defparam \u_cfg|u_i2c_cfg|WideOr20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~8_combout  = ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & ((!\u_cfg|u_i2c_cfg|WideOr28~combout ))) # (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & 
// (!\u_cfg|u_i2c_cfg|WideOr13~combout )) ) ) # ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout  & !\u_cfg|u_i2c_cfg|WideOr20~combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr13~combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr28~combout ),
	.datac(!\u_cfg|u_i2c_cfg|trans_dout[2]~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr20~combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~8 .lut_mask = 64'h0F000F00CACACACA;
defparam \u_cfg|u_i2c_cfg|trans_dout~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N50
dffeas \u_cfg|u_i2c_cfg|trans_dout[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[1] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr10~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr10~2_combout  = ( \u_cfg|u_i2c_cfg|WideOr10~1_combout  & ( (\u_cfg|u_i2c_cfg|WideOr10~0_combout  & (!\u_cfg|u_i2c_cfg|Equal300~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal44~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal20~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr10~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal300~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr10~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr10~2 .lut_mask = 64'h0000000050405040;
defparam \u_cfg|u_i2c_cfg|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr10~combout  = ( \u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( (\u_cfg|u_i2c_cfg|WideOr10~2_combout  & (\u_cfg|u_i2c_cfg|WideNor0~33_combout  & !\u_cfg|u_i2c_cfg|WideNor0~27_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( (\u_cfg|u_i2c_cfg|WideOr10~2_combout  & \u_cfg|u_i2c_cfg|WideNor0~33_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~31_combout  
// & ( (\u_cfg|u_i2c_cfg|WideOr10~2_combout  & \u_cfg|u_i2c_cfg|WideNor0~33_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( (\u_cfg|u_i2c_cfg|WideOr10~2_combout  & \u_cfg|u_i2c_cfg|WideNor0~33_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr10~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~33_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideNor0~27_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~36_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr10 .lut_mask = 64'h0303030303030300;
defparam \u_cfg|u_i2c_cfg|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~18_combout  = ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|Equal49~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [6])) # (\u_cfg|u_i2c_cfg|cnt0 [7] & 
// ((\u_cfg|u_i2c_cfg|cnt0 [6]))))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & (\u_cfg|u_i2c_cfg|Equal49~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [7] $ (\u_cfg|u_i2c_cfg|cnt0 [6])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~18 .lut_mask = 64'h0401040104110411;
defparam \u_cfg|u_i2c_cfg|WideOr17~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~17_combout  = ( \u_cfg|u_i2c_cfg|Equal68~2_combout  & ( ((\u_cfg|u_i2c_cfg|Equal9~0_combout  & \u_cfg|u_i2c_cfg|Equal22~0_combout )) # (\u_cfg|u_i2c_cfg|Equal212~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~2_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal9~0_combout  & \u_cfg|u_i2c_cfg|Equal22~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~17 .lut_mask = 64'h005500550F5F0F5F;
defparam \u_cfg|u_i2c_cfg|WideOr17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~19_combout  = ( !\u_cfg|u_i2c_cfg|WideOr17~17_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~18_combout  & ((!\u_cfg|u_i2c_cfg|Equal37~2_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~18_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~19 .lut_mask = 64'hCCC0CCC000000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~10_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|Equal17~1_combout ) # (\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|cnt0 [7] ) ) # ( 
// \u_cfg|u_i2c_cfg|cnt0 [1] & ( !\u_cfg|u_i2c_cfg|cnt0 [7] ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( (!\u_cfg|u_i2c_cfg|Equal17~1_combout ) # (!\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~10 .lut_mask = 64'hEEEEFFFFFFFFBBBB;
defparam \u_cfg|u_i2c_cfg|WideOr23~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N39
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~9_combout  = ( \u_cfg|u_i2c_cfg|Equal13~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal37~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal134~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal13~1_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal37~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal134~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~9 .lut_mask = 64'hFFAAFFAAF0A0F0A0;
defparam \u_cfg|u_i2c_cfg|WideOr23~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~17_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( (\u_cfg|u_i2c_cfg|WideOr23~10_combout  & (\u_cfg|u_i2c_cfg|WideOr23~9_combout  & (\u_cfg|u_i2c_cfg|WideOr14~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal140~2_combout ) # 
// (!\u_cfg|u_i2c_cfg|cnt0 [1]))))) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [4] & ( (\u_cfg|u_i2c_cfg|WideOr23~10_combout  & (\u_cfg|u_i2c_cfg|WideOr23~9_combout  & (\u_cfg|u_i2c_cfg|WideOr14~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal40~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|cnt0 [1]))))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr23~10_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr23~9_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr14~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datag(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~17 .extended_lut = "on";
defparam \u_cfg|u_i2c_cfg|WideOr23~17 .lut_mask = 64'h0011001100100010;
defparam \u_cfg|u_i2c_cfg|WideOr23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~1 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~1_combout  = ( !\u_cfg|u_i2c_cfg|WideOr22~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal172~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~1 .lut_mask = 64'hFCFCFCFC00000000;
defparam \u_cfg|u_i2c_cfg|WideOr22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~3_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|Equal45~0_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( !\u_cfg|u_i2c_cfg|Equal45~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal49~1_combout  & \u_cfg|u_i2c_cfg|Equal6~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~3 .lut_mask = 64'h0000005500FF00FF;
defparam \u_cfg|u_i2c_cfg|WideOr25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~37 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~37_combout  = ( \u_cfg|u_i2c_cfg|Equal37~2_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & ((\u_cfg|u_i2c_cfg|cnt0 [4]) # (\u_cfg|u_i2c_cfg|Equal8~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~2_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 
// [1] & ((!\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal8~1_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|Equal5~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~37 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~37 .lut_mask = 64'h0511051105550555;
defparam \u_cfg|u_i2c_cfg|WideOr19~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~4_combout  = ( !\u_cfg|u_i2c_cfg|WideOr25~3_combout  & ( !\u_cfg|u_i2c_cfg|WideOr19~37_combout  & ( (!\u_cfg|u_i2c_cfg|Equal288~0_combout  & (!\u_cfg|u_i2c_cfg|Equal180~0_combout  & \u_cfg|u_i2c_cfg|WideOr22~1_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal288~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal180~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr22~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr25~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr19~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~4 .lut_mask = 64'h0808000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~6_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal264~0_combout  & \u_cfg|u_i2c_cfg|Equal261~1_combout )) # (\u_cfg|u_i2c_cfg|Equal41~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal264~0_combout  & \u_cfg|u_i2c_cfg|Equal261~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal264~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~6 .lut_mask = 64'h003300330F3F0F3F;
defparam \u_cfg|u_i2c_cfg|WideOr26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~6_combout  = (\u_cfg|u_i2c_cfg|Equal4~0_combout  & ((\u_cfg|u_i2c_cfg|Equal9~0_combout ) # (\u_cfg|u_i2c_cfg|Equal36~2_combout )))

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~2_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal9~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~6 .lut_mask = 64'h005F005F005F005F;
defparam \u_cfg|u_i2c_cfg|WideOr17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~12_combout  = ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal69~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal73~0_combout  & !\u_cfg|u_i2c_cfg|Equal72~0_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal73~0_combout  & !\u_cfg|u_i2c_cfg|Equal72~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~12 .lut_mask = 64'hFCCCFCCCA888A888;
defparam \u_cfg|u_i2c_cfg|WideOr24~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~7_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( (\u_cfg|u_i2c_cfg|Equal4~0_combout  & ((\u_cfg|u_i2c_cfg|Equal68~2_combout ) # (\u_cfg|u_i2c_cfg|Equal8~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( 
// (\u_cfg|u_i2c_cfg|Equal8~1_combout  & \u_cfg|u_i2c_cfg|Equal4~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~7 .lut_mask = 64'h00550055005F005F;
defparam \u_cfg|u_i2c_cfg|WideOr26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~13_combout  = ( \u_cfg|u_i2c_cfg|WideOr24~12_combout  & ( !\u_cfg|u_i2c_cfg|WideOr26~7_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr26~6_combout  & (!\u_cfg|u_i2c_cfg|WideOr17~6_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal69~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr26~6_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~12_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~13 .lut_mask = 64'h0000C80000000000;
defparam \u_cfg|u_i2c_cfg|WideOr24~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr19~29 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr19~29_combout  = (!\u_cfg|u_i2c_cfg|WideOr17~4_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~4_combout  & !\u_cfg|u_i2c_cfg|Equal169~0_combout ))

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~4_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal169~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr19~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr19~29 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr19~29 .lut_mask = 64'hC000C000C000C000;
defparam \u_cfg|u_i2c_cfg|WideOr19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~18_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( (\u_cfg|u_i2c_cfg|Equal69~0_combout  & \u_cfg|u_i2c_cfg|Equal150~1_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( ((\u_cfg|u_i2c_cfg|Equal69~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal150~1_combout )) # (\u_cfg|u_i2c_cfg|Equal13~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~18 .lut_mask = 64'h0F3F0F3F00330033;
defparam \u_cfg|u_i2c_cfg|WideOr24~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~17_combout  = ( \u_cfg|u_i2c_cfg|Equal48~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal144~0_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [4] & (\u_cfg|u_i2c_cfg|cnt0 [1])) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal48~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4] & (!\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|Equal144~0_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~17 .lut_mask = 64'h0808080819191919;
defparam \u_cfg|u_i2c_cfg|WideOr24~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~19 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~19_combout  = ( \u_cfg|u_i2c_cfg|Equal150~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal40~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal41~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal150~1_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal41~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal40~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal41~1_combout  & (!\u_cfg|u_i2c_cfg|Equal4~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal41~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~19 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~19 .lut_mask = 64'hFAC8FAC8FA00FA00;
defparam \u_cfg|u_i2c_cfg|WideOr24~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~20_combout  = ( !\u_cfg|u_i2c_cfg|WideOr24~4_combout  & ( !\u_cfg|u_i2c_cfg|WideOr24~5_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~18_combout  & (!\u_cfg|u_i2c_cfg|WideOr24~17_combout  & \u_cfg|u_i2c_cfg|WideOr24~19_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~18_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr24~17_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~19_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~4_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~20 .lut_mask = 64'h0808000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr24~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~21_combout  = ( \u_cfg|u_i2c_cfg|WideOr24~2_combout  & ( \u_cfg|u_i2c_cfg|WideOr24~20_combout  & ( (\u_cfg|u_i2c_cfg|WideOr24~7_combout  & (\u_cfg|u_i2c_cfg|WideOr24~13_combout  & \u_cfg|u_i2c_cfg|WideOr19~29_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~7_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr24~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr19~29_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~2_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~21 .lut_mask = 64'h0000000000000101;
defparam \u_cfg|u_i2c_cfg|WideOr24~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~23_combout  = ( \u_cfg|u_i2c_cfg|Equal172~1_combout  & ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (\u_cfg|u_i2c_cfg|Equal150~1_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal172~1_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( \u_cfg|u_i2c_cfg|Equal150~1_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal172~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( \u_cfg|u_i2c_cfg|Equal20~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal150~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~23 .lut_mask = 64'h00000F0F33333F3F;
defparam \u_cfg|u_i2c_cfg|WideOr18~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~8_combout  = ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal4~0_combout  & !\u_cfg|u_i2c_cfg|Equal74~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( 
// \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal74~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal4~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal68~0_combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal4~0_combout  & !\u_cfg|u_i2c_cfg|Equal74~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal74~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal74~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~8 .lut_mask = 64'hF0F0C0C0F0C0C0C0;
defparam \u_cfg|u_i2c_cfg|WideOr25~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~9_combout  = ( \u_cfg|u_i2c_cfg|WideOr25~8_combout  & ( !\u_cfg|u_i2c_cfg|Equal157~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr25~2_combout  & (!\u_cfg|u_i2c_cfg|WideOr25~1_combout  & !\u_cfg|u_i2c_cfg|Equal193~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr25~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr25~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal193~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr25~8_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal157~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~9 .lut_mask = 64'h0000404000000000;
defparam \u_cfg|u_i2c_cfg|WideOr25~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~10_combout  = ( \u_cfg|u_i2c_cfg|WideOr25~9_combout  & ( !\u_cfg|u_i2c_cfg|Equal273~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal172~0_combout  & (\u_cfg|u_i2c_cfg|WideOr25~7_combout  & !\u_cfg|u_i2c_cfg|WideOr18~23_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal172~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr25~7_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~23_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr25~9_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal273~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25~10 .lut_mask = 64'h00000C0000000000;
defparam \u_cfg|u_i2c_cfg|WideOr25~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr25~combout  = ( \u_cfg|u_i2c_cfg|WideOr24~21_combout  & ( \u_cfg|u_i2c_cfg|WideOr25~10_combout  & ( (\u_cfg|u_i2c_cfg|WideOr25~0_combout  & (\u_cfg|u_i2c_cfg|WideOr17~19_combout  & (\u_cfg|u_i2c_cfg|WideOr23~17_combout  & 
// \u_cfg|u_i2c_cfg|WideOr25~4_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr25~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~19_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr23~17_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr25~4_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~21_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr25~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr25~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr25 .lut_mask = 64'h0000000000000001;
defparam \u_cfg|u_i2c_cfg|WideOr25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~11_combout  = ( \u_cfg|u_i2c_cfg|Equal68~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal148~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~1_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal68~2_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal20~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~11 .lut_mask = 64'hFFCCFFCCF0C0F0C0;
defparam \u_cfg|u_i2c_cfg|WideOr23~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~13_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [4] & ( ((\u_cfg|u_i2c_cfg|WideOr23~11_combout  & (!\u_cfg|u_i2c_cfg|Equal119~0_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (!\u_cfg|u_i2c_cfg|Equal37~2_combout ))))) ) ) # ( 
// \u_cfg|u_i2c_cfg|cnt0 [4] & ( (\u_cfg|u_i2c_cfg|WideOr23~11_combout  & (!\u_cfg|u_i2c_cfg|Equal119~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal36~0_combout ) # ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (!\u_cfg|u_i2c_cfg|Equal68~0_combout ))))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr23~11_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal119~0_combout ),
	.datag(!\u_cfg|u_i2c_cfg|Equal37~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~13 .extended_lut = "on";
defparam \u_cfg|u_i2c_cfg|WideOr23~13 .lut_mask = 64'h00FC00FE00000000;
defparam \u_cfg|u_i2c_cfg|WideOr23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~16_combout  = ( \u_cfg|u_i2c_cfg|Equal49~2_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~4_combout  & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|cnt0 [4]))) # (\u_cfg|u_i2c_cfg|cnt0 [1] & ((!\u_cfg|u_i2c_cfg|Equal48~1_combout 
// ) # (\u_cfg|u_i2c_cfg|cnt0 [4]))))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal49~2_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~4_combout  & ((!\u_cfg|u_i2c_cfg|Equal48~1_combout ) # ((!\u_cfg|u_i2c_cfg|cnt0 [1]) # (\u_cfg|u_i2c_cfg|cnt0 [4])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~16 .lut_mask = 64'hC8CCC8CCC80CC80C;
defparam \u_cfg|u_i2c_cfg|WideOr17~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~20 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~20_combout  = ( \u_cfg|u_i2c_cfg|Equal49~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal214~0_combout  & \u_cfg|u_i2c_cfg|Equal45~1_combout )) # (\u_cfg|u_i2c_cfg|Equal134~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal49~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal214~0_combout  & \u_cfg|u_i2c_cfg|Equal45~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~20 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~20 .lut_mask = 64'h003300330F3F0F3F;
defparam \u_cfg|u_i2c_cfg|WideOr17~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~22_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & \u_cfg|u_i2c_cfg|Equal22~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal41~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & 
// (\u_cfg|u_i2c_cfg|Equal22~0_combout  & ((\u_cfg|u_i2c_cfg|Equal73~0_combout ) # (\u_cfg|u_i2c_cfg|Equal40~0_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~22 .lut_mask = 64'h0105010505050505;
defparam \u_cfg|u_i2c_cfg|WideOr17~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~21_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|Equal8~1_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [4]) # ((\u_cfg|u_i2c_cfg|Equal68~0_combout  & ((\u_cfg|u_i2c_cfg|Equal69~0_combout ) # 
// (\u_cfg|u_i2c_cfg|Equal68~2_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [1] & ( \u_cfg|u_i2c_cfg|Equal8~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal68~2_combout )) ) ) ) # ( 
// \u_cfg|u_i2c_cfg|cnt0 [1] & ( !\u_cfg|u_i2c_cfg|Equal8~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (\u_cfg|u_i2c_cfg|cnt0 [4] & ((\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (\u_cfg|u_i2c_cfg|Equal68~2_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 
// [1] & ( !\u_cfg|u_i2c_cfg|Equal8~1_combout  & ( (\u_cfg|u_i2c_cfg|Equal68~0_combout  & (!\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|Equal68~2_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~21 .lut_mask = 64'h040401110404CDDD;
defparam \u_cfg|u_i2c_cfg|WideOr17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~23_combout  = ( !\u_cfg|u_i2c_cfg|WideOr17~21_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~22_combout  & ((!\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr17~22_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~23 .lut_mask = 64'hF0C0F0C000000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~24_combout  = ( \u_cfg|u_i2c_cfg|WideOr17~23_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~20_combout  & (!\u_cfg|u_i2c_cfg|Equal291~0_combout  & !\u_cfg|u_i2c_cfg|WideOr11~4_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr17~20_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal291~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~24 .lut_mask = 64'h0000000080808080;
defparam \u_cfg|u_i2c_cfg|WideOr17~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~25_combout  = ( \u_cfg|u_i2c_cfg|WideOr18~13_combout  & ( !\u_cfg|u_i2c_cfg|WideOr27~9_combout  & ( (\u_cfg|u_i2c_cfg|WideOr17~16_combout  & (\u_cfg|u_i2c_cfg|WideOr17~24_combout  & \u_cfg|u_i2c_cfg|WideOr17~19_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr17~16_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~24_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr17~19_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~13_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~25 .lut_mask = 64'h0000010100000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~4_combout  = ( \u_cfg|u_i2c_cfg|Equal69~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal86~0_combout  & \u_cfg|u_i2c_cfg|Equal48~0_combout )) # (\u_cfg|u_i2c_cfg|Equal196~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal69~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal86~0_combout  & \u_cfg|u_i2c_cfg|Equal48~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~4 .lut_mask = 64'h0505050505FF05FF;
defparam \u_cfg|u_i2c_cfg|WideOr23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~8_combout  = ( \u_cfg|u_i2c_cfg|Equal76~0_combout  & ( \u_cfg|u_i2c_cfg|Equal22~0_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal76~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal22~0_combout  & ((\u_cfg|u_i2c_cfg|Equal108~0_combout ) # 
// (\u_cfg|u_i2c_cfg|Equal80~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~8 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \u_cfg|u_i2c_cfg|WideOr17~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~7_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal17~1_combout  & !\u_cfg|u_i2c_cfg|Equal308~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal308~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~7 .lut_mask = 64'hFF00FF00F000F000;
defparam \u_cfg|u_i2c_cfg|WideOr17~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~9_combout  = ( \u_cfg|u_i2c_cfg|WideOr17~7_combout  & ( !\u_cfg|u_i2c_cfg|Equal95~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr17~8_combout  & (!\u_cfg|u_i2c_cfg|WideOr17~6_combout  & ((!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal17~3_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~8_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~6_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr17~7_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal95~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~9 .lut_mask = 64'h0000C80000000000;
defparam \u_cfg|u_i2c_cfg|WideOr17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~10_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~10_combout  & ( \u_cfg|u_i2c_cfg|WideOr17~9_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr23~4_combout  & (!\u_cfg|u_i2c_cfg|Equal157~0_combout  & \u_cfg|u_i2c_cfg|WideOr17~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr23~4_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal157~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr17~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr27~10_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17~10 .lut_mask = 64'h0000000000000808;
defparam \u_cfg|u_i2c_cfg|WideOr17~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr17~combout  = ( \u_cfg|u_i2c_cfg|WideOr17~15_combout  & ( \u_cfg|u_i2c_cfg|WideOr17~10_combout  & ( (\u_cfg|u_i2c_cfg|WideOr23~13_combout  & (\u_cfg|u_i2c_cfg|WideOr17~25_combout  & \u_cfg|u_i2c_cfg|WideOr17~3_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr23~13_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr17~25_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr17~3_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr17~15_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr17 .lut_mask = 64'h0000000000000101;
defparam \u_cfg|u_i2c_cfg|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~10_combout  = ( \u_cfg|u_i2c_cfg|WideOr17~combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & (((!\u_cfg|u_i2c_cfg|WideOr25~combout )))) # 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout  & ((!\u_cfg|u_i2c_cfg|WideOr25~combout ))) # (\u_cfg|u_i2c_cfg|Add2~0_combout  & (\u_cfg|u_i2c_cfg|WideOr10~combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr17~combout  & ( 
// \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & (((!\u_cfg|u_i2c_cfg|WideOr25~combout )))) # (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout  & 
// ((!\u_cfg|u_i2c_cfg|WideOr25~combout ))) # (\u_cfg|u_i2c_cfg|Add2~0_combout  & (\u_cfg|u_i2c_cfg|WideOr10~combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|WideOr17~combout  & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & !\u_cfg|u_i2c_cfg|Add2~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr17~combout  & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr10~combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr25~combout ),
	.datac(!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Add2~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr17~combout ),
	.dataf(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~10 .lut_mask = 64'h0F0F0F00CCC5CCC5;
defparam \u_cfg|u_i2c_cfg|trans_dout~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N44
dffeas \u_cfg|u_i2c_cfg|trans_dout[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[4] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~27 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~27_combout  = ( \u_cfg|u_i2c_cfg|WideOr11~25_combout  & ( (!\u_cfg|u_i2c_cfg|WideNor0~28_combout  & \u_cfg|u_i2c_cfg|WideOr11~30_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~28_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~30_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~27 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~27 .lut_mask = 64'h0000000000F000F0;
defparam \u_cfg|u_i2c_cfg|WideOr11~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~7_combout  = ( !\u_cfg|u_i2c_cfg|Equal308~0_combout  & ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal308~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal308~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~7 .lut_mask = 64'hFFFF0000AAAA0000;
defparam \u_cfg|u_i2c_cfg|WideOr16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~10_combout  = ( \u_cfg|u_i2c_cfg|Equal108~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal119~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal300~0_combout  & (!\u_cfg|u_i2c_cfg|Equal148~0_combout  & !\u_cfg|u_i2c_cfg|WideOr16~0_combout )) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal108~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal119~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal300~0_combout  & !\u_cfg|u_i2c_cfg|WideOr16~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal300~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr16~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal108~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal119~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~10 .lut_mask = 64'hCC00C00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~9_combout  = ( \u_cfg|u_i2c_cfg|Equal22~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr16~3_combout  & ((!\u_cfg|u_i2c_cfg|Equal49~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal68~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal22~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|WideOr16~3_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr16~3_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~9 .lut_mask = 64'hFF00FF00FC00FC00;
defparam \u_cfg|u_i2c_cfg|WideOr16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~8_combout  = ( !\u_cfg|u_i2c_cfg|WideOr16~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal48~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal86~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal86~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~8 .lut_mask = 64'hFAFAFAFA00000000;
defparam \u_cfg|u_i2c_cfg|WideOr16~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~11_combout  = ( !\u_cfg|u_i2c_cfg|Equal301~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr16~8_combout  & ( (\u_cfg|u_i2c_cfg|WideOr16~7_combout  & (\u_cfg|u_i2c_cfg|WideOr16~10_combout  & \u_cfg|u_i2c_cfg|WideOr16~9_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr16~7_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr16~10_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr16~9_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal301~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr16~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~11 .lut_mask = 64'h0000000000050000;
defparam \u_cfg|u_i2c_cfg|WideOr16~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N21
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~6_combout  = ( \u_cfg|u_i2c_cfg|WideOr16~4_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr16~5_combout  & \u_cfg|u_i2c_cfg|WideOr16~12_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr16~5_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr16~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16~6 .lut_mask = 64'h000000000A0A0A0A;
defparam \u_cfg|u_i2c_cfg|WideOr16~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr16~combout  = ( \u_cfg|u_i2c_cfg|WideOr16~6_combout  & ( (\u_cfg|u_i2c_cfg|WideOr11~27_combout  & (!\u_cfg|u_i2c_cfg|WideOr16~1_combout  & (\u_cfg|u_i2c_cfg|WideOr16~11_combout  & \u_cfg|u_i2c_cfg|WideOr28~3_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~27_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr16~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr16~11_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr28~3_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr16~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr16 .lut_mask = 64'h0000000000040004;
defparam \u_cfg|u_i2c_cfg|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~9_combout  = ( \u_cfg|u_i2c_cfg|Equal292~1_combout  & ( \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal292~0_combout  & !\u_cfg|u_i2c_cfg|cnt0 [1])) # (\u_cfg|u_i2c_cfg|Equal268~0_combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal292~1_combout  & ( \u_cfg|u_i2c_cfg|Equal276~0_combout  & ( \u_cfg|u_i2c_cfg|Equal268~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal292~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal276~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal292~0_combout  & 
// !\u_cfg|u_i2c_cfg|cnt0 [1]) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal292~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datad(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal292~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~9 .lut_mask = 64'h0000303000FF30FF;
defparam \u_cfg|u_i2c_cfg|WideOr24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~10_combout  = ( !\u_cfg|u_i2c_cfg|WideOr24~9_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr18~14_combout  & ((!\u_cfg|u_i2c_cfg|Equal13~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal6~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~14_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal13~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~10 .lut_mask = 64'hCCC0CCC000000000;
defparam \u_cfg|u_i2c_cfg|WideOr24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~11_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr24~10_combout  & ( (!\u_cfg|u_i2c_cfg|Equal17~3_combout  & !\u_cfg|u_i2c_cfg|WideOr24~6_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( 
// \u_cfg|u_i2c_cfg|WideOr24~10_combout  & ( !\u_cfg|u_i2c_cfg|WideOr24~6_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~6_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~11 .lut_mask = 64'h00000000F0F0A0A0;
defparam \u_cfg|u_i2c_cfg|WideOr24~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~22_combout  = ( \u_cfg|u_i2c_cfg|Equal40~1_combout  & ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~1_combout  & ( \u_cfg|u_i2c_cfg|Equal73~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal6~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal40~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( \u_cfg|u_i2c_cfg|Equal6~0_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~1_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal73~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal6~0_combout  & (\u_cfg|u_i2c_cfg|Equal68~2_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~22 .lut_mask = 64'h0005555500555555;
defparam \u_cfg|u_i2c_cfg|WideOr24~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~23_combout  = ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( \u_cfg|u_i2c_cfg|Equal36~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal72~0_combout  & (!\u_cfg|u_i2c_cfg|Equal73~0_combout  & !\u_cfg|u_i2c_cfg|Equal134~0_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( \u_cfg|u_i2c_cfg|Equal36~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal134~0_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal36~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal72~0_combout  & 
// !\u_cfg|u_i2c_cfg|Equal73~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal132~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal36~1_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal72~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal73~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal134~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~23 .lut_mask = 64'hFFFF8888F0F08080;
defparam \u_cfg|u_i2c_cfg|WideOr24~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~24_combout  = ( \u_cfg|u_i2c_cfg|Equal214~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~22_combout  & (\u_cfg|u_i2c_cfg|WideOr24~23_combout  & (!\u_cfg|u_i2c_cfg|WideOr24~3_combout  & !\u_cfg|u_i2c_cfg|Equal45~1_combout ))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal214~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~22_combout  & (\u_cfg|u_i2c_cfg|WideOr24~23_combout  & !\u_cfg|u_i2c_cfg|WideOr24~3_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~22_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr24~23_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~3_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal214~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~24 .lut_mask = 64'h2020202020002000;
defparam \u_cfg|u_i2c_cfg|WideOr24~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~14_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & (!\u_cfg|u_i2c_cfg|Equal132~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~1_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal68~2_combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal68~2_combout ))) 
// ) ) ) # ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal132~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal68~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal68~2_combout ))) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal4~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal68~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal68~2_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal68~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~14 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \u_cfg|u_i2c_cfg|WideOr24~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~21 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~21_combout  = ( !\u_cfg|u_i2c_cfg|Equal286~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal286~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~21 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~21 .lut_mask = 64'hFFF0FFF000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~15_combout  = ( \u_cfg|u_i2c_cfg|Equal44~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal212~0_combout  & \u_cfg|u_i2c_cfg|Equal48~0_combout )) # (\u_cfg|u_i2c_cfg|Equal20~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal44~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal212~0_combout  & \u_cfg|u_i2c_cfg|Equal48~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~15 .lut_mask = 64'h0505050505FF05FF;
defparam \u_cfg|u_i2c_cfg|WideOr24~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~16_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~8_combout  & ( (\u_cfg|u_i2c_cfg|WideOr24~14_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~13_combout  & (\u_cfg|u_i2c_cfg|WideOr18~21_combout  & !\u_cfg|u_i2c_cfg|WideOr24~15_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~14_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~21_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr24~15_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~16 .lut_mask = 64'h0000000004000400;
defparam \u_cfg|u_i2c_cfg|WideOr24~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~25_combout  = ( \u_cfg|u_i2c_cfg|WideOr24~24_combout  & ( \u_cfg|u_i2c_cfg|WideOr24~16_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr24~8_combout  & \u_cfg|u_i2c_cfg|WideOr13~13_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~8_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr13~13_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~24_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24~25 .lut_mask = 64'h00000000000000F0;
defparam \u_cfg|u_i2c_cfg|WideOr24~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~9_combout  = ( \u_cfg|u_i2c_cfg|Equal37~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal45~1_combout  & ((\u_cfg|u_i2c_cfg|Equal22~0_combout ) # (\u_cfg|u_i2c_cfg|Equal212~0_combout ))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal37~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal212~0_combout  & \u_cfg|u_i2c_cfg|Equal45~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal212~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal45~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~9 .lut_mask = 64'h0505050507070707;
defparam \u_cfg|u_i2c_cfg|WideOr22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~10_combout  = ( \u_cfg|u_i2c_cfg|Equal16~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr22~9_combout  & ( (!\u_cfg|u_i2c_cfg|Equal6~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal268~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal261~1_combout ))) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|Equal16~1_combout  & ( !\u_cfg|u_i2c_cfg|WideOr22~9_combout  & ( (!\u_cfg|u_i2c_cfg|Equal268~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal172~1_combout ) # ((!\u_cfg|u_i2c_cfg|Equal6~0_combout )))) # (\u_cfg|u_i2c_cfg|Equal268~0_combout  & 
// (!\u_cfg|u_i2c_cfg|Equal261~1_combout  & ((!\u_cfg|u_i2c_cfg|Equal172~1_combout ) # (!\u_cfg|u_i2c_cfg|Equal6~0_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal261~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~10 .lut_mask = 64'hFAC8FA0000000000;
defparam \u_cfg|u_i2c_cfg|WideOr22~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr24 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr24~combout  = ( \u_cfg|u_i2c_cfg|WideOr11~27_combout  & ( (\u_cfg|u_i2c_cfg|WideOr24~11_combout  & (\u_cfg|u_i2c_cfg|WideOr24~25_combout  & (\u_cfg|u_i2c_cfg|WideOr24~21_combout  & \u_cfg|u_i2c_cfg|WideOr22~10_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~11_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr24~25_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr24~21_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr22~10_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr24~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr24 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr24 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideOr24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~12_combout  = ( \u_cfg|u_i2c_cfg|WideOr24~combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|WideNor0~27_combout  & (\u_cfg|u_i2c_cfg|Add2~0_combout  & \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout )) ) ) 
// ) # ( !\u_cfg|u_i2c_cfg|WideOr24~combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|WideNor0~27_combout ) # ((!\u_cfg|u_i2c_cfg|Add2~0_combout ) # (!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout )) ) ) ) # ( 
// \u_cfg|u_i2c_cfg|WideOr24~combout  & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout ) # (!\u_cfg|u_i2c_cfg|WideOr16~combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr24~combout  
// & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout ) # (!\u_cfg|u_i2c_cfg|WideOr16~combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~27_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Add2~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr16~combout ),
	.datad(!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr24~combout ),
	.dataf(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~12 .lut_mask = 64'h00FC00FCFFEE0022;
defparam \u_cfg|u_i2c_cfg|trans_dout~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N56
dffeas \u_cfg|u_i2c_cfg|trans_dout[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[5] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~2 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~2_combout  = ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal49~0_combout  & \u_cfg|u_i2c_cfg|Equal22~0_combout )) # (\u_cfg|u_i2c_cfg|Equal132~1_combout ) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal68~0_combout  & ( \u_cfg|u_i2c_cfg|Equal48~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~1_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|Equal68~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal48~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal49~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal22~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal132~1_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~2 .lut_mask = 64'h0000000F5555555F;
defparam \u_cfg|u_i2c_cfg|WideOr22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~3 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~3_combout  = ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal198~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr22~2_combout  & !\u_cfg|u_i2c_cfg|Equal49~1_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr22~2_combout  & !\u_cfg|u_i2c_cfg|Equal49~1_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal198~0_combout  & !\u_cfg|u_i2c_cfg|WideOr22~2_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal40~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( !\u_cfg|u_i2c_cfg|WideOr22~2_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr22~2_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~3 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~3 .lut_mask = 64'hCCCC8888C0C08080;
defparam \u_cfg|u_i2c_cfg|WideOr22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~4 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~4_combout  = ( !\u_cfg|u_i2c_cfg|WideOr20~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal273~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr24~11_combout  & (\u_cfg|u_i2c_cfg|WideOr24~13_combout  & \u_cfg|u_i2c_cfg|WideOr22~3_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr24~11_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr24~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr22~3_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr20~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal273~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~4 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~4 .lut_mask = 64'h0101000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~5_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( ((\u_cfg|u_i2c_cfg|Equal37~1_combout  & \u_cfg|u_i2c_cfg|Equal148~1_combout )) # (\u_cfg|u_i2c_cfg|Equal17~3_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal37~1_combout  & \u_cfg|u_i2c_cfg|Equal148~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal37~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal17~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~5 .lut_mask = 64'h111111111F1F1F1F;
defparam \u_cfg|u_i2c_cfg|WideOr23~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N9
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~6_combout  = ( !\u_cfg|u_i2c_cfg|Equal169~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal4~0_combout ) # ((!\u_cfg|u_i2c_cfg|cnt0 [7] & (!\u_cfg|u_i2c_cfg|Equal49~1_combout )) # (\u_cfg|u_i2c_cfg|cnt0 [7] & 
// ((!\u_cfg|u_i2c_cfg|Equal17~1_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal49~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal169~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~6 .lut_mask = 64'hFBF8FBF800000000;
defparam \u_cfg|u_i2c_cfg|WideOr23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~7_combout  = ( \u_cfg|u_i2c_cfg|Equal4~1_combout  & ( ((\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal40~0_combout )) # (\u_cfg|u_i2c_cfg|Equal6~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|Equal134~1_combout  & \u_cfg|u_i2c_cfg|Equal40~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal134~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal40~0_combout ),
	.datac(gnd),
	.datad(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~7 .lut_mask = 64'h1111111111FF11FF;
defparam \u_cfg|u_i2c_cfg|WideOr23~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~8_combout  = ( !\u_cfg|u_i2c_cfg|WideOr23~7_combout  & ( !\u_cfg|u_i2c_cfg|WideOr23~4_combout  & ( (\u_cfg|u_i2c_cfg|WideOr23~6_combout  & (!\u_cfg|u_i2c_cfg|WideOr23~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal22~0_combout ) # 
// (!\u_cfg|u_i2c_cfg|Equal16~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr23~6_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr23~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal16~1_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr23~7_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~8 .lut_mask = 64'h4440000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr23~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~12_combout  = ( \u_cfg|u_i2c_cfg|WideOr23~3_combout  & ( \u_cfg|u_i2c_cfg|WideOr23~8_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr23~5_combout  & (\u_cfg|u_i2c_cfg|WideOr23~17_combout  & \u_cfg|u_i2c_cfg|WideOr23~13_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr23~5_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr23~17_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr23~13_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr23~3_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr23~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23~12 .lut_mask = 64'h000000000000000C;
defparam \u_cfg|u_i2c_cfg|WideOr23~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr23 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr23~combout  = ( \u_cfg|u_i2c_cfg|WideOr24~16_combout  & ( (\u_cfg|u_i2c_cfg|WideOr22~4_combout  & (\u_cfg|u_i2c_cfg|WideOr23~2_combout  & \u_cfg|u_i2c_cfg|WideOr23~12_combout )) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr22~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr23~2_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr23~12_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr24~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr23~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr23 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr23 .lut_mask = 64'h0000000000030003;
defparam \u_cfg|u_i2c_cfg|WideOr23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr8~combout  = ( !\u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~27_combout  ) ) ) # ( \u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( 
// \u_cfg|u_i2c_cfg|WideNor0~27_combout  ) ) ) # ( !\u_cfg|u_i2c_cfg|WideNor0~36_combout  & ( !\u_cfg|u_i2c_cfg|WideNor0~31_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~27_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideNor0~27_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideNor0~36_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideNor0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr8 .lut_mask = 64'h0F0F0F0F0F0F0000;
defparam \u_cfg|u_i2c_cfg|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~9_combout  = ( \u_cfg|u_i2c_cfg|WideOr8~combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr23~combout ) # ((\u_cfg|u_i2c_cfg|Add2~0_combout  & \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout )) ) ) ) # 
// ( !\u_cfg|u_i2c_cfg|WideOr8~combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr23~combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout ) # (!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ))) ) ) ) # ( \u_cfg|u_i2c_cfg|WideOr8~combout  
// & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout ) # (\u_cfg|u_i2c_cfg|Equal309~0_combout ))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr8~combout  & ( 
// !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout ) # (\u_cfg|u_i2c_cfg|Equal309~0_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal309~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Add2~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr23~combout ),
	.datad(!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr8~combout ),
	.dataf(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~9 .lut_mask = 64'h00DD00DDF0C0F0F3;
defparam \u_cfg|u_i2c_cfg|trans_dout~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N19
dffeas \u_cfg|u_i2c_cfg|trans_dout[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[6] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr15 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr15~combout  = ( \u_cfg|u_i2c_cfg|WideOr12~0_combout  & ( \u_cfg|u_i2c_cfg|WideOr14~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr12~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr15 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr15 .lut_mask = 64'h000000000000FFFF;
defparam \u_cfg|u_i2c_cfg|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~6 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~6_combout  = ( \u_cfg|u_i2c_cfg|Equal41~0_combout  & ( (!\u_cfg|u_i2c_cfg|cnt0 [6] & ((!\u_cfg|u_i2c_cfg|cnt0 [1] & (\u_cfg|u_i2c_cfg|cnt0 [4] & \u_cfg|u_i2c_cfg|cnt0 [7])) # (\u_cfg|u_i2c_cfg|cnt0 [1] & (!\u_cfg|u_i2c_cfg|cnt0 
// [4] & !\u_cfg|u_i2c_cfg|cnt0 [7])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datad(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~6 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~6 .lut_mask = 64'h0000000042004200;
defparam \u_cfg|u_i2c_cfg|WideOr22~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~5_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal302~0_combout  & (!\u_cfg|u_i2c_cfg|Equal5~0_combout  & !\u_cfg|u_i2c_cfg|Equal172~1_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal4~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal302~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|Equal302~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal5~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal172~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~5 .lut_mask = 64'hCCCCCCCCC000C000;
defparam \u_cfg|u_i2c_cfg|WideOr22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~7_combout  = ( \u_cfg|u_i2c_cfg|WideOr22~5_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr22~6_combout  & (!\u_cfg|u_i2c_cfg|Equal308~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal148~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal17~1_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal148~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal17~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr22~6_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr22~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~7 .lut_mask = 64'h00000000E000E000;
defparam \u_cfg|u_i2c_cfg|WideOr22~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~8_combout  = ( \u_cfg|u_i2c_cfg|Equal80~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal150~0_combout  & (!\u_cfg|u_i2c_cfg|Equal306~0_combout  & \u_cfg|u_i2c_cfg|WideOr22~7_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal80~0_combout  & ( 
// (!\u_cfg|u_i2c_cfg|Equal306~0_combout  & \u_cfg|u_i2c_cfg|WideOr22~7_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal150~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal306~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr22~7_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal80~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22~8 .lut_mask = 64'h00F000F000A000A0;
defparam \u_cfg|u_i2c_cfg|WideOr22~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~25 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~25_combout  = ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~1_combout  & (!\u_cfg|u_i2c_cfg|Equal196~0_combout  & !\u_cfg|u_i2c_cfg|Equal4~0_combout )) ) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( \u_cfg|u_i2c_cfg|Equal36~0_combout  & ( (\u_cfg|u_i2c_cfg|WideNor0~1_combout  & !\u_cfg|u_i2c_cfg|Equal196~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal144~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( 
// (\u_cfg|u_i2c_cfg|WideNor0~1_combout  & !\u_cfg|u_i2c_cfg|Equal4~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal144~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal36~0_combout  & ( \u_cfg|u_i2c_cfg|WideNor0~1_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideNor0~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal196~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|Equal144~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~25 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~25 .lut_mask = 64'h5555505044444040;
defparam \u_cfg|u_i2c_cfg|WideOr18~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr22~combout  = ( \u_cfg|u_i2c_cfg|WideOr18~25_combout  & ( (\u_cfg|u_i2c_cfg|WideOr22~1_combout  & (\u_cfg|u_i2c_cfg|WideOr22~4_combout  & (\u_cfg|u_i2c_cfg|WideOr22~10_combout  & \u_cfg|u_i2c_cfg|WideOr22~8_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr22~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr22~4_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr22~10_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr22~8_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr22~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr22 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideOr22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~11_combout  = ( !\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q  & ( \u_cfg|u_i2c_cfg|WideOr22~combout  & ( (\u_cfg|u_i2c_cfg|cnt_byte [1] & (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & !\u_cfg|u_i2c_cfg|WideOr15~combout )) ) ) ) # ( 
// \u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q  & ( !\u_cfg|u_i2c_cfg|WideOr22~combout  & ( (\u_cfg|u_i2c_cfg|cnt_byte [1] & (\u_cfg|u_i2c_cfg|state_c.WREQ~q  & \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout )) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q  & ( 
// !\u_cfg|u_i2c_cfg|WideOr22~combout  & ( (\u_cfg|u_i2c_cfg|cnt_byte [1] & (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & !\u_cfg|u_i2c_cfg|WideOr15~combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt_byte [1]),
	.datab(!\u_cfg|u_i2c_cfg|state_c.WREQ~q ),
	.datac(!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr15~combout ),
	.datae(!\u_cfg|u_i2c_cfg|cnt_byte[0]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr22~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~11 .lut_mask = 64'h0500010105000000;
defparam \u_cfg|u_i2c_cfg|trans_dout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N38
dffeas \u_cfg|u_i2c_cfg|trans_dout[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[7] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Mux0~4 (
// Equation(s):
// \u_cfg|u_i2c_interface|Mux0~4_combout  = ( !\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( (!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & (((\u_cfg|u_i2c_cfg|trans_dout [7] & ((!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q )))))) # 
// (\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & ((((\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ) # (\u_cfg|u_i2c_cfg|trans_dout [6]))))) ) ) # ( \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( (!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & 
// (((\u_cfg|u_i2c_cfg|trans_dout [5] & ((!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q )))))) # (\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q  & ((((\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ))) # (\u_cfg|u_i2c_cfg|trans_dout [4]))) ) )

	.dataa(!\u_cfg|u_i2c_interface|cnt_bit[0]~DUPLICATE_q ),
	.datab(!\u_cfg|u_i2c_cfg|trans_dout [4]),
	.datac(!\u_cfg|u_i2c_cfg|trans_dout [5]),
	.datad(!\u_cfg|u_i2c_cfg|trans_dout [6]),
	.datae(!\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ),
	.datag(!\u_cfg|u_i2c_cfg|trans_dout [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Mux0~4 .extended_lut = "on";
defparam \u_cfg|u_i2c_interface|Mux0~4 .lut_mask = 64'h0A5F1B1B55555555;
defparam \u_cfg|u_i2c_interface|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11~26 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~26_combout  = ( \u_cfg|u_i2c_cfg|WideOr11~17_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~8_combout  & ( (\u_cfg|u_i2c_cfg|WideOr11~12_combout  & \u_cfg|u_i2c_cfg|WideOr12~3_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~12_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr12~3_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr11~17_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11~26 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11~26 .lut_mask = 64'h0000000000000505;
defparam \u_cfg|u_i2c_cfg|WideOr11~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr11~combout  = ( \u_cfg|u_i2c_cfg|WideOr11~20_combout  & ( (\u_cfg|u_i2c_cfg|WideOr11~23_combout  & (\u_cfg|u_i2c_cfg|WideOr11~26_combout  & (\u_cfg|u_i2c_cfg|WideOr11~3_combout  & \u_cfg|u_i2c_cfg|WideOr11~27_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~23_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~26_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~3_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr11~27_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr11~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr11 .lut_mask = 64'h0000000000010001;
defparam \u_cfg|u_i2c_cfg|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~5 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~5_combout  = ( !\u_cfg|u_i2c_cfg|WideOr11~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal305~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr11~2_combout  & !\u_cfg|u_i2c_cfg|WideOr26~2_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr11~2_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr26~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|WideOr11~1_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal305~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~5 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~5 .lut_mask = 64'h4444000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~16 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~16_combout  = ( !\u_cfg|u_i2c_cfg|WideOr26~0_combout  & ( (\u_cfg|u_i2c_cfg|WideOr26~15_combout  & (!\u_cfg|u_i2c_cfg|Equal187~0_combout  & \u_cfg|u_i2c_cfg|WideOr20~3_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr26~15_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal187~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr20~3_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~16 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~16 .lut_mask = 64'h0050005000000000;
defparam \u_cfg|u_i2c_cfg|WideOr26~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~8 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~8_combout  = ( !\u_cfg|u_i2c_cfg|WideOr26~6_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr26~7_combout  & (!\u_cfg|u_i2c_cfg|WideOr17~6_combout  & ((!\u_cfg|u_i2c_cfg|Equal69~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal148~1_combout )))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal69~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal148~1_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr26~7_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr17~6_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~8 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~8 .lut_mask = 64'hE000E00000000000;
defparam \u_cfg|u_i2c_cfg|WideOr26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~12 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~12_combout  = ( \u_cfg|u_i2c_cfg|Equal68~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal198~0_combout  & (!\u_cfg|u_i2c_cfg|Equal183~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal12~0_combout )))) ) ) # ( 
// !\u_cfg|u_i2c_cfg|Equal68~2_combout  & ( (!\u_cfg|u_i2c_cfg|Equal183~0_combout  & ((!\u_cfg|u_i2c_cfg|Equal6~0_combout ) # (!\u_cfg|u_i2c_cfg|Equal12~0_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal198~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal12~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal68~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~12 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~12 .lut_mask = 64'hFC00FC00A800A800;
defparam \u_cfg|u_i2c_cfg|WideOr26~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~13 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~13_combout  = ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|Equal49~0_combout  & ( \u_cfg|u_i2c_cfg|Equal20~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~13 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~13 .lut_mask = 64'h000000000F0F0000;
defparam \u_cfg|u_i2c_cfg|WideOr26~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~9 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~9_combout  = ( \u_cfg|u_i2c_cfg|Equal8~1_combout  & ( (!\u_cfg|u_i2c_cfg|Equal286~0_combout  & !\u_cfg|u_i2c_cfg|Equal22~0_combout ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal8~1_combout  & ( !\u_cfg|u_i2c_cfg|Equal286~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal286~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal22~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~9 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~9 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \u_cfg|u_i2c_cfg|WideOr26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~10 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~10_combout  = ( \u_cfg|u_i2c_cfg|Equal4~0_combout  & ( (\u_cfg|u_i2c_cfg|Equal140~2_combout ) # (\u_cfg|u_i2c_cfg|Equal80~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal140~2_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~10 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~10 .lut_mask = 64'h000000000FFF0FFF;
defparam \u_cfg|u_i2c_cfg|WideOr26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~11 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~11_combout  = ( \u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|Equal76~1_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [1] & !\u_cfg|u_i2c_cfg|cnt0 [4]) ) ) ) # ( !\u_cfg|u_i2c_cfg|cnt0 [7] & ( \u_cfg|u_i2c_cfg|Equal76~1_combout  & ( 
// (\u_cfg|u_i2c_cfg|cnt0 [1] & \u_cfg|u_i2c_cfg|cnt0 [4]) ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [1]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [4]),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.dataf(!\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~11 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~11 .lut_mask = 64'h0000000003033030;
defparam \u_cfg|u_i2c_cfg|WideOr26~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~14 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~14_combout  = ( !\u_cfg|u_i2c_cfg|WideOr26~11_combout  & ( (\u_cfg|u_i2c_cfg|WideOr26~12_combout  & (!\u_cfg|u_i2c_cfg|WideOr26~13_combout  & (\u_cfg|u_i2c_cfg|WideOr26~9_combout  & !\u_cfg|u_i2c_cfg|WideOr26~10_combout ))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr26~12_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr26~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr26~9_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr26~10_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~14 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~14 .lut_mask = 64'h0400040000000000;
defparam \u_cfg|u_i2c_cfg|WideOr26~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26~17 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~17_combout  = ( \u_cfg|u_i2c_cfg|WideOr26~4_combout  & ( !\u_cfg|u_i2c_cfg|WideOr26~1_combout  & ( (\u_cfg|u_i2c_cfg|WideOr26~16_combout  & (\u_cfg|u_i2c_cfg|WideOr26~8_combout  & \u_cfg|u_i2c_cfg|WideOr26~14_combout )) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr26~16_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|WideOr26~8_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr26~14_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr26~4_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26~17 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26~17 .lut_mask = 64'h0000000500000000;
defparam \u_cfg|u_i2c_cfg|WideOr26~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr26 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr26~combout  = ( \u_cfg|u_i2c_cfg|WideOr26~5_combout  & ( \u_cfg|u_i2c_cfg|WideOr26~17_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr26~3_combout  & (\u_cfg|u_i2c_cfg|WideOr19~27_combout  & (!\u_cfg|u_i2c_cfg|Equal95~0_combout  & 
// \u_cfg|u_i2c_cfg|WideOr25~4_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr26~3_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr19~27_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal95~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr25~4_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr26~5_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr26~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr26~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr26 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr26 .lut_mask = 64'h0000000000000020;
defparam \u_cfg|u_i2c_cfg|WideOr26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~31 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~31_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( ((!\u_cfg|u_i2c_cfg|cnt0 [7] & (\u_cfg|u_i2c_cfg|cnt0 [6] & \u_cfg|u_i2c_cfg|Equal49~0_combout ))) # (\u_cfg|u_i2c_cfg|Equal76~1_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal76~1_combout ),
	.datab(!\u_cfg|u_i2c_cfg|cnt0 [7]),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [6]),
	.datad(!\u_cfg|u_i2c_cfg|Equal49~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~31 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~31 .lut_mask = 64'h00000000555D555D;
defparam \u_cfg|u_i2c_cfg|WideOr18~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~27 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~27_combout  = ( \u_cfg|u_i2c_cfg|Equal20~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & ((!\u_cfg|u_i2c_cfg|cnt0 [2] & ((\u_cfg|u_i2c_cfg|Equal261~0_combout ))) # (\u_cfg|u_i2c_cfg|cnt0 [2] & (\u_cfg|u_i2c_cfg|Equal282~0_combout 
// )))) ) ) # ( !\u_cfg|u_i2c_cfg|Equal20~0_combout  & ( (\u_cfg|u_i2c_cfg|cnt0 [3] & (\u_cfg|u_i2c_cfg|Equal282~0_combout  & \u_cfg|u_i2c_cfg|cnt0 [2])) ) )

	.dataa(!\u_cfg|u_i2c_cfg|cnt0 [3]),
	.datab(!\u_cfg|u_i2c_cfg|Equal282~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|cnt0 [2]),
	.datad(!\u_cfg|u_i2c_cfg|Equal261~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~27 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~27 .lut_mask = 64'h0101010101510151;
defparam \u_cfg|u_i2c_cfg|WideOr18~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~30 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~30_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (!\u_cfg|u_i2c_cfg|Equal141~0_combout  & (!\u_cfg|u_i2c_cfg|Equal44~0_combout  & !\u_cfg|u_i2c_cfg|Equal45~0_combout )) ) ) # ( !\u_cfg|u_i2c_cfg|Equal6~0_combout  & ( 
// !\u_cfg|u_i2c_cfg|Equal141~0_combout  ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal141~0_combout ),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal44~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal45~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~30 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~30 .lut_mask = 64'hAAAAAAAAA000A000;
defparam \u_cfg|u_i2c_cfg|WideOr18~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~28 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~28_combout  = ( \u_cfg|u_i2c_cfg|Equal6~0_combout  & ( (((\u_cfg|u_i2c_cfg|Equal48~0_combout  & \u_cfg|u_i2c_cfg|Equal68~0_combout )) # (\u_cfg|u_i2c_cfg|Equal80~1_combout )) # (\u_cfg|u_i2c_cfg|Equal108~0_combout ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|Equal48~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Equal108~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|Equal80~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal68~0_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~28 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~28 .lut_mask = 64'h000000003F7F3F7F;
defparam \u_cfg|u_i2c_cfg|WideOr18~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~29 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~29_combout  = ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( \u_cfg|u_i2c_cfg|Equal17~2_combout  ) ) # ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  & ( \u_cfg|u_i2c_cfg|Equal17~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal263~0_combout  & 
// \u_cfg|u_i2c_cfg|Equal268~0_combout ) ) ) ) # ( \u_cfg|u_i2c_cfg|Equal132~0_combout  & ( !\u_cfg|u_i2c_cfg|Equal17~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal263~0_combout  & \u_cfg|u_i2c_cfg|Equal268~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|Equal132~0_combout  
// & ( !\u_cfg|u_i2c_cfg|Equal17~2_combout  & ( (\u_cfg|u_i2c_cfg|Equal263~0_combout  & \u_cfg|u_i2c_cfg|Equal268~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_cfg|u_i2c_cfg|Equal263~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|Equal268~0_combout ),
	.datae(!\u_cfg|u_i2c_cfg|Equal132~0_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|Equal17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~29 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~29 .lut_mask = 64'h000F000F000FFFFF;
defparam \u_cfg|u_i2c_cfg|WideOr18~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~32 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~32_combout  = ( !\u_cfg|u_i2c_cfg|WideOr18~28_combout  & ( !\u_cfg|u_i2c_cfg|WideOr18~29_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr18~31_combout  & (!\u_cfg|u_i2c_cfg|WideOr18~27_combout  & (!\u_cfg|u_i2c_cfg|WideOr18~1_combout  & 
// \u_cfg|u_i2c_cfg|WideOr18~30_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~31_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~27_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~1_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~30_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~28_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~32 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~32 .lut_mask = 64'h0080000000000000;
defparam \u_cfg|u_i2c_cfg|WideOr18~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~33 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~33_combout  = ( \u_cfg|u_i2c_cfg|WideOr18~32_combout  & ( \u_cfg|u_i2c_cfg|WideOr18~25_combout  & ( (\u_cfg|u_i2c_cfg|WideOr18~24_combout  & (\u_cfg|u_i2c_cfg|WideOr18~26_combout  & (\u_cfg|u_i2c_cfg|WideOr18~7_combout  & 
// !\u_cfg|u_i2c_cfg|WideOr18~23_combout ))) ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~24_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~26_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~7_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~23_combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~32_combout ),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr18~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~33 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~33 .lut_mask = 64'h0000000000000100;
defparam \u_cfg|u_i2c_cfg|WideOr18~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18~22 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~22_combout  = ( \u_cfg|u_i2c_cfg|WideOr27~8_combout  & ( (!\u_cfg|u_i2c_cfg|WideOr11~13_combout  & (\u_cfg|u_i2c_cfg|WideOr18~0_combout  & \u_cfg|u_i2c_cfg|WideOr18~21_combout )) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|WideOr11~13_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~0_combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr18~21_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18~22 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18~22 .lut_mask = 64'h00000000000C000C;
defparam \u_cfg|u_i2c_cfg|WideOr18~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|WideOr18 (
// Equation(s):
// \u_cfg|u_i2c_cfg|WideOr18~combout  = ( \u_cfg|u_i2c_cfg|WideOr17~10_combout  & ( (\u_cfg|u_i2c_cfg|WideOr18~33_combout  & (\u_cfg|u_i2c_cfg|WideOr18~22_combout  & \u_cfg|u_i2c_cfg|WideOr18~20_combout )) ) )

	.dataa(!\u_cfg|u_i2c_cfg|WideOr18~33_combout ),
	.datab(!\u_cfg|u_i2c_cfg|WideOr18~22_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr18~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_cfg|WideOr17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|WideOr18 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|WideOr18 .lut_mask = 64'h0000000001010101;
defparam \u_cfg|u_i2c_cfg|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \u_cfg|u_i2c_cfg|trans_dout~7 (
// Equation(s):
// \u_cfg|u_i2c_cfg|trans_dout~7_combout  = ( \u_cfg|u_i2c_cfg|WideOr18~combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & (((!\u_cfg|u_i2c_cfg|WideOr26~combout )))) # 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout  & ((!\u_cfg|u_i2c_cfg|WideOr26~combout ))) # (\u_cfg|u_i2c_cfg|Add2~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~combout )))) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr18~combout  & ( 
// \u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( (!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & (((!\u_cfg|u_i2c_cfg|WideOr26~combout )))) # (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & ((!\u_cfg|u_i2c_cfg|Add2~0_combout  & 
// ((!\u_cfg|u_i2c_cfg|WideOr26~combout ))) # (\u_cfg|u_i2c_cfg|Add2~0_combout  & (!\u_cfg|u_i2c_cfg|WideOr11~combout )))) ) ) ) # ( \u_cfg|u_i2c_cfg|WideOr18~combout  & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( 
// (\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  & !\u_cfg|u_i2c_cfg|Add2~0_combout ) ) ) ) # ( !\u_cfg|u_i2c_cfg|WideOr18~combout  & ( !\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout  & ( \u_cfg|u_i2c_cfg|trans_dout[2]~0_combout  ) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_dout[2]~0_combout ),
	.datab(!\u_cfg|u_i2c_cfg|Add2~0_combout ),
	.datac(!\u_cfg|u_i2c_cfg|WideOr11~combout ),
	.datad(!\u_cfg|u_i2c_cfg|WideOr26~combout ),
	.datae(!\u_cfg|u_i2c_cfg|WideOr18~combout ),
	.dataf(!\u_cfg|u_i2c_cfg|trans_dout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_cfg|trans_dout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout~7 .extended_lut = "off";
defparam \u_cfg|u_i2c_cfg|trans_dout~7 .lut_mask = 64'h55554444FE10FE10;
defparam \u_cfg|u_i2c_cfg|trans_dout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \u_cfg|u_i2c_cfg|trans_dout[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_cfg|trans_dout~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_cfg|u_i2c_cfg|trans_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_cfg|trans_dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_cfg|trans_dout[3] .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_cfg|trans_dout[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \u_cfg|u_i2c_interface|Mux0~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|Mux0~0_combout  = ( !\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( ((!\u_cfg|u_i2c_interface|Mux0~4_combout  & (((\u_cfg|u_i2c_cfg|trans_dout [3] & \u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q )))) # 
// (\u_cfg|u_i2c_interface|Mux0~4_combout  & (((!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q )) # (\u_cfg|u_i2c_cfg|trans_dout [2])))) ) ) # ( \u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q  & ( ((!\u_cfg|u_i2c_interface|Mux0~4_combout  & 
// (((\u_cfg|u_i2c_cfg|trans_dout [1] & \u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q )))) # (\u_cfg|u_i2c_interface|Mux0~4_combout  & (((!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q )) # (\u_cfg|u_i2c_cfg|trans_dout [0])))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_dout [2]),
	.datab(!\u_cfg|u_i2c_cfg|trans_dout [0]),
	.datac(!\u_cfg|u_i2c_cfg|trans_dout [1]),
	.datad(!\u_cfg|u_i2c_interface|Mux0~4_combout ),
	.datae(!\u_cfg|u_i2c_interface|cnt_bit[1]~DUPLICATE_q ),
	.dataf(!\u_cfg|u_i2c_interface|cnt_bit[2]~DUPLICATE_q ),
	.datag(!\u_cfg|u_i2c_cfg|trans_dout [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|Mux0~0 .extended_lut = "on";
defparam \u_cfg|u_i2c_interface|Mux0~0 .lut_mask = 64'h00FF00FF0F550F33;
defparam \u_cfg|u_i2c_interface|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \u_cfg|u_i2c_interface|i2c_sda_out~2 (
// Equation(s):
// \u_cfg|u_i2c_interface|i2c_sda_out~2_combout  = ( \u_cfg|u_i2c_interface|i2c_sda_out~1_combout  & ( \u_cfg|u_i2c_interface|Mux0~0_combout  & ( (!\u_cfg|u_i2c_interface|state_c.WRITE~q  & (\u_cfg|u_i2c_interface|Equal3~1_combout  & 
// (!\u_cfg|u_i2c_interface|i2c_sda_out~0_combout  & !\u_cfg|u_i2c_interface|state_c.START~q ))) ) ) ) # ( !\u_cfg|u_i2c_interface|i2c_sda_out~1_combout  & ( \u_cfg|u_i2c_interface|Mux0~0_combout  & ( (!\u_cfg|u_i2c_interface|state_c.START~q  & 
// (!\u_cfg|u_i2c_interface|i2c_sda_out~0_combout  & ((!\u_cfg|u_i2c_interface|state_c.WRITE~q ) # (!\u_cfg|u_i2c_interface|Equal3~1_combout )))) # (\u_cfg|u_i2c_interface|state_c.START~q  & (((!\u_cfg|u_i2c_interface|Equal3~1_combout )))) ) ) ) # ( 
// \u_cfg|u_i2c_interface|i2c_sda_out~1_combout  & ( !\u_cfg|u_i2c_interface|Mux0~0_combout  & ( (\u_cfg|u_i2c_interface|Equal3~1_combout  & (!\u_cfg|u_i2c_interface|state_c.START~q  & ((!\u_cfg|u_i2c_interface|i2c_sda_out~0_combout ) # 
// (\u_cfg|u_i2c_interface|state_c.WRITE~q )))) ) ) ) # ( !\u_cfg|u_i2c_interface|i2c_sda_out~1_combout  & ( !\u_cfg|u_i2c_interface|Mux0~0_combout  & ( (!\u_cfg|u_i2c_interface|state_c.START~q  & ((!\u_cfg|u_i2c_interface|i2c_sda_out~0_combout ) # 
// ((\u_cfg|u_i2c_interface|state_c.WRITE~q  & \u_cfg|u_i2c_interface|Equal3~1_combout )))) # (\u_cfg|u_i2c_interface|state_c.START~q  & (((!\u_cfg|u_i2c_interface|Equal3~1_combout )))) ) ) )

	.dataa(!\u_cfg|u_i2c_interface|state_c.WRITE~q ),
	.datab(!\u_cfg|u_i2c_interface|Equal3~1_combout ),
	.datac(!\u_cfg|u_i2c_interface|i2c_sda_out~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|state_c.START~q ),
	.datae(!\u_cfg|u_i2c_interface|i2c_sda_out~1_combout ),
	.dataf(!\u_cfg|u_i2c_interface|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|i2c_sda_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_sda_out~2 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|i2c_sda_out~2 .lut_mask = 64'hF1CC3100E0CC2000;
defparam \u_cfg|u_i2c_interface|i2c_sda_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N44
dffeas \u_cfg|u_i2c_interface|i2c_sda_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|i2c_sda_out~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|i2c_sda_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_sda_out .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|i2c_sda_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N18
cyclonev_lcell_comb \u_cfg|u_i2c_interface|always7~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|always7~0_combout  = ( \u_cfg|u_i2c_interface|Selector1~0_combout  & ( \u_cfg|u_i2c_interface|Selector6~0_combout  ) ) # ( !\u_cfg|u_i2c_interface|Selector1~0_combout  & ( \u_cfg|u_i2c_interface|Selector6~0_combout  ) ) # ( 
// \u_cfg|u_i2c_interface|Selector1~0_combout  & ( !\u_cfg|u_i2c_interface|Selector6~0_combout  ) ) # ( !\u_cfg|u_i2c_interface|Selector1~0_combout  & ( !\u_cfg|u_i2c_interface|Selector6~0_combout  & ( (\u_cfg|u_i2c_interface|Selector2~2_combout ) # 
// (\u_cfg|u_i2c_interface|Selector5~0_combout ) ) ) )

	.dataa(!\u_cfg|u_i2c_interface|Selector5~0_combout ),
	.datab(!\u_cfg|u_i2c_interface|Selector2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_cfg|u_i2c_interface|Selector1~0_combout ),
	.dataf(!\u_cfg|u_i2c_interface|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|always7~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|always7~0 .lut_mask = 64'h7777FFFFFFFFFFFF;
defparam \u_cfg|u_i2c_interface|always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N19
dffeas \u_cfg|u_i2c_interface|i2c_sda_out_en (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|always7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|i2c_sda_out_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_sda_out_en .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|i2c_sda_out_en .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u_pll1|pll1_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\rst_n~input_o ),
	.pfden(gnd),
	.refclkin(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u_pll1|pll1_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "450.0 mhz";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 9;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 9;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "150.0 mhz";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \u_iobuf|iobuf_iobuf_in_d8i_component|ibufa_0 (
	.i(cmos_pclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|ibufa_0 .bus_hold = "false";
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0 (
	.inclk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o [0]),
	.ena(vcc),
	.outclk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0 .clock_type = "global clock";
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0 .disable_mode = "low";
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \u_capture|Add0~1 (
// Equation(s):
// \u_capture|Add0~1_sumout  = SUM(( \u_capture|cnt_row [0] ) + ( VCC ) + ( !VCC ))
// \u_capture|Add0~2  = CARRY(( \u_capture|cnt_row [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|cnt_row [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~1_sumout ),
	.cout(\u_capture|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~1 .extended_lut = "off";
defparam \u_capture|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u_capture|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \cmos_vsync~input (
	.i(cmos_vsync),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_vsync~input_o ));
// synopsys translate_off
defparam \cmos_vsync~input .bus_hold = "false";
defparam \cmos_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \u_capture|vsync_r[0]~feeder (
// Equation(s):
// \u_capture|vsync_r[0]~feeder_combout  = ( \cmos_vsync~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_vsync~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|vsync_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|vsync_r[0]~feeder .extended_lut = "off";
defparam \u_capture|vsync_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|vsync_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \u_capture|vsync_r[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|vsync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|vsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|vsync_r[0] .is_wysiwyg = "true";
defparam \u_capture|vsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \u_capture|vsync_r[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|vsync_r [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|vsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|vsync_r[1] .is_wysiwyg = "true";
defparam \u_capture|vsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \u_capture|flag~0 (
// Equation(s):
// \u_capture|flag~0_combout  = ( \u_capture|vsync_r [1] & ( (!\u_capture|end_cnt_col~combout  & \u_capture|flag~q ) ) ) # ( !\u_capture|vsync_r [1] & ( (!\u_capture|vsync_r [0] & (((!\u_capture|end_cnt_col~combout  & \u_capture|flag~q )))) # 
// (\u_capture|vsync_r [0] & (((!\u_capture|end_cnt_col~combout  & \u_capture|flag~q )) # (\u_cfg|u_i2c_cfg|config_done~q ))) ) )

	.dataa(!\u_capture|vsync_r [0]),
	.datab(!\u_cfg|u_i2c_cfg|config_done~q ),
	.datac(!\u_capture|end_cnt_col~combout ),
	.datad(!\u_capture|flag~q ),
	.datae(gnd),
	.dataf(!\u_capture|vsync_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|flag~0 .extended_lut = "off";
defparam \u_capture|flag~0 .lut_mask = 64'h11F111F100F000F0;
defparam \u_capture|flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N53
dffeas \u_capture|flag (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|flag .is_wysiwyg = "true";
defparam \u_capture|flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \u_capture|Add0~29 (
// Equation(s):
// \u_capture|Add0~29_sumout  = SUM(( \u_capture|cnt_row [1] ) + ( GND ) + ( \u_capture|Add0~2  ))
// \u_capture|Add0~30  = CARRY(( \u_capture|cnt_row [1] ) + ( GND ) + ( \u_capture|Add0~2  ))

	.dataa(!\u_capture|cnt_row [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~29_sumout ),
	.cout(\u_capture|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~29 .extended_lut = "off";
defparam \u_capture|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_capture|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \cmos_href~input (
	.i(cmos_href),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_href~input_o ));
// synopsys translate_off
defparam \cmos_href~input .bus_hold = "false";
defparam \cmos_href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N50
dffeas \u_capture|href_r (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_href~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|href_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|href_r .is_wysiwyg = "true";
defparam \u_capture|href_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \u_capture|add_cnt_row (
// Equation(s):
// \u_capture|add_cnt_row~combout  = ( \u_capture|href_r~q  & ( \u_capture|flag~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|flag~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_capture|href_r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|add_cnt_row~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|add_cnt_row .extended_lut = "off";
defparam \u_capture|add_cnt_row .lut_mask = 64'h000000000F0F0F0F;
defparam \u_capture|add_cnt_row .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N5
dffeas \u_capture|cnt_row[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[1] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \u_capture|Add0~25 (
// Equation(s):
// \u_capture|Add0~25_sumout  = SUM(( \u_capture|cnt_row[2]~DUPLICATE_q  ) + ( GND ) + ( \u_capture|Add0~30  ))
// \u_capture|Add0~26  = CARRY(( \u_capture|cnt_row[2]~DUPLICATE_q  ) + ( GND ) + ( \u_capture|Add0~30  ))

	.dataa(gnd),
	.datab(!\u_capture|cnt_row[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~25_sumout ),
	.cout(\u_capture|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~25 .extended_lut = "off";
defparam \u_capture|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_capture|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N8
dffeas \u_capture|cnt_row[2]~DUPLICATE (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_capture|cnt_row[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \u_capture|Add0~33 (
// Equation(s):
// \u_capture|Add0~33_sumout  = SUM(( \u_capture|cnt_row [3] ) + ( GND ) + ( \u_capture|Add0~26  ))
// \u_capture|Add0~34  = CARRY(( \u_capture|cnt_row [3] ) + ( GND ) + ( \u_capture|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|cnt_row [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~33_sumout ),
	.cout(\u_capture|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~33 .extended_lut = "off";
defparam \u_capture|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_capture|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \u_capture|cnt_row[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[3] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \u_capture|Add0~21 (
// Equation(s):
// \u_capture|Add0~21_sumout  = SUM(( \u_capture|cnt_row [4] ) + ( GND ) + ( \u_capture|Add0~34  ))
// \u_capture|Add0~22  = CARRY(( \u_capture|cnt_row [4] ) + ( GND ) + ( \u_capture|Add0~34  ))

	.dataa(gnd),
	.datab(!\u_capture|cnt_row [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~21_sumout ),
	.cout(\u_capture|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~21 .extended_lut = "off";
defparam \u_capture|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u_capture|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \u_capture|cnt_row[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[4] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \u_capture|Add0~17 (
// Equation(s):
// \u_capture|Add0~17_sumout  = SUM(( \u_capture|cnt_row [5] ) + ( GND ) + ( \u_capture|Add0~22  ))
// \u_capture|Add0~18  = CARRY(( \u_capture|cnt_row [5] ) + ( GND ) + ( \u_capture|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|cnt_row [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~17_sumout ),
	.cout(\u_capture|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~17 .extended_lut = "off";
defparam \u_capture|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_capture|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \u_capture|cnt_row[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[5] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \u_capture|add_cnt_col~1 (
// Equation(s):
// \u_capture|add_cnt_col~1_combout  = ( \u_capture|href_r~q  & ( \u_capture|cnt_row [5] & ( (\u_capture|flag~q  & (\u_capture|cnt_row[2]~DUPLICATE_q  & (\u_capture|cnt_row [1] & \u_capture|cnt_row [4]))) ) ) )

	.dataa(!\u_capture|flag~q ),
	.datab(!\u_capture|cnt_row[2]~DUPLICATE_q ),
	.datac(!\u_capture|cnt_row [1]),
	.datad(!\u_capture|cnt_row [4]),
	.datae(!\u_capture|href_r~q ),
	.dataf(!\u_capture|cnt_row [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|add_cnt_col~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|add_cnt_col~1 .extended_lut = "off";
defparam \u_capture|add_cnt_col~1 .lut_mask = 64'h0000000000000001;
defparam \u_capture|add_cnt_col~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \u_capture|Add0~45 (
// Equation(s):
// \u_capture|Add0~45_sumout  = SUM(( \u_capture|cnt_row [6] ) + ( GND ) + ( \u_capture|Add0~18  ))
// \u_capture|Add0~46  = CARRY(( \u_capture|cnt_row [6] ) + ( GND ) + ( \u_capture|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|cnt_row [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~45_sumout ),
	.cout(\u_capture|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~45 .extended_lut = "off";
defparam \u_capture|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_capture|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \u_capture|cnt_row[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[6] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \u_capture|Add0~41 (
// Equation(s):
// \u_capture|Add0~41_sumout  = SUM(( \u_capture|cnt_row[7]~DUPLICATE_q  ) + ( GND ) + ( \u_capture|Add0~46  ))
// \u_capture|Add0~42  = CARRY(( \u_capture|cnt_row[7]~DUPLICATE_q  ) + ( GND ) + ( \u_capture|Add0~46  ))

	.dataa(!\u_capture|cnt_row[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~41_sumout ),
	.cout(\u_capture|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~41 .extended_lut = "off";
defparam \u_capture|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u_capture|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \u_capture|cnt_row[7]~DUPLICATE (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u_capture|cnt_row[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \u_capture|Add0~37 (
// Equation(s):
// \u_capture|Add0~37_sumout  = SUM(( \u_capture|cnt_row [8] ) + ( GND ) + ( \u_capture|Add0~42  ))
// \u_capture|Add0~38  = CARRY(( \u_capture|cnt_row [8] ) + ( GND ) + ( \u_capture|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|cnt_row [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~37_sumout ),
	.cout(\u_capture|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~37 .extended_lut = "off";
defparam \u_capture|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_capture|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N26
dffeas \u_capture|cnt_row[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[8] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \u_capture|Add0~13 (
// Equation(s):
// \u_capture|Add0~13_sumout  = SUM(( \u_capture|cnt_row [9] ) + ( GND ) + ( \u_capture|Add0~38  ))
// \u_capture|Add0~14  = CARRY(( \u_capture|cnt_row [9] ) + ( GND ) + ( \u_capture|Add0~38  ))

	.dataa(!\u_capture|cnt_row [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~13_sumout ),
	.cout(\u_capture|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~13 .extended_lut = "off";
defparam \u_capture|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u_capture|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \u_capture|cnt_row[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[9] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \u_capture|Add0~9 (
// Equation(s):
// \u_capture|Add0~9_sumout  = SUM(( \u_capture|cnt_row [10] ) + ( GND ) + ( \u_capture|Add0~14  ))
// \u_capture|Add0~10  = CARRY(( \u_capture|cnt_row [10] ) + ( GND ) + ( \u_capture|Add0~14  ))

	.dataa(gnd),
	.datab(!\u_capture|cnt_row [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~9_sumout ),
	.cout(\u_capture|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~9 .extended_lut = "off";
defparam \u_capture|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_capture|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N32
dffeas \u_capture|cnt_row[10] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[10] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \u_capture|Add0~5 (
// Equation(s):
// \u_capture|Add0~5_sumout  = SUM(( \u_capture|cnt_row [11] ) + ( GND ) + ( \u_capture|Add0~10  ))

	.dataa(!\u_capture|cnt_row [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add0~5 .extended_lut = "off";
defparam \u_capture|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u_capture|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N35
dffeas \u_capture|cnt_row[11] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[11] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \u_capture|add_cnt_col~2 (
// Equation(s):
// \u_capture|add_cnt_col~2_combout  = ( \u_capture|cnt_row [8] & ( (\u_capture|cnt_row [6] & (\u_capture|cnt_row [3] & (\u_capture|cnt_row [11] & \u_capture|cnt_row[7]~DUPLICATE_q ))) ) )

	.dataa(!\u_capture|cnt_row [6]),
	.datab(!\u_capture|cnt_row [3]),
	.datac(!\u_capture|cnt_row [11]),
	.datad(!\u_capture|cnt_row[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_capture|cnt_row [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|add_cnt_col~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|add_cnt_col~2 .extended_lut = "off";
defparam \u_capture|add_cnt_col~2 .lut_mask = 64'h0000000000010001;
defparam \u_capture|add_cnt_col~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \u_capture|add_cnt_col (
// Equation(s):
// \u_capture|add_cnt_col~combout  = ( \u_capture|add_cnt_col~2_combout  & ( (\u_capture|add_cnt_col~0_combout  & \u_capture|add_cnt_col~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|add_cnt_col~0_combout ),
	.datad(!\u_capture|add_cnt_col~1_combout ),
	.datae(gnd),
	.dataf(!\u_capture|add_cnt_col~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|add_cnt_col~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|add_cnt_col .extended_lut = "off";
defparam \u_capture|add_cnt_col .lut_mask = 64'h00000000000F000F;
defparam \u_capture|add_cnt_col .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \u_capture|cnt_row[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[0] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \u_capture|add_cnt_col~0 (
// Equation(s):
// \u_capture|add_cnt_col~0_combout  = ( !\u_capture|cnt_row [10] & ( (\u_capture|cnt_row [0] & !\u_capture|cnt_row [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|cnt_row [0]),
	.datad(!\u_capture|cnt_row [9]),
	.datae(gnd),
	.dataf(!\u_capture|cnt_row [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|add_cnt_col~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|add_cnt_col~0 .extended_lut = "off";
defparam \u_capture|add_cnt_col~0 .lut_mask = 64'h0F000F0000000000;
defparam \u_capture|add_cnt_col~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \u_capture|Add1~37 (
// Equation(s):
// \u_capture|Add1~37_sumout  = SUM(( \u_capture|cnt_col [0] ) + ( VCC ) + ( !VCC ))
// \u_capture|Add1~38  = CARRY(( \u_capture|cnt_col [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~37_sumout ),
	.cout(\u_capture|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~37 .extended_lut = "off";
defparam \u_capture|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \u_capture|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N2
dffeas \u_capture|cnt_col[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[0] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \u_capture|Add1~13 (
// Equation(s):
// \u_capture|Add1~13_sumout  = SUM(( \u_capture|cnt_col [1] ) + ( GND ) + ( \u_capture|Add1~38  ))
// \u_capture|Add1~14  = CARRY(( \u_capture|cnt_col [1] ) + ( GND ) + ( \u_capture|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~13_sumout ),
	.cout(\u_capture|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~13 .extended_lut = "off";
defparam \u_capture|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \u_capture|cnt_col[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[1] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \u_capture|Add1~33 (
// Equation(s):
// \u_capture|Add1~33_sumout  = SUM(( \u_capture|cnt_col [2] ) + ( GND ) + ( \u_capture|Add1~14  ))
// \u_capture|Add1~34  = CARRY(( \u_capture|cnt_col [2] ) + ( GND ) + ( \u_capture|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~33_sumout ),
	.cout(\u_capture|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~33 .extended_lut = "off";
defparam \u_capture|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \u_capture|cnt_col[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[2] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \u_capture|Add1~17 (
// Equation(s):
// \u_capture|Add1~17_sumout  = SUM(( \u_capture|cnt_col [3] ) + ( GND ) + ( \u_capture|Add1~34  ))
// \u_capture|Add1~18  = CARRY(( \u_capture|cnt_col [3] ) + ( GND ) + ( \u_capture|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~17_sumout ),
	.cout(\u_capture|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~17 .extended_lut = "off";
defparam \u_capture|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N10
dffeas \u_capture|cnt_col[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[3] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \u_capture|Add1~1 (
// Equation(s):
// \u_capture|Add1~1_sumout  = SUM(( \u_capture|cnt_col [4] ) + ( GND ) + ( \u_capture|Add1~18  ))
// \u_capture|Add1~2  = CARRY(( \u_capture|cnt_col [4] ) + ( GND ) + ( \u_capture|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~1_sumout ),
	.cout(\u_capture|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~1 .extended_lut = "off";
defparam \u_capture|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \u_capture|cnt_col[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[4] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \u_capture|Add1~5 (
// Equation(s):
// \u_capture|Add1~5_sumout  = SUM(( \u_capture|cnt_col [5] ) + ( GND ) + ( \u_capture|Add1~2  ))
// \u_capture|Add1~6  = CARRY(( \u_capture|cnt_col [5] ) + ( GND ) + ( \u_capture|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~5_sumout ),
	.cout(\u_capture|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~5 .extended_lut = "off";
defparam \u_capture|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N16
dffeas \u_capture|cnt_col[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[5] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \u_capture|Add1~25 (
// Equation(s):
// \u_capture|Add1~25_sumout  = SUM(( \u_capture|cnt_col [6] ) + ( GND ) + ( \u_capture|Add1~6  ))
// \u_capture|Add1~26  = CARRY(( \u_capture|cnt_col [6] ) + ( GND ) + ( \u_capture|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~25_sumout ),
	.cout(\u_capture|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~25 .extended_lut = "off";
defparam \u_capture|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \u_capture|cnt_col[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[6] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \u_capture|Add1~21 (
// Equation(s):
// \u_capture|Add1~21_sumout  = SUM(( \u_capture|cnt_col [7] ) + ( GND ) + ( \u_capture|Add1~26  ))
// \u_capture|Add1~22  = CARRY(( \u_capture|cnt_col [7] ) + ( GND ) + ( \u_capture|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~21_sumout ),
	.cout(\u_capture|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~21 .extended_lut = "off";
defparam \u_capture|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \u_capture|cnt_col[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[7] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \u_capture|Add1~9 (
// Equation(s):
// \u_capture|Add1~9_sumout  = SUM(( \u_capture|cnt_col [8] ) + ( GND ) + ( \u_capture|Add1~22  ))
// \u_capture|Add1~10  = CARRY(( \u_capture|cnt_col [8] ) + ( GND ) + ( \u_capture|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~9_sumout ),
	.cout(\u_capture|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~9 .extended_lut = "off";
defparam \u_capture|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \u_capture|cnt_col[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[8] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \u_capture|end_cnt_col~0 (
// Equation(s):
// \u_capture|end_cnt_col~0_combout  = ( !\u_capture|cnt_col [5] & ( (!\u_capture|cnt_col [8] & !\u_capture|cnt_col [4]) ) )

	.dataa(!\u_capture|cnt_col [8]),
	.datab(gnd),
	.datac(!\u_capture|cnt_col [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_capture|cnt_col [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|end_cnt_col~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|end_cnt_col~0 .extended_lut = "off";
defparam \u_capture|end_cnt_col~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \u_capture|end_cnt_col~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \u_capture|Add1~29 (
// Equation(s):
// \u_capture|Add1~29_sumout  = SUM(( \u_capture|cnt_col [9] ) + ( GND ) + ( \u_capture|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_capture|cnt_col [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_capture|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_capture|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|Add1~29 .extended_lut = "off";
defparam \u_capture|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_capture|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \u_capture|cnt_col[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[9] .is_wysiwyg = "true";
defparam \u_capture|cnt_col[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \u_capture|end_cnt_col~1 (
// Equation(s):
// \u_capture|end_cnt_col~1_combout  = ( \u_capture|cnt_col [1] & ( \u_capture|cnt_col [6] & ( (\u_capture|cnt_col [3] & (\u_capture|cnt_col [7] & (\u_capture|cnt_col [9] & \u_capture|cnt_col [2]))) ) ) )

	.dataa(!\u_capture|cnt_col [3]),
	.datab(!\u_capture|cnt_col [7]),
	.datac(!\u_capture|cnt_col [9]),
	.datad(!\u_capture|cnt_col [2]),
	.datae(!\u_capture|cnt_col [1]),
	.dataf(!\u_capture|cnt_col [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|end_cnt_col~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|end_cnt_col~1 .extended_lut = "off";
defparam \u_capture|end_cnt_col~1 .lut_mask = 64'h0000000000000001;
defparam \u_capture|end_cnt_col~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \u_capture|end_cnt_col (
// Equation(s):
// \u_capture|end_cnt_col~combout  = ( \u_capture|add_cnt_col~2_combout  & ( \u_capture|end_cnt_col~1_combout  & ( (\u_capture|add_cnt_col~0_combout  & (\u_capture|end_cnt_col~0_combout  & (\u_capture|add_cnt_col~1_combout  & \u_capture|cnt_col [0]))) ) ) )

	.dataa(!\u_capture|add_cnt_col~0_combout ),
	.datab(!\u_capture|end_cnt_col~0_combout ),
	.datac(!\u_capture|add_cnt_col~1_combout ),
	.datad(!\u_capture|cnt_col [0]),
	.datae(!\u_capture|add_cnt_col~2_combout ),
	.dataf(!\u_capture|end_cnt_col~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|end_cnt_col~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|end_cnt_col .extended_lut = "off";
defparam \u_capture|end_cnt_col .lut_mask = 64'h0000000000000001;
defparam \u_capture|end_cnt_col .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N56
dffeas \u_capture|eop (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|end_cnt_col~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|eop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|eop .is_wysiwyg = "true";
defparam \u_capture|eop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|cnt_change [1] & ( (!\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]) # (!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|cnt_change [1] & ( 
// (\u_sdram_ctrl|u_rw_ctrl|cnt_change [0] & \u_sdram_ctrl|u_rw_ctrl|change_bank~q ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1 .lut_mask = 64'h0505FAFA0505FAFA;
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|cnt_change[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|cnt_change[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|cnt_change [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|cnt_change~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|cnt_change~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|cnt_change [2] & ( (!\u_sdram_ctrl|u_rw_ctrl|cnt_change [0] & ((!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ) # (\u_sdram_ctrl|u_rw_ctrl|cnt_change [1]))) # 
// (\u_sdram_ctrl|u_rw_ctrl|cnt_change [0] & (!\u_sdram_ctrl|u_rw_ctrl|cnt_change [1])) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|cnt_change [2] & ( (\u_sdram_ctrl|u_rw_ctrl|cnt_change [0] & \u_sdram_ctrl|u_rw_ctrl|cnt_change [1]) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [1]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|cnt_change~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change~0 .lut_mask = 64'h1111E6E61111E6E6;
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|cnt_change[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|cnt_change~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|cnt_change~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|cnt_change~2_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|cnt_change [0] & ( (!\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]) # ((!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ) # (\u_sdram_ctrl|u_rw_ctrl|cnt_change [1])) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [1]),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|cnt_change~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change~2 .lut_mask = 64'hFFBB0000FFBB0000;
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|cnt_change[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|cnt_change~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|cnt_change[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~1_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [0] ) + ( VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~2  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~1_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~1_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [0] ) + ( VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_intf|Add0~2  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~1_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \u_sdram_ctrl|u_intf|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~37 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~37_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [0] ) + ( VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_intf|Add1~38  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~37_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~37 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \u_sdram_ctrl|u_intf|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~33 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~33_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [4] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~30  ))
// \u_sdram_ctrl|u_intf|Add1~34  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [4] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~33_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~33 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~17 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~17_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [5] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~34  ))
// \u_sdram_ctrl|u_intf|Add1~18  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [5] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~34  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~17_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~17 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|ref_req~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|ref_req~0_combout  = (!\u_sdram_ctrl|u_intf|ref_req~q  & (\u_sdram_ctrl|u_intf|end_cnt_ref~combout )) # (\u_sdram_ctrl|u_intf|ref_req~q  & ((!\u_sdram_ctrl|u_intf|state_c.IDLE~q )))

	.dataa(!\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datad(!\u_sdram_ctrl|u_intf|ref_req~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|ref_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|ref_req~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|ref_req~0 .lut_mask = 64'h55F055F055F055F0;
defparam \u_sdram_ctrl|u_intf|ref_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N49
dffeas \u_sdram_ctrl|u_intf|ref_req (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|ref_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|ref_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|ref_req .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|ref_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~9 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~9_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [8] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~6  ))
// \u_sdram_ctrl|u_intf|Add1~10  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [8] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~6  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~9_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~49 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~49_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [9] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~10  ))
// \u_sdram_ctrl|u_intf|Add1~50  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [9] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~10  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~49_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~49 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N29
dffeas \u_sdram_ctrl|u_intf|cnt0[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~13 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~13_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [10] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~50  ))
// \u_sdram_ctrl|u_intf|Add1~14  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [10] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~50  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~13_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N32
dffeas \u_sdram_ctrl|u_intf|cnt0[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~26 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~26_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [1] & ( (!\u_sdram_ctrl|u_intf|cnt0 [10] & !\u_sdram_ctrl|u_intf|cnt0 [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~26 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~26 .lut_mask = 64'h00000000F000F000;
defparam \u_sdram_ctrl|u_intf|Equal1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~25 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~25_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [11] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~14  ))
// \u_sdram_ctrl|u_intf|Add1~26  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [11] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~25_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~25 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N35
dffeas \u_sdram_ctrl|u_intf|cnt0[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~57 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~57_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [12] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~26  ))
// \u_sdram_ctrl|u_intf|Add1~58  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [12] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~57_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~57 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N38
dffeas \u_sdram_ctrl|u_intf|cnt0[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~53 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~53_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [13] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~58  ))
// \u_sdram_ctrl|u_intf|Add1~54  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [13] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~53_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~53 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N40
dffeas \u_sdram_ctrl|u_intf|cnt0[13] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[13] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~21 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~21_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [14] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~21 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N44
dffeas \u_sdram_ctrl|u_intf|cnt0[14] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[14] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~25 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~25_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [9] & ( !\u_sdram_ctrl|u_intf|cnt0 [13] & ( (!\u_sdram_ctrl|u_intf|cnt0 [11] & (!\u_sdram_ctrl|u_intf|cnt0 [12] & (!\u_sdram_ctrl|u_intf|cnt0 [5] & !\u_sdram_ctrl|u_intf|cnt0 [14]))) ) 
// ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [11]),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [12]),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [5]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [14]),
	.datae(!\u_sdram_ctrl|u_intf|cnt0 [9]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~25 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~25 .lut_mask = 64'h8000000000000000;
defparam \u_sdram_ctrl|u_intf|Equal1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector1~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector1~0_combout  = ( \u_sdram_ctrl|u_intf|Equal1~12_combout  & ( \u_sdram_ctrl|u_intf|cnt0 [2] & ( (\u_sdram_ctrl|u_intf|state_c.AREF~q  & ((!\u_sdram_ctrl|u_intf|Equal1~26_combout ) # ((!\u_sdram_ctrl|u_intf|init_flag~q ) # 
// (!\u_sdram_ctrl|u_intf|Equal1~25_combout )))) ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~12_combout  & ( \u_sdram_ctrl|u_intf|cnt0 [2] & ( \u_sdram_ctrl|u_intf|state_c.AREF~q  ) ) ) # ( \u_sdram_ctrl|u_intf|Equal1~12_combout  & ( !\u_sdram_ctrl|u_intf|cnt0 
// [2] & ( \u_sdram_ctrl|u_intf|state_c.AREF~q  ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~12_combout  & ( !\u_sdram_ctrl|u_intf|cnt0 [2] & ( \u_sdram_ctrl|u_intf|state_c.AREF~q  ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~26_combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datac(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~25_combout ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector1~0 .lut_mask = 64'h3333333333333332;
defparam \u_sdram_ctrl|u_intf|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \u_sdram_ctrl|u_intf|intf_ack~q  & ( \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0010FFEF0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000008000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5655565555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # ((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h1000EFFF0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h00FF00FF10EF10EF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000200000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF3333CCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8020401008020401;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \u_capture|get_data_vld~0 (
// Equation(s):
// \u_capture|get_data_vld~0_combout  = ( \u_capture|add_cnt_row~combout  & ( \u_capture|cnt_row [0] ) )

	.dataa(gnd),
	.datab(!\u_capture|cnt_row [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_capture|add_cnt_row~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data_vld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data_vld~0 .extended_lut = "off";
defparam \u_capture|get_data_vld~0 .lut_mask = 64'h0000333300003333;
defparam \u_capture|get_data_vld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N37
dffeas \u_capture|get_data_vld (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data_vld~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data_vld .is_wysiwyg = "true";
defparam \u_capture|get_data_vld .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \u_capture|sop~2 (
// Equation(s):
// \u_capture|sop~2_combout  = ( !\u_capture|cnt_col [6] & ( (!\u_capture|cnt_col [2] & (!\u_capture|cnt_col [9] & !\u_capture|cnt_col [0])) ) )

	.dataa(gnd),
	.datab(!\u_capture|cnt_col [2]),
	.datac(!\u_capture|cnt_col [9]),
	.datad(!\u_capture|cnt_col [0]),
	.datae(gnd),
	.dataf(!\u_capture|cnt_col [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|sop~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|sop~2 .extended_lut = "off";
defparam \u_capture|sop~2 .lut_mask = 64'hC000C00000000000;
defparam \u_capture|sop~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N22
dffeas \u_capture|cnt_row[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[7] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \u_capture|cnt_col[1]~DUPLICATE (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|end_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_col~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_col[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_col[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_capture|cnt_col[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \u_capture|sop~1 (
// Equation(s):
// \u_capture|sop~1_combout  = ( !\u_capture|cnt_col [7] & ( !\u_capture|cnt_col[1]~DUPLICATE_q  & ( (!\u_capture|cnt_row [6] & (!\u_capture|cnt_col [3] & (!\u_capture|cnt_row [8] & !\u_capture|cnt_row [7]))) ) ) )

	.dataa(!\u_capture|cnt_row [6]),
	.datab(!\u_capture|cnt_col [3]),
	.datac(!\u_capture|cnt_row [8]),
	.datad(!\u_capture|cnt_row [7]),
	.datae(!\u_capture|cnt_col [7]),
	.dataf(!\u_capture|cnt_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|sop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|sop~1 .extended_lut = "off";
defparam \u_capture|sop~1 .lut_mask = 64'h8000000000000000;
defparam \u_capture|sop~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \u_capture|cnt_row[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_capture|add_cnt_col~combout ),
	.sload(gnd),
	.ena(\u_capture|add_cnt_row~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|cnt_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|cnt_row[2] .is_wysiwyg = "true";
defparam \u_capture|cnt_row[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \u_capture|sop~0 (
// Equation(s):
// \u_capture|sop~0_combout  = ( !\u_capture|cnt_row [5] & ( (!\u_capture|cnt_row [2] & (!\u_capture|cnt_row [4] & (!\u_capture|cnt_row [3] & !\u_capture|cnt_row [1]))) ) )

	.dataa(!\u_capture|cnt_row [2]),
	.datab(!\u_capture|cnt_row [4]),
	.datac(!\u_capture|cnt_row [3]),
	.datad(!\u_capture|cnt_row [1]),
	.datae(gnd),
	.dataf(!\u_capture|cnt_row [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|sop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|sop~0 .extended_lut = "off";
defparam \u_capture|sop~0 .lut_mask = 64'h8000800000000000;
defparam \u_capture|sop~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \u_capture|sop~3 (
// Equation(s):
// \u_capture|sop~3_combout  = ( \u_capture|sop~0_combout  & ( \u_capture|add_cnt_col~0_combout  & ( (\u_capture|sop~2_combout  & (\u_capture|end_cnt_col~0_combout  & (!\u_capture|cnt_row [11] & \u_capture|sop~1_combout ))) ) ) )

	.dataa(!\u_capture|sop~2_combout ),
	.datab(!\u_capture|end_cnt_col~0_combout ),
	.datac(!\u_capture|cnt_row [11]),
	.datad(!\u_capture|sop~1_combout ),
	.datae(!\u_capture|sop~0_combout ),
	.dataf(!\u_capture|add_cnt_col~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|sop~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|sop~3 .extended_lut = "off";
defparam \u_capture|sop~3 .lut_mask = 64'h0000000000000010;
defparam \u_capture|sop~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \u_capture|sop (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|sop~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|sop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|sop .is_wysiwyg = "true";
defparam \u_capture|sop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|get_data_flag~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|get_data_flag~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  & ( !\u_capture|eop~q  ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q 
//  & ( !\u_capture|eop~q  ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  & ( \u_capture|sop~q  ) ) )

	.dataa(gnd),
	.datab(!\u_capture|sop~q ),
	.datac(!\u_capture|eop~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|get_data_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|get_data_flag~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|get_data_flag~0 .lut_mask = 64'h3333F0F00000F0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|get_data_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|get_data_flag (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|get_data_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|get_data_flag .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|get_data_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \u_capture|sop~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\u_capture|get_data_vld~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ((!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ) # (\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q )))) ) ) ) # ( !\u_capture|sop~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\u_capture|get_data_vld~q  & (\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )) ) ) )

	.dataa(!\u_capture|get_data_vld~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(!\u_capture|sop~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h1100510000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h0000200000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h00FF00FF08F708F7;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// ((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h00FF00FF40BF40BF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// ((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF2000DFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N32
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h00FF00FF44BB44BB;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N55
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [10]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [11]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0041410000828200;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h8020401008020401;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8040080420100201;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0000000000000050;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0303FCFC0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// ((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & ( 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h4040BFBF0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h0002FFFD0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h2000000000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// ((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .lut_mask = 64'h40BF40BF00FF00FF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'hA5A5A5A55A5A5A5A;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h0000FFFF0200FDFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N32
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF0AF50AF5;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0020FFDF0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9000090000900009;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8400008421000021;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8400008421000021;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N14
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8008400420021001;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout )))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) ) # ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'h5555555555555545;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h00FF00FFA05FA05F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N26
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF0200FDFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000000050005000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF00A0FF5F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h00000000A000A000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N14
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .lut_mask = 64'h00FF00FFC03FC03F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout  = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11])

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout  = ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [10]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [11]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N23
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]))) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]))) ) 
// ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g 
// [12] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g 
// [11]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 64'h6666666699999999;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 64'h6969696996969696;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g 
// [3] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 64'h6666666666666666;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  $ (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 64'h6969696969696969;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [0] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~47  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [0]) # 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46 .lut_mask = 64'h0000F3F300003C3C;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [1] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~47  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~43  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~46_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~47 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42 .lut_mask = 64'h000000AA0000AA55;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [2]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~43  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~39  = SHARE((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~42_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~43 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38 .lut_mask = 64'h00000F000000F00F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~39  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~35  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~38_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~39 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [4] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~35  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~31  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~34_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~35 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30 .lut_mask = 64'h000000F00000F00F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~31  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~27  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~30_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~31 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [6] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~27  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~23  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~26_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~27 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22 .lut_mask = 64'h000000CC0000CC33;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [7]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~23  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~19  = SHARE((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [7]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~22_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~23 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18 .lut_mask = 64'h000050500000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [8] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~19  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~15  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [8] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~18_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~19 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10_cout  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [9]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~15  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~11  = SHARE((\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [9] & 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [9]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [9]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~14_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~15 ),
	.combout(),
	.sumout(),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10_cout ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10 .lut_mask = 64'h000050500000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~11  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~2  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~11  ) + ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10_cout  ))
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~3  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [10] & 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [10]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~10_cout ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~11 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~2 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [11]) ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~3  ) + ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~2  
// ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_brp|dffe12a [11]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rs_bwp|dffe12a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~2 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~3 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5 .lut_mask = 64'h000000000000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|LessThan2~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|LessThan2~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout  ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|LessThan2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|LessThan2~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_flag (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_flag .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|ack_r (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_intf|intf_ack~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|ack_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|ack_r .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|ack_r .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u_pll0|pll0_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\rst_n~input_o ),
	.pfden(gnd),
	.refclkin(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u_pll0|pll0_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1560.0 mhz";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 12000;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 78;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 78;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 11;
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 10;
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.285714 mhz";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \u_pll0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h00FF00FFA05FA05F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000000040000000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h0000FFFF3030CFCF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N55
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ) # 
// ((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h0000FFFF4040BFBF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ) # 
// ((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q  & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0000FFFF2000DFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h0000000088008800;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0800000000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h00FF00FF50AF50AF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N26
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  $ (((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .lut_mask = 64'h00FF00FF88778877;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N23
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11])))) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11])))) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h1428000000001428;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [6]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6])))) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6])))) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h8241000000008241;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ ((((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h00FF00FF08F708F7;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [7]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N32
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8020401008020401;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8040201008040201;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector6~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector6~0_combout  = (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector6~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector6~0 .lut_mask = 64'h000F000F000F000F;
defparam \u_sdram_ctrl|u_intf|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N52
dffeas \u_sdram_ctrl|u_intf|state_c.READ (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.READ .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.READ .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N22
dffeas \u_sdram_ctrl|u_intf|rd_din_vld0 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din_vld0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din_vld0 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din_vld0 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N40
dffeas \u_sdram_ctrl|u_intf|rd_din_vld1 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_intf|rd_din_vld0~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din_vld1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din_vld1 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din_vld1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N50
dffeas \u_sdram_ctrl|u_intf|rd_din_vld2 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_intf|rd_din_vld1~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din_vld2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din_vld2 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din_vld2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [1]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \u_sdram_ctrl|u_intf|rd_din_vld2~q  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  ) ) # ( 
// \u_sdram_ctrl|u_intf|rd_din_vld2~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datae(!\u_sdram_ctrl|u_intf|rd_din_vld2~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h0000FFFE0000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0000FFFF5555AAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'hF00FF00F0FF00FF0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ ((((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q )) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h00FF00FF02FD02FD;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # ((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h0000FFFF1000EFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N55
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  & (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h000A000A00000000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [4] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [7] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [4] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [7] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [4] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [7] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [4] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [7] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [5]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [4]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8040080420100201;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [0]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N59
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [3] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [3] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [3] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [3] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [2] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [0] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [0]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [2]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8400008421000021;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N55
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [1] ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[11] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[11] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[11] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[10] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[10] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[10] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[12] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[12] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[12] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[12] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [10] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [12] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [11])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [10] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [12] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [11])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [10] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [12] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [11])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [10] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [12] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [11])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [11]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [12]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [11]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [10]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8020401008020401;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N30
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N15
cyclonev_lcell_comb vga_rst(
// Equation(s):
// \vga_rst~combout  = ( \rst_n~input_o  & ( !\u_cfg|u_i2c_cfg|config_done~q  ) ) # ( !\rst_n~input_o  )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_cfg|config_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_rst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam vga_rst.extended_lut = "off";
defparam vga_rst.lut_mask = 64'hFFFFCCCCFFFFCCCC;
defparam vga_rst.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \u_vga_intf|Add1~9 (
// Equation(s):
// \u_vga_intf|Add1~9_sumout  = SUM(( \u_vga_intf|cnt_v [0] ) + ( VCC ) + ( !VCC ))
// \u_vga_intf|Add1~10  = CARRY(( \u_vga_intf|cnt_v [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~9_sumout ),
	.cout(\u_vga_intf|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~9 .extended_lut = "off";
defparam \u_vga_intf|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \u_vga_intf|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N39
cyclonev_lcell_comb \u_vga_intf|end_cnt_v~0 (
// Equation(s):
// \u_vga_intf|end_cnt_v~0_combout  = (\u_vga_intf|cnt_v [0] & \u_vga_intf|cnt_v [2])

	.dataa(!\u_vga_intf|cnt_v [0]),
	.datab(!\u_vga_intf|cnt_v [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|end_cnt_v~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|end_cnt_v~0 .extended_lut = "off";
defparam \u_vga_intf|end_cnt_v~0 .lut_mask = 64'h1111111111111111;
defparam \u_vga_intf|end_cnt_v~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \u_vga_intf|Add0~41 (
// Equation(s):
// \u_vga_intf|Add0~41_sumout  = SUM(( \u_vga_intf|cnt_h [0] ) + ( VCC ) + ( !VCC ))
// \u_vga_intf|Add0~42  = CARRY(( \u_vga_intf|cnt_h [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_vga_intf|cnt_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~41_sumout ),
	.cout(\u_vga_intf|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~41 .extended_lut = "off";
defparam \u_vga_intf|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \u_vga_intf|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N18
cyclonev_lcell_comb \u_vga_intf|Add0~33 (
// Equation(s):
// \u_vga_intf|Add0~33_sumout  = SUM(( \u_vga_intf|cnt_h [6] ) + ( GND ) + ( \u_vga_intf|Add0~22  ))
// \u_vga_intf|Add0~34  = CARRY(( \u_vga_intf|cnt_h [6] ) + ( GND ) + ( \u_vga_intf|Add0~22  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~33_sumout ),
	.cout(\u_vga_intf|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~33 .extended_lut = "off";
defparam \u_vga_intf|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_vga_intf|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N21
cyclonev_lcell_comb \u_vga_intf|Add0~1 (
// Equation(s):
// \u_vga_intf|Add0~1_sumout  = SUM(( \u_vga_intf|cnt_h [7] ) + ( GND ) + ( \u_vga_intf|Add0~34  ))
// \u_vga_intf|Add0~2  = CARRY(( \u_vga_intf|cnt_h [7] ) + ( GND ) + ( \u_vga_intf|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|cnt_h [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~1_sumout ),
	.cout(\u_vga_intf|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~1 .extended_lut = "off";
defparam \u_vga_intf|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_vga_intf|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N22
dffeas \u_vga_intf|cnt_h[7] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[7] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \u_vga_intf|Add0~37 (
// Equation(s):
// \u_vga_intf|Add0~37_sumout  = SUM(( \u_vga_intf|cnt_h [8] ) + ( GND ) + ( \u_vga_intf|Add0~2  ))
// \u_vga_intf|Add0~38  = CARRY(( \u_vga_intf|cnt_h [8] ) + ( GND ) + ( \u_vga_intf|Add0~2  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~37_sumout ),
	.cout(\u_vga_intf|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~37 .extended_lut = "off";
defparam \u_vga_intf|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u_vga_intf|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \u_vga_intf|cnt_h[8] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[8] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \u_vga_intf|Add0~13 (
// Equation(s):
// \u_vga_intf|Add0~13_sumout  = SUM(( \u_vga_intf|cnt_h [9] ) + ( GND ) + ( \u_vga_intf|Add0~38  ))
// \u_vga_intf|Add0~14  = CARRY(( \u_vga_intf|cnt_h [9] ) + ( GND ) + ( \u_vga_intf|Add0~38  ))

	.dataa(!\u_vga_intf|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~13_sumout ),
	.cout(\u_vga_intf|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~13 .extended_lut = "off";
defparam \u_vga_intf|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u_vga_intf|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N28
dffeas \u_vga_intf|cnt_h[9] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[9] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N30
cyclonev_lcell_comb \u_vga_intf|Add0~17 (
// Equation(s):
// \u_vga_intf|Add0~17_sumout  = SUM(( \u_vga_intf|cnt_h [10] ) + ( GND ) + ( \u_vga_intf|Add0~14  ))
// \u_vga_intf|Add0~18  = CARRY(( \u_vga_intf|cnt_h [10] ) + ( GND ) + ( \u_vga_intf|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_h [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~17_sumout ),
	.cout(\u_vga_intf|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~17 .extended_lut = "off";
defparam \u_vga_intf|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N31
dffeas \u_vga_intf|cnt_h[10] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[10] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \u_vga_intf|Add0~5 (
// Equation(s):
// \u_vga_intf|Add0~5_sumout  = SUM(( \u_vga_intf|cnt_h [11] ) + ( GND ) + ( \u_vga_intf|Add0~18  ))
// \u_vga_intf|Add0~6  = CARRY(( \u_vga_intf|cnt_h [11] ) + ( GND ) + ( \u_vga_intf|Add0~18  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~5_sumout ),
	.cout(\u_vga_intf|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~5 .extended_lut = "off";
defparam \u_vga_intf|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u_vga_intf|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N34
dffeas \u_vga_intf|cnt_h[11] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[11] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \u_vga_intf|Add0~9 (
// Equation(s):
// \u_vga_intf|Add0~9_sumout  = SUM(( \u_vga_intf|cnt_h [12] ) + ( GND ) + ( \u_vga_intf|Add0~6  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~9 .extended_lut = "off";
defparam \u_vga_intf|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_vga_intf|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N37
dffeas \u_vga_intf|cnt_h[12] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[12] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N48
cyclonev_lcell_comb \u_vga_intf|Equal0~0 (
// Equation(s):
// \u_vga_intf|Equal0~0_combout  = ( !\u_vga_intf|cnt_h [2] & ( !\u_vga_intf|cnt_h [7] & ( (\u_vga_intf|cnt_h [0] & (!\u_vga_intf|cnt_h [12] & (!\u_vga_intf|cnt_h [3] & !\u_vga_intf|cnt_h [11]))) ) ) )

	.dataa(!\u_vga_intf|cnt_h [0]),
	.datab(!\u_vga_intf|cnt_h [12]),
	.datac(!\u_vga_intf|cnt_h [3]),
	.datad(!\u_vga_intf|cnt_h [11]),
	.datae(!\u_vga_intf|cnt_h [2]),
	.dataf(!\u_vga_intf|cnt_h [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal0~0 .extended_lut = "off";
defparam \u_vga_intf|Equal0~0 .lut_mask = 64'h4000000000000000;
defparam \u_vga_intf|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N27
cyclonev_lcell_comb \u_vga_intf|Equal3~0 (
// Equation(s):
// \u_vga_intf|Equal3~0_combout  = ( \u_vga_intf|cnt_h [9] & ( !\u_vga_intf|cnt_h [8] & ( \u_vga_intf|cnt_h [10] ) ) )

	.dataa(!\u_vga_intf|cnt_h [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_vga_intf|cnt_h [9]),
	.dataf(!\u_vga_intf|cnt_h [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal3~0 .extended_lut = "off";
defparam \u_vga_intf|Equal3~0 .lut_mask = 64'h0000555500000000;
defparam \u_vga_intf|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \u_vga_intf|Equal0~2 (
// Equation(s):
// \u_vga_intf|Equal0~2_combout  = ( \u_vga_intf|Equal0~0_combout  & ( \u_vga_intf|Equal3~0_combout  & ( \u_vga_intf|Equal0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\u_vga_intf|Equal0~0_combout ),
	.dataf(!\u_vga_intf|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal0~2 .extended_lut = "off";
defparam \u_vga_intf|Equal0~2 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N2
dffeas \u_vga_intf|cnt_h[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[0] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N3
cyclonev_lcell_comb \u_vga_intf|Add0~49 (
// Equation(s):
// \u_vga_intf|Add0~49_sumout  = SUM(( \u_vga_intf|cnt_h [1] ) + ( GND ) + ( \u_vga_intf|Add0~42  ))
// \u_vga_intf|Add0~50  = CARRY(( \u_vga_intf|cnt_h [1] ) + ( GND ) + ( \u_vga_intf|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|cnt_h [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~49_sumout ),
	.cout(\u_vga_intf|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~49 .extended_lut = "off";
defparam \u_vga_intf|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_vga_intf|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N4
dffeas \u_vga_intf|cnt_h[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[1] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \u_vga_intf|Add0~45 (
// Equation(s):
// \u_vga_intf|Add0~45_sumout  = SUM(( \u_vga_intf|cnt_h [2] ) + ( GND ) + ( \u_vga_intf|Add0~50  ))
// \u_vga_intf|Add0~46  = CARRY(( \u_vga_intf|cnt_h [2] ) + ( GND ) + ( \u_vga_intf|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|cnt_h [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~45_sumout ),
	.cout(\u_vga_intf|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~45 .extended_lut = "off";
defparam \u_vga_intf|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_vga_intf|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N7
dffeas \u_vga_intf|cnt_h[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[2] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N9
cyclonev_lcell_comb \u_vga_intf|Add0~25 (
// Equation(s):
// \u_vga_intf|Add0~25_sumout  = SUM(( \u_vga_intf|cnt_h [3] ) + ( GND ) + ( \u_vga_intf|Add0~46  ))
// \u_vga_intf|Add0~26  = CARRY(( \u_vga_intf|cnt_h [3] ) + ( GND ) + ( \u_vga_intf|Add0~46  ))

	.dataa(!\u_vga_intf|cnt_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~25_sumout ),
	.cout(\u_vga_intf|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~25 .extended_lut = "off";
defparam \u_vga_intf|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u_vga_intf|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N10
dffeas \u_vga_intf|cnt_h[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[3] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \u_vga_intf|Add0~29 (
// Equation(s):
// \u_vga_intf|Add0~29_sumout  = SUM(( \u_vga_intf|cnt_h [4] ) + ( GND ) + ( \u_vga_intf|Add0~26  ))
// \u_vga_intf|Add0~30  = CARRY(( \u_vga_intf|cnt_h [4] ) + ( GND ) + ( \u_vga_intf|Add0~26  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~29_sumout ),
	.cout(\u_vga_intf|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~29 .extended_lut = "off";
defparam \u_vga_intf|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u_vga_intf|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N13
dffeas \u_vga_intf|cnt_h[4] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[4] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N15
cyclonev_lcell_comb \u_vga_intf|Add0~21 (
// Equation(s):
// \u_vga_intf|Add0~21_sumout  = SUM(( \u_vga_intf|cnt_h[5]~DUPLICATE_q  ) + ( GND ) + ( \u_vga_intf|Add0~30  ))
// \u_vga_intf|Add0~22  = CARRY(( \u_vga_intf|cnt_h[5]~DUPLICATE_q  ) + ( GND ) + ( \u_vga_intf|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|cnt_h[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add0~21_sumout ),
	.cout(\u_vga_intf|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add0~21 .extended_lut = "off";
defparam \u_vga_intf|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_vga_intf|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N16
dffeas \u_vga_intf|cnt_h[5]~DUPLICATE (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N19
dffeas \u_vga_intf|cnt_h[6] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[6] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N54
cyclonev_lcell_comb \u_vga_intf|Equal0~1 (
// Equation(s):
// \u_vga_intf|Equal0~1_combout  = ( \u_vga_intf|cnt_h [4] & ( \u_vga_intf|cnt_h[5]~DUPLICATE_q  & ( (\u_vga_intf|cnt_h [6] & !\u_vga_intf|cnt_h [1]) ) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [6]),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_h [1]),
	.datae(!\u_vga_intf|cnt_h [4]),
	.dataf(!\u_vga_intf|cnt_h[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal0~1 .extended_lut = "off";
defparam \u_vga_intf|Equal0~1 .lut_mask = 64'h0000000000003300;
defparam \u_vga_intf|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \u_vga_intf|Add1~17 (
// Equation(s):
// \u_vga_intf|Add1~17_sumout  = SUM(( \u_vga_intf|cnt_v [4] ) + ( GND ) + ( \u_vga_intf|Add1~14  ))
// \u_vga_intf|Add1~18  = CARRY(( \u_vga_intf|cnt_v [4] ) + ( GND ) + ( \u_vga_intf|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~17_sumout ),
	.cout(\u_vga_intf|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~17 .extended_lut = "off";
defparam \u_vga_intf|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N15
cyclonev_lcell_comb \u_vga_intf|Add1~21 (
// Equation(s):
// \u_vga_intf|Add1~21_sumout  = SUM(( \u_vga_intf|cnt_v [5] ) + ( GND ) + ( \u_vga_intf|Add1~18  ))
// \u_vga_intf|Add1~22  = CARRY(( \u_vga_intf|cnt_v [5] ) + ( GND ) + ( \u_vga_intf|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~21_sumout ),
	.cout(\u_vga_intf|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~21 .extended_lut = "off";
defparam \u_vga_intf|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N17
dffeas \u_vga_intf|cnt_v[5] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[5] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \u_vga_intf|Add1~37 (
// Equation(s):
// \u_vga_intf|Add1~37_sumout  = SUM(( \u_vga_intf|cnt_v [6] ) + ( GND ) + ( \u_vga_intf|Add1~22  ))
// \u_vga_intf|Add1~38  = CARRY(( \u_vga_intf|cnt_v [6] ) + ( GND ) + ( \u_vga_intf|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~37_sumout ),
	.cout(\u_vga_intf|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~37 .extended_lut = "off";
defparam \u_vga_intf|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N20
dffeas \u_vga_intf|cnt_v[6] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[6] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N21
cyclonev_lcell_comb \u_vga_intf|Add1~33 (
// Equation(s):
// \u_vga_intf|Add1~33_sumout  = SUM(( \u_vga_intf|cnt_v [7] ) + ( GND ) + ( \u_vga_intf|Add1~38  ))
// \u_vga_intf|Add1~34  = CARRY(( \u_vga_intf|cnt_v [7] ) + ( GND ) + ( \u_vga_intf|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~33_sumout ),
	.cout(\u_vga_intf|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~33 .extended_lut = "off";
defparam \u_vga_intf|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N23
dffeas \u_vga_intf|cnt_v[7] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[7] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \u_vga_intf|Add1~29 (
// Equation(s):
// \u_vga_intf|Add1~29_sumout  = SUM(( \u_vga_intf|cnt_v [8] ) + ( GND ) + ( \u_vga_intf|Add1~34  ))
// \u_vga_intf|Add1~30  = CARRY(( \u_vga_intf|cnt_v [8] ) + ( GND ) + ( \u_vga_intf|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~29_sumout ),
	.cout(\u_vga_intf|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~29 .extended_lut = "off";
defparam \u_vga_intf|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N26
dffeas \u_vga_intf|cnt_v[8] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[8] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N14
dffeas \u_vga_intf|cnt_v[4]~DUPLICATE (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \u_vga_intf|Add1~25 (
// Equation(s):
// \u_vga_intf|Add1~25_sumout  = SUM(( \u_vga_intf|cnt_v [9] ) + ( GND ) + ( \u_vga_intf|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~25 .extended_lut = "off";
defparam \u_vga_intf|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N28
dffeas \u_vga_intf|cnt_v[9] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[9] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \u_vga_intf|Equal5~0 (
// Equation(s):
// \u_vga_intf|Equal5~0_combout  = ( \u_vga_intf|cnt_v [7] & ( \u_vga_intf|cnt_v [5] & ( (!\u_vga_intf|cnt_v [8] & (!\u_vga_intf|cnt_v[4]~DUPLICATE_q  & (\u_vga_intf|cnt_v [6] & \u_vga_intf|cnt_v [9]))) ) ) )

	.dataa(!\u_vga_intf|cnt_v [8]),
	.datab(!\u_vga_intf|cnt_v[4]~DUPLICATE_q ),
	.datac(!\u_vga_intf|cnt_v [6]),
	.datad(!\u_vga_intf|cnt_v [9]),
	.datae(!\u_vga_intf|cnt_v [7]),
	.dataf(!\u_vga_intf|cnt_v [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal5~0 .extended_lut = "off";
defparam \u_vga_intf|Equal5~0 .lut_mask = 64'h0000000000000008;
defparam \u_vga_intf|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \u_vga_intf|Equal4~1 (
// Equation(s):
// \u_vga_intf|Equal4~1_combout  = ( !\u_vga_intf|cnt_v [1] & ( \u_vga_intf|cnt_v [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_vga_intf|cnt_v [1]),
	.dataf(!\u_vga_intf|cnt_v [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal4~1 .extended_lut = "off";
defparam \u_vga_intf|Equal4~1 .lut_mask = 64'h00000000FFFF0000;
defparam \u_vga_intf|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N24
cyclonev_lcell_comb \u_vga_intf|end_cnt_v (
// Equation(s):
// \u_vga_intf|end_cnt_v~combout  = ( \u_vga_intf|Equal0~0_combout  & ( \u_vga_intf|Equal3~0_combout  & ( (\u_vga_intf|end_cnt_v~0_combout  & (\u_vga_intf|Equal0~1_combout  & (\u_vga_intf|Equal5~0_combout  & \u_vga_intf|Equal4~1_combout ))) ) ) )

	.dataa(!\u_vga_intf|end_cnt_v~0_combout ),
	.datab(!\u_vga_intf|Equal0~1_combout ),
	.datac(!\u_vga_intf|Equal5~0_combout ),
	.datad(!\u_vga_intf|Equal4~1_combout ),
	.datae(!\u_vga_intf|Equal0~0_combout ),
	.dataf(!\u_vga_intf|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|end_cnt_v~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|end_cnt_v .extended_lut = "off";
defparam \u_vga_intf|end_cnt_v .lut_mask = 64'h0000000000000001;
defparam \u_vga_intf|end_cnt_v .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N2
dffeas \u_vga_intf|cnt_v[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[0] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N3
cyclonev_lcell_comb \u_vga_intf|Add1~5 (
// Equation(s):
// \u_vga_intf|Add1~5_sumout  = SUM(( \u_vga_intf|cnt_v [1] ) + ( GND ) + ( \u_vga_intf|Add1~10  ))
// \u_vga_intf|Add1~6  = CARRY(( \u_vga_intf|cnt_v [1] ) + ( GND ) + ( \u_vga_intf|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~5_sumout ),
	.cout(\u_vga_intf|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~5 .extended_lut = "off";
defparam \u_vga_intf|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N5
dffeas \u_vga_intf|cnt_v[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[1] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \u_vga_intf|Add1~1 (
// Equation(s):
// \u_vga_intf|Add1~1_sumout  = SUM(( \u_vga_intf|cnt_v [2] ) + ( GND ) + ( \u_vga_intf|Add1~6  ))
// \u_vga_intf|Add1~2  = CARRY(( \u_vga_intf|cnt_v [2] ) + ( GND ) + ( \u_vga_intf|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~1_sumout ),
	.cout(\u_vga_intf|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~1 .extended_lut = "off";
defparam \u_vga_intf|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N8
dffeas \u_vga_intf|cnt_v[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[2] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N9
cyclonev_lcell_comb \u_vga_intf|Add1~13 (
// Equation(s):
// \u_vga_intf|Add1~13_sumout  = SUM(( \u_vga_intf|cnt_v [3] ) + ( GND ) + ( \u_vga_intf|Add1~2  ))
// \u_vga_intf|Add1~14  = CARRY(( \u_vga_intf|cnt_v [3] ) + ( GND ) + ( \u_vga_intf|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|cnt_v [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|Add1~13_sumout ),
	.cout(\u_vga_intf|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Add1~13 .extended_lut = "off";
defparam \u_vga_intf|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N10
dffeas \u_vga_intf|cnt_v[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[3] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N13
dffeas \u_vga_intf|cnt_v[4] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|end_cnt_v~combout ),
	.sload(gnd),
	.ena(\u_vga_intf|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_v[4] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \u_vga_intf|Equal4~0 (
// Equation(s):
// \u_vga_intf|Equal4~0_combout  = ( !\u_vga_intf|cnt_v [7] & ( !\u_vga_intf|cnt_v [5] & ( (!\u_vga_intf|cnt_v [8] & (!\u_vga_intf|cnt_v [9] & !\u_vga_intf|cnt_v [6])) ) ) )

	.dataa(!\u_vga_intf|cnt_v [8]),
	.datab(!\u_vga_intf|cnt_v [9]),
	.datac(!\u_vga_intf|cnt_v [6]),
	.datad(gnd),
	.datae(!\u_vga_intf|cnt_v [7]),
	.dataf(!\u_vga_intf|cnt_v [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal4~0 .extended_lut = "off";
defparam \u_vga_intf|Equal4~0 .lut_mask = 64'h8080000000000000;
defparam \u_vga_intf|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \u_vga_intf|Equal4~2 (
// Equation(s):
// \u_vga_intf|Equal4~2_combout  = ( !\u_vga_intf|cnt_v [2] & ( !\u_vga_intf|cnt_v [0] ) )

	.dataa(!\u_vga_intf|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|cnt_v [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal4~2 .extended_lut = "off";
defparam \u_vga_intf|Equal4~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u_vga_intf|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N45
cyclonev_lcell_comb \u_vga_intf|v_vld~0 (
// Equation(s):
// \u_vga_intf|v_vld~0_combout  = ( \u_vga_intf|v_vld~q  & ( \u_vga_intf|Equal4~1_combout  & ( (!\u_vga_intf|Equal5~0_combout ) # ((!\u_vga_intf|Equal4~2_combout ) # ((\u_vga_intf|cnt_v [4] & \u_vga_intf|Equal4~0_combout ))) ) ) ) # ( !\u_vga_intf|v_vld~q  & 
// ( \u_vga_intf|Equal4~1_combout  & ( (\u_vga_intf|cnt_v [4] & (\u_vga_intf|Equal4~0_combout  & \u_vga_intf|Equal4~2_combout )) ) ) ) # ( \u_vga_intf|v_vld~q  & ( !\u_vga_intf|Equal4~1_combout  ) )

	.dataa(!\u_vga_intf|cnt_v [4]),
	.datab(!\u_vga_intf|Equal4~0_combout ),
	.datac(!\u_vga_intf|Equal5~0_combout ),
	.datad(!\u_vga_intf|Equal4~2_combout ),
	.datae(!\u_vga_intf|v_vld~q ),
	.dataf(!\u_vga_intf|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|v_vld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|v_vld~0 .extended_lut = "off";
defparam \u_vga_intf|v_vld~0 .lut_mask = 64'h0000FFFF0011FFF1;
defparam \u_vga_intf|v_vld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N46
dffeas \u_vga_intf|v_vld (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|v_vld~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|v_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|v_vld .is_wysiwyg = "true";
defparam \u_vga_intf|v_vld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N33
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N36
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N39
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N40
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N57
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h0000000000A000A0;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N23
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N17
dffeas \u_vga_intf|cnt_h[5] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(\u_vga_intf|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|cnt_h[5] .is_wysiwyg = "true";
defparam \u_vga_intf|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N57
cyclonev_lcell_comb \u_vga_intf|Equal2~0 (
// Equation(s):
// \u_vga_intf|Equal2~0_combout  = ( !\u_vga_intf|cnt_h [6] & ( !\u_vga_intf|cnt_h [5] & ( (!\u_vga_intf|cnt_h [4] & \u_vga_intf|cnt_h [1]) ) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|cnt_h [4]),
	.datac(!\u_vga_intf|cnt_h [1]),
	.datad(gnd),
	.datae(!\u_vga_intf|cnt_h [6]),
	.dataf(!\u_vga_intf|cnt_h [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|Equal2~0 .extended_lut = "off";
defparam \u_vga_intf|Equal2~0 .lut_mask = 64'h0C0C000000000000;
defparam \u_vga_intf|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N0
cyclonev_lcell_comb \u_vga_intf|h_vld~0 (
// Equation(s):
// \u_vga_intf|h_vld~0_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|Equal0~0_combout  & ( ((!\u_vga_intf|cnt_h [10]) # ((!\u_vga_intf|cnt_h [9]) # (!\u_vga_intf|Equal2~0_combout ))) # (\u_vga_intf|cnt_h [8]) ) ) ) # ( !\u_vga_intf|h_vld~q  & ( 
// \u_vga_intf|Equal0~0_combout  & ( (\u_vga_intf|cnt_h [8] & (!\u_vga_intf|cnt_h [10] & (!\u_vga_intf|cnt_h [9] & \u_vga_intf|Equal2~0_combout ))) ) ) ) # ( \u_vga_intf|h_vld~q  & ( !\u_vga_intf|Equal0~0_combout  ) )

	.dataa(!\u_vga_intf|cnt_h [8]),
	.datab(!\u_vga_intf|cnt_h [10]),
	.datac(!\u_vga_intf|cnt_h [9]),
	.datad(!\u_vga_intf|Equal2~0_combout ),
	.datae(!\u_vga_intf|h_vld~q ),
	.dataf(!\u_vga_intf|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|h_vld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|h_vld~0 .extended_lut = "off";
defparam \u_vga_intf|h_vld~0 .lut_mask = 64'h0000FFFF0040FFFD;
defparam \u_vga_intf|h_vld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N1
dffeas \u_vga_intf|h_vld (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|h_vld~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|h_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|h_vld .is_wysiwyg = "true";
defparam \u_vga_intf|h_vld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N42
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (\u_vga_intf|v_vld~q  & \u_vga_intf|h_vld~q ) ) )

	.dataa(!\u_vga_intf|v_vld~q ),
	.datab(!\u_vga_intf|h_vld~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h0000000011111111;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N0
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout )) # 
// (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) # ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h05AF05AF22772277;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N1
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N18
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) # ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h30FC30FCCCFFCCFF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N20
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N21
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) # ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )) ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h11DD11DDC0F3C0F3;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N3
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(gnd),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00000000FAFAFAFA;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N4
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|tx_data_vld (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|tx_data_vld .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|tx_data_vld .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N57
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( (\u_vga_intf|v_vld~q  & 
// (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \u_vga_intf|h_vld~q )) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// (\u_vga_intf|v_vld~q  & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \u_vga_intf|h_vld~q )) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q  & ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( (!\u_vga_intf|v_vld~q ) # ((!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (!\u_vga_intf|h_vld~q )) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q  & ( !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( (\u_vga_intf|v_vld~q  & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// \u_vga_intf|h_vld~q )) ) ) )

	.dataa(!\u_vga_intf|v_vld~q ),
	.datab(gnd),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\u_vga_intf|h_vld~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h0005FFFA00050005;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N31
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y1_N34
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N33
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h00000000000F000F;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N30
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h01FF01FF00000000;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N31
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N27
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q  & ( !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|tx_data_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h00000000CCCCCCCC;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N38
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N12
cyclonev_lcell_comb \u_vga_intf|vga_req~0 (
// Equation(s):
// \u_vga_intf|vga_req~0_combout  = ( \u_vga_intf|vga_req~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) ) # ( !\u_vga_intf|vga_req~q  & ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) ) # ( \u_vga_intf|vga_req~q  & ( !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) ) # ( !\u_vga_intf|vga_req~q  & ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// ((!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) # (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))) ) ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\u_vga_intf|vga_req~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_req~0 .extended_lut = "off";
defparam \u_vga_intf|vga_req~0 .lut_mask = 64'hCC88EEEE8888EEEE;
defparam \u_vga_intf|vga_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N13
dffeas \u_vga_intf|vga_req (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_req~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_req .is_wysiwyg = "true";
defparam \u_vga_intf|vga_req .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [9]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a [8]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [6] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [8] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [9])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [6] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [8] & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [9])))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [6] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [9])))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [6] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [8] & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6] & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [9])))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [9]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [6]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h8200008241000041;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout )) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  ) ) # ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'hFFFFFFFFFFFFFCFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_flag (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_flag .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_flag~q  & ( \u_vga_intf|vga_req~q  ) )

	.dataa(!\u_vga_intf|vga_req~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_flag~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0 .lut_mask = 64'h0000555500005555;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_rd~0_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h0000FFFF0000FFEF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # ((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF1000EFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000400000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h00FF00FF22DD22DD;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000800000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ (((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .lut_mask = 64'h00FF00FFA05FA05F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'hC33CC33CC33CC33C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0033FFCC0033FFCC;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h0A0AF5F50000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0000FFFF0044FFBB;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000000000A000A0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q  & ( (((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ) # 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout )) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0008FFF70000FFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout )) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0088008800000000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF5050AFAF;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N41
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] .power_up = "low";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [7]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [10]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [11]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [12]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [8]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]))) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]))) ) 
// ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g 
// [9] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g 
// [8]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N53
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5])) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5])) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 64'h5A5AA5A5A5A55A5A;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]))) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [5]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [4]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [3]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [6]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [2]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]))) ) 
// ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]))) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g 
// [4] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]))) ) ) 
// ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4] & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2] $ (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [6]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 64'h6996966996696996;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N40
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1] ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0]) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [1]),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [0]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [0] $ (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [0] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~38  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [0] $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~39  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [0]) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~38 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37 .lut_mask = 64'h0000F0FF00000FF0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [1] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~39  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~38  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~42  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [1] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~39  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~38  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~43  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~38 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~39 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~42 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [2] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~43  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~42  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~46  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [2] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~43  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~42  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~47  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~42 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~43 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~46 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~47  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~46  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~30  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [3] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~47  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~46  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~31  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~46 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~47 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~30 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [4] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~31  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~30  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~34  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [4] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~31  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~30  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~35  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~30 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~31 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~34 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~35  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~34  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~26  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [5] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~35  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~34  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~27  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~34 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~35 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~26 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [6]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~27  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~26  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~22  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [6]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~27  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~26  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~23  = SHARE((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [6]))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~26 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~27 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~22 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21 .lut_mask = 64'h000030300000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~23  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~22  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~14  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [7] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~23  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~22  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~15  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~22 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~23 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~14 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [8] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~15  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~14  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~18  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [8] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~15  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~14  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~19  = SHARE((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [8] & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~14 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~15 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~18 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17 .lut_mask = 64'h000000F00000F00F;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rd_flag~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rd_flag~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout  & ( (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout  & 
// (((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37_sumout ) # (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45_sumout )) # 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41_sumout ))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~41_sumout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~45_sumout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~37_sumout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rd_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~1 .lut_mask = 64'h00000000070F070F;
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor9~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9] ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [9]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~19  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~18  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~10  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [9]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~19  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~18  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~11  = SHARE((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [9] & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [9]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [9]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~18 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~19 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~10 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9 .lut_mask = 64'h000050500000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rd_flag~2 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rd_flag~2_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout  & ( 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout  & \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ) ) ) ) # ( 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout  & ( 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout  & (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout  & (\u_sdram_ctrl|u_rw_ctrl|rd_flag~1_combout  & 
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~1_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rd_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~2 .lut_mask = 64'h0000000100000055;
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor10~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor10~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [10]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~11  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~10  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~2  = CARRY(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [10] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [10]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~11  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~10  
// ))
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~3  = SHARE((\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [10] & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [10]))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [10]),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~10 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~11 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~2 ),
	.shareout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1 .lut_mask = 64'h000050500000A5A5;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rd_flag~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rd_flag~0_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout  & !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout ) ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout  & ( 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout  & ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout ) # (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout )))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~17_sumout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~29_sumout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~21_sumout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~33_sumout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~13_sumout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rd_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~0 .lut_mask = 64'hAAA80000A0A00000;
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor11~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout  = SUM(( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [11] $ 
// (\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [11]) ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~3  ) + ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~2  
// ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a [11]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ws_brp|dffe12a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~2 ),
	.sharein(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~3 ),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5 .lut_mask = 64'h000000000000C3C3;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rd_flag~3 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rd_flag~3_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rd_flag~2_combout  & 
// !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout  ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout  & ( (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout  & 
// ((!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ) # (\u_sdram_ctrl|u_rw_ctrl|rd_flag~0_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~2_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~9_sumout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~0_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|op_1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rd_flag~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~3 .lut_mask = 64'hC0CCFFFF00008888;
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N49
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_flag (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|rd_flag~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Selector2~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Selector2~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q  & ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ) # (((!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q  & 
// \u_sdram_ctrl|u_rw_ctrl|prior_flag~q )) # (\u_sdram_ctrl|u_intf|intf_ack~q )) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q  & ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q  & \u_sdram_ctrl|u_rw_ctrl|prior_flag~q 
// ) ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q  & ( !\u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ) # (\u_sdram_ctrl|u_intf|intf_ack~q ) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Selector2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Selector2~0 .lut_mask = 64'h0000F0FF2222F2FF;
defparam \u_sdram_ctrl|u_rw_ctrl|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N43
dffeas \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|idle2acti~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|idle2acti~0_combout  = (!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q  & !\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|idle2acti~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|idle2acti~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u_sdram_ctrl|u_intf|idle2acti~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Selector3~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Selector3~0_combout  = ( !\u_sdram_ctrl|u_intf|intf_ack~q  & ( (\u_sdram_ctrl|u_rw_ctrl|ack_r~q  & !\u_sdram_ctrl|u_intf|idle2acti~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|ack_r~q ),
	.datad(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Selector3~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Selector3~0 .lut_mask = 64'h0F000F0000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N11
dffeas \u_sdram_ctrl|u_rw_ctrl|state_c.DONE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.DONE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|flag_sel~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|flag_sel~0_combout  = (!\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q  & ((\u_sdram_ctrl|u_rw_ctrl|flag_sel~q ))) # (\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q  & (\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|flag_sel~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|flag_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|flag_sel~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|flag_sel~0 .lut_mask = 64'h03F303F303F303F3;
defparam \u_sdram_ctrl|u_rw_ctrl|flag_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N58
dffeas \u_sdram_ctrl|u_rw_ctrl|flag_sel (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|flag_sel~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|flag_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|flag_sel .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|flag_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|prior_flag~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|prior_flag~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|flag_sel~q ) # (!\u_sdram_ctrl|u_rw_ctrl|wr_flag~q ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wr_flag~q  & 
// \u_sdram_ctrl|u_rw_ctrl|prior_flag~q ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|flag_sel~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_flag~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|prior_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|prior_flag~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|prior_flag~0 .lut_mask = 64'h00F000F0FAFAFAFA;
defparam \u_sdram_ctrl|u_rw_ctrl|prior_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N55
dffeas \u_sdram_ctrl|u_rw_ctrl|prior_flag (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|prior_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|prior_flag .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|prior_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Selector0~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Selector0~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q  & (((\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ) # (\u_sdram_ctrl|u_rw_ctrl|prior_flag~q )) # (\u_sdram_ctrl|u_rw_ctrl|wr_flag~q 
// ))) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q  & (((\u_sdram_ctrl|u_rw_ctrl|wr_flag~q  & !\u_sdram_ctrl|u_rw_ctrl|prior_flag~q )) # (\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_flag~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.DONE~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Selector0~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Selector0~0 .lut_mask = 64'h40F040F070F070F0;
defparam \u_sdram_ctrl|u_rw_ctrl|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|state_c.IDLE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.IDLE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Selector1~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout  = ((!\u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q ) # (\u_sdram_ctrl|u_rw_ctrl|prior_flag~q )) # (\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Selector1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Selector1~0 .lut_mask = 64'hDFDFDFDFDFDFDFDF;
defparam \u_sdram_ctrl|u_rw_ctrl|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Selector1~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Selector1~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout  & ( (\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q  & ((!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ) # (\u_sdram_ctrl|u_intf|intf_ack~q ))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout  )

	.dataa(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Selector1~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Selector1~1 .lut_mask = 64'hFFFFFFFF00F500F5;
defparam \u_sdram_ctrl|u_rw_ctrl|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N14
dffeas \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N20
dffeas \u_sdram_ctrl|u_intf|state_c.ACTI (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.ACTI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.ACTI .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.ACTI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector5~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector5~0_combout  = ( \u_sdram_ctrl|u_intf|state_c.ACTI~q  & ( \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.ACTI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector5~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector5~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u_sdram_ctrl|u_intf|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N1
dffeas \u_sdram_ctrl|u_intf|state_c.WRITE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.WRITE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|write2prech~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|write2prech~0_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [1] & ( (\u_sdram_ctrl|u_intf|state_c.WRITE~q  & !\u_sdram_ctrl|u_intf|cnt0 [2]) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|write2prech~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|write2prech~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|write2prech~0 .lut_mask = 64'h5050505000000000;
defparam \u_sdram_ctrl|u_intf|write2prech~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|write2prech (
// Equation(s):
// \u_sdram_ctrl|u_intf|write2prech~combout  = ( \u_sdram_ctrl|u_intf|write2prech~0_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~12_combout  & (\u_sdram_ctrl|u_intf|Equal1~25_combout  & (\u_sdram_ctrl|u_intf|cnt0 [10] & \u_sdram_ctrl|u_intf|cnt0 [0]))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~25_combout ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|write2prech~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|write2prech~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|write2prech .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|write2prech .lut_mask = 64'h0000000000010001;
defparam \u_sdram_ctrl|u_intf|write2prech .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~8 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~8_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [10] & ( (\u_sdram_ctrl|u_intf|cnt0 [11] & (\u_sdram_ctrl|u_intf|cnt0 [14] & !\u_sdram_ctrl|u_intf|cnt0 [5])) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [11]),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [14]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [5]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~8 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~8 .lut_mask = 64'h0000000003000300;
defparam \u_sdram_ctrl|u_intf|Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~19 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~19_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [2] & ( (\u_sdram_ctrl|u_intf|cnt0 [4] & (\u_sdram_ctrl|u_intf|cnt0 [3] & (\u_sdram_ctrl|u_intf|cnt0 [9] & \u_sdram_ctrl|u_intf|cnt0 [1]))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [4]),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [3]),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [9]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [1]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~19 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~19 .lut_mask = 64'h0000000000010001;
defparam \u_sdram_ctrl|u_intf|Equal1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~21 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~21_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [12] & ( !\u_sdram_ctrl|u_intf|cnt0 [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_intf|cnt0 [12]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~21 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~21 .lut_mask = 64'hFFFF000000000000;
defparam \u_sdram_ctrl|u_intf|Equal1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~28 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~28_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [0] & ( (\u_sdram_ctrl|u_intf|Equal1~7_combout  & (\u_sdram_ctrl|u_intf|Equal1~8_combout  & (\u_sdram_ctrl|u_intf|Equal1~19_combout  & \u_sdram_ctrl|u_intf|Equal1~21_combout ))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~7_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~8_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~19_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~28 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~28 .lut_mask = 64'h0000000000010001;
defparam \u_sdram_ctrl|u_intf|Equal1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|dq_out_en~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|dq_out_en~0_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [14] & ( !\u_sdram_ctrl|u_intf|cnt0 [11] & ( (!\u_sdram_ctrl|u_intf|cnt0 [13] & (!\u_sdram_ctrl|u_intf|cnt0 [12] & !\u_sdram_ctrl|u_intf|cnt0 [10])) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [13]),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [12]),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_intf|cnt0 [14]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|dq_out_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|dq_out_en~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|dq_out_en~0 .lut_mask = 64'h8080000000000000;
defparam \u_sdram_ctrl|u_intf|dq_out_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~9 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~9_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [5] & ( (\u_sdram_ctrl|u_intf|cnt0 [6] & (\u_sdram_ctrl|u_intf|cnt0 [8] & \u_sdram_ctrl|u_intf|cnt0 [7])) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [6]),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [8]),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~9 .lut_mask = 64'h0000000001010101;
defparam \u_sdram_ctrl|u_intf|Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|always14~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|always14~0_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [0] & ( (\u_sdram_ctrl|u_intf|dq_out_en~0_combout  & (\u_sdram_ctrl|u_intf|Equal1~19_combout  & \u_sdram_ctrl|u_intf|Equal1~9_combout )) ) )

	.dataa(!\u_sdram_ctrl|u_intf|dq_out_en~0_combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~19_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~9_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|always14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|always14~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|always14~0 .lut_mask = 64'h0000000000050005;
defparam \u_sdram_ctrl|u_intf|always14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|state_c.WAIT~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|state_c.WAIT~0_combout  = (\u_sdram_ctrl|u_intf|state_c.WAIT~q ) # (\u_sdram_ctrl|u_intf|Equal1~28_combout )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|state_c.WAIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.WAIT~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|state_c.WAIT~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \u_sdram_ctrl|u_intf|state_c.WAIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N13
dffeas \u_sdram_ctrl|u_intf|state_c.WAIT (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|state_c.WAIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.WAIT .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector0~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector0~0_combout  = ( \u_sdram_ctrl|u_intf|state_c.WAIT~q  & ( (\u_sdram_ctrl|u_intf|state_c.READ~q  & \u_sdram_ctrl|u_intf|always14~0_combout ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.WAIT~q  & ( 
// ((\u_sdram_ctrl|u_intf|state_c.READ~q  & \u_sdram_ctrl|u_intf|always14~0_combout )) # (\u_sdram_ctrl|u_intf|Equal1~28_combout ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~28_combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.datad(!\u_sdram_ctrl|u_intf|always14~0_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector0~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector0~0 .lut_mask = 64'h555F555F000F000F;
defparam \u_sdram_ctrl|u_intf|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector0~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector0~1_combout  = ( \u_sdram_ctrl|u_intf|Selector0~0_combout  ) # ( !\u_sdram_ctrl|u_intf|Selector0~0_combout  & ( (!\u_sdram_ctrl|u_intf|end_cnt0~combout  & (((\u_sdram_ctrl|u_intf|state_c.WRITE~q  & 
// \u_sdram_ctrl|u_intf|write2prech~combout )) # (\u_sdram_ctrl|u_intf|state_c.PRECH~q ))) # (\u_sdram_ctrl|u_intf|end_cnt0~combout  & (\u_sdram_ctrl|u_intf|state_c.WRITE~q  & (\u_sdram_ctrl|u_intf|write2prech~combout ))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datac(!\u_sdram_ctrl|u_intf|write2prech~combout ),
	.datad(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector0~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector0~1 .lut_mask = 64'h03AB03ABFFFFFFFF;
defparam \u_sdram_ctrl|u_intf|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N16
dffeas \u_sdram_ctrl|u_intf|state_c.PRECH (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.PRECH .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.PRECH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~5 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~5_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [3] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~46  ))
// \u_sdram_ctrl|u_intf|Add0~6  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [3] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~46  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~5_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~9 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~9_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [4] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~6  ))
// \u_sdram_ctrl|u_intf|Add0~10  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [4] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~6  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~9_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N13
dffeas \u_sdram_ctrl|u_intf|cnt_ref[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~41 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~41_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [5] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~10  ))
// \u_sdram_ctrl|u_intf|Add0~42  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [5] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt_ref [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~41_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~41 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N16
dffeas \u_sdram_ctrl|u_intf|cnt_ref[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~13 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~13_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [6] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~42  ))
// \u_sdram_ctrl|u_intf|Add0~14  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [6] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~42  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~13_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N19
dffeas \u_sdram_ctrl|u_intf|cnt_ref[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~17 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~17_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [7] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~14  ))
// \u_sdram_ctrl|u_intf|Add0~18  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [7] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt_ref [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~17_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~17 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N22
dffeas \u_sdram_ctrl|u_intf|cnt_ref[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~21 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~21_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [8] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~18  ))
// \u_sdram_ctrl|u_intf|Add0~22  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [8] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~18  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~21_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~21 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N25
dffeas \u_sdram_ctrl|u_intf|cnt_ref[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~25 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~25_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [9] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~22  ))
// \u_sdram_ctrl|u_intf|Add0~26  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [9] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~22  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~25_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~25 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N28
dffeas \u_sdram_ctrl|u_intf|cnt_ref[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~29 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~29_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [10] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~26  ))
// \u_sdram_ctrl|u_intf|Add0~30  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [10] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~26  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~29_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~29 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N31
dffeas \u_sdram_ctrl|u_intf|cnt_ref[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~33 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~33_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [11] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~30  ))
// \u_sdram_ctrl|u_intf|Add0~34  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [11] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~30  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~33_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~33 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N34
dffeas \u_sdram_ctrl|u_intf|cnt_ref[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~37 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~37_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [12] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~34  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~37 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N37
dffeas \u_sdram_ctrl|u_intf|cnt_ref[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|end_cnt_ref~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|end_cnt_ref~1_combout  = ( \u_sdram_ctrl|u_intf|cnt_ref [10] & ( !\u_sdram_ctrl|u_intf|cnt_ref [1] & ( (!\u_sdram_ctrl|u_intf|cnt_ref [11] & (!\u_sdram_ctrl|u_intf|cnt_ref [12] & (!\u_sdram_ctrl|u_intf|cnt_ref [2] & 
// !\u_sdram_ctrl|u_intf|cnt_ref [5]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [11]),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [12]),
	.datac(!\u_sdram_ctrl|u_intf|cnt_ref [2]),
	.datad(!\u_sdram_ctrl|u_intf|cnt_ref [5]),
	.datae(!\u_sdram_ctrl|u_intf|cnt_ref [10]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt_ref [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|end_cnt_ref~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|end_cnt_ref~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|end_cnt_ref~1 .lut_mask = 64'h0000800000000000;
defparam \u_sdram_ctrl|u_intf|end_cnt_ref~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|end_cnt_ref~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|end_cnt_ref~0_combout  = ( \u_sdram_ctrl|u_intf|cnt_ref [7] & ( \u_sdram_ctrl|u_intf|cnt_ref [4] & ( (!\u_sdram_ctrl|u_intf|cnt_ref [9] & (!\u_sdram_ctrl|u_intf|cnt_ref [8] & (\u_sdram_ctrl|u_intf|init_flag~q  & 
// !\u_sdram_ctrl|u_intf|cnt_ref [6]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [9]),
	.datab(!\u_sdram_ctrl|u_intf|cnt_ref [8]),
	.datac(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datad(!\u_sdram_ctrl|u_intf|cnt_ref [6]),
	.datae(!\u_sdram_ctrl|u_intf|cnt_ref [7]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt_ref [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|end_cnt_ref~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|end_cnt_ref~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|end_cnt_ref~0 .lut_mask = 64'h0000000000000800;
defparam \u_sdram_ctrl|u_intf|end_cnt_ref~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|idle2aref~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|idle2aref~0_combout  = ( \u_sdram_ctrl|u_intf|cnt_ref [0] & ( \u_sdram_ctrl|u_intf|cnt_ref [3] & ( (\u_sdram_ctrl|u_intf|state_c.IDLE~q  & \u_sdram_ctrl|u_intf|ref_req~q ) ) ) ) # ( !\u_sdram_ctrl|u_intf|cnt_ref [0] & ( 
// \u_sdram_ctrl|u_intf|cnt_ref [3] & ( (\u_sdram_ctrl|u_intf|state_c.IDLE~q  & \u_sdram_ctrl|u_intf|ref_req~q ) ) ) ) # ( \u_sdram_ctrl|u_intf|cnt_ref [0] & ( !\u_sdram_ctrl|u_intf|cnt_ref [3] & ( (\u_sdram_ctrl|u_intf|state_c.IDLE~q  & 
// (((\u_sdram_ctrl|u_intf|end_cnt_ref~1_combout  & \u_sdram_ctrl|u_intf|end_cnt_ref~0_combout )) # (\u_sdram_ctrl|u_intf|ref_req~q ))) ) ) ) # ( !\u_sdram_ctrl|u_intf|cnt_ref [0] & ( !\u_sdram_ctrl|u_intf|cnt_ref [3] & ( (\u_sdram_ctrl|u_intf|state_c.IDLE~q 
//  & \u_sdram_ctrl|u_intf|ref_req~q ) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|end_cnt_ref~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datac(!\u_sdram_ctrl|u_intf|ref_req~q ),
	.datad(!\u_sdram_ctrl|u_intf|end_cnt_ref~0_combout ),
	.datae(!\u_sdram_ctrl|u_intf|cnt_ref [0]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt_ref [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|idle2aref~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|idle2aref~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|idle2aref~0 .lut_mask = 64'h0303031303030303;
defparam \u_sdram_ctrl|u_intf|idle2aref~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|cnt1[0]~2 (
// Equation(s):
// \u_sdram_ctrl|u_intf|cnt1[0]~2_combout  = ( \u_sdram_ctrl|u_intf|cnt1 [0] & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|state_c.AREF~q ) # (\u_sdram_ctrl|u_intf|init_flag~q ) ) ) ) # ( !\u_sdram_ctrl|u_intf|cnt1 [0] & ( 
// \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|init_flag~q  & \u_sdram_ctrl|u_intf|state_c.AREF~q ) ) ) ) # ( \u_sdram_ctrl|u_intf|cnt1 [0] & ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  ) )

	.dataa(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_intf|cnt1 [0]),
	.dataf(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|cnt1[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt1[0]~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|cnt1[0]~2 .lut_mask = 64'h0000FFFF2222DDDD;
defparam \u_sdram_ctrl|u_intf|cnt1[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \u_sdram_ctrl|u_intf|cnt1[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|cnt1[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt1[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|cnt1[1]~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|cnt1[1]~1_combout  = ( \u_sdram_ctrl|u_intf|init_flag~q  & ( \u_sdram_ctrl|u_intf|cnt1 [1] ) ) # ( !\u_sdram_ctrl|u_intf|init_flag~q  & ( !\u_sdram_ctrl|u_intf|cnt1 [1] $ (((!\u_sdram_ctrl|u_intf|cnt1 [0]) # 
// ((!\u_sdram_ctrl|u_intf|state_c.AREF~q ) # (!\u_sdram_ctrl|u_intf|end_cnt0~combout )))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt1 [0]),
	.datab(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datac(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datad(!\u_sdram_ctrl|u_intf|cnt1 [1]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|cnt1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt1[1]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|cnt1[1]~1 .lut_mask = 64'h01FE01FE00FF00FF;
defparam \u_sdram_ctrl|u_intf|cnt1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N22
dffeas \u_sdram_ctrl|u_intf|cnt1[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|cnt1[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt1[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|cnt1[2]~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|cnt1[2]~0_combout  = ( \u_sdram_ctrl|u_intf|cnt1 [2] & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|cnt1 [0]) # ((!\u_sdram_ctrl|u_intf|cnt1 [1]) # ((!\u_sdram_ctrl|u_intf|state_c.AREF~q ) # 
// (\u_sdram_ctrl|u_intf|init_flag~q ))) ) ) ) # ( !\u_sdram_ctrl|u_intf|cnt1 [2] & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (\u_sdram_ctrl|u_intf|cnt1 [0] & (\u_sdram_ctrl|u_intf|cnt1 [1] & (!\u_sdram_ctrl|u_intf|init_flag~q  & 
// \u_sdram_ctrl|u_intf|state_c.AREF~q ))) ) ) ) # ( \u_sdram_ctrl|u_intf|cnt1 [2] & ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt1 [0]),
	.datab(!\u_sdram_ctrl|u_intf|cnt1 [1]),
	.datac(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datad(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datae(!\u_sdram_ctrl|u_intf|cnt1 [2]),
	.dataf(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|cnt1[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt1[2]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|cnt1[2]~0 .lut_mask = 64'h0000FFFF0010FFEF;
defparam \u_sdram_ctrl|u_intf|cnt1[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N50
dffeas \u_sdram_ctrl|u_intf|cnt1[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|cnt1[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt1[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|aref2mrs~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|aref2mrs~0_combout  = ( \u_sdram_ctrl|u_intf|cnt1 [1] & ( (\u_sdram_ctrl|u_intf|cnt1 [0] & (\u_sdram_ctrl|u_intf|state_c.AREF~q  & (\u_sdram_ctrl|u_intf|cnt1 [2] & !\u_sdram_ctrl|u_intf|init_flag~q ))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt1 [0]),
	.datab(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt1 [2]),
	.datad(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|aref2mrs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|aref2mrs~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|aref2mrs~0 .lut_mask = 64'h0000000001000100;
defparam \u_sdram_ctrl|u_intf|aref2mrs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector2~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector2~0_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [2] & ( \u_sdram_ctrl|u_intf|state_c.MRS~q  ) ) # ( !\u_sdram_ctrl|u_intf|cnt0 [2] & ( (\u_sdram_ctrl|u_intf|state_c.MRS~q  & ((!\u_sdram_ctrl|u_intf|Equal1~12_combout ) # 
// ((!\u_sdram_ctrl|u_intf|Equal1~25_combout ) # (!\u_sdram_ctrl|u_intf|Equal1~26_combout )))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~25_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~26_combout ),
	.datad(!\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector2~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector2~0 .lut_mask = 64'h00FE00FE00FF00FF;
defparam \u_sdram_ctrl|u_intf|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~17 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~17_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [11] & ( (\u_sdram_ctrl|u_intf|cnt0 [5] & (!\u_sdram_ctrl|u_intf|state_c.WAIT~q  & (\u_sdram_ctrl|u_intf|cnt0 [14] & \u_sdram_ctrl|u_intf|cnt0 [9]))) ) ) # ( !\u_sdram_ctrl|u_intf|cnt0 
// [11] & ( (!\u_sdram_ctrl|u_intf|cnt0 [5] & (\u_sdram_ctrl|u_intf|state_c.WAIT~q  & (!\u_sdram_ctrl|u_intf|cnt0 [14] & !\u_sdram_ctrl|u_intf|cnt0 [9]))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [5]),
	.datab(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [14]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [9]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~17 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~17 .lut_mask = 64'h2000200000040004;
defparam \u_sdram_ctrl|u_intf|Equal1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~16 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~16_combout  = ( \u_sdram_ctrl|u_intf|state_c.READ~q  & ( \u_sdram_ctrl|u_intf|cnt0 [10] ) ) # ( !\u_sdram_ctrl|u_intf|state_c.READ~q  & ( !\u_sdram_ctrl|u_intf|cnt0 [10] $ (((!\u_sdram_ctrl|u_intf|state_c.WAIT~q ) # 
// (\u_sdram_ctrl|u_intf|state_c.WRITE~q ))) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datad(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~16 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~16 .lut_mask = 64'h3C0F3C0F0F0F0F0F;
defparam \u_sdram_ctrl|u_intf|Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~22 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~22_combout  = ( !\u_sdram_ctrl|u_intf|state_c.PRECH~q  & ( (!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & !\u_sdram_ctrl|u_intf|state_c.MRS~q ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~22 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~22 .lut_mask = 64'hC0C0C0C000000000;
defparam \u_sdram_ctrl|u_intf|Equal1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~23 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~23_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [0] & ( \u_sdram_ctrl|u_intf|cnt0 [1] & ( (!\u_sdram_ctrl|u_intf|state_c.AREF~q  & (!\u_sdram_ctrl|u_intf|Equal1~22_combout  & !\u_sdram_ctrl|u_intf|cnt0 [2])) # 
// (\u_sdram_ctrl|u_intf|state_c.AREF~q  & ((\u_sdram_ctrl|u_intf|cnt0 [2]))) ) ) ) # ( \u_sdram_ctrl|u_intf|cnt0 [0] & ( !\u_sdram_ctrl|u_intf|cnt0 [1] & ( (\u_sdram_ctrl|u_intf|Equal1~22_combout  & (!\u_sdram_ctrl|u_intf|state_c.AREF~q  & 
// (!\u_sdram_ctrl|u_intf|cnt0 [2] & \u_sdram_ctrl|u_intf|state_c.WRITE~q ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~22_combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datad(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datae(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~23 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~23 .lut_mask = 64'h0000004083830000;
defparam \u_sdram_ctrl|u_intf|Equal1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~24 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~24_combout  = ( \u_sdram_ctrl|u_intf|Equal1~23_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~12_combout  & (\u_sdram_ctrl|u_intf|Equal1~17_combout  & \u_sdram_ctrl|u_intf|Equal1~16_combout )) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~17_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~16_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|Equal1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~24 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~24 .lut_mask = 64'h0000000000050005;
defparam \u_sdram_ctrl|u_intf|Equal1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector2~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector2~1_combout  = ( \u_sdram_ctrl|u_intf|Equal1~11_combout  & ( \u_sdram_ctrl|u_intf|Equal1~20_combout  & ( ((\u_sdram_ctrl|u_intf|Equal1~21_combout  & \u_sdram_ctrl|u_intf|aref2mrs~0_combout )) # 
// (\u_sdram_ctrl|u_intf|Selector2~0_combout ) ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~11_combout  & ( \u_sdram_ctrl|u_intf|Equal1~20_combout  & ( ((\u_sdram_ctrl|u_intf|Equal1~21_combout  & (\u_sdram_ctrl|u_intf|aref2mrs~0_combout  & 
// \u_sdram_ctrl|u_intf|Equal1~24_combout ))) # (\u_sdram_ctrl|u_intf|Selector2~0_combout ) ) ) ) # ( \u_sdram_ctrl|u_intf|Equal1~11_combout  & ( !\u_sdram_ctrl|u_intf|Equal1~20_combout  & ( ((\u_sdram_ctrl|u_intf|Equal1~21_combout  & 
// (\u_sdram_ctrl|u_intf|aref2mrs~0_combout  & \u_sdram_ctrl|u_intf|Equal1~24_combout ))) # (\u_sdram_ctrl|u_intf|Selector2~0_combout ) ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~11_combout  & ( !\u_sdram_ctrl|u_intf|Equal1~20_combout  & ( 
// ((\u_sdram_ctrl|u_intf|Equal1~21_combout  & (\u_sdram_ctrl|u_intf|aref2mrs~0_combout  & \u_sdram_ctrl|u_intf|Equal1~24_combout ))) # (\u_sdram_ctrl|u_intf|Selector2~0_combout ) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datab(!\u_sdram_ctrl|u_intf|aref2mrs~0_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Selector2~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~24_combout ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector2~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector2~1 .lut_mask = 64'h0F1F0F1F0F1F1F1F;
defparam \u_sdram_ctrl|u_intf|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N7
dffeas \u_sdram_ctrl|u_intf|state_c.MRS (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.MRS .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.MRS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~13 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~13_combout  = ( !\u_sdram_ctrl|u_intf|state_c.PRECH~q  & ( (!\u_sdram_ctrl|u_intf|state_c.MRS~q  & (!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & (\u_sdram_ctrl|u_intf|cnt0 [0] & !\u_sdram_ctrl|u_intf|state_c.AREF~q ))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datad(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~13 .lut_mask = 64'h0800080000000000;
defparam \u_sdram_ctrl|u_intf|Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~20 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~20_combout  = ( \u_sdram_ctrl|u_intf|Equal1~13_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~19_combout  & !\u_sdram_ctrl|u_intf|state_c.WRITE~q ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~19_combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|Equal1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~20 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~20 .lut_mask = 64'h0000000050505050;
defparam \u_sdram_ctrl|u_intf|Equal1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~15 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~15_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [1] & ( !\u_sdram_ctrl|u_intf|cnt0 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~15 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~15 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u_sdram_ctrl|u_intf|Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~14 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~14_combout  = ( \u_sdram_ctrl|u_intf|state_c.PRECH~q  & ( !\u_sdram_ctrl|u_intf|cnt0 [2] $ (\u_sdram_ctrl|u_intf|state_c.AREF~q ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.PRECH~q  & ( (!\u_sdram_ctrl|u_intf|cnt0 [2] & 
// (!\u_sdram_ctrl|u_intf|state_c.AREF~q  & ((\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ) # (\u_sdram_ctrl|u_intf|state_c.MRS~q )))) # (\u_sdram_ctrl|u_intf|cnt0 [2] & (((\u_sdram_ctrl|u_intf|state_c.AREF~q )))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datad(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~14 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~14 .lut_mask = 64'h700F700FF00FF00F;
defparam \u_sdram_ctrl|u_intf|Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~18 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~18_combout  = ( \u_sdram_ctrl|u_intf|Equal1~14_combout  & ( \u_sdram_ctrl|u_intf|write2prech~0_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~16_combout  & (\u_sdram_ctrl|u_intf|Equal1~17_combout  & 
// ((\u_sdram_ctrl|u_intf|Equal1~15_combout ) # (\u_sdram_ctrl|u_intf|Equal1~13_combout )))) ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~14_combout  & ( \u_sdram_ctrl|u_intf|write2prech~0_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~16_combout  & 
// (\u_sdram_ctrl|u_intf|Equal1~17_combout  & \u_sdram_ctrl|u_intf|Equal1~13_combout )) ) ) ) # ( \u_sdram_ctrl|u_intf|Equal1~14_combout  & ( !\u_sdram_ctrl|u_intf|write2prech~0_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~16_combout  & 
// (\u_sdram_ctrl|u_intf|Equal1~17_combout  & \u_sdram_ctrl|u_intf|Equal1~15_combout )) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~16_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~17_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~13_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~15_combout ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~14_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|write2prech~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~18 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~18 .lut_mask = 64'h0000001101010111;
defparam \u_sdram_ctrl|u_intf|Equal1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|aref2mrs~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|aref2mrs~1_combout  = ( \u_sdram_ctrl|u_intf|Equal1~11_combout  & ( \u_sdram_ctrl|u_intf|Equal1~18_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~21_combout  & (\u_sdram_ctrl|u_intf|aref2mrs~0_combout  & 
// ((\u_sdram_ctrl|u_intf|Equal1~20_combout ) # (\u_sdram_ctrl|u_intf|Equal1~12_combout )))) ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~11_combout  & ( \u_sdram_ctrl|u_intf|Equal1~18_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~21_combout  & 
// (\u_sdram_ctrl|u_intf|aref2mrs~0_combout  & \u_sdram_ctrl|u_intf|Equal1~12_combout )) ) ) ) # ( \u_sdram_ctrl|u_intf|Equal1~11_combout  & ( !\u_sdram_ctrl|u_intf|Equal1~18_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~21_combout  & 
// (\u_sdram_ctrl|u_intf|aref2mrs~0_combout  & \u_sdram_ctrl|u_intf|Equal1~20_combout )) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datab(!\u_sdram_ctrl|u_intf|aref2mrs~0_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|Equal1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|aref2mrs~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|aref2mrs~1 .lut_mask = 64'h0000001101010111;
defparam \u_sdram_ctrl|u_intf|aref2mrs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector1~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector1~1_combout  = ( \u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( ((\u_sdram_ctrl|u_intf|state_c.PRECH~q  & !\u_sdram_ctrl|u_intf|init_flag~q )) # 
// (\u_sdram_ctrl|u_intf|idle2aref~0_combout ) ) ) ) # ( !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (((\u_sdram_ctrl|u_intf|state_c.PRECH~q  & !\u_sdram_ctrl|u_intf|init_flag~q )) # 
// (\u_sdram_ctrl|u_intf|idle2aref~0_combout )) # (\u_sdram_ctrl|u_intf|Selector1~0_combout ) ) ) ) # ( \u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( \u_sdram_ctrl|u_intf|idle2aref~0_combout  ) ) ) # ( 
// !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (\u_sdram_ctrl|u_intf|idle2aref~0_combout ) # (\u_sdram_ctrl|u_intf|Selector1~0_combout ) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Selector1~0_combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datac(!\u_sdram_ctrl|u_intf|idle2aref~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datae(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector1~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector1~1 .lut_mask = 64'h5F5F0F0F7F5F3F0F;
defparam \u_sdram_ctrl|u_intf|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N43
dffeas \u_sdram_ctrl|u_intf|state_c.AREF (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.AREF .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.AREF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector3~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector3~0_combout  = ( \u_sdram_ctrl|u_intf|Equal1~12_combout  & ( \u_sdram_ctrl|u_intf|cnt0 [2] & ( (\u_sdram_ctrl|u_intf|init_flag~q  & (\u_sdram_ctrl|u_intf|state_c.AREF~q  & (\u_sdram_ctrl|u_intf|Equal1~26_combout  & 
// \u_sdram_ctrl|u_intf|Equal1~25_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.AREF~q ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~26_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~25_combout ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector3~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector3~0 .lut_mask = 64'h0000000000000001;
defparam \u_sdram_ctrl|u_intf|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector3~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector3~1_combout  = ( \u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( (!\u_sdram_ctrl|u_intf|Selector3~0_combout  & (((!\u_sdram_ctrl|u_intf|state_c.IDLE~q ) # (\u_sdram_ctrl|u_intf|ref_req~q )) # 
// (\u_sdram_ctrl|u_intf|end_cnt_ref~combout ))) ) ) # ( !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( !\u_sdram_ctrl|u_intf|Selector3~0_combout  ) )

	.dataa(!\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.datab(!\u_sdram_ctrl|u_intf|ref_req~q ),
	.datac(!\u_sdram_ctrl|u_intf|Selector3~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector3~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector3~1 .lut_mask = 64'hF0F0F0F0F070F070;
defparam \u_sdram_ctrl|u_intf|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector3~2 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector3~2_combout  = ( \u_sdram_ctrl|u_intf|Equal1~27_combout  & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|Selector3~1_combout ) # (((\u_sdram_ctrl|u_intf|init_flag~q  & \u_sdram_ctrl|u_intf|state_c.PRECH~q 
// )) # (\u_sdram_ctrl|u_intf|state_c.MRS~q )) ) ) ) # ( !\u_sdram_ctrl|u_intf|Equal1~27_combout  & ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|Selector3~1_combout ) # ((\u_sdram_ctrl|u_intf|init_flag~q  & 
// \u_sdram_ctrl|u_intf|state_c.PRECH~q )) ) ) ) # ( \u_sdram_ctrl|u_intf|Equal1~27_combout  & ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|Selector3~1_combout ) # (\u_sdram_ctrl|u_intf|state_c.MRS~q ) ) ) ) # ( 
// !\u_sdram_ctrl|u_intf|Equal1~27_combout  & ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( !\u_sdram_ctrl|u_intf|Selector3~1_combout  ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Selector3~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datac(!\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.datad(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~27_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector3~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector3~2 .lut_mask = 64'hAAAAAFAFAABBAFBF;
defparam \u_sdram_ctrl|u_intf|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \u_sdram_ctrl|u_intf|state_c.IDLE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.IDLE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \u_sdram_ctrl|u_intf|cnt0[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~1_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [6] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~18  ))
// \u_sdram_ctrl|u_intf|Add1~2  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [6] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~18  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~1_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_intf|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \u_sdram_ctrl|u_intf|cnt0[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~5 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~5_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [7] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~2  ))
// \u_sdram_ctrl|u_intf|Add1~6  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [7] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~2  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~5_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N22
dffeas \u_sdram_ctrl|u_intf|cnt0[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \u_sdram_ctrl|u_intf|cnt0[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~7 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~7_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [6] & ( (!\u_sdram_ctrl|u_intf|cnt0 [8] & !\u_sdram_ctrl|u_intf|cnt0 [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [8]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [7]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~7 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~7 .lut_mask = 64'hF000F00000000000;
defparam \u_sdram_ctrl|u_intf|Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~10 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~10_combout  = ( \u_sdram_ctrl|u_intf|state_c.WRITE~q  & ( \u_sdram_ctrl|u_intf|state_c.READ~q  & ( (!\u_sdram_ctrl|u_intf|cnt0 [11] & (\u_sdram_ctrl|u_intf|state_c.WAIT~q  & (!\u_sdram_ctrl|u_intf|cnt0 [10] & 
// !\u_sdram_ctrl|u_intf|cnt0 [14]))) ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.WRITE~q  & ( \u_sdram_ctrl|u_intf|state_c.READ~q  & ( (!\u_sdram_ctrl|u_intf|cnt0 [11] & (\u_sdram_ctrl|u_intf|state_c.WAIT~q  & (!\u_sdram_ctrl|u_intf|cnt0 [10] & 
// !\u_sdram_ctrl|u_intf|cnt0 [14]))) ) ) ) # ( \u_sdram_ctrl|u_intf|state_c.WRITE~q  & ( !\u_sdram_ctrl|u_intf|state_c.READ~q  & ( (!\u_sdram_ctrl|u_intf|cnt0 [11] & (\u_sdram_ctrl|u_intf|state_c.WAIT~q  & (!\u_sdram_ctrl|u_intf|cnt0 [10] & 
// !\u_sdram_ctrl|u_intf|cnt0 [14]))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [11]),
	.datab(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [10]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [14]),
	.datae(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~10 .lut_mask = 64'h0000200020002000;
defparam \u_sdram_ctrl|u_intf|Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~11 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~11_combout  = ( \u_sdram_ctrl|u_intf|state_c.WAIT~q  & ( (\u_sdram_ctrl|u_intf|Equal1~10_combout  & \u_sdram_ctrl|u_intf|Equal1~9_combout ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.WAIT~q  & ( 
// (!\u_sdram_ctrl|u_intf|Equal1~7_combout  & (((\u_sdram_ctrl|u_intf|Equal1~10_combout  & \u_sdram_ctrl|u_intf|Equal1~9_combout )))) # (\u_sdram_ctrl|u_intf|Equal1~7_combout  & (((\u_sdram_ctrl|u_intf|Equal1~10_combout  & 
// \u_sdram_ctrl|u_intf|Equal1~9_combout )) # (\u_sdram_ctrl|u_intf|Equal1~8_combout ))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~7_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~8_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~10_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~9_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~11 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~11 .lut_mask = 64'h111F111F000F000F;
defparam \u_sdram_ctrl|u_intf|Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|end_cnt0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|end_cnt0~combout  = ( !\u_sdram_ctrl|u_intf|state_c.IDLE~q  & ( \u_sdram_ctrl|u_intf|Equal1~18_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~21_combout  & (((\u_sdram_ctrl|u_intf|Equal1~11_combout  & \u_sdram_ctrl|u_intf|Equal1~20_combout 
// )) # (\u_sdram_ctrl|u_intf|Equal1~12_combout ))) ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.IDLE~q  & ( !\u_sdram_ctrl|u_intf|Equal1~18_combout  & ( (\u_sdram_ctrl|u_intf|Equal1~11_combout  & (\u_sdram_ctrl|u_intf|Equal1~21_combout  & 
// \u_sdram_ctrl|u_intf|Equal1~20_combout )) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.datae(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.dataf(!\u_sdram_ctrl|u_intf|Equal1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|end_cnt0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|end_cnt0 .lut_mask = 64'h0005000003070000;
defparam \u_sdram_ctrl|u_intf|end_cnt0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N1
dffeas \u_sdram_ctrl|u_intf|cnt0[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~41 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~41_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [1] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~38  ))
// \u_sdram_ctrl|u_intf|Add1~42  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [1] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~41_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~41 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_sdram_ctrl|u_intf|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N4
dffeas \u_sdram_ctrl|u_intf|cnt0[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~45 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~45_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [2] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~42  ))
// \u_sdram_ctrl|u_intf|Add1~46  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [2] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~42  ))

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~45_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~45 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_intf|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N7
dffeas \u_sdram_ctrl|u_intf|cnt0[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add1~29 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add1~29_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt0 [3] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~46  ))
// \u_sdram_ctrl|u_intf|Add1~30  = CARRY(( \u_sdram_ctrl|u_intf|cnt0 [3] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add1~29_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add1~29 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N10
dffeas \u_sdram_ctrl|u_intf|cnt0[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \u_sdram_ctrl|u_intf|cnt0[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.sload(gnd),
	.ena(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt0[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~12 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~12_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [6] & ( (!\u_sdram_ctrl|u_intf|cnt0 [4] & (!\u_sdram_ctrl|u_intf|cnt0 [3] & (!\u_sdram_ctrl|u_intf|cnt0 [8] & !\u_sdram_ctrl|u_intf|cnt0 [7]))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt0 [4]),
	.datab(!\u_sdram_ctrl|u_intf|cnt0 [3]),
	.datac(!\u_sdram_ctrl|u_intf|cnt0 [8]),
	.datad(!\u_sdram_ctrl|u_intf|cnt0 [7]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~12 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~12 .lut_mask = 64'h8000800000000000;
defparam \u_sdram_ctrl|u_intf|Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Equal1~27 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Equal1~27_combout  = ( !\u_sdram_ctrl|u_intf|cnt0 [2] & ( (\u_sdram_ctrl|u_intf|Equal1~12_combout  & (\u_sdram_ctrl|u_intf|Equal1~25_combout  & \u_sdram_ctrl|u_intf|Equal1~26_combout )) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~12_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~25_combout ),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~26_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Equal1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Equal1~27 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Equal1~27 .lut_mask = 64'h0011001100000000;
defparam \u_sdram_ctrl|u_intf|Equal1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|init_flag~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|init_flag~0_combout  = ( \u_sdram_ctrl|u_intf|init_flag~q  ) # ( !\u_sdram_ctrl|u_intf|init_flag~q  & ( (\u_sdram_ctrl|u_intf|Equal1~27_combout  & \u_sdram_ctrl|u_intf|state_c.MRS~q ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~27_combout ),
	.datac(!\u_sdram_ctrl|u_intf|state_c.MRS~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|init_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|init_flag~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|init_flag~0 .lut_mask = 64'h0303FFFF0303FFFF;
defparam \u_sdram_ctrl|u_intf|init_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N29
dffeas \u_sdram_ctrl|u_intf|init_flag (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|init_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|init_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|init_flag .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|init_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N1
dffeas \u_sdram_ctrl|u_intf|cnt_ref[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~49 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~49_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [1] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~2  ))
// \u_sdram_ctrl|u_intf|Add0~50  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [1] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt_ref [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~49_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~49 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N4
dffeas \u_sdram_ctrl|u_intf|cnt_ref[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Add0~45 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Add0~45_sumout  = SUM(( \u_sdram_ctrl|u_intf|cnt_ref [2] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~50  ))
// \u_sdram_ctrl|u_intf|Add0~46  = CARRY(( \u_sdram_ctrl|u_intf|cnt_ref [2] ) + ( GND ) + ( \u_sdram_ctrl|u_intf|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|cnt_ref [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_intf|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_intf|Add0~45_sumout ),
	.cout(\u_sdram_ctrl|u_intf|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Add0~45 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_intf|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N7
dffeas \u_sdram_ctrl|u_intf|cnt_ref[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N10
dffeas \u_sdram_ctrl|u_intf|cnt_ref[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|init_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|cnt_ref [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|cnt_ref[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|cnt_ref[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|end_cnt_ref (
// Equation(s):
// \u_sdram_ctrl|u_intf|end_cnt_ref~combout  = ( \u_sdram_ctrl|u_intf|end_cnt_ref~0_combout  & ( (!\u_sdram_ctrl|u_intf|cnt_ref [3] & (\u_sdram_ctrl|u_intf|end_cnt_ref~1_combout  & \u_sdram_ctrl|u_intf|cnt_ref [0])) ) )

	.dataa(!\u_sdram_ctrl|u_intf|cnt_ref [3]),
	.datab(!\u_sdram_ctrl|u_intf|end_cnt_ref~1_combout ),
	.datac(!\u_sdram_ctrl|u_intf|cnt_ref [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|end_cnt_ref~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|end_cnt_ref .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|end_cnt_ref .lut_mask = 64'h0000000002020202;
defparam \u_sdram_ctrl|u_intf|end_cnt_ref .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|Selector4~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|Selector4~0_combout  = ( \u_sdram_ctrl|u_intf|state_c.ACTI~q  & ( \u_sdram_ctrl|u_intf|idle2acti~0_combout  ) ) # ( \u_sdram_ctrl|u_intf|state_c.ACTI~q  & ( !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( 
// (!\u_sdram_ctrl|u_intf|Equal1~27_combout ) # ((!\u_sdram_ctrl|u_intf|end_cnt_ref~combout  & (!\u_sdram_ctrl|u_intf|ref_req~q  & \u_sdram_ctrl|u_intf|state_c.IDLE~q ))) ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.ACTI~q  & ( 
// !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( (!\u_sdram_ctrl|u_intf|end_cnt_ref~combout  & (!\u_sdram_ctrl|u_intf|ref_req~q  & \u_sdram_ctrl|u_intf|state_c.IDLE~q )) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|end_cnt_ref~combout ),
	.datab(!\u_sdram_ctrl|u_intf|ref_req~q ),
	.datac(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~27_combout ),
	.datae(!\u_sdram_ctrl|u_intf|state_c.ACTI~q ),
	.dataf(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|Selector4~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|Selector4~0 .lut_mask = 64'h0808FF080000FFFF;
defparam \u_sdram_ctrl|u_intf|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|intf_ack~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|intf_ack~0_combout  = ( \u_sdram_ctrl|u_intf|Equal1~19_combout  & ( \u_sdram_ctrl|u_intf|cnt0 [0] & ( (\u_sdram_ctrl|u_intf|dq_out_en~0_combout  & (\u_sdram_ctrl|u_intf|Equal1~9_combout  & ((\u_sdram_ctrl|u_intf|state_c.READ~q ) # 
// (\u_sdram_ctrl|u_intf|state_c.WRITE~q )))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.datac(!\u_sdram_ctrl|u_intf|dq_out_en~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~9_combout ),
	.datae(!\u_sdram_ctrl|u_intf|Equal1~19_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|intf_ack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|intf_ack~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|intf_ack~0 .lut_mask = 64'h0000000000000007;
defparam \u_sdram_ctrl|u_intf|intf_ack~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|intf_ack~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|intf_ack~1_combout  = ( \u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( (\u_sdram_ctrl|u_intf|intf_ack~q  & !\u_sdram_ctrl|u_intf|intf_ack~0_combout ) ) ) # ( !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( 
// (!\u_sdram_ctrl|u_intf|intf_ack~q  & (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & (\u_sdram_ctrl|u_intf|end_cnt0~combout ))) # (\u_sdram_ctrl|u_intf|intf_ack~q  & ((!\u_sdram_ctrl|u_intf|intf_ack~0_combout ) # 
// ((\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & \u_sdram_ctrl|u_intf|end_cnt0~combout )))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datad(!\u_sdram_ctrl|u_intf|intf_ack~0_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|intf_ack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|intf_ack~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|intf_ack~1 .lut_mask = 64'h5703570355005500;
defparam \u_sdram_ctrl|u_intf|intf_ack~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N16
dffeas \u_sdram_ctrl|u_intf|intf_ack (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|intf_ack~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|intf_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|intf_ack .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|intf_ack .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_intf|intf_ack~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|read2done~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|read2done~0_combout  = ( !\u_sdram_ctrl|u_intf|intf_ack~q  & ( (\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q  & \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|read2done~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|read2done~0 .lut_mask = 64'h0303030300000000;
defparam \u_sdram_ctrl|u_rw_ctrl|read2done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~5_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [1] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~2  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~6  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [1] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~5_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~9_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [2] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~6  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~10  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [2] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~6  ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~9_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~13 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~13_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [3] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~10  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~14  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [3] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~13_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~17 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~17_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [4] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~14  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~18  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [4] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~14  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~17_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~17 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~21 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~21_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [5] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~18  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~22  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [5] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~21_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~21 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~25 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~25_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [6] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~22  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~26  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [6] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~22  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~25_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~25 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~29 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~29_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [7] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~26  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~30  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [7] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~29_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~29 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~33 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~33_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE_q  ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~30  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~34  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE_q  ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~30  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~33_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~33 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~37 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~37_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [9] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~34  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~38  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [9] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~34  ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~37_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~37 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rd_addr [9] & ( !\u_sdram_ctrl|u_rw_ctrl|rd_addr [5] & ( (!\u_sdram_ctrl|u_rw_ctrl|rd_addr [4] & (!\u_sdram_ctrl|u_rw_ctrl|rd_addr [6] & \u_sdram_ctrl|u_rw_ctrl|rd_addr [7])) ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [4]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [6]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [7]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [9]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1 .lut_mask = 64'h000000C000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~41 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~41_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [10] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~38  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~42  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [10] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~38  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~41_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~41 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~45 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~45_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [11] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~42  ))
// \u_sdram_ctrl|u_rw_ctrl|Add1~46  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [11] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~42  ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~45_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~45 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add1~49 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add1~49_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|rd_addr [12] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add1~46  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~49 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rd_addr [0] & ( !\u_sdram_ctrl|u_rw_ctrl|rd_addr [3] & ( (!\u_sdram_ctrl|u_rw_ctrl|rd_addr [2] & (!\u_sdram_ctrl|u_rw_ctrl|rd_addr [12] & \u_sdram_ctrl|u_rw_ctrl|rd_addr [1])) ) ) 
// )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [2]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [12]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [1]),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [0]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0 .lut_mask = 64'h0000080800000000;
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \u_sdram_ctrl|u_rw_ctrl|rd_addr[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|end_rd_addr (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout  = ( !\u_sdram_ctrl|u_rw_ctrl|rd_addr [10] & ( \u_sdram_ctrl|u_rw_ctrl|rd_addr [8] & ( (\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1_combout  & (\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0_combout  & 
// (!\u_sdram_ctrl|u_rw_ctrl|rd_addr [11] & \u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~1_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~0_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [11]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|read2done~0_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [10]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr .lut_mask = 64'h0000000000100000;
defparam \u_sdram_ctrl|u_rw_ctrl|end_rd_addr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|change_bank~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|change_bank~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|change_bank~q  & ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q  & ( (((!\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]) # (\u_sdram_ctrl|u_rw_ctrl|cnt_change [1])) # 
// (\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout )) # (\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|change_bank~q  & ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q  & ( \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout  ) ) ) # ( 
// \u_sdram_ctrl|u_rw_ctrl|change_bank~q  & ( !\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q  & ( ((!\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]) # (\u_sdram_ctrl|u_rw_ctrl|cnt_change [1])) # (\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [0]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [1]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|cnt_change [2]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|change_bank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank~0 .lut_mask = 64'h0000FF5F3333FF7F;
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N5
dffeas \u_sdram_ctrl|u_rw_ctrl|change_bank (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|change_bank~0_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N29
dffeas \u_sdram_ctrl|u_rw_ctrl|change_bank_f[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|change_bank~q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|change_bank_f [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank_f[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank_f[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|change_bank_f[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|change_bank_f [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|change_bank_f [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank_f[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|change_bank_f[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|change_bank_f [0] & ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  & ( ((\u_capture|eop~q  & \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q )) # (\u_sdram_ctrl|u_rw_ctrl|change_bank_f [1]) ) 
// ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|change_bank_f [0] & ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  ) ) # ( \u_sdram_ctrl|u_rw_ctrl|change_bank_f [0] & ( !\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  & ( (\u_capture|eop~q  & \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q 
// ) ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|change_bank_f [0] & ( !\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  & ( (\u_capture|eop~q  & \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ) ) ) )

	.dataa(!\u_capture|eop~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|change_bank_f [1]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|change_bank_f [0]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0 .lut_mask = 64'h00550055FFFF0F5F;
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N44
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_frame_end (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~0_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \u_capture|sop~q  & ( \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & ( \u_capture|get_data_vld~q  ) ) ) # ( !\u_capture|sop~q  & ( 
// \u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & ( \u_capture|get_data_vld~q  ) ) ) # ( \u_capture|sop~q  & ( !\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q  & \u_capture|get_data_vld~q ) ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ),
	.datac(!\u_capture|get_data_vld~q ),
	.datad(gnd),
	.datae(!\u_capture|sop~q ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|get_data_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h00000C0C0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// (\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))) ) ) ) # ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h5555555555545555;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \cmos_din[0]~input (
	.i(cmos_din[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[0]~input_o ));
// synopsys translate_off
defparam \cmos_din[0]~input .bus_hold = "false";
defparam \cmos_din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \u_capture|din_r[0]~feeder (
// Equation(s):
// \u_capture|din_r[0]~feeder_combout  = ( \cmos_din[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[0]~feeder .extended_lut = "off";
defparam \u_capture|din_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N38
dffeas \u_capture|din_r[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[0] .is_wysiwyg = "true";
defparam \u_capture|din_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N41
dffeas \u_capture|get_data[0] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|din_r [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[0] .is_wysiwyg = "true";
defparam \u_capture|get_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a[11] (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11] = ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g 
// [11] ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12] & ( \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11] ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a[11] .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a[11] .lut_mask = 64'h55555555AAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11] = !\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \cmos_din[1]~input (
	.i(cmos_din[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[1]~input_o ));
// synopsys translate_off
defparam \cmos_din[1]~input .bus_hold = "false";
defparam \cmos_din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \u_capture|din_r[1]~feeder (
// Equation(s):
// \u_capture|din_r[1]~feeder_combout  = ( \cmos_din[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[1]~feeder .extended_lut = "off";
defparam \u_capture|din_r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \u_capture|din_r[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[1] .is_wysiwyg = "true";
defparam \u_capture|din_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \u_capture|get_data[1] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|din_r [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[1] .is_wysiwyg = "true";
defparam \u_capture|get_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [1],\u_capture|get_data [0]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|dq_out_en~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|dq_out_en~1_combout  = ( \u_sdram_ctrl|u_intf|cnt0 [0] & ( (\u_sdram_ctrl|u_intf|state_c.WRITE~q  & ((!\u_sdram_ctrl|u_intf|dq_out_en~0_combout ) # ((\u_sdram_ctrl|u_intf|Equal1~19_combout  & \u_sdram_ctrl|u_intf|Equal1~9_combout )))) 
// ) ) # ( !\u_sdram_ctrl|u_intf|cnt0 [0] & ( (!\u_sdram_ctrl|u_intf|dq_out_en~0_combout  & \u_sdram_ctrl|u_intf|state_c.WRITE~q ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|dq_out_en~0_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~19_combout ),
	.datac(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~9_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|cnt0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|dq_out_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|dq_out_en~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|dq_out_en~1 .lut_mask = 64'h0A0A0A0A0A0B0A0B;
defparam \u_sdram_ctrl|u_intf|dq_out_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|dq_out_en~2 (
// Equation(s):
// \u_sdram_ctrl|u_intf|dq_out_en~2_combout  = ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( (!\u_sdram_ctrl|u_intf|dq_out_en~1_combout  & (((\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q )) # 
// (\u_sdram_ctrl|u_intf|dq_out_en~q ))) # (\u_sdram_ctrl|u_intf|dq_out_en~1_combout  & (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & (\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ))) ) ) # ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( 
// (!\u_sdram_ctrl|u_intf|dq_out_en~1_combout  & \u_sdram_ctrl|u_intf|dq_out_en~q ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|dq_out_en~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~q ),
	.datad(!\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|dq_out_en~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|dq_out_en~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|dq_out_en~2 .lut_mask = 64'h00AA00AA03AB03AB;
defparam \u_sdram_ctrl|u_intf|dq_out_en~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N7
dffeas \u_sdram_ctrl|u_intf|dq_out_en (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|dq_out_en~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|dq_out_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|dq_out_en .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|dq_out_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \cmos_din[2]~input (
	.i(cmos_din[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[2]~input_o ));
// synopsys translate_off
defparam \cmos_din[2]~input .bus_hold = "false";
defparam \cmos_din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \u_capture|din_r[2]~feeder (
// Equation(s):
// \u_capture|din_r[2]~feeder_combout  = ( \cmos_din[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[2]~feeder .extended_lut = "off";
defparam \u_capture|din_r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N20
dffeas \u_capture|din_r[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[2] .is_wysiwyg = "true";
defparam \u_capture|din_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \u_capture|get_data[2]~feeder (
// Equation(s):
// \u_capture|get_data[2]~feeder_combout  = \u_capture|din_r [2]

	.dataa(!\u_capture|din_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[2]~feeder .extended_lut = "off";
defparam \u_capture|get_data[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_capture|get_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N23
dffeas \u_capture|get_data[2] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[2] .is_wysiwyg = "true";
defparam \u_capture|get_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \cmos_din[3]~input (
	.i(cmos_din[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[3]~input_o ));
// synopsys translate_off
defparam \cmos_din[3]~input .bus_hold = "false";
defparam \cmos_din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \u_capture|din_r[3]~feeder (
// Equation(s):
// \u_capture|din_r[3]~feeder_combout  = ( \cmos_din[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[3]~feeder .extended_lut = "off";
defparam \u_capture|din_r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N53
dffeas \u_capture|din_r[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[3] .is_wysiwyg = "true";
defparam \u_capture|din_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \u_capture|get_data[3]~feeder (
// Equation(s):
// \u_capture|get_data[3]~feeder_combout  = \u_capture|din_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|din_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[3]~feeder .extended_lut = "off";
defparam \u_capture|get_data[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_capture|get_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N50
dffeas \u_capture|get_data[3] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[3] .is_wysiwyg = "true";
defparam \u_capture|get_data[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [3],\u_capture|get_data [2]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \cmos_din[4]~input (
	.i(cmos_din[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[4]~input_o ));
// synopsys translate_off
defparam \cmos_din[4]~input .bus_hold = "false";
defparam \cmos_din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y3_N10
dffeas \u_capture|din_r[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_din[4]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[4] .is_wysiwyg = "true";
defparam \u_capture|din_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \u_capture|get_data[4] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|din_r [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[4] .is_wysiwyg = "true";
defparam \u_capture|get_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \cmos_din[5]~input (
	.i(cmos_din[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[5]~input_o ));
// synopsys translate_off
defparam \cmos_din[5]~input .bus_hold = "false";
defparam \cmos_din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \u_capture|din_r[5]~feeder (
// Equation(s):
// \u_capture|din_r[5]~feeder_combout  = ( \cmos_din[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[5]~feeder .extended_lut = "off";
defparam \u_capture|din_r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N26
dffeas \u_capture|din_r[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[5] .is_wysiwyg = "true";
defparam \u_capture|din_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \u_capture|get_data[5]~feeder (
// Equation(s):
// \u_capture|get_data[5]~feeder_combout  = \u_capture|din_r [5]

	.dataa(!\u_capture|din_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[5]~feeder .extended_lut = "off";
defparam \u_capture|get_data[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_capture|get_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N29
dffeas \u_capture|get_data[5] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[5] .is_wysiwyg = "true";
defparam \u_capture|get_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [5],\u_capture|get_data [4]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \cmos_din[6]~input (
	.i(cmos_din[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[6]~input_o ));
// synopsys translate_off
defparam \cmos_din[6]~input .bus_hold = "false";
defparam \cmos_din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \u_capture|din_r[6]~feeder (
// Equation(s):
// \u_capture|din_r[6]~feeder_combout  = ( \cmos_din[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[6]~feeder .extended_lut = "off";
defparam \u_capture|din_r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N47
dffeas \u_capture|din_r[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[6] .is_wysiwyg = "true";
defparam \u_capture|din_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N44
dffeas \u_capture|get_data[6] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|din_r [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[6] .is_wysiwyg = "true";
defparam \u_capture|get_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \cmos_din[7]~input (
	.i(cmos_din[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_din[7]~input_o ));
// synopsys translate_off
defparam \cmos_din[7]~input .bus_hold = "false";
defparam \cmos_din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \u_capture|din_r[7]~feeder (
// Equation(s):
// \u_capture|din_r[7]~feeder_combout  = ( \cmos_din[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_din[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|din_r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|din_r[7]~feeder .extended_lut = "off";
defparam \u_capture|din_r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|din_r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N53
dffeas \u_capture|din_r[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|din_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|din_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|din_r[7] .is_wysiwyg = "true";
defparam \u_capture|din_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \u_capture|get_data[7]~feeder (
// Equation(s):
// \u_capture|get_data[7]~feeder_combout  = \u_capture|din_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|din_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[7]~feeder .extended_lut = "off";
defparam \u_capture|get_data[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_capture|get_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N50
dffeas \u_capture|get_data[7] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[7] .is_wysiwyg = "true";
defparam \u_capture|get_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [7],\u_capture|get_data [6]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \u_capture|get_data[8]~feeder (
// Equation(s):
// \u_capture|get_data[8]~feeder_combout  = ( \u_capture|get_data [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_capture|get_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[8]~feeder .extended_lut = "off";
defparam \u_capture|get_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|get_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \u_capture|get_data[8] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[8] .is_wysiwyg = "true";
defparam \u_capture|get_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N59
dffeas \u_capture|get_data[9] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|get_data [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[9] .is_wysiwyg = "true";
defparam \u_capture|get_data[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [9],\u_capture|get_data [8]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \u_capture|get_data[10] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|get_data [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[10] .is_wysiwyg = "true";
defparam \u_capture|get_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \u_capture|get_data[11]~feeder (
// Equation(s):
// \u_capture|get_data[11]~feeder_combout  = ( \u_capture|get_data [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_capture|get_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[11]~feeder .extended_lut = "off";
defparam \u_capture|get_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_capture|get_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \u_capture|get_data[11] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[11] .is_wysiwyg = "true";
defparam \u_capture|get_data[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [11],\u_capture|get_data [10]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_bit_number = 10;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_bit_number = 10;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \u_capture|get_data[12] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|get_data [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[12] .is_wysiwyg = "true";
defparam \u_capture|get_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \u_capture|get_data[13] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|get_data [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[13] .is_wysiwyg = "true";
defparam \u_capture|get_data[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [13],\u_capture|get_data [12]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \u_capture|get_data[14]~feeder (
// Equation(s):
// \u_capture|get_data[14]~feeder_combout  = \u_capture|get_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_capture|get_data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_capture|get_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_capture|get_data[14]~feeder .extended_lut = "off";
defparam \u_capture|get_data[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_capture|get_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N59
dffeas \u_capture|get_data[14] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(\u_capture|get_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[14] .is_wysiwyg = "true";
defparam \u_capture|get_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N2
dffeas \u_capture|get_data[15] (
	.clk(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_capture|get_data [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_capture|get_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_capture|get_data[15] .is_wysiwyg = "true";
defparam \u_capture|get_data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\u_iobuf|iobuf_iobuf_in_d8i_component|wire_ibufa_o[0]~CLKENA0_outclk ),
	.clk1(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_capture|get_data [15],\u_capture|get_data [14]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_a [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [6],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_n8r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_bit_number = 14;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_bit_number = 14;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|wrfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y8_N1
cyclonev_pll_output_counter \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8 ),
	.tclk0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u_pll0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 33;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 32;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "24.0 mhz";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \u_pll0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u_pll0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N21
cyclonev_lcell_comb \u_cfg|u_i2c_interface|always5~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|always5~1_combout  = ( !\u_cfg|u_i2c_interface|state_c.IDLE~q  & ( (\u_cfg|u_i2c_cfg|trans_req~q  & (((\u_cfg|u_i2c_cfg|trans_cmd [1]) # (\u_cfg|u_i2c_cfg|trans_cmd [0])) # (\u_cfg|u_i2c_cfg|trans_cmd [2]))) ) )

	.dataa(!\u_cfg|u_i2c_cfg|trans_cmd [2]),
	.datab(!\u_cfg|u_i2c_cfg|trans_cmd [0]),
	.datac(!\u_cfg|u_i2c_cfg|trans_req~q ),
	.datad(!\u_cfg|u_i2c_cfg|trans_cmd [1]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|always5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|always5~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|always5~1 .lut_mask = 64'h070F070F00000000;
defparam \u_cfg|u_i2c_interface|always5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \u_cfg|u_i2c_interface|always5~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|always5~0_combout  = ( \u_cfg|u_i2c_interface|cnt_scl [3] & ( (!\u_cfg|u_i2c_interface|cnt_scl [4] & (!\u_cfg|u_i2c_interface|cnt_scl [5] & !\u_cfg|u_i2c_interface|cnt_scl [0])) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|cnt_scl [4]),
	.datac(!\u_cfg|u_i2c_interface|cnt_scl [5]),
	.datad(!\u_cfg|u_i2c_interface|cnt_scl [0]),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|cnt_scl [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|always5~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|always5~0 .lut_mask = 64'h00000000C000C000;
defparam \u_cfg|u_i2c_interface|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N24
cyclonev_lcell_comb \u_cfg|u_i2c_interface|i2c_scl~0 (
// Equation(s):
// \u_cfg|u_i2c_interface|i2c_scl~0_combout  = (\u_cfg|u_i2c_interface|i2c_scl~q  & ((!\u_cfg|u_i2c_interface|Equal4~0_combout ) # ((!\u_cfg|u_i2c_interface|always5~0_combout ) # (!\u_cfg|u_i2c_interface|state_c.IDLE~q ))))

	.dataa(!\u_cfg|u_i2c_interface|i2c_scl~q ),
	.datab(!\u_cfg|u_i2c_interface|Equal4~0_combout ),
	.datac(!\u_cfg|u_i2c_interface|always5~0_combout ),
	.datad(!\u_cfg|u_i2c_interface|state_c.IDLE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_scl~0 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|i2c_scl~0 .lut_mask = 64'h5554555455545554;
defparam \u_cfg|u_i2c_interface|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N3
cyclonev_lcell_comb \u_cfg|u_i2c_interface|i2c_scl~1 (
// Equation(s):
// \u_cfg|u_i2c_interface|i2c_scl~1_combout  = ( \u_cfg|u_i2c_interface|i2c_scl~0_combout  ) # ( !\u_cfg|u_i2c_interface|i2c_scl~0_combout  & ( ((!\u_cfg|u_i2c_interface|state_c.STOP~q  & \u_cfg|u_i2c_interface|end_cnt_scl~combout )) # 
// (\u_cfg|u_i2c_interface|always5~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_cfg|u_i2c_interface|state_c.STOP~q ),
	.datac(!\u_cfg|u_i2c_interface|end_cnt_scl~combout ),
	.datad(!\u_cfg|u_i2c_interface|always5~1_combout ),
	.datae(gnd),
	.dataf(!\u_cfg|u_i2c_interface|i2c_scl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_cfg|u_i2c_interface|i2c_scl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_scl~1 .extended_lut = "off";
defparam \u_cfg|u_i2c_interface|i2c_scl~1 .lut_mask = 64'h0CFF0CFFFFFFFFFF;
defparam \u_cfg|u_i2c_interface|i2c_scl~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N4
dffeas \u_cfg|u_i2c_interface|i2c_scl (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_cfg|u_i2c_interface|i2c_scl~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_cfg|u_i2c_interface|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_cfg|u_i2c_interface|i2c_scl .is_wysiwyg = "true";
defparam \u_cfg|u_i2c_interface|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|idle2acti (
// Equation(s):
// \u_sdram_ctrl|u_intf|idle2acti~combout  = ( \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q  & ( \u_sdram_ctrl|u_intf|state_c.IDLE~q  ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q  & ( (\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q  & 
// \u_sdram_ctrl|u_intf|state_c.IDLE~q ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|idle2acti .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|idle2acti .lut_mask = 64'h0055005500FF00FF;
defparam \u_sdram_ctrl|u_intf|idle2acti .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~1_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [0] ) + ( VCC ) + ( !VCC ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~2  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~1_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~5 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~5_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [1] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~2  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~6  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [1] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~5_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|write2done~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|write2done~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q  & ( (!\u_sdram_ctrl|u_intf|intf_ack~q  & \u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|intf_ack~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|ack_r~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|write2done~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|write2done~0 .lut_mask = 64'h0000000000F000F0;
defparam \u_sdram_ctrl|u_rw_ctrl|write2done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N4
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~9 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~9_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [2] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~6  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~10  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [2] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~9_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~13 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~13_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [3] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~10  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~14  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [3] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~10  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~13_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~17 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~17_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [4] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~14  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~18  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [4] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~14  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~17_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~17 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~21 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~21_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [5] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~18  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~22  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [5] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~21_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~21 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~25 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~25_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q  ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~22  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~26  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q  ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~22  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~25_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~25 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~29 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~29_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [7] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~26  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~30  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [7] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~29_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~29 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~33 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~33_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [8] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~30  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~34  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [8] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~30  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~33_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~33 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~37 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~37_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [9] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~34  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~38  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [9] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~34  ))

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~37_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~37 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~41 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~41_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [10] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~38  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~42  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [10] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~41_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~41 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~45 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~45_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [11] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~42  ))
// \u_sdram_ctrl|u_rw_ctrl|Add0~46  = CARRY(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [11] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~45_sumout ),
	.cout(\u_sdram_ctrl|u_rw_ctrl|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~45 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|Add0~49 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|Add0~49_sumout  = SUM(( \u_sdram_ctrl|u_rw_ctrl|wr_addr [12] ) + ( GND ) + ( \u_sdram_ctrl|u_rw_ctrl|Add0~46  ))

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_sdram_ctrl|u_rw_ctrl|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_sdram_ctrl|u_rw_ctrl|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~49 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u_sdram_ctrl|u_rw_ctrl|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wr_addr [0] & ( (\u_sdram_ctrl|u_rw_ctrl|wr_addr [1] & (!\u_sdram_ctrl|u_rw_ctrl|wr_addr [11] & (!\u_sdram_ctrl|u_rw_ctrl|wr_addr [2] & !\u_sdram_ctrl|u_rw_ctrl|wr_addr [12]))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [1]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [11]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [2]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [12]),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0 .lut_mask = 64'h0000400000004000;
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1_combout  = ( !\u_sdram_ctrl|u_rw_ctrl|wr_addr [3] & ( (!\u_sdram_ctrl|u_rw_ctrl|wr_addr [5] & (!\u_sdram_ctrl|u_rw_ctrl|wr_addr [4] & (!\u_sdram_ctrl|u_rw_ctrl|wr_addr [6] & \u_sdram_ctrl|u_rw_ctrl|wr_addr [8]))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [5]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [4]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [6]),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [8]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1 .lut_mask = 64'h0080008000000000;
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|end_wr_addr (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout  = ( \u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1_combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wr_addr [10] & ( (\u_sdram_ctrl|u_rw_ctrl|wr_addr [9] & (\u_sdram_ctrl|u_rw_ctrl|wr_addr [7] & 
// (\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0_combout  & \u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [9]),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [7]),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~0_combout ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~1_combout ),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr .lut_mask = 64'h0000000100000000;
defparam \u_sdram_ctrl|u_rw_ctrl|end_wr_addr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_addr[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_rw_ctrl|end_wr_addr~combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_rw_ctrl|write2done~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[18]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q  & ((\u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q ) # (\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ))) ) ) # ( 
// !\u_sdram_ctrl|u_rw_ctrl|rd_flag~q  & ( (!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q  & (!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q  & \u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|prior_flag~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.IDLE~q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|wr_flag~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|rd_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18]~0 .lut_mask = 64'h00C000C030F030F0;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N25
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[10]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [0]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~0_combout  = (!\u_sdram_ctrl|u_intf|idle2acti~combout  & (\u_sdram_ctrl|u_intf|aref2mrs~1_combout )) # (\u_sdram_ctrl|u_intf|idle2acti~combout  & ((\u_sdram_ctrl|u_rw_ctrl|addr [10])))

	.dataa(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~0 .lut_mask = 64'h4747474747474747;
defparam \u_sdram_ctrl|u_intf|addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|XX[10]~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|XX[10]~0_combout  = ( \u_sdram_ctrl|u_intf|state_c.WAIT~q  & ( (!\u_sdram_ctrl|u_intf|state_c.READ~q  & !\u_sdram_ctrl|u_intf|state_c.WRITE~q ) ) )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|state_c.READ~q ),
	.datac(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|XX[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|XX[10]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|XX[10]~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \u_sdram_ctrl|u_intf|XX[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr[2]~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr[2]~1_combout  = ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( \u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( (!\u_sdram_ctrl|u_intf|XX[10]~0_combout ) # (\u_sdram_ctrl|u_intf|aref2mrs~1_combout ) ) ) ) # ( 
// !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( \u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( \u_sdram_ctrl|u_intf|aref2mrs~1_combout  ) ) ) # ( \u_sdram_ctrl|u_intf|end_cnt0~combout  & ( !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( 
// (((!\u_sdram_ctrl|u_intf|XX[10]~0_combout ) # (\u_sdram_ctrl|u_intf|aref2mrs~1_combout )) # (\u_sdram_ctrl|u_intf|state_c.IDLE~q )) # (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ) ) ) ) # ( !\u_sdram_ctrl|u_intf|end_cnt0~combout  & ( 
// !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( (\u_sdram_ctrl|u_intf|aref2mrs~1_combout ) # (\u_sdram_ctrl|u_intf|state_c.IDLE~q ) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datac(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datad(!\u_sdram_ctrl|u_intf|XX[10]~0_combout ),
	.datae(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.dataf(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[2]~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr[2]~1 .lut_mask = 64'h3F3FFF7F0F0FFF0F;
defparam \u_sdram_ctrl|u_intf|addr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N19
dffeas \u_sdram_ctrl|u_intf|addr[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N46
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[11]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [1]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~2 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~2_combout  = (!\u_sdram_ctrl|u_intf|idle2acti~combout  & (\u_sdram_ctrl|u_intf|aref2mrs~1_combout )) # (\u_sdram_ctrl|u_intf|idle2acti~combout  & ((\u_sdram_ctrl|u_rw_ctrl|addr [11])))

	.dataa(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~2 .lut_mask = 64'h4747474747474747;
defparam \u_sdram_ctrl|u_intf|addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \u_sdram_ctrl|u_intf|addr[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [2]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[12]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [2]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~3 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~3_combout  = (!\u_sdram_ctrl|u_intf|idle2acti~combout  & (\u_sdram_ctrl|u_intf|aref2mrs~1_combout )) # (\u_sdram_ctrl|u_intf|idle2acti~combout  & ((\u_sdram_ctrl|u_rw_ctrl|addr [12])))

	.dataa(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~3 .lut_mask = 64'h4747474747474747;
defparam \u_sdram_ctrl|u_intf|addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N1
dffeas \u_sdram_ctrl|u_intf|addr[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N10
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[13] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[13]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [3]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[13] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~4 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~4_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [13])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~4 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~4 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr[7]~5 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr[7]~5_combout  = ( \u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( (!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ) # ((!\u_sdram_ctrl|u_intf|end_cnt0~combout ) # (\u_sdram_ctrl|u_intf|idle2acti~0_combout )) ) ) # ( 
// !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & (!\u_sdram_ctrl|u_intf|idle2acti~0_combout  & \u_sdram_ctrl|u_intf|end_cnt0~combout )) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[7]~5 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr[7]~5 .lut_mask = 64'h00500050FFAFFFAF;
defparam \u_sdram_ctrl|u_intf|addr[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N16
dffeas \u_sdram_ctrl|u_intf|addr[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N52
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[14] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[14]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [4]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[14] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~6 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~6_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [14])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~6 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~6 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \u_sdram_ctrl|u_intf|addr[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N7
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[15] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[15]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [5]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[15] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~7 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~7_combout  = (!\u_sdram_ctrl|u_intf|idle2acti~combout  & (\u_sdram_ctrl|u_intf|aref2mrs~1_combout )) # (\u_sdram_ctrl|u_intf|idle2acti~combout  & ((\u_sdram_ctrl|u_rw_ctrl|addr [15])))

	.dataa(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~7 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~7 .lut_mask = 64'h4747474747474747;
defparam \u_sdram_ctrl|u_intf|addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N4
dffeas \u_sdram_ctrl|u_intf|addr[5] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[5] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N19
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[16] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[16]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [6]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[16] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~8 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~8_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [16])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~8 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~8 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N34
dffeas \u_sdram_ctrl|u_intf|addr[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N21
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [7]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N22
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[17] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[17]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [7]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[17] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~9 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~9_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [17])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~9 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~9 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N49
dffeas \u_sdram_ctrl|u_intf|addr[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N13
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[18] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[18]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr[8]~DUPLICATE_q ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~10 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~10_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [18])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~10 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~10 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N52
dffeas \u_sdram_ctrl|u_intf|addr[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N16
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[19] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[19]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [9]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[19] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~11 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~11_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [19])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~11 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~11 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N43
dffeas \u_sdram_ctrl|u_intf|addr[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N31
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[20] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[20]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [10]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[20] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~12 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~12_combout  = (!\u_sdram_ctrl|u_intf|idle2acti~combout ) # (\u_sdram_ctrl|u_rw_ctrl|addr [20])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~12 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~12 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \u_sdram_ctrl|u_intf|addr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N14
dffeas \u_sdram_ctrl|u_intf|addr[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [11]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N34
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[21] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[21]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [11]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[21] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~13 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~13_combout  = (\u_sdram_ctrl|u_intf|idle2acti~combout  & \u_sdram_ctrl|u_rw_ctrl|addr [21])

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|addr [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~13 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~13 .lut_mask = 64'h0303030303030303;
defparam \u_sdram_ctrl|u_intf|addr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N46
dffeas \u_sdram_ctrl|u_intf|addr[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_addr [12]

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|wr_addr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N1
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[22] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[22]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|rd_addr [12]),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[22] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|addr~14 (
// Equation(s):
// \u_sdram_ctrl|u_intf|addr~14_combout  = (\u_sdram_ctrl|u_rw_ctrl|addr [22] & \u_sdram_ctrl|u_intf|idle2acti~combout )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|addr [22]),
	.datac(gnd),
	.datad(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|addr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr~14 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|addr~14 .lut_mask = 64'h0033003300330033;
defparam \u_sdram_ctrl|u_intf|addr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N37
dffeas \u_sdram_ctrl|u_intf|addr[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|addr~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_sdram_ctrl|u_intf|addr[7]~5_combout ),
	.sload(gnd),
	.ena(\u_sdram_ctrl|u_intf|addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|addr[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|addr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0 (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0_combout  = ( \u_sdram_ctrl|u_rw_ctrl|wr_bank [1] & ( \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout  & ( !\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q  ) ) ) # ( !\u_sdram_ctrl|u_rw_ctrl|wr_bank [1] & ( 
// \u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout  & ( \u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q  ) ) ) # ( \u_sdram_ctrl|u_rw_ctrl|wr_bank [1] & ( !\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|wr_frame_end_f~q ),
	.datad(gnd),
	.datae(!\u_sdram_ctrl|u_rw_ctrl|wr_bank [1]),
	.dataf(!\u_sdram_ctrl|u_rw_ctrl|end_rd_addr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N37
dffeas \u_sdram_ctrl|u_rw_ctrl|wr_bank[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|wr_bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder_combout  = \u_sdram_ctrl|u_rw_ctrl|wr_bank [1]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_bank [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N57
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell_combout  = !\u_sdram_ctrl|u_rw_ctrl|wr_bank [1]

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|wr_bank [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N55
dffeas \u_sdram_ctrl|u_rw_ctrl|addr[24] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_rw_ctrl|addr[24]~feeder_combout ),
	.asdata(\u_sdram_ctrl|u_rw_ctrl|wr_bank[1]~_wirecell_combout ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sdram_ctrl|u_rw_ctrl|Selector1~0_combout ),
	.ena(\u_sdram_ctrl|u_rw_ctrl|addr[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_rw_ctrl|addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|addr[24] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_rw_ctrl|addr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N24
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|acti2write~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|acti2write~0_combout  = ( !\u_sdram_ctrl|u_intf|state_c.IDLE~q  & ( \u_sdram_ctrl|u_intf|Equal1~20_combout  & ( (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & (\u_sdram_ctrl|u_intf|Equal1~21_combout  & 
// ((\u_sdram_ctrl|u_intf|Equal1~24_combout ) # (\u_sdram_ctrl|u_intf|Equal1~11_combout )))) ) ) ) # ( !\u_sdram_ctrl|u_intf|state_c.IDLE~q  & ( !\u_sdram_ctrl|u_intf|Equal1~20_combout  & ( (\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q  & 
// (\u_sdram_ctrl|u_intf|Equal1~21_combout  & \u_sdram_ctrl|u_intf|Equal1~24_combout )) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.datab(!\u_sdram_ctrl|u_intf|state_c.ACTI~DUPLICATE_q ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~24_combout ),
	.datae(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.dataf(!\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|acti2write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|acti2write~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|acti2write~0 .lut_mask = 64'h0003000001030000;
defparam \u_sdram_ctrl|u_intf|acti2write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|bank~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|bank~0_combout  = ( \u_sdram_ctrl|u_intf|bank [1] & ( \u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  ) ) ) # ( \u_sdram_ctrl|u_intf|bank [1] & ( !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( 
// (!\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & (((!\u_sdram_ctrl|u_intf|acti2write~0_combout  & !\u_sdram_ctrl|u_intf|state_c.IDLE~q )) # (\u_sdram_ctrl|u_rw_ctrl|addr [24]))) ) ) ) # ( !\u_sdram_ctrl|u_intf|bank [1] & ( 
// !\u_sdram_ctrl|u_intf|idle2acti~0_combout  & ( (!\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & (\u_sdram_ctrl|u_rw_ctrl|addr [24] & ((\u_sdram_ctrl|u_intf|state_c.IDLE~q ) # (\u_sdram_ctrl|u_intf|acti2write~0_combout )))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|addr [24]),
	.datac(!\u_sdram_ctrl|u_intf|acti2write~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datae(!\u_sdram_ctrl|u_intf|bank [1]),
	.dataf(!\u_sdram_ctrl|u_intf|idle2acti~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|bank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|bank~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|bank~0 .lut_mask = 64'h0222A2220000AAAA;
defparam \u_sdram_ctrl|u_intf|bank~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N56
dffeas \u_sdram_ctrl|u_intf|bank[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|bank~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|bank[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|bank[1] .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u_pll1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 2;
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "150.0 mhz";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "2222 ps";
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u_pll1|pll1_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \u_pll1|pll1_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|add_cnt1~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|add_cnt1~0_combout  = ( !\u_sdram_ctrl|u_intf|state_c.IDLE~q  & ( !\u_sdram_ctrl|u_intf|init_flag~q  & ( (\u_sdram_ctrl|u_intf|Equal1~21_combout  & (((\u_sdram_ctrl|u_intf|Equal1~11_combout  & \u_sdram_ctrl|u_intf|Equal1~20_combout )) 
// # (\u_sdram_ctrl|u_intf|Equal1~24_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~24_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datae(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.dataf(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|add_cnt1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|add_cnt1~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|add_cnt1~0 .lut_mask = 64'h0037000000000000;
defparam \u_sdram_ctrl|u_intf|add_cnt1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|always8~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|always8~0_combout  = ( !\u_sdram_ctrl|u_intf|XX[10]~0_combout  & ( !\u_sdram_ctrl|u_intf|state_c.IDLE~q  & ( (\u_sdram_ctrl|u_intf|Equal1~21_combout  & (((\u_sdram_ctrl|u_intf|Equal1~11_combout  & 
// \u_sdram_ctrl|u_intf|Equal1~20_combout )) # (\u_sdram_ctrl|u_intf|Equal1~24_combout ))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|Equal1~11_combout ),
	.datab(!\u_sdram_ctrl|u_intf|Equal1~24_combout ),
	.datac(!\u_sdram_ctrl|u_intf|Equal1~21_combout ),
	.datad(!\u_sdram_ctrl|u_intf|Equal1~20_combout ),
	.datae(!\u_sdram_ctrl|u_intf|XX[10]~0_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|state_c.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|always8~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|always8~0 .lut_mask = 64'h0307000000000000;
defparam \u_sdram_ctrl|u_intf|always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N0
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|command~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|command~0_combout  = ( !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( !\u_sdram_ctrl|u_intf|always8~0_combout  & ( (!\u_sdram_ctrl|u_intf|idle2aref~0_combout  & (!\u_sdram_ctrl|u_intf|idle2acti~combout  & 
// ((!\u_sdram_ctrl|u_intf|state_c.PRECH~q ) # (!\u_sdram_ctrl|u_intf|add_cnt1~0_combout )))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datab(!\u_sdram_ctrl|u_intf|add_cnt1~0_combout ),
	.datac(!\u_sdram_ctrl|u_intf|idle2aref~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|idle2acti~combout ),
	.datae(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|command~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|command~0 .lut_mask = 64'hE000000000000000;
defparam \u_sdram_ctrl|u_intf|command~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N1
dffeas \u_sdram_ctrl|u_intf|command[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|command~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|command[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N12
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|command~1 (
// Equation(s):
// \u_sdram_ctrl|u_intf|command~1_combout  = ( \u_sdram_ctrl|u_intf|init_flag~q  & ( !\u_sdram_ctrl|u_intf|idle2aref~0_combout  ) ) # ( !\u_sdram_ctrl|u_intf|init_flag~q  & ( (!\u_sdram_ctrl|u_intf|idle2aref~0_combout  & 
// ((!\u_sdram_ctrl|u_intf|end_cnt0~combout ) # (!\u_sdram_ctrl|u_intf|state_c.PRECH~q ))) ) )

	.dataa(!\u_sdram_ctrl|u_intf|end_cnt0~combout ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|state_c.PRECH~q ),
	.datad(!\u_sdram_ctrl|u_intf|idle2aref~0_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|init_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|command~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command~1 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|command~1 .lut_mask = 64'hFA00FA00FF00FF00;
defparam \u_sdram_ctrl|u_intf|command~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|command~2 (
// Equation(s):
// \u_sdram_ctrl|u_intf|command~2_combout  = ( \u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( \u_sdram_ctrl|u_intf|always8~0_combout  ) ) # ( !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( \u_sdram_ctrl|u_intf|always8~0_combout  ) ) # ( 
// !\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ( !\u_sdram_ctrl|u_intf|always8~0_combout  & ( (\u_sdram_ctrl|u_intf|command~1_combout  & ((!\u_sdram_ctrl|u_intf|acti2write~0_combout ) # ((!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q  & 
// !\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q )))) ) ) )

	.dataa(!\u_sdram_ctrl|u_intf|acti2write~0_combout ),
	.datab(!\u_sdram_ctrl|u_intf|command~1_combout ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ),
	.datad(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_R~q ),
	.datae(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.dataf(!\u_sdram_ctrl|u_intf|always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|command~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command~2 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|command~2 .lut_mask = 64'h32220000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|command~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N55
dffeas \u_sdram_ctrl|u_intf|command[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|command~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|command[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|command~3 (
// Equation(s):
// \u_sdram_ctrl|u_intf|command~3_combout  = ( !\u_sdram_ctrl|u_intf|always8~0_combout  & ( (!\u_sdram_ctrl|u_intf|command~1_combout ) # ((!\u_sdram_ctrl|u_intf|aref2mrs~1_combout  & ((!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ) # 
// (!\u_sdram_ctrl|u_intf|acti2write~0_combout )))) ) )

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|state_c.BURST_W~DUPLICATE_q ),
	.datab(!\u_sdram_ctrl|u_intf|command~1_combout ),
	.datac(!\u_sdram_ctrl|u_intf|acti2write~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|aref2mrs~1_combout ),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|command~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command~3 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|command~3 .lut_mask = 64'hFECCFECC00000000;
defparam \u_sdram_ctrl|u_intf|command~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N49
dffeas \u_sdram_ctrl|u_intf|command[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|command~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|command[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|command[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N15
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|dq_mask~0 (
// Equation(s):
// \u_sdram_ctrl|u_intf|dq_mask~0_combout  = ( \u_sdram_ctrl|u_intf|write2prech~combout  & ( (\u_sdram_ctrl|u_intf|state_c.WRITE~q  & \u_sdram_ctrl|u_intf|always14~0_combout ) ) ) # ( !\u_sdram_ctrl|u_intf|write2prech~combout  & ( 
// ((\u_sdram_ctrl|u_intf|state_c.WRITE~q  & \u_sdram_ctrl|u_intf|always14~0_combout )) # (\u_sdram_ctrl|u_intf|dq_mask [1]) ) )

	.dataa(!\u_sdram_ctrl|u_intf|state_c.WRITE~q ),
	.datab(gnd),
	.datac(!\u_sdram_ctrl|u_intf|always14~0_combout ),
	.datad(!\u_sdram_ctrl|u_intf|dq_mask [1]),
	.datae(gnd),
	.dataf(!\u_sdram_ctrl|u_intf|write2prech~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|dq_mask~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|dq_mask~0 .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|dq_mask~0 .lut_mask = 64'h05FF05FF05050505;
defparam \u_sdram_ctrl|u_intf|dq_mask~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N16
dffeas \u_sdram_ctrl|u_intf|dq_mask[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|dq_mask~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|dq_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|dq_mask[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|dq_mask[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \sdram_dq[0]~input (
	.i(sdram_dq[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_dq[0]~input .bus_hold = "false";
defparam \sdram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y1_N53
dffeas \u_sdram_ctrl|u_intf|rd_din[0] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[0] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] (
// Equation(s):
// \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11] = !\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q  $ 
// (!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(gnd),
	.datab(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q ),
	.datac(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] .extended_lut = "off";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b[11] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \sdram_dq[1]~input (
	.i(sdram_dq[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_dq[1]~input .bus_hold = "false";
defparam \sdram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y1_N41
dffeas \u_sdram_ctrl|u_intf|rd_din[1] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[1] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [1],\u_sdram_ctrl|u_intf|rd_din [0]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N0
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N1
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N3
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N5
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N6
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N7
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N9
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N10
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N5
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N51
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N52
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N38
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N36
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \u_vga_intf|v_vld~q  & ( 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) # (!\u_vga_intf|h_vld~q )) ) ) ) # ( 
// !\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \u_vga_intf|v_vld~q  & ( (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \u_vga_intf|h_vld~q )) ) ) ) # ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\u_vga_intf|v_vld~q  ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(gnd),
	.datad(!\u_vga_intf|h_vld~q ),
	.datae(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\u_vga_intf|v_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0000FFFF0044FFEE;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N0
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N54
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \u_vga_intf|v_vld~q  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & (\u_vga_intf|h_vld~q  & 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\u_vga_intf|h_vld~q ),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|v_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000000C000C;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N2
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N11
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N9
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \u_vga_intf|v_vld~q  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\u_vga_intf|h_vld~q  & 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\u_vga_intf|h_vld~q  & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) ) ) # ( !\u_vga_intf|v_vld~q  & ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\u_vga_intf|h_vld~q ),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\u_vga_intf|v_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N3
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N4
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N14
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N12
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \u_vga_intf|v_vld~q  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\u_vga_intf|h_vld~q  & 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # (\u_vga_intf|h_vld~q  & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])))) ) ) # ( !\u_vga_intf|v_vld~q  & ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\u_vga_intf|h_vld~q ),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\u_vga_intf|v_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N6
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N7
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N17
dffeas \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\vga_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N15
cyclonev_lcell_comb \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \u_vga_intf|v_vld~q  & ( (!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\u_vga_intf|h_vld~q  & 
// ((\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # (\u_vga_intf|h_vld~q  & (\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])))) ) ) # ( !\u_vga_intf|v_vld~q  & ( 
// \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) )

	.dataa(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\u_vga_intf|h_vld~q ),
	.datac(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\u_vga_intf|v_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \sdram_dq[2]~input (
	.i(sdram_dq[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_dq[2]~input .bus_hold = "false";
defparam \sdram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N51
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|rd_din[2]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_intf|rd_din[2]~feeder_combout  = ( \sdram_dq[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|rd_din[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[2]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|rd_din[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|rd_din[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N53
dffeas \u_sdram_ctrl|u_intf|rd_din[2] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|rd_din[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[2] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \sdram_dq[3]~input (
	.i(sdram_dq[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_dq[3]~input .bus_hold = "false";
defparam \sdram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|rd_din[3]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_intf|rd_din[3]~feeder_combout  = ( \sdram_dq[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|rd_din[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[3]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|rd_din[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|rd_din[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N41
dffeas \u_sdram_ctrl|u_intf|rd_din[3] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|rd_din[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[3] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [3],\u_sdram_ctrl|u_intf|rd_din [2]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \sdram_dq[4]~input (
	.i(sdram_dq[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_dq[4]~input .bus_hold = "false";
defparam \sdram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y1_N11
dffeas \u_sdram_ctrl|u_intf|rd_din[4] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[4] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({gnd,\u_sdram_ctrl|u_intf|rd_din [4]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \sdram_dq[6]~input (
	.i(sdram_dq[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_dq[6]~input .bus_hold = "false";
defparam \sdram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|rd_din[6]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_intf|rd_din[6]~feeder_combout  = ( \sdram_dq[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|rd_din[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[6]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|rd_din[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|rd_din[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N41
dffeas \u_sdram_ctrl|u_intf|rd_din[6] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|rd_din[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[6] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \sdram_dq[15]~input (
	.i(sdram_dq[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[15]~input_o ));
// synopsys translate_off
defparam \sdram_dq[15]~input .bus_hold = "false";
defparam \sdram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y3_N38
dffeas \u_sdram_ctrl|u_intf|rd_din[15] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[15] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [15],\u_sdram_ctrl|u_intf|rd_din [6]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \sdram_dq[7]~input (
	.i(sdram_dq[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_dq[7]~input .bus_hold = "false";
defparam \sdram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \u_sdram_ctrl|u_intf|rd_din[7] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[7] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \sdram_dq[8]~input (
	.i(sdram_dq[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[8]~input_o ));
// synopsys translate_off
defparam \sdram_dq[8]~input .bus_hold = "false";
defparam \sdram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|rd_din[8]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_intf|rd_din[8]~feeder_combout  = ( \sdram_dq[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|rd_din[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[8]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|rd_din[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|rd_din[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \u_sdram_ctrl|u_intf|rd_din[8] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|rd_din[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[8] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [8],\u_sdram_ctrl|u_intf|rd_din [7]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \sdram_dq[9]~input (
	.i(sdram_dq[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[9]~input_o ));
// synopsys translate_off
defparam \sdram_dq[9]~input .bus_hold = "false";
defparam \sdram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|rd_din[9]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_intf|rd_din[9]~feeder_combout  = ( \sdram_dq[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|rd_din[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[9]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|rd_din[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|rd_din[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N56
dffeas \u_sdram_ctrl|u_intf|rd_din[9] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|rd_din[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[9] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \sdram_dq[10]~input (
	.i(sdram_dq[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[10]~input_o ));
// synopsys translate_off
defparam \sdram_dq[10]~input .bus_hold = "false";
defparam \sdram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \u_sdram_ctrl|u_intf|rd_din[10] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[10] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [10],\u_sdram_ctrl|u_intf|rd_din [9]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \sdram_dq[11]~input (
	.i(sdram_dq[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[11]~input_o ));
// synopsys translate_off
defparam \sdram_dq[11]~input .bus_hold = "false";
defparam \sdram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N53
dffeas \u_sdram_ctrl|u_intf|rd_din[11] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[11] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \sdram_dq[12]~input (
	.i(sdram_dq[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[12]~input_o ));
// synopsys translate_off
defparam \sdram_dq[12]~input .bus_hold = "false";
defparam \sdram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \u_sdram_ctrl|u_intf|rd_din[12]~feeder (
// Equation(s):
// \u_sdram_ctrl|u_intf|rd_din[12]~feeder_combout  = ( \sdram_dq[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_sdram_ctrl|u_intf|rd_din[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[12]~feeder .extended_lut = "off";
defparam \u_sdram_ctrl|u_intf|rd_din[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_sdram_ctrl|u_intf|rd_din[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N41
dffeas \u_sdram_ctrl|u_intf|rd_din[12] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u_sdram_ctrl|u_intf|rd_din[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[12] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [12],\u_sdram_ctrl|u_intf|rd_din [11]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \sdram_dq[13]~input (
	.i(sdram_dq[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[13]~input_o ));
// synopsys translate_off
defparam \sdram_dq[13]~input .bus_hold = "false";
defparam \sdram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y2_N59
dffeas \u_sdram_ctrl|u_intf|rd_din[13] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[13] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \sdram_dq[14]~input (
	.i(sdram_dq[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[14]~input_o ));
// synopsys translate_off
defparam \sdram_dq[14]~input .bus_hold = "false";
defparam \sdram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N47
dffeas \u_sdram_ctrl|u_intf|rd_din[14] (
	.clk(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(\rst_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_sdram_ctrl|u_intf|rd_din [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_sdram_ctrl|u_intf|rd_din[14] .is_wysiwyg = "true";
defparam \u_sdram_ctrl|u_intf|rd_din[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 (
	.portawe(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_pll1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputCLKENA0_outclk ),
	.clr1(!\rst_n~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\u_sdram_ctrl|u_intf|rd_din [14],\u_sdram_ctrl|u_intf|rd_din [13]}),
	.portaaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor11~combout ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [10],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [9],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [8],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [7],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [5],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [4],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [3],
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [2],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g [1],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|wrptr_g[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|ram_address_b [11],\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk0_core_clock_enable = "ena0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_offset_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_width_in_bits = 1;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .logical_ram_name = "sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ALTSYNCRAM";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .mixed_port_feed_through_mode = "dont_care";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .operation_mode = "dual_port";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_byte_enable_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clear = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clock = "none";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_bit_number = 13;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clear = "clear1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_width = 12;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clear = "clear0";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_width = 2;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_address = 0;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_bit_number = 13;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_last_address = 4095;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_depth = 4096;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_width = 16;
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_enable_clock = "clock1";
defparam \u_sdram_ctrl|u_rw_ctrl|rdfifo_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_pll0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_sdram_ctrl|u_rw_ctrl|tx_data [15],\u_sdram_ctrl|u_rw_ctrl|tx_data [14],\u_sdram_ctrl|u_rw_ctrl|tx_data [13],\u_sdram_ctrl|u_rw_ctrl|tx_data [12],\u_sdram_ctrl|u_rw_ctrl|tx_data [11],
\u_sdram_ctrl|u_rw_ctrl|tx_data [10],\u_sdram_ctrl|u_rw_ctrl|tx_data [9],\u_sdram_ctrl|u_rw_ctrl|tx_data [8],\u_sdram_ctrl|u_rw_ctrl|tx_data [7],\u_sdram_ctrl|u_rw_ctrl|tx_data [6],\u_sdram_ctrl|u_rw_ctrl|tx_data [4],\u_sdram_ctrl|u_rw_ctrl|tx_data [3],\u_sdram_ctrl|u_rw_ctrl|tx_data [2],
\u_sdram_ctrl|u_rw_ctrl|tx_data [1],\u_sdram_ctrl|u_rw_ctrl|tx_data [0]}),
	.portaaddr({\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram|ALTSYNCRAM";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N6
cyclonev_lcell_comb \u_vga_intf|vga_r[0]~0 (
// Equation(s):
// \u_vga_intf|vga_r[0]~0_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ( (\u_vga_intf|h_vld~q  & \u_vga_intf|v_vld~q ) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|h_vld~q ),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_r[0]~0 .extended_lut = "off";
defparam \u_vga_intf|vga_r[0]~0 .lut_mask = 64'h0000000003030303;
defparam \u_vga_intf|vga_r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N57
cyclonev_lcell_comb \u_vga_intf|vga_r[1]~1 (
// Equation(s):
// \u_vga_intf|vga_r[1]~1_combout  = ( \u_vga_intf|v_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ( \u_vga_intf|h_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|h_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|v_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_r[1]~1 .extended_lut = "off";
defparam \u_vga_intf|vga_r[1]~1 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N45
cyclonev_lcell_comb \u_vga_intf|vga_r[2]~2 (
// Equation(s):
// \u_vga_intf|vga_r[2]~2_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( (\u_vga_intf|v_vld~q  & \u_vga_intf|h_vld~q ) ) )

	.dataa(!\u_vga_intf|v_vld~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|h_vld~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_r[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_r[2]~2 .extended_lut = "off";
defparam \u_vga_intf|vga_r[2]~2 .lut_mask = 64'h0000000000550055;
defparam \u_vga_intf|vga_r[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N0
cyclonev_lcell_comb \u_vga_intf|vga_r[6]~3 (
// Equation(s):
// \u_vga_intf|vga_r[6]~3_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & ( \u_vga_intf|v_vld~q  ) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|v_vld~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_vga_intf|h_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_r[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_r[6]~3 .extended_lut = "off";
defparam \u_vga_intf|vga_r[6]~3 .lut_mask = 64'h0000000000003333;
defparam \u_vga_intf|vga_r[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N42
cyclonev_lcell_comb \u_vga_intf|vga_r[7]~4 (
// Equation(s):
// \u_vga_intf|vga_r[7]~4_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|v_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.dataf(!\u_vga_intf|h_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_r[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_r[7]~4 .extended_lut = "off";
defparam \u_vga_intf|vga_r[7]~4 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_r[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N24
cyclonev_lcell_comb \u_vga_intf|vga_g[0]~0 (
// Equation(s):
// \u_vga_intf|vga_g[0]~0_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (\u_vga_intf|v_vld~q  & \u_vga_intf|h_vld~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(!\u_vga_intf|h_vld~q ),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_g[0]~0 .extended_lut = "off";
defparam \u_vga_intf|vga_g[0]~0 .lut_mask = 64'h00000000000F000F;
defparam \u_vga_intf|vga_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N24
cyclonev_lcell_comb \u_vga_intf|vga_g[1]~1 (
// Equation(s):
// \u_vga_intf|vga_g[1]~1_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\u_vga_intf|v_vld~q  & \u_vga_intf|h_vld~q ) ) )

	.dataa(!\u_vga_intf|v_vld~q ),
	.datab(gnd),
	.datac(!\u_vga_intf|h_vld~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_g[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_g[1]~1 .extended_lut = "off";
defparam \u_vga_intf|vga_g[1]~1 .lut_mask = 64'h0000000005050505;
defparam \u_vga_intf|vga_g[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N51
cyclonev_lcell_comb \u_vga_intf|vga_g[4]~2 (
// Equation(s):
// \u_vga_intf|vga_g[4]~2_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( \u_vga_intf|v_vld~q  & ( \u_vga_intf|h_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_vga_intf|h_vld~q ),
	.datae(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.dataf(!\u_vga_intf|v_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_g[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_g[4]~2 .extended_lut = "off";
defparam \u_vga_intf|vga_g[4]~2 .lut_mask = 64'h00000000000000FF;
defparam \u_vga_intf|vga_g[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N33
cyclonev_lcell_comb \u_vga_intf|vga_g[5]~3 (
// Equation(s):
// \u_vga_intf|vga_g[5]~3_combout  = ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( (\u_vga_intf|v_vld~q  & \u_vga_intf|h_vld~q ) ) )

	.dataa(!\u_vga_intf|v_vld~q ),
	.datab(gnd),
	.datac(!\u_vga_intf|h_vld~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_g[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_g[5]~3 .extended_lut = "off";
defparam \u_vga_intf|vga_g[5]~3 .lut_mask = 64'h0000000005050505;
defparam \u_vga_intf|vga_g[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \u_vga_intf|vga_g[6]~4 (
// Equation(s):
// \u_vga_intf|vga_g[6]~4_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( \u_vga_intf|v_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|h_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_g[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_g[6]~4 .extended_lut = "off";
defparam \u_vga_intf|vga_g[6]~4 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_g[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N27
cyclonev_lcell_comb \u_vga_intf|vga_b[0]~0 (
// Equation(s):
// \u_vga_intf|vga_b[0]~0_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \u_vga_intf|v_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|h_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_b[0]~0 .extended_lut = "off";
defparam \u_vga_intf|vga_b[0]~0 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N45
cyclonev_lcell_comb \u_vga_intf|vga_b[1]~1 (
// Equation(s):
// \u_vga_intf|vga_b[1]~1_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \u_vga_intf|v_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|h_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_b[1]~1 .extended_lut = "off";
defparam \u_vga_intf|vga_b[1]~1 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N0
cyclonev_lcell_comb \u_vga_intf|vga_b[2]~2 (
// Equation(s):
// \u_vga_intf|vga_b[2]~2_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \u_vga_intf|v_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|v_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|h_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_b[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_b[2]~2 .extended_lut = "off";
defparam \u_vga_intf|vga_b[2]~2 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_b[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N30
cyclonev_lcell_comb \u_vga_intf|vga_b[6]~3 (
// Equation(s):
// \u_vga_intf|vga_b[6]~3_combout  = ( \u_vga_intf|v_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( \u_vga_intf|h_vld~q  ) ) )

	.dataa(gnd),
	.datab(!\u_vga_intf|h_vld~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_vga_intf|v_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_b[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_b[6]~3 .extended_lut = "off";
defparam \u_vga_intf|vga_b[6]~3 .lut_mask = 64'h0000000000003333;
defparam \u_vga_intf|vga_b[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N15
cyclonev_lcell_comb \u_vga_intf|vga_b[7]~4 (
// Equation(s):
// \u_vga_intf|vga_b[7]~4_combout  = ( \u_vga_intf|v_vld~q  & ( \u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \u_vga_intf|h_vld~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_vga_intf|h_vld~q ),
	.datad(gnd),
	.datae(!\u_vga_intf|v_vld~q ),
	.dataf(!\u_vga_intf|vga_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_b[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_b[7]~4 .extended_lut = "off";
defparam \u_vga_intf|vga_b[7]~4 .lut_mask = 64'h0000000000000F0F;
defparam \u_vga_intf|vga_b[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N21
cyclonev_lcell_comb \u_vga_intf|vga_blank~0 (
// Equation(s):
// \u_vga_intf|vga_blank~0_combout  = ( \u_vga_intf|h_vld~q  & ( \u_vga_intf|v_vld~q  ) )

	.dataa(!\u_vga_intf|v_vld~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_vga_intf|h_vld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|vga_blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|vga_blank~0 .extended_lut = "off";
defparam \u_vga_intf|vga_blank~0 .lut_mask = 64'h0000000055555555;
defparam \u_vga_intf|vga_blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N36
cyclonev_lcell_comb \u_vga_intf|LessThan2~0 (
// Equation(s):
// \u_vga_intf|LessThan2~0_combout  = ( !\u_vga_intf|cnt_h [3] & ( \u_vga_intf|cnt_h[5]~DUPLICATE_q  & ( (!\u_vga_intf|cnt_h [8] & (!\u_vga_intf|cnt_h [4] & !\u_vga_intf|cnt_h [6])) ) ) ) # ( \u_vga_intf|cnt_h [3] & ( !\u_vga_intf|cnt_h[5]~DUPLICATE_q  & ( 
// (!\u_vga_intf|cnt_h [8] & !\u_vga_intf|cnt_h [6]) ) ) ) # ( !\u_vga_intf|cnt_h [3] & ( !\u_vga_intf|cnt_h[5]~DUPLICATE_q  & ( (!\u_vga_intf|cnt_h [8] & !\u_vga_intf|cnt_h [6]) ) ) )

	.dataa(!\u_vga_intf|cnt_h [8]),
	.datab(!\u_vga_intf|cnt_h [4]),
	.datac(!\u_vga_intf|cnt_h [6]),
	.datad(gnd),
	.datae(!\u_vga_intf|cnt_h [3]),
	.dataf(!\u_vga_intf|cnt_h[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|LessThan2~0 .extended_lut = "off";
defparam \u_vga_intf|LessThan2~0 .lut_mask = 64'hA0A0A0A080800000;
defparam \u_vga_intf|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N42
cyclonev_lcell_comb \u_vga_intf|LessThan2~1 (
// Equation(s):
// \u_vga_intf|LessThan2~1_combout  = ( !\u_vga_intf|cnt_h [10] & ( !\u_vga_intf|cnt_h [7] & ( (\u_vga_intf|LessThan2~0_combout  & (!\u_vga_intf|cnt_h [11] & (!\u_vga_intf|cnt_h [9] & !\u_vga_intf|cnt_h [12]))) ) ) )

	.dataa(!\u_vga_intf|LessThan2~0_combout ),
	.datab(!\u_vga_intf|cnt_h [11]),
	.datac(!\u_vga_intf|cnt_h [9]),
	.datad(!\u_vga_intf|cnt_h [12]),
	.datae(!\u_vga_intf|cnt_h [10]),
	.dataf(!\u_vga_intf|cnt_h [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|LessThan2~1 .extended_lut = "off";
defparam \u_vga_intf|LessThan2~1 .lut_mask = 64'h4000000000000000;
defparam \u_vga_intf|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \u_vga_intf|LessThan3~0 (
// Equation(s):
// \u_vga_intf|LessThan3~0_combout  = ( \u_vga_intf|Equal4~0_combout  & ( !\u_vga_intf|cnt_v[4]~DUPLICATE_q  & ( (!\u_vga_intf|cnt_v [3] & ((!\u_vga_intf|cnt_v [2]) # ((!\u_vga_intf|cnt_v [1] & !\u_vga_intf|cnt_v [0])))) ) ) )

	.dataa(!\u_vga_intf|cnt_v [1]),
	.datab(!\u_vga_intf|cnt_v [2]),
	.datac(!\u_vga_intf|cnt_v [0]),
	.datad(!\u_vga_intf|cnt_v [3]),
	.datae(!\u_vga_intf|Equal4~0_combout ),
	.dataf(!\u_vga_intf|cnt_v[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_vga_intf|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_vga_intf|LessThan3~0 .extended_lut = "off";
defparam \u_vga_intf|LessThan3~0 .lut_mask = 64'h0000EC0000000000;
defparam \u_vga_intf|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \cmos_sda~input (
	.i(cmos_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_sda~input_o ));
// synopsys translate_off
defparam \cmos_sda~input .bus_hold = "false";
defparam \cmos_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \sdram_dq[5]~input (
	.i(sdram_dq[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_dq[5]~input .bus_hold = "false";
defparam \sdram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 2;
// synopsys translate_on

endmodule
