

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Mon Oct 30 16:35:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  702872131|  702872131|  7.029 sec|  7.029 sec|  702872131|  702872131|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                             |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ                         |  702872130|  702872130|  46858142|          -|          -|    15|        no|
        | + TI                        |   46858140|   46858140|   3123876|          -|          -|    15|        no|
        |  ++ TN                      |    2909728|    2909728|    363716|          -|          -|     8|        no|
        |   +++ TN.1                  |       2312|       2312|         1|          -|          -|  2312|        no|
        |   +++ VITIS_LOOP_98_1       |       8312|       8312|      1039|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_99_2     |       1037|       1037|        61|          -|          -|    17|        no|
        |     +++++ VITIS_LOOP_100_3  |         51|         51|         3|          -|          -|    17|        no|
        |   +++ NOUT                  |     353088|     353088|     11034|          -|          -|    32|        no|
        |    ++++ TY                  |      11016|      11016|       648|          -|          -|    17|        no|
        |     +++++ TX                |        646|        646|        38|          -|          -|    17|        no|
        |  ++ VITIS_LOOP_120_1        |     204896|     204896|      6403|          -|          -|    32|        no|
        |   +++ VITIS_LOOP_121_2      |       6392|       6392|       376|          -|          -|    17|        no|
        |    ++++ VITIS_LOOP_122_3    |        374|        374|        22|          -|          -|    17|        no|
        |  ++ TI.3                    |       9248|       9248|         1|          -|          -|  9248|        no|
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 108
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 75 
5 --> 5 6 
6 --> 7 19 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 7 
17 --> 18 
18 --> 16 
19 --> 20 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 19 
37 --> 38 36 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 37 
75 --> 76 108 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 75 
86 --> 87 85 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 86 
108 --> 108 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 109 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_21, i32 0, i32 0, void @empty_32, i32 0, i32 1, void @empty_39, void @empty_35, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:9]   --->   Operation 111 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:9]   --->   Operation 112 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:9]   --->   Operation 113 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:9]   --->   Operation 114 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 115 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [src/conv2.cpp:30]   --->   Operation 116 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv2.cpp:30]   --->   Operation 117 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TI" [src/conv2.cpp:30]   --->   Operation 118 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tj_2 = load i4 %tj" [src/conv2.cpp:30]   --->   Operation 119 'load' 'tj_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%icmp_ln30 = icmp_eq  i4 %tj_2, i4 15" [src/conv2.cpp:30]   --->   Operation 120 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_2, i4 1" [src/conv2.cpp:30]   --->   Operation 121 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TI.split, void %for.end81" [src/conv2.cpp:30]   --->   Operation 122 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:30]   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv2.cpp:30]   --->   Operation 124 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_2, i4 %tj_2" [src/conv2.cpp:30]   --->   Operation 125 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.42ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 126 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [src/conv2.cpp:78]   --->   Operation 127 'ret' 'ret_ln78' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln31, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv2.cpp:31]   --->   Operation 128 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti, i4 15" [src/conv2.cpp:31]   --->   Operation 129 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %ti, i4 1" [src/conv2.cpp:31]   --->   Operation 130 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TN.split, void %for.inc79" [src/conv2.cpp:31]   --->   Operation 131 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:31]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv2.cpp:31]   --->   Operation 133 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%ti_cast15 = zext i4 %ti" [src/conv2.cpp:31]   --->   Operation 134 'zext' 'ti_cast15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv2.cpp:31]   --->   Operation 135 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.42ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 136 'br' 'br_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_3 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 %add_ln30, i4 %tj" [src/conv2.cpp:30]   --->   Operation 137 'store' 'store_ln30' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TI" [src/conv2.cpp:30]   --->   Operation 138 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln38, void %for.inc73, i4 0, void %TN.split" [src/conv2.cpp:38]   --->   Operation 139 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i4 %tn, i4 8" [src/conv2.cpp:38]   --->   Operation 140 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %tn, i4 1" [src/conv2.cpp:38]   --->   Operation 141 'add' 'add_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %NOUT.split, void %VITIS_LOOP_121_2.i.preheader" [src/conv2.cpp:38]   --->   Operation 142 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:38]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv2.cpp:38]   --->   Operation 144 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.42ns)   --->   "%br_ln96 = br void %memset.loop.i" [src/conv2.cpp:96->src/conv2.cpp:48]   --->   Operation 145 'br' 'br_ln96' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_4 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln120 = br void %VITIS_LOOP_121_2.i" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 146 'br' 'br_ln120' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%empty = phi i12 0, void %NOUT.split, i12 %empty_69, void %memset.loop.i.split"   --->   Operation 147 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.80ns)   --->   "%exitcond12 = icmp_eq  i12 %empty, i12 2312"   --->   Operation 148 'icmp' 'exitcond12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.80ns)   --->   "%empty_69 = add i12 %empty, i12 1"   --->   Operation 149 'add' 'empty_69' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond12, void %memset.loop.i.split, void %VITIS_LOOP_98_1.i"   --->   Operation 150 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2312, i64 2312, i64 2312"   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%p_cast105 = zext i12 %empty"   --->   Operation 152 'zext' 'p_cast105' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %p_cast105"   --->   Operation 153 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i12 %input_fm_buffer_1_addr"   --->   Operation 154 'store' 'store_ln0' <Predicate = (!exitcond12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i4 %tn" [src/conv2.cpp:96->src/conv2.cpp:48]   --->   Operation 156 'trunc' 'trunc_ln96' <Predicate = (exitcond12)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln96, i3 0" [src/conv2.cpp:96->src/conv2.cpp:48]   --->   Operation 157 'bitconcatenate' 'shl_ln' <Predicate = (exitcond12)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_2.i" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 158 'br' 'br_ln98' <Predicate = (exitcond12)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.27>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%nin = phi i4 %add_ln98, void %for.inc26.i, i4 0, void %VITIS_LOOP_98_1.i" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 159 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %nin, i4 %nin" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 160 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %or_ln" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 161 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i4 %nin" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 162 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.79ns)   --->   "%icmp_ln98 = icmp_eq  i4 %nin, i4 8" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 163 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.79ns)   --->   "%add_ln98 = add i4 %nin, i4 1" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 164 'add' 'add_ln98' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %VITIS_LOOP_99_2.i.split, void %TY.preheader" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 165 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 167 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.78ns)   --->   "%empty_70 = add i6 %zext_ln98_1, i6 %shl_ln" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 168 'add' 'empty_70' <Predicate = (!icmp_ln98)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast14 = zext i6 %empty_70" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 169 'zext' 'p_cast14' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (2.49ns)   --->   "%empty_71 = mul i24 %p_cast14, i24 260100" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 170 'mul' 'empty_71' <Predicate = (!icmp_ln98)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i24 %empty_71" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 171 'zext' 'zext_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.42ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_3.i" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 172 'br' 'br_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.42>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln96, i5 0" [src/conv2.cpp:96->src/conv2.cpp:48]   --->   Operation 173 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %tmp_s" [src/conv2.cpp:52]   --->   Operation 174 'zext' 'zext_ln52' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.42ns)   --->   "%br_ln52 = br void %TY" [src/conv2.cpp:52]   --->   Operation 175 'br' 'br_ln52' <Predicate = (icmp_ln98)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln99, void %for.inc23.i, i5 0, void %VITIS_LOOP_99_2.i.split" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 176 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i5 %by" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 177 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.76ns)   --->   "%add_ln107 = add i9 %zext_ln98, i9 %zext_ln107" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 178 'add' 'add_ln107' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i9 %add_ln107" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 179 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i9 %add_ln107" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 180 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln107, i4 0" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 181 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.80ns)   --->   "%add_ln107_5 = add i12 %p_shl3, i12 %zext_ln107_4" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 182 'add' 'add_ln107_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i5 %by" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 183 'zext' 'zext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.78ns)   --->   "%icmp_ln99 = icmp_eq  i5 %by, i5 17" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 184 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.78ns)   --->   "%add_ln99 = add i5 %by, i5 1" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 185 'add' 'add_ln99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_100_3.i.split, void %for.inc26.i" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 186 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.76ns)   --->   "%empty_72 = add i8 %zext_ln99_3, i8 %tmp_1" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 187 'add' 'empty_72' <Predicate = (!icmp_ln99)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_72, i10 0" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 188 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i18 %p_shl4" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 189 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_72, i2 0" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 190 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 191 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.87ns)   --->   "%empty_73 = sub i19 %p_shl4_cast, i19 %p_shl5_cast" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 192 'sub' 'empty_73' <Predicate = (!icmp_ln99)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%p_cast20 = sext i19 %empty_73" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 193 'sext' 'p_cast20' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv2.cpp:31]   --->   Operation 194 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp" [src/conv2.cpp:31]   --->   Operation 195 'zext' 'tmp_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.93ns)   --->   "%tmp2 = add i25 %zext_ln99, i25 %p_cast20" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 196 'add' 'tmp2' <Predicate = (!icmp_ln99)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i25 %tmp2" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 197 'sext' 'tmp2_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i64 %tmp2_cast, i64 %input_ftmap_read" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 198 'add' 'tmp1' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_74 = add i64 %tmp1, i64 %tmp_cast" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 199 'add' 'empty_74' <Predicate = (!icmp_ln99)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 200 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %trunc_ln8" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 201 'sext' 'sext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln100" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 202 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_2.i" [src/conv2.cpp:98->src/conv2.cpp:48]   --->   Operation 203 'br' 'br_ln98' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 204 [8/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 204 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 205 [7/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 205 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 206 [6/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 206 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 207 [5/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 207 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 208 [4/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 208 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 209 [3/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 209 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 210 [2/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 210 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 212 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/8] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 213 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 214 [1/1] (0.42ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 214 'br' 'br_ln100' <Predicate = true> <Delay = 0.42>

State 16 <SV = 15> <Delay = 0.80>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln100, void %for.inc.i.split, i5 0, void %VITIS_LOOP_100_3.i.split" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 215 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i5 %bx" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 216 'zext' 'zext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.80ns)   --->   "%add_ln107_6 = add i12 %add_ln107_5, i12 %zext_ln107_5" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 217 'add' 'add_ln107_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i12 %add_ln107_6" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 218 'zext' 'zext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_1 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln107_6" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 219 'getelementptr' 'input_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.78ns)   --->   "%icmp_ln100 = icmp_eq  i5 %bx, i5 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 220 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.78ns)   --->   "%add_ln100 = add i5 %bx, i5 1" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 221 'add' 'add_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.inc23.i" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 222 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_3.i" [src/conv2.cpp:99->src/conv2.cpp:48]   --->   Operation 223 'br' 'br_ln99' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 224 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_8" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 224 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 226 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %gmem_addr_8_read" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 227 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %bitcast_ln107, i12 %input_fm_buffer_1_addr_1" [src/conv2.cpp:107->src/conv2.cpp:48]   --->   Operation 228 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv2.cpp:100->src/conv2.cpp:48]   --->   Operation 229 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.81>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln52, void %for.inc70, i6 0, void %TY.preheader" [src/conv2.cpp:52]   --->   Operation 230 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%nout_1_cast = zext i6 %nout_1" [src/conv2.cpp:52]   --->   Operation 231 'zext' 'nout_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout_1, i4 0" [src/conv2.cpp:52]   --->   Operation 232 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %tmp_6" [src/conv2.cpp:52]   --->   Operation 233 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.78ns)   --->   "%empty_76 = add i11 %tmp_11_cast, i11 %nout_1_cast" [src/conv2.cpp:52]   --->   Operation 234 'add' 'empty_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:52]   --->   Operation 235 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.78ns)   --->   "%add_ln52 = add i6 %nout_1, i6 1" [src/conv2.cpp:52]   --->   Operation 236 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %TY.split, void %for.inc73" [src/conv2.cpp:52]   --->   Operation 237 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%empty_77 = trunc i6 %nout_1" [src/conv2.cpp:52]   --->   Operation 238 'trunc' 'empty_77' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %empty_77, i8 0" [src/conv2.cpp:52]   --->   Operation 239 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast34 = zext i13 %tmp_7" [src/conv2.cpp:52]   --->   Operation 240 'zext' 'p_cast34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i64 %p_cast34, i64 %conv2_weights_read" [src/conv2.cpp:52]   --->   Operation 241 'add' 'tmp3' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 242 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_78 = add i64 %tmp3, i64 %zext_ln52" [src/conv2.cpp:52]   --->   Operation 242 'add' 'empty_78' <Predicate = (!icmp_ln52)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_78, i32 2, i32 63" [src/conv2.cpp:52]   --->   Operation 243 'partselect' 'p_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%p_cast16_cast = sext i62 %p_cast" [src/conv2.cpp:52]   --->   Operation 244 'sext' 'p_cast16_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %p_cast16_cast" [src/conv2.cpp:52]   --->   Operation 245 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 246 'br' 'br_ln38' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 247 [8/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 247 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 7.30>
ST_21 : Operation 248 [7/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 248 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 9> <Delay = 7.30>
ST_22 : Operation 249 [6/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 249 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 7.30>
ST_23 : Operation 250 [5/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 250 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 11> <Delay = 7.30>
ST_24 : Operation 251 [4/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 251 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 12> <Delay = 7.30>
ST_25 : Operation 252 [3/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 252 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 13> <Delay = 7.30>
ST_26 : Operation 253 [2/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 253 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 254 [1/8] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 8" [src/conv2.cpp:52]   --->   Operation 254 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 255 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 255 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 256 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 256 'read' 'gmem_addr_7_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 257 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 257 'read' 'gmem_addr_7_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 258 [1/1] (0.00ns)   --->   "%empty_82 = bitcast i32 %gmem_addr_7_read_2" [src/conv2.cpp:52]   --->   Operation 258 'bitcast' 'empty_82' <Predicate = true> <Delay = 0.00>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 259 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 259 'read' 'gmem_addr_7_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 260 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 260 'read' 'gmem_addr_7_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 261 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 261 'read' 'gmem_addr_7_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 262 [1/1] (0.00ns)   --->   "%empty_85 = bitcast i32 %gmem_addr_7_read_5" [src/conv2.cpp:52]   --->   Operation 262 'bitcast' 'empty_85' <Predicate = true> <Delay = 0.00>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 263 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 263 'read' 'gmem_addr_7_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 7.30>
ST_35 : Operation 264 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:52]   --->   Operation 264 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:52]   --->   Operation 265 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%empty_80 = bitcast i32 %gmem_addr_7_read" [src/conv2.cpp:52]   --->   Operation 266 'bitcast' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%empty_81 = bitcast i32 %gmem_addr_7_read_1" [src/conv2.cpp:52]   --->   Operation 267 'bitcast' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "%empty_83 = bitcast i32 %gmem_addr_7_read_3" [src/conv2.cpp:52]   --->   Operation 268 'bitcast' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (0.00ns)   --->   "%empty_84 = bitcast i32 %gmem_addr_7_read_4" [src/conv2.cpp:52]   --->   Operation 269 'bitcast' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%empty_86 = bitcast i32 %gmem_addr_7_read_6" [src/conv2.cpp:52]   --->   Operation 270 'bitcast' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (7.30ns)   --->   "%gmem_addr_7_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:52]   --->   Operation 271 'read' 'gmem_addr_7_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%empty_87 = bitcast i32 %gmem_addr_7_read_7" [src/conv2.cpp:52]   --->   Operation 272 'bitcast' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (0.42ns)   --->   "%br_ln54 = br void %TX" [src/conv2.cpp:54]   --->   Operation 273 'br' 'br_ln54' <Predicate = true> <Delay = 0.42>

State 36 <SV = 23> <Delay = 1.62>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln54, void %for.inc67, i5 0, void %TY.split" [src/conv2.cpp:54]   --->   Operation 274 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %ty_3" [src/conv2.cpp:69]   --->   Operation 275 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i5 %ty_3" [src/conv2.cpp:69]   --->   Operation 276 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_3, i4 0" [src/conv2.cpp:69]   --->   Operation 277 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i9 %tmp_8" [src/conv2.cpp:69]   --->   Operation 278 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [1/1] (0.77ns)   --->   "%add_ln69 = add i10 %zext_ln69_2, i10 %zext_ln69_1" [src/conv2.cpp:69]   --->   Operation 279 'add' 'add_ln69' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i10 %add_ln69" [src/conv2.cpp:69]   --->   Operation 280 'zext' 'zext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln69_4 = zext i10 %add_ln69" [src/conv2.cpp:69]   --->   Operation 281 'zext' 'zext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 282 [1/1] (0.78ns)   --->   "%add_ln69_1 = add i10 %add_ln69, i10 289" [src/conv2.cpp:69]   --->   Operation 282 'add' 'add_ln69_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 283 [1/1] (0.79ns)   --->   "%add_ln69_2 = add i11 %zext_ln69_4, i11 578" [src/conv2.cpp:69]   --->   Operation 283 'add' 'add_ln69_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 284 [1/1] (0.79ns)   --->   "%add_ln69_3 = add i11 %zext_ln69_4, i11 867" [src/conv2.cpp:69]   --->   Operation 284 'add' 'add_ln69_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 285 [1/1] (0.79ns)   --->   "%add_ln69_4 = add i11 %zext_ln69_4, i11 1156" [src/conv2.cpp:69]   --->   Operation 285 'add' 'add_ln69_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 286 [1/1] (0.79ns)   --->   "%add_ln69_5 = add i11 %zext_ln69_4, i11 1445" [src/conv2.cpp:69]   --->   Operation 286 'add' 'add_ln69_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 287 [1/1] (0.80ns)   --->   "%add_ln69_6 = add i12 %zext_ln69_3, i12 1734" [src/conv2.cpp:69]   --->   Operation 287 'add' 'add_ln69_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 288 [1/1] (0.80ns)   --->   "%add_ln69_7 = add i12 %zext_ln69_3, i12 2023" [src/conv2.cpp:69]   --->   Operation 288 'add' 'add_ln69_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 289 [1/1] (0.79ns)   --->   "%empty_88 = add i11 %empty_76, i11 %zext_ln69" [src/conv2.cpp:52]   --->   Operation 289 'add' 'empty_88' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast99 = zext i11 %empty_88" [src/conv2.cpp:52]   --->   Operation 290 'zext' 'p_cast99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%empty_89 = trunc i11 %empty_88" [src/conv2.cpp:52]   --->   Operation 291 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_89, i4 0" [src/conv2.cpp:52]   --->   Operation 292 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.83ns)   --->   "%empty_90 = add i14 %p_shl7, i14 %p_cast99" [src/conv2.cpp:52]   --->   Operation 293 'add' 'empty_90' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 294 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %ty_3, i5 17" [src/conv2.cpp:54]   --->   Operation 294 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 295 [1/1] (0.78ns)   --->   "%add_ln54 = add i5 %ty_3, i5 1" [src/conv2.cpp:54]   --->   Operation 295 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %TX.split, void %for.inc70" [src/conv2.cpp:54]   --->   Operation 296 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:54]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:54]   --->   Operation 298 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KY" [src/conv2.cpp:55]   --->   Operation 299 'br' 'br_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln52 = br void %TY" [src/conv2.cpp:52]   --->   Operation 300 'br' 'br_ln52' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 37 <SV = 24> <Delay = 2.02>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln55, void %KY.split, i5 0, void %TX.split" [src/conv2.cpp:55]   --->   Operation 301 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln69_5 = zext i5 %tx_3" [src/conv2.cpp:69]   --->   Operation 302 'zext' 'zext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln69_6 = zext i5 %tx_3" [src/conv2.cpp:69]   --->   Operation 303 'zext' 'zext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln69_7 = zext i5 %tx_3" [src/conv2.cpp:69]   --->   Operation 304 'zext' 'zext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln69_8 = zext i5 %tx_3" [src/conv2.cpp:69]   --->   Operation 305 'zext' 'zext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.78ns)   --->   "%add_ln69_8 = add i10 %add_ln69, i10 %zext_ln69_8" [src/conv2.cpp:69]   --->   Operation 306 'add' 'add_ln69_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln69_9 = zext i10 %add_ln69_8" [src/conv2.cpp:69]   --->   Operation 307 'zext' 'zext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_9" [src/conv2.cpp:69]   --->   Operation 308 'getelementptr' 'input_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.78ns)   --->   "%add_ln69_9 = add i10 %add_ln69_1, i10 %zext_ln69_8" [src/conv2.cpp:69]   --->   Operation 309 'add' 'add_ln69_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln69_10 = zext i10 %add_ln69_9" [src/conv2.cpp:69]   --->   Operation 310 'zext' 'zext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_3 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_10" [src/conv2.cpp:69]   --->   Operation 311 'getelementptr' 'input_fm_buffer_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (0.79ns)   --->   "%add_ln69_10 = add i11 %add_ln69_2, i11 %zext_ln69_7" [src/conv2.cpp:69]   --->   Operation 312 'add' 'add_ln69_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln69_11 = zext i11 %add_ln69_10" [src/conv2.cpp:69]   --->   Operation 313 'zext' 'zext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_4 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_11" [src/conv2.cpp:69]   --->   Operation 314 'getelementptr' 'input_fm_buffer_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (0.79ns)   --->   "%add_ln69_11 = add i11 %add_ln69_3, i11 %zext_ln69_7" [src/conv2.cpp:69]   --->   Operation 315 'add' 'add_ln69_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln69_12 = zext i11 %add_ln69_11" [src/conv2.cpp:69]   --->   Operation 316 'zext' 'zext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_5 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_12" [src/conv2.cpp:69]   --->   Operation 317 'getelementptr' 'input_fm_buffer_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 318 [1/1] (0.79ns)   --->   "%add_ln69_12 = add i11 %add_ln69_4, i11 %zext_ln69_7" [src/conv2.cpp:69]   --->   Operation 318 'add' 'add_ln69_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln69_13 = zext i11 %add_ln69_12" [src/conv2.cpp:69]   --->   Operation 319 'zext' 'zext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 320 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_6 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_13" [src/conv2.cpp:69]   --->   Operation 320 'getelementptr' 'input_fm_buffer_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 321 [1/1] (0.79ns)   --->   "%add_ln69_13 = add i11 %add_ln69_5, i11 %zext_ln69_7" [src/conv2.cpp:69]   --->   Operation 321 'add' 'add_ln69_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln69_14 = zext i11 %add_ln69_13" [src/conv2.cpp:69]   --->   Operation 322 'zext' 'zext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 323 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_7 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_14" [src/conv2.cpp:69]   --->   Operation 323 'getelementptr' 'input_fm_buffer_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 324 [1/1] (0.80ns)   --->   "%add_ln69_14 = add i12 %add_ln69_6, i12 %zext_ln69_6" [src/conv2.cpp:69]   --->   Operation 324 'add' 'add_ln69_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln69_15 = zext i12 %add_ln69_14" [src/conv2.cpp:69]   --->   Operation 325 'zext' 'zext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 326 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_8 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_15" [src/conv2.cpp:69]   --->   Operation 326 'getelementptr' 'input_fm_buffer_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 327 [1/1] (0.80ns)   --->   "%add_ln69_15 = add i12 %add_ln69_7, i12 %zext_ln69_6" [src/conv2.cpp:69]   --->   Operation 327 'add' 'add_ln69_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln69_16 = zext i12 %add_ln69_15" [src/conv2.cpp:69]   --->   Operation 328 'zext' 'zext_ln69_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 329 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_9 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln69_16" [src/conv2.cpp:69]   --->   Operation 329 'getelementptr' 'input_fm_buffer_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 330 [1/1] (0.83ns)   --->   "%empty_91 = add i14 %empty_90, i14 %zext_ln69_5" [src/conv2.cpp:52]   --->   Operation 330 'add' 'empty_91' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast120 = zext i14 %empty_91" [src/conv2.cpp:52]   --->   Operation 331 'zext' 'p_cast120' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 332 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_2 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast120" [src/conv2.cpp:52]   --->   Operation 332 'getelementptr' 'output_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 333 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i5 %tx_3, i5 17" [src/conv2.cpp:55]   --->   Operation 333 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 334 [1/1] (0.78ns)   --->   "%add_ln55 = add i5 %tx_3, i5 1" [src/conv2.cpp:55]   --->   Operation 334 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %KY.split, void %for.inc67" [src/conv2.cpp:55]   --->   Operation 335 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 336 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i12 %input_fm_buffer_1_addr_2" [src/conv2.cpp:69]   --->   Operation 336 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_37 : Operation 337 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_1 = load i12 %input_fm_buffer_1_addr_3" [src/conv2.cpp:69]   --->   Operation 337 'load' 'input_fm_buffer_1_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_37 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln54 = br void %TX" [src/conv2.cpp:54]   --->   Operation 338 'br' 'br_ln54' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 38 <SV = 25> <Delay = 1.23>
ST_38 : Operation 339 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i12 %input_fm_buffer_1_addr_2" [src/conv2.cpp:69]   --->   Operation 339 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_38 : Operation 340 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_1 = load i12 %input_fm_buffer_1_addr_3" [src/conv2.cpp:69]   --->   Operation 340 'load' 'input_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_38 : Operation 341 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_2 = load i12 %input_fm_buffer_1_addr_4" [src/conv2.cpp:69]   --->   Operation 341 'load' 'input_fm_buffer_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_38 : Operation 342 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_3 = load i12 %input_fm_buffer_1_addr_5" [src/conv2.cpp:69]   --->   Operation 342 'load' 'input_fm_buffer_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 39 <SV = 26> <Delay = 7.01>
ST_39 : [1/1] (0.75ns)   --->   Input mux for Operation 343 '%mul = fmul i32 %empty_80, i32 %input_fm_buffer_1_load'
ST_39 : Operation 343 [3/3] (6.26ns)   --->   "%mul = fmul i32 %empty_80, i32 %input_fm_buffer_1_load" [src/conv2.cpp:69]   --->   Operation 343 'fmul' 'mul' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.75ns)   --->   Input mux for Operation 344 '%mul50_1 = fmul i32 %empty_81, i32 %input_fm_buffer_1_load_1'
ST_39 : Operation 344 [3/3] (6.26ns)   --->   "%mul50_1 = fmul i32 %empty_81, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:69]   --->   Operation 344 'fmul' 'mul50_1' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 345 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_2 = load i12 %input_fm_buffer_1_addr_4" [src/conv2.cpp:69]   --->   Operation 345 'load' 'input_fm_buffer_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_39 : Operation 346 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_3 = load i12 %input_fm_buffer_1_addr_5" [src/conv2.cpp:69]   --->   Operation 346 'load' 'input_fm_buffer_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_39 : Operation 347 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_4 = load i12 %input_fm_buffer_1_addr_6" [src/conv2.cpp:69]   --->   Operation 347 'load' 'input_fm_buffer_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_39 : Operation 348 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_5 = load i12 %input_fm_buffer_1_addr_7" [src/conv2.cpp:69]   --->   Operation 348 'load' 'input_fm_buffer_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 40 <SV = 27> <Delay = 7.01>
ST_40 : Operation 349 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:69]   --->   Operation 349 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_40 : Operation 350 [2/3] (7.01ns)   --->   "%mul = fmul i32 %empty_80, i32 %input_fm_buffer_1_load" [src/conv2.cpp:69]   --->   Operation 350 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 351 [2/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %empty_81, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:69]   --->   Operation 351 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (0.75ns)   --->   Input mux for Operation 352 '%mul50_2 = fmul i32 %empty_82, i32 %input_fm_buffer_1_load_2'
ST_40 : Operation 352 [3/3] (6.26ns)   --->   "%mul50_2 = fmul i32 %empty_82, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:69]   --->   Operation 352 'fmul' 'mul50_2' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (0.75ns)   --->   Input mux for Operation 353 '%mul50_3 = fmul i32 %empty_83, i32 %input_fm_buffer_1_load_3'
ST_40 : Operation 353 [3/3] (6.26ns)   --->   "%mul50_3 = fmul i32 %empty_83, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:69]   --->   Operation 353 'fmul' 'mul50_3' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 354 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_4 = load i12 %input_fm_buffer_1_addr_6" [src/conv2.cpp:69]   --->   Operation 354 'load' 'input_fm_buffer_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_40 : Operation 355 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_5 = load i12 %input_fm_buffer_1_addr_7" [src/conv2.cpp:69]   --->   Operation 355 'load' 'input_fm_buffer_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_40 : Operation 356 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_6 = load i12 %input_fm_buffer_1_addr_8" [src/conv2.cpp:69]   --->   Operation 356 'load' 'input_fm_buffer_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_40 : Operation 357 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_7 = load i12 %input_fm_buffer_1_addr_9" [src/conv2.cpp:69]   --->   Operation 357 'load' 'input_fm_buffer_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 41 <SV = 28> <Delay = 7.01>
ST_41 : Operation 358 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:69]   --->   Operation 358 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_41 : Operation 359 [1/3] (7.01ns)   --->   "%mul = fmul i32 %empty_80, i32 %input_fm_buffer_1_load" [src/conv2.cpp:69]   --->   Operation 359 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 360 [1/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %empty_81, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:69]   --->   Operation 360 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 361 [2/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %empty_82, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:69]   --->   Operation 361 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 362 [2/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %empty_83, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:69]   --->   Operation 362 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.75ns)   --->   Input mux for Operation 363 '%mul50_4 = fmul i32 %empty_84, i32 %input_fm_buffer_1_load_4'
ST_41 : Operation 363 [3/3] (6.26ns)   --->   "%mul50_4 = fmul i32 %empty_84, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:69]   --->   Operation 363 'fmul' 'mul50_4' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.75ns)   --->   Input mux for Operation 364 '%mul50_5 = fmul i32 %empty_85, i32 %input_fm_buffer_1_load_5'
ST_41 : Operation 364 [3/3] (6.26ns)   --->   "%mul50_5 = fmul i32 %empty_85, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:69]   --->   Operation 364 'fmul' 'mul50_5' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 365 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_6 = load i12 %input_fm_buffer_1_addr_8" [src/conv2.cpp:69]   --->   Operation 365 'load' 'input_fm_buffer_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_41 : Operation 366 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_7 = load i12 %input_fm_buffer_1_addr_9" [src/conv2.cpp:69]   --->   Operation 366 'load' 'input_fm_buffer_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 42 <SV = 29> <Delay = 7.01>
ST_42 : [1/1] (0.54ns)   --->   Input mux for Operation 367 '%add = fadd i32 %output_fm_buffer_load_1, i32 %mul'
ST_42 : Operation 367 [4/4] (5.88ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:69]   --->   Operation 367 'fadd' 'add' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 368 [1/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %empty_82, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:69]   --->   Operation 368 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 369 [1/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %empty_83, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:69]   --->   Operation 369 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 370 [2/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %empty_84, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:69]   --->   Operation 370 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 371 [2/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %empty_85, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:69]   --->   Operation 371 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (0.75ns)   --->   Input mux for Operation 372 '%mul50_6 = fmul i32 %empty_86, i32 %input_fm_buffer_1_load_6'
ST_42 : Operation 372 [3/3] (6.26ns)   --->   "%mul50_6 = fmul i32 %empty_86, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:69]   --->   Operation 372 'fmul' 'mul50_6' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (0.75ns)   --->   Input mux for Operation 373 '%mul50_7 = fmul i32 %empty_87, i32 %input_fm_buffer_1_load_7'
ST_42 : Operation 373 [3/3] (6.26ns)   --->   "%mul50_7 = fmul i32 %empty_87, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:69]   --->   Operation 373 'fmul' 'mul50_7' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 7.01>
ST_43 : Operation 374 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:69]   --->   Operation 374 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 375 [1/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %empty_84, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:69]   --->   Operation 375 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 376 [1/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %empty_85, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:69]   --->   Operation 376 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 377 [2/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %empty_86, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:69]   --->   Operation 377 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 378 [2/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %empty_87, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:69]   --->   Operation 378 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 7.01>
ST_44 : Operation 379 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:69]   --->   Operation 379 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 380 [1/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %empty_86, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:69]   --->   Operation 380 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 381 [1/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %empty_87, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:69]   --->   Operation 381 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 6.43>
ST_45 : Operation 382 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:69]   --->   Operation 382 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 6.43>
ST_46 : [1/1] (0.54ns)   --->   Input mux for Operation 383 '%add57_1 = fadd i32 %add, i32 %mul50_1'
ST_46 : Operation 383 [4/4] (5.88ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:69]   --->   Operation 383 'fadd' 'add57_1' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 6.43>
ST_47 : Operation 384 [3/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:69]   --->   Operation 384 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 35> <Delay = 6.43>
ST_48 : Operation 385 [2/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:69]   --->   Operation 385 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 36> <Delay = 6.43>
ST_49 : Operation 386 [1/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:69]   --->   Operation 386 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 37> <Delay = 6.43>
ST_50 : [1/1] (0.54ns)   --->   Input mux for Operation 387 '%add57_2 = fadd i32 %add57_1, i32 %mul50_2'
ST_50 : Operation 387 [4/4] (5.88ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:69]   --->   Operation 387 'fadd' 'add57_2' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 38> <Delay = 6.43>
ST_51 : Operation 388 [3/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:69]   --->   Operation 388 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 39> <Delay = 6.43>
ST_52 : Operation 389 [2/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:69]   --->   Operation 389 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 40> <Delay = 6.43>
ST_53 : Operation 390 [1/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:69]   --->   Operation 390 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 41> <Delay = 6.43>
ST_54 : [1/1] (0.54ns)   --->   Input mux for Operation 391 '%add57_3 = fadd i32 %add57_2, i32 %mul50_3'
ST_54 : Operation 391 [4/4] (5.88ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:69]   --->   Operation 391 'fadd' 'add57_3' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 42> <Delay = 6.43>
ST_55 : Operation 392 [3/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:69]   --->   Operation 392 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 43> <Delay = 6.43>
ST_56 : Operation 393 [2/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:69]   --->   Operation 393 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 44> <Delay = 6.43>
ST_57 : Operation 394 [1/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:69]   --->   Operation 394 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 45> <Delay = 6.43>
ST_58 : [1/1] (0.54ns)   --->   Input mux for Operation 395 '%add57_4 = fadd i32 %add57_3, i32 %mul50_4'
ST_58 : Operation 395 [4/4] (5.88ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:69]   --->   Operation 395 'fadd' 'add57_4' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 46> <Delay = 6.43>
ST_59 : Operation 396 [3/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:69]   --->   Operation 396 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 47> <Delay = 6.43>
ST_60 : Operation 397 [2/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:69]   --->   Operation 397 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 48> <Delay = 6.43>
ST_61 : Operation 398 [1/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:69]   --->   Operation 398 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 49> <Delay = 6.43>
ST_62 : [1/1] (0.54ns)   --->   Input mux for Operation 399 '%add57_5 = fadd i32 %add57_4, i32 %mul50_5'
ST_62 : Operation 399 [4/4] (5.88ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:69]   --->   Operation 399 'fadd' 'add57_5' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 50> <Delay = 6.43>
ST_63 : Operation 400 [3/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:69]   --->   Operation 400 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 51> <Delay = 6.43>
ST_64 : Operation 401 [2/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:69]   --->   Operation 401 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 52> <Delay = 6.43>
ST_65 : Operation 402 [1/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:69]   --->   Operation 402 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 53> <Delay = 6.43>
ST_66 : [1/1] (0.54ns)   --->   Input mux for Operation 403 '%add57_6 = fadd i32 %add57_5, i32 %mul50_6'
ST_66 : Operation 403 [4/4] (5.88ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:69]   --->   Operation 403 'fadd' 'add57_6' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 54> <Delay = 6.43>
ST_67 : Operation 404 [3/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:69]   --->   Operation 404 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 55> <Delay = 6.43>
ST_68 : Operation 405 [2/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:69]   --->   Operation 405 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 56> <Delay = 6.43>
ST_69 : Operation 406 [1/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:69]   --->   Operation 406 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 57> <Delay = 6.43>
ST_70 : [1/1] (0.54ns)   --->   Input mux for Operation 407 '%add57_7 = fadd i32 %add57_6, i32 %mul50_7'
ST_70 : Operation 407 [4/4] (5.88ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:69]   --->   Operation 407 'fadd' 'add57_7' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 58> <Delay = 6.43>
ST_71 : Operation 408 [3/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:69]   --->   Operation 408 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 59> <Delay = 6.43>
ST_72 : Operation 409 [2/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:69]   --->   Operation 409 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 60> <Delay = 6.43>
ST_73 : Operation 410 [1/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:69]   --->   Operation 410 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 61> <Delay = 1.23>
ST_74 : Operation 411 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:55]   --->   Operation 411 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 412 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:55]   --->   Operation 412 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 %add57_7, i14 %output_fm_buffer_addr_2" [src/conv2.cpp:69]   --->   Operation 413 'store' 'store_ln69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_74 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KY" [src/conv2.cpp:55]   --->   Operation 414 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 75 <SV = 4> <Delay = 1.08>
ST_75 : Operation 415 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln120, void %for.inc44.i, i6 0, void %VITIS_LOOP_121_2.i.preheader" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 415 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 416 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln120_1, void %for.inc44.i, i23 0, void %VITIS_LOOP_121_2.i.preheader" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 416 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 417 [1/1] (0.92ns)   --->   "%add_ln120_1 = add i23 %phi_mul, i23 260100" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 417 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i6 %nout" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 418 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 419 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i10 %tmp_5" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 420 'zext' 'zext_ln124_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 421 [1/1] (0.78ns)   --->   "%add_ln124_8 = add i11 %zext_ln124_9, i11 %zext_ln124" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 421 'add' 'add_ln124_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i6 %nout" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 422 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 423 [1/1] (0.78ns)   --->   "%icmp_ln120 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 423 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 424 [1/1] (0.78ns)   --->   "%add_ln120 = add i6 %nout, i6 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 424 'add' 'add_ln120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %VITIS_LOOP_121_2.i.split, void %memset.loop.i26.preheader" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 425 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 426 [1/1] (1.08ns)   --->   "%empty_92 = add i63 %zext_ln120, i63 %sext_ln30" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 426 'add' 'empty_92' <Predicate = (!icmp_ln120)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 427 [1/1] (0.00ns)   --->   "%p_cast22 = sext i63 %empty_92" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 427 'sext' 'p_cast22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_75 : Operation 428 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast22" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 428 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_75 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i23 %phi_mul" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 429 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_75 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln124_6 = add i64 %zext_ln121, i64 %output_ftmap_read" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 430 'add' 'add_ln124_6' <Predicate = (!icmp_ln120)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 431 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 431 'br' 'br_ln0' <Predicate = (icmp_ln120)> <Delay = 0.42>

State 76 <SV = 5> <Delay = 7.30>
ST_76 : Operation 432 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 432 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 6> <Delay = 7.30>
ST_77 : Operation 433 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 433 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 7> <Delay = 7.30>
ST_78 : Operation 434 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 434 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 8> <Delay = 7.30>
ST_79 : Operation 435 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 435 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 9> <Delay = 7.30>
ST_80 : Operation 436 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 436 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 10> <Delay = 7.30>
ST_81 : Operation 437 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 437 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 11> <Delay = 7.30>
ST_82 : Operation 438 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 438 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 12> <Delay = 7.30>
ST_83 : Operation 439 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 439 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 13> <Delay = 7.30>
ST_84 : Operation 440 [1/1] (0.00ns)   --->   "%speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 440 'speclooptripcount' 'speclooptripcount_ln120' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 441 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 441 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 442 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 442 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 443 [1/1] (0.00ns)   --->   "%empty_93 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 443 'bitcast' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 444 [1/1] (0.42ns)   --->   "%br_ln121 = br void %VITIS_LOOP_122_3.i" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 444 'br' 'br_ln121' <Predicate = true> <Delay = 0.42>

State 85 <SV = 14> <Delay = 1.63>
ST_85 : Operation 445 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln121, void %for.inc41.i, i5 0, void %VITIS_LOOP_121_2.i.split" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 445 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i5 %ty" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 446 'zext' 'zext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 447 [1/1] (0.79ns)   --->   "%add_ln124_9 = add i11 %add_ln124_8, i11 %zext_ln124_10" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 447 'add' 'add_ln124_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln124_11 = zext i11 %add_ln124_9" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 448 'zext' 'zext_ln124_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i11 %add_ln124_9" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 449 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 450 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln124, i4 0" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 450 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 451 [1/1] (0.83ns)   --->   "%add_ln124_10 = add i14 %p_shl1, i14 %zext_ln124_11" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 451 'add' 'add_ln124_10' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i5 %ty" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 452 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 453 [1/1] (0.78ns)   --->   "%icmp_ln121 = icmp_eq  i5 %ty, i5 17" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 453 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 454 [1/1] (0.78ns)   --->   "%add_ln121 = add i5 %ty, i5 1" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 454 'add' 'add_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %VITIS_LOOP_122_3.i.split, void %for.inc44.i" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 455 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 456 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 456 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_85 : Operation 457 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 457 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_85 : Operation 458 [1/1] (0.76ns)   --->   "%empty_94 = add i8 %zext_ln121_1, i8 %tmp_1" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 458 'add' 'empty_94' <Predicate = (!icmp_ln121)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_94, i10 0" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 459 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_85 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i18 %shl_ln4" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 460 'zext' 'zext_ln124_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_85 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln124_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_94, i2 0" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 461 'bitconcatenate' 'shl_ln124_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_85 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i10 %shl_ln124_3" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 462 'zext' 'zext_ln124_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_85 : Operation 463 [1/1] (0.87ns)   --->   "%sub_ln124 = sub i19 %zext_ln124_5, i19 %zext_ln124_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 463 'sub' 'sub_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 464 [1/1] (0.42ns)   --->   "%br_ln122 = br void %for.body8.i" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 464 'br' 'br_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.42>
ST_85 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln120 = br void %VITIS_LOOP_121_2.i" [src/conv2.cpp:120->src/conv2.cpp:76]   --->   Operation 465 'br' 'br_ln120' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 86 <SV = 15> <Delay = 3.52>
ST_86 : Operation 466 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln122, void %for.body8.i.split, i5 0, void %VITIS_LOOP_122_3.i.split" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 466 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln124_12 = zext i5 %tx" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 467 'zext' 'zext_ln124_12' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 468 [1/1] (0.83ns)   --->   "%add_ln124_11 = add i14 %add_ln124_10, i14 %zext_ln124_12" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 468 'add' 'add_ln124_11' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln124_13 = zext i14 %add_ln124_11" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 469 'zext' 'zext_ln124_13' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 470 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln124_13" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 470 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 471 [1/1] (0.78ns)   --->   "%icmp_ln122 = icmp_eq  i5 %tx, i5 17" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 471 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 472 [1/1] (0.78ns)   --->   "%add_ln122 = add i5 %tx, i5 1" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 472 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body8.i.split, void %for.inc41.i" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 473 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 474 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 474 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_86 : Operation 475 [1/1] (0.78ns)   --->   "%add_ln124 = add i5 %ti_cast15, i5 %tx" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 475 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i5 %add_ln124" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 476 'zext' 'zext_ln124_7' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 477 [1/1] (0.76ns)   --->   "%add_ln124_4 = add i8 %zext_ln124_7, i8 %tmp_4" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 477 'add' 'add_ln124_4' <Predicate = (!icmp_ln122)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln124_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln124_4, i2 0" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 478 'bitconcatenate' 'shl_ln124_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i10 %shl_ln124_4" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 479 'zext' 'zext_ln124_8' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 480 [1/1] (0.88ns)   --->   "%add_ln124_7 = add i19 %sub_ln124, i19 %zext_ln124_8" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 480 'add' 'add_ln124_7' <Predicate = (!icmp_ln122)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i19 %add_ln124_7" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 481 'sext' 'sext_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 482 [1/1] (1.08ns)   --->   "%add_ln124_5 = add i64 %sext_ln124_1, i64 %add_ln124_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 482 'add' 'add_ln124_5' <Predicate = (!icmp_ln122)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln124_5, i32 2, i32 63" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 483 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i62 %trunc_ln6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 484 'sext' 'sext_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 485 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln124" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 485 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_86 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln121 = br void %VITIS_LOOP_122_3.i" [src/conv2.cpp:121->src/conv2.cpp:76]   --->   Operation 486 'br' 'br_ln121' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 87 <SV = 16> <Delay = 7.30>
ST_87 : Operation 487 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 487 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_87 : Operation 488 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 488 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 17> <Delay = 7.30>
ST_88 : [1/1] (0.54ns)   --->   Input mux for Operation 489 '%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_93'
ST_88 : Operation 489 [4/4] (5.88ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_93" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 489 'fadd' 'add_i' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 490 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 490 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 18> <Delay = 7.30>
ST_89 : Operation 491 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_93" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 491 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 492 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 492 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 19> <Delay = 7.30>
ST_90 : Operation 493 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_93" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 493 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 494 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 494 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 20> <Delay = 7.30>
ST_91 : Operation 495 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_93" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 495 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 496 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 496 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 21> <Delay = 7.30>
ST_92 : Operation 497 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 497 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 22> <Delay = 7.30>
ST_93 : Operation 498 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 498 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 23> <Delay = 7.30>
ST_94 : Operation 499 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 499 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 24> <Delay = 7.30>
ST_95 : Operation 500 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 500 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 25> <Delay = 6.43>
ST_96 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %gmem_addr_6_read" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 501 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_96 : [1/1] (0.54ns)   --->   Input mux for Operation 502 '%add23_i = fadd i32 %bitcast_ln124, i32 %add_i'
ST_96 : Operation 502 [4/4] (5.88ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 502 'fadd' 'add23_i' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 26> <Delay = 6.43>
ST_97 : Operation 503 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 503 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 27> <Delay = 6.43>
ST_98 : Operation 504 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 504 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 28> <Delay = 6.43>
ST_99 : Operation 505 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 505 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 29> <Delay = 2.78>
ST_100 : [1/1] (0.42ns)   --->   Input mux for Operation 506 '%tmp_3 = fcmp_olt  i32 %add23_i, i32 0'
ST_100 : Operation 506 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 506 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 30> <Delay = 7.30>
ST_101 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln124_2 = bitcast i32 %add23_i" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 507 'bitcast' 'bitcast_ln124_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124_2, i32 23, i32 30" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 508 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %bitcast_ln124_2" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 509 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 510 [1/1] (0.76ns)   --->   "%icmp_ln125 = icmp_ne  i8 %tmp_2, i8 255" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 510 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 511 [1/1] (0.92ns)   --->   "%icmp_ln125_1 = icmp_eq  i23 %trunc_ln125, i23 0" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 511 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln125)   --->   "%or_ln125 = or i1 %icmp_ln125_1, i1 %icmp_ln125" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 512 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 513 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 513 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln125)   --->   "%and_ln125 = and i1 %or_ln125, i1 %tmp_3" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 514 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 515 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln125 = select i1 %and_ln125, i32 0, i32 %bitcast_ln124_2" [src/conv2.cpp:125->src/conv2.cpp:76]   --->   Operation 515 'select' 'select_ln125' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 516 [1/1] (7.30ns)   --->   "%gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 516 'writereq' 'gmem_addr_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 31> <Delay = 7.30>
ST_102 : Operation 517 [1/1] (7.30ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_6, i32 %select_ln125, i4 15" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 517 'write' 'write_ln124' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 32> <Delay = 7.30>
ST_103 : Operation 518 [5/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 518 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 33> <Delay = 7.30>
ST_104 : Operation 519 [4/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 519 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 34> <Delay = 7.30>
ST_105 : Operation 520 [3/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 520 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 35> <Delay = 7.30>
ST_106 : Operation 521 [2/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 521 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 36> <Delay = 7.30>
ST_107 : Operation 522 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 522 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 523 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 523 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 524 [1/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6" [src/conv2.cpp:124->src/conv2.cpp:76]   --->   Operation 524 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body8.i" [src/conv2.cpp:122->src/conv2.cpp:76]   --->   Operation 525 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 108 <SV = 5> <Delay = 2.06>
ST_108 : Operation 526 [1/1] (0.00ns)   --->   "%empty_95 = phi i14 %empty_96, void %memset.loop.i26.split, i14 0, void %memset.loop.i26.preheader"   --->   Operation 526 'phi' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 527 [1/1] (0.83ns)   --->   "%exitcond6823 = icmp_eq  i14 %empty_95, i14 9248"   --->   Operation 527 'icmp' 'exitcond6823' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 528 [1/1] (0.83ns)   --->   "%empty_96 = add i14 %empty_95, i14 1"   --->   Operation 528 'add' 'empty_96' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6823, void %memset.loop.i26.split, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 529 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 530 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 530 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_108 : Operation 531 [1/1] (0.00ns)   --->   "%p_cast109 = zext i14 %empty_95"   --->   Operation 531 'zext' 'p_cast109' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_108 : Operation 532 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast109"   --->   Operation 532 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_108 : Operation 533 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %output_fm_buffer_addr"   --->   Operation 533 'store' 'store_ln0' <Predicate = (!exitcond6823)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_108 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 534 'br' 'br_ln0' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_108 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 535 'br' 'br_ln31' <Predicate = (exitcond6823)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of constant 0 on local variable 'tj' [16]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv2.cpp:30) on local variable 'tj' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln30', src/conv2.cpp:30) [20]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv2.cpp:31) with incoming values : ('add_ln31', src/conv2.cpp:31) [29]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv2.cpp:31) [30]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 0.797ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv2.cpp:38) with incoming values : ('add_ln38', src/conv2.cpp:38) [40]  (0.000 ns)
	'icmp' operation ('icmp_ln38', src/conv2.cpp:38) [41]  (0.797 ns)

 <State 5>: 2.046ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_69') [49]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr') [56]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_1' [57]  (1.237 ns)
	blocking operation 0.809 ns on control path)

 <State 6>: 3.271ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:98->src/conv2.cpp:48) with incoming values : ('add_ln98', src/conv2.cpp:98->src/conv2.cpp:48) [64]  (0.000 ns)
	'add' operation ('empty_70', src/conv2.cpp:98->src/conv2.cpp:48) [74]  (0.781 ns)
	'mul' operation ('empty_71', src/conv2.cpp:98->src/conv2.cpp:48) [76]  (2.490 ns)

 <State 7>: 3.392ns
The critical path consists of the following:
	'phi' operation ('by', src/conv2.cpp:99->src/conv2.cpp:48) with incoming values : ('add_ln99', src/conv2.cpp:99->src/conv2.cpp:48) [80]  (0.000 ns)
	'add' operation ('empty_72', src/conv2.cpp:99->src/conv2.cpp:48) [94]  (0.765 ns)
	'sub' operation ('empty_73', src/conv2.cpp:99->src/conv2.cpp:48) [99]  (0.873 ns)
	'add' operation ('tmp2', src/conv2.cpp:99->src/conv2.cpp:48) [103]  (0.934 ns)
	'add' operation ('tmp1', src/conv2.cpp:99->src/conv2.cpp:48) [105]  (0.000 ns)
	'add' operation ('empty_74', src/conv2.cpp:99->src/conv2.cpp:48) [106]  (0.819 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_75', src/conv2.cpp:100->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:100->src/conv2.cpp:48) [110]  (7.300 ns)

 <State 16>: 0.809ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv2.cpp:100->src/conv2.cpp:48) with incoming values : ('add_ln100', src/conv2.cpp:100->src/conv2.cpp:48) [113]  (0.000 ns)
	'add' operation ('add_ln107_6', src/conv2.cpp:107->src/conv2.cpp:48) [115]  (0.809 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', src/conv2.cpp:107->src/conv2.cpp:48) on port 'gmem' (src/conv2.cpp:107->src/conv2.cpp:48) [124]  (7.300 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln107', src/conv2.cpp:107->src/conv2.cpp:48) of variable 'bitcast_ln107', src/conv2.cpp:107->src/conv2.cpp:48 on array 'input_fm_buffer_1' [126]  (1.237 ns)

 <State 19>: 0.819ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:52) with incoming values : ('add_ln52', src/conv2.cpp:52) [137]  (0.000 ns)
	'add' operation ('tmp3', src/conv2.cpp:52) [151]  (0.000 ns)
	'add' operation ('empty_78', src/conv2.cpp:52) [152]  (0.819 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_79', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [156]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [157]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_1', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [159]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_2', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [161]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_3', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [163]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_4', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [165]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_5', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [167]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_6', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [169]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_7', src/conv2.cpp:52) on port 'gmem' (src/conv2.cpp:52) [171]  (7.300 ns)

 <State 36>: 1.629ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:54) with incoming values : ('add_ln54', src/conv2.cpp:54) [175]  (0.000 ns)
	'add' operation ('empty_88', src/conv2.cpp:52) [190]  (0.798 ns)
	'add' operation ('empty_90', src/conv2.cpp:52) [194]  (0.831 ns)

 <State 37>: 2.024ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:55) with incoming values : ('add_ln55', src/conv2.cpp:55) [203]  (0.000 ns)
	'add' operation ('add_ln69_8', src/conv2.cpp:69) [208]  (0.787 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr_2', src/conv2.cpp:69) [210]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:69) on array 'input_fm_buffer_1' [242]  (1.237 ns)

 <State 38>: 1.237ns
The critical path consists of the following:
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:69) on array 'input_fm_buffer_1' [242]  (1.237 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.754 ns)
'fmul' operation ('mul', src/conv2.cpp:69) [243]  (6.262 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:69) [243]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:69) [243]  (7.016 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_2', src/conv2.cpp:69) [249]  (7.016 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_4', src/conv2.cpp:69) [255]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_6', src/conv2.cpp:69) [261]  (7.016 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:69) [244]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_1', src/conv2.cpp:69) [247]  (5.889 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv2.cpp:69) [247]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv2.cpp:69) [247]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv2.cpp:69) [247]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_2', src/conv2.cpp:69) [250]  (5.889 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv2.cpp:69) [250]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv2.cpp:69) [250]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv2.cpp:69) [250]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_3', src/conv2.cpp:69) [253]  (5.889 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv2.cpp:69) [253]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv2.cpp:69) [253]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv2.cpp:69) [253]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_4', src/conv2.cpp:69) [256]  (5.889 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv2.cpp:69) [256]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv2.cpp:69) [256]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv2.cpp:69) [256]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_5', src/conv2.cpp:69) [259]  (5.889 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv2.cpp:69) [259]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv2.cpp:69) [259]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv2.cpp:69) [259]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_6', src/conv2.cpp:69) [262]  (5.889 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv2.cpp:69) [262]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv2.cpp:69) [262]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv2.cpp:69) [262]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add57_7', src/conv2.cpp:69) [265]  (5.889 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv2.cpp:69) [265]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv2.cpp:69) [265]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv2.cpp:69) [265]  (6.437 ns)

 <State 74>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln69', src/conv2.cpp:69) of variable 'add57_7', src/conv2.cpp:69 on array 'output_fm_buffer' [266]  (1.237 ns)

 <State 75>: 1.088ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:120->src/conv2.cpp:76) with incoming values : ('add_ln120', src/conv2.cpp:120->src/conv2.cpp:76) [277]  (0.000 ns)
	'add' operation ('empty_92', src/conv2.cpp:120->src/conv2.cpp:76) [291]  (1.088 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [294]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:120->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:120->src/conv2.cpp:76) [295]  (7.300 ns)

 <State 85>: 1.638ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:121->src/conv2.cpp:76) with incoming values : ('add_ln121', src/conv2.cpp:121->src/conv2.cpp:76) [301]  (0.000 ns)
	'add' operation ('empty_94', src/conv2.cpp:121->src/conv2.cpp:76) [315]  (0.765 ns)
	'sub' operation ('sub_ln124', src/conv2.cpp:124->src/conv2.cpp:76) [320]  (0.873 ns)

 <State 86>: 3.523ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:124->src/conv2.cpp:76) with incoming values : ('add_ln122', src/conv2.cpp:122->src/conv2.cpp:76) [323]  (0.000 ns)
	'add' operation ('add_ln124', src/conv2.cpp:124->src/conv2.cpp:76) [336]  (0.789 ns)
	'add' operation ('add_ln124_4', src/conv2.cpp:124->src/conv2.cpp:76) [338]  (0.765 ns)
	'add' operation ('add_ln124_7', src/conv2.cpp:124->src/conv2.cpp:76) [341]  (0.884 ns)
	'add' operation ('add_ln124_5', src/conv2.cpp:124->src/conv2.cpp:76) [343]  (1.085 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [347]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [348]  (7.300 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add23_i', src/conv2.cpp:124->src/conv2.cpp:76) [350]  (5.889 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:124->src/conv2.cpp:76) [350]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:124->src/conv2.cpp:76) [350]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:124->src/conv2.cpp:76) [350]  (6.437 ns)

 <State 100>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.427 ns)
'fcmp' operation ('tmp_3', src/conv2.cpp:125->src/conv2.cpp:76) [357]  (2.355 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_6_req', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [360]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln124', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [361]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [362]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [362]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [362]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [362]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_6_resp', src/conv2.cpp:124->src/conv2.cpp:76) on port 'gmem' (src/conv2.cpp:124->src/conv2.cpp:76) [362]  (7.300 ns)

 <State 108>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty_95') with incoming values : ('empty_96') [371]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [378]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer' [379]  (1.237 ns)
	blocking operation 0.831 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
