{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556976115829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556976115830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 22:21:55 2019 " "Processing started: Sat May 04 22:21:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556976115830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556976115830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map eitbit_adder_7seg -c eitbit_adder_7seg --generate_functional_sim_netlist " "Command: quartus_map eitbit_adder_7seg -c eitbit_adder_7seg --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556976115830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556976116257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fnddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FNDdecoder-dataflow_when_else " "Found design unit 1: FNDdecoder-dataflow_when_else" {  } { { "FNDdecoder.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/FNDdecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116705 ""} { "Info" "ISGN_ENTITY_NAME" "1 FNDdecoder " "Found entity 1: FNDdecoder" {  } { { "FNDdecoder.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/FNDdecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116709 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116712 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116715 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eibbit_adder_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eibbit_adder_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eibbit_adder_vhd-sample " "Found design unit 1: eibbit_adder_vhd-sample" {  } { { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eibbit_adder_vhd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116719 ""} { "Info" "ISGN_ENTITY_NAME" "1 eibbit_adder_vhd " "Found entity 1: eibbit_adder_vhd" {  } { { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eibbit_adder_vhd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nine_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nine_bcd-behav " "Found design unit 1: nine_bcd-behav" {  } { { "nine_bcd.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/nine_bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116722 ""} { "Info" "ISGN_ENTITY_NAME" "1 nine_bcd " "Found entity 1: nine_bcd" {  } { { "nine_bcd.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/nine_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eitbit_adder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eitbit_adder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eitbit_adder_7seg-behav " "Found design unit 1: eitbit_adder_7seg-behav" {  } { { "eitbit_adder_7seg.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eitbit_adder_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116725 ""} { "Info" "ISGN_ENTITY_NAME" "1 eitbit_adder_7seg " "Found entity 1: eitbit_adder_7seg" {  } { { "eitbit_adder_7seg.vhd" "" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eitbit_adder_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556976116725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556976116725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eitbit_adder_7seg " "Elaborating entity \"eitbit_adder_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556976116760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eibbit_adder_vhd eibbit_adder_vhd:eitbit_adder " "Elaborating entity \"eibbit_adder_vhd\" for hierarchy \"eibbit_adder_vhd:eitbit_adder\"" {  } { { "eitbit_adder_7seg.vhd" "eitbit_adder" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eitbit_adder_7seg.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556976116767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder eibbit_adder_vhd:eitbit_adder\|half_adder:u0 " "Elaborating entity \"half_adder\" for hierarchy \"eibbit_adder_vhd:eitbit_adder\|half_adder:u0\"" {  } { { "eibbit_adder_vhd.vhd" "u0" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eibbit_adder_vhd.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556976116772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder eibbit_adder_vhd:eitbit_adder\|full_adder:u1 " "Elaborating entity \"full_adder\" for hierarchy \"eibbit_adder_vhd:eitbit_adder\|full_adder:u1\"" {  } { { "eibbit_adder_vhd.vhd" "u1" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eibbit_adder_vhd.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556976116775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Gate eibbit_adder_vhd:eitbit_adder\|full_adder:u1\|OR_Gate:org " "Elaborating entity \"OR_Gate\" for hierarchy \"eibbit_adder_vhd:eitbit_adder\|full_adder:u1\|OR_Gate:org\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556976116780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_bcd nine_bcd:bi_to_bcd " "Elaborating entity \"nine_bcd\" for hierarchy \"nine_bcd:bi_to_bcd\"" {  } { { "eitbit_adder_7seg.vhd" "bi_to_bcd" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eitbit_adder_7seg.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556976116809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FNDdecoder FNDdecoder:seg1 " "Elaborating entity \"FNDdecoder\" for hierarchy \"FNDdecoder:seg1\"" {  } { { "eitbit_adder_7seg.vhd" "seg1" { Text "D:/VHDL/5_02_ex039_eitbit_adder_7seg/eitbit_adder_7seg_sw/eitbit_adder_7seg.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556976116831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556976117113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 22:21:57 2019 " "Processing ended: Sat May 04 22:21:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556976117113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556976117113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556976117113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556976117113 ""}
