// Seed: 3183348533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout tri1 id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_13 == -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    output tri  _id_0,
    input  wand id_1,
    output tri0 id_2
);
  wire [-1 : -1] id_4;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [id_0 : -1] id_6 = 1;
  logic id_7;
  ;
  wire id_8;
endmodule
