# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jun 13 2022 13:58:38

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP1K
Derating factors (Best:Typical:Worst) :-  ( 0.657424 : 0.85 : 1.03182 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
		6.3::PI to PO Path Details
			6.3.1::Path details for port: V1P8A_EN
			6.3.2::Path details for port: V33A_ENn
			6.3.3::Path details for port: V5A_EN
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: V1P8A_EN
			6.6.2::Path details for port: V33A_ENn
			6.6.3::Path details for port: V5A_EN
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: TOP|FPGA_OSC  | N/A  | Target: 293.26 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
V33A_OK            V1P8A_EN            9449        
SLP_SUSn           V33A_ENn            11750       
V33A_OK            V5A_EN              10079       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
V33A_OK            V1P8A_EN            8751                
SLP_SUSn           V33A_ENn            10897               
V33A_OK            V5A_EN              9370                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary

 =====================================================================
                    End of Path Details for Clock Frequency Summary
 #####################################################################


 #####################################################################
                    5::Path Details for Clock Relationship Summary
 =====================================================================


 =====================================================================
                    End of Path Details for Clock Relationship Summary
 #####################################################################


 #####################################################################
                    6::Path Details for DataSheet
 =====================================================================


6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: V1P8A_EN  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : V1P8A_EN
Input Port       : V33A_OK
Pad to Pad Delay : 9449

Pad to Pad Path
pin name                                      model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------  ----------------------  -----  -----------------  ----  ------  
V33A_OK                                       TOP                     0      0                  RISE  1       
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in    IO_PAD                  0      0                  RISE  1       
ipInertedIOPad_V33A_OK_iopad/DOUT             IO_PAD                  510    510                RISE  1       
ipInertedIOPad_V33A_OK_preio/PADIN            PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
ipInertedIOPad_V33A_OK_preio/DIN0             PRE_IO_PIN_TYPE_000001  908    1418               RISE  1       
I__64/I                                       Odrv4                   0      1418               RISE  1       
I__64/O                                       Odrv4                   516    1934               RISE  1       
I__66/I                                       IoSpan4Mux              0      1934               RISE  1       
I__66/O                                       IoSpan4Mux              423    2357               RISE  1       
I__68/I                                       IoSpan4Mux              0      2357               RISE  1       
I__68/O                                       IoSpan4Mux              423    2780               RISE  1       
I__70/I                                       IoSpan4Mux              0      2780               RISE  1       
I__70/O                                       IoSpan4Mux              423    3203               RISE  1       
I__72/I                                       LocalMux                0      3203               RISE  1       
I__72/O                                       LocalMux                485    3688               RISE  1       
I__74/I                                       IoInMux                 0      3688               RISE  1       
I__74/O                                       IoInMux                 382    4070               RISE  1       
ipInertedIOPad_V1P8A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      4070               RISE  1       
ipInertedIOPad_V1P8A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001  3291   7361               FALL  1       
ipInertedIOPad_V1P8A_EN_iopad/DIN             IO_PAD                  0      7361               FALL  1       
ipInertedIOPad_V1P8A_EN_iopad/PACKAGEPIN:out  IO_PAD                  2088   9449               FALL  1       
V1P8A_EN                                      TOP                     0      9449               FALL  1       

6.3.2::Path details for port: V33A_ENn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : V33A_ENn
Input Port       : SLP_SUSn
Pad to Pad Delay : 11750

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SLP_SUSn                                      TOP                        0      0                  RISE  1       
ipInertedIOPad_SLP_SUSn_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_SLP_SUSn_iopad/DOUT            IO_PAD                     510    510                RISE  1       
ipInertedIOPad_SLP_SUSn_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_SLP_SUSn_preio/DIN0            PRE_IO_PIN_TYPE_000001     908    1418               RISE  1       
I__99/I                                       Odrv4                      0      1418               RISE  1       
I__99/O                                       Odrv4                      516    1934               RISE  1       
I__100/I                                      Span4Mux_v                 0      1934               RISE  1       
I__100/O                                      Span4Mux_v                 516    2450               RISE  1       
I__101/I                                      Span4Mux_h                 0      2450               RISE  1       
I__101/O                                      Span4Mux_h                 444    2893               RISE  1       
I__102/I                                      LocalMux                   0      2893               RISE  1       
I__102/O                                      LocalMux                   485    3378               RISE  1       
I__103/I                                      InMux                      0      3378               RISE  1       
I__103/O                                      InMux                      382    3760               RISE  1       
SLP_SUSn_RNIN4K9_LC_5_12_0/in3                LogicCell40_SEQ_MODE_0000  0      3760               RISE  1       
SLP_SUSn_RNIN4K9_LC_5_12_0/lcout              LogicCell40_SEQ_MODE_0000  464    4225               RISE  1       
I__94/I                                       Odrv4                      0      4225               RISE  1       
I__94/O                                       Odrv4                      516    4740               RISE  1       
I__95/I                                       Span4Mux_s3_h              0      4740               RISE  1       
I__95/O                                       Span4Mux_s3_h              340    5081               RISE  1       
I__96/I                                       IoSpan4Mux                 0      5081               RISE  1       
I__96/O                                       IoSpan4Mux                 423    5504               RISE  1       
I__97/I                                       LocalMux                   0      5504               RISE  1       
I__97/O                                       LocalMux                   485    5989               RISE  1       
I__98/I                                       IoInMux                    0      5989               RISE  1       
I__98/O                                       IoInMux                    382    6371               RISE  1       
ipInertedIOPad_V33A_ENn_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6371               RISE  1       
ipInertedIOPad_V33A_ENn_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3291   9662               FALL  1       
ipInertedIOPad_V33A_ENn_iopad/DIN             IO_PAD                     0      9662               FALL  1       
ipInertedIOPad_V33A_ENn_iopad/PACKAGEPIN:out  IO_PAD                     2088   11750              FALL  1       
V33A_ENn                                      TOP                        0      11750              FALL  1       

6.3.3::Path details for port: V5A_EN    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : V5A_EN
Input Port       : V33A_OK
Pad to Pad Delay : 10079

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
V33A_OK                                     TOP                     0      0                  RISE  1       
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
ipInertedIOPad_V33A_OK_iopad/DOUT           IO_PAD                  510    510                RISE  1       
ipInertedIOPad_V33A_OK_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
ipInertedIOPad_V33A_OK_preio/DIN0           PRE_IO_PIN_TYPE_000001  908    1418               RISE  1       
I__65/I                                     Odrv12                  0      1418               RISE  1       
I__65/O                                     Odrv12                  722    2140               RISE  1       
I__67/I                                     Span12Mux_v             0      2140               RISE  1       
I__67/O                                     Span12Mux_v             722    2863               RISE  1       
I__69/I                                     Sp12to4                 0      2863               RISE  1       
I__69/O                                     Sp12to4                 629    3492               RISE  1       
I__71/I                                     Span4Mux_s3_h           0      3492               RISE  1       
I__71/O                                     Span4Mux_s3_h           340    3832               RISE  1       
I__73/I                                     LocalMux                0      3832               RISE  1       
I__73/O                                     LocalMux                485    4317               RISE  1       
I__75/I                                     IoInMux                 0      4317               RISE  1       
I__75/O                                     IoInMux                 382    4699               RISE  1       
ipInertedIOPad_V5A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      4699               RISE  1       
ipInertedIOPad_V5A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001  3291   7991               FALL  1       
ipInertedIOPad_V5A_EN_iopad/DIN             IO_PAD                  0      7991               FALL  1       
ipInertedIOPad_V5A_EN_iopad/PACKAGEPIN:out  IO_PAD                  2088   10079              FALL  1       
V5A_EN                                      TOP                     0      10079              FALL  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: V1P8A_EN  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : V1P8A_EN
Input Port       : V33A_OK
Pad to Pad Delay : 8751

Pad to Pad Path
pin name                                      model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------  ----------------------  -----  -----------------  ----  ------  
V33A_OK                                       TOP                     0      0                  FALL  1       
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in    IO_PAD                  0      0                  FALL  1       
ipInertedIOPad_V33A_OK_iopad/DOUT             IO_PAD                  460    460                FALL  1       
ipInertedIOPad_V33A_OK_preio/PADIN            PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
ipInertedIOPad_V33A_OK_preio/DIN0             PRE_IO_PIN_TYPE_000001  681    1141               FALL  1       
I__64/I                                       Odrv4                   0      1141               FALL  1       
I__64/O                                       Odrv4                   547    1688               FALL  1       
I__66/I                                       IoSpan4Mux              0      1688               FALL  1       
I__66/O                                       IoSpan4Mux              475    2162               FALL  1       
I__68/I                                       IoSpan4Mux              0      2162               FALL  1       
I__68/O                                       IoSpan4Mux              475    2637               FALL  1       
I__70/I                                       IoSpan4Mux              0      2637               FALL  1       
I__70/O                                       IoSpan4Mux              475    3112               FALL  1       
I__72/I                                       LocalMux                0      3112               FALL  1       
I__72/O                                       LocalMux                454    3566               FALL  1       
I__74/I                                       IoInMux                 0      3566               FALL  1       
I__74/O                                       IoInMux                 320    3886               FALL  1       
ipInertedIOPad_V1P8A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3886               FALL  1       
ipInertedIOPad_V1P8A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2951   6837               RISE  1       
ipInertedIOPad_V1P8A_EN_iopad/DIN             IO_PAD                  0      6837               RISE  1       
ipInertedIOPad_V1P8A_EN_iopad/PACKAGEPIN:out  IO_PAD                  1914   8751               RISE  1       
V1P8A_EN                                      TOP                     0      8751               RISE  1       

6.6.2::Path details for port: V33A_ENn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : V33A_ENn
Input Port       : SLP_SUSn
Pad to Pad Delay : 10897

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SLP_SUSn                                      TOP                        0      0                  FALL  1       
ipInertedIOPad_SLP_SUSn_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_SLP_SUSn_iopad/DOUT            IO_PAD                     460    460                FALL  1       
ipInertedIOPad_SLP_SUSn_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_SLP_SUSn_preio/DIN0            PRE_IO_PIN_TYPE_000001     681    1141               FALL  1       
I__99/I                                       Odrv4                      0      1141               FALL  1       
I__99/O                                       Odrv4                      547    1688               FALL  1       
I__100/I                                      Span4Mux_v                 0      1688               FALL  1       
I__100/O                                      Span4Mux_v                 547    2235               FALL  1       
I__101/I                                      Span4Mux_h                 0      2235               FALL  1       
I__101/O                                      Span4Mux_h                 464    2699               FALL  1       
I__102/I                                      LocalMux                   0      2699               FALL  1       
I__102/O                                      LocalMux                   454    3153               FALL  1       
I__103/I                                      InMux                      0      3153               FALL  1       
I__103/O                                      InMux                      320    3473               FALL  1       
SLP_SUSn_RNIN4K9_LC_5_12_0/in3                LogicCell40_SEQ_MODE_0000  0      3473               FALL  1       
SLP_SUSn_RNIN4K9_LC_5_12_0/lcout              LogicCell40_SEQ_MODE_0000  423    3896               FALL  1       
I__94/I                                       Odrv4                      0      3896               FALL  1       
I__94/O                                       Odrv4                      547    4443               FALL  1       
I__95/I                                       Span4Mux_s3_h              0      4443               FALL  1       
I__95/O                                       Span4Mux_s3_h              340    4783               FALL  1       
I__96/I                                       IoSpan4Mux                 0      4783               FALL  1       
I__96/O                                       IoSpan4Mux                 475    5258               FALL  1       
I__97/I                                       LocalMux                   0      5258               FALL  1       
I__97/O                                       LocalMux                   454    5712               FALL  1       
I__98/I                                       IoInMux                    0      5712               FALL  1       
I__98/O                                       IoInMux                    320    6032               FALL  1       
ipInertedIOPad_V33A_ENn_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6032               FALL  1       
ipInertedIOPad_V33A_ENn_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2951   8983               RISE  1       
ipInertedIOPad_V33A_ENn_iopad/DIN             IO_PAD                     0      8983               RISE  1       
ipInertedIOPad_V33A_ENn_iopad/PACKAGEPIN:out  IO_PAD                     1914   10897              RISE  1       
V33A_ENn                                      TOP                        0      10897              RISE  1       

6.6.3::Path details for port: V5A_EN    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : V5A_EN
Input Port       : V33A_OK
Pad to Pad Delay : 9370

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
V33A_OK                                     TOP                     0      0                  FALL  1       
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
ipInertedIOPad_V33A_OK_iopad/DOUT           IO_PAD                  460    460                FALL  1       
ipInertedIOPad_V33A_OK_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
ipInertedIOPad_V33A_OK_preio/DIN0           PRE_IO_PIN_TYPE_000001  681    1141               FALL  1       
I__65/I                                     Odrv12                  0      1141               FALL  1       
I__65/O                                     Odrv12                  794    1935               FALL  1       
I__67/I                                     Span12Mux_v             0      1935               FALL  1       
I__67/O                                     Span12Mux_v             794    2730               FALL  1       
I__69/I                                     Sp12to4                 0      2730               FALL  1       
I__69/O                                     Sp12to4                 660    3390               FALL  1       
I__71/I                                     Span4Mux_s3_h           0      3390               FALL  1       
I__71/O                                     Span4Mux_s3_h           340    3731               FALL  1       
I__73/I                                     LocalMux                0      3731               FALL  1       
I__73/O                                     LocalMux                454    4185               FALL  1       
I__75/I                                     IoInMux                 0      4185               FALL  1       
I__75/O                                     IoInMux                 320    4505               FALL  1       
ipInertedIOPad_V5A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      4505               FALL  1       
ipInertedIOPad_V5A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2951   7456               RISE  1       
ipInertedIOPad_V5A_EN_iopad/DIN             IO_PAD                  0      7456               RISE  1       
ipInertedIOPad_V5A_EN_iopad/PACKAGEPIN:out  IO_PAD                  1914   9370               RISE  1       
V5A_EN                                      TOP                     0      9370               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : V33A_OK
Path End         : V1P8A_EN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9315
---------------------------------------   ---- 
End-of-path arrival time (ps)             9315
 
Data path
pin name                                      model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
V33A_OK                                       TOP                         0                 0   +INF  RISE       1
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in    IO_PAD                      0                 0   +INF  RISE       1
ipInertedIOPad_V33A_OK_iopad/DOUT             IO_PAD                    510               510   +INF  RISE       1
ipInertedIOPad_V33A_OK_preio/PADIN            PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
ipInertedIOPad_V33A_OK_preio/DIN0             PRE_IO_PIN_TYPE_000001    681              1191   +INF  FALL       1
I__64/I                                       Odrv4                       0              1191   +INF  FALL       1
I__64/O                                       Odrv4                     547              1738   +INF  FALL       1
I__66/I                                       IoSpan4Mux                  0              1738   +INF  FALL       1
I__66/O                                       IoSpan4Mux                475              2212   +INF  FALL       1
I__68/I                                       IoSpan4Mux                  0              2212   +INF  FALL       1
I__68/O                                       IoSpan4Mux                475              2687   +INF  FALL       1
I__70/I                                       IoSpan4Mux                  0              2687   +INF  FALL       1
I__70/O                                       IoSpan4Mux                475              3162   +INF  FALL       1
I__72/I                                       LocalMux                    0              3162   +INF  FALL       1
I__72/O                                       LocalMux                  454              3616   +INF  FALL       1
I__74/I                                       IoInMux                     0              3616   +INF  FALL       1
I__74/O                                       IoInMux                   320              3936   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3936   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001   3291              7227   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_iopad/DIN             IO_PAD                      0              7227   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_iopad/PACKAGEPIN:out  IO_PAD                   2088              9315   +INF  FALL       1
V1P8A_EN                                      TOP                         0              9315   +INF  FALL       1


++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : V33A_OK
Path End         : V5A_EN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9884
---------------------------------------   ---- 
End-of-path arrival time (ps)             9884
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
V33A_OK                                     TOP                         0                 0   +INF  FALL       1
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  FALL       1
ipInertedIOPad_V33A_OK_iopad/DOUT           IO_PAD                    460               460   +INF  FALL       1
ipInertedIOPad_V33A_OK_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               460   +INF  FALL       1
ipInertedIOPad_V33A_OK_preio/DIN0           PRE_IO_PIN_TYPE_000001    681              1141   +INF  FALL       1
I__65/I                                     Odrv12                      0              1141   +INF  FALL       1
I__65/O                                     Odrv12                    794              1935   +INF  FALL       1
I__67/I                                     Span12Mux_v                 0              1935   +INF  FALL       1
I__67/O                                     Span12Mux_v               794              2730   +INF  FALL       1
I__69/I                                     Sp12to4                     0              2730   +INF  FALL       1
I__69/O                                     Sp12to4                   660              3390   +INF  FALL       1
I__71/I                                     Span4Mux_s3_h               0              3390   +INF  FALL       1
I__71/O                                     Span4Mux_s3_h             340              3731   +INF  FALL       1
I__73/I                                     LocalMux                    0              3731   +INF  FALL       1
I__73/O                                     LocalMux                  454              4185   +INF  FALL       1
I__75/I                                     IoInMux                     0              4185   +INF  FALL       1
I__75/O                                     IoInMux                   320              4505   +INF  FALL       1
ipInertedIOPad_V5A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              4505   +INF  FALL       1
ipInertedIOPad_V5A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001   3291              7796   +INF  FALL       1
ipInertedIOPad_V5A_EN_iopad/DIN             IO_PAD                      0              7796   +INF  FALL       1
ipInertedIOPad_V5A_EN_iopad/PACKAGEPIN:out  IO_PAD                   2088              9884   +INF  FALL       1
V5A_EN                                      TOP                         0              9884   +INF  FALL       1


++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SLP_SUSn
Path End         : V33A_ENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11461
---------------------------------------   ----- 
End-of-path arrival time (ps)             11461
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SLP_SUSn                                      TOP                            0                 0   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_preio/DIN0            PRE_IO_PIN_TYPE_000001       681              1191   +INF  FALL       1
I__99/I                                       Odrv4                          0              1191   +INF  FALL       1
I__99/O                                       Odrv4                        547              1738   +INF  FALL       1
I__100/I                                      Span4Mux_v                     0              1738   +INF  FALL       1
I__100/O                                      Span4Mux_v                   547              2285   +INF  FALL       1
I__101/I                                      Span4Mux_h                     0              2285   +INF  FALL       1
I__101/O                                      Span4Mux_h                   464              2749   +INF  FALL       1
I__102/I                                      LocalMux                       0              2749   +INF  FALL       1
I__102/O                                      LocalMux                     454              3203   +INF  FALL       1
I__103/I                                      InMux                          0              3203   +INF  FALL       1
I__103/O                                      InMux                        320              3523   +INF  FALL       1
SLP_SUSn_RNIN4K9_LC_5_12_0/in3                LogicCell40_SEQ_MODE_0000      0              3523   +INF  FALL       1
SLP_SUSn_RNIN4K9_LC_5_12_0/lcout              LogicCell40_SEQ_MODE_0000    423              3946   +INF  FALL       1
I__94/I                                       Odrv4                          0              3946   +INF  FALL       1
I__94/O                                       Odrv4                        547              4493   +INF  FALL       1
I__95/I                                       Span4Mux_s3_h                  0              4493   +INF  FALL       1
I__95/O                                       Span4Mux_s3_h                340              4833   +INF  FALL       1
I__96/I                                       IoSpan4Mux                     0              4833   +INF  FALL       1
I__96/O                                       IoSpan4Mux                   475              5308   +INF  FALL       1
I__97/I                                       LocalMux                       0              5308   +INF  FALL       1
I__97/O                                       LocalMux                     454              5762   +INF  FALL       1
I__98/I                                       IoInMux                        0              5762   +INF  FALL       1
I__98/O                                       IoInMux                      320              6082   +INF  FALL       1
ipInertedIOPad_V33A_ENn_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6082   +INF  FALL       1
ipInertedIOPad_V33A_ENn_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3291              9373   +INF  FALL       1
ipInertedIOPad_V33A_ENn_iopad/DIN             IO_PAD                         0              9373   +INF  FALL       1
ipInertedIOPad_V33A_ENn_iopad/PACKAGEPIN:out  IO_PAD                      2088             11461   +INF  FALL       1
V33A_ENn                                      TOP                            0             11461   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : V33A_OK
Path End         : V1P8A_EN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9315
---------------------------------------   ---- 
End-of-path arrival time (ps)             9315
 
Data path
pin name                                      model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
V33A_OK                                       TOP                         0                 0   +INF  RISE       1
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in    IO_PAD                      0                 0   +INF  RISE       1
ipInertedIOPad_V33A_OK_iopad/DOUT             IO_PAD                    510               510   +INF  RISE       1
ipInertedIOPad_V33A_OK_preio/PADIN            PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
ipInertedIOPad_V33A_OK_preio/DIN0             PRE_IO_PIN_TYPE_000001    681              1191   +INF  FALL       1
I__64/I                                       Odrv4                       0              1191   +INF  FALL       1
I__64/O                                       Odrv4                     547              1738   +INF  FALL       1
I__66/I                                       IoSpan4Mux                  0              1738   +INF  FALL       1
I__66/O                                       IoSpan4Mux                475              2212   +INF  FALL       1
I__68/I                                       IoSpan4Mux                  0              2212   +INF  FALL       1
I__68/O                                       IoSpan4Mux                475              2687   +INF  FALL       1
I__70/I                                       IoSpan4Mux                  0              2687   +INF  FALL       1
I__70/O                                       IoSpan4Mux                475              3162   +INF  FALL       1
I__72/I                                       LocalMux                    0              3162   +INF  FALL       1
I__72/O                                       LocalMux                  454              3616   +INF  FALL       1
I__74/I                                       IoInMux                     0              3616   +INF  FALL       1
I__74/O                                       IoInMux                   320              3936   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3936   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001   3291              7227   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_iopad/DIN             IO_PAD                      0              7227   +INF  FALL       1
ipInertedIOPad_V1P8A_EN_iopad/PACKAGEPIN:out  IO_PAD                   2088              9315   +INF  FALL       1
V1P8A_EN                                      TOP                         0              9315   +INF  FALL       1


++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : V33A_OK
Path End         : V5A_EN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9884
---------------------------------------   ---- 
End-of-path arrival time (ps)             9884
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
V33A_OK                                     TOP                         0                 0   +INF  FALL       1
ipInertedIOPad_V33A_OK_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  FALL       1
ipInertedIOPad_V33A_OK_iopad/DOUT           IO_PAD                    460               460   +INF  FALL       1
ipInertedIOPad_V33A_OK_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               460   +INF  FALL       1
ipInertedIOPad_V33A_OK_preio/DIN0           PRE_IO_PIN_TYPE_000001    681              1141   +INF  FALL       1
I__65/I                                     Odrv12                      0              1141   +INF  FALL       1
I__65/O                                     Odrv12                    794              1935   +INF  FALL       1
I__67/I                                     Span12Mux_v                 0              1935   +INF  FALL       1
I__67/O                                     Span12Mux_v               794              2730   +INF  FALL       1
I__69/I                                     Sp12to4                     0              2730   +INF  FALL       1
I__69/O                                     Sp12to4                   660              3390   +INF  FALL       1
I__71/I                                     Span4Mux_s3_h               0              3390   +INF  FALL       1
I__71/O                                     Span4Mux_s3_h             340              3731   +INF  FALL       1
I__73/I                                     LocalMux                    0              3731   +INF  FALL       1
I__73/O                                     LocalMux                  454              4185   +INF  FALL       1
I__75/I                                     IoInMux                     0              4185   +INF  FALL       1
I__75/O                                     IoInMux                   320              4505   +INF  FALL       1
ipInertedIOPad_V5A_EN_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              4505   +INF  FALL       1
ipInertedIOPad_V5A_EN_preio/PADOUT          PRE_IO_PIN_TYPE_011001   3291              7796   +INF  FALL       1
ipInertedIOPad_V5A_EN_iopad/DIN             IO_PAD                      0              7796   +INF  FALL       1
ipInertedIOPad_V5A_EN_iopad/PACKAGEPIN:out  IO_PAD                   2088              9884   +INF  FALL       1
V5A_EN                                      TOP                         0              9884   +INF  FALL       1


++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SLP_SUSn
Path End         : V33A_ENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11461
---------------------------------------   ----- 
End-of-path arrival time (ps)             11461
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SLP_SUSn                                      TOP                            0                 0   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_SLP_SUSn_preio/DIN0            PRE_IO_PIN_TYPE_000001       681              1191   +INF  FALL       1
I__99/I                                       Odrv4                          0              1191   +INF  FALL       1
I__99/O                                       Odrv4                        547              1738   +INF  FALL       1
I__100/I                                      Span4Mux_v                     0              1738   +INF  FALL       1
I__100/O                                      Span4Mux_v                   547              2285   +INF  FALL       1
I__101/I                                      Span4Mux_h                     0              2285   +INF  FALL       1
I__101/O                                      Span4Mux_h                   464              2749   +INF  FALL       1
I__102/I                                      LocalMux                       0              2749   +INF  FALL       1
I__102/O                                      LocalMux                     454              3203   +INF  FALL       1
I__103/I                                      InMux                          0              3203   +INF  FALL       1
I__103/O                                      InMux                        320              3523   +INF  FALL       1
SLP_SUSn_RNIN4K9_LC_5_12_0/in3                LogicCell40_SEQ_MODE_0000      0              3523   +INF  FALL       1
SLP_SUSn_RNIN4K9_LC_5_12_0/lcout              LogicCell40_SEQ_MODE_0000    423              3946   +INF  FALL       1
I__94/I                                       Odrv4                          0              3946   +INF  FALL       1
I__94/O                                       Odrv4                        547              4493   +INF  FALL       1
I__95/I                                       Span4Mux_s3_h                  0              4493   +INF  FALL       1
I__95/O                                       Span4Mux_s3_h                340              4833   +INF  FALL       1
I__96/I                                       IoSpan4Mux                     0              4833   +INF  FALL       1
I__96/O                                       IoSpan4Mux                   475              5308   +INF  FALL       1
I__97/I                                       LocalMux                       0              5308   +INF  FALL       1
I__97/O                                       LocalMux                     454              5762   +INF  FALL       1
I__98/I                                       IoInMux                        0              5762   +INF  FALL       1
I__98/O                                       IoInMux                      320              6082   +INF  FALL       1
ipInertedIOPad_V33A_ENn_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6082   +INF  FALL       1
ipInertedIOPad_V33A_ENn_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3291              9373   +INF  FALL       1
ipInertedIOPad_V33A_ENn_iopad/DIN             IO_PAD                         0              9373   +INF  FALL       1
ipInertedIOPad_V33A_ENn_iopad/PACKAGEPIN:out  IO_PAD                      2088             11461   +INF  FALL       1
V33A_ENn                                      TOP                            0             11461   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

