

================================================================
== Vitis HLS Report for 'byteGen'
================================================================
* Date:           Tue Oct  8 21:19:32 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.724 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_byteGen_Pipeline_bytegen_fu_274  |byteGen_Pipeline_bytegen  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      185|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      175|     1266|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      169|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      344|     1613|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+-----+------+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+--------------------------+---------+----+-----+------+-----+
    |grp_byteGen_Pipeline_bytegen_fu_274  |byteGen_Pipeline_bytegen  |        0|   0|  175|  1266|    0|
    +-------------------------------------+--------------------------+---------+----+-----+------+-----+
    |Total                                |                          |        0|   0|  175|  1266|    0|
    +-------------------------------------+--------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_i307_fu_377_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln60_fu_361_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln62_fu_367_p2        |         +|   0|  0|  13|           6|           5|
    |icmp_ln57_fu_331_p2       |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_337_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln536_1_fu_405_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln536_fu_398_p3    |    select|   0|  0|   6|           1|           6|
    |shl_ln60_fu_351_p2        |       shl|   0|  0|  96|          31|          31|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 185|          84|          87|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  43|          8|    1|          8|
    |codeOffsets_address0        |  26|          5|    4|         20|
    |codeOffsets_address1        |  20|          4|    4|         16|
    |empty_58_reg_264            |   9|          2|    6|         12|
    |empty_reg_254               |   9|          2|    1|          2|
    |huffman_eos_stream_blk_n    |   9|          2|    1|          2|
    |huffman_eos_stream_read     |  14|          3|    1|          3|
    |huffman_input_stream_blk_n  |   9|          2|    1|          2|
    |huffman_input_stream_read   |  14|          3|    1|          3|
    |p_bitbuffer_0_reg_230       |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 162|         33|   52|        132|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_i307_reg_500                                  |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   7|   0|    7|          0|
    |codeOffsets_load_1_reg_530                        |  16|   0|   16|          0|
    |codeOffsets_load_2_reg_535                        |  16|   0|   16|          0|
    |codeOffsets_load_3_reg_550                        |  16|   0|   16|          0|
    |codeOffsets_load_4_reg_555                        |  16|   0|   16|          0|
    |codeOffsets_load_5_reg_560                        |  16|   0|   16|          0|
    |codeOffsets_load_6_reg_565                        |  16|   0|   16|          0|
    |codeOffsets_load_reg_515                          |  16|   0|   16|          0|
    |empty_58_reg_264                                  |   6|   0|    6|          0|
    |empty_reg_254                                     |   1|   0|    1|          0|
    |grp_byteGen_Pipeline_bytegen_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |p_bitbuffer_0_reg_230                             |  32|   0|   32|          0|
    |write_flag_0_reg_240                              |   1|   0|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 169|   0|  169|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|               byteGen|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|               byteGen|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|               byteGen|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|               byteGen|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|               byteGen|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|               byteGen|  return value|
|ap_return_0                   |  out|   32|  ap_ctrl_hs|               byteGen|  return value|
|ap_return_1                   |  out|    6|  ap_ctrl_hs|               byteGen|  return value|
|ap_return_2                   |  out|    1|  ap_ctrl_hs|               byteGen|  return value|
|p_read                        |   in|   32|     ap_none|                p_read|        scalar|
|p_read1                       |   in|    6|     ap_none|               p_read1|        scalar|
|codeOffsets_address0          |  out|    4|   ap_memory|           codeOffsets|         array|
|codeOffsets_ce0               |  out|    1|   ap_memory|           codeOffsets|         array|
|codeOffsets_q0                |   in|   16|   ap_memory|           codeOffsets|         array|
|codeOffsets_address1          |  out|    4|   ap_memory|           codeOffsets|         array|
|codeOffsets_ce1               |  out|    1|   ap_memory|           codeOffsets|         array|
|codeOffsets_q1                |   in|   16|   ap_memory|           codeOffsets|         array|
|bl1Codes_address0             |  out|    1|   ap_memory|              bl1Codes|         array|
|bl1Codes_ce0                  |  out|    1|   ap_memory|              bl1Codes|         array|
|bl1Codes_q0                   |   in|    9|   ap_memory|              bl1Codes|         array|
|bl2Codes_address0             |  out|    2|   ap_memory|              bl2Codes|         array|
|bl2Codes_ce0                  |  out|    1|   ap_memory|              bl2Codes|         array|
|bl2Codes_q0                   |   in|    9|   ap_memory|              bl2Codes|         array|
|bl3Codes_address0             |  out|    3|   ap_memory|              bl3Codes|         array|
|bl3Codes_ce0                  |  out|    1|   ap_memory|              bl3Codes|         array|
|bl3Codes_q0                   |   in|    9|   ap_memory|              bl3Codes|         array|
|bl4Codes_address0             |  out|    4|   ap_memory|              bl4Codes|         array|
|bl4Codes_ce0                  |  out|    1|   ap_memory|              bl4Codes|         array|
|bl4Codes_q0                   |   in|    9|   ap_memory|              bl4Codes|         array|
|bl5Codes_address0             |  out|    5|   ap_memory|              bl5Codes|         array|
|bl5Codes_ce0                  |  out|    1|   ap_memory|              bl5Codes|         array|
|bl5Codes_q0                   |   in|    9|   ap_memory|              bl5Codes|         array|
|bl6Codes_address0             |  out|    6|   ap_memory|              bl6Codes|         array|
|bl6Codes_ce0                  |  out|    1|   ap_memory|              bl6Codes|         array|
|bl6Codes_q0                   |   in|    9|   ap_memory|              bl6Codes|         array|
|bl7Codes_address0             |  out|    7|   ap_memory|              bl7Codes|         array|
|bl7Codes_ce0                  |  out|    1|   ap_memory|              bl7Codes|         array|
|bl7Codes_q0                   |   in|    9|   ap_memory|              bl7Codes|         array|
|lens_address0                 |  out|    9|   ap_memory|                  lens|         array|
|lens_ce0                      |  out|    1|   ap_memory|                  lens|         array|
|lens_we0                      |  out|    1|   ap_memory|                  lens|         array|
|lens_d0                       |  out|    5|   ap_memory|                  lens|         array|
|huffman_eos_stream_dout       |   in|    1|     ap_fifo|    huffman_eos_stream|       pointer|
|huffman_eos_stream_empty_n    |   in|    1|     ap_fifo|    huffman_eos_stream|       pointer|
|huffman_eos_stream_read       |  out|    1|     ap_fifo|    huffman_eos_stream|       pointer|
|huffman_input_stream_dout     |   in|   16|     ap_fifo|  huffman_input_stream|       pointer|
|huffman_input_stream_empty_n  |   in|    1|     ap_fifo|  huffman_input_stream|       pointer|
|huffman_input_stream_read     |  out|    1|     ap_fifo|  huffman_input_stream|       pointer|
|nlen_val                      |   in|    9|     ap_none|              nlen_val|        scalar|
|ndist_val                     |   in|    6|     ap_none|             ndist_val|        scalar|
|p_read2                       |   in|    1|     ap_none|               p_read2|        scalar|
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.47>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ndist_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %ndist_val"   --->   Operation 9 'read' 'ndist_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nlen_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %nlen_val"   --->   Operation 10 'read' 'nlen_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%done_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'done_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_bitbuffer_1_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_bitbuffer_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag3_1_loc = alloca i64 1"   --->   Operation 15 'alloca' 'write_flag3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bits_cntr_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'bits_cntr_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'write_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%codeOffsets_addr = getelementptr i16 %codeOffsets, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'codeOffsets_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_read_2, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%icmp_ln57 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 30 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.14ns)   --->   "%or_ln57 = or i1 %p_read_1, i1 %icmp_ln57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 31 'or' 'or_ln57' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln57 = br i1 %or_ln57, void %loadBitStream.i, void %_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 32 'br' 'br_ln57' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (2.10ns)   --->   "%tmp_dt = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 33 'read' 'tmp_dt' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i16 %tmp_dt" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 34 'zext' 'zext_ln60' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i6 %p_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 35 'zext' 'zext_ln60_3' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%shl_ln60 = shl i31 %zext_ln60, i31 %zext_ln60_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 36 'shl' 'shl_ln60' <Predicate = (!or_ln57)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i31 %shl_ln60" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 37 'zext' 'zext_ln60_4' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %zext_ln60_4, i32 %p_read_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 38 'add' 'add_ln60' <Predicate = (!or_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.10ns)   --->   "%huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:61->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 39 'read' 'huffman_eos_stream_read' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln62 = add i6 %p_read_2, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 40 'add' 'add_ln62' <Predicate = (!or_ln57)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln63 = br void %_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:63->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 41 'br' 'br_ln63' <Predicate = (!or_ln57)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ndist_val_cast = zext i6 %ndist_val_read"   --->   Operation 42 'zext' 'ndist_val_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.90ns)   --->   "%add_i307 = add i9 %ndist_val_cast, i9 %nlen_val_read"   --->   Operation 43 'add' 'add_i307' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%codeOffsets_load = load i4 %codeOffsets_addr"   --->   Operation 44 'load' 'codeOffsets_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_59' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_bitbuffer_0 = phi i32 %add_ln60, void %loadBitStream.i, i32 %p_read_3, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 46 'phi' 'p_bitbuffer_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%codeOffsets_addr_1 = getelementptr i16 %codeOffsets, i64 0, i64 1"   --->   Operation 47 'getelementptr' 'codeOffsets_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%codeOffsets_addr_2 = getelementptr i16 %codeOffsets, i64 0, i64 2"   --->   Operation 48 'getelementptr' 'codeOffsets_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%codeOffsets_load = load i4 %codeOffsets_addr"   --->   Operation 49 'load' 'codeOffsets_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 50 [2/2] (0.73ns)   --->   "%codeOffsets_load_1 = load i4 %codeOffsets_addr_1"   --->   Operation 50 'load' 'codeOffsets_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 51 [2/2] (0.73ns)   --->   "%codeOffsets_load_2 = load i4 %codeOffsets_addr_2"   --->   Operation 51 'load' 'codeOffsets_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%codeOffsets_addr_3 = getelementptr i16 %codeOffsets, i64 0, i64 3"   --->   Operation 52 'getelementptr' 'codeOffsets_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%codeOffsets_addr_4 = getelementptr i16 %codeOffsets, i64 0, i64 4"   --->   Operation 53 'getelementptr' 'codeOffsets_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.73ns)   --->   "%codeOffsets_load_1 = load i4 %codeOffsets_addr_1"   --->   Operation 54 'load' 'codeOffsets_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 55 [1/2] (0.73ns)   --->   "%codeOffsets_load_2 = load i4 %codeOffsets_addr_2"   --->   Operation 55 'load' 'codeOffsets_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 56 [2/2] (0.73ns)   --->   "%codeOffsets_load_3 = load i4 %codeOffsets_addr_3"   --->   Operation 56 'load' 'codeOffsets_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 57 [2/2] (0.73ns)   --->   "%codeOffsets_load_4 = load i4 %codeOffsets_addr_4"   --->   Operation 57 'load' 'codeOffsets_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%codeOffsets_addr_5 = getelementptr i16 %codeOffsets, i64 0, i64 5"   --->   Operation 58 'getelementptr' 'codeOffsets_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%codeOffsets_addr_6 = getelementptr i16 %codeOffsets, i64 0, i64 6"   --->   Operation 59 'getelementptr' 'codeOffsets_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.73ns)   --->   "%codeOffsets_load_3 = load i4 %codeOffsets_addr_3"   --->   Operation 60 'load' 'codeOffsets_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 61 [1/2] (0.73ns)   --->   "%codeOffsets_load_4 = load i4 %codeOffsets_addr_4"   --->   Operation 61 'load' 'codeOffsets_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 62 [2/2] (0.73ns)   --->   "%codeOffsets_load_5 = load i4 %codeOffsets_addr_5"   --->   Operation 62 'load' 'codeOffsets_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 63 [2/2] (0.73ns)   --->   "%codeOffsets_load_6 = load i4 %codeOffsets_addr_6"   --->   Operation 63 'load' 'codeOffsets_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 1, void %loadBitStream.i, i1 0, void %entry"   --->   Operation 64 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty = phi i1 %huffman_eos_stream_read, void %loadBitStream.i, i1 %p_read_1, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:61->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 65 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_58 = phi i6 %add_ln62, void %loadBitStream.i, i6 %p_read_2, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 66 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (0.73ns)   --->   "%codeOffsets_load_5 = load i4 %codeOffsets_addr_5"   --->   Operation 67 'load' 'codeOffsets_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 68 [1/2] (0.73ns)   --->   "%codeOffsets_load_6 = load i4 %codeOffsets_addr_6"   --->   Operation 68 'load' 'codeOffsets_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 69 [2/2] (0.50ns)   --->   "%call_ln62 = call void @byteGen_Pipeline_bytegen, i1 %write_flag_0, i6 %empty_58, i32 %p_bitbuffer_0, i1 %empty, i9 %add_i307, i16 %codeOffsets_load, i16 %codeOffsets_load_1, i16 %codeOffsets_load_2, i16 %codeOffsets_load_3, i16 %codeOffsets_load_4, i16 %codeOffsets_load_5, i16 %codeOffsets_load_6, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i5 %lens, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %write_flag_1_loc, i6 %bits_cntr_1_loc, i1 %write_flag3_1_loc, i32 %p_bitbuffer_1_loc, i1 %done_1_loc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 69 'call' 'call_ln62' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln62 = call void @byteGen_Pipeline_bytegen, i1 %write_flag_0, i6 %empty_58, i32 %p_bitbuffer_0, i1 %empty, i9 %add_i307, i16 %codeOffsets_load, i16 %codeOffsets_load_1, i16 %codeOffsets_load_2, i16 %codeOffsets_load_3, i16 %codeOffsets_load_4, i16 %codeOffsets_load_5, i16 %codeOffsets_load_6, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i5 %lens, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %write_flag_1_loc, i6 %bits_cntr_1_loc, i1 %write_flag3_1_loc, i32 %p_bitbuffer_1_loc, i1 %done_1_loc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 70 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.36>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%write_flag_1_loc_load = load i1 %write_flag_1_loc"   --->   Operation 71 'load' 'write_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%bits_cntr_1_loc_load = load i6 %bits_cntr_1_loc"   --->   Operation 72 'load' 'bits_cntr_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%write_flag3_1_loc_load = load i1 %write_flag3_1_loc"   --->   Operation 73 'load' 'write_flag3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_bitbuffer_1_loc_load = load i32 %p_bitbuffer_1_loc"   --->   Operation 74 'load' 'p_bitbuffer_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%done_1_loc_load = load i1 %done_1_loc"   --->   Operation 75 'load' 'done_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.36ns)   --->   "%select_ln536 = select i1 %write_flag_1_loc_load, i6 %bits_cntr_1_loc_load, i6 %p_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 76 'select' 'select_ln536' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.34ns)   --->   "%select_ln536_1 = select i1 %write_flag3_1_loc_load, i1 %done_1_loc_load, i1 %p_read_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 77 'select' 'select_ln536_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i32 %p_bitbuffer_1_loc_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i6 %select_ln536" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i1 %select_ln536_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln536 = ret i39 %mrv_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 81 'ret' 'ret_ln536' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ codeOffsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bl1Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bl2Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bl3Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bl4Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bl5Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bl6Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bl7Codes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lens]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ huffman_eos_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ huffman_input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nlen_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ndist_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1                (read         ) [ 01111111]
ndist_val_read          (read         ) [ 00000000]
nlen_val_read           (read         ) [ 00000000]
p_read_2                (read         ) [ 01111111]
p_read_3                (read         ) [ 01100000]
done_1_loc              (alloca       ) [ 00111111]
p_bitbuffer_1_loc       (alloca       ) [ 00111111]
write_flag3_1_loc       (alloca       ) [ 00111111]
bits_cntr_1_loc         (alloca       ) [ 00111111]
write_flag_1_loc        (alloca       ) [ 00111111]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specmemcore_ln0         (specmemcore  ) [ 00000000]
specinterface_ln0       (specinterface) [ 00000000]
specinterface_ln0       (specinterface) [ 00000000]
codeOffsets_addr        (getelementptr) [ 00100000]
tmp                     (partselect   ) [ 00000000]
icmp_ln57               (icmp         ) [ 00000000]
or_ln57                 (or           ) [ 01000000]
br_ln57                 (br           ) [ 01111100]
tmp_dt                  (read         ) [ 00000000]
zext_ln60               (zext         ) [ 00000000]
zext_ln60_3             (zext         ) [ 00000000]
shl_ln60                (shl          ) [ 00000000]
zext_ln60_4             (zext         ) [ 00000000]
add_ln60                (add          ) [ 01100000]
huffman_eos_stream_read (read         ) [ 01111100]
add_ln62                (add          ) [ 01111100]
br_ln63                 (br           ) [ 01111100]
ndist_val_cast          (zext         ) [ 00000000]
add_i307                (add          ) [ 00111110]
empty_59                (wait         ) [ 00000000]
p_bitbuffer_0           (phi          ) [ 00111110]
codeOffsets_addr_1      (getelementptr) [ 00010000]
codeOffsets_addr_2      (getelementptr) [ 00010000]
codeOffsets_load        (load         ) [ 00011110]
codeOffsets_addr_3      (getelementptr) [ 00001000]
codeOffsets_addr_4      (getelementptr) [ 00001000]
codeOffsets_load_1      (load         ) [ 00001110]
codeOffsets_load_2      (load         ) [ 00001110]
codeOffsets_addr_5      (getelementptr) [ 00000100]
codeOffsets_addr_6      (getelementptr) [ 00000100]
codeOffsets_load_3      (load         ) [ 00000110]
codeOffsets_load_4      (load         ) [ 00000110]
write_flag_0            (phi          ) [ 00111110]
empty                   (phi          ) [ 00111110]
empty_58                (phi          ) [ 00111110]
codeOffsets_load_5      (load         ) [ 00000010]
codeOffsets_load_6      (load         ) [ 00000010]
call_ln62               (call         ) [ 00000000]
write_flag_1_loc_load   (load         ) [ 00000000]
bits_cntr_1_loc_load    (load         ) [ 00000000]
write_flag3_1_loc_load  (load         ) [ 00000000]
p_bitbuffer_1_loc_load  (load         ) [ 00000000]
done_1_loc_load         (load         ) [ 00000000]
select_ln536            (select       ) [ 00000000]
select_ln536_1          (select       ) [ 00000000]
mrv                     (insertvalue  ) [ 00000000]
mrv_1                   (insertvalue  ) [ 00000000]
mrv_2                   (insertvalue  ) [ 00000000]
ret_ln536               (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="codeOffsets">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeOffsets"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bl1Codes">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl1Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bl2Codes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl2Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bl3Codes">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl3Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bl4Codes">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl4Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bl5Codes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl5Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bl6Codes">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl6Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bl7Codes">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl7Codes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lens">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lens"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="huffman_eos_stream">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_eos_stream"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="huffman_input_stream">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_input_stream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="nlen_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nlen_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ndist_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ndist_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byteGen_Pipeline_bytegen"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="done_1_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="done_1_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_bitbuffer_1_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_bitbuffer_1_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_flag3_1_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_1_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bits_cntr_1_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bits_cntr_1_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_flag_1_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ndist_val_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ndist_val_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="nlen_val_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nlen_val_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_2_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_3_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_dt_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_dt/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="huffman_eos_stream_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="huffman_eos_stream_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="codeOffsets_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
<pin id="191" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="codeOffsets_load/1 codeOffsets_load_1/2 codeOffsets_load_2/2 codeOffsets_load_3/3 codeOffsets_load_4/3 codeOffsets_load_5/4 codeOffsets_load_6/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="codeOffsets_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="codeOffsets_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="codeOffsets_addr_3_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_3/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="codeOffsets_addr_4_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_4/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="codeOffsets_addr_5_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_5/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="codeOffsets_addr_6_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_6/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_bitbuffer_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="3"/>
<pin id="232" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_bitbuffer_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_bitbuffer_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_bitbuffer_0/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="write_flag_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="write_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_flag_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="4"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="4"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_0/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="empty_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="4"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="4"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="empty_58_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="1"/>
<pin id="266" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_58 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_58_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="4"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="6" slack="4"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_58/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_byteGen_Pipeline_bytegen_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="3"/>
<pin id="279" dir="0" index="4" bw="1" slack="0"/>
<pin id="280" dir="0" index="5" bw="9" slack="4"/>
<pin id="281" dir="0" index="6" bw="16" slack="3"/>
<pin id="282" dir="0" index="7" bw="16" slack="2"/>
<pin id="283" dir="0" index="8" bw="16" slack="2"/>
<pin id="284" dir="0" index="9" bw="16" slack="1"/>
<pin id="285" dir="0" index="10" bw="16" slack="1"/>
<pin id="286" dir="0" index="11" bw="16" slack="0"/>
<pin id="287" dir="0" index="12" bw="16" slack="0"/>
<pin id="288" dir="0" index="13" bw="9" slack="0"/>
<pin id="289" dir="0" index="14" bw="9" slack="0"/>
<pin id="290" dir="0" index="15" bw="9" slack="0"/>
<pin id="291" dir="0" index="16" bw="9" slack="0"/>
<pin id="292" dir="0" index="17" bw="9" slack="0"/>
<pin id="293" dir="0" index="18" bw="9" slack="0"/>
<pin id="294" dir="0" index="19" bw="9" slack="0"/>
<pin id="295" dir="0" index="20" bw="5" slack="0"/>
<pin id="296" dir="0" index="21" bw="16" slack="0"/>
<pin id="297" dir="0" index="22" bw="1" slack="0"/>
<pin id="298" dir="0" index="23" bw="1" slack="4"/>
<pin id="299" dir="0" index="24" bw="6" slack="4"/>
<pin id="300" dir="0" index="25" bw="1" slack="4"/>
<pin id="301" dir="0" index="26" bw="32" slack="4"/>
<pin id="302" dir="0" index="27" bw="1" slack="4"/>
<pin id="303" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="0" index="3" bw="4" slack="0"/>
<pin id="326" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln57_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln57_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln60_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln60_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln60_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln60_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln60_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln62_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="ndist_val_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ndist_val_cast/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_i307_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i307/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="write_flag_1_loc_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="6"/>
<pin id="385" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_1_loc_load/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="bits_cntr_1_loc_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="6"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_cntr_1_loc_load/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="write_flag3_1_loc_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="6"/>
<pin id="391" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_1_loc_load/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_bitbuffer_1_loc_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="6"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_bitbuffer_1_loc_load/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="done_1_loc_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="6"/>
<pin id="397" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_1_loc_load/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln536_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="6" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="6"/>
<pin id="402" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln536/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln536_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="6"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln536_1/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mrv_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="39" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mrv_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="39" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mrv_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="39" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="39" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_read_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="4"/>
<pin id="432" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="p_read_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="4"/>
<pin id="438" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_read_3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="done_1_loc_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="4"/>
<pin id="449" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="done_1_loc "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_bitbuffer_1_loc_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="4"/>
<pin id="455" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_bitbuffer_1_loc "/>
</bind>
</comp>

<comp id="459" class="1005" name="write_flag3_1_loc_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="4"/>
<pin id="461" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="write_flag3_1_loc "/>
</bind>
</comp>

<comp id="465" class="1005" name="bits_cntr_1_loc_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="4"/>
<pin id="467" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="bits_cntr_1_loc "/>
</bind>
</comp>

<comp id="471" class="1005" name="write_flag_1_loc_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="4"/>
<pin id="473" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="write_flag_1_loc "/>
</bind>
</comp>

<comp id="477" class="1005" name="codeOffsets_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln60_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="490" class="1005" name="huffman_eos_stream_read_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="4"/>
<pin id="492" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="huffman_eos_stream_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln62_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="4"/>
<pin id="497" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_i307_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="4"/>
<pin id="502" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_i307 "/>
</bind>
</comp>

<comp id="505" class="1005" name="codeOffsets_addr_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="1"/>
<pin id="507" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="codeOffsets_addr_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="1"/>
<pin id="512" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="codeOffsets_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="3"/>
<pin id="517" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="codeOffsets_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="codeOffsets_addr_3_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr_3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="codeOffsets_addr_4_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr_4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="codeOffsets_load_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="2"/>
<pin id="532" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="codeOffsets_load_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="codeOffsets_load_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="2"/>
<pin id="537" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="codeOffsets_load_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="codeOffsets_addr_5_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr_5 "/>
</bind>
</comp>

<comp id="545" class="1005" name="codeOffsets_addr_6_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_addr_6 "/>
</bind>
</comp>

<comp id="550" class="1005" name="codeOffsets_load_3_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_load_3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="codeOffsets_load_4_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_load_4 "/>
</bind>
</comp>

<comp id="560" class="1005" name="codeOffsets_load_5_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_load_5 "/>
</bind>
</comp>

<comp id="565" class="1005" name="codeOffsets_load_6_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="codeOffsets_load_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="172" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="80" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="82" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="194" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="211"><net_src comp="202" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="84" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="212" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="229"><net_src comp="220" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="239"><net_src comp="233" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="90" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="240" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="263"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="273"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="305"><net_src comp="245" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="306"><net_src comp="267" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="307"><net_src comp="230" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="308"><net_src comp="257" pin="4"/><net_sink comp="274" pin=4"/></net>

<net id="309"><net_src comp="166" pin="3"/><net_sink comp="274" pin=11"/></net>

<net id="310"><net_src comp="166" pin="7"/><net_sink comp="274" pin=12"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="274" pin=13"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="274" pin=14"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="274" pin=15"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="274" pin=16"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="274" pin=17"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="274" pin=18"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="274" pin=19"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="274" pin=20"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="274" pin=21"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="274" pin=22"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="134" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="321" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="116" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="146" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="134" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="140" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="134" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="122" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="128" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="386" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="389" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="395" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="94" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="392" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="398" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="405" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="116" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="439"><net_src comp="134" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="445"><net_src comp="140" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="450"><net_src comp="96" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="274" pin=27"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="456"><net_src comp="100" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="274" pin=26"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="462"><net_src comp="104" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="274" pin=25"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="468"><net_src comp="108" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="274" pin=24"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="474"><net_src comp="112" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="274" pin=23"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="480"><net_src comp="158" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="488"><net_src comp="361" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="493"><net_src comp="152" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="498"><net_src comp="367" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="503"><net_src comp="377" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="274" pin=5"/></net>

<net id="508"><net_src comp="172" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="513"><net_src comp="180" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="518"><net_src comp="166" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="274" pin=6"/></net>

<net id="523"><net_src comp="194" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="528"><net_src comp="202" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="533"><net_src comp="166" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="274" pin=7"/></net>

<net id="538"><net_src comp="166" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="274" pin=8"/></net>

<net id="543"><net_src comp="212" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="548"><net_src comp="220" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="553"><net_src comp="166" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="274" pin=9"/></net>

<net id="558"><net_src comp="166" pin="7"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="274" pin=10"/></net>

<net id="563"><net_src comp="166" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="274" pin=11"/></net>

<net id="568"><net_src comp="166" pin="7"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="274" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lens | {5 6 }
	Port: huffman_eos_stream | {}
	Port: huffman_input_stream | {}
 - Input state : 
	Port: byteGen : p_read | {1 }
	Port: byteGen : p_read1 | {1 }
	Port: byteGen : codeOffsets | {1 2 3 4 5 }
	Port: byteGen : bl1Codes | {5 6 }
	Port: byteGen : bl2Codes | {5 6 }
	Port: byteGen : bl3Codes | {5 6 }
	Port: byteGen : bl4Codes | {5 6 }
	Port: byteGen : bl5Codes | {5 6 }
	Port: byteGen : bl6Codes | {5 6 }
	Port: byteGen : bl7Codes | {5 6 }
	Port: byteGen : huffman_eos_stream | {1 5 6 }
	Port: byteGen : huffman_input_stream | {1 5 6 }
	Port: byteGen : nlen_val | {1 }
	Port: byteGen : ndist_val | {1 }
	Port: byteGen : p_read2 | {1 }
  - Chain level:
	State 1
		icmp_ln57 : 1
		or_ln57 : 2
		br_ln57 : 2
		shl_ln60 : 1
		zext_ln60_4 : 2
		add_ln60 : 3
		add_i307 : 1
		codeOffsets_load : 1
	State 2
		codeOffsets_load_1 : 1
		codeOffsets_load_2 : 1
	State 3
		codeOffsets_load_3 : 1
		codeOffsets_load_4 : 1
	State 4
		codeOffsets_load_5 : 1
		codeOffsets_load_6 : 1
	State 5
		call_ln62 : 1
	State 6
	State 7
		select_ln536 : 1
		select_ln536_1 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln536 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   call   | grp_byteGen_Pipeline_bytegen_fu_274 |   3.22  |   318   |   1021  |
|----------|-------------------------------------|---------|---------|---------|
|          |           add_ln60_fu_361           |    0    |    0    |    39   |
|    add   |           add_ln62_fu_367           |    0    |    0    |    13   |
|          |           add_i307_fu_377           |    0    |    0    |    16   |
|----------|-------------------------------------|---------|---------|---------|
|    shl   |           shl_ln60_fu_351           |    0    |    0    |    35   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln57_fu_331          |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|  select  |         select_ln536_fu_398         |    0    |    0    |    6    |
|          |        select_ln536_1_fu_405        |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |            or_ln57_fu_337           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |         p_read_1_read_fu_116        |    0    |    0    |    0    |
|          |      ndist_val_read_read_fu_122     |    0    |    0    |    0    |
|          |      nlen_val_read_read_fu_128      |    0    |    0    |    0    |
|   read   |         p_read_2_read_fu_134        |    0    |    0    |    0    |
|          |         p_read_3_read_fu_140        |    0    |    0    |    0    |
|          |          tmp_dt_read_fu_146         |    0    |    0    |    0    |
|          | huffman_eos_stream_read_read_fu_152 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|partselect|              tmp_fu_321             |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           zext_ln60_fu_343          |    0    |    0    |    0    |
|   zext   |          zext_ln60_3_fu_347         |    0    |    0    |    0    |
|          |          zext_ln60_4_fu_357         |    0    |    0    |    0    |
|          |        ndist_val_cast_fu_373        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |              mrv_fu_412             |    0    |    0    |    0    |
|insertvalue|             mrv_1_fu_418            |    0    |    0    |    0    |
|          |             mrv_2_fu_424            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |   3.22  |   318   |   1143  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_i307_reg_500       |    9   |
|        add_ln60_reg_485       |   32   |
|        add_ln62_reg_495       |    6   |
|    bits_cntr_1_loc_reg_465    |    6   |
|   codeOffsets_addr_1_reg_505  |    4   |
|   codeOffsets_addr_2_reg_510  |    4   |
|   codeOffsets_addr_3_reg_520  |    4   |
|   codeOffsets_addr_4_reg_525  |    4   |
|   codeOffsets_addr_5_reg_540  |    4   |
|   codeOffsets_addr_6_reg_545  |    4   |
|    codeOffsets_addr_reg_477   |    4   |
|   codeOffsets_load_1_reg_530  |   16   |
|   codeOffsets_load_2_reg_535  |   16   |
|   codeOffsets_load_3_reg_550  |   16   |
|   codeOffsets_load_4_reg_555  |   16   |
|   codeOffsets_load_5_reg_560  |   16   |
|   codeOffsets_load_6_reg_565  |   16   |
|    codeOffsets_load_reg_515   |   16   |
|       done_1_loc_reg_447      |    1   |
|        empty_58_reg_264       |    6   |
|         empty_reg_254         |    1   |
|huffman_eos_stream_read_reg_490|    1   |
|     p_bitbuffer_0_reg_230     |   32   |
|   p_bitbuffer_1_loc_reg_453   |   32   |
|        p_read_1_reg_430       |    1   |
|        p_read_2_reg_436       |    6   |
|        p_read_3_reg_442       |   32   |
|   write_flag3_1_loc_reg_459   |    1   |
|      write_flag_0_reg_240     |    1   |
|    write_flag_1_loc_reg_471   |    1   |
+-------------------------------+--------+
|             Total             |   308  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_166          |  p0  |   8  |   4  |   32   ||    43   |
|          grp_access_fu_166          |  p2  |   6  |   0  |    0   ||    31   |
|         write_flag_0_reg_240        |  p0  |   3  |   1  |    3   ||    9    |
| grp_byteGen_Pipeline_bytegen_fu_274 |  p11 |   2  |  16  |   32   ||    9    |
| grp_byteGen_Pipeline_bytegen_fu_274 |  p12 |   2  |  16  |   32   ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   99   || 2.76357 ||   101   |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   318  |  1143  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   101  |
|  Register |    -   |   308  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   626  |  1244  |
+-----------+--------+--------+--------+
