# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../TD4E.srcs/sources_1/new/basic_elements.sv" \
"../../../../TD4E.srcs/sources_1/new/core.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
