[{"DBLP title": "Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski", "Erwan Raffin"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640458", "OA papers": [{"PaperId": "https://openalex.org/W2115179770", "PaperTitle": "Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 0.25, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.25, "University of Rennes": 0.25, "French Institute for Research in Computer Science and Automation": 0.25, "Lund University": 1.0, "Technicolor (France)": 1.0}, "Authors": ["Christophe Wolinski", "Krzysztof Kuchcinski", "Erwan Raffin"]}]}, {"DBLP title": "Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systems.", "DBLP authors": ["Jingqing Mu", "Roman L. Lysecky"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640459", "OA papers": [{"PaperId": "https://openalex.org/W2040224440", "PaperTitle": "Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systems", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Jingqing Mu", "Roman Lysecky"]}]}, {"DBLP title": "Performance-constrained voltage assignment in multiple supply voltage SoC floorplanning.", "DBLP authors": ["Meng-Chen Wu", "Ming-Ching Lu", "Hung-Ming Chen", "Jing-Yang Jou"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640460", "OA papers": [{"PaperId": "https://openalex.org/W2060898124", "PaperTitle": "Performance-constrained voltage assignment in multiple supply voltage SoC floorplanning", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "SpringSoft, Inc., Hsinchu, Taiwan": 1.0}, "Authors": ["Mengchen Wu", "Ming-Ching Lu", "Hung-Ming Chen", "Jing-Yang Jou"]}]}, {"DBLP title": "Minimizing leakage power of sequential circuits through mixed-Vt flip-flops and multi-Vt combinational gates.", "DBLP authors": ["Jaehyun Kim", "Chungki Oh", "Youngsoo Shin"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640461", "OA papers": [{"PaperId": "https://openalex.org/W2015762672", "PaperTitle": "Minimizing leakage power of sequential circuits through mixed- <i> V <sub>t</sub> </i> flip-flops and multi- <i> V <sub>t</sub> </i> combinational gates", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (South Korea)": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Jae-Hyun Kim", "Chungki Oh", "Youngsoo Shin"]}]}, {"DBLP title": "Circuit optimization techniques to mitigate the effects of soft errors in combinational logic.", "DBLP authors": ["Rajeev R. Rao", "Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640462", "OA papers": [{"PaperId": "https://openalex.org/W1999018339", "PaperTitle": "Circuit optimization techniques to mitigate the effects of soft errors in combinational logic", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Magma (Germany)": 0.5, "Software and Engineering Associates (United States)": 0.5, "University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Rajeev R. Rao", "Vivek Joshi", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers.", "DBLP authors": ["Li-Pin Chang", "Chun-Da Du"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640463", "OA papers": [{"PaperId": "https://openalex.org/W2007962663", "PaperTitle": "Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Li-Pin Chang", "Chun Du"]}]}, {"DBLP title": "Using stuck-at tests to form scan-based tests for transition faults in standard-scan circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640464", "OA papers": [{"PaperId": "https://openalex.org/W2032515107", "PaperTitle": "Using stuck-at tests to form scan-based tests for transition faults in standard-scan circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue Univ., W. LAfayette, IN": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Spatial locality exploitation for runtime reordering of JPEG2000 wavelet data layouts.", "DBLP authors": ["Bert Geelen", "Vissarion Ferentinos", "Francky Catthoor", "Gauthier Lafruit", "Diederik Verkest", "Rudy Lauwereins", "Thanos Stouraitis"], "year": 2009, "doi": "https://doi.org/10.1145/1640457.1640465", "OA papers": [{"PaperId": "https://openalex.org/W2051939192", "PaperTitle": "Spatial locality exploitation for runtime reordering of JPEG2000 wavelet data layouts", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imec": 6.0, "University of Patras": 1.0}, "Authors": ["Bert Geelen", "V. Ferentinos", "Francky Catthoor", "Gauthier Lafruit", "Diederik Verkest", "Rudy Lauwereins", "Thanos Stouraitis"]}]}, {"DBLP title": "SystemCoDesigner - an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications.", "DBLP authors": ["Joachim Keinert", "Martin Streub\u00fchr", "Thomas Schlichter", "Joachim Falk", "Jens Gladigau", "Christian Haubelt", "J\u00fcrgen Teich", "Michael Meredith"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455230", "OA papers": [{"PaperId": "https://openalex.org/W2064115172", "PaperTitle": "SystemCoDesigner\u2014an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications", "Year": 2009, "CitationCount": 155, "EstimatedCitation": 155, "Affiliations": {"University of Erlangen-Nuremberg": 7.0, "Forte (United States)": 1.0}, "Authors": ["Joachim Keinert", "Martin Streub\u016bhr", "Thomas Schlichter", "Joachim Falk", "Jens Gladigau", "Christian Haubelt", "Jeffrey E. Teich", "Michael P. Meredith"]}]}, {"DBLP title": "CoMPSoC: A template for composable and predictable multi-processor system on chips.", "DBLP authors": ["Andreas Hansson", "Kees Goossens", "Marco Bekooij", "Jos Huisken"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455231", "OA papers": [{"PaperId": "https://openalex.org/W2069195425", "PaperTitle": "CoMPSoC", "Year": 2009, "CitationCount": 165, "EstimatedCitation": 165, "Affiliations": {"Eindhoven University of Technology": 1.0, "NXP (Netherlands)": 0.5, "Delft University of Technology": 0.5, "NXP (Germany)": 1.0, "Silicon Hive": 1.0}, "Authors": ["Andreas Hansson", "Kees Goossens", "Marco J. G. Bekooij", "Jos Huisken"]}]}, {"DBLP title": "System-scenario-based design of dynamic embedded systems.", "DBLP authors": ["Stefan Valentin Gheorghita", "Martin Palkovic", "Juan Hamers", "Arnout Vandecappelle", "Stelios Mamagkakis", "Twan Basten", "Lieven Eeckhout", "Henk Corporaal", "Francky Catthoor", "Frederik Vandeputte", "Koen De Bosschere"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455232", "OA papers": [{"PaperId": "https://openalex.org/W2112281596", "PaperTitle": "System-scenario-based design of dynamic embedded systems", "Year": 2009, "CitationCount": 143, "EstimatedCitation": 143, "Affiliations": {"Eindhoven University of Technology": 5.0, "Imec vzw": 4.0, "Ghent University": 2.0}, "Authors": ["S.V. Gheorghita", "Martin Palkovic", "Juan Hamers", "Arnout Vandecappelle", "Stelios Mamagkakis", "Twan Basten", "Lieven Eeckhout", "Henk Corporaal", "Francky Catthoor", "Frederik Vandeputte", "Koen De Bosschere"]}]}, {"DBLP title": "SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects.", "DBLP authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455233", "OA papers": [{"PaperId": "https://openalex.org/W2158004857", "PaperTitle": "SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Duke University": 1.0}, "Authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks.", "DBLP authors": ["Zhong-Yi Jin", "Curt Schurgers", "Rajesh K. Gupta"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455234", "OA papers": [{"PaperId": "https://openalex.org/W1964156804", "PaperTitle": "A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Zhong-Yi Jin", "Curt Schurgers", "Rajesh Gupta"]}]}, {"DBLP title": "An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems.", "DBLP authors": ["Chin-Hsien Wu"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455235", "OA papers": [{"PaperId": "https://openalex.org/W2053270857", "PaperTitle": "An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University of Science and Technology": 1.0}, "Authors": ["Chin-Hsien Wu"]}]}, {"DBLP title": "A design automation and power estimation flow for RFID systems.", "DBLP authors": ["Swapna R. Dontharaju", "Shen Chih Tung", "James T. Cain", "Leonid Mats", "Marlin H. Mickle", "Alex K. Jones"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455236", "OA papers": [{"PaperId": "https://openalex.org/W2049776769", "PaperTitle": "A design automation and power estimation flow for RFID systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pittsburgh": 6.0}, "Authors": ["Swapna Dontharaju", "Shenchih Tung", "James W. Cain", "Leonid Mats", "Marlin H. Mickle", "Alex K. Jones"]}]}, {"DBLP title": "Provably efficient algorithms for resolving temporal and spatial difference constraint violations.", "DBLP authors": ["Ali Dasdan"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455237", "OA papers": [{"PaperId": "https://openalex.org/W2019162551", "PaperTitle": "Provably efficient algorithms for resolving temporal and spatial difference constraint violations", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yahoo (United States)": 1.0}, "Authors": ["Ali Dasdan"]}]}, {"DBLP title": "Design intent coverage revisited.", "DBLP authors": ["Arnab Sinha", "Pallab Dasgupta", "Bhaskar Pal", "Sayantan Das", "Prasenjit Basu", "P. P. Chakrabarti"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455238", "OA papers": [{"PaperId": "https://openalex.org/W1973637973", "PaperTitle": "Design intent coverage revisited", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Kharagpur": 6.0}, "Authors": ["Arnab Sinha", "Pallab Dasgupta", "Bhaskar Pal", "Sayantan Das", "Prasenjit Basu", "Partha Chakrabarti"]}]}, {"DBLP title": "Model checking sequential software programs via mixed symbolic analysis.", "DBLP authors": ["Zijiang Yang", "Chao Wang", "Aarti Gupta", "Franjo Ivancic"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455239", "OA papers": [{"PaperId": "https://openalex.org/W2056798016", "PaperTitle": "Model checking sequential software programs via mixed symbolic analysis", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Western Michigan University": 1.0, "NEC (United States)": 3.0}, "Authors": ["Zijiang Yang", "Chao Wang", "Aarti Gupta", "Franjo Ivancic"]}]}, {"DBLP title": "Interconnect customization for a hardware fabric.", "DBLP authors": ["Gayatri Mehta", "Justin Stander", "Mustafa Baz", "Brady Hunsaker", "Alex K. Jones"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455240", "OA papers": [{"PaperId": "https://openalex.org/W1969025107", "PaperTitle": "Interconnect customization for a hardware fabric", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Gayatri Mehta", "Justin Stander", "Mustafa Baz", "Brady Hunsaker", "Alex K. Jones"]}]}, {"DBLP title": "Congestion prediction in early stages of physical design.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Jingwei Lu"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455241", "OA papers": [{"PaperId": "https://openalex.org/W1967402431", "PaperTitle": "Congestion prediction in early stages of physical design", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Hong Kong Polytechnic University": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Jingwei Lu"]}]}, {"DBLP title": "Energy and switch area optimizations for FPGA global routing architectures.", "DBLP authors": ["Yi Zhu", "Yuanfang Hu", "Michael B. Taylor", "Chung-Kuan Cheng"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455242", "OA papers": [{"PaperId": "https://openalex.org/W2094175805", "PaperTitle": "Energy and switch area optimizations for FPGA global routing architectures", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Yi Zhu", "Yuanfang Hu", "Michael D. Taylor", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Opposite-phase register switching for peak current minimization.", "DBLP authors": ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455243", "OA papers": [{"PaperId": "https://openalex.org/W2062318551", "PaperTitle": "Opposite-phase register switching for peak current minimization", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chung Yuan Christian University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"]}]}, {"DBLP title": "Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2.", "DBLP authors": ["Yen-Chun Lin", "Li-Ling Hung"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455244", "OA papers": [{"PaperId": "https://openalex.org/W2043169655", "PaperTitle": "Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Yen-Chun Lin", "Li-Ling Hung"]}]}, {"DBLP title": "Lens aberration aware placement for timing yield.", "DBLP authors": ["Andrew B. Kahng", "Chul-Hong Park", "Puneet Sharma", "Qinke Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455245", "OA papers": [{"PaperId": "https://openalex.org/W2064201511", "PaperTitle": "Lens aberration aware placement for timing yield", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 2.0, "ON Semiconductor (United States)": 1.0, "Software and Engineering Associates (United States)": 0.5, "Magma (Germany)": 0.5}, "Authors": ["Andrew B. Kahng", "Chul-Hong Park", "Puneet Sharma", "Qinke Wang"]}]}, {"DBLP title": "A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications.", "DBLP authors": ["Chih-Da Chien", "Cheng-An Chien", "Jui-Chin Chu", "Jiun-In Guo", "Ching-Hwa Cheng"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455246", "OA papers": [{"PaperId": "https://openalex.org/W2081076472", "PaperTitle": "A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Chung Cheng University": 4.0, "Feng Chia University": 1.0}, "Authors": ["Chih-Da Chien", "Cheng-An Chien", "Jui-Chin Chu", "Jiun-In Guo", "Ching-Hwa Cheng"]}]}, {"DBLP title": "Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro"], "year": 2009, "doi": "https://doi.org/10.1145/1455229.1455247", "OA papers": [{"PaperId": "https://openalex.org/W2050320264", "PaperTitle": "Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nebrija University": 2.0}, "Authors": ["Pedro Reviriego", "Juan Antonio Maestro"]}]}, {"DBLP title": "Provably correct on-chip communication: A formal approach to automatic protocol converter synthesis.", "DBLP authors": ["Karin Avnit", "Vijay D'Silva", "Arcot Sowmya", "S. Ramesh", "Sri Parameswaran"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497562", "OA papers": [{"PaperId": "https://openalex.org/W2132928765", "PaperTitle": "Provably correct on-chip communication", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"UNSW Sydney": 3.0, "University of Oxford": 1.0, "General Motors (India)": 1.0}, "Authors": ["Karin Avnit", "Vijay D'Silva", "Arcot Sowmya", "K. P. Ramesh", "Sreejith Parameswaran"]}]}, {"DBLP title": "System-level PVT variation-aware power exploration of on-chip communication architectures.", "DBLP authors": ["Sudeep Pasricha", "Young-Hwan Park", "Nikil D. Dutt", "Fadi J. Kurdahi"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497563", "OA papers": [{"PaperId": "https://openalex.org/W2141089164", "PaperTitle": "System-level PVT variation-aware power exploration of on-chip communication architectures", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Colorado State University": 1.0, "University of California, Irvine": 3.0}, "Authors": ["Sudeep Pasricha", "Youngsoo Park", "Nikil Dutt", "Fadi J. Kurdahi"]}]}, {"DBLP title": "Instrumenting AMS assertion verification on commercial platforms.", "DBLP authors": ["Rajdeep Mukhopadhyay", "Subrat Kumar Panda", "Pallab Dasgupta", "John Gough"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497564", "OA papers": [{"PaperId": "https://openalex.org/W2051874670", "PaperTitle": "Instrumenting AMS assertion verification on commercial platforms", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "National Semiconductor Corp., Greenock, UK#TAB#": 1.0}, "Authors": ["Rajdeep Mukhopadhyay", "Sanjib Kumar Panda", "Pallab Dasgupta", "John Gough"]}]}, {"DBLP title": "Trade-offs in loop transformations.", "DBLP authors": ["Martin Palkovic", "Francky Catthoor", "Henk Corporaal"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497565", "OA papers": [{"PaperId": "https://openalex.org/W2050199238", "PaperTitle": "Trade-offs in loop transformations", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Imec": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Martin Palkovic", "Francky Catthoor", "Henk Corporaal"]}]}, {"DBLP title": "A cosimulation methodology for HW/SW validation and performance estimation.", "DBLP authors": ["Franco Fummi", "Mirko Loghi", "Massimo Poncino", "Graziano Pravadelli"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497566", "OA papers": [{"PaperId": "https://openalex.org/W2032085587", "PaperTitle": "A cosimulation methodology for HW/SW validation and performance estimation", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Verona": 2.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Franco Fummi", "Mirko Loghi", "Massimo Poncino", "Graziano Pravadelli"]}]}, {"DBLP title": "Dynamic security domain scaling on embedded symmetric multiprocessors.", "DBLP authors": ["Hiroaki Inoue", "Tsuyoshi Abe", "Kazuhisa Ishizaka", "Junji Sakai", "Masato Edahiro"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497567", "OA papers": [{"PaperId": "https://openalex.org/W2081506245", "PaperTitle": "Dynamic security domain scaling on embedded symmetric multiprocessors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"NEC (Japan)": 5.0}, "Authors": ["Hiroaki Inoue", "Tsuyoshi Abe", "Kazuhisa Ishizaka", "Junji Sakai", "Masato Edahiro"]}]}, {"DBLP title": "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems.", "DBLP authors": ["Meikang Qiu", "Edwin Hsing-Mean Sha"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497568", "OA papers": [{"PaperId": "https://openalex.org/W1969550765", "PaperTitle": "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems", "Year": 2009, "CitationCount": 178, "EstimatedCitation": 178, "Affiliations": {"University of New Orleans": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Meikang Qiu", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Temperature-aware register reallocation for register file power-density minimization.", "DBLP authors": ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497569", "OA papers": [{"PaperId": "https://openalex.org/W2044774393", "PaperTitle": "Temperature-aware register reallocation for register file power-density minimization", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Xiangrong Zhou", "Chenjie Yu", "Peter K. Petrov"]}]}, {"DBLP title": "Reducing fault dictionary size for million-gate large circuits.", "DBLP authors": ["Yu-Ru Hong", "Juinn-Dar Huang"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497570", "OA papers": [{"PaperId": "https://openalex.org/W2080655584", "PaperTitle": "Reducing fault dictionary size for million-gate large circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Yu-Ru Hong", "Juinn-Dar Huang"]}]}, {"DBLP title": "Efficient partial scan cell gating for low-power scan-based testing.", "DBLP authors": ["Xrysovalantis Kavousianos", "Dimitris Bakalis", "Dimitris Nikolos"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497571", "OA papers": [{"PaperId": "https://openalex.org/W1987649265", "PaperTitle": "Efficient partial scan cell gating for low-power scan-based testing", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Ioannina": 1.0, "University of Patras": 2.0}, "Authors": ["Xrysovalantis Kavousianos", "D. Bakalis", "Dimitris Nikolos"]}]}, {"DBLP title": "Battery voltage modeling for portable systems.", "DBLP authors": ["Daler N. Rakhmatov"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497572", "OA papers": [{"PaperId": "https://openalex.org/W2086633088", "PaperTitle": "Battery voltage modeling for portable systems", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Victoria": 1.0}, "Authors": ["Daler Rakhmatov"]}]}, {"DBLP title": "External memory layout vs. schematic.", "DBLP authors": ["Yokesh Kumar", "Prosenjit Gupta"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497573", "OA papers": [{"PaperId": "https://openalex.org/W1994124032", "PaperTitle": "External memory layout vs. schematic", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Minnesota System": 1.0, "International Institute of Information Technology": 1.0}, "Authors": ["Yokesh Kumar", "Prosenjit Gupta"]}]}, {"DBLP title": "Skew-aware polarity assignment in clock tree.", "DBLP authors": ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497574", "OA papers": [{"PaperId": "https://openalex.org/W2620102549", "PaperTitle": "Skew-aware polarity assignment in clock tree", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"]}]}, {"DBLP title": "BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability.", "DBLP authors": ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497575", "OA papers": [{"PaperId": "https://openalex.org/W2155957882", "PaperTitle": "BoxRouter 2.0", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"]}]}, {"DBLP title": "FPGA-based hardware acceleration for Boolean satisfiability.", "DBLP authors": ["Kanupriya Gulati", "Suganth Paul", "Sunil P. Khatri", "Srinivas Patil", "Abhijit Jas"], "year": 2009, "doi": "https://doi.org/10.1145/1497561.1497576", "OA papers": [{"PaperId": "https://openalex.org/W1979411114", "PaperTitle": "FPGA-based hardware acceleration for Boolean satisfiability", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Mitchell Institute": 2.0, "Intel (United States)": 3.0}, "Authors": ["Kanupriya Gulati", "Suganth Paul", "Sunil P. Khatri", "Srinivas Patil", "Abhijit Jas"]}]}, {"DBLP title": "SystemJ compilation using the tandem virtual machine approach.", "DBLP authors": ["Avinash Malik", "Zoran A. Salcic", "Partha S. Roop"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529256", "OA papers": [{"PaperId": "https://openalex.org/W2073884684", "PaperTitle": "SystemJ compilation using the tandem virtual machine approach", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Auckland": 3.0}, "Authors": ["Avinash Malik", "Zoran Salcic", "Partha S. Roop"]}]}, {"DBLP title": "Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture.", "DBLP authors": ["Jason Cong", "Yiping Fan", "Junjuan Xu"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529257", "OA papers": [{"PaperId": "https://openalex.org/W2040253151", "PaperTitle": "Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Los Angeles": 2.0, "AutoESL, Inc., Cupertino, CA": 1.0}, "Authors": ["Jason Cong", "Yiping Fan", "Junjuan Xu"]}]}, {"DBLP title": "Playing the trade-off game: Architecture exploration using Coffeee.", "DBLP authors": ["Praveen Raghavan", "Murali Jayapala", "Andy Lambrechts", "Javed Absar", "Francky Catthoor"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529258", "OA papers": [{"PaperId": "https://openalex.org/W2020403045", "PaperTitle": "Playing the trade-off game", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"KU Leuven": 1.5, "Imec": 2.5, "STMicroelectronics (United Kingdom)": 0.5, "Cambridge Microelectronics (United Kingdom)": 0.5}, "Authors": ["Praveen Raghavan", "Murali Jayapala", "Andy Lambrechts", "Javed Absar", "Francky Catthoor"]}]}, {"DBLP title": "Scenario-based timing verification of multiprocessor embedded applications.", "DBLP authors": ["Dipankar Das", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529259", "OA papers": [{"PaperId": "https://openalex.org/W1995273792", "PaperTitle": "Scenario-based timing verification of multiprocessor embedded applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Dipankar Das", "Partha Chakrabarti", "Rajeev Kumar"]}]}, {"DBLP title": "Methods for power optimization in SOC-based data flow systems.", "DBLP authors": ["Philippe Grosse", "Yves Durand", "Paul Feautrier"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529260", "OA papers": [{"PaperId": "https://openalex.org/W2028459234", "PaperTitle": "Methods for power optimization in SOC-based data flow systems", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"CEA LETI": 2.0, "University of Lyon System": 1.0}, "Authors": ["Philippe Grosse", "Yves Durand", "Paul Feautrier"]}]}, {"DBLP title": "Word-length selection for power minimization via nonlinear optimization.", "DBLP authors": ["Jonathan A. Clarke", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529261", "OA papers": [{"PaperId": "https://openalex.org/W1983783918", "PaperTitle": "Word-length selection for power minimization via nonlinear optimization", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Jonathan Clarke", "George A. Constantinides", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Generating realistic stimuli for accurate power grid analysis.", "DBLP authors": ["Pedro Marques Morgado", "Paulo F. Flores", "L. Miguel Silveira"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529262", "OA papers": [{"PaperId": "https://openalex.org/W2035863366", "PaperTitle": "Generating realistic stimuli for accurate power grid analysis", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0}, "Authors": ["Pedro Morgado", "Paulo Flores", "Luis Miguel Silveira"]}]}, {"DBLP title": "Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity.", "DBLP authors": ["Hao Yu", "Joanna Ho", "Lei He"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529263", "OA papers": [{"PaperId": "https://openalex.org/W2002435556", "PaperTitle": "Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Berkeley Design Automation, Santa Clara, CA": 1.0, "University of California, Los Angeles": 2.0}, "Authors": ["Hao Yu", "Joanna L.Y. Ho", "Lei He"]}]}, {"DBLP title": "A memetic approach to the automatic design of high-performance analog integrated circuits.", "DBLP authors": ["Bo Liu", "Francisco V. Fern\u00e1ndez", "Georges G. E. Gielen", "Rafael Castro-L\u00f3pez", "Elisenda Roca"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529264", "OA papers": [{"PaperId": "https://openalex.org/W2074625726", "PaperTitle": "A memetic approach to the automatic design of high-performance analog integrated circuits", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"KU Leuven": 2.0, "IMSE, CSIC and University of Sevilla, Sevilla, Spain": 3.0}, "Authors": ["Bo Liu", "Francisco M. Fern\u00e1ndez", "Georges Gielen", "Rafael Castro-Lopez", "Eduard Roca"]}]}, {"DBLP title": "Selective shielding technique to eliminate crosstalk transitions.", "DBLP authors": ["Madhu Mutyam"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529265", "OA papers": [{"PaperId": "https://openalex.org/W1992483668", "PaperTitle": "Selective shielding technique to eliminate crosstalk transitions", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Madras": 1.0}, "Authors": ["Madhu Mutyam"]}]}, {"DBLP title": "Custom topology rotary clock router with tree subnetworks.", "DBLP authors": ["Baris Taskin", "Joseph Demaio", "Owen Farell", "Michael Hazeltine", "Ryan Ketner"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529266", "OA papers": [{"PaperId": "https://openalex.org/W1986100061", "PaperTitle": "Custom topology rotary clock router with tree subnetworks", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Drexel University": 5.0}, "Authors": ["Baris Taskin", "Joseph Demaio", "Owen Farell", "Michael Hazeltine", "Ryan Ketner"]}]}, {"DBLP title": "High-performance obstacle-avoiding rectilinear steiner tree construction.", "DBLP authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Szu-Chi Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529267", "OA papers": [{"PaperId": "https://openalex.org/W2025854031", "PaperTitle": "High-performance obstacle-avoiding rectilinear steiner tree construction", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University": 1.0, "Feng Chia University": 1.0, "National Taiwan University of Science and Technology": 1.0, "National Ilan University": 1.0}, "Authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Szu-Chi Wang"]}]}, {"DBLP title": "Theories and algorithms on single-detour routing for untangling twisted bus.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1529255.1529268", "OA papers": [{"PaperId": "https://openalex.org/W2076069777", "PaperTitle": "Theories and algorithms on single-detour routing for untangling twisted bus", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Tan Yan", "Martin C.S. Wong"]}]}, {"DBLP title": "2009 ACM TODAES best paper award: Optimization of polynomial datapaths using finite ring algebra.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562515", "OA papers": [{"PaperId": "https://openalex.org/W2092070413", "PaperTitle": "2009 ACM TODAES best paper award", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"]}]}, {"DBLP title": "Efficient memory management for hardware accelerated Java Virtual Machines.", "DBLP authors": ["Peter Bertels", "Wim Heirman", "Erik H. D'Hollander", "Dirk Stroobandt"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562516", "OA papers": [{"PaperId": "https://openalex.org/W2059033134", "PaperTitle": "Efficient memory management for hardware accelerated Java Virtual Machines", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ghent University": 4.0}, "Authors": ["Peter Bertels", "Wim Heirman", "Erik H. D'Hollander", "Dirk Stroobandt"]}]}, {"DBLP title": "A hardware platform for efficient worm outbreak detection.", "DBLP authors": ["Miad Faezipour", "Mehrdad Nourani", "Rina Panigrahy"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562517", "OA papers": [{"PaperId": "https://openalex.org/W2011796579", "PaperTitle": "A hardware platform for efficient worm outbreak detection", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Miad Faezipour", "Mehrdad Nourani", "Rina Panigrahy"]}]}, {"DBLP title": "Thermal sensor allocation and placement for reconfigurable systems.", "DBLP authors": ["Byunghyun Lee", "Ki-Seok Chung", "Bontae Koo", "Nak-Woong Eum", "Taewhan Kim"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562518", "OA papers": [{"PaperId": "https://openalex.org/W2142803377", "PaperTitle": "Thermal sensor allocation and placement for reconfigurable systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Seoul National University": 2.0, "Hanyang University": 1.0, "Electronics and Telecommunications Research Institute": 2.0}, "Authors": ["Byung-Hyun Lee", "Ki-Seok Chung", "Bontae Koo", "Nak-Woong Eum", "Taewhan Kim"]}]}, {"DBLP title": "T-trees: A tree-based representation for temporal and three-dimensional floorplanning.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562519", "OA papers": [{"PaperId": "https://openalex.org/W2019789464", "PaperTitle": "T-trees", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"]}]}, {"DBLP title": "Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Chi-Feng Li", "Chung-Hsiang Lin"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562520", "OA papers": [{"PaperId": "https://openalex.org/W1969303161", "PaperTitle": "Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Chifeng Li", "Chien-Chung Lin"]}]}, {"DBLP title": "Leakage reduction, delay compensation using partition-based tunable body-biasing techniques.", "DBLP authors": ["Po-Yuan Chen", "Chiao-Chen Fang", "TingTing Hwang", "Hsi-Pin Ma"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562521", "OA papers": [{"PaperId": "https://openalex.org/W1998618592", "PaperTitle": "Leakage reduction, delay compensation using partition-based tunable body-biasing techniques", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Po-Yuan Chen", "Chiao-Chen Fang", "TingTing Hwang", "Hsi-Pin Ma"]}]}, {"DBLP title": "Variation-aware multimetric optimization during gate sizing.", "DBLP authors": ["Nagarajan Ranganathan", "Upavan Gupta", "Venkataraman Mahalingam"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562522", "OA papers": [{"PaperId": "https://openalex.org/W2009334365", "PaperTitle": "Variation-aware multimetric optimization during gate sizing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Nagarajan Ranganathan", "U. Gupta", "V. Mahalingam"]}]}, {"DBLP title": "Power-delay optimization in VLSI microprocessors by wire spacing.", "DBLP authors": ["Konstantin Moiseev", "Avinoam Kolodny", "Shmuel Wimer"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1562523", "OA papers": [{"PaperId": "https://openalex.org/W1982206121", "PaperTitle": "Power-delay optimization in VLSI microprocessors by wire spacing", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0, "Israel Electric (Israel)": 0.5, "Intel (Israel)": 0.5}, "Authors": ["Konstantin Moiseev", "Avinoam Kolodny", "Shmuel Wimer"]}]}, {"DBLP title": "SUPERB: Simulator utilizing parallel evaluation of resistive bridges.", "DBLP authors": ["Piet Engelke", "Bernd Becker", "Michel Renovell", "J\u00fcrgen Schl\u00f6ffel", "Bettina Braitling", "Ilia Polian"], "year": 2009, "doi": "https://doi.org/10.1145/1562514.1596831", "OA papers": [{"PaperId": "https://openalex.org/W1981134393", "PaperTitle": "SUPERB", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Freiburg": 4.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "[Mentor Graphics Development, Hamburg, Germany]": 1.0}, "Authors": ["P. Engelke", "Bernd Becker", "Michel Renovell", "Juergen Schloeffel", "Bettina Braitling", "Ilia Polian"]}]}]