# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\Ngoc Pham\OneDrive\Documents\Github\ECE2220\06 - Decoders and Encoders\lab06_c\lab06_c.csv
# Generated on: Thu Oct 22 15:21:53 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
in[7],Input,PIN_AD30,5B,B5B_N0,,,,,,,,,,,,,,
in[6],Input,PIN_AC28,5B,B5B_N0,,,,,,,,,,,,,,
in[5],Input,PIN_V25,5B,B5B_N0,,,,,,,,,,,,,,
in[4],Input,PIN_W25,5B,B5B_N0,,,,,,,,,,,,,,
in[3],Input,PIN_AC30,5B,B5B_N0,,,,,,,,,,,,,,
in[2],Input,PIN_AB28,5B,B5B_N0,,,,,,,,,,,,,,
in[1],Input,PIN_Y27,5B,B5B_N0,,,,,,,,,,,,,,
in[0],Input,PIN_AB30,5B,B5B_N0,,,,,,,,,,,,,,
out[2],Output,PIN_AC23,4A,B4A_N0,,,,,,,,,,,,,,
out[1],Output,PIN_AB23,5A,B5A_N0,,,,,,,,,,,,,,
out[0],Output,PIN_AA24,5A,B5A_N0,,,,,,,,,,,,,,
z,Input,PIN_AA30,5B,B5B_N0,,,,,,,,,,,,,,
