<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/vendor/lowrisc_ibex/dv/uvm/core_ibex/tb/core_ibex_tb_top.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="k">module</span> <span class="n">core_ibex_tb_top</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a>  <span class="kn">import</span> <span class="nn">uvm_pkg::*</span><span class="p">;</span>
<a name="l-8"></a>  <span class="kn">import</span> <span class="nn">core_ibex_test_pkg::*</span><span class="p">;</span>
<a name="l-9"></a>
<a name="l-10"></a>  <span class="k">wire</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-11"></a>  <span class="k">wire</span> <span class="n">rst_n</span><span class="p">;</span>
<a name="l-12"></a>  <span class="k">logic</span> <span class="n">fetch_enable</span><span class="p">;</span>
<a name="l-13"></a>
<a name="l-14"></a>  <span class="n">clk_if</span>         <span class="n">ibex_clk_if</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">rst_n</span><span class="p">));</span>
<a name="l-15"></a>  <span class="n">irq_if</span>         <span class="n">irq_vif</span><span class="p">();</span>
<a name="l-16"></a>  <span class="n">ibex_mem_intf</span>  <span class="n">data_mem_vif</span><span class="p">();</span>
<a name="l-17"></a>  <span class="n">ibex_mem_intf</span>  <span class="n">instr_mem_vif</span><span class="p">();</span>
<a name="l-18"></a>
<a name="l-19"></a>
<a name="l-20"></a>  <span class="c1">// DUT probe interface</span>
<a name="l-21"></a>  <span class="n">core_ibex_dut_probe_if</span> <span class="n">dut_if</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-22"></a>
<a name="l-23"></a>  <span class="c1">// RVFI interface</span>
<a name="l-24"></a>  <span class="n">core_ibex_rvfi_if</span> <span class="n">rvfi_if</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="c1">// CSR access interface</span>
<a name="l-27"></a>  <span class="n">core_ibex_csr_if</span> <span class="n">csr_if</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="n">ibex_core_tracing</span> <span class="p">#(.</span><span class="n">DmHaltAddr</span><span class="p">(</span><span class="no">`BOOT_ADDR</span> <span class="o">+</span> <span class="mh">&#39;h0</span><span class="p">),</span>
<a name="l-30"></a>                      <span class="p">.</span><span class="n">DmExceptionAddr</span><span class="p">(</span><span class="no">`BOOT_ADDR</span> <span class="o">+</span> <span class="mh">&#39;h4</span><span class="p">),</span>
<a name="l-31"></a>                      <span class="p">.</span><span class="n">PMPEnable</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">))</span> <span class="n">dut</span> <span class="p">(</span>
<a name="l-32"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<a name="l-33"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">(</span><span class="n">rst_n</span><span class="p">),</span>
<a name="l-34"></a>    <span class="p">.</span><span class="n">test_en_i</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span>
<a name="l-35"></a>    <span class="p">.</span><span class="n">hart_id_i</span><span class="p">(</span><span class="mh">32</span><span class="mb">&#39;b0</span><span class="p">),</span>
<a name="l-36"></a>    <span class="p">.</span><span class="n">boot_addr_i</span><span class="p">(</span><span class="no">`BOOT_ADDR</span><span class="p">),</span> <span class="c1">// align with spike boot address</span>
<a name="l-37"></a>    <span class="p">.</span><span class="n">irq_software_i</span><span class="p">(</span><span class="n">irq_vif</span><span class="p">.</span><span class="n">irq_software</span><span class="p">),</span>
<a name="l-38"></a>    <span class="p">.</span><span class="n">irq_timer_i</span><span class="p">(</span><span class="n">irq_vif</span><span class="p">.</span><span class="n">irq_timer</span><span class="p">),</span>
<a name="l-39"></a>    <span class="p">.</span><span class="n">irq_external_i</span><span class="p">(</span><span class="n">irq_vif</span><span class="p">.</span><span class="n">irq_external</span><span class="p">),</span>
<a name="l-40"></a>    <span class="p">.</span><span class="n">irq_fast_i</span><span class="p">(</span><span class="n">irq_vif</span><span class="p">.</span><span class="n">irq_fast</span><span class="p">),</span>
<a name="l-41"></a>    <span class="p">.</span><span class="n">irq_nm_i</span><span class="p">(</span><span class="n">irq_vif</span><span class="p">.</span><span class="n">irq_nm</span><span class="p">),</span>
<a name="l-42"></a>    <span class="p">.</span><span class="n">fetch_enable_i</span><span class="p">(</span><span class="n">dut_if</span><span class="p">.</span><span class="n">fetch_enable</span><span class="p">),</span>
<a name="l-43"></a>    <span class="p">.</span><span class="n">debug_req_i</span><span class="p">(</span><span class="n">dut_if</span><span class="p">.</span><span class="n">debug_req</span><span class="p">),</span>
<a name="l-44"></a>    <span class="p">.</span><span class="n">data_req_o</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">request</span><span class="p">),</span>
<a name="l-45"></a>    <span class="p">.</span><span class="n">data_gnt_i</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">grant</span><span class="p">),</span>
<a name="l-46"></a>    <span class="p">.</span><span class="n">data_rvalid_i</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">rvalid</span><span class="p">),</span>
<a name="l-47"></a>    <span class="p">.</span><span class="n">data_addr_o</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">addr</span><span class="p">),</span>
<a name="l-48"></a>    <span class="p">.</span><span class="n">data_we_o</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">we</span><span class="p">),</span>
<a name="l-49"></a>    <span class="p">.</span><span class="n">data_be_o</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">be</span><span class="p">),</span>
<a name="l-50"></a>    <span class="p">.</span><span class="n">data_rdata_i</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">rdata</span><span class="p">),</span>
<a name="l-51"></a>    <span class="p">.</span><span class="n">data_wdata_o</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">wdata</span><span class="p">),</span>
<a name="l-52"></a>    <span class="p">.</span><span class="n">data_err_i</span><span class="p">(</span><span class="n">data_mem_vif</span><span class="p">.</span><span class="n">error</span><span class="p">),</span>
<a name="l-53"></a>    <span class="p">.</span><span class="n">instr_req_o</span><span class="p">(</span><span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">request</span><span class="p">),</span>
<a name="l-54"></a>    <span class="p">.</span><span class="n">instr_gnt_i</span><span class="p">(</span><span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">grant</span><span class="p">),</span>
<a name="l-55"></a>    <span class="p">.</span><span class="n">instr_rvalid_i</span><span class="p">(</span><span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">rvalid</span><span class="p">),</span>
<a name="l-56"></a>    <span class="p">.</span><span class="n">instr_addr_o</span><span class="p">(</span><span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">addr</span><span class="p">),</span>
<a name="l-57"></a>    <span class="p">.</span><span class="n">instr_rdata_i</span><span class="p">(</span><span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">rdata</span><span class="p">),</span>
<a name="l-58"></a>    <span class="p">.</span><span class="n">instr_err_i</span><span class="p">(</span><span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">error</span><span class="p">),</span>
<a name="l-59"></a>    <span class="p">.</span><span class="n">core_sleep_o</span><span class="p">(</span><span class="n">dut_if</span><span class="p">.</span><span class="n">core_sleep</span><span class="p">)</span>
<a name="l-60"></a>  <span class="p">);</span>
<a name="l-61"></a>
<a name="l-62"></a>  <span class="c1">// Data load/store vif connection</span>
<a name="l-63"></a>  <span class="k">assign</span> <span class="n">data_mem_vif</span><span class="p">.</span><span class="n">clock</span>     <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-64"></a>  <span class="k">assign</span> <span class="n">data_mem_vif</span><span class="p">.</span><span class="n">reset</span>     <span class="o">=</span> <span class="o">~</span><span class="n">rst_n</span><span class="p">;</span>
<a name="l-65"></a>  <span class="c1">// Instruction fetch vif connnection</span>
<a name="l-66"></a>  <span class="k">assign</span> <span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">clock</span>    <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-67"></a>  <span class="k">assign</span> <span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">reset</span>    <span class="o">=</span> <span class="o">~</span><span class="n">rst_n</span><span class="p">;</span>
<a name="l-68"></a>  <span class="k">assign</span> <span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">we</span>       <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-69"></a>  <span class="k">assign</span> <span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">be</span>       <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-70"></a>  <span class="k">assign</span> <span class="n">instr_mem_vif</span><span class="p">.</span><span class="n">wdata</span>    <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-71"></a>  <span class="c1">// RVFI interface connections</span>
<a name="l-72"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">valid</span>          <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_valid</span><span class="p">;</span>
<a name="l-73"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">order</span>          <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_order</span><span class="p">;</span>
<a name="l-74"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">insn</span>           <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_insn</span><span class="p">;</span>
<a name="l-75"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">trap</span>           <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_trap</span><span class="p">;</span>
<a name="l-76"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">intr</span>           <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_intr</span><span class="p">;</span>
<a name="l-77"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">mode</span>           <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_mode</span><span class="p">;</span>
<a name="l-78"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">rs1_addr</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_rs1_addr</span><span class="p">;</span>
<a name="l-79"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">rs2_addr</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_rs2_addr</span><span class="p">;</span>
<a name="l-80"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">rs1_rdata</span>      <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_rs1_rdata</span><span class="p">;</span>
<a name="l-81"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">rs2_rdata</span>      <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_rs2_rdata</span><span class="p">;</span>
<a name="l-82"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">rd_addr</span>        <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_rd_addr</span><span class="p">;</span>
<a name="l-83"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">rd_wdata</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_rd_wdata</span><span class="p">;</span>
<a name="l-84"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">pc_rdata</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_pc_rdata</span><span class="p">;</span>
<a name="l-85"></a>  <span class="k">assign</span> <span class="n">rvfi_if_pc_wdata</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_pc_wdata</span><span class="p">;</span>
<a name="l-86"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">mem_addr</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_mem_addr</span><span class="p">;</span>
<a name="l-87"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">mem_rmask</span>      <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_mem_rmask</span><span class="p">;</span>
<a name="l-88"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">mem_rdata</span>      <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_mem_rdata</span><span class="p">;</span>
<a name="l-89"></a>  <span class="k">assign</span> <span class="n">rvfi_if</span><span class="p">.</span><span class="n">mem_wdata</span>      <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">rvfi_mem_wdata</span><span class="p">;</span>
<a name="l-90"></a>  <span class="c1">// Irq interface connections</span>
<a name="l-91"></a>  <span class="k">assign</span> <span class="n">irq_vif</span><span class="p">.</span><span class="n">clock</span>          <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-92"></a>  <span class="k">assign</span> <span class="n">irq_vif</span><span class="p">.</span><span class="n">reset</span>          <span class="o">=</span> <span class="o">~</span><span class="n">rst_n</span><span class="p">;</span>
<a name="l-93"></a>  <span class="c1">// Dut_if interface connections</span>
<a name="l-94"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">ecall</span>           <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">id_stage_i</span><span class="p">.</span><span class="n">ecall_insn_dec</span><span class="p">;</span>
<a name="l-95"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">wfi</span>             <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">id_stage_i</span><span class="p">.</span><span class="n">wfi_insn_dec</span><span class="p">;</span>
<a name="l-96"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">ebreak</span>          <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">id_stage_i</span><span class="p">.</span><span class="n">ebrk_insn</span><span class="p">;</span>
<a name="l-97"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">illegal_instr</span>   <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">id_stage_i</span><span class="p">.</span><span class="n">illegal_insn_dec</span><span class="p">;</span>
<a name="l-98"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">dret</span>            <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">id_stage_i</span><span class="p">.</span><span class="n">dret_insn_dec</span><span class="p">;</span>
<a name="l-99"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">mret</span>            <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">id_stage_i</span><span class="p">.</span><span class="n">mret_insn_dec</span><span class="p">;</span>
<a name="l-100"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">reset</span>           <span class="o">=</span> <span class="o">~</span><span class="n">rst_n</span><span class="p">;</span>
<a name="l-101"></a>  <span class="k">assign</span> <span class="n">dut_if</span><span class="p">.</span><span class="n">priv_mode</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">priv_mode_id</span><span class="p">;</span>
<a name="l-102"></a>  <span class="c1">// CSR interface connections</span>
<a name="l-103"></a>  <span class="k">assign</span> <span class="n">csr_if</span><span class="p">.</span><span class="n">csr_access</span>      <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">csr_access</span><span class="p">;</span>
<a name="l-104"></a>  <span class="k">assign</span> <span class="n">csr_if</span><span class="p">.</span><span class="n">csr_addr</span>        <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">csr_addr</span><span class="p">;</span>
<a name="l-105"></a>  <span class="k">assign</span> <span class="n">csr_if</span><span class="p">.</span><span class="n">csr_wdata</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-106"></a>  <span class="k">assign</span> <span class="n">csr_if</span><span class="p">.</span><span class="n">csr_rdata</span>       <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">csr_rdata</span><span class="p">;</span>
<a name="l-107"></a>  <span class="k">assign</span> <span class="n">csr_if</span><span class="p">.</span><span class="n">csr_op</span>          <span class="o">=</span> <span class="n">dut</span><span class="p">.</span><span class="n">u_ibex_core</span><span class="p">.</span><span class="n">csr_op</span><span class="p">;</span>
<a name="l-108"></a>
<a name="l-109"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-110"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">clk_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*&quot;</span><span class="p">,</span> <span class="s">&quot;clk_if&quot;</span><span class="p">,</span> <span class="n">ibex_clk_if</span><span class="p">);</span>
<a name="l-111"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">core_ibex_dut_probe_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*&quot;</span><span class="p">,</span> <span class="s">&quot;dut_if&quot;</span><span class="p">,</span> <span class="n">dut_if</span><span class="p">);</span>
<a name="l-112"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">core_ibex_csr_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*&quot;</span><span class="p">,</span> <span class="s">&quot;csr_if&quot;</span><span class="p">,</span> <span class="n">csr_if</span><span class="p">);</span>
<a name="l-113"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">core_ibex_rvfi_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*&quot;</span><span class="p">,</span> <span class="s">&quot;rvfi_if&quot;</span><span class="p">,</span> <span class="n">rvfi_if</span><span class="p">);</span>
<a name="l-114"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">ibex_mem_intf</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*data_if_slave*&quot;</span><span class="p">,</span> <span class="s">&quot;vif&quot;</span><span class="p">,</span> <span class="n">data_mem_vif</span><span class="p">);</span>
<a name="l-115"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">ibex_mem_intf</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*instr_if_slave*&quot;</span><span class="p">,</span> <span class="s">&quot;vif&quot;</span><span class="p">,</span> <span class="n">instr_mem_vif</span><span class="p">);</span>
<a name="l-116"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="k">virtual</span> <span class="n">irq_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*&quot;</span><span class="p">,</span> <span class="s">&quot;vif&quot;</span><span class="p">,</span> <span class="n">irq_vif</span><span class="p">);</span>
<a name="l-117"></a>    <span class="n">run_test</span><span class="p">();</span>
<a name="l-118"></a>  <span class="k">end</span>
<a name="l-119"></a>
<a name="l-120"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>