$date
	Mon May 22 16:03:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_reg_test $end
$var wire 8 ! pc_out [7:0] $end
$var reg 1 " clk $end
$var reg 4 # i [3:0] $end
$var reg 1 $ rst_n $end
$scope module U_pc_reg $end
$var wire 1 " clk $end
$var wire 1 $ rst_n $end
$var reg 8 % pc_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
b0 #
0"
b0 !
$end
#1
b1 !
b1 %
1"
b1 #
#2
0"
b10 #
#3
b10 !
b10 %
1"
b11 #
#4
0"
b100 #
#5
b11 !
b11 %
1"
b101 #
#6
0"
b110 #
#7
b100 !
b100 %
1"
b111 #
#8
0"
b1000 #
#9
b101 !
b101 %
1"
b1001 #
#10
0"
b1010 #
#11
b0 !
b0 %
0$
1"
#12
1$
0"
b0 #
#13
b1 !
b1 %
1"
b1 #
#14
0"
b10 #
#15
b10 !
b10 %
1"
b11 #
#16
0"
b100 #
#17
b11 !
b11 %
1"
b101 #
#18
0"
b110 #
#19
b100 !
b100 %
1"
b111 #
#20
0"
b1000 #
#21
b101 !
b101 %
1"
b1001 #
#22
0"
b1010 #
