module tb_down_counter;
    reg clk, reset, enable;
    wire [3:0] count;
    down_counter #(4) uut(clk, reset, enable, count);
    initial begin
        clk = 0; forever #5 clk = ~clk;
    end
    initial begin
        reset = 1; enable = 0; #10;
        reset = 0; enable = 1; #100;
        enable = 0; #20;
    end
endmodule
