

================================================================
== Vivado HLS Report for 'update_knn'
================================================================
* Date:           Sat Apr 10 19:07:25 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       latency
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.269|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.26>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%min_distances_offset_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_offset)" [digitrec.cpp:27]   --->   Operation 3 'read' 'min_distances_offset_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%min_distances_29_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_29_re)" [digitrec.cpp:27]   --->   Operation 4 'read' 'min_distances_29_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%min_distances_29_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_29_re_2)" [digitrec.cpp:27]   --->   Operation 5 'read' 'min_distances_29_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_distances_28_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_28_re)" [digitrec.cpp:27]   --->   Operation 6 'read' 'min_distances_28_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%min_distances_28_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_28_re_2)" [digitrec.cpp:27]   --->   Operation 7 'read' 'min_distances_28_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_distances_27_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_27_re)" [digitrec.cpp:27]   --->   Operation 8 'read' 'min_distances_27_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%min_distances_27_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_27_re_2)" [digitrec.cpp:27]   --->   Operation 9 'read' 'min_distances_27_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%min_distances_26_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_26_re)" [digitrec.cpp:27]   --->   Operation 10 'read' 'min_distances_26_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%min_distances_26_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_26_re_2)" [digitrec.cpp:27]   --->   Operation 11 'read' 'min_distances_26_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%min_distances_25_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_25_re)" [digitrec.cpp:27]   --->   Operation 12 'read' 'min_distances_25_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_distances_25_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_25_re_2)" [digitrec.cpp:27]   --->   Operation 13 'read' 'min_distances_25_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%min_distances_24_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_24_re)" [digitrec.cpp:27]   --->   Operation 14 'read' 'min_distances_24_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%min_distances_24_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_24_re_2)" [digitrec.cpp:27]   --->   Operation 15 'read' 'min_distances_24_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%min_distances_23_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_23_re)" [digitrec.cpp:27]   --->   Operation 16 'read' 'min_distances_23_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%min_distances_23_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_23_re_2)" [digitrec.cpp:27]   --->   Operation 17 'read' 'min_distances_23_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%min_distances_22_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_22_re)" [digitrec.cpp:27]   --->   Operation 18 'read' 'min_distances_22_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%min_distances_22_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_22_re_2)" [digitrec.cpp:27]   --->   Operation 19 'read' 'min_distances_22_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%min_distances_21_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_21_re)" [digitrec.cpp:27]   --->   Operation 20 'read' 'min_distances_21_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%min_distances_21_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_21_re_2)" [digitrec.cpp:27]   --->   Operation 21 'read' 'min_distances_21_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%min_distances_20_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_20_re)" [digitrec.cpp:27]   --->   Operation 22 'read' 'min_distances_20_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%min_distances_20_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_20_re_2)" [digitrec.cpp:27]   --->   Operation 23 'read' 'min_distances_20_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%min_distances_19_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_19_re)" [digitrec.cpp:27]   --->   Operation 24 'read' 'min_distances_19_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%min_distances_19_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_19_re_2)" [digitrec.cpp:27]   --->   Operation 25 'read' 'min_distances_19_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%min_distances_18_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_18_re)" [digitrec.cpp:27]   --->   Operation 26 'read' 'min_distances_18_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%min_distances_18_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_18_re_2)" [digitrec.cpp:27]   --->   Operation 27 'read' 'min_distances_18_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%min_distances_17_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_17_re)" [digitrec.cpp:27]   --->   Operation 28 'read' 'min_distances_17_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%min_distances_17_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_17_re_2)" [digitrec.cpp:27]   --->   Operation 29 'read' 'min_distances_17_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%min_distances_16_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_16_re)" [digitrec.cpp:27]   --->   Operation 30 'read' 'min_distances_16_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%min_distances_16_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_16_re_2)" [digitrec.cpp:27]   --->   Operation 31 'read' 'min_distances_16_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%min_distances_15_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_15_re)" [digitrec.cpp:27]   --->   Operation 32 'read' 'min_distances_15_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%min_distances_15_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_15_re_2)" [digitrec.cpp:27]   --->   Operation 33 'read' 'min_distances_15_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%min_distances_14_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_14_re)" [digitrec.cpp:27]   --->   Operation 34 'read' 'min_distances_14_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%min_distances_14_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_14_re_2)" [digitrec.cpp:27]   --->   Operation 35 'read' 'min_distances_14_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%min_distances_13_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_13_re)" [digitrec.cpp:27]   --->   Operation 36 'read' 'min_distances_13_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%min_distances_13_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_13_re_2)" [digitrec.cpp:27]   --->   Operation 37 'read' 'min_distances_13_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%min_distances_12_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_12_re)" [digitrec.cpp:27]   --->   Operation 38 'read' 'min_distances_12_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%min_distances_12_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_12_re_2)" [digitrec.cpp:27]   --->   Operation 39 'read' 'min_distances_12_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%min_distances_11_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_11_re)" [digitrec.cpp:27]   --->   Operation 40 'read' 'min_distances_11_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%min_distances_11_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_11_re_2)" [digitrec.cpp:27]   --->   Operation 41 'read' 'min_distances_11_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%min_distances_10_re_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_10_re)" [digitrec.cpp:27]   --->   Operation 42 'read' 'min_distances_10_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%min_distances_10_re_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_10_re_2)" [digitrec.cpp:27]   --->   Operation 43 'read' 'min_distances_10_re_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%min_distances_9_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_9_rea)" [digitrec.cpp:27]   --->   Operation 44 'read' 'min_distances_9_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%min_distances_9_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_9_rea_2)" [digitrec.cpp:27]   --->   Operation 45 'read' 'min_distances_9_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%min_distances_8_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_8_rea)" [digitrec.cpp:27]   --->   Operation 46 'read' 'min_distances_8_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%min_distances_8_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_8_rea_2)" [digitrec.cpp:27]   --->   Operation 47 'read' 'min_distances_8_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%min_distances_7_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_7_rea)" [digitrec.cpp:27]   --->   Operation 48 'read' 'min_distances_7_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%min_distances_7_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_7_rea_2)" [digitrec.cpp:27]   --->   Operation 49 'read' 'min_distances_7_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%min_distances_6_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_6_rea)" [digitrec.cpp:27]   --->   Operation 50 'read' 'min_distances_6_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%min_distances_6_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_6_rea_2)" [digitrec.cpp:27]   --->   Operation 51 'read' 'min_distances_6_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%min_distances_5_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_5_rea)" [digitrec.cpp:27]   --->   Operation 52 'read' 'min_distances_5_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%min_distances_5_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_5_rea_2)" [digitrec.cpp:27]   --->   Operation 53 'read' 'min_distances_5_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%min_distances_4_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_4_rea)" [digitrec.cpp:27]   --->   Operation 54 'read' 'min_distances_4_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%min_distances_4_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_4_rea_2)" [digitrec.cpp:27]   --->   Operation 55 'read' 'min_distances_4_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%min_distances_3_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_3_rea)" [digitrec.cpp:27]   --->   Operation 56 'read' 'min_distances_3_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%min_distances_3_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_3_rea_2)" [digitrec.cpp:27]   --->   Operation 57 'read' 'min_distances_3_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%min_distances_2_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_2_rea)" [digitrec.cpp:27]   --->   Operation 58 'read' 'min_distances_2_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%min_distances_2_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_2_rea_2)" [digitrec.cpp:27]   --->   Operation 59 'read' 'min_distances_2_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%min_distances_1_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_1_rea)" [digitrec.cpp:27]   --->   Operation 60 'read' 'min_distances_1_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%min_distances_1_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_1_rea_2)" [digitrec.cpp:27]   --->   Operation 61 'read' 'min_distances_1_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%min_distances_0_rea_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_0_rea)" [digitrec.cpp:27]   --->   Operation 62 'read' 'min_distances_0_rea_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%min_distances_0_rea_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %min_distances_0_rea_2)" [digitrec.cpp:27]   --->   Operation 63 'read' 'min_distances_0_rea_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%train_inst_V_read = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %train_inst_V)" [digitrec.cpp:27]   --->   Operation 64 'read' 'train_inst_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%test_inst_V_read = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %test_inst_V)" [digitrec.cpp:27]   --->   Operation 65 'read' 'test_inst_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%ret_V = xor i256 %train_inst_V_read, %test_inst_V_read" [digitrec.cpp:31]   --->   Operation 66 'xor' 'ret_V' <Predicate = true> <Delay = 0.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [2/2] (7.84ns)   --->   "%dist = call fastcc i9 @popcount(i256 %ret_V)" [digitrec.cpp:35]   --->   Operation 67 'call' 'dist' <Predicate = true> <Delay = 7.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i6 %min_distances_offset_1 to i5" [digitrec.cpp:43]   --->   Operation 68 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.88ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %min_distances_0_rea_3, i32 %min_distances_1_rea_3, i32 %min_distances_2_rea_3, i32 %min_distances_3_rea_3, i32 %min_distances_4_rea_3, i32 %min_distances_5_rea_3, i32 %min_distances_6_rea_3, i32 %min_distances_7_rea_3, i32 %min_distances_8_rea_3, i32 %min_distances_9_rea_3, i32 %min_distances_10_re_3, i32 %min_distances_11_re_3, i32 %min_distances_12_re_3, i32 %min_distances_13_re_3, i32 %min_distances_14_re_3, i32 %min_distances_15_re_3, i32 %min_distances_16_re_3, i32 %min_distances_17_re_3, i32 %min_distances_18_re_3, i32 %min_distances_19_re_3, i32 %min_distances_20_re_3, i32 %min_distances_21_re_3, i32 %min_distances_22_re_3, i32 %min_distances_23_re_3, i32 %min_distances_24_re_3, i32 %min_distances_25_re_3, i32 %min_distances_26_re_3, i32 %min_distances_27_re_3, i32 %min_distances_28_re_3, i32 %min_distances_29_re_3, i5 %trunc_ln43)" [digitrec.cpp:43]   --->   Operation 69 'mux' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %tmp to i31" [digitrec.cpp:43]   --->   Operation 70 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.99ns)   --->   "%icmp_ln43 = icmp sgt i32 %tmp, 0" [digitrec.cpp:43]   --->   Operation 71 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i31 %trunc_ln43_1, i31 0" [digitrec.cpp:43]   --->   Operation 72 'select' 'select_ln43' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %select_ln43 to i32" [digitrec.cpp:43]   --->   Operation 73 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln43 = add i5 1, %trunc_ln43" [digitrec.cpp:43]   --->   Operation 74 'add' 'add_ln43' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.88ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %min_distances_0_rea_3, i32 %min_distances_1_rea_3, i32 %min_distances_2_rea_3, i32 %min_distances_3_rea_3, i32 %min_distances_4_rea_3, i32 %min_distances_5_rea_3, i32 %min_distances_6_rea_3, i32 %min_distances_7_rea_3, i32 %min_distances_8_rea_3, i32 %min_distances_9_rea_3, i32 %min_distances_10_re_3, i32 %min_distances_11_re_3, i32 %min_distances_12_re_3, i32 %min_distances_13_re_3, i32 %min_distances_14_re_3, i32 %min_distances_15_re_3, i32 %min_distances_16_re_3, i32 %min_distances_17_re_3, i32 %min_distances_18_re_3, i32 %min_distances_19_re_3, i32 %min_distances_20_re_3, i32 %min_distances_21_re_3, i32 %min_distances_22_re_3, i32 %min_distances_23_re_3, i32 %min_distances_24_re_3, i32 %min_distances_25_re_3, i32 %min_distances_26_re_3, i32 %min_distances_27_re_3, i32 %min_distances_28_re_3, i32 %min_distances_29_re_3, i5 %add_ln43)" [digitrec.cpp:43]   --->   Operation 75 'mux' 'tmp_1' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.99ns)   --->   "%icmp_ln43_1 = icmp sgt i32 %tmp_1, %zext_ln43" [digitrec.cpp:43]   --->   Operation 76 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln43_2 = select i1 %icmp_ln43_1, i32 %tmp_1, i32 %zext_ln43" [digitrec.cpp:43]   --->   Operation 77 'select' 'select_ln43_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln43_1 = add i5 2, %trunc_ln43" [digitrec.cpp:43]   --->   Operation 78 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.88ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %min_distances_0_rea_3, i32 %min_distances_1_rea_3, i32 %min_distances_2_rea_3, i32 %min_distances_3_rea_3, i32 %min_distances_4_rea_3, i32 %min_distances_5_rea_3, i32 %min_distances_6_rea_3, i32 %min_distances_7_rea_3, i32 %min_distances_8_rea_3, i32 %min_distances_9_rea_3, i32 %min_distances_10_re_3, i32 %min_distances_11_re_3, i32 %min_distances_12_re_3, i32 %min_distances_13_re_3, i32 %min_distances_14_re_3, i32 %min_distances_15_re_3, i32 %min_distances_16_re_3, i32 %min_distances_17_re_3, i32 %min_distances_18_re_3, i32 %min_distances_19_re_3, i32 %min_distances_20_re_3, i32 %min_distances_21_re_3, i32 %min_distances_22_re_3, i32 %min_distances_23_re_3, i32 %min_distances_24_re_3, i32 %min_distances_25_re_3, i32 %min_distances_26_re_3, i32 %min_distances_27_re_3, i32 %min_distances_28_re_3, i32 %min_distances_29_re_3, i5 %add_ln43_1)" [digitrec.cpp:43]   --->   Operation 79 'mux' 'tmp_2' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.33>
ST_2 : Operation 80 [1/2] (4.69ns)   --->   "%dist = call fastcc i9 @popcount(i256 %ret_V)" [digitrec.cpp:35]   --->   Operation 80 'call' 'dist' <Predicate = true> <Delay = 4.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%dist_1 = zext i9 %dist to i32" [digitrec.cpp:35]   --->   Operation 81 'zext' 'dist_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_5)   --->   "%select_ln43_1 = select i1 %icmp_ln43, i3 0, i3 -4" [digitrec.cpp:43]   --->   Operation 82 'select' 'select_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.99ns)   --->   "%icmp_ln43_2 = icmp sgt i32 %tmp_2, %select_ln43_2" [digitrec.cpp:43]   --->   Operation 83 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln50)   --->   "%select_ln43_3 = select i1 %icmp_ln43_2, i32 %tmp_2, i32 %select_ln43_2" [digitrec.cpp:43]   --->   Operation 84 'select' 'select_ln43_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_5)   --->   "%select_ln43_4 = select i1 %icmp_ln43_2, i3 2, i3 1" [digitrec.cpp:43]   --->   Operation 85 'select' 'select_ln43_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_5)   --->   "%or_ln43 = or i1 %icmp_ln43_2, %icmp_ln43_1" [digitrec.cpp:43]   --->   Operation 86 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln43_5 = select i1 %or_ln43, i3 %select_ln43_4, i3 %select_ln43_1" [digitrec.cpp:43]   --->   Operation 87 'select' 'select_ln43_5' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i3 %select_ln43_5 to i5" [digitrec.cpp:43]   --->   Operation 88 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln50 = icmp slt i32 %dist_1, %select_ln43_3" [digitrec.cpp:50]   --->   Operation 89 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "br i1 %icmp_ln50, label %branch0, label %._crit_edge18" [digitrec.cpp:50]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln51 = add i5 %trunc_ln43, %zext_ln43_1" [digitrec.cpp:51]   --->   Operation 91 'add' 'add_ln51' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln51)   --->   "%write_flag = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 92 'mux' 'write_flag' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_29)   --->   "%write_flag1 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 93 'mux' 'write_flag1' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_28)   --->   "%write_flag2 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 94 'mux' 'write_flag2' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%write_flag4 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 95 'mux' 'write_flag4' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_27)   --->   "%write_flag3 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 96 'mux' 'write_flag3' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_26)   --->   "%write_flag5 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 97 'mux' 'write_flag5' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_2)   --->   "%write_flag7 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 98 'mux' 'write_flag7' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_25)   --->   "%write_flag6 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 99 'mux' 'write_flag6' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_24)   --->   "%write_flag8 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 100 'mux' 'write_flag8' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%write_flag9 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 101 'mux' 'write_flag9' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_23)   --->   "%write_flag10 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 102 'mux' 'write_flag10' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_22)   --->   "%write_flag11 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 103 'mux' 'write_flag11' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_4)   --->   "%write_flag12 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 104 'mux' 'write_flag12' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_21)   --->   "%write_flag13 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 105 'mux' 'write_flag13' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_20)   --->   "%write_flag14 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 106 'mux' 'write_flag14' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%write_flag15 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 107 'mux' 'write_flag15' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_19)   --->   "%write_flag16 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 108 'mux' 'write_flag16' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_18)   --->   "%write_flag17 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 109 'mux' 'write_flag17' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%write_flag18 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 110 'mux' 'write_flag18' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_17)   --->   "%write_flag19 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 111 'mux' 'write_flag19' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_16)   --->   "%write_flag20 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 112 'mux' 'write_flag20' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_7)   --->   "%write_flag21 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 113 'mux' 'write_flag21' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_15)   --->   "%write_flag22 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 114 'mux' 'write_flag22' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_14)   --->   "%write_flag23 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 115 'mux' 'write_flag23' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_8)   --->   "%write_flag24 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 116 'mux' 'write_flag24' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_13)   --->   "%write_flag25 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 117 'mux' 'write_flag25' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%write_flag26 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 118 'mux' 'write_flag26' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_9)   --->   "%write_flag27 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 119 'mux' 'write_flag27' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_11)   --->   "%write_flag28 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 120 'mux' 'write_flag28' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%write_flag29 = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %add_ln51)" [digitrec.cpp:51]   --->   Operation 121 'mux' 'write_flag29' <Predicate = (icmp_ln50)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51 = select i1 %write_flag, i32 %dist_1, i32 %min_distances_0_rea_4" [digitrec.cpp:51]   --->   Operation 122 'select' 'select_ln51' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_1 = select i1 %write_flag4, i32 %dist_1, i32 %min_distances_1_rea_4" [digitrec.cpp:51]   --->   Operation 123 'select' 'select_ln51_1' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_2 = select i1 %write_flag7, i32 %dist_1, i32 %min_distances_2_rea_4" [digitrec.cpp:51]   --->   Operation 124 'select' 'select_ln51_2' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_3 = select i1 %write_flag9, i32 %dist_1, i32 %min_distances_3_rea_4" [digitrec.cpp:51]   --->   Operation 125 'select' 'select_ln51_3' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_4 = select i1 %write_flag12, i32 %dist_1, i32 %min_distances_4_rea_4" [digitrec.cpp:51]   --->   Operation 126 'select' 'select_ln51_4' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_5 = select i1 %write_flag15, i32 %dist_1, i32 %min_distances_5_rea_4" [digitrec.cpp:51]   --->   Operation 127 'select' 'select_ln51_5' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %write_flag18, i32 %dist_1, i32 %min_distances_6_rea_4" [digitrec.cpp:51]   --->   Operation 128 'select' 'select_ln51_6' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_7 = select i1 %write_flag21, i32 %dist_1, i32 %min_distances_7_rea_4" [digitrec.cpp:51]   --->   Operation 129 'select' 'select_ln51_7' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_8 = select i1 %write_flag24, i32 %dist_1, i32 %min_distances_8_rea_4" [digitrec.cpp:51]   --->   Operation 130 'select' 'select_ln51_8' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_9 = select i1 %write_flag27, i32 %dist_1, i32 %min_distances_9_rea_4" [digitrec.cpp:51]   --->   Operation 131 'select' 'select_ln51_9' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_10 = select i1 %write_flag29, i32 %dist_1, i32 %min_distances_10_re_4" [digitrec.cpp:51]   --->   Operation 132 'select' 'select_ln51_10' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_11 = select i1 %write_flag28, i32 %dist_1, i32 %min_distances_11_re_4" [digitrec.cpp:51]   --->   Operation 133 'select' 'select_ln51_11' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_12 = select i1 %write_flag26, i32 %dist_1, i32 %min_distances_12_re_4" [digitrec.cpp:51]   --->   Operation 134 'select' 'select_ln51_12' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_13 = select i1 %write_flag25, i32 %dist_1, i32 %min_distances_13_re_4" [digitrec.cpp:51]   --->   Operation 135 'select' 'select_ln51_13' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_14 = select i1 %write_flag23, i32 %dist_1, i32 %min_distances_14_re_4" [digitrec.cpp:51]   --->   Operation 136 'select' 'select_ln51_14' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_15 = select i1 %write_flag22, i32 %dist_1, i32 %min_distances_15_re_4" [digitrec.cpp:51]   --->   Operation 137 'select' 'select_ln51_15' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_16 = select i1 %write_flag20, i32 %dist_1, i32 %min_distances_16_re_4" [digitrec.cpp:51]   --->   Operation 138 'select' 'select_ln51_16' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_17 = select i1 %write_flag19, i32 %dist_1, i32 %min_distances_17_re_4" [digitrec.cpp:51]   --->   Operation 139 'select' 'select_ln51_17' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_18 = select i1 %write_flag17, i32 %dist_1, i32 %min_distances_18_re_4" [digitrec.cpp:51]   --->   Operation 140 'select' 'select_ln51_18' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_19 = select i1 %write_flag16, i32 %dist_1, i32 %min_distances_19_re_4" [digitrec.cpp:51]   --->   Operation 141 'select' 'select_ln51_19' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_20 = select i1 %write_flag14, i32 %dist_1, i32 %min_distances_20_re_4" [digitrec.cpp:51]   --->   Operation 142 'select' 'select_ln51_20' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_21 = select i1 %write_flag13, i32 %dist_1, i32 %min_distances_21_re_4" [digitrec.cpp:51]   --->   Operation 143 'select' 'select_ln51_21' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_22 = select i1 %write_flag11, i32 %dist_1, i32 %min_distances_22_re_4" [digitrec.cpp:51]   --->   Operation 144 'select' 'select_ln51_22' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_23 = select i1 %write_flag10, i32 %dist_1, i32 %min_distances_23_re_4" [digitrec.cpp:51]   --->   Operation 145 'select' 'select_ln51_23' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_24 = select i1 %write_flag8, i32 %dist_1, i32 %min_distances_24_re_4" [digitrec.cpp:51]   --->   Operation 146 'select' 'select_ln51_24' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_25 = select i1 %write_flag6, i32 %dist_1, i32 %min_distances_25_re_4" [digitrec.cpp:51]   --->   Operation 147 'select' 'select_ln51_25' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_26 = select i1 %write_flag5, i32 %dist_1, i32 %min_distances_26_re_4" [digitrec.cpp:51]   --->   Operation 148 'select' 'select_ln51_26' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_27 = select i1 %write_flag3, i32 %dist_1, i32 %min_distances_27_re_4" [digitrec.cpp:51]   --->   Operation 149 'select' 'select_ln51_27' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_28 = select i1 %write_flag2, i32 %dist_1, i32 %min_distances_28_re_4" [digitrec.cpp:51]   --->   Operation 150 'select' 'select_ln51_28' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.78ns) (out node of the LUT)   --->   "%select_ln51_29 = select i1 %write_flag1, i32 %dist_1, i32 %min_distances_29_re_4" [digitrec.cpp:51]   --->   Operation 151 'select' 'select_ln51_29' <Predicate = (icmp_ln50)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.65ns)   --->   "br label %._crit_edge18" [digitrec.cpp:51]   --->   Operation 152 'br' <Predicate = (icmp_ln50)> <Delay = 0.65>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%phi_ln53 = phi i32 [ %select_ln51_10, %branch0 ], [ %min_distances_10_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 153 'phi' 'phi_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%phi_ln53_1 = phi i32 [ %select_ln51_11, %branch0 ], [ %min_distances_11_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 154 'phi' 'phi_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%phi_ln53_2 = phi i32 [ %select_ln51_9, %branch0 ], [ %min_distances_9_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 155 'phi' 'phi_ln53_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%phi_ln53_3 = phi i32 [ %select_ln51_12, %branch0 ], [ %min_distances_12_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 156 'phi' 'phi_ln53_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%phi_ln53_4 = phi i32 [ %select_ln51_13, %branch0 ], [ %min_distances_13_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 157 'phi' 'phi_ln53_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%phi_ln53_5 = phi i32 [ %select_ln51_8, %branch0 ], [ %min_distances_8_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 158 'phi' 'phi_ln53_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%phi_ln53_6 = phi i32 [ %select_ln51_14, %branch0 ], [ %min_distances_14_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 159 'phi' 'phi_ln53_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%phi_ln53_7 = phi i32 [ %select_ln51_15, %branch0 ], [ %min_distances_15_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 160 'phi' 'phi_ln53_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%phi_ln53_8 = phi i32 [ %select_ln51_7, %branch0 ], [ %min_distances_7_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 161 'phi' 'phi_ln53_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%phi_ln53_9 = phi i32 [ %select_ln51_16, %branch0 ], [ %min_distances_16_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 162 'phi' 'phi_ln53_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%phi_ln53_10 = phi i32 [ %select_ln51_17, %branch0 ], [ %min_distances_17_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 163 'phi' 'phi_ln53_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%phi_ln53_11 = phi i32 [ %select_ln51_6, %branch0 ], [ %min_distances_6_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 164 'phi' 'phi_ln53_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%phi_ln53_12 = phi i32 [ %select_ln51_18, %branch0 ], [ %min_distances_18_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 165 'phi' 'phi_ln53_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%phi_ln53_13 = phi i32 [ %select_ln51_19, %branch0 ], [ %min_distances_19_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 166 'phi' 'phi_ln53_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%phi_ln53_14 = phi i32 [ %select_ln51_5, %branch0 ], [ %min_distances_5_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 167 'phi' 'phi_ln53_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%phi_ln53_15 = phi i32 [ %select_ln51_20, %branch0 ], [ %min_distances_20_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 168 'phi' 'phi_ln53_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%phi_ln53_16 = phi i32 [ %select_ln51_21, %branch0 ], [ %min_distances_21_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 169 'phi' 'phi_ln53_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%phi_ln53_17 = phi i32 [ %select_ln51_4, %branch0 ], [ %min_distances_4_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 170 'phi' 'phi_ln53_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%phi_ln53_18 = phi i32 [ %select_ln51_22, %branch0 ], [ %min_distances_22_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 171 'phi' 'phi_ln53_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%phi_ln53_19 = phi i32 [ %select_ln51_23, %branch0 ], [ %min_distances_23_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 172 'phi' 'phi_ln53_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%phi_ln53_20 = phi i32 [ %select_ln51_3, %branch0 ], [ %min_distances_3_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 173 'phi' 'phi_ln53_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%phi_ln53_21 = phi i32 [ %select_ln51_24, %branch0 ], [ %min_distances_24_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 174 'phi' 'phi_ln53_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%phi_ln53_22 = phi i32 [ %select_ln51_25, %branch0 ], [ %min_distances_25_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 175 'phi' 'phi_ln53_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%phi_ln53_23 = phi i32 [ %select_ln51_2, %branch0 ], [ %min_distances_2_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 176 'phi' 'phi_ln53_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%phi_ln53_24 = phi i32 [ %select_ln51_26, %branch0 ], [ %min_distances_26_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 177 'phi' 'phi_ln53_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%phi_ln53_25 = phi i32 [ %select_ln51_27, %branch0 ], [ %min_distances_27_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 178 'phi' 'phi_ln53_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%phi_ln53_26 = phi i32 [ %select_ln51_1, %branch0 ], [ %min_distances_1_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 179 'phi' 'phi_ln53_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%phi_ln53_27 = phi i32 [ %select_ln51_28, %branch0 ], [ %min_distances_28_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 180 'phi' 'phi_ln53_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%phi_ln53_28 = phi i32 [ %select_ln51_29, %branch0 ], [ %min_distances_29_re_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 181 'phi' 'phi_ln53_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%phi_ln53_29 = phi i32 [ %select_ln51, %branch0 ], [ %min_distances_0_rea_4, %._crit_edge.0 ]" [digitrec.cpp:53]   --->   Operation 182 'phi' 'phi_ln53_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %phi_ln53_29, 0" [digitrec.cpp:53]   --->   Operation 183 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %phi_ln53_26, 1" [digitrec.cpp:53]   --->   Operation 184 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %phi_ln53_23, 2" [digitrec.cpp:53]   --->   Operation 185 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %phi_ln53_20, 3" [digitrec.cpp:53]   --->   Operation 186 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %phi_ln53_17, 4" [digitrec.cpp:53]   --->   Operation 187 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %phi_ln53_14, 5" [digitrec.cpp:53]   --->   Operation 188 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %phi_ln53_11, 6" [digitrec.cpp:53]   --->   Operation 189 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %phi_ln53_8, 7" [digitrec.cpp:53]   --->   Operation 190 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %phi_ln53_5, 8" [digitrec.cpp:53]   --->   Operation 191 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %phi_ln53_2, 9" [digitrec.cpp:53]   --->   Operation 192 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %phi_ln53, 10" [digitrec.cpp:53]   --->   Operation 193 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %phi_ln53_1, 11" [digitrec.cpp:53]   --->   Operation 194 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %phi_ln53_3, 12" [digitrec.cpp:53]   --->   Operation 195 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %phi_ln53_4, 13" [digitrec.cpp:53]   --->   Operation 196 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %phi_ln53_6, 14" [digitrec.cpp:53]   --->   Operation 197 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %phi_ln53_7, 15" [digitrec.cpp:53]   --->   Operation 198 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14, i32 %phi_ln53_9, 16" [digitrec.cpp:53]   --->   Operation 199 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_15, i32 %phi_ln53_10, 17" [digitrec.cpp:53]   --->   Operation 200 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16, i32 %phi_ln53_12, 18" [digitrec.cpp:53]   --->   Operation 201 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_17, i32 %phi_ln53_13, 19" [digitrec.cpp:53]   --->   Operation 202 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_18, i32 %phi_ln53_15, 20" [digitrec.cpp:53]   --->   Operation 203 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_19, i32 %phi_ln53_16, 21" [digitrec.cpp:53]   --->   Operation 204 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_20, i32 %phi_ln53_18, 22" [digitrec.cpp:53]   --->   Operation 205 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_21, i32 %phi_ln53_19, 23" [digitrec.cpp:53]   --->   Operation 206 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_22, i32 %phi_ln53_21, 24" [digitrec.cpp:53]   --->   Operation 207 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_23, i32 %phi_ln53_22, 25" [digitrec.cpp:53]   --->   Operation 208 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_24, i32 %phi_ln53_24, 26" [digitrec.cpp:53]   --->   Operation 209 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_25, i32 %phi_ln53_25, 27" [digitrec.cpp:53]   --->   Operation 210 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_26, i32 %phi_ln53_27, 28" [digitrec.cpp:53]   --->   Operation 211 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_27, i32 %phi_ln53_28, 29" [digitrec.cpp:53]   --->   Operation 212 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_28" [digitrec.cpp:53]   --->   Operation 213 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.27ns
The critical path consists of the following:
	wire read on port 'train_inst_V' (digitrec.cpp:27) [125]  (0 ns)
	'xor' operation ('ret.V', digitrec.cpp:31) [127]  (0.423 ns)
	'call' operation ('dist', digitrec.cpp:35) to 'popcount' [128]  (7.85 ns)

 <State 2>: 6.34ns
The critical path consists of the following:
	'call' operation ('dist', digitrec.cpp:35) to 'popcount' [128]  (4.69 ns)
	'icmp' operation ('icmp_ln50', digitrec.cpp:50) [149]  (0.991 ns)
	multiplexor before 'phi' operation ('min_distances[10]', digitrec.cpp:53) with incoming values : ('min_distances[10]', digitrec.cpp:27) ('select_ln51_10', digitrec.cpp:51) [215]  (0.656 ns)
	'phi' operation ('min_distances[10]', digitrec.cpp:53) with incoming values : ('min_distances[10]', digitrec.cpp:27) ('select_ln51_10', digitrec.cpp:51) [215]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
