	component Phy_inst_tx_enh_fifo_full_bfm_ip is
		port (
			sig_tx_enh_fifo_full : in std_logic_vector(0 downto 0) := (others => 'X')  -- tx_enh_fifo_full
		);
	end component Phy_inst_tx_enh_fifo_full_bfm_ip;

