5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (race2.3.vcd) 2 -o (race2.3.cdd) 2 -v (race2.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race2.3.v 1 24 1
2 1 1 7 1a001a 1 1004 0 0 1 1 x
2 2 29 7 1a001a 1 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 7 110015 3 100c 0 0 1 1 clock
2 4 27 7 90015 3 1008 3 0 1 18 0 1 0 0 0 0
2 5 2b 7 9001a 6 100a 2 4 1 18 0 1 0 0 0 0
2 6 1 7 230023 1 1004 0 0 1 1 x
2 7 1b 7 220022 1 1008 6 0 1 18 0 1 0 1 0 0
2 8 1 7 1d001d 0 1410 0 0 1 1 b
2 9 38 7 1d0023 2 a 7 8
1 clock 1 3 70005 1 0 0 0 1 17 0 1 0 1 1 0
1 x 2 3 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 a 3 4 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 4 4 70008 1 0 0 0 1 17 0 1 0 0 0 0
4 5 7 9 1 9 0 5
4 9 7 29 6 5 5 5
7 2 6 6
3 1 main.$u0 "main.$u0" 0 race2.3.v 0 22 1
