Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 17 11:53:06 2020
| Host         : esperanza running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file deaf_encoder_control_sets_placed.rpt
| Design       : deaf_encoder
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------+------------------------------------------------------+------------------+----------------+
| Clock Signal |                       Enable Signal                      |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clock       |                                                          | reset                                                |                2 |              4 |
|  clock       | diff_encoder_module/p_1_out                              | reset                                                |                2 |             11 |
|  clock       | diff_encoder_module/buffer/do_enq                        | diff_encoder_module/buffer/enq_ptr_value[10]_i_1_n_0 |                3 |             11 |
|  clock       | diff_encoder_module/buffer/do_deq                        | diff_encoder_module/buffer/deq_ptr_value[5]_i_1_n_0  |                4 |             11 |
|  clock       | diff_encoder_module/buffer/ram_reg_1024_1087_0_2_i_1_n_0 |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_896_959_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_832_895_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_768_831_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_320_383_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_0_63_0_2_i_1_n_0      |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_704_767_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_64_127_0_2_i_1_n_0    |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_640_703_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_576_639_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_512_575_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_448_511_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_384_447_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_256_319_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_192_255_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_128_191_0_2_i_1_n_0   |                                                      |                3 |             12 |
|  clock       | diff_encoder_module/buffer/ram_reg_960_1023_0_2_i_1_n_0  |                                                      |                3 |             12 |
|  clock       | correlator_module/buffer/ram_reg_0_1_0_5_i_1_n_0         |                                                      |                2 |             16 |
|  clock       |                                                          |                                                      |               17 |             40 |
+--------------+----------------------------------------------------------+------------------------------------------------------+------------------+----------------+


