# FPGA_BME280_Sensor
# Weather Station with BME280 Sensor

**Author:** VoltVersa  
**Institution:** Thomas More, 2025  

---

##  Introduction

This project is meant to create a complete telemetry pipeline that reads **temperature, humidity, and pressure** from a **BME280 sensor** and prints them via **UART** and a **7-segment display** on an FPGA board.  

A laptop receives data over UART and runs a simple Python script to log them into a file. These values are then transferred to an **Apache server** using PHP, enabling an **STM32 Disco board** to fetch the data from the server using **LwIP (HTTP)**.

The **BME280 sensor** communicates via **IÂ²C**. To calculate measurements (temperature, humidity, pressure), calibration registers must be read first.
---
![FSM projec](images/proj.png)

---
## Block Diagram
[Open the PDF](Block_diagram.pdf)


--- 
##  BME280 IÂ²C Calibration Registers

- **Endianness:** multi-byte values are little-endian (LSB at lower address).  
- **Types:** `dig_T1`, `dig_P1`, `dig_H1` are unsigned; all others are signed twoâ€™s complement.  

| Quantity | Coeff | LSB Addr | MSB Addr | Notes |
|----------|-------|----------|----------|-------|
| Temp     | dig_T1 | 0x88 | 0x89 | unsigned |
|          | dig_T2 | 0x8A | 0x8B | signed   |
|          | dig_T3 | 0x8C | 0x8D | signed   |
| Pressure | dig_P1..dig_P9 | 0x8Eâ€“0x9F | | mix signed/unsigned |
| Humidity | dig_H1..dig_H6 | 0xA1, 0xE1â€“0xE7 | | includes split nibbles |

**Raw data formulas:**
- `temp_raw = (MSB << 12) | (LSB << 4) | (XLSB >> 4)`  
- `press_raw = (MSB << 12) | (LSB << 4) | (XLSB >> 4)`  
- `hum_raw = (MSB << 8) | LSB`  

**Compensation:**
- Use Bosch formulas with calibration data.  
- Compute `t_fine` from temperature, then reuse it for pressure and humidity.  
- Outputs: Temperature (Â°C), Pressure (Pa or hPa), Humidity (%RH).

---

##  Code Structure

### 1. `i2c_clk_gen`
Generates a 100 kHz SCL from the FPGAâ€™s 100 MHz system clock.  
Formula:  
f_scl = f_clk / (2 Ã— DIVISOR)

### 2. `I2C_Master`
Implements a 3-phase FSM:
1. **Configuration write** 
   ![FSM Phase 1](images/phase1.png)

2. **Register pointer writes** (set target addresses)
   ![FSM Phase 2](images/phase2.png)

3. **Data reads** (store into buffers)  
   ![FSM Phase 3](images/phase3.png)

Timing uses delays (`2.5 Âµs`, `5 Âµs`, `10 Âµs`) derived from generics.  
Handles **START/STOP**, ACK/NACK, and byte sequencing.

### 3. Compensation Entities
- `temp_compensation`, `hum_compensation`, `pres_compensation`  
- Convert raw values into real-world units using calibration data.

### 4. UART TX
A baud-driven FSM outputs results over UART at **9600 baud**:
- Start bit â†’ 8 data bits (LSB first) â†’ Stop bit(s)

### 5. 7-Segment Driver
- Displays 4 digits (time-multiplexed).  
- Converts 16-bit BCD input into segment signals.  
- Includes decimal point and unit indicators.

### 6. Top FSM
- Orchestrates IÂ²C reads, compensation, and UART transmission.  
- States: `idle â†’ start_i2c â†’ wait_i2c_done â†’ wait_comp_done â†’ prepare_uart â†’ send_uart â†’ idle`

---

##  Verification
- Logic analyzer confirmed **correct START/STOP**, ACKs, addressing, and byte assembly.
  ![FSM ](images/logic1.png)
  ![FSM ](images/logic2.png)

- Test_Bench I2C_Master
  ![FSM ](images/tb1.png)
  ![FSM ](images/tb2.png)
  ![FSM](images/tb3.png)

- Timing goals achieved: **100 MHz system clock, 100 kHz IÂ²C, 9600 UART**.  
- Modular structure makes it easy to extend.

---
## Uart 
  ![FSM ](images/uart.png)

---
## ðŸ“ Conclusion
This project demonstrates a **complete FPGA-based environmental sensing system** with the BME280:

- Custom IÂ²C master (100 kHz)  
- Compensation modules for accurate values  
- UART output for logging  
- 7-segment display for live feedback  

It achieves **reliable sensor acquisition**, **clean separation of concerns**, and a **scalable, reusable design**.

---
