// Seed: 4116494620
module module_0 (
    input wire id_0
    , id_19,
    input tri id_1,
    input tri1 id_2,
    output wire id_3,
    input tri1 id_4,
    output tri id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12,
    output wor id_13,
    output supply1 id_14,
    output tri id_15,
    input wand id_16,
    input wire id_17
);
  wire id_20;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output wor id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7
);
  wire id_9 = -1;
  always @(posedge 1) $clog2(3);
  ;
  always
  fork : SymbolIdentifier
    if (1) id_1 <= id_4;
    id_1 = id_3;
  join_any
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_7,
      id_6,
      id_7,
      id_4,
      id_5,
      id_2,
      id_2,
      id_2,
      id_7,
      id_5
  );
  assign modCall_1.SymbolIdentifier.id_11 = 0;
endmodule
