arch                        	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                              	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k4_n4_v7_bidir.xml          	styr.blif	common       	1.82                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run016/k4_n4_v7_bidir.xml/styr.blif/common          	22140      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.05     	1265                 	0.33      	5.79643       	-68.7951            	-5.79643            	16            	2375             	31                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.86                     	1947                       	18                               	1266                       	3907                              	343123                     	39721                    	7.19777            	-90.5085 	-7.19777 	0       	0       	-1                          	-1                             	0.06                
k4_n4_v7_longline_bidir.xml 	styr.blif	common       	1.86                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run016/k4_n4_v7_longline_bidir.xml/styr.blif/common 	21964      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.06     	1244                 	0.37      	5.89861       	-74.5575            	-5.89861            	18            	2425             	27                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.65                     	2387                       	28                               	1796                       	5811                              	622250                     	65373                    	10.0409            	-107.135 	-10.0409 	0       	0       	-1                          	-1                             	0.10                
k4_n4_v7_l1_bidir.xml       	styr.blif	common       	2.48                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run016/k4_n4_v7_l1_bidir.xml/styr.blif/common       	22872      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.04     	1283                 	0.33      	6.54889       	-82.7757            	-6.54889            	12            	1537             	26                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	1.52                     	1321                       	17                               	1222                       	4102                              	338275                     	55904                    	8.67381            	-91.477  	-8.67381 	0       	0       	-1                          	-1                             	0.07                
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common       	3.19                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run016/k4_n4_v7_bidir_pass_gate.xml/styr.blif/common	22324      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.05     	1274                 	0.61      	5.56261       	-70.1251            	-5.56261            	16            	2100             	34                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	1.84                     	2109                       	27                               	1580                       	5232                              	1654106                    	252140                   	11.8905            	-153.469 	-11.8905 	0       	0       	-1                          	-1                             	0.21                
