****************************************
Report : Averaged Power
Design : shiftregister
Version: T-2022.03-SP5
Date   : Mon May 27 22:14:56 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           9.511e-08 1.849e-07 9.160e-10 2.809e-07 (87.39%)  
sequential              3.910e-08    0.0000 1.436e-09 4.054e-08 (12.61%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.849e-07   (57.52%)
  Cell Internal Power  = 1.342e-07   (41.75%)
  Cell Leakage Power   = 2.352e-09   ( 0.73%)
                         ---------
Total Power            = 3.214e-07  (100.00%)

1
