--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ok.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 183427 paths analyzed, 31225 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.974ns.
--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o5732_0 (SLICE_X76Y113.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o5732_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.502ns (0.990 - 1.492)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o5732_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y24.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X17Y170.C2     net (fanout=305)      5.496   rst
    SLICE_X17Y170.C      Tilo                  0.043   U31/MEM/U104/_o6476<7>
                                                       U31/MEM/U104/_n022811
    SLICE_X72Y106.D5     net (fanout=256)      2.923   U31/MEM/U104/_n02281
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_0
    -------------------------------------------------  ---------------------------
    Total                                      9.437ns (0.487ns logic, 8.950ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o5732_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (1.095 - 1.202)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o5732_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y178.DQ     Tcko                  0.223   U31/wd
                                                       U31/U103/BWD
    SLICE_X38Y199.B4     net (fanout=4)        0.961   U31/wd
    SLICE_X38Y199.B      Tilo                  0.043   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X17Y170.C1     net (fanout=21)       1.239   U31/MEM/U104/we_full_AND_2_o
    SLICE_X17Y170.C      Tilo                  0.043   U31/MEM/U104/_o6476<7>
                                                       U31/MEM/U104/_n022811
    SLICE_X72Y106.D5     net (fanout=256)      2.923   U31/MEM/U104/_n02281
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_0
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (0.530ns logic, 5.654ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_5 (FF)
  Destination:          U31/MEM/U104/_o5732_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (1.095 - 1.388)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_5 to U31/MEM/U104/_o5732_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y201.DQ     Tcko                  0.223   U31/MEM/U104/wrPtr<5>
                                                       U31/MEM/U104/wrPtr_5
    SLICE_X72Y106.D1     net (fanout=4102)     4.591   U31/MEM/U104/wrPtr<5>
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_0
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (0.444ns logic, 5.122ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o5732_1 (SLICE_X76Y113.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o5732_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.502ns (0.990 - 1.492)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o5732_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y24.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X17Y170.C2     net (fanout=305)      5.496   rst
    SLICE_X17Y170.C      Tilo                  0.043   U31/MEM/U104/_o6476<7>
                                                       U31/MEM/U104/_n022811
    SLICE_X72Y106.D5     net (fanout=256)      2.923   U31/MEM/U104/_n02281
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_1
    -------------------------------------------------  ---------------------------
    Total                                      9.437ns (0.487ns logic, 8.950ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o5732_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (1.095 - 1.202)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o5732_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y178.DQ     Tcko                  0.223   U31/wd
                                                       U31/U103/BWD
    SLICE_X38Y199.B4     net (fanout=4)        0.961   U31/wd
    SLICE_X38Y199.B      Tilo                  0.043   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X17Y170.C1     net (fanout=21)       1.239   U31/MEM/U104/we_full_AND_2_o
    SLICE_X17Y170.C      Tilo                  0.043   U31/MEM/U104/_o6476<7>
                                                       U31/MEM/U104/_n022811
    SLICE_X72Y106.D5     net (fanout=256)      2.923   U31/MEM/U104/_n02281
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_1
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (0.530ns logic, 5.654ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_5 (FF)
  Destination:          U31/MEM/U104/_o5732_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (1.095 - 1.388)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_5 to U31/MEM/U104/_o5732_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y201.DQ     Tcko                  0.223   U31/MEM/U104/wrPtr<5>
                                                       U31/MEM/U104/wrPtr_5
    SLICE_X72Y106.D1     net (fanout=4102)     4.591   U31/MEM/U104/wrPtr<5>
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_1
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (0.444ns logic, 5.122ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o5732_2 (SLICE_X76Y113.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o5732_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.502ns (0.990 - 1.492)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o5732_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y24.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X17Y170.C2     net (fanout=305)      5.496   rst
    SLICE_X17Y170.C      Tilo                  0.043   U31/MEM/U104/_o6476<7>
                                                       U31/MEM/U104/_n022811
    SLICE_X72Y106.D5     net (fanout=256)      2.923   U31/MEM/U104/_n02281
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_2
    -------------------------------------------------  ---------------------------
    Total                                      9.437ns (0.487ns logic, 8.950ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o5732_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (1.095 - 1.202)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o5732_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y178.DQ     Tcko                  0.223   U31/wd
                                                       U31/U103/BWD
    SLICE_X38Y199.B4     net (fanout=4)        0.961   U31/wd
    SLICE_X38Y199.B      Tilo                  0.043   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X17Y170.C1     net (fanout=21)       1.239   U31/MEM/U104/we_full_AND_2_o
    SLICE_X17Y170.C      Tilo                  0.043   U31/MEM/U104/_o6476<7>
                                                       U31/MEM/U104/_n022811
    SLICE_X72Y106.D5     net (fanout=256)      2.923   U31/MEM/U104/_n02281
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_2
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (0.530ns logic, 5.654ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_5 (FF)
  Destination:          U31/MEM/U104/_o5732_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (1.095 - 1.388)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_5 to U31/MEM/U104/_o5732_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y201.DQ     Tcko                  0.223   U31/MEM/U104/wrPtr<5>
                                                       U31/MEM/U104/wrPtr_5
    SLICE_X72Y106.D1     net (fanout=4102)     4.591   U31/MEM/U104/wrPtr<5>
    SLICE_X72Y106.D      Tilo                  0.043   U31/MEM/U104/_o5708<7>
                                                       U31/MEM/U104/_n02361
    SLICE_X76Y113.CE     net (fanout=8)        0.531   U31/MEM/U104/_n0236
    SLICE_X76Y113.CLK    Tceck                 0.178   U31/MEM/U104/_o5732<3>
                                                       U31/MEM/U104/_o5732_2
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (0.444ns logic, 5.122ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y18.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_data_10 (FF)
  Destination:          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.703 - 0.490)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/vram_data_10 to frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y92.CQ         Tcko                  0.100   U4/vram_data<11>
                                                          U4/vram_data_10
    RAMB36_X3Y18.DIADI7     net (fanout=75)       0.415   U4/vram_data<10>
    RAMB36_X3Y18.CLKARDCLKU Trckd_DIA   (-Th)     0.296   frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.219ns (-0.196ns logic, 0.415ns route)
                                                          (-89.5% logic, 189.5% route)

--------------------------------------------------------------------------------

Paths for end point U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y29.ADDRARDADDRU8), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/ram_addr_3 (FF)
  Destination:          U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.781ns (2.428 - 1.647)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U31/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U4/ram_addr_3 to U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X38Y115.DQ           Tcko                  0.118   U4/ram_addr<3>
                                                             U4/ram_addr_3
    SLICE_X40Y145.C2           net (fanout=1)        0.595   U4/ram_addr<3>
    SLICE_X40Y145.C            Tilo                  0.028   U31/MAddr<3>
                                                             U31/U103/Mmux_MAddr61
    RAMB36_X2Y29.ADDRARDADDRU8 net (fanout=2)        0.270   U31/MAddr<3>
    RAMB36_X2Y29.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.828ns (-0.037ns logic, 0.865ns route)
                                                             (-4.5% logic, 104.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/U103/BCounter_3 (FF)
  Destination:          U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.778ns (2.428 - 1.650)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U31/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U31/U103/BCounter_3 to U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X43Y145.DQ           Tcko                  0.100   U31/U103/BCounter<3>
                                                             U31/U103/BCounter_3
    SLICE_X40Y145.C4           net (fanout=2)        1.073   U31/U103/BCounter<3>
    SLICE_X40Y145.C            Tilo                  0.028   U31/MAddr<3>
                                                             U31/U103/Mmux_MAddr61
    RAMB36_X2Y29.ADDRARDADDRU8 net (fanout=2)        0.270   U31/MAddr<3>
    RAMB36_X2Y29.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            1.288ns (-0.055ns logic, 1.343ns route)
                                                             (-4.3% logic, 104.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/U103/ACounter_3 (FF)
  Destination:          U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.777ns (2.428 - 1.651)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U31/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U31/U103/ACounter_3 to U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X40Y146.DQ           Tcko                  0.118   U31/U103/ACounter<3>
                                                             U31/U103/ACounter_3
    SLICE_X40Y145.C3           net (fanout=2)        1.123   U31/U103/ACounter<3>
    SLICE_X40Y145.C            Tilo                  0.028   U31/MAddr<3>
                                                             U31/U103/Mmux_MAddr61
    RAMB36_X2Y29.ADDRARDADDRU8 net (fanout=2)        0.270   U31/MAddr<3>
    RAMB36_X2Y29.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            1.356ns (-0.037ns logic, 1.393ns route)
                                                             (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y20.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_data_10 (FF)
  Destination:          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.199ns (0.741 - 0.542)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/vram_data_10 to frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y92.CQ         Tcko                  0.100   U4/vram_data<11>
                                                          U4/vram_data_10
    RAMB36_X1Y20.DIADI7     net (fanout=75)       0.409   U4/vram_data<10>
    RAMB36_X1Y20.CLKARDCLKU Trckd_DIA   (-Th)     0.296   frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.213ns (-0.196ns logic, 0.409ns route)
                                                          (-92.0% logic, 192.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.905ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y70.RDCLK
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X1Y25.CLKARDCLKL
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X1Y25.CLKARDCLKU
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    9.974|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 183427 paths, 0 nets, and 42778 connections

Design statistics:
   Minimum period:   9.974ns{1}   (Maximum frequency: 100.261MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 21 11:12:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5597 MB



