<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="152" />
   <name preferredWidth="216" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="2578" height="1361" x="-9" y="-9" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" simulation="VHDL" />
 <clocktable>
  <columns>
   <clockname preferredWidth="667" />
   <clocksource preferredWidth="666" />
   <frequency preferredWidth="663" />
  </columns>
 </clocktable>
</preferences>
