#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jan 28 03:17:43 2023
# Process ID: 12692
# Current directory: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25940 C:\Users\natal\OneDrive\Dokumenty\szkola\vivado\stoper\stoper.xpr
# Log file: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/vivado.log
# Journal file: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper\vivado.jou
# Running On: DESKTOP-MF2KNL9, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17002 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.281 ; gain = 311.539
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jan 28 03:18:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183711513A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3311.375 ; gain = 2161.117
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183711513A" may be locked by another hw_server.
close_hw_manager
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4390.703 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4390.703 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4390.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4504.133 ; gain = 1138.051
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: stopwatch
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk1000Hz', assumed default net type 'wire' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:76]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5027.711 ; gain = 363.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
WARNING: [Synth 8-3848] Net clk1000Hz in module/entity stopwatch does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5114.340 ; gain = 450.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5132.258 ; gain = 468.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5132.258 ; gain = 468.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5132.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5245.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5245.441 ; gain = 581.645
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5245.441 ; gain = 581.645
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5315.859 ; gain = 58.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5397.453 ; gain = 140.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5415.352 ; gain = 158.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5415.352 ; gain = 158.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5426.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5426.789 ; gain = 169.559
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 03:36:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 03:36:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5444.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5444.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5466.500 ; gain = 21.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5466.500 ; gain = 21.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5477.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5477.867 ; gain = 33.055
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 16:50:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 16:50:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 16:56:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 16:56:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711513A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5480.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
ERROR: [Synth 8-2901] value '1'b0' for enum 'STATE_COUNT_MINUTE' already used by enum 'STATE_IDLE' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:27]
ERROR: [Synth 8-6156] failed synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
ERROR: [Synth 8-6156] failed synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5480.633 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5480.633 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5494.867 ; gain = 14.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
ERROR: [Synth 8-2901] value '1'b0' for enum 'STATE_COUNT_MINUTE' already used by enum 'STATE_IDLE' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:27]
ERROR: [Synth 8-6156] failed synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
ERROR: [Synth 8-6156] failed synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5494.867 ; gain = 14.234
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5494.867 ; gain = 14.234
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5510.648 ; gain = 15.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
WARNING: [Synth 8-7071] port 'minute_value' of module 'counter' is unconnected for instance 'u_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:66]
WARNING: [Synth 8-7023] instance 'u_counter' of module 'counter' has 6 connections declared, but only 5 given [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:66]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5510.648 ; gain = 15.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5510.648 ; gain = 15.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5510.648 ; gain = 15.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5521.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5521.820 ; gain = 26.953
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'minute_value', assumed default net type 'wire' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:73]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5521.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'minute_value' does not match port width (10) of module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:73]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5521.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5521.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5521.820 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5526.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5526.578 ; gain = 4.758
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'minute_value', assumed default net type 'wire' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5526.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
ERROR: [Synth 8-448] named port connection 'minute_value' does not exist for instance 'u_counter' of module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:74]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
ERROR: [Synth 8-6156] failed synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
ERROR: [Synth 8-6156] failed synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5526.578 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5526.578 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5526.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
WARNING: [Synth 8-689] width (4) of port connection 'LED' does not match port width (5) of module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:74]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5526.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5526.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5526.578 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5545.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5545.953 ; gain = 19.375
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 19:55:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 19:55:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 20:10:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 20:10:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 20:14:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 20:14:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 20:19:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 20:19:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
current_design synth_1
current_design rtl_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5545.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5545.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5549.742 ; gain = 3.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5549.742 ; gain = 3.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5608.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5608.531 ; gain = 62.578
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5608.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5608.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5610.488 ; gain = 1.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5610.488 ; gain = 1.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5631.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5631.129 ; gain = 22.598
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5631.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
	Parameter FREQ bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/clk_divider.sv:16]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bin2bcd.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/ring_counter.sv:17]
INFO: [Synth 8-6157] synthesizing module 'sseg_mux' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'sseg_mux' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_mux.sv:16]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseg' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseg' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/bcd2sseg.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/sseg_x4.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/sources_1/imports/hdl/stopwatch.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5631.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5631.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5631.129 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5645.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/constrs_1/imports/constraints/project_stopwatch.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5645.758 ; gain = 14.629
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.srcs/utils_1/imports/synth_1/stopwatch.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/stopwatch.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 20:29:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/synth_1/runme.log
[Sat Jan 28 20:29:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/stoper/stoper.runs/impl_1/stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5645.758 ; gain = 0.000
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711513A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3419] Disconnecting from hw_server since it's not responding to requests.  It is recommended to investigate hw_server to find any issues.
