==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.1
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 5ns.
@I [HLS-10] Setting target device to 'xc5vtx240tff1759-2'
@I [HLS-10] Importing test bench file 'src/simple_test.cpp' ... 
@I [HLS-10] Importing test bench file 'src/UnFlujoTCPconFin_tb' ... 
@I [HLS-10] Importing test bench file 'src/50_pkts' ... 
@I [HLS-10] Importing test bench file 'src/2flujos' ... 
@I [HLS-10] Analyzing design file 'src/flow_surveyor.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] flow_surveyor.cpp:108: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-602] Inlining function 'match_xtuples' into 'flow_creation_and_updates' (flow_surveyor.cpp:261) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (flow_surveyor.cpp:249) to (flow_surveyor.cpp:260) in function 'flow_creation_and_updates'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (flow_surveyor.cpp:82) in function 'pkt_parser'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (flow_surveyor.cpp:56) to (flow_surveyor.cpp:53) in function 'export_flow'... converting 9 basic blocks.
@I [XFORM-11] Balancing expressions in function 'flow_creation_and_updates' (flow_surveyor.cpp:228)...4 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'export_flow' (flow_surveyor.cpp:51)...3 expression(s) balanced.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'UnifiedRetVal_s' in region (flow_surveyor.cpp:29).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'UnifiedRetVal_s' in region (flow_surveyor.cpp:29).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'i' in region (flow_surveyor.cpp:18).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'i' in region (flow_surveyor.cpp:18).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_initial_timestamp_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_tcp_flags_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_byte_coutner_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_pkt_coutner_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_initial_timestamp_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_tcp_flags_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_byte_coutner_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'flow_from_pross_A_pkt_coutner_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'UnifiedRetVal_6' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'UnifiedRetVal_7' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'UnifiedRetVal_8' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'UnifiedRetVal_9' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'UnifiedRetVal_s' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_initial_timestamp_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_tcp_flags_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_byte_coutner_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_pkt_coutner_V' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_initial_timestamp_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_tcp_flags_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_byte_coutner_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'flow_from_pross_A_pkt_coutner_V_1' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'UnifiedRetVal_6' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'UnifiedRetVal_7' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'UnifiedRetVal_8' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'UnifiedRetVal_9' in region (flow_surveyor.cpp:229).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'UnifiedRetVal_s' in region (flow_surveyor.cpp:229).
@I [HLS-111] Elapsed time: 4.39 seconds; current memory usage: 85.9 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'flow_surveyor' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'flow_expiration_checker' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 86.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'flow_expiration_checker' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 86.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'pkt_parser' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 87.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'pkt_parser' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 88.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'flow_creation_and_updates' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 88.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'flow_creation_and_updates' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 89.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'export_flow' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 89.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'export_flow' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 89.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'export_engine' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 89.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'export_engine' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 89.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'flow_surveyor' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 90.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'flow_surveyor' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 90.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'flow_expiration_checker' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'flow_expiration_checker'.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 91.2 MB.
@I [WSYSC-301] Generating RTL SystemC for 'flow_expiration_checker'.
@I [WVHDL-304] Generating RTL VHDL for 'flow_expiration_checker'.
@I [WVLOG-307] Generating RTL Verilog for 'flow_expiration_checker'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'pkt_parser' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'pkt_parser'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 92.6 MB.
@I [WSYSC-301] Generating RTL SystemC for 'pkt_parser'.
@I [WVHDL-304] Generating RTL VHDL for 'pkt_parser'.
@I [WVLOG-307] Generating RTL Verilog for 'pkt_parser'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'flow_creation_and_updates' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'flow_creation_and_updates'.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 93.8 MB.
@I [WSYSC-301] Generating RTL SystemC for 'flow_creation_and_updates'.
@I [WVHDL-304] Generating RTL VHDL for 'flow_creation_and_updates'.
@I [WVLOG-307] Generating RTL Verilog for 'flow_creation_and_updates'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'export_flow' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'export_flow'.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 94.3 MB.
@I [WSYSC-301] Generating RTL SystemC for 'export_flow'.
@I [WVHDL-304] Generating RTL VHDL for 'export_flow'.
@I [WVLOG-307] Generating RTL Verilog for 'export_flow'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'export_engine' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'export_engine'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 94.6 MB.
@I [WSYSC-301] Generating RTL SystemC for 'export_engine'.
@I [WVHDL-304] Generating RTL VHDL for 'export_engine'.
@I [WVLOG-307] Generating RTL Verilog for 'export_engine'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'flow_surveyor' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/pkt_input_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/pkt_input_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/pkt_input_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/flow_output_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/flow_output_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/flow_output_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/pross_pkts' to 'ap_vld' (register).
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/coll_cntr' to 'ap_vld' (register).
@I [RTGEN-500] Setting interface mode on port 'flow_surveyor/time_ms' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'flow_surveyor' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global scalar 'p_init_hw' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_location_busy_V' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'p_linear_address_counter_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_xtuple_src_ip_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_xtuple_des_ip_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_xtuple_src_port_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_xtuple_des_port_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_xtuple_layer3protocol_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_last_timestamp_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_initial_timestamp_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_tcp_flags_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_byte_coutner_V' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'flow_table_pkt_coutner_V' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'p_pross_pkts' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'p_collision_counter' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'flow_surveyor'.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 96.1 MB.
@I [WSYSC-301] Generating RTL SystemC for 'flow_surveyor'.
@I [WVHDL-304] Generating RTL VHDL for 'flow_surveyor'.
@I [WVLOG-307] Generating RTL Verilog for 'flow_surveyor'.
@I [HLS-10] Finished generating all RTL models.
@W [IMPL-276] Only power-on reset is supported for RAM 'flow_surveyor_flow_table_location_busy_V'.
@I [IMPL-278] Implementing memory 'flow_surveyor_flow_table_location_busy_V_ram' as block RAMs.
@W [IMPL-276] Only power-on reset is supported for RAM 'flow_surveyor_flow_table_xtuple_src_ip_V'.
@I [IMPL-278] Implementing memory 'flow_surveyor_flow_table_xtuple_src_ip_V_ram' as block RAMs.
@W [IMPL-276] Only power-on reset is supported for RAM 'flow_surveyor_flow_table_xtuple_src_port_V'.
@I [IMPL-278] Implementing memory 'flow_surveyor_flow_table_xtuple_src_port_V_ram' as block RAMs.
@W [IMPL-276] Only power-on reset is supported for RAM 'flow_surveyor_flow_table_xtuple_layer3protocol_V'.
@I [IMPL-278] Implementing memory 'flow_surveyor_flow_table_xtuple_layer3protocol_V_ram' as block RAMs.
@I [HLS-112] Total elapsed time: 18.70 seconds; peak memory usage: 96.1 MB.
