
NFC08A1_PollingTagDetectNDEF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001cb94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018fc  0801cd24  0801cd24  0001dd24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e620  0801e620  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  0801e620  0801e620  0001f620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e628  0801e628  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e628  0801e628  0001f628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e62c  0801e62c  0001f62c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0801e630  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c2c  2000009c  0801e6cc  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20003cc8  0801e6cc  00020cc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_line   00039339  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000c8  00000000  00000000  00059405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   000350e2  00000000  00000000  000594cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000076a8  00000000  00000000  0008e5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002158  00000000  00000000  00095c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00116ec9  00000000  00000000  00097db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001951  00000000  00000000  001aec79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00036f68  00000000  00000000  001b05ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001e7532  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008afc  00000000  00000000  001e7578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801cd0c 	.word	0x0801cd0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	0801cd0c 	.word	0x0801cd0c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005e4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005b0:	f006 fb4c 	bl	8006c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005b4:	480c      	ldr	r0, [pc, #48]	@ (80005e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80005b6:	490d      	ldr	r1, [pc, #52]	@ (80005ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80005b8:	4a0d      	ldr	r2, [pc, #52]	@ (80005f0 <LoopForever+0xe>)
  movs r3, #0
 80005ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005bc:	e002      	b.n	80005c4 <LoopCopyDataInit>

080005be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005c2:	3304      	adds	r3, #4

080005c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c8:	d3f9      	bcc.n	80005be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ca:	4a0a      	ldr	r2, [pc, #40]	@ (80005f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005cc:	4c0a      	ldr	r4, [pc, #40]	@ (80005f8 <LoopForever+0x16>)
  movs r3, #0
 80005ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005d0:	e001      	b.n	80005d6 <LoopFillZerobss>

080005d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005d4:	3204      	adds	r2, #4

080005d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d8:	d3fb      	bcc.n	80005d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005da:	f01b ff41 	bl	801c460 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005de:	f000 f9db 	bl	8000998 <main>

080005e2 <LoopForever>:

LoopForever:
    b LoopForever
 80005e2:	e7fe      	b.n	80005e2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80005e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005ec:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80005f0:	0801e630 	.word	0x0801e630
  ldr r2, =_sbss
 80005f4:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80005f8:	20003cc8 	.word	0x20003cc8

080005fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005fc:	e7fe      	b.n	80005fc <ADC1_2_IRQHandler>

080005fe <MX_X_CUBE_NFC6_Init>:

HAL_StatusTypeDef UARTConsolePrint( char *puartmsg );
HAL_StatusTypeDef UARTConsoleScan( uint8_t uartchar );

void MX_X_CUBE_NFC6_Init(void)
{
 80005fe:	b580      	push	{r7, lr}
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NFC8_Library_Init_PreTreatment */

  /* USER CODE END NFC8_Library_Init_PreTreatment */

  /* Initialize the peripherals and the NFC8 components */
  MX_NFC8_PollingTagDetectNDEF_Init();
 8000602:	f000 f809 	bl	8000618 <MX_NFC8_PollingTagDetectNDEF_Init>

  /* USER CODE BEGIN NFC8_Library_Init_PostTreatment */

  /* USER CODE END NFC8_Library_Init_PostTreatment */

}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}

0800060a <MX_X_CUBE_NFC6_Process>:
/*
 * LM background task
 */
void MX_X_CUBE_NFC6_Process(void)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN NFC8_Library_Process */

    /* USER CODE END NFC8_Library_Process */
    /* Run Demo Application */
    demoCycle();
 800060e:	f000 fbd9 	bl	8000dc4 <demoCycle>

}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
	...

08000618 <MX_NFC8_PollingTagDetectNDEF_Init>:
/**
  * @brief  Initialize the I2CProtection  feature Example
  * @retval None
  */
void MX_NFC8_PollingTagDetectNDEF_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
   BSP_NFC0XCOMM_Init();
 800061e:	f001 f93d 	bl	800189c <BSP_SPI1_Init>
   BSP_COM_Init(COM1);
 8000622:	2000      	movs	r0, #0
 8000624:	f001 f862 	bl	80016ec <BSP_COM_Init>
   USR_INT_LINE.Line = USR_INT_LINE_NUM;
 8000628:	4b4a      	ldr	r3, [pc, #296]	@ (8000754 <MX_NFC8_PollingTagDetectNDEF_Init+0x13c>)
 800062a:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
 800062e:	601a      	str	r2, [r3, #0]
   USR_INT_LINE.PendingCallback = st25r3916Isr;
 8000630:	4b48      	ldr	r3, [pc, #288]	@ (8000754 <MX_NFC8_PollingTagDetectNDEF_Init+0x13c>)
 8000632:	4a49      	ldr	r2, [pc, #292]	@ (8000758 <MX_NFC8_PollingTagDetectNDEF_Init+0x140>)
 8000634:	605a      	str	r2, [r3, #4]
   BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8000636:	2100      	movs	r1, #0
 8000638:	2000      	movs	r0, #0
 800063a:	f000 ffb7 	bl	80015ac <BSP_PB_Init>

   /* Configure interrupt callback */
  (void)HAL_EXTI_GetHandle(&USR_INT_LINE, USR_INT_LINE.Line);
 800063e:	4b45      	ldr	r3, [pc, #276]	@ (8000754 <MX_NFC8_PollingTagDetectNDEF_Init+0x13c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4619      	mov	r1, r3
 8000644:	4843      	ldr	r0, [pc, #268]	@ (8000754 <MX_NFC8_PollingTagDetectNDEF_Init+0x13c>)
 8000646:	f006 fd5d 	bl	8007104 <HAL_EXTI_GetHandle>
  (void)HAL_EXTI_RegisterCallback(&USR_INT_LINE, HAL_EXTI_COMMON_CB_ID, BSP_NFC0XCOMM_IRQ_Callback);
 800064a:	4a44      	ldr	r2, [pc, #272]	@ (800075c <MX_NFC8_PollingTagDetectNDEF_Init+0x144>)
 800064c:	2100      	movs	r1, #0
 800064e:	4841      	ldr	r0, [pc, #260]	@ (8000754 <MX_NFC8_PollingTagDetectNDEF_Init+0x13c>)
 8000650:	f006 fd3e 	bl	80070d0 <HAL_EXTI_RegisterCallback>

#ifdef ST25R3916
  platformLog("Welcome to X-NUCLEO-NFC06A1\r\n");
#else
  platformLog("Welcome to X-NUCLEO-NFC08A1\r\n");
 8000654:	4842      	ldr	r0, [pc, #264]	@ (8000760 <MX_NFC8_PollingTagDetectNDEF_Init+0x148>)
 8000656:	f000 f8fd 	bl	8000854 <logUsart>
#endif /* ST25R3916 */
  /* Initalize RFAL */
  if( !demoIni() )
 800065a:	f000 fb01 	bl	8000c60 <demoIni>
 800065e:	4603      	mov	r3, r0
 8000660:	f083 0301 	eor.w	r3, r3, #1
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d023      	beq.n	80006b2 <MX_NFC8_PollingTagDetectNDEF_Init+0x9a>
  {
    /*
    * in case the rfal initalization failed signal it by flashing all LED
    * and stoping all operations
    */
    platformLog("Initialization failed..\r\n");
 800066a:	483e      	ldr	r0, [pc, #248]	@ (8000764 <MX_NFC8_PollingTagDetectNDEF_Init+0x14c>)
 800066c:	f000 f8f2 	bl	8000854 <logUsart>
    while(1)
    {
      platformLedToogle(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 8000670:	2101      	movs	r1, #1
 8000672:	483d      	ldr	r0, [pc, #244]	@ (8000768 <MX_NFC8_PollingTagDetectNDEF_Init+0x150>)
 8000674:	f006 ff64 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 8000678:	2110      	movs	r1, #16
 800067a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800067e:	f006 ff5f 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 8000682:	2102      	movs	r1, #2
 8000684:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000688:	f006 ff5a 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 800068c:	2102      	movs	r1, #2
 800068e:	4837      	ldr	r0, [pc, #220]	@ (800076c <MX_NFC8_PollingTagDetectNDEF_Init+0x154>)
 8000690:	f006 ff56 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 8000694:	2101      	movs	r1, #1
 8000696:	4835      	ldr	r0, [pc, #212]	@ (800076c <MX_NFC8_PollingTagDetectNDEF_Init+0x154>)
 8000698:	f006 ff52 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 800069c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a4:	f006 ff4c 	bl	8007540 <HAL_GPIO_TogglePin>

      platformDelay(100);
 80006a8:	2064      	movs	r0, #100	@ 0x64
 80006aa:	f006 fb5d 	bl	8006d68 <HAL_Delay>
      platformLedToogle(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 80006ae:	bf00      	nop
 80006b0:	e7de      	b.n	8000670 <MX_NFC8_PollingTagDetectNDEF_Init+0x58>
    }
  }
  else
  {
    platformLog("Initialization succeeded..\r\n");
 80006b2:	482f      	ldr	r0, [pc, #188]	@ (8000770 <MX_NFC8_PollingTagDetectNDEF_Init+0x158>)
 80006b4:	f000 f8ce 	bl	8000854 <logUsart>
    for (int i = 0; i < 6; i++)
 80006b8:	2300      	movs	r3, #0
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	e021      	b.n	8000702 <MX_NFC8_PollingTagDetectNDEF_Init+0xea>
    {
      platformLedToogle(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 80006be:	2101      	movs	r1, #1
 80006c0:	4829      	ldr	r0, [pc, #164]	@ (8000768 <MX_NFC8_PollingTagDetectNDEF_Init+0x150>)
 80006c2:	f006 ff3d 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 80006c6:	2110      	movs	r1, #16
 80006c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006cc:	f006 ff38 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 80006d0:	2102      	movs	r1, #2
 80006d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d6:	f006 ff33 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 80006da:	2102      	movs	r1, #2
 80006dc:	4823      	ldr	r0, [pc, #140]	@ (800076c <MX_NFC8_PollingTagDetectNDEF_Init+0x154>)
 80006de:	f006 ff2f 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 80006e2:	2101      	movs	r1, #1
 80006e4:	4821      	ldr	r0, [pc, #132]	@ (800076c <MX_NFC8_PollingTagDetectNDEF_Init+0x154>)
 80006e6:	f006 ff2b 	bl	8007540 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 80006ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f006 ff25 	bl	8007540 <HAL_GPIO_TogglePin>

      platformDelay(200);
 80006f6:	20c8      	movs	r0, #200	@ 0xc8
 80006f8:	f006 fb36 	bl	8006d68 <HAL_Delay>
    for (int i = 0; i < 6; i++)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3301      	adds	r3, #1
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2b05      	cmp	r3, #5
 8000706:	ddda      	ble.n	80006be <MX_NFC8_PollingTagDetectNDEF_Init+0xa6>
    }

    platformLedOff(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 8000708:	2200      	movs	r2, #0
 800070a:	2101      	movs	r1, #1
 800070c:	4816      	ldr	r0, [pc, #88]	@ (8000768 <MX_NFC8_PollingTagDetectNDEF_Init+0x150>)
 800070e:	f006 feff 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 8000712:	2200      	movs	r2, #0
 8000714:	2110      	movs	r1, #16
 8000716:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800071a:	f006 fef9 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 800071e:	2200      	movs	r2, #0
 8000720:	2102      	movs	r1, #2
 8000722:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000726:	f006 fef3 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 800072a:	2200      	movs	r2, #0
 800072c:	2102      	movs	r1, #2
 800072e:	480f      	ldr	r0, [pc, #60]	@ (800076c <MX_NFC8_PollingTagDetectNDEF_Init+0x154>)
 8000730:	f006 feee 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 8000734:	2200      	movs	r2, #0
 8000736:	2101      	movs	r1, #1
 8000738:	480c      	ldr	r0, [pc, #48]	@ (800076c <MX_NFC8_PollingTagDetectNDEF_Init+0x154>)
 800073a:	f006 fee9 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 800073e:	2200      	movs	r2, #0
 8000740:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000748:	f006 fee2 	bl	8007510 <HAL_GPIO_WritePin>

  }

}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20002968 	.word	0x20002968
 8000758:	080067bd 	.word	0x080067bd
 800075c:	08000811 	.word	0x08000811
 8000760:	0801cd24 	.word	0x0801cd24
 8000764:	0801cd44 	.word	0x0801cd44
 8000768:	48000400 	.word	0x48000400
 800076c:	48000800 	.word	0x48000800
 8000770:	0801cd60 	.word	0x0801cd60

08000774 <BSP_NFC0XCOMM_SendRecv>:
  * @param[out] pRxData : Pointer to data buffer for read data
  * @param[in]  Length : number of bytes to write
  * @return     BSP status
  */
int32_t BSP_NFC0XCOMM_SendRecv(const uint8_t * const pTxData, uint8_t * const pRxData, uint16_t Length)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af02      	add	r7, sp, #8
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	4613      	mov	r3, r2
 8000780:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000782:	2301      	movs	r3, #1
 8000784:	75fb      	strb	r3, [r7, #23]
  int32_t ret = BSP_ERROR_NONE;
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]

  if((pTxData != NULL) && (pRxData != NULL))
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d00e      	beq.n	80007ae <BSP_NFC0XCOMM_SendRecv+0x3a>
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d00b      	beq.n	80007ae <BSP_NFC0XCOMM_SendRecv+0x3a>
  {
    status = HAL_SPI_TransmitReceive(&COMM_HANDLE, (uint8_t *)pTxData, (uint8_t *)pRxData, Length, 2000);
 8000796:	88fb      	ldrh	r3, [r7, #6]
 8000798:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	68f9      	ldr	r1, [r7, #12]
 80007a2:	481a      	ldr	r0, [pc, #104]	@ (800080c <BSP_NFC0XCOMM_SendRecv+0x98>)
 80007a4:	f008 fd5f 	bl	8009266 <HAL_SPI_TransmitReceive>
 80007a8:	4603      	mov	r3, r0
 80007aa:	75fb      	strb	r3, [r7, #23]
 80007ac:	e022      	b.n	80007f4 <BSP_NFC0XCOMM_SendRecv+0x80>
  }
  else if ((pTxData != NULL) && (pRxData == NULL))
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d00c      	beq.n	80007ce <BSP_NFC0XCOMM_SendRecv+0x5a>
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d109      	bne.n	80007ce <BSP_NFC0XCOMM_SendRecv+0x5a>
  {
    status = HAL_SPI_Transmit(&COMM_HANDLE, (uint8_t *)pTxData, Length, 2000);
 80007ba:	88fa      	ldrh	r2, [r7, #6]
 80007bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80007c0:	68f9      	ldr	r1, [r7, #12]
 80007c2:	4812      	ldr	r0, [pc, #72]	@ (800080c <BSP_NFC0XCOMM_SendRecv+0x98>)
 80007c4:	f008 faa3 	bl	8008d0e <HAL_SPI_Transmit>
 80007c8:	4603      	mov	r3, r0
 80007ca:	75fb      	strb	r3, [r7, #23]
 80007cc:	e012      	b.n	80007f4 <BSP_NFC0XCOMM_SendRecv+0x80>
  }
  else if ((pTxData == NULL) && (pRxData != NULL))
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d10c      	bne.n	80007ee <BSP_NFC0XCOMM_SendRecv+0x7a>
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d009      	beq.n	80007ee <BSP_NFC0XCOMM_SendRecv+0x7a>
  {
    status = HAL_SPI_Receive(&COMM_HANDLE, (uint8_t *)pRxData, Length, 2000);
 80007da:	88fa      	ldrh	r2, [r7, #6]
 80007dc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80007e0:	68b9      	ldr	r1, [r7, #8]
 80007e2:	480a      	ldr	r0, [pc, #40]	@ (800080c <BSP_NFC0XCOMM_SendRecv+0x98>)
 80007e4:	f008 fc08 	bl	8008ff8 <HAL_SPI_Receive>
 80007e8:	4603      	mov	r3, r0
 80007ea:	75fb      	strb	r3, [r7, #23]
 80007ec:	e002      	b.n	80007f4 <BSP_NFC0XCOMM_SendRecv+0x80>
  }
  else
  {
  	ret = BSP_ERROR_WRONG_PARAM;
 80007ee:	f06f 0301 	mvn.w	r3, #1
 80007f2:	613b      	str	r3, [r7, #16]
  }

  /* Check the communication status */
  if (status != HAL_OK)
 80007f4:	7dfb      	ldrb	r3, [r7, #23]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d002      	beq.n	8000800 <BSP_NFC0XCOMM_SendRecv+0x8c>
  {
    /* Execute user timeout callback */
    ret = BSP_NFC0XCOMM_Init();
 80007fa:	f001 f84f 	bl	800189c <BSP_SPI1_Init>
 80007fe:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8000800:	693b      	ldr	r3, [r7, #16]
}
 8000802:	4618      	mov	r0, r3
 8000804:	3718      	adds	r7, #24
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200029f8 	.word	0x200029f8

08000810 <BSP_SPI1_IRQ_Callback>:
  * @brief  BSP SPI1 callback
  * @param  None
  * @return None
  */
__weak void BSP_NFC0XCOMM_IRQ_Callback(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* Prevent unused argument(s) compilation warning */

  /* This function should be implemented by the user application.
   * It is called into this driver when an event from ST25R3916 is triggered.
   */
  st25r3916Isr();
 8000814:	f005 ffd2 	bl	80067bc <st25r3916Isr>
}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}

0800081c <logUsartTx>:
  * @retval ERR_INVALID_HANDLE : in case the UART HW is not initalized yet
  * @retval others             : HAL status
  *****************************************************************************
  */
uint8_t logUsartTx(uint8_t *data, uint16_t dataLen)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	807b      	strh	r3, [r7, #2]
  if(pLogUsart == 0)
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <logUsartTx+0x34>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d101      	bne.n	8000834 <logUsartTx+0x18>
    return ERR_INVALID_HANDLE;
 8000830:	2326      	movs	r3, #38	@ 0x26
 8000832:	e008      	b.n	8000846 <logUsartTx+0x2a>
 #if (USE_LOGGER == LOGGER_ON)
  {
    return HAL_UART_Transmit(pLogUsart, data, dataLen, USART_TIMEOUT);
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <logUsartTx+0x34>)
 8000836:	6818      	ldr	r0, [r3, #0]
 8000838:	887a      	ldrh	r2, [r7, #2]
 800083a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800083e:	6879      	ldr	r1, [r7, #4]
 8000840:	f009 fa76 	bl	8009d30 <HAL_UART_Transmit>
 8000844:	4603      	mov	r3, r0
  #else
  {
    return 0;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 8000846:	4618      	mov	r0, r3
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000000 	.word	0x20000000

08000854 <logUsart>:
  *
  * @return Number of data sent
  *****************************************************************************
  */
int logUsart(const char* format, ...)
{
 8000854:	b40f      	push	{r0, r1, r2, r3}
 8000856:	b580      	push	{r7, lr}
 8000858:	b0c2      	sub	sp, #264	@ 0x108
 800085a:	af00      	add	r7, sp, #0
  #if (USE_LOGGER == LOGGER_ON)
  {
    #define LOG_BUFFER_SIZE 256
    char buf[LOG_BUFFER_SIZE];
    va_list argptr;
    va_start(argptr, format);
 800085c:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8000860:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    int cnt = vsnprintf(buf, LOG_BUFFER_SIZE, format, argptr);
 8000864:	4638      	mov	r0, r7
 8000866:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800086a:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800086e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000872:	f01b fdaf 	bl	801c3d4 <vsniprintf>
 8000876:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(argptr);

    /* */
    logUsartTx((uint8_t*)buf, strlen(buf));
 800087a:	463b      	mov	r3, r7
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fca7 	bl	80001d0 <strlen>
 8000882:	4603      	mov	r3, r0
 8000884:	b29a      	uxth	r2, r3
 8000886:	463b      	mov	r3, r7
 8000888:	4611      	mov	r1, r2
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ffc6 	bl	800081c <logUsartTx>
    return cnt;
 8000890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
  #else
  {
    return 0;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 8000894:	4618      	mov	r0, r3
 8000896:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800089a:	46bd      	mov	sp, r7
 800089c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80008a0:	b004      	add	sp, #16
 80008a2:	4770      	bx	lr

080008a4 <hex2Str>:
  *
  * @return pointer to converted data
  *****************************************************************************
  */
char* hex2Str(unsigned char * data, size_t dataLen)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  #if (USE_LOGGER == LOGGER_ON)
  {
    unsigned char * pin = data;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	61fb      	str	r3, [r7, #28]
    const char * hex = "0123456789ABCDEF";
 80008b2:	4b36      	ldr	r3, [pc, #216]	@ (800098c <hex2Str+0xe8>)
 80008b4:	613b      	str	r3, [r7, #16]
    char * pout = hexStr[hexStrIdx];
 80008b6:	4b36      	ldr	r3, [pc, #216]	@ (8000990 <hex2Str+0xec>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	01db      	lsls	r3, r3, #7
 80008bc:	4a35      	ldr	r2, [pc, #212]	@ (8000994 <hex2Str+0xf0>)
 80008be:	4413      	add	r3, r2
 80008c0:	61bb      	str	r3, [r7, #24]
    uint8_t i = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	75fb      	strb	r3, [r7, #23]
    uint8_t idx = hexStrIdx;
 80008c6:	4b32      	ldr	r3, [pc, #200]	@ (8000990 <hex2Str+0xec>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	73fb      	strb	r3, [r7, #15]

    if( dataLen > (MAX_HEX_STR_LENGTH/2) )
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	2b40      	cmp	r3, #64	@ 0x40
 80008d0:	d901      	bls.n	80008d6 <hex2Str+0x32>
    {
      dataLen = (MAX_HEX_STR_LENGTH/2);
 80008d2:	2340      	movs	r3, #64	@ 0x40
 80008d4:	603b      	str	r3, [r7, #0]
    }

    if(dataLen == 0)
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d120      	bne.n	800091e <hex2Str+0x7a>
    {
      pout[0] = 0;
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
 80008e2:	e03c      	b.n	800095e <hex2Str+0xba>
    }
    else
    {
      for(; i < dataLen - 1; ++i)
      {
          *pout++ = hex[(*pin>>4)&0xF];
 80008e4:	69fb      	ldr	r3, [r7, #28]
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	091b      	lsrs	r3, r3, #4
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	f003 030f 	and.w	r3, r3, #15
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	441a      	add	r2, r3
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	1c59      	adds	r1, r3, #1
 80008f8:	61b9      	str	r1, [r7, #24]
 80008fa:	7812      	ldrb	r2, [r2, #0]
 80008fc:	701a      	strb	r2, [r3, #0]
          *pout++ = hex[(*pin++)&0xF];
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	1c5a      	adds	r2, r3, #1
 8000902:	61fa      	str	r2, [r7, #28]
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	f003 030f 	and.w	r3, r3, #15
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	441a      	add	r2, r3
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	1c59      	adds	r1, r3, #1
 8000912:	61b9      	str	r1, [r7, #24]
 8000914:	7812      	ldrb	r2, [r2, #0]
 8000916:	701a      	strb	r2, [r3, #0]
      for(; i < dataLen - 1; ++i)
 8000918:	7dfb      	ldrb	r3, [r7, #23]
 800091a:	3301      	adds	r3, #1
 800091c:	75fb      	strb	r3, [r7, #23]
 800091e:	7dfa      	ldrb	r2, [r7, #23]
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	3b01      	subs	r3, #1
 8000924:	429a      	cmp	r2, r3
 8000926:	d3dd      	bcc.n	80008e4 <hex2Str+0x40>
      }
      *pout++ = hex[(*pin>>4)&0xF];
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	091b      	lsrs	r3, r3, #4
 800092e:	b2db      	uxtb	r3, r3
 8000930:	f003 030f 	and.w	r3, r3, #15
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	441a      	add	r2, r3
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	1c59      	adds	r1, r3, #1
 800093c:	61b9      	str	r1, [r7, #24]
 800093e:	7812      	ldrb	r2, [r2, #0]
 8000940:	701a      	strb	r2, [r3, #0]
      *pout++ = hex[(*pin)&0xF];
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	f003 030f 	and.w	r3, r3, #15
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	441a      	add	r2, r3
 800094e:	69bb      	ldr	r3, [r7, #24]
 8000950:	1c59      	adds	r1, r3, #1
 8000952:	61b9      	str	r1, [r7, #24]
 8000954:	7812      	ldrb	r2, [r2, #0]
 8000956:	701a      	strb	r2, [r3, #0]
      *pout = 0;
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
    }

    hexStrIdx++;
 800095e:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <hex2Str+0xec>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	3301      	adds	r3, #1
 8000964:	b2da      	uxtb	r2, r3
 8000966:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <hex2Str+0xec>)
 8000968:	701a      	strb	r2, [r3, #0]
    hexStrIdx %= MAX_HEX_STR;
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <hex2Str+0xec>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	f003 0303 	and.w	r3, r3, #3
 8000972:	b2da      	uxtb	r2, r3
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <hex2Str+0xec>)
 8000976:	701a      	strb	r2, [r3, #0]

    return hexStr[idx];
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	01db      	lsls	r3, r3, #7
 800097c:	4a05      	ldr	r2, [pc, #20]	@ (8000994 <hex2Str+0xf0>)
 800097e:	4413      	add	r3, r2
  #else
  {
    return NULL;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 8000980:	4618      	mov	r0, r3
 8000982:	3724      	adds	r7, #36	@ 0x24
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	0801cd80 	.word	0x0801cd80
 8000990:	200002bc 	.word	0x200002bc
 8000994:	200000bc 	.word	0x200000bc

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099c:	f006 f968 	bl	8006c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f807 	bl	80009b2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a4:	f000 f856 	bl	8000a54 <MX_GPIO_Init>
  MX_X_CUBE_NFC6_Init();
 80009a8:	f7ff fe29 	bl	80005fe <MX_X_CUBE_NFC6_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_NFC6_Process();
 80009ac:	f7ff fe2d 	bl	800060a <MX_X_CUBE_NFC6_Process>
 80009b0:	e7fc      	b.n	80009ac <main+0x14>

080009b2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b096      	sub	sp, #88	@ 0x58
 80009b6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2244      	movs	r2, #68	@ 0x44
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f01b fd3f 	bl	801c444 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c6:	463b      	mov	r3, r7
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
 80009d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009d4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009d8:	f006 fdda 	bl	8007590 <HAL_PWREx_ControlVoltageScaling>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009e2:	f000 f8c3 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009e6:	2302      	movs	r3, #2
 80009e8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f0:	2310      	movs	r3, #16
 80009f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f4:	2302      	movs	r3, #2
 80009f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009f8:	2302      	movs	r3, #2
 80009fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009fc:	2301      	movs	r3, #1
 80009fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a00:	230a      	movs	r3, #10
 8000a02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a04:	2307      	movs	r3, #7
 8000a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4618      	mov	r0, r3
 8000a16:	f006 fe11 	bl	800763c <HAL_RCC_OscConfig>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a20:	f000 f8a4 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a24:	230f      	movs	r3, #15
 8000a26:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a28:	2303      	movs	r3, #3
 8000a2a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a30:	2300      	movs	r3, #0
 8000a32:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a34:	2300      	movs	r3, #0
 8000a36:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a38:	463b      	mov	r3, r7
 8000a3a:	2104      	movs	r1, #4
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f007 f9d9 	bl	8007df4 <HAL_RCC_ClockConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a48:	f000 f890 	bl	8000b6c <Error_Handler>
  }
}
 8000a4c:	bf00      	nop
 8000a4e:	3758      	adds	r7, #88	@ 0x58
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b088      	sub	sp, #32
 8000a58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5a:	f107 030c 	add.w	r3, r7, #12
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	605a      	str	r2, [r3, #4]
 8000a64:	609a      	str	r2, [r3, #8]
 8000a66:	60da      	str	r2, [r3, #12]
 8000a68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a3c      	ldr	r2, [pc, #240]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a70:	f043 0304 	orr.w	r3, r3, #4
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b3a      	ldr	r3, [pc, #232]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0304 	and.w	r3, r3, #4
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	4b37      	ldr	r3, [pc, #220]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4a36      	ldr	r2, [pc, #216]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4b34      	ldr	r3, [pc, #208]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9a:	4b31      	ldr	r3, [pc, #196]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a30      	ldr	r2, [pc, #192]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000aa0:	f043 0302 	orr.w	r3, r3, #2
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8000b60 <MX_GPIO_Init+0x10c>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0302 	and.w	r3, r3, #2
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2103      	movs	r1, #3
 8000ab6:	482b      	ldr	r0, [pc, #172]	@ (8000b64 <MX_GPIO_Init+0x110>)
 8000ab8:	f006 fd2a 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8, GPIO_PIN_RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	f44f 7189 	mov.w	r1, #274	@ 0x112
 8000ac2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac6:	f006 fd23 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2141      	movs	r1, #65	@ 0x41
 8000ace:	4826      	ldr	r0, [pc, #152]	@ (8000b68 <MX_GPIO_Init+0x114>)
 8000ad0:	f006 fd1e 	bl	8007510 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae4:	f107 030c 	add.w	r3, r7, #12
 8000ae8:	4619      	mov	r1, r3
 8000aea:	481e      	ldr	r0, [pc, #120]	@ (8000b64 <MX_GPIO_Init+0x110>)
 8000aec:	f006 fb4e 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000af0:	2301      	movs	r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000af4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000af8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	f107 030c 	add.w	r3, r7, #12
 8000b02:	4619      	mov	r1, r3
 8000b04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b08:	f006 fb40 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8;
 8000b0c:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000b10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	f107 030c 	add.w	r3, r7, #12
 8000b22:	4619      	mov	r1, r3
 8000b24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b28:	f006 fb30 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|SPI1_NSS_Pin;
 8000b2c:	2341      	movs	r3, #65	@ 0x41
 8000b2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b3c:	f107 030c 	add.w	r3, r7, #12
 8000b40:	4619      	mov	r1, r3
 8000b42:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <MX_GPIO_Init+0x114>)
 8000b44:	f006 fb22 	bl	800718c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2006      	movs	r0, #6
 8000b4e:	f006 fa0a 	bl	8006f66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b52:	2006      	movs	r0, #6
 8000b54:	f006 fa23 	bl	8006f9e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b58:	bf00      	nop
 8000b5a:	3720      	adds	r7, #32
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40021000 	.word	0x40021000
 8000b64:	48000800 	.word	0x48000800
 8000b68:	48000400 	.word	0x48000400

08000b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b70:	b672      	cpsid	i
}
 8000b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <Error_Handler+0x8>

08000b78 <checkUserButton>:
 *
 *  This function checks whether the user button has been pressed
 *****************************************************************************
 */
static void checkUserButton(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
    /* Check if USER button is pressed */
    if( platformGpioIsLow(PLATFORM_USER_BUTTON_PORT, PLATFORM_USER_BUTTON_PIN))
 8000b7c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b80:	481f      	ldr	r0, [pc, #124]	@ (8000c00 <checkUserButton+0x88>)
 8000b82:	f006 fcad 	bl	80074e0 <HAL_GPIO_ReadPin>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d036      	beq.n	8000bfa <checkUserButton+0x82>
    {
        boardMode++;
 8000b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <checkUserButton+0x8c>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	4b1b      	ldr	r3, [pc, #108]	@ (8000c04 <checkUserButton+0x8c>)
 8000b96:	701a      	strb	r2, [r3, #0]
        boardMode %= BOARD_MODE_MAX;
 8000b98:	4b1a      	ldr	r3, [pc, #104]	@ (8000c04 <checkUserButton+0x8c>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	f003 0303 	and.w	r3, r3, #3
 8000ba0:	b2da      	uxtb	r2, r3
 8000ba2:	4b18      	ldr	r3, [pc, #96]	@ (8000c04 <checkUserButton+0x8c>)
 8000ba4:	701a      	strb	r2, [r3, #0]

        ledsOff();
 8000ba6:	f000 fb5b 	bl	8001260 <ledsOff>
        prevBoardMode = boardMode; /* Force display update */
 8000baa:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <checkUserButton+0x8c>)
 8000bac:	781a      	ldrb	r2, [r3, #0]
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <checkUserButton+0x90>)
 8000bb0:	701a      	strb	r2, [r3, #0]
        platformLog("%s\r\n", demoModeDescription[boardMode]);
 8000bb2:	4b14      	ldr	r3, [pc, #80]	@ (8000c04 <checkUserButton+0x8c>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <checkUserButton+0x94>)
 8000bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4813      	ldr	r0, [pc, #76]	@ (8000c10 <checkUserButton+0x98>)
 8000bc2:	f7ff fe47 	bl	8000854 <logUsart>

        /* Debounce button */
        while( platformGpioIsLow(PLATFORM_USER_BUTTON_PORT, PLATFORM_USER_BUTTON_PIN) );
 8000bc6:	bf00      	nop
 8000bc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bcc:	480c      	ldr	r0, [pc, #48]	@ (8000c00 <checkUserButton+0x88>)
 8000bce:	f006 fc87 	bl	80074e0 <HAL_GPIO_ReadPin>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d1f7      	bne.n	8000bc8 <checkUserButton+0x50>
        if( boardMode != BOARD_MODE_READ )
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000c04 <checkUserButton+0x8c>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d00c      	beq.n	8000bfa <checkUserButton+0x82>
        {
            timer = platformTimerCreate(NDEF_WRITE_FORMAT_TIMEOUT);
 8000be0:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000be4:	f006 f80d 	bl	8006c02 <timerCalculateTimer>
 8000be8:	4603      	mov	r3, r0
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <checkUserButton+0x9c>)
 8000bec:	6013      	str	r3, [r2, #0]
            timerLed = platformTimerCreate(NDEF_LED_BLINK_DURATION);
 8000bee:	20fa      	movs	r0, #250	@ 0xfa
 8000bf0:	f006 f807 	bl	8006c02 <timerCalculateTimer>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4a08      	ldr	r2, [pc, #32]	@ (8000c18 <checkUserButton+0xa0>)
 8000bf8:	6013      	str	r3, [r2, #0]
        }
    }
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	48000800 	.word	0x48000800
 8000c04:	20000958 	.word	0x20000958
 8000c08:	20000014 	.word	0x20000014
 8000c0c:	20000004 	.word	0x20000004
 8000c10:	0801ce50 	.word	0x0801ce50
 8000c14:	2000295c 	.word	0x2000295c
 8000c18:	20002960 	.word	0x20002960

08000c1c <ndefShowDemoUsage>:
 *
 *  This function displays usage information
 *****************************************************************************
 */
static void ndefShowDemoUsage()
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
    uint32_t i;

    platformLog("Use the User button to cycle among the different modes:\r\n");
 8000c22:	480c      	ldr	r0, [pc, #48]	@ (8000c54 <ndefShowDemoUsage+0x38>)
 8000c24:	f7ff fe16 	bl	8000854 <logUsart>
    for (i = 0; i < SIZEOF_ARRAY(demoModeDescription); i++)
 8000c28:	2300      	movs	r3, #0
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	e00a      	b.n	8000c44 <ndefShowDemoUsage+0x28>
    {
        platformLog("%s\r\n", demoModeDescription[i]);
 8000c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c58 <ndefShowDemoUsage+0x3c>)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c36:	4619      	mov	r1, r3
 8000c38:	4808      	ldr	r0, [pc, #32]	@ (8000c5c <ndefShowDemoUsage+0x40>)
 8000c3a:	f7ff fe0b 	bl	8000854 <logUsart>
    for (i = 0; i < SIZEOF_ARRAY(demoModeDescription); i++)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	3301      	adds	r3, #1
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d9f1      	bls.n	8000c2e <ndefShowDemoUsage+0x12>
    }
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	0801ce58 	.word	0x0801ce58
 8000c58:	20000004 	.word	0x20000004
 8000c5c:	0801ce50 	.word	0x0801ce50

08000c60 <demoIni>:
 * \return true  : Initialization ok
 * \return false : Initialization failed
 *****************************************************************************
 */
bool demoIni( void )
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
    ReturnCode err;
    if( (CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) != 0)
 8000c66:	4b53      	ldr	r3, [pc, #332]	@ (8000db4 <demoIni+0x154>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d002      	beq.n	8000c78 <demoIni+0x18>
    {
        verbose = true;
 8000c72:	4b51      	ldr	r3, [pc, #324]	@ (8000db8 <demoIni+0x158>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	701a      	strb	r2, [r3, #0]
    }
    ndefShowDemoUsage();
 8000c78:	f7ff ffd0 	bl	8000c1c <ndefShowDemoUsage>

    err = rfalNfcInitialize();
 8000c7c:	f013 f892 	bl	8013da4 <rfalNfcInitialize>
 8000c80:	4603      	mov	r3, r0
 8000c82:	80fb      	strh	r3, [r7, #6]
    if( err == ERR_NONE )
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f040 808e 	bne.w	8000da8 <demoIni+0x148>
    {
        rfalNfcDefaultDiscParams( &discParam );
 8000c8c:	22b0      	movs	r2, #176	@ 0xb0
 8000c8e:	2100      	movs	r1, #0
 8000c90:	484a      	ldr	r0, [pc, #296]	@ (8000dbc <demoIni+0x15c>)
 8000c92:	f01b fbd7 	bl	801c444 <memset>
 8000c96:	4b49      	ldr	r3, [pc, #292]	@ (8000dbc <demoIni+0x15c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
 8000c9c:	4b47      	ldr	r3, [pc, #284]	@ (8000dbc <demoIni+0x15c>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	721a      	strb	r2, [r3, #8]
 8000ca2:	4b46      	ldr	r3, [pc, #280]	@ (8000dbc <demoIni+0x15c>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	729a      	strb	r2, [r3, #10]
 8000ca8:	4b44      	ldr	r3, [pc, #272]	@ (8000dbc <demoIni+0x15c>)
 8000caa:	2202      	movs	r2, #2
 8000cac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8000cb0:	4b42      	ldr	r3, [pc, #264]	@ (8000dbc <demoIni+0x15c>)
 8000cb2:	22ff      	movs	r2, #255	@ 0xff
 8000cb4:	725a      	strb	r2, [r3, #9]
 8000cb6:	4b41      	ldr	r3, [pc, #260]	@ (8000dbc <demoIni+0x15c>)
 8000cb8:	2208      	movs	r2, #8
 8000cba:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8000cbe:	4b3f      	ldr	r3, [pc, #252]	@ (8000dbc <demoIni+0x15c>)
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8000cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8000dbc <demoIni+0x15c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000cce:	4b3b      	ldr	r3, [pc, #236]	@ (8000dbc <demoIni+0x15c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 8000cd6:	4b39      	ldr	r3, [pc, #228]	@ (8000dbc <demoIni+0x15c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
 8000cde:	4b37      	ldr	r3, [pc, #220]	@ (8000dbc <demoIni+0x15c>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
 8000ce6:	4b35      	ldr	r3, [pc, #212]	@ (8000dbc <demoIni+0x15c>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
 8000cee:	4b33      	ldr	r3, [pc, #204]	@ (8000dbc <demoIni+0x15c>)
 8000cf0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cf4:	80da      	strh	r2, [r3, #6]
 8000cf6:	4b31      	ldr	r3, [pc, #196]	@ (8000dbc <demoIni+0x15c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	805a      	strh	r2, [r3, #2]
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	@ (8000dbc <demoIni+0x15c>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	809a      	strh	r2, [r3, #4]

        discParam.devLimit      = 1U;
 8000d02:	4b2e      	ldr	r3, [pc, #184]	@ (8000dbc <demoIni+0x15c>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	721a      	strb	r2, [r3, #8]


        discParam.notifyCb             = NULL;
 8000d08:	4b2c      	ldr	r3, [pc, #176]	@ (8000dbc <demoIni+0x15c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        discParam.totalDuration        = 1000U;
 8000d10:	4b2a      	ldr	r3, [pc, #168]	@ (8000dbc <demoIni+0x15c>)
 8000d12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d16:	80da      	strh	r2, [r3, #6]
        discParam.techs2Find           = RFAL_NFC_TECH_NONE;          /* For the demo, enable the NFC Technlogies based on RFAL Feature switches */
 8000d18:	4b28      	ldr	r3, [pc, #160]	@ (8000dbc <demoIni+0x15c>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	805a      	strh	r2, [r3, #2]

#if RFAL_FEATURE_NFCA
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_A;
 8000d1e:	4b27      	ldr	r3, [pc, #156]	@ (8000dbc <demoIni+0x15c>)
 8000d20:	885b      	ldrh	r3, [r3, #2]
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	4b24      	ldr	r3, [pc, #144]	@ (8000dbc <demoIni+0x15c>)
 8000d2a:	805a      	strh	r2, [r3, #2]
#endif /* RFAL_FEATURE_NFCA */

#if RFAL_FEATURE_NFCB
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_B;
 8000d2c:	4b23      	ldr	r3, [pc, #140]	@ (8000dbc <demoIni+0x15c>)
 8000d2e:	885b      	ldrh	r3, [r3, #2]
 8000d30:	f043 0302 	orr.w	r3, r3, #2
 8000d34:	b29a      	uxth	r2, r3
 8000d36:	4b21      	ldr	r3, [pc, #132]	@ (8000dbc <demoIni+0x15c>)
 8000d38:	805a      	strh	r2, [r3, #2]
#endif /* RFAL_FEATURE_NFCB */

#if RFAL_FEATURE_NFCF
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_F;
 8000d3a:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <demoIni+0x15c>)
 8000d3c:	885b      	ldrh	r3, [r3, #2]
 8000d3e:	f043 0304 	orr.w	r3, r3, #4
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <demoIni+0x15c>)
 8000d46:	805a      	strh	r2, [r3, #2]
#endif /* RFAL_FEATURE_NFCF */

#if RFAL_FEATURE_NFCV
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_V;
 8000d48:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <demoIni+0x15c>)
 8000d4a:	885b      	ldrh	r3, [r3, #2]
 8000d4c:	f043 0308 	orr.w	r3, r3, #8
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <demoIni+0x15c>)
 8000d54:	805a      	strh	r2, [r3, #2]
#endif /* RFAL_FEATURE_NFCV */

#if RFAL_FEATURE_ST25TB
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_ST25TB;
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <demoIni+0x15c>)
 8000d58:	885b      	ldrh	r3, [r3, #2]
 8000d5a:	f043 0320 	orr.w	r3, r3, #32
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <demoIni+0x15c>)
 8000d62:	805a      	strh	r2, [r3, #2]
#if ST25R95
        discParam.isoDepFS           = RFAL_ISODEP_FSXI_128;          /* ST25R95 cannot support 256 bytes of data block */
#endif /* ST25R95 */

#if RFAL_SUPPORT_MODE_POLL_ACTIVE_P2P && RFAL_FEATURE_NFC_DEP
        discParam.techs2Find |= RFAL_NFC_POLL_TECH_AP2P;
 8000d64:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <demoIni+0x15c>)
 8000d66:	885b      	ldrh	r3, [r3, #2]
 8000d68:	f043 0310 	orr.w	r3, r3, #16
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <demoIni+0x15c>)
 8000d70:	805a      	strh	r2, [r3, #2]
#endif /* RFAL_SUPPORT_MODE_POLL_ACTIVE_P2P && RFAL_FEATURE_NFC_DEP */

#if RFAL_SUPPORT_MODE_LISTEN_ACTIVE_P2P && RFAL_FEATURE_NFC_DEP && RFAL_FEATURE_LISTEN_MODE
        discParam.techs2Find |= RFAL_NFC_LISTEN_TECH_AP2P;
 8000d72:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <demoIni+0x15c>)
 8000d74:	885b      	ldrh	r3, [r3, #2]
 8000d76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000d7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <demoIni+0x15c>)
 8000d82:	805a      	strh	r2, [r3, #2]
#endif /* RFAL_SUPPORT_MODE_LISTEN_ACTIVE_P2P && RFAL_FEATURE_NFC_DEP && RFAL_FEATURE_LISTEN_MODE */


        /* Check for valid configuration by calling Discover once */
        err = rfalNfcDiscover( &discParam );
 8000d84:	480d      	ldr	r0, [pc, #52]	@ (8000dbc <demoIni+0x15c>)
 8000d86:	f013 f82f 	bl	8013de8 <rfalNfcDiscover>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	80fb      	strh	r3, [r7, #6]
        rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_IDLE );
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f013 f8d4 	bl	8013f3c <rfalNfcDeactivate>

        if( err != ERR_NONE )
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <demoIni+0x13e>
        {
            return false;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e005      	b.n	8000daa <demoIni+0x14a>
        }

        state = DEMO_ST_START_DISCOVERY;
 8000d9e:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <demoIni+0x160>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
        return true;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e000      	b.n	8000daa <demoIni+0x14a>
    }
    return false;
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	e000edf0 	.word	0xe000edf0
 8000db8:	20000959 	.word	0x20000959
 8000dbc:	200002c0 	.word	0x200002c0
 8000dc0:	20000370 	.word	0x20000370

08000dc4 <demoCycle>:
 *  This function executes the demo state machine.
 *  It must be called periodically
 *****************************************************************************
 */
void demoCycle( void )
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b090      	sub	sp, #64	@ 0x40
 8000dc8:	af02      	add	r7, sp, #8
#if RFAL_FEATURE_NFCV
    rfalNfcvInventoryRes  invRes;
    uint16_t              rcvdLen;
#endif /* RFAL_FEATURE_NFCV */

    rfalNfcWorker(); /* Run RFAL worker periodically */
 8000dca:	f013 f939 	bl	8014040 <rfalNfcWorker>

    if( (boardMode != BOARD_MODE_READ) && (platformTimerIsExpired(timer)) )
 8000dce:	4b81      	ldr	r3, [pc, #516]	@ (8000fd4 <demoCycle+0x210>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d00f      	beq.n	8000df6 <demoCycle+0x32>
 8000dd6:	4b80      	ldr	r3, [pc, #512]	@ (8000fd8 <demoCycle+0x214>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f005 ff1f 	bl	8006c1e <timerIsExpired>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d007      	beq.n	8000df6 <demoCycle+0x32>
    {
        platformLog("Timer expired, back to Read mode...\r\n");
 8000de6:	487d      	ldr	r0, [pc, #500]	@ (8000fdc <demoCycle+0x218>)
 8000de8:	f7ff fd34 	bl	8000854 <logUsart>
        boardMode = BOARD_MODE_READ;
 8000dec:	4b79      	ldr	r3, [pc, #484]	@ (8000fd4 <demoCycle+0x210>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
        ledsOff();
 8000df2:	f000 fa35 	bl	8001260 <ledsOff>
    }

    if( boardMode != prevBoardMode )
 8000df6:	4b77      	ldr	r3, [pc, #476]	@ (8000fd4 <demoCycle+0x210>)
 8000df8:	781a      	ldrb	r2, [r3, #0]
 8000dfa:	4b79      	ldr	r3, [pc, #484]	@ (8000fe0 <demoCycle+0x21c>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d00d      	beq.n	8000e1e <demoCycle+0x5a>
    {
    	prevBoardMode = boardMode;
 8000e02:	4b74      	ldr	r3, [pc, #464]	@ (8000fd4 <demoCycle+0x210>)
 8000e04:	781a      	ldrb	r2, [r3, #0]
 8000e06:	4b76      	ldr	r3, [pc, #472]	@ (8000fe0 <demoCycle+0x21c>)
 8000e08:	701a      	strb	r2, [r3, #0]
        platformLog("%s\r\n", demoModeDescription[boardMode]);
 8000e0a:	4b72      	ldr	r3, [pc, #456]	@ (8000fd4 <demoCycle+0x210>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	4b74      	ldr	r3, [pc, #464]	@ (8000fe4 <demoCycle+0x220>)
 8000e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e16:	4619      	mov	r1, r3
 8000e18:	4873      	ldr	r0, [pc, #460]	@ (8000fe8 <demoCycle+0x224>)
 8000e1a:	f7ff fd1b 	bl	8000854 <logUsart>
    }


    checkUserButton();
 8000e1e:	f7ff feab 	bl	8000b78 <checkUserButton>

    switch( state )
 8000e22:	4b72      	ldr	r3, [pc, #456]	@ (8000fec <demoCycle+0x228>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d002      	beq.n	8000e30 <demoCycle+0x6c>
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d00c      	beq.n	8000e48 <demoCycle+0x84>
            break;

        /*******************************************************************************/
        case DEMO_ST_NOTINIT:
        default:
            break;
 8000e2e:	e0cd      	b.n	8000fcc <demoCycle+0x208>
            ledsOff();
 8000e30:	f000 fa16 	bl	8001260 <ledsOff>
            rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_IDLE );
 8000e34:	2000      	movs	r0, #0
 8000e36:	f013 f881 	bl	8013f3c <rfalNfcDeactivate>
            rfalNfcDiscover( &discParam );
 8000e3a:	486d      	ldr	r0, [pc, #436]	@ (8000ff0 <demoCycle+0x22c>)
 8000e3c:	f012 ffd4 	bl	8013de8 <rfalNfcDiscover>
            state = DEMO_ST_DISCOVERY;
 8000e40:	4b6a      	ldr	r3, [pc, #424]	@ (8000fec <demoCycle+0x228>)
 8000e42:	2202      	movs	r2, #2
 8000e44:	701a      	strb	r2, [r3, #0]
            break;
 8000e46:	e0c1      	b.n	8000fcc <demoCycle+0x208>
            if( rfalNfcIsDevActivated( rfalNfcGetState() ) )
 8000e48:	f013 f8c6 	bl	8013fd8 <rfalNfcGetState>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b1d      	cmp	r3, #29
 8000e50:	f240 80bb 	bls.w	8000fca <demoCycle+0x206>
 8000e54:	f013 f8c0 	bl	8013fd8 <rfalNfcGetState>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b21      	cmp	r3, #33	@ 0x21
 8000e5c:	f200 80b5 	bhi.w	8000fca <demoCycle+0x206>
                rfalNfcGetActiveDevice( &nfcDevice );
 8000e60:	4864      	ldr	r0, [pc, #400]	@ (8000ff4 <demoCycle+0x230>)
 8000e62:	f013 f8c5 	bl	8013ff0 <rfalNfcGetActiveDevice>
                ledsOff();
 8000e66:	f000 f9fb 	bl	8001260 <ledsOff>
                platformDelay(50);
 8000e6a:	2032      	movs	r0, #50	@ 0x32
 8000e6c:	f005 ff7c 	bl	8006d68 <HAL_Delay>
                prevBoardMode = 0xFF; /* Force the display of the prompt */
 8000e70:	4b5b      	ldr	r3, [pc, #364]	@ (8000fe0 <demoCycle+0x21c>)
 8000e72:	22ff      	movs	r2, #255	@ 0xff
 8000e74:	701a      	strb	r2, [r3, #0]
                switch( nfcDevice->type )
 8000e76:	4b5f      	ldr	r3, [pc, #380]	@ (8000ff4 <demoCycle+0x230>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d055      	beq.n	8000f2c <demoCycle+0x168>
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	f040 8097 	bne.w	8000fb4 <demoCycle+0x1f0>
                            ST_MEMCPY( devUID, nfcDevice->nfcid, nfcDevice->nfcidLen );
 8000e86:	4b5b      	ldr	r3, [pc, #364]	@ (8000ff4 <demoCycle+0x230>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	6999      	ldr	r1, [r3, #24]
 8000e8c:	4b59      	ldr	r3, [pc, #356]	@ (8000ff4 <demoCycle+0x230>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	7f1b      	ldrb	r3, [r3, #28]
 8000e92:	461a      	mov	r2, r3
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	4618      	mov	r0, r3
 8000e98:	f01b fb08 	bl	801c4ac <memcpy>
                            REVERSE_BYTES( devUID, RFAL_NFCV_UID_LEN );
 8000e9c:	1d3b      	adds	r3, r7, #4
 8000e9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ea0:	1d3b      	adds	r3, r7, #4
 8000ea2:	3307      	adds	r3, #7
 8000ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ea6:	e00f      	b.n	8000ec8 <demoCycle+0x104>
 8000ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eb2:	1c5a      	adds	r2, r3, #1
 8000eb4:	637a      	str	r2, [r7, #52]	@ 0x34
 8000eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000eb8:	7812      	ldrb	r2, [r2, #0]
 8000eba:	701a      	strb	r2, [r3, #0]
 8000ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ebe:	1e5a      	subs	r2, r3, #1
 8000ec0:	633a      	str	r2, [r7, #48]	@ 0x30
 8000ec2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000ec6:	701a      	strb	r2, [r3, #0]
 8000ec8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d3eb      	bcc.n	8000ea8 <demoCycle+0xe4>
                            platformLog("Board tag found. UID: %s\r\n", hex2Str(devUID, RFAL_NFCV_UID_LEN));
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	2108      	movs	r1, #8
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fce5 	bl	80008a4 <hex2Str>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4619      	mov	r1, r3
 8000ede:	4846      	ldr	r0, [pc, #280]	@ (8000ff8 <demoCycle+0x234>)
 8000ee0:	f7ff fcb8 	bl	8000854 <logUsart>
                            platformLedOn(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	4844      	ldr	r0, [pc, #272]	@ (8000ffc <demoCycle+0x238>)
 8000eea:	f006 fb11 	bl	8007510 <HAL_GPIO_WritePin>
                            demoNfc(nfcDevice);
 8000eee:	4b41      	ldr	r3, [pc, #260]	@ (8000ff4 <demoCycle+0x230>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 f888 	bl	8001008 <demoNfc>
                            platformLog("Operation completed\r\nTag can be removed from the field\r\n");
 8000ef8:	4841      	ldr	r0, [pc, #260]	@ (8001000 <demoCycle+0x23c>)
 8000efa:	f7ff fcab 	bl	8000854 <logUsart>
                            rfalNfcvPollerInitialize();
 8000efe:	f019 fd97 	bl	801aa30 <rfalNfcvPollerInitialize>
                            while (rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, RFAL_NFCV_UID_LEN * 8U, nfcDevice->dev.nfcv.InvRes.UID, &invRes, &rcvdLen) == ERR_NONE)
 8000f02:	e002      	b.n	8000f0a <demoCycle+0x146>
                                platformDelay(130);
 8000f04:	2082      	movs	r0, #130	@ 0x82
 8000f06:	f005 ff2f 	bl	8006d68 <HAL_Delay>
                            while (rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, RFAL_NFCV_UID_LEN * 8U, nfcDevice->dev.nfcv.InvRes.UID, &invRes, &rcvdLen) == ERR_NONE)
 8000f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000ff4 <demoCycle+0x230>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	1cda      	adds	r2, r3, #3
 8000f10:	f107 0110 	add.w	r1, r7, #16
 8000f14:	f107 030e 	add.w	r3, r7, #14
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	2140      	movs	r1, #64	@ 0x40
 8000f1e:	2020      	movs	r0, #32
 8000f20:	f019 fdcb 	bl	801aaba <rfalNfcvPollerInventory>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d0ec      	beq.n	8000f04 <demoCycle+0x140>
                        break;
 8000f2a:	e044      	b.n	8000fb6 <demoCycle+0x1f2>
                        platformLog("Badge tag found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <demoCycle+0x230>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	699a      	ldr	r2, [r3, #24]
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <demoCycle+0x230>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	7f1b      	ldrb	r3, [r3, #28]
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4610      	mov	r0, r2
 8000f3c:	f7ff fcb2 	bl	80008a4 <hex2Str>
 8000f40:	4603      	mov	r3, r0
 8000f42:	4619      	mov	r1, r3
 8000f44:	482f      	ldr	r0, [pc, #188]	@ (8001004 <demoCycle+0x240>)
 8000f46:	f7ff fc85 	bl	8000854 <logUsart>
                        platformLedOn(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2110      	movs	r1, #16
 8000f4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f52:	f006 fadd 	bl	8007510 <HAL_GPIO_WritePin>
                        demoNfc(nfcDevice);
 8000f56:	4b27      	ldr	r3, [pc, #156]	@ (8000ff4 <demoCycle+0x230>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 f854 	bl	8001008 <demoNfc>
                        platformLog("Operation completed\r\nTag can be removed from the field\r\n");
 8000f60:	4827      	ldr	r0, [pc, #156]	@ (8001000 <demoCycle+0x23c>)
 8000f62:	f7ff fc77 	bl	8000854 <logUsart>
                        rfalNfcbPollerInitialize();
 8000f66:	f018 fc6d 	bl	8019844 <rfalNfcbPollerInitialize>
                        while( rfalNfcbPollerCheckPresence(RFAL_NFCB_SENS_CMD_ALLB_REQ, RFAL_NFCB_SLOT_NUM_1, &sensbRes, &sensbResLen) == ERR_NONE )
 8000f6a:	e015      	b.n	8000f98 <demoCycle+0x1d4>
                            if( ST_BYTECMP(sensbRes.nfcid0, nfcDevice->dev.nfcb.sensbRes.nfcid0, RFAL_NFCB_NFCID0_LEN) != 0 )
 8000f6c:	4b21      	ldr	r3, [pc, #132]	@ (8000ff4 <demoCycle+0x230>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	1cd9      	adds	r1, r3, #3
 8000f72:	f107 0320 	add.w	r3, r7, #32
 8000f76:	3301      	adds	r3, #1
 8000f78:	2204      	movs	r2, #4
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f01b fa38 	bl	801c3f0 <memcmp>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d114      	bne.n	8000fb0 <demoCycle+0x1ec>
                            rfalNfcbPollerSleep(nfcDevice->dev.nfcb.sensbRes.nfcid0);
 8000f86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff4 <demoCycle+0x230>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3303      	adds	r3, #3
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f018 fd2f 	bl	80199f0 <rfalNfcbPollerSleep>
                            platformDelay(130);
 8000f92:	2082      	movs	r0, #130	@ 0x82
 8000f94:	f005 fee8 	bl	8006d68 <HAL_Delay>
                        while( rfalNfcbPollerCheckPresence(RFAL_NFCB_SENS_CMD_ALLB_REQ, RFAL_NFCB_SLOT_NUM_1, &sensbRes, &sensbResLen) == ERR_NONE )
 8000f98:	f107 031f 	add.w	r3, r7, #31
 8000f9c:	f107 0220 	add.w	r2, r7, #32
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2008      	movs	r0, #8
 8000fa4:	f018 fc7a 	bl	801989c <rfalNfcbPollerCheckPresence>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d0de      	beq.n	8000f6c <demoCycle+0x1a8>
                        break;
 8000fae:	e002      	b.n	8000fb6 <demoCycle+0x1f2>
                                break;
 8000fb0:	bf00      	nop
                        break;
 8000fb2:	e000      	b.n	8000fb6 <demoCycle+0x1f2>
                        break;
 8000fb4:	bf00      	nop
                rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_IDLE );
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f012 ffc0 	bl	8013f3c <rfalNfcDeactivate>
                platformDelay(500);
 8000fbc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fc0:	f005 fed2 	bl	8006d68 <HAL_Delay>
                state = DEMO_ST_START_DISCOVERY;
 8000fc4:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <demoCycle+0x228>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
            break;
 8000fca:	bf00      	nop
    }
}
 8000fcc:	bf00      	nop
 8000fce:	3738      	adds	r7, #56	@ 0x38
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000958 	.word	0x20000958
 8000fd8:	2000295c 	.word	0x2000295c
 8000fdc:	0801ce94 	.word	0x0801ce94
 8000fe0:	20000014 	.word	0x20000014
 8000fe4:	20000004 	.word	0x20000004
 8000fe8:	0801ce50 	.word	0x0801ce50
 8000fec:	20000370 	.word	0x20000370
 8000ff0:	200002c0 	.word	0x200002c0
 8000ff4:	20002964 	.word	0x20002964
 8000ff8:	0801cebc 	.word	0x0801cebc
 8000ffc:	48000800 	.word	0x48000800
 8001000:	0801ced8 	.word	0x0801ced8
 8001004:	0801cf14 	.word	0x0801cf14

08001008 <demoNfc>:
 *
 *  This function handles both board and badge tag operations
 *****************************************************************************
 */
static void demoNfc(rfalNfcDevice *pNfcDevice)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b090      	sub	sp, #64	@ 0x40
 800100c:	af02      	add	r7, sp, #8
 800100e:	6078      	str	r0, [r7, #4]
    ReturnCode err;
    ndefInfo info;
    uint32_t rawMessageLen;
    ndefBuffer bufRawMessage;

    if( pNfcDevice->type == RFAL_NFC_LISTEN_TYPE_NFCB )
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b01      	cmp	r3, #1
 8001016:	f000 80d5 	beq.w	80011c4 <demoNfc+0x1bc>
    {
        /* Badge tag - just log the ID (already done in discovery) */
        return;
    }

    if( pNfcDevice->type == RFAL_NFC_LISTEN_TYPE_NFCV )
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b03      	cmp	r3, #3
 8001020:	f040 80d3 	bne.w	80011ca <demoNfc+0x1c2>
    {
        /* Board tag - handle stock management */

        /* Initialize NDEF context */
        err = ndefPollerContextInitialization(&ndefCtx, pNfcDevice);
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	486a      	ldr	r0, [pc, #424]	@ (80011d0 <demoNfc+0x1c8>)
 8001028:	f009 ff2e 	bl	800ae88 <ndefPollerContextInitialization>
 800102c:	4603      	mov	r3, r0
 800102e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        if( err != ERR_NONE )
 8001030:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001032:	2b00      	cmp	r3, #0
 8001034:	d005      	beq.n	8001042 <demoNfc+0x3a>
        {
            platformLog("NDEF NOT DETECTED (ndefPollerContextInitialization returns %d)\r\n", err);
 8001036:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001038:	4619      	mov	r1, r3
 800103a:	4866      	ldr	r0, [pc, #408]	@ (80011d4 <demoNfc+0x1cc>)
 800103c:	f7ff fc0a 	bl	8000854 <logUsart>
            return;
 8001040:	e0c3      	b.n	80011ca <demoNfc+0x1c2>
        }

        /* Perform NDEF Detect procedure */
        err = ndefPollerNdefDetect(&ndefCtx, &info);
 8001042:	f107 0318 	add.w	r3, r7, #24
 8001046:	4619      	mov	r1, r3
 8001048:	4861      	ldr	r0, [pc, #388]	@ (80011d0 <demoNfc+0x1c8>)
 800104a:	f009 ff59 	bl	800af00 <ndefPollerNdefDetect>
 800104e:	4603      	mov	r3, r0
 8001050:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        if( err != ERR_NONE )
 8001052:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001054:	2b00      	cmp	r3, #0
 8001056:	d005      	beq.n	8001064 <demoNfc+0x5c>
        {
            platformLog("NDEF NOT DETECTED (ndefPollerNdefDetect returns %d)\r\n", err);
 8001058:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800105a:	4619      	mov	r1, r3
 800105c:	485e      	ldr	r0, [pc, #376]	@ (80011d8 <demoNfc+0x1d0>)
 800105e:	f7ff fbf9 	bl	8000854 <logUsart>
            return;
 8001062:	e0b2      	b.n	80011ca <demoNfc+0x1c2>
        }

        switch( boardMode )
 8001064:	4b5d      	ldr	r3, [pc, #372]	@ (80011dc <demoNfc+0x1d4>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b02      	cmp	r3, #2
 800106a:	d07b      	beq.n	8001164 <demoNfc+0x15c>
 800106c:	2b02      	cmp	r3, #2
 800106e:	f300 80ab 	bgt.w	80011c8 <demoNfc+0x1c0>
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <demoNfc+0x74>
 8001076:	2b01      	cmp	r3, #1
 8001078:	d044      	beq.n	8001104 <demoNfc+0xfc>
                }
                break;


            default:
                break;
 800107a:	e0a5      	b.n	80011c8 <demoNfc+0x1c0>
                err = ndefPollerReadRawMessage(&ndefCtx, rawMessageBuf, sizeof(rawMessageBuf), &rawMessageLen, true);
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	2201      	movs	r2, #1
 8001082:	9200      	str	r2, [sp, #0]
 8001084:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001088:	4955      	ldr	r1, [pc, #340]	@ (80011e0 <demoNfc+0x1d8>)
 800108a:	4851      	ldr	r0, [pc, #324]	@ (80011d0 <demoNfc+0x1c8>)
 800108c:	f009 ff5d 	bl	800af4a <ndefPollerReadRawMessage>
 8001090:	4603      	mov	r3, r0
 8001092:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                if( err != ERR_NONE )
 8001094:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001096:	2b00      	cmp	r3, #0
 8001098:	d005      	beq.n	80010a6 <demoNfc+0x9e>
                    platformLog("NDEF message cannot be read (ndefPollerReadRawMessage returns %d)\r\n", err);
 800109a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800109c:	4619      	mov	r1, r3
 800109e:	4851      	ldr	r0, [pc, #324]	@ (80011e4 <demoNfc+0x1dc>)
 80010a0:	f7ff fbd8 	bl	8000854 <logUsart>
                    return;
 80010a4:	e091      	b.n	80011ca <demoNfc+0x1c2>
                if( verbose )
 80010a6:	4b50      	ldr	r3, [pc, #320]	@ (80011e8 <demoNfc+0x1e0>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d00b      	beq.n	80010c6 <demoNfc+0xbe>
                    bufRawMessage.buffer = rawMessageBuf;
 80010ae:	4b4c      	ldr	r3, [pc, #304]	@ (80011e0 <demoNfc+0x1d8>)
 80010b0:	60fb      	str	r3, [r7, #12]
                    bufRawMessage.length = rawMessageLen;
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	613b      	str	r3, [r7, #16]
                    ndefBufferDump(" NDEF Content", (ndefConstBuffer*)&bufRawMessage, verbose);
 80010b6:	4b4c      	ldr	r3, [pc, #304]	@ (80011e8 <demoNfc+0x1e0>)
 80010b8:	781a      	ldrb	r2, [r3, #0]
 80010ba:	f107 030c 	add.w	r3, r7, #12
 80010be:	4619      	mov	r1, r3
 80010c0:	484a      	ldr	r0, [pc, #296]	@ (80011ec <demoNfc+0x1e4>)
 80010c2:	f000 f9a1 	bl	8001408 <ndefBufferDump>
                if( rawMessageLen > 0 )
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d016      	beq.n	80010fa <demoNfc+0xf2>
                    uint8_t stockStatus = rawMessageBuf[0];
 80010cc:	4b44      	ldr	r3, [pc, #272]	@ (80011e0 <demoNfc+0x1d8>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                    switch( stockStatus )
 80010d4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d002      	beq.n	80010e2 <demoNfc+0xda>
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d004      	beq.n	80010ea <demoNfc+0xe2>
 80010e0:	e007      	b.n	80010f2 <demoNfc+0xea>
                            platformLog("State is in stock\r\n");
 80010e2:	4843      	ldr	r0, [pc, #268]	@ (80011f0 <demoNfc+0x1e8>)
 80010e4:	f7ff fbb6 	bl	8000854 <logUsart>
                            break;
 80010e8:	e00b      	b.n	8001102 <demoNfc+0xfa>
                            platformLog("State is out of stock\r\n");
 80010ea:	4842      	ldr	r0, [pc, #264]	@ (80011f4 <demoNfc+0x1ec>)
 80010ec:	f7ff fbb2 	bl	8000854 <logUsart>
                            break;
 80010f0:	e007      	b.n	8001102 <demoNfc+0xfa>
                            platformLog("unknown stock\r\n");
 80010f2:	4841      	ldr	r0, [pc, #260]	@ (80011f8 <demoNfc+0x1f0>)
 80010f4:	f7ff fbae 	bl	8000854 <logUsart>
                            break;
 80010f8:	e003      	b.n	8001102 <demoNfc+0xfa>
                    platformLog("unknown stock\r\n");
 80010fa:	483f      	ldr	r0, [pc, #252]	@ (80011f8 <demoNfc+0x1f0>)
 80010fc:	f7ff fbaa 	bl	8000854 <logUsart>
                break;
 8001100:	e063      	b.n	80011ca <demoNfc+0x1c2>
 8001102:	e062      	b.n	80011ca <demoNfc+0x1c2>
                err = appInNdefT5TPollerTagFormat(&ndefCtx, NULL, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2100      	movs	r1, #0
 8001108:	4831      	ldr	r0, [pc, #196]	@ (80011d0 <demoNfc+0x1c8>)
 800110a:	f00e fb9f 	bl	800f84c <appInNdefT5TPollerTagFormat>
 800110e:	4603      	mov	r3, r0
 8001110:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                HAL_Delay(5);	// FB ADD ROBUST for when error detected but still somehow detects error
 8001112:	2005      	movs	r0, #5
 8001114:	f005 fe28 	bl	8006d68 <HAL_Delay>
				if( err != ERR_NONE )
 8001118:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <demoNfc+0x122>
					platformLog("Message cannot be written (appInNdefT5TPollerTagFormat return %d)\r\n", err);
 800111e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001120:	4619      	mov	r1, r3
 8001122:	4836      	ldr	r0, [pc, #216]	@ (80011fc <demoNfc+0x1f4>)
 8001124:	f7ff fb96 	bl	8000854 <logUsart>
                break;
 8001128:	e04f      	b.n	80011ca <demoNfc+0x1c2>
                    platformLog("Board marked as IN STOCK\r\n");
 800112a:	4835      	ldr	r0, [pc, #212]	@ (8001200 <demoNfc+0x1f8>)
 800112c:	f7ff fb92 	bl	8000854 <logUsart>
                    for( int i = 0; i < 3; i++ )
 8001130:	2300      	movs	r3, #0
 8001132:	637b      	str	r3, [r7, #52]	@ 0x34
 8001134:	e00c      	b.n	8001150 <demoNfc+0x148>
                        ledsOn();
 8001136:	f000 f869 	bl	800120c <ledsOn>
                        platformDelay(100);
 800113a:	2064      	movs	r0, #100	@ 0x64
 800113c:	f005 fe14 	bl	8006d68 <HAL_Delay>
                        ledsOff();
 8001140:	f000 f88e 	bl	8001260 <ledsOff>
                        platformDelay(100);
 8001144:	2064      	movs	r0, #100	@ 0x64
 8001146:	f005 fe0f 	bl	8006d68 <HAL_Delay>
                    for( int i = 0; i < 3; i++ )
 800114a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800114c:	3301      	adds	r3, #1
 800114e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001152:	2b02      	cmp	r3, #2
 8001154:	ddef      	ble.n	8001136 <demoNfc+0x12e>
                    boardMode = BOARD_MODE_READ;
 8001156:	4b21      	ldr	r3, [pc, #132]	@ (80011dc <demoNfc+0x1d4>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
                    prevBoardMode = 0xFF;
 800115c:	4b29      	ldr	r3, [pc, #164]	@ (8001204 <demoNfc+0x1fc>)
 800115e:	22ff      	movs	r2, #255	@ 0xff
 8001160:	701a      	strb	r2, [r3, #0]
                break;
 8001162:	e032      	b.n	80011ca <demoNfc+0x1c2>
                err = appOutNdefT5TPollerTagFormat(&ndefCtx, NULL, 0);
 8001164:	2200      	movs	r2, #0
 8001166:	2100      	movs	r1, #0
 8001168:	4819      	ldr	r0, [pc, #100]	@ (80011d0 <demoNfc+0x1c8>)
 800116a:	f00e fc7d 	bl	800fa68 <appOutNdefT5TPollerTagFormat>
 800116e:	4603      	mov	r3, r0
 8001170:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                HAL_Delay(5);	// FB ADD ROBUST for when error detected but still somehow detects error
 8001172:	2005      	movs	r0, #5
 8001174:	f005 fdf8 	bl	8006d68 <HAL_Delay>
				if( err != ERR_NONE )
 8001178:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800117a:	2b00      	cmp	r3, #0
 800117c:	d005      	beq.n	800118a <demoNfc+0x182>
					platformLog("Message cannot be written (appInNdefT5TPollerTagFormat return %d)\r\n", err);
 800117e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001180:	4619      	mov	r1, r3
 8001182:	481e      	ldr	r0, [pc, #120]	@ (80011fc <demoNfc+0x1f4>)
 8001184:	f7ff fb66 	bl	8000854 <logUsart>
                break;
 8001188:	e01f      	b.n	80011ca <demoNfc+0x1c2>
                    platformLog("Board marked as Out of STOCK\r\n");
 800118a:	481f      	ldr	r0, [pc, #124]	@ (8001208 <demoNfc+0x200>)
 800118c:	f7ff fb62 	bl	8000854 <logUsart>
                    for( int i = 0; i < 3; i++ )
 8001190:	2300      	movs	r3, #0
 8001192:	633b      	str	r3, [r7, #48]	@ 0x30
 8001194:	e00c      	b.n	80011b0 <demoNfc+0x1a8>
                        ledsOn();
 8001196:	f000 f839 	bl	800120c <ledsOn>
                        platformDelay(100);
 800119a:	2064      	movs	r0, #100	@ 0x64
 800119c:	f005 fde4 	bl	8006d68 <HAL_Delay>
                        ledsOff();
 80011a0:	f000 f85e 	bl	8001260 <ledsOff>
                        platformDelay(100);
 80011a4:	2064      	movs	r0, #100	@ 0x64
 80011a6:	f005 fddf 	bl	8006d68 <HAL_Delay>
                    for( int i = 0; i < 3; i++ )
 80011aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011ac:	3301      	adds	r3, #1
 80011ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80011b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	ddef      	ble.n	8001196 <demoNfc+0x18e>
                    boardMode = BOARD_MODE_READ;
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <demoNfc+0x1d4>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
                    prevBoardMode = 0xFF;
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <demoNfc+0x1fc>)
 80011be:	22ff      	movs	r2, #255	@ 0xff
 80011c0:	701a      	strb	r2, [r3, #0]
                break;
 80011c2:	e002      	b.n	80011ca <demoNfc+0x1c2>
        return;
 80011c4:	bf00      	nop
 80011c6:	e000      	b.n	80011ca <demoNfc+0x1c2>
                break;
 80011c8:	bf00      	nop
        }
    }
}
 80011ca:	3738      	adds	r7, #56	@ 0x38
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000374 	.word	0x20000374
 80011d4:	0801cf30 	.word	0x0801cf30
 80011d8:	0801cf74 	.word	0x0801cf74
 80011dc:	20000958 	.word	0x20000958
 80011e0:	2000095c 	.word	0x2000095c
 80011e4:	0801cfac 	.word	0x0801cfac
 80011e8:	20000959 	.word	0x20000959
 80011ec:	0801cff0 	.word	0x0801cff0
 80011f0:	0801d000 	.word	0x0801d000
 80011f4:	0801d014 	.word	0x0801d014
 80011f8:	0801d02c 	.word	0x0801d02c
 80011fc:	0801d03c 	.word	0x0801d03c
 8001200:	0801d080 	.word	0x0801d080
 8001204:	20000014 	.word	0x20000014
 8001208:	0801d09c 	.word	0x0801d09c

0800120c <ledsOn>:

static void ledsOn(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
    platformLedOn(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 8001210:	2201      	movs	r2, #1
 8001212:	2101      	movs	r1, #1
 8001214:	4810      	ldr	r0, [pc, #64]	@ (8001258 <ledsOn+0x4c>)
 8001216:	f006 f97b 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOn(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 800121a:	2201      	movs	r2, #1
 800121c:	2110      	movs	r1, #16
 800121e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001222:	f006 f975 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOn(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 8001226:	2201      	movs	r2, #1
 8001228:	2102      	movs	r1, #2
 800122a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122e:	f006 f96f 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOn(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 8001232:	2201      	movs	r2, #1
 8001234:	2102      	movs	r1, #2
 8001236:	4809      	ldr	r0, [pc, #36]	@ (800125c <ledsOn+0x50>)
 8001238:	f006 f96a 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOn(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 800123c:	2201      	movs	r2, #1
 800123e:	2101      	movs	r1, #1
 8001240:	4806      	ldr	r0, [pc, #24]	@ (800125c <ledsOn+0x50>)
 8001242:	f006 f965 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOn(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800124c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001250:	f006 f95e 	bl	8007510 <HAL_GPIO_WritePin>
}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	48000400 	.word	0x48000400
 800125c:	48000800 	.word	0x48000800

08001260 <ledsOff>:

static void ledsOff(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    platformLedOff(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 8001264:	2200      	movs	r2, #0
 8001266:	2101      	movs	r1, #1
 8001268:	4810      	ldr	r0, [pc, #64]	@ (80012ac <ledsOff+0x4c>)
 800126a:	f006 f951 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 800126e:	2200      	movs	r2, #0
 8001270:	2110      	movs	r1, #16
 8001272:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001276:	f006 f94b 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 800127a:	2200      	movs	r2, #0
 800127c:	2102      	movs	r1, #2
 800127e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001282:	f006 f945 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 8001286:	2200      	movs	r2, #0
 8001288:	2102      	movs	r1, #2
 800128a:	4809      	ldr	r0, [pc, #36]	@ (80012b0 <ledsOff+0x50>)
 800128c:	f006 f940 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 8001290:	2200      	movs	r2, #0
 8001292:	2101      	movs	r1, #1
 8001294:	4806      	ldr	r0, [pc, #24]	@ (80012b0 <ledsOff+0x50>)
 8001296:	f006 f93b 	bl	8007510 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 800129a:	2200      	movs	r2, #0
 800129c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012a4:	f006 f934 	bl	8007510 <HAL_GPIO_WritePin>
}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	48000400 	.word	0x48000400
 80012b0:	48000800 	.word	0x48000800

080012b4 <isPrintableASCII>:
 ******************************************************************************
 */

/*****************************************************************************/
static bool isPrintableASCII(const uint8_t* str, uint32_t strLen)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    if ((str == NULL) || (strLen == 0U))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d002      	beq.n	80012ca <isPrintableASCII+0x16>
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <isPrintableASCII+0x1a>
    {
        return false;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e018      	b.n	8001300 <isPrintableASCII+0x4c>
    }

    for (uint32_t i = 0; i < strLen; i++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	e010      	b.n	80012f6 <isPrintableASCII+0x42>
    {
        if ((str[i] < 0x20U) || (str[i] > 0x7EU))
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4413      	add	r3, r2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b1f      	cmp	r3, #31
 80012de:	d905      	bls.n	80012ec <isPrintableASCII+0x38>
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b7e      	cmp	r3, #126	@ 0x7e
 80012ea:	d901      	bls.n	80012f0 <isPrintableASCII+0x3c>
        {
            return false;
 80012ec:	2300      	movs	r3, #0
 80012ee:	e007      	b.n	8001300 <isPrintableASCII+0x4c>
    for (uint32_t i = 0; i < strLen; i++)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d3ea      	bcc.n	80012d4 <isPrintableASCII+0x20>
        }
    }

    return true;
 80012fe:	2301      	movs	r3, #1
}
 8001300:	4618      	mov	r0, r3
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <ndefBufferDumpLine>:
    return ndefTypeDump(&type);
}

/*****************************************************************************/
static ReturnCode ndefBufferDumpLine(const uint8_t* buffer, const uint32_t offset, uint32_t lineLength, uint32_t remaining)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	603b      	str	r3, [r7, #0]
    uint32_t j;

    if (buffer == NULL)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <ndefBufferDumpLine+0x18>
    {
        return ERR_PARAM;
 8001320:	2307      	movs	r3, #7
 8001322:	e05e      	b.n	80013e2 <ndefBufferDumpLine+0xd6>
    }

    platformLog(" [%.4X] ", offset);
 8001324:	68b9      	ldr	r1, [r7, #8]
 8001326:	4831      	ldr	r0, [pc, #196]	@ (80013ec <ndefBufferDumpLine+0xe0>)
 8001328:	f7ff fa94 	bl	8000854 <logUsart>

    /* Dump hex data */
    for (j = 0; j < remaining; j++)
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
 8001330:	e00c      	b.n	800134c <ndefBufferDumpLine+0x40>
    {
        platformLog("%.2X ", buffer[offset + j]);
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	4413      	add	r3, r2
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	4413      	add	r3, r2
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	482b      	ldr	r0, [pc, #172]	@ (80013f0 <ndefBufferDumpLine+0xe4>)
 8001342:	f7ff fa87 	bl	8000854 <logUsart>
    for (j = 0; j < remaining; j++)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	3301      	adds	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	429a      	cmp	r2, r3
 8001352:	d3ee      	bcc.n	8001332 <ndefBufferDumpLine+0x26>
    }
    /* Fill hex section if needed */
    for (j = 0; j < (lineLength - remaining); j++)
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	e005      	b.n	8001366 <ndefBufferDumpLine+0x5a>
    {
        platformLog("   ");
 800135a:	4826      	ldr	r0, [pc, #152]	@ (80013f4 <ndefBufferDumpLine+0xe8>)
 800135c:	f7ff fa7a 	bl	8000854 <logUsart>
    for (j = 0; j < (lineLength - remaining); j++)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	3301      	adds	r3, #1
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	429a      	cmp	r2, r3
 8001370:	d3f3      	bcc.n	800135a <ndefBufferDumpLine+0x4e>
    }

    /* Dump characters */
    platformLog("|");
 8001372:	4821      	ldr	r0, [pc, #132]	@ (80013f8 <ndefBufferDumpLine+0xec>)
 8001374:	f7ff fa6e 	bl	8000854 <logUsart>
    for (j = 0; j < remaining; j++)
 8001378:	2300      	movs	r3, #0
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	e01a      	b.n	80013b4 <ndefBufferDumpLine+0xa8>
    {
        /* Dump only ASCII characters, otherwise replace with a '.' */
        platformLog("%2c", isPrintableASCII(&buffer[offset + j], 1) ? buffer[offset + j] : (uint8_t)'.');
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	4413      	add	r3, r2
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	4413      	add	r3, r2
 8001388:	2101      	movs	r1, #1
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff ff92 	bl	80012b4 <isPrintableASCII>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d006      	beq.n	80013a4 <ndefBufferDumpLine+0x98>
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	4413      	add	r3, r2
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	4413      	add	r3, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	e000      	b.n	80013a6 <ndefBufferDumpLine+0x9a>
 80013a4:	232e      	movs	r3, #46	@ 0x2e
 80013a6:	4619      	mov	r1, r3
 80013a8:	4814      	ldr	r0, [pc, #80]	@ (80013fc <ndefBufferDumpLine+0xf0>)
 80013aa:	f7ff fa53 	bl	8000854 <logUsart>
    for (j = 0; j < remaining; j++)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	3301      	adds	r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d3e0      	bcc.n	800137e <ndefBufferDumpLine+0x72>
    }
    /* Fill ASCII section if needed */
    for (j = 0; j < (lineLength - remaining); j++)
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	e005      	b.n	80013ce <ndefBufferDumpLine+0xc2>
    {
        platformLog("  ");
 80013c2:	480f      	ldr	r0, [pc, #60]	@ (8001400 <ndefBufferDumpLine+0xf4>)
 80013c4:	f7ff fa46 	bl	8000854 <logUsart>
    for (j = 0; j < (lineLength - remaining); j++)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	3301      	adds	r3, #1
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d3f3      	bcc.n	80013c2 <ndefBufferDumpLine+0xb6>
    }
    platformLog(" |\r\n");
 80013da:	480a      	ldr	r0, [pc, #40]	@ (8001404 <ndefBufferDumpLine+0xf8>)
 80013dc:	f7ff fa3a 	bl	8000854 <logUsart>

    return ERR_NONE;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	0801de88 	.word	0x0801de88
 80013f0:	0801de94 	.word	0x0801de94
 80013f4:	0801de9c 	.word	0x0801de9c
 80013f8:	0801dea0 	.word	0x0801dea0
 80013fc:	0801dea4 	.word	0x0801dea4
 8001400:	0801dea8 	.word	0x0801dea8
 8001404:	0801deac 	.word	0x0801deac

08001408 <ndefBufferDump>:

/*****************************************************************************/
ReturnCode ndefBufferDump(const char* string, const ndefConstBuffer* bufPayload, bool verbose)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	4613      	mov	r3, r2
 8001414:	71fb      	strb	r3, [r7, #7]
    uint32_t bufferLengthMax = 32;
 8001416:	2320      	movs	r3, #32
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t lineLength = 8;
 800141a:	2308      	movs	r3, #8
 800141c:	617b      	str	r3, [r7, #20]
    uint32_t displayed;
    uint32_t remaining;
    uint32_t offset;

    if ( (string == NULL) || (bufPayload == NULL) )
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d002      	beq.n	800142a <ndefBufferDump+0x22>
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <ndefBufferDump+0x26>
    {
        return ERR_PARAM;
 800142a:	2307      	movs	r3, #7
 800142c:	e03c      	b.n	80014a8 <ndefBufferDump+0xa0>
    }

    displayed = bufPayload->length;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	623b      	str	r3, [r7, #32]
    remaining = bufPayload->length;
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	61fb      	str	r3, [r7, #28]

    platformLog("%s (length %d)\r\n", string, bufPayload->length);
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	461a      	mov	r2, r3
 8001440:	68f9      	ldr	r1, [r7, #12]
 8001442:	481b      	ldr	r0, [pc, #108]	@ (80014b0 <ndefBufferDump+0xa8>)
 8001444:	f7ff fa06 	bl	8000854 <logUsart>

    if (verbose == true)
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d002      	beq.n	8001454 <ndefBufferDump+0x4c>
    {
        bufferLengthMax = 256;
 800144e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    if (bufPayload->length > bufferLengthMax)
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800145a:	429a      	cmp	r2, r3
 800145c:	d201      	bcs.n	8001462 <ndefBufferDump+0x5a>
    {
        /* Truncate output */
        displayed = bufferLengthMax;
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	623b      	str	r3, [r7, #32]
    }

    for (offset = 0; offset < displayed; offset += lineLength)
 8001462:	2300      	movs	r3, #0
 8001464:	61bb      	str	r3, [r7, #24]
 8001466:	e012      	b.n	800148e <ndefBufferDump+0x86>
    {
        ndefBufferDumpLine(bufPayload->buffer, offset, lineLength, (remaining > lineLength) ? lineLength : remaining);
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	6818      	ldr	r0, [r3, #0]
 800146c:	69fa      	ldr	r2, [r7, #28]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	4293      	cmp	r3, r2
 8001472:	bf28      	it	cs
 8001474:	4613      	movcs	r3, r2
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	69b9      	ldr	r1, [r7, #24]
 800147a:	f7ff ff47 	bl	800130c <ndefBufferDumpLine>
        remaining -= lineLength;
 800147e:	69fa      	ldr	r2, [r7, #28]
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	61fb      	str	r3, [r7, #28]
    for (offset = 0; offset < displayed; offset += lineLength)
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	4413      	add	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	6a3b      	ldr	r3, [r7, #32]
 8001492:	429a      	cmp	r2, r3
 8001494:	d3e8      	bcc.n	8001468 <ndefBufferDump+0x60>
    }

    if (displayed < bufPayload->length)
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	6a3a      	ldr	r2, [r7, #32]
 800149c:	429a      	cmp	r2, r3
 800149e:	d202      	bcs.n	80014a6 <ndefBufferDump+0x9e>
    {
        platformLog(" ... (truncated)\r\n");
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <ndefBufferDump+0xac>)
 80014a2:	f7ff f9d7 	bl	8000854 <logUsart>
    }

    return ERR_NONE;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3728      	adds	r7, #40	@ 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	0801deb4 	.word	0x0801deb4
 80014b4:	0801dec8 	.word	0x0801dec8

080014b8 <_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 80014c2:	bf00      	nop
 80014c4:	e7fd      	b.n	80014c2 <_Error_Handler+0xa>
	...

080014c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_MspInit+0x44>)
 80014d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014d2:	4a0e      	ldr	r2, [pc, #56]	@ (800150c <HAL_MspInit+0x44>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <HAL_MspInit+0x44>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_MspInit+0x44>)
 80014e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ea:	4a08      	ldr	r2, [pc, #32]	@ (800150c <HAL_MspInit+0x44>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_MspInit+0x44>)
 80014f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	.word	0x40021000

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <NMI_Handler+0x4>

08001518 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <HardFault_Handler+0x4>

08001520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <MemManage_Handler+0x4>

08001528 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <UsageFault_Handler+0x4>

08001538 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001566:	f005 fbdf 	bl	8006d28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001574:	4802      	ldr	r0, [pc, #8]	@ (8001580 <EXTI0_IRQHandler+0x10>)
 8001576:	f005 fdd9 	bl	800712c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20002968 	.word	0x20002968

08001584 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001588:	4802      	ldr	r0, [pc, #8]	@ (8001594 <SPI1_IRQHandler+0x10>)
 800158a:	f008 f88f 	bl	80096ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200029f8 	.word	0x200029f8

08001598 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800159c:	4802      	ldr	r0, [pc, #8]	@ (80015a8 <USART2_IRQHandler+0x10>)
 800159e:	f008 fc51 	bl	8009e44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20002970 	.word	0x20002970

080015ac <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	460a      	mov	r2, r1
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	4613      	mov	r3, r2
 80015ba:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001640 <BSP_PB_Init+0x94>)
 80015c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c8:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 80015ca:	79bb      	ldrb	r3, [r7, #6]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d132      	bne.n	8001636 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001644 <BSP_PB_Init+0x98>)
 80015d6:	441a      	add	r2, r3
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	491b      	ldr	r1, [pc, #108]	@ (8001648 <BSP_PB_Init+0x9c>)
 80015dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015e0:	4619      	mov	r1, r3
 80015e2:	4610      	mov	r0, r2
 80015e4:	f005 fd8e 	bl	8007104 <HAL_EXTI_GetHandle>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80015ee:	f06f 0303 	mvn.w	r3, #3
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	e01f      	b.n	8001636 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <BSP_PB_Init+0x98>)
 80015fc:	1898      	adds	r0, r3, r2
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	4a12      	ldr	r2, [pc, #72]	@ (800164c <BSP_PB_Init+0xa0>)
 8001602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001606:	461a      	mov	r2, r3
 8001608:	2100      	movs	r1, #0
 800160a:	f005 fd61 	bl	80070d0 <HAL_EXTI_RegisterCallback>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d003      	beq.n	800161c <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001614:	f06f 0303 	mvn.w	r3, #3
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	e00c      	b.n	8001636 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800161c:	2028      	movs	r0, #40	@ 0x28
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	4a0b      	ldr	r2, [pc, #44]	@ (8001650 <BSP_PB_Init+0xa4>)
 8001622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001626:	2200      	movs	r2, #0
 8001628:	4619      	mov	r1, r3
 800162a:	f005 fc9c 	bl	8006f66 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800162e:	2328      	movs	r3, #40	@ 0x28
 8001630:	4618      	mov	r0, r3
 8001632:	f005 fcb4 	bl	8006f9e <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8001636:	68fb      	ldr	r3, [r7, #12]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	0801e468 	.word	0x0801e468
 8001644:	20000018 	.word	0x20000018
 8001648:	0801e46c 	.word	0x0801e46c
 800164c:	0801e470 	.word	0x0801e470
 8001650:	0801e474 	.word	0x0801e474

08001654 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800166e:	2000      	movs	r0, #0
 8001670:	f7ff fff0 	bl	8001654 <BSP_PB_Callback>
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}

08001678 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	4b19      	ldr	r3, [pc, #100]	@ (80016e4 <BUTTON_USER_GPIO_Init+0x6c>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	4a18      	ldr	r2, [pc, #96]	@ (80016e4 <BUTTON_USER_GPIO_Init+0x6c>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168a:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <BUTTON_USER_GPIO_Init+0x6c>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <BUTTON_USER_GPIO_Init+0x6c>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016aa:	4a0e      	ldr	r2, [pc, #56]	@ (80016e4 <BUTTON_USER_GPIO_Init+0x6c>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <BUTTON_USER_GPIO_Init+0x6c>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 80016be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016c4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016ca:	2302      	movs	r3, #2
 80016cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	4619      	mov	r1, r3
 80016d4:	4804      	ldr	r0, [pc, #16]	@ (80016e8 <BUTTON_USER_GPIO_Init+0x70>)
 80016d6:	f005 fd59 	bl	800718c <HAL_GPIO_Init>

}
 80016da:	bf00      	nop
 80016dc:	3720      	adds	r7, #32
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000
 80016e8:	48000800 	.word	0x48000800

080016ec <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d903      	bls.n	8001708 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001700:	f06f 0301 	mvn.w	r3, #1
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	e025      	b.n	8001754 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	79fa      	ldrb	r2, [r7, #7]
 800170c:	4914      	ldr	r1, [pc, #80]	@ (8001760 <BSP_COM_Init+0x74>)
 800170e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001712:	4814      	ldr	r0, [pc, #80]	@ (8001764 <BSP_COM_Init+0x78>)
 8001714:	4613      	mov	r3, r2
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	4413      	add	r3, r2
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	4403      	add	r3, r0
 800171e:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	4613      	mov	r3, r2
 8001724:	011b      	lsls	r3, r3, #4
 8001726:	4413      	add	r3, r2
 8001728:	00db      	lsls	r3, r3, #3
 800172a:	4a0e      	ldr	r2, [pc, #56]	@ (8001764 <BSP_COM_Init+0x78>)
 800172c:	4413      	add	r3, r2
 800172e:	4618      	mov	r0, r3
 8001730:	f000 f84e 	bl	80017d0 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8001734:	79fa      	ldrb	r2, [r7, #7]
 8001736:	4613      	mov	r3, r2
 8001738:	011b      	lsls	r3, r3, #4
 800173a:	4413      	add	r3, r2
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	4a09      	ldr	r2, [pc, #36]	@ (8001764 <BSP_COM_Init+0x78>)
 8001740:	4413      	add	r3, r2
 8001742:	4618      	mov	r0, r3
 8001744:	f000 f810 	bl	8001768 <MX_USART2_UART_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800174e:	f06f 0303 	mvn.w	r3, #3
 8001752:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001754:	68fb      	ldr	r3, [r7, #12]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000020 	.word	0x20000020
 8001764:	20002970 	.word	0x20002970

08001768 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001770:	2300      	movs	r3, #0
 8001772:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a15      	ldr	r2, [pc, #84]	@ (80017cc <MX_USART2_UART_Init+0x64>)
 8001778:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001780:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	220c      	movs	r2, #12
 8001798:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f008 fa64 	bl	8009c80 <HAL_UART_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40004400 	.word	0x40004400

080017d0 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b0ac      	sub	sp, #176	@ 0xb0
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2288      	movs	r2, #136	@ 0x88
 80017de:	2100      	movs	r1, #0
 80017e0:	4618      	mov	r0, r3
 80017e2:	f01a fe2f 	bl	801c444 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80017e6:	2302      	movs	r3, #2
 80017e8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	4618      	mov	r0, r3
 80017f4:	f006 fd22 	bl	800823c <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017f8:	4b27      	ldr	r3, [pc, #156]	@ (8001898 <USART2_MspInit+0xc8>)
 80017fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fc:	4a26      	ldr	r2, [pc, #152]	@ (8001898 <USART2_MspInit+0xc8>)
 80017fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001802:	6593      	str	r3, [r2, #88]	@ 0x58
 8001804:	4b24      	ldr	r3, [pc, #144]	@ (8001898 <USART2_MspInit+0xc8>)
 8001806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001810:	4b21      	ldr	r3, [pc, #132]	@ (8001898 <USART2_MspInit+0xc8>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	4a20      	ldr	r2, [pc, #128]	@ (8001898 <USART2_MspInit+0xc8>)
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181c:	4b1e      	ldr	r3, [pc, #120]	@ (8001898 <USART2_MspInit+0xc8>)
 800181e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001820:	f003 0301 	and.w	r3, r3, #1
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8001828:	2304      	movs	r3, #4
 800182a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182e:	2302      	movs	r3, #2
 8001830:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183a:	2303      	movs	r3, #3
 800183c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 8001840:	2307      	movs	r3, #7
 8001842:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8001846:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800184a:	4619      	mov	r1, r3
 800184c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001850:	f005 fc9c 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8001854:	2308      	movs	r3, #8
 8001856:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 800186c:	2307      	movs	r3, #7
 800186e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 8001872:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001876:	4619      	mov	r1, r3
 8001878:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800187c:	f005 fc86 	bl	800718c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2100      	movs	r1, #0
 8001884:	2026      	movs	r0, #38	@ 0x26
 8001886:	f005 fb6e 	bl	8006f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800188a:	2026      	movs	r0, #38	@ 0x26
 800188c:	f005 fb87 	bl	8006f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8001890:	bf00      	nop
 8001892:	37b0      	adds	r7, #176	@ 0xb0
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40021000 	.word	0x40021000

0800189c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80018a6:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <BSP_SPI1_Init+0x54>)
 80018a8:	4a12      	ldr	r2, [pc, #72]	@ (80018f4 <BSP_SPI1_Init+0x58>)
 80018aa:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80018ac:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <BSP_SPI1_Init+0x5c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	4911      	ldr	r1, [pc, #68]	@ (80018f8 <BSP_SPI1_Init+0x5c>)
 80018b4:	600a      	str	r2, [r1, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d114      	bne.n	80018e4 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80018ba:	480d      	ldr	r0, [pc, #52]	@ (80018f0 <BSP_SPI1_Init+0x54>)
 80018bc:	f008 f800 	bl	80098c0 <HAL_SPI_GetState>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d10e      	bne.n	80018e4 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80018c6:	480a      	ldr	r0, [pc, #40]	@ (80018f0 <BSP_SPI1_Init+0x54>)
 80018c8:	f000 f862 	bl	8001990 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d108      	bne.n	80018e4 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80018d2:	4807      	ldr	r0, [pc, #28]	@ (80018f0 <BSP_SPI1_Init+0x54>)
 80018d4:	f000 f81a 	bl	800190c <MX_SPI1_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80018de:	f06f 0307 	mvn.w	r3, #7
 80018e2:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80018e4:	687b      	ldr	r3, [r7, #4]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200029f8 	.word	0x200029f8
 80018f4:	40013000 	.word	0x40013000
 80018f8:	20002a5c 	.word	0x20002a5c

080018fc <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001900:	f005 fa26 	bl	8006d50 <HAL_GetTick>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a1c      	ldr	r2, [pc, #112]	@ (800198c <MX_SPI1_Init+0x80>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001924:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001932:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001946:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2218      	movs	r2, #24
 800194c:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2207      	movs	r2, #7
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f007 f91e 	bl	8008bb4 <HAL_SPI_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001982:	7bfb      	ldrb	r3, [r7, #15]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40013000 	.word	0x40013000

08001990 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08a      	sub	sp, #40	@ 0x28
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001998:	4b2b      	ldr	r3, [pc, #172]	@ (8001a48 <SPI1_MspInit+0xb8>)
 800199a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800199c:	4a2a      	ldr	r2, [pc, #168]	@ (8001a48 <SPI1_MspInit+0xb8>)
 800199e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80019a4:	4b28      	ldr	r3, [pc, #160]	@ (8001a48 <SPI1_MspInit+0xb8>)
 80019a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b0:	4b25      	ldr	r3, [pc, #148]	@ (8001a48 <SPI1_MspInit+0xb8>)
 80019b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b4:	4a24      	ldr	r2, [pc, #144]	@ (8001a48 <SPI1_MspInit+0xb8>)
 80019b6:	f043 0301 	orr.w	r3, r3, #1
 80019ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019bc:	4b22      	ldr	r3, [pc, #136]	@ (8001a48 <SPI1_MspInit+0xb8>)
 80019be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80019c8:	2320      	movs	r3, #32
 80019ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019cc:	2302      	movs	r3, #2
 80019ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80019d8:	2305      	movs	r3, #5
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	4619      	mov	r1, r3
 80019e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e6:	f005 fbd1 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80019ea:	2340      	movs	r3, #64	@ 0x40
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80019fa:	2305      	movs	r3, #5
 80019fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a08:	f005 fbc0 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001a0c:	2380      	movs	r3, #128	@ 0x80
 8001a0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a10:	2302      	movs	r3, #2
 8001a12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001a1c:	2305      	movs	r3, #5
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a2a:	f005 fbaf 	bl	800718c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2100      	movs	r1, #0
 8001a32:	2023      	movs	r0, #35	@ 0x23
 8001a34:	f005 fa97 	bl	8006f66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a38:	2023      	movs	r0, #35	@ 0x23
 8001a3a:	f005 fab0 	bl	8006f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	@ 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40021000 	.word	0x40021000

08001a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a54:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <_sbrk+0x5c>)
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <_sbrk+0x60>)
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a60:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <_sbrk+0x64>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d102      	bne.n	8001a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <_sbrk+0x64>)
 8001a6a:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <_sbrk+0x68>)
 8001a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a6e:	4b10      	ldr	r3, [pc, #64]	@ (8001ab0 <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d207      	bcs.n	8001a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a7c:	f01a fcea 	bl	801c454 <__errno>
 8001a80:	4603      	mov	r3, r0
 8001a82:	220c      	movs	r2, #12
 8001a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8a:	e009      	b.n	8001aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <_sbrk+0x64>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a92:	4b07      	ldr	r3, [pc, #28]	@ (8001ab0 <_sbrk+0x64>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	4a05      	ldr	r2, [pc, #20]	@ (8001ab0 <_sbrk+0x64>)
 8001a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20018000 	.word	0x20018000
 8001aac:	00000800 	.word	0x00000800
 8001ab0:	20002a60 	.word	0x20002a60
 8001ab4:	20003cc8 	.word	0x20003cc8

08001ab8 <rfalInitialize>:
*/


/*******************************************************************************/
ReturnCode rfalInitialize( void )
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    RFAL_EXIT_ON_ERR( err, st25r3916Initialize() );
 8001abe:	f003 ff53 	bl	8005968 <st25r3916Initialize>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	80fb      	strh	r3, [r7, #6]
 8001ac6:	88fb      	ldrh	r3, [r7, #6]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <rfalInitialize+0x18>
 8001acc:	88fb      	ldrh	r3, [r7, #6]
 8001ace:	e05f      	b.n	8001b90 <rfalInitialize+0xd8>
    
    st25r3916ClearInterrupts();
 8001ad0:	f004 ffde 	bl	8006a90 <st25r3916ClearInterrupts>
    
    /* Disable any previous observation mode */
    rfalST25R3916ObsModeDisable();
 8001ad4:	2140      	movs	r1, #64	@ 0x40
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f004 fcd9 	bl	800648e <st25r3916WriteTestRegister>
    
    /*******************************************************************************/    
    /* Apply RF Chip generic initialization */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_INIT) );
 8001adc:	2000      	movs	r0, #0
 8001ade:	f00e fff5 	bl	8010acc <rfalSetAnalogConfig>
    

    /*******************************************************************************/
    /* Enable External Field Detector as: Automatics */
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	2103      	movs	r1, #3
 8001ae6:	2002      	movs	r0, #2
 8001ae8:	f004 fd5a 	bl	80065a0 <st25r3916ChangeRegisterBits>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 8001aec:	f001 ff8a 	bl	8003a04 <rfalFIFOStatusClear>
    
    
    /*******************************************************************************/
    gRFAL.state              = RFAL_STATE_INIT;
 8001af0:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <rfalInitialize+0xe0>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
    gRFAL.mode               = RFAL_MODE_NONE;
 8001af6:	4b28      	ldr	r3, [pc, #160]	@ (8001b98 <rfalInitialize+0xe0>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	705a      	strb	r2, [r3, #1]
    gRFAL.field              = false;
 8001afc:	4b26      	ldr	r3, [pc, #152]	@ (8001b98 <rfalInitialize+0xe0>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	711a      	strb	r2, [r3, #4]
    
    /* Set RFAL default configs */
    gRFAL.conf.obsvModeRx    = RFAL_OBSMODE_DISABLE;
 8001b02:	4b25      	ldr	r3, [pc, #148]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	719a      	strb	r2, [r3, #6]
    gRFAL.conf.obsvModeTx    = RFAL_OBSMODE_DISABLE;
 8001b08:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	715a      	strb	r2, [r3, #5]
    gRFAL.conf.eHandling     = RFAL_ERRORHANDLING_NONE;
 8001b0e:	4b22      	ldr	r3, [pc, #136]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	71da      	strb	r2, [r3, #7]
    
    /* Transceive set to IDLE */
    gRFAL.TxRx.lastState     = RFAL_TXRX_STATE_IDLE;
 8001b14:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	765a      	strb	r2, [r3, #25]
    gRFAL.TxRx.state         = RFAL_TXRX_STATE_IDLE;
 8001b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	761a      	strb	r2, [r3, #24]
    
    /* Disable all timings */
    gRFAL.timings.FDTListen  = RFAL_TIMING_NONE;
 8001b20:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	60da      	str	r2, [r3, #12]
    gRFAL.timings.FDTPoll    = RFAL_TIMING_NONE;
 8001b26:	4b1c      	ldr	r3, [pc, #112]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
    gRFAL.timings.GT         = RFAL_TIMING_NONE;
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
    gRFAL.timings.nTRFW      = 0U;
 8001b32:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	751a      	strb	r2, [r3, #20]
    /* Destroy any previous pending timers */
    rfalTimerDestroy( gRFAL.tmr.GT );
    rfalTimerDestroy( gRFAL.tmr.txRx );
    rfalTimerDestroy( gRFAL.tmr.RXE );
    rfalTimerDestroy( gRFAL.tmr.PPON2 );
    gRFAL.tmr.GT             = RFAL_TIMING_NONE;
 8001b38:	4b17      	ldr	r3, [pc, #92]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	641a      	str	r2, [r3, #64]	@ 0x40
    gRFAL.tmr.txRx           = RFAL_TIMING_NONE;
 8001b3e:	4b16      	ldr	r3, [pc, #88]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	64da      	str	r2, [r3, #76]	@ 0x4c
    gRFAL.tmr.RXE            = RFAL_TIMING_NONE;
 8001b44:	4b14      	ldr	r3, [pc, #80]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	645a      	str	r2, [r3, #68]	@ 0x44
    gRFAL.tmr.PPON2          = RFAL_TIMING_NONE;
 8001b4a:	4b13      	ldr	r3, [pc, #76]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	649a      	str	r2, [r3, #72]	@ 0x48
    
    
    gRFAL.callbacks.preTxRx  = NULL;
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	651a      	str	r2, [r3, #80]	@ 0x50
    gRFAL.callbacks.postTxRx = NULL;
 8001b56:	4b10      	ldr	r3, [pc, #64]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	655a      	str	r2, [r3, #84]	@ 0x54
    gRFAL.callbacks.syncTxRx = NULL;
 8001b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	659a      	str	r2, [r3, #88]	@ 0x58
    
#if RFAL_FEATURE_NFCV    
    /* Initialize NFC-V Data */
    gRFAL.nfcvData.ignoreBits = 0;
 8001b62:	4b0d      	ldr	r3, [pc, #52]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	f8a3 2440 	strh.w	r2, [r3, #1088]	@ 0x440
#endif /* RFAL_FEATURE_NFCV */
    

#if RFAL_FEATURE_LISTEN_MODE
    /* Initialize Listen Mode */
    gRFAL.Lm.state           = RFAL_LM_STATE_NOT_INIT;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    gRFAL.Lm.brDetected      = RFAL_BR_KEEP;
 8001b72:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b74:	22ff      	movs	r2, #255	@ 0xff
 8001b76:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
    gRFAL.Lm.iniFlag         = false;
 8001b7a:	4b07      	ldr	r3, [pc, #28]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
#endif /* RFAL_FEATURE_LISTEN_MODE */

#if RFAL_FEATURE_WAKEUP_MODE
    /* Initialize Wake-Up Mode */
    gRFAL.wum.state = RFAL_WUM_STATE_NOT_INIT;
 8001b82:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <rfalInitialize+0xe0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    
    
    /*******************************************************************************/    
    /* Perform Automatic Calibration (if configured to do so).                     *
     * Registers set by rfalSetAnalogConfig will tell rfalCalibrate what to perform*/
    rfalCalibrate();
 8001b8a:	f000 f807 	bl	8001b9c <rfalCalibrate>
    
    return RFAL_ERR_NONE;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20002a64 	.word	0x20002a64

08001b9c <rfalCalibrate>:


/*******************************************************************************/
ReturnCode rfalCalibrate( void )
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
    uint16_t resValue;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <rfalCalibrate+0x34>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <rfalCalibrate+0x12>
    {
        return RFAL_ERR_WRONG_STATE;
 8001baa:	2321      	movs	r3, #33	@ 0x21
 8001bac:	e00c      	b.n	8001bc8 <rfalCalibrate+0x2c>
    /*******************************************************************************/
    /* Perform ST25R3916 regulators and antenna calibration                        */
    /*******************************************************************************/
    
    /* Automatic regulator adjustment only performed if not set manually on Analog Configs */
    if( st25r3916CheckReg( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s, 0x00 ) )
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2180      	movs	r1, #128	@ 0x80
 8001bb2:	202c      	movs	r0, #44	@ 0x2c
 8001bb4:	f004 fd78 	bl	80066a8 <st25r3916CheckReg>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <rfalCalibrate+0x2a>
    {
        /* Adjust the regulators so that Antenna Calibrate has better Regulator values */
        st25r3916AdjustRegulators( &resValue );
 8001bbe:	1dbb      	adds	r3, r7, #6
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f003 ffcd 	bl	8005b60 <st25r3916AdjustRegulators>
    }
    
    return RFAL_ERR_NONE;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20002a64 	.word	0x20002a64

08001bd4 <rfalSetMode>:
}


/*******************************************************************************/
ReturnCode rfalSetMode( rfalMode mode, rfalBitRate txBR, rfalBitRate rxBR )
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
 8001bde:	460b      	mov	r3, r1
 8001be0:	71bb      	strb	r3, [r7, #6]
 8001be2:	4613      	mov	r3, r2
 8001be4:	717b      	strb	r3, [r7, #5]

    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 8001be6:	4b9b      	ldr	r3, [pc, #620]	@ (8001e54 <rfalSetMode+0x280>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <rfalSetMode+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 8001bee:	2321      	movs	r3, #33	@ 0x21
 8001bf0:	e12b      	b.n	8001e4a <rfalSetMode+0x276>
    }
    
    /* Check allowed bit rate value */
    if( (txBR == RFAL_BR_KEEP) || (rxBR == RFAL_BR_KEEP) )
 8001bf2:	79bb      	ldrb	r3, [r7, #6]
 8001bf4:	2bff      	cmp	r3, #255	@ 0xff
 8001bf6:	d002      	beq.n	8001bfe <rfalSetMode+0x2a>
 8001bf8:	797b      	ldrb	r3, [r7, #5]
 8001bfa:	2bff      	cmp	r3, #255	@ 0xff
 8001bfc:	d101      	bne.n	8001c02 <rfalSetMode+0x2e>
    {
        return RFAL_ERR_PARAM;
 8001bfe:	2307      	movs	r3, #7
 8001c00:	e123      	b.n	8001e4a <rfalSetMode+0x276>
    }
   
    switch( mode )
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	3b01      	subs	r3, #1
 8001c06:	2b0c      	cmp	r3, #12
 8001c08:	f200 810b 	bhi.w	8001e22 <rfalSetMode+0x24e>
 8001c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8001c14 <rfalSetMode+0x40>)
 8001c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c12:	bf00      	nop
 8001c14:	08001c49 	.word	0x08001c49
 8001c18:	08001c6b 	.word	0x08001c6b
 8001c1c:	08001c8d 	.word	0x08001c8d
 8001c20:	08001cc3 	.word	0x08001cc3
 8001c24:	08001cf9 	.word	0x08001cf9
 8001c28:	08001d2f 	.word	0x08001d2f
 8001c2c:	08001d51 	.word	0x08001d51
 8001c30:	08001d51 	.word	0x08001d51
 8001c34:	08001d6b 	.word	0x08001d6b
 8001c38:	08001ddb 	.word	0x08001ddb
 8001c3c:	08001e1f 	.word	0x08001e1f
 8001c40:	08001dfd 	.word	0x08001dfd
 8001c44:	08001d9f 	.word	0x08001d9f
    {
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001c48:	2104      	movs	r1, #4
 8001c4a:	2002      	movs	r0, #2
 8001c4c:	f004 fc44 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443A mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443a );
 8001c50:	2108      	movs	r1, #8
 8001c52:	2003      	movs	r0, #3
 8001c54:	f004 faf0 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001c58:	f240 1001 	movw	r0, #257	@ 0x101
 8001c5c:	f00e ff36 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001c60:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8001c64:	f00e ff32 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001c68:	e0dd      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA_T1T:
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001c6a:	2104      	movs	r1, #4
 8001c6c:	2002      	movs	r0, #2
 8001c6e:	f004 fc33 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable Topaz mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_topaz );
 8001c72:	2120      	movs	r1, #32
 8001c74:	2003      	movs	r0, #3
 8001c76:	f004 fadf 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001c7a:	f240 1001 	movw	r0, #257	@ 0x101
 8001c7e:	f00e ff25 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001c82:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8001c86:	f00e ff21 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001c8a:	e0cc      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCB:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001c8c:	2104      	movs	r1, #4
 8001c8e:	2002      	movs	r0, #2
 8001c90:	f004 fc22 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443B mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 8001c94:	2110      	movs	r1, #16
 8001c96:	2003      	movs	r0, #3
 8001c98:	f004 face 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set the EGT, SOF, EOF and EOF */
            st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	21fc      	movs	r1, #252	@ 0xfc
 8001ca0:	2006      	movs	r0, #6
 8001ca2:	f004 fc7d 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                      ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                        
            /* Set the minimum TR1, SOF, EOF and EOF12 */
            st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	21f0      	movs	r1, #240	@ 0xf0
 8001caa:	2007      	movs	r0, #7
 8001cac:	f004 fc78 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                      (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs) );


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001cb0:	f240 2001 	movw	r0, #513	@ 0x201
 8001cb4:	f00e ff0a 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001cb8:	f240 2002 	movw	r0, #514	@ 0x202
 8001cbc:	f00e ff06 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001cc0:	e0b1      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/    
        case RFAL_MODE_POLL_B_PRIME:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001cc2:	2104      	movs	r1, #4
 8001cc4:	2002      	movs	r0, #2
 8001cc6:	f004 fc07 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443B mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 8001cca:	2110      	movs	r1, #16
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f004 fab3 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set the EGT, SOF, EOF and EOF */
            st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	21fc      	movs	r1, #252	@ 0xfc
 8001cd6:	2006      	movs	r0, #6
 8001cd8:	f004 fc62 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                      ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                        
            /* Set the minimum TR1, EOF and EOF12 */
            st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 8001cdc:	2220      	movs	r2, #32
 8001cde:	21f0      	movs	r1, #240	@ 0xf0
 8001ce0:	2007      	movs	r0, #7
 8001ce2:	f004 fc5d 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                      (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs | ST25R3916_REG_ISO14443B_2_no_sof  ) );


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001ce6:	f240 2001 	movw	r0, #513	@ 0x201
 8001cea:	f00e feef 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001cee:	f240 2002 	movw	r0, #514	@ 0x202
 8001cf2:	f00e feeb 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001cf6:	e096      	b.n	8001e26 <rfalSetMode+0x252>
            
            /*******************************************************************************/    
            case RFAL_MODE_POLL_B_CTS:
                
                /* Disable wake up mode, if set */
                st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001cf8:	2104      	movs	r1, #4
 8001cfa:	2002      	movs	r0, #2
 8001cfc:	f004 fbec 	bl	80064d8 <st25r3916ClrRegisterBits>
                
                /* Enable ISO14443B mode */
                st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 8001d00:	2110      	movs	r1, #16
 8001d02:	2003      	movs	r0, #3
 8001d04:	f004 fa98 	bl	8006238 <st25r3916WriteRegister>
                
                /* Set the EGT, SOF, EOF and EOF */
                st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 8001d08:	2200      	movs	r2, #0
 8001d0a:	21fc      	movs	r1, #252	@ 0xfc
 8001d0c:	2006      	movs	r0, #6
 8001d0e:	f004 fc47 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                          (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                          ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                            
                /* Set the minimum TR1, clear SOF, EOF and EOF12 */
                st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 8001d12:	2230      	movs	r2, #48	@ 0x30
 8001d14:	21f0      	movs	r1, #240	@ 0xf0
 8001d16:	2007      	movs	r0, #7
 8001d18:	f004 fc42 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                          (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                          (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof ) );


                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001d1c:	f240 2001 	movw	r0, #513	@ 0x201
 8001d20:	f00e fed4 	bl	8010acc <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001d24:	f240 2002 	movw	r0, #514	@ 0x202
 8001d28:	f00e fed0 	bl	8010acc <rfalSetAnalogConfig>
                break;
 8001d2c:	e07b      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCF:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001d2e:	2104      	movs	r1, #4
 8001d30:	2002      	movs	r0, #2
 8001d32:	f004 fbd1 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable FeliCa mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_felica );
 8001d36:	2118      	movs	r1, #24
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f004 fa7d 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001d3e:	f240 4001 	movw	r0, #1025	@ 0x401
 8001d42:	f00e fec3 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001d46:	f240 4002 	movw	r0, #1026	@ 0x402
 8001d4a:	f00e febf 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001d4e:	e06a      	b.n	8001e26 <rfalSetMode+0x252>
            #if !RFAL_FEATURE_NFCV
                return RFAL_ERR_DISABLED;
            #else
                
                /* Disable wake up mode, if set */
                st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001d50:	2104      	movs	r1, #4
 8001d52:	2002      	movs	r0, #2
 8001d54:	f004 fbc0 	bl	80064d8 <st25r3916ClrRegisterBits>
                
                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001d58:	f241 0001 	movw	r0, #4097	@ 0x1001
 8001d5c:	f00e feb6 	bl	8010acc <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001d60:	f241 0002 	movw	r0, #4098	@ 0x1002
 8001d64:	f00e feb2 	bl	8010acc <rfalSetAnalogConfig>
                break;
 8001d68:	e05d      	b.n	8001e26 <rfalSetMode+0x252>

        /*******************************************************************************/
        case RFAL_MODE_POLL_ACTIVE_P2P:
            
            /* Set NFCIP1 active communication Initiator mode and Automatic Response RF Collision Avoidance to always after EOF */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_nfc | ST25R3916_REG_MODE_nfc_ar_eof) );
 8001d6a:	2102      	movs	r1, #2
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f004 fa63 	bl	8006238 <st25r3916WriteRegister>
        
            /* External Field Detector enabled as Automatics on rfalInitialize() */ 
            
            /* Set NRT to start at end of TX (own) field */
            st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc_off );
 8001d72:	2200      	movs	r2, #0
 8001d74:	2104      	movs	r1, #4
 8001d76:	2012      	movs	r0, #18
 8001d78:	f004 fc12 	bl	80065a0 <st25r3916ChangeRegisterBits>
            
            /* Set GPT to start after end of TX, as GPT is used in active communication mode to timeout the field switching off after TXE */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( RFAL_AP2P_FIELDOFF_TCMDOFF ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_etx_nfc );
 8001d7c:	2160      	movs	r1, #96	@ 0x60
 8001d7e:	20a9      	movs	r0, #169	@ 0xa9
 8001d80:	f004 f8a1 	bl	8005ec6 <st25r3916SetStartGPTimer>
            
            /* Set PPon2 timer with the max time between our field Off and other peer field On : Tadt + (n x Trfw)    */
            st25r3916WriteRegister( ST25R3916_REG_PPON2, (uint8_t)rfalConv1fcTo64fc( RFAL_AP2P_FIELDON_TADTTRFW ) );
 8001d84:	2180      	movs	r1, #128	@ 0x80
 8001d86:	2015      	movs	r0, #21
 8001d88:	f004 fa56 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001d8c:	f640 0001 	movw	r0, #2049	@ 0x801
 8001d90:	f00e fe9c 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001d94:	f640 0002 	movw	r0, #2050	@ 0x802
 8001d98:	f00e fe98 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001d9c:	e043      	b.n	8001e26 <rfalSetMode+0x252>
        
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_ACTIVE_P2P:

            /* Set NFCIP1 active communication Target mode and Automatic Response RF Collision Avoidance to always after EOF */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om_targ_nfcip | ST25R3916_REG_MODE_nfc_ar_eof) );
 8001d9e:	21ba      	movs	r1, #186	@ 0xba
 8001da0:	2003      	movs	r0, #3
 8001da2:	f004 fa49 	bl	8006238 <st25r3916WriteRegister>
        
            /* Set TARFG: 0 (75us+0ms=75us), as Target no Guard time needed */
            st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, 0U );
 8001da6:	2100      	movs	r1, #0
 8001da8:	2055      	movs	r0, #85	@ 0x55
 8001daa:	f004 fa45 	bl	8006238 <st25r3916WriteRegister>
            
            /* External Field Detector enabled as Automatics on rfalInitialize() */
            
            /* Set NRT to start at end of TX (own) field */
            st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc_off );
 8001dae:	2200      	movs	r2, #0
 8001db0:	2104      	movs	r1, #4
 8001db2:	2012      	movs	r0, #18
 8001db4:	f004 fbf4 	bl	80065a0 <st25r3916ChangeRegisterBits>
            
            /* Set GPT to start after end of TX, as GPT is used in active communication mode to timeout the field switching off after TXE */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( RFAL_AP2P_FIELDOFF_TCMDOFF ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_etx_nfc );
 8001db8:	2160      	movs	r1, #96	@ 0x60
 8001dba:	20a9      	movs	r0, #169	@ 0xa9
 8001dbc:	f004 f883 	bl	8005ec6 <st25r3916SetStartGPTimer>
            
            /* Set PPon2 timer with the max time between our field Off and other peer field On : Tadt + (n x Trfw)    */
            st25r3916WriteRegister( ST25R3916_REG_PPON2, (uint8_t)rfalConv1fcTo64fc( RFAL_AP2P_FIELDON_TADTTRFW ) );
 8001dc0:	2180      	movs	r1, #128	@ 0x80
 8001dc2:	2015      	movs	r0, #21
 8001dc4:	f004 fa38 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001dc8:	f648 0001 	movw	r0, #34817	@ 0x8801
 8001dcc:	f00e fe7e 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001dd0:	f648 0002 	movw	r0, #34818	@ 0x8802
 8001dd4:	f00e fe7a 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001dd8:	e025      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCA:

            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001dda:	2104      	movs	r1, #4
 8001ddc:	2002      	movs	r0, #2
 8001dde:	f004 fb7b 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable Passive Target NFC-A mode, disable any Collision Avoidance */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_targ_nfca | ST25R3916_REG_MODE_nfc_ar_off) );
 8001de2:	2188      	movs	r1, #136	@ 0x88
 8001de4:	2003      	movs	r0, #3
 8001de6:	f004 fa27 	bl	8006238 <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001dea:	f248 1001 	movw	r0, #33025	@ 0x8101
 8001dee:	f00e fe6d 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001df2:	f248 1002 	movw	r0, #33026	@ 0x8102
 8001df6:	f00e fe69 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001dfa:	e014      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCF:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001dfc:	2104      	movs	r1, #4
 8001dfe:	2002      	movs	r0, #2
 8001e00:	f004 fb6a 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Enable Passive Target NFC-F mode, disable any Collision Avoidance */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_targ_nfcf | ST25R3916_REG_MODE_nfc_ar_off) );
 8001e04:	21a0      	movs	r1, #160	@ 0xa0
 8001e06:	2003      	movs	r0, #3
 8001e08:	f004 fa16 	bl	8006238 <st25r3916WriteRegister>
            
            
            /* Set Analog configurations for this mode */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001e0c:	f248 4001 	movw	r0, #33793	@ 0x8401
 8001e10:	f00e fe5c 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001e14:	f248 4002 	movw	r0, #33794	@ 0x8402
 8001e18:	f00e fe58 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001e1c:	e003      	b.n	8001e26 <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCB:
            return RFAL_ERR_NOTSUPP;
 8001e1e:	2318      	movs	r3, #24
 8001e20:	e013      	b.n	8001e4a <rfalSetMode+0x276>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_NOT_IMPLEMENTED;
 8001e22:	230f      	movs	r3, #15
 8001e24:	e011      	b.n	8001e4a <rfalSetMode+0x276>
    }
    
    /* Set state as STATE_MODE_SET only if not initialized yet (PSL) */
    gRFAL.state = ((gRFAL.state < RFAL_STATE_MODE_SET) ? RFAL_STATE_MODE_SET : gRFAL.state);
 8001e26:	4b0b      	ldr	r3, [pc, #44]	@ (8001e54 <rfalSetMode+0x280>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	bf38      	it	cc
 8001e2e:	2302      	movcc	r3, #2
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <rfalSetMode+0x280>)
 8001e34:	701a      	strb	r2, [r3, #0]
    gRFAL.mode  = mode;
 8001e36:	4a07      	ldr	r2, [pc, #28]	@ (8001e54 <rfalSetMode+0x280>)
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	7053      	strb	r3, [r2, #1]
    
    /* Apply the given bit rate */
    return rfalSetBitRate(txBR, rxBR);
 8001e3c:	797a      	ldrb	r2, [r7, #5]
 8001e3e:	79bb      	ldrb	r3, [r7, #6]
 8001e40:	4611      	mov	r1, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f000 f808 	bl	8001e58 <rfalSetBitRate>
 8001e48:	4603      	mov	r3, r0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20002a64 	.word	0x20002a64

08001e58 <rfalSetBitRate>:
}


/*******************************************************************************/
ReturnCode rfalSetBitRate( rfalBitRate txBR, rfalBitRate rxBR )
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	460a      	mov	r2, r1
 8001e62:	71fb      	strb	r3, [r7, #7]
 8001e64:	4613      	mov	r3, r2
 8001e66:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 8001e68:	4b9e      	ldr	r3, [pc, #632]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <rfalSetBitRate+0x1c>
    {
        return RFAL_ERR_WRONG_STATE;
 8001e70:	2321      	movs	r3, #33	@ 0x21
 8001e72:	e2a5      	b.n	80023c0 <rfalSetBitRate+0x568>
    }
   
    /* Store the new Bit Rates */
    gRFAL.txBR = ((txBR == RFAL_BR_KEEP) ? gRFAL.txBR : txBR);
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	2bff      	cmp	r3, #255	@ 0xff
 8001e78:	d102      	bne.n	8001e80 <rfalSetBitRate+0x28>
 8001e7a:	4b9a      	ldr	r3, [pc, #616]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001e7c:	789b      	ldrb	r3, [r3, #2]
 8001e7e:	e000      	b.n	8001e82 <rfalSetBitRate+0x2a>
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	4a98      	ldr	r2, [pc, #608]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001e84:	7093      	strb	r3, [r2, #2]
    gRFAL.rxBR = ((rxBR == RFAL_BR_KEEP) ? gRFAL.rxBR : rxBR);
 8001e86:	79bb      	ldrb	r3, [r7, #6]
 8001e88:	2bff      	cmp	r3, #255	@ 0xff
 8001e8a:	d102      	bne.n	8001e92 <rfalSetBitRate+0x3a>
 8001e8c:	4b95      	ldr	r3, [pc, #596]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001e8e:	78db      	ldrb	r3, [r3, #3]
 8001e90:	e000      	b.n	8001e94 <rfalSetBitRate+0x3c>
 8001e92:	79bb      	ldrb	r3, [r7, #6]
 8001e94:	4a93      	ldr	r2, [pc, #588]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001e96:	70d3      	strb	r3, [r2, #3]
    
    /* Update the bitrate reg if not in NFCV mode (streaming) */
    if( (RFAL_MODE_POLL_NFCV != gRFAL.mode) && (RFAL_MODE_POLL_PICOPASS != gRFAL.mode) )
 8001e98:	4b92      	ldr	r3, [pc, #584]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001e9a:	785b      	ldrb	r3, [r3, #1]
 8001e9c:	2b07      	cmp	r3, #7
 8001e9e:	d012      	beq.n	8001ec6 <rfalSetBitRate+0x6e>
 8001ea0:	4b90      	ldr	r3, [pc, #576]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001ea2:	785b      	ldrb	r3, [r3, #1]
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d00e      	beq.n	8001ec6 <rfalSetBitRate+0x6e>
    {
        /* Set bit rate register */
        RFAL_EXIT_ON_ERR( ret, st25r3916SetBitrate( (uint8_t)gRFAL.txBR, (uint8_t)gRFAL.rxBR ) );
 8001ea8:	4b8e      	ldr	r3, [pc, #568]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001eaa:	789b      	ldrb	r3, [r3, #2]
 8001eac:	4a8d      	ldr	r2, [pc, #564]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001eae:	78d2      	ldrb	r2, [r2, #3]
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f003 febd 	bl	8005c32 <st25r3916SetBitrate>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	83fb      	strh	r3, [r7, #30]
 8001ebc:	8bfb      	ldrh	r3, [r7, #30]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <rfalSetBitRate+0x6e>
 8001ec2:	8bfb      	ldrh	r3, [r7, #30]
 8001ec4:	e27c      	b.n	80023c0 <rfalSetBitRate+0x568>
    }
    
    
    switch( gRFAL.mode )
 8001ec6:	4b87      	ldr	r3, [pc, #540]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b0d      	cmp	r3, #13
 8001ecc:	f200 8275 	bhi.w	80023ba <rfalSetBitRate+0x562>
 8001ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed8 <rfalSetBitRate+0x80>)
 8001ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed6:	bf00      	nop
 8001ed8:	080023b7 	.word	0x080023b7
 8001edc:	08001f11 	.word	0x08001f11
 8001ee0:	08001f11 	.word	0x08001f11
 8001ee4:	08001f91 	.word	0x08001f91
 8001ee8:	08001f91 	.word	0x08001f91
 8001eec:	08001f91 	.word	0x08001f91
 8001ef0:	08002019 	.word	0x08002019
 8001ef4:	080020a1 	.word	0x080020a1
 8001ef8:	080020a1 	.word	0x080020a1
 8001efc:	080021a9 	.word	0x080021a9
 8001f00:	080022a9 	.word	0x080022a9
 8001f04:	080023b7 	.word	0x080023b7
 8001f08:	08002321 	.word	0x08002321
 8001f0c:	08002231 	.word	0x08002231
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
        case RFAL_MODE_POLL_NFCA_T1T:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8001f10:	2008      	movs	r0, #8
 8001f12:	f00e fddb 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001f16:	4b73      	ldr	r3, [pc, #460]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f18:	789b      	ldrb	r3, [r3, #2]
 8001f1a:	2bea      	cmp	r3, #234	@ 0xea
 8001f1c:	d90b      	bls.n	8001f36 <rfalSetBitRate+0xde>
 8001f1e:	4b71      	ldr	r3, [pc, #452]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f20:	789b      	ldrb	r3, [r3, #2]
 8001f22:	011b      	lsls	r3, r3, #4
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	e00c      	b.n	8001f50 <rfalSetBitRate+0xf8>
 8001f36:	4b6b      	ldr	r3, [pc, #428]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f38:	789b      	ldrb	r3, [r3, #2]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	4618      	mov	r0, r3
 8001f52:	f00e fdbb 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8001f56:	4b63      	ldr	r3, [pc, #396]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f58:	78db      	ldrb	r3, [r3, #3]
 8001f5a:	2bea      	cmp	r3, #234	@ 0xea
 8001f5c:	d909      	bls.n	8001f72 <rfalSetBitRate+0x11a>
 8001f5e:	4b61      	ldr	r3, [pc, #388]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f60:	78db      	ldrb	r3, [r3, #3]
 8001f62:	011b      	lsls	r3, r3, #4
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	e00a      	b.n	8001f88 <rfalSetBitRate+0x130>
 8001f72:	4b5c      	ldr	r3, [pc, #368]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f74:	78db      	ldrb	r3, [r3, #3]
 8001f76:	3301      	adds	r3, #1
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	011b      	lsls	r3, r3, #4
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f00e fd9f 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8001f8e:	e216      	b.n	80023be <rfalSetBitRate+0x566>
        case RFAL_MODE_POLL_NFCB:
        case RFAL_MODE_POLL_B_PRIME:
        case RFAL_MODE_POLL_B_CTS:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8001f90:	2008      	movs	r0, #8
 8001f92:	f00e fd9b 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001f96:	4b53      	ldr	r3, [pc, #332]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001f98:	789b      	ldrb	r3, [r3, #2]
 8001f9a:	2bea      	cmp	r3, #234	@ 0xea
 8001f9c:	d90b      	bls.n	8001fb6 <rfalSetBitRate+0x15e>
 8001f9e:	4b51      	ldr	r3, [pc, #324]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001fa0:	789b      	ldrb	r3, [r3, #2]
 8001fa2:	011b      	lsls	r3, r3, #4
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	e00c      	b.n	8001fd0 <rfalSetBitRate+0x178>
 8001fb6:	4b4b      	ldr	r3, [pc, #300]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001fb8:	789b      	ldrb	r3, [r3, #2]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	011b      	lsls	r3, r3, #4
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f00e fd7b 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8001fd6:	4b43      	ldr	r3, [pc, #268]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001fd8:	78db      	ldrb	r3, [r3, #3]
 8001fda:	2bea      	cmp	r3, #234	@ 0xea
 8001fdc:	d90b      	bls.n	8001ff6 <rfalSetBitRate+0x19e>
 8001fde:	4b41      	ldr	r3, [pc, #260]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001fe0:	78db      	ldrb	r3, [r3, #3]
 8001fe2:	011b      	lsls	r3, r3, #4
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fee:	f043 0302 	orr.w	r3, r3, #2
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	e00c      	b.n	8002010 <rfalSetBitRate+0x1b8>
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8001ff8:	78db      	ldrb	r3, [r3, #3]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	011b      	lsls	r3, r3, #4
 8002000:	b29b      	uxth	r3, r3
 8002002:	b2db      	uxtb	r3, r3
 8002004:	b29b      	uxth	r3, r3
 8002006:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800200a:	f043 0302 	orr.w	r3, r3, #2
 800200e:	b29b      	uxth	r3, r3
 8002010:	4618      	mov	r0, r3
 8002012:	f00e fd5b 	bl	8010acc <rfalSetAnalogConfig>
            break;
 8002016:	e1d2      	b.n	80023be <rfalSetBitRate+0x566>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCF:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8002018:	2008      	movs	r0, #8
 800201a:	f00e fd57 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800201e:	4b31      	ldr	r3, [pc, #196]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8002020:	789b      	ldrb	r3, [r3, #2]
 8002022:	2bea      	cmp	r3, #234	@ 0xea
 8002024:	d90b      	bls.n	800203e <rfalSetBitRate+0x1e6>
 8002026:	4b2f      	ldr	r3, [pc, #188]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8002028:	789b      	ldrb	r3, [r3, #2]
 800202a:	011b      	lsls	r3, r3, #4
 800202c:	b29b      	uxth	r3, r3
 800202e:	b2db      	uxtb	r3, r3
 8002030:	b29b      	uxth	r3, r3
 8002032:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002036:	f043 0301 	orr.w	r3, r3, #1
 800203a:	b29b      	uxth	r3, r3
 800203c:	e00c      	b.n	8002058 <rfalSetBitRate+0x200>
 800203e:	4b29      	ldr	r3, [pc, #164]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8002040:	789b      	ldrb	r3, [r3, #2]
 8002042:	3301      	adds	r3, #1
 8002044:	b29b      	uxth	r3, r3
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	b29b      	uxth	r3, r3
 800204a:	b2db      	uxtb	r3, r3
 800204c:	b29b      	uxth	r3, r3
 800204e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	b29b      	uxth	r3, r3
 8002058:	4618      	mov	r0, r3
 800205a:	f00e fd37 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800205e:	4b21      	ldr	r3, [pc, #132]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8002060:	78db      	ldrb	r3, [r3, #3]
 8002062:	2bea      	cmp	r3, #234	@ 0xea
 8002064:	d90b      	bls.n	800207e <rfalSetBitRate+0x226>
 8002066:	4b1f      	ldr	r3, [pc, #124]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8002068:	78db      	ldrb	r3, [r3, #3]
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	b29b      	uxth	r3, r3
 800206e:	b2db      	uxtb	r3, r3
 8002070:	b29b      	uxth	r3, r3
 8002072:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002076:	f043 0302 	orr.w	r3, r3, #2
 800207a:	b29b      	uxth	r3, r3
 800207c:	e00c      	b.n	8002098 <rfalSetBitRate+0x240>
 800207e:	4b19      	ldr	r3, [pc, #100]	@ (80020e4 <rfalSetBitRate+0x28c>)
 8002080:	78db      	ldrb	r3, [r3, #3]
 8002082:	3301      	adds	r3, #1
 8002084:	b29b      	uxth	r3, r3
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	b29b      	uxth	r3, r3
 800208a:	b2db      	uxtb	r3, r3
 800208c:	b29b      	uxth	r3, r3
 800208e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002092:	f043 0302 	orr.w	r3, r3, #2
 8002096:	b29b      	uxth	r3, r3
 8002098:	4618      	mov	r0, r3
 800209a:	f00e fd17 	bl	8010acc <rfalSetAnalogConfig>
            break;
 800209e:	e18e      	b.n	80023be <rfalSetBitRate+0x566>
            
            #if !RFAL_FEATURE_NFCV
                return RFAL_ERR_DISABLED;
            #else
            
                if( ((gRFAL.rxBR != RFAL_BR_26p48) && (gRFAL.rxBR != RFAL_BR_52p97))
 80020a0:	4b10      	ldr	r3, [pc, #64]	@ (80020e4 <rfalSetBitRate+0x28c>)
 80020a2:	78db      	ldrb	r3, [r3, #3]
 80020a4:	2bec      	cmp	r3, #236	@ 0xec
 80020a6:	d003      	beq.n	80020b0 <rfalSetBitRate+0x258>
 80020a8:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <rfalSetBitRate+0x28c>)
 80020aa:	78db      	ldrb	r3, [r3, #3]
 80020ac:	2beb      	cmp	r3, #235	@ 0xeb
 80020ae:	d107      	bne.n	80020c0 <rfalSetBitRate+0x268>
                        || ((gRFAL.txBR != RFAL_BR_1p66) && (gRFAL.txBR != RFAL_BR_26p48)) )
 80020b0:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <rfalSetBitRate+0x28c>)
 80020b2:	789b      	ldrb	r3, [r3, #2]
 80020b4:	2bed      	cmp	r3, #237	@ 0xed
 80020b6:	d005      	beq.n	80020c4 <rfalSetBitRate+0x26c>
 80020b8:	4b0a      	ldr	r3, [pc, #40]	@ (80020e4 <rfalSetBitRate+0x28c>)
 80020ba:	789b      	ldrb	r3, [r3, #2]
 80020bc:	2bec      	cmp	r3, #236	@ 0xec
 80020be:	d001      	beq.n	80020c4 <rfalSetBitRate+0x26c>
                {
                    return RFAL_ERR_PARAM;
 80020c0:	2307      	movs	r3, #7
 80020c2:	e17d      	b.n	80023c0 <rfalSetBitRate+0x568>
                {
                    const struct iso15693StreamConfig *rfalIso15693StreamConfig;
                    struct st25r3916StreamConfig      st25rStreamConf;
                    rfalIso15693PhyConfig_t           config;
                    
                    config.coding = ( (gRFAL.txBR == RFAL_BR_1p66) ? ISO15693_VCD_CODING_1_256 : ISO15693_VCD_CODING_1_4 );
 80020c4:	4b07      	ldr	r3, [pc, #28]	@ (80020e4 <rfalSetBitRate+0x28c>)
 80020c6:	789b      	ldrb	r3, [r3, #2]
 80020c8:	2bed      	cmp	r3, #237	@ 0xed
 80020ca:	bf0c      	ite	eq
 80020cc:	2301      	moveq	r3, #1
 80020ce:	2300      	movne	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	733b      	strb	r3, [r7, #12]
                    switch( gRFAL.rxBR )
 80020d4:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <rfalSetBitRate+0x28c>)
 80020d6:	78db      	ldrb	r3, [r3, #3]
 80020d8:	2beb      	cmp	r3, #235	@ 0xeb
 80020da:	d105      	bne.n	80020e8 <rfalSetBitRate+0x290>
                    {
                        case RFAL_BR_52p97:                        /*  PRQA S 2880 # MISRA 2.1 - Inconsistently marked as unreachable code */
                            config.speedMode = 1;
 80020dc:	2301      	movs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
                            break;
 80020e0:	e005      	b.n	80020ee <rfalSetBitRate+0x296>
 80020e2:	bf00      	nop
 80020e4:	20002a64 	.word	0x20002a64
                        default:
                            config.speedMode = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	613b      	str	r3, [r7, #16]
                            break;
 80020ec:	bf00      	nop
                    }
                    
                    rfalIso15693PhyConfigure(&config, &rfalIso15693StreamConfig);
 80020ee:	f107 0218 	add.w	r2, r7, #24
 80020f2:	f107 030c 	add.w	r3, r7, #12
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f00e fe53 	bl	8010da4 <rfalIso15693PhyConfigure>
                    
                    /* MISRA 11.3 - Cannot point directly into different object type, copy to local var */
                    st25rStreamConf.din                  = rfalIso15693StreamConfig->din;
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	785b      	ldrb	r3, [r3, #1]
 8002102:	757b      	strb	r3, [r7, #21]
                    st25rStreamConf.dout                 = rfalIso15693StreamConfig->dout;
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	789b      	ldrb	r3, [r3, #2]
 8002108:	75bb      	strb	r3, [r7, #22]
                    st25rStreamConf.report_period_length = rfalIso15693StreamConfig->report_period_length;
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	78db      	ldrb	r3, [r3, #3]
 800210e:	75fb      	strb	r3, [r7, #23]
                    st25rStreamConf.useBPSK              = rfalIso15693StreamConfig->useBPSK;
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	753b      	strb	r3, [r7, #20]
                    st25r3916StreamConfigure(&st25rStreamConf);
 8002116:	f107 0314 	add.w	r3, r7, #20
 800211a:	4618      	mov	r0, r3
 800211c:	f003 ff16 	bl	8005f4c <st25r3916StreamConfigure>
                }
    
                /* Set Analog configurations for this bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8002120:	2008      	movs	r0, #8
 8002122:	f00e fcd3 	bl	8010acc <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8002126:	4b95      	ldr	r3, [pc, #596]	@ (800237c <rfalSetBitRate+0x524>)
 8002128:	789b      	ldrb	r3, [r3, #2]
 800212a:	2bea      	cmp	r3, #234	@ 0xea
 800212c:	d90b      	bls.n	8002146 <rfalSetBitRate+0x2ee>
 800212e:	4b93      	ldr	r3, [pc, #588]	@ (800237c <rfalSetBitRate+0x524>)
 8002130:	789b      	ldrb	r3, [r3, #2]
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	b29b      	uxth	r3, r3
 8002136:	b2db      	uxtb	r3, r3
 8002138:	b29b      	uxth	r3, r3
 800213a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	b29b      	uxth	r3, r3
 8002144:	e00c      	b.n	8002160 <rfalSetBitRate+0x308>
 8002146:	4b8d      	ldr	r3, [pc, #564]	@ (800237c <rfalSetBitRate+0x524>)
 8002148:	789b      	ldrb	r3, [r3, #2]
 800214a:	3301      	adds	r3, #1
 800214c:	b29b      	uxth	r3, r3
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	b29b      	uxth	r3, r3
 8002152:	b2db      	uxtb	r3, r3
 8002154:	b29b      	uxth	r3, r3
 8002156:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	b29b      	uxth	r3, r3
 8002160:	4618      	mov	r0, r3
 8002162:	f00e fcb3 	bl	8010acc <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8002166:	4b85      	ldr	r3, [pc, #532]	@ (800237c <rfalSetBitRate+0x524>)
 8002168:	78db      	ldrb	r3, [r3, #3]
 800216a:	2bea      	cmp	r3, #234	@ 0xea
 800216c:	d90b      	bls.n	8002186 <rfalSetBitRate+0x32e>
 800216e:	4b83      	ldr	r3, [pc, #524]	@ (800237c <rfalSetBitRate+0x524>)
 8002170:	78db      	ldrb	r3, [r3, #3]
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	b29b      	uxth	r3, r3
 8002176:	b2db      	uxtb	r3, r3
 8002178:	b29b      	uxth	r3, r3
 800217a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800217e:	f043 0302 	orr.w	r3, r3, #2
 8002182:	b29b      	uxth	r3, r3
 8002184:	e00c      	b.n	80021a0 <rfalSetBitRate+0x348>
 8002186:	4b7d      	ldr	r3, [pc, #500]	@ (800237c <rfalSetBitRate+0x524>)
 8002188:	78db      	ldrb	r3, [r3, #3]
 800218a:	3301      	adds	r3, #1
 800218c:	b29b      	uxth	r3, r3
 800218e:	011b      	lsls	r3, r3, #4
 8002190:	b29b      	uxth	r3, r3
 8002192:	b2db      	uxtb	r3, r3
 8002194:	b29b      	uxth	r3, r3
 8002196:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800219a:	f043 0302 	orr.w	r3, r3, #2
 800219e:	b29b      	uxth	r3, r3
 80021a0:	4618      	mov	r0, r3
 80021a2:	f00e fc93 	bl	8010acc <rfalSetAnalogConfig>
                break;
 80021a6:	e10a      	b.n	80023be <rfalSetBitRate+0x566>
        
        /*******************************************************************************/
        case RFAL_MODE_POLL_ACTIVE_P2P:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 80021a8:	2008      	movs	r0, #8
 80021aa:	f00e fc8f 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 80021ae:	4b73      	ldr	r3, [pc, #460]	@ (800237c <rfalSetBitRate+0x524>)
 80021b0:	789b      	ldrb	r3, [r3, #2]
 80021b2:	2bea      	cmp	r3, #234	@ 0xea
 80021b4:	d90b      	bls.n	80021ce <rfalSetBitRate+0x376>
 80021b6:	4b71      	ldr	r3, [pc, #452]	@ (800237c <rfalSetBitRate+0x524>)
 80021b8:	789b      	ldrb	r3, [r3, #2]
 80021ba:	011b      	lsls	r3, r3, #4
 80021bc:	b29b      	uxth	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	e00c      	b.n	80021e8 <rfalSetBitRate+0x390>
 80021ce:	4b6b      	ldr	r3, [pc, #428]	@ (800237c <rfalSetBitRate+0x524>)
 80021d0:	789b      	ldrb	r3, [r3, #2]
 80021d2:	3301      	adds	r3, #1
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	011b      	lsls	r3, r3, #4
 80021d8:	b29b      	uxth	r3, r3
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	b29b      	uxth	r3, r3
 80021de:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	4618      	mov	r0, r3
 80021ea:	f00e fc6f 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 80021ee:	4b63      	ldr	r3, [pc, #396]	@ (800237c <rfalSetBitRate+0x524>)
 80021f0:	78db      	ldrb	r3, [r3, #3]
 80021f2:	2bea      	cmp	r3, #234	@ 0xea
 80021f4:	d90b      	bls.n	800220e <rfalSetBitRate+0x3b6>
 80021f6:	4b61      	ldr	r3, [pc, #388]	@ (800237c <rfalSetBitRate+0x524>)
 80021f8:	78db      	ldrb	r3, [r3, #3]
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	b29b      	uxth	r3, r3
 8002202:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002206:	f043 0302 	orr.w	r3, r3, #2
 800220a:	b29b      	uxth	r3, r3
 800220c:	e00c      	b.n	8002228 <rfalSetBitRate+0x3d0>
 800220e:	4b5b      	ldr	r3, [pc, #364]	@ (800237c <rfalSetBitRate+0x524>)
 8002210:	78db      	ldrb	r3, [r3, #3]
 8002212:	3301      	adds	r3, #1
 8002214:	b29b      	uxth	r3, r3
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	b29b      	uxth	r3, r3
 800221a:	b2db      	uxtb	r3, r3
 800221c:	b29b      	uxth	r3, r3
 800221e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	b29b      	uxth	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	f00e fc4f 	bl	8010acc <rfalSetAnalogConfig>
            break;
 800222e:	e0c6      	b.n	80023be <rfalSetBitRate+0x566>
        
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_ACTIVE_P2P:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 8002230:	2009      	movs	r0, #9
 8002232:	f00e fc4b 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8002236:	4b51      	ldr	r3, [pc, #324]	@ (800237c <rfalSetBitRate+0x524>)
 8002238:	789b      	ldrb	r3, [r3, #2]
 800223a:	2bea      	cmp	r3, #234	@ 0xea
 800223c:	d909      	bls.n	8002252 <rfalSetBitRate+0x3fa>
 800223e:	4b4f      	ldr	r3, [pc, #316]	@ (800237c <rfalSetBitRate+0x524>)
 8002240:	789b      	ldrb	r3, [r3, #2]
 8002242:	011b      	lsls	r3, r3, #4
 8002244:	b29b      	uxth	r3, r3
 8002246:	b2db      	uxtb	r3, r3
 8002248:	b29a      	uxth	r2, r3
 800224a:	4b4d      	ldr	r3, [pc, #308]	@ (8002380 <rfalSetBitRate+0x528>)
 800224c:	4313      	orrs	r3, r2
 800224e:	b29b      	uxth	r3, r3
 8002250:	e00a      	b.n	8002268 <rfalSetBitRate+0x410>
 8002252:	4b4a      	ldr	r3, [pc, #296]	@ (800237c <rfalSetBitRate+0x524>)
 8002254:	789b      	ldrb	r3, [r3, #2]
 8002256:	3301      	adds	r3, #1
 8002258:	b29b      	uxth	r3, r3
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	b29b      	uxth	r3, r3
 800225e:	b2db      	uxtb	r3, r3
 8002260:	b29a      	uxth	r2, r3
 8002262:	4b47      	ldr	r3, [pc, #284]	@ (8002380 <rfalSetBitRate+0x528>)
 8002264:	4313      	orrs	r3, r2
 8002266:	b29b      	uxth	r3, r3
 8002268:	4618      	mov	r0, r3
 800226a:	f00e fc2f 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800226e:	4b43      	ldr	r3, [pc, #268]	@ (800237c <rfalSetBitRate+0x524>)
 8002270:	78db      	ldrb	r3, [r3, #3]
 8002272:	2bea      	cmp	r3, #234	@ 0xea
 8002274:	d909      	bls.n	800228a <rfalSetBitRate+0x432>
 8002276:	4b41      	ldr	r3, [pc, #260]	@ (800237c <rfalSetBitRate+0x524>)
 8002278:	78db      	ldrb	r3, [r3, #3]
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	b29b      	uxth	r3, r3
 800227e:	b2db      	uxtb	r3, r3
 8002280:	b29a      	uxth	r2, r3
 8002282:	4b40      	ldr	r3, [pc, #256]	@ (8002384 <rfalSetBitRate+0x52c>)
 8002284:	4313      	orrs	r3, r2
 8002286:	b29b      	uxth	r3, r3
 8002288:	e00a      	b.n	80022a0 <rfalSetBitRate+0x448>
 800228a:	4b3c      	ldr	r3, [pc, #240]	@ (800237c <rfalSetBitRate+0x524>)
 800228c:	78db      	ldrb	r3, [r3, #3]
 800228e:	3301      	adds	r3, #1
 8002290:	b29b      	uxth	r3, r3
 8002292:	011b      	lsls	r3, r3, #4
 8002294:	b29b      	uxth	r3, r3
 8002296:	b2db      	uxtb	r3, r3
 8002298:	b29a      	uxth	r2, r3
 800229a:	4b3a      	ldr	r3, [pc, #232]	@ (8002384 <rfalSetBitRate+0x52c>)
 800229c:	4313      	orrs	r3, r2
 800229e:	b29b      	uxth	r3, r3
 80022a0:	4618      	mov	r0, r3
 80022a2:	f00e fc13 	bl	8010acc <rfalSetAnalogConfig>
            break;
 80022a6:	e08a      	b.n	80023be <rfalSetBitRate+0x566>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCA:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 80022a8:	2009      	movs	r0, #9
 80022aa:	f00e fc0f 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 80022ae:	4b33      	ldr	r3, [pc, #204]	@ (800237c <rfalSetBitRate+0x524>)
 80022b0:	789b      	ldrb	r3, [r3, #2]
 80022b2:	2bea      	cmp	r3, #234	@ 0xea
 80022b4:	d909      	bls.n	80022ca <rfalSetBitRate+0x472>
 80022b6:	4b31      	ldr	r3, [pc, #196]	@ (800237c <rfalSetBitRate+0x524>)
 80022b8:	789b      	ldrb	r3, [r3, #2]
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	b29b      	uxth	r3, r3
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	4b31      	ldr	r3, [pc, #196]	@ (8002388 <rfalSetBitRate+0x530>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	e00a      	b.n	80022e0 <rfalSetBitRate+0x488>
 80022ca:	4b2c      	ldr	r3, [pc, #176]	@ (800237c <rfalSetBitRate+0x524>)
 80022cc:	789b      	ldrb	r3, [r3, #2]
 80022ce:	3301      	adds	r3, #1
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	b29a      	uxth	r2, r3
 80022da:	4b2b      	ldr	r3, [pc, #172]	@ (8002388 <rfalSetBitRate+0x530>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	b29b      	uxth	r3, r3
 80022e0:	4618      	mov	r0, r3
 80022e2:	f00e fbf3 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 80022e6:	4b25      	ldr	r3, [pc, #148]	@ (800237c <rfalSetBitRate+0x524>)
 80022e8:	78db      	ldrb	r3, [r3, #3]
 80022ea:	2bea      	cmp	r3, #234	@ 0xea
 80022ec:	d909      	bls.n	8002302 <rfalSetBitRate+0x4aa>
 80022ee:	4b23      	ldr	r3, [pc, #140]	@ (800237c <rfalSetBitRate+0x524>)
 80022f0:	78db      	ldrb	r3, [r3, #3]
 80022f2:	011b      	lsls	r3, r3, #4
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	4b24      	ldr	r3, [pc, #144]	@ (800238c <rfalSetBitRate+0x534>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	b29b      	uxth	r3, r3
 8002300:	e00a      	b.n	8002318 <rfalSetBitRate+0x4c0>
 8002302:	4b1e      	ldr	r3, [pc, #120]	@ (800237c <rfalSetBitRate+0x524>)
 8002304:	78db      	ldrb	r3, [r3, #3]
 8002306:	3301      	adds	r3, #1
 8002308:	b29b      	uxth	r3, r3
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	b29b      	uxth	r3, r3
 800230e:	b2db      	uxtb	r3, r3
 8002310:	b29a      	uxth	r2, r3
 8002312:	4b1e      	ldr	r3, [pc, #120]	@ (800238c <rfalSetBitRate+0x534>)
 8002314:	4313      	orrs	r3, r2
 8002316:	b29b      	uxth	r3, r3
 8002318:	4618      	mov	r0, r3
 800231a:	f00e fbd7 	bl	8010acc <rfalSetAnalogConfig>
            break;
 800231e:	e04e      	b.n	80023be <rfalSetBitRate+0x566>
                
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCF:
                        
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 8002320:	2009      	movs	r0, #9
 8002322:	f00e fbd3 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8002326:	4b15      	ldr	r3, [pc, #84]	@ (800237c <rfalSetBitRate+0x524>)
 8002328:	789b      	ldrb	r3, [r3, #2]
 800232a:	2bea      	cmp	r3, #234	@ 0xea
 800232c:	d909      	bls.n	8002342 <rfalSetBitRate+0x4ea>
 800232e:	4b13      	ldr	r3, [pc, #76]	@ (800237c <rfalSetBitRate+0x524>)
 8002330:	789b      	ldrb	r3, [r3, #2]
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	b29b      	uxth	r3, r3
 8002336:	b2db      	uxtb	r3, r3
 8002338:	b29a      	uxth	r2, r3
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <rfalSetBitRate+0x538>)
 800233c:	4313      	orrs	r3, r2
 800233e:	b29b      	uxth	r3, r3
 8002340:	e00a      	b.n	8002358 <rfalSetBitRate+0x500>
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <rfalSetBitRate+0x524>)
 8002344:	789b      	ldrb	r3, [r3, #2]
 8002346:	3301      	adds	r3, #1
 8002348:	b29b      	uxth	r3, r3
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	b29b      	uxth	r3, r3
 800234e:	b2db      	uxtb	r3, r3
 8002350:	b29a      	uxth	r2, r3
 8002352:	4b0f      	ldr	r3, [pc, #60]	@ (8002390 <rfalSetBitRate+0x538>)
 8002354:	4313      	orrs	r3, r2
 8002356:	b29b      	uxth	r3, r3
 8002358:	4618      	mov	r0, r3
 800235a:	f00e fbb7 	bl	8010acc <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800235e:	4b07      	ldr	r3, [pc, #28]	@ (800237c <rfalSetBitRate+0x524>)
 8002360:	78db      	ldrb	r3, [r3, #3]
 8002362:	2bea      	cmp	r3, #234	@ 0xea
 8002364:	d918      	bls.n	8002398 <rfalSetBitRate+0x540>
 8002366:	4b05      	ldr	r3, [pc, #20]	@ (800237c <rfalSetBitRate+0x524>)
 8002368:	78db      	ldrb	r3, [r3, #3]
 800236a:	011b      	lsls	r3, r3, #4
 800236c:	b29b      	uxth	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	b29a      	uxth	r2, r3
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <rfalSetBitRate+0x53c>)
 8002374:	4313      	orrs	r3, r2
 8002376:	b29b      	uxth	r3, r3
 8002378:	e019      	b.n	80023ae <rfalSetBitRate+0x556>
 800237a:	bf00      	nop
 800237c:	20002a64 	.word	0x20002a64
 8002380:	ffff8801 	.word	0xffff8801
 8002384:	ffff8802 	.word	0xffff8802
 8002388:	ffff8101 	.word	0xffff8101
 800238c:	ffff8102 	.word	0xffff8102
 8002390:	ffff8401 	.word	0xffff8401
 8002394:	ffff8402 	.word	0xffff8402
 8002398:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <rfalSetBitRate+0x570>)
 800239a:	78db      	ldrb	r3, [r3, #3]
 800239c:	3301      	adds	r3, #1
 800239e:	b29b      	uxth	r3, r3
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <rfalSetBitRate+0x574>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	4618      	mov	r0, r3
 80023b0:	f00e fb8c 	bl	8010acc <rfalSetAnalogConfig>
            break;
 80023b4:	e003      	b.n	80023be <rfalSetBitRate+0x566>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCB:
        case RFAL_MODE_NONE:
            return RFAL_ERR_WRONG_STATE;
 80023b6:	2321      	movs	r3, #33	@ 0x21
 80023b8:	e002      	b.n	80023c0 <rfalSetBitRate+0x568>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_NOT_IMPLEMENTED;
 80023ba:	230f      	movs	r3, #15
 80023bc:	e000      	b.n	80023c0 <rfalSetBitRate+0x568>
    }
    
    return RFAL_ERR_NONE;
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3720      	adds	r7, #32
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20002a64 	.word	0x20002a64
 80023cc:	ffff8402 	.word	0xffff8402

080023d0 <rfalGetBitRate>:


/*******************************************************************************/
ReturnCode rfalGetBitRate( rfalBitRate *txBR, rfalBitRate *rxBR )
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
    if( (gRFAL.state == RFAL_STATE_IDLE) || (gRFAL.mode == RFAL_MODE_NONE) )
 80023da:	4b0f      	ldr	r3, [pc, #60]	@ (8002418 <rfalGetBitRate+0x48>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <rfalGetBitRate+0x1a>
 80023e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002418 <rfalGetBitRate+0x48>)
 80023e4:	785b      	ldrb	r3, [r3, #1]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <rfalGetBitRate+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 80023ea:	2321      	movs	r3, #33	@ 0x21
 80023ec:	e00e      	b.n	800240c <rfalGetBitRate+0x3c>
    }
    
    if( txBR != NULL )
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <rfalGetBitRate+0x2c>
    {
        *txBR = gRFAL.txBR;
 80023f4:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <rfalGetBitRate+0x48>)
 80023f6:	789a      	ldrb	r2, [r3, #2]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	701a      	strb	r2, [r3, #0]
    }
    
    if( rxBR != NULL )
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <rfalGetBitRate+0x3a>
    {
        *rxBR = gRFAL.rxBR;
 8002402:	4b05      	ldr	r3, [pc, #20]	@ (8002418 <rfalGetBitRate+0x48>)
 8002404:	78da      	ldrb	r2, [r3, #3]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	701a      	strb	r2, [r3, #0]
    }
    
    return RFAL_ERR_NONE;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	20002a64 	.word	0x20002a64

0800241c <rfalSetErrorHandling>:


/*******************************************************************************/
void rfalSetErrorHandling( rfalEHandling eHandling )
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
    switch(eHandling)
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d002      	beq.n	8002432 <rfalSetErrorHandling+0x16>
 800242c:	2b01      	cmp	r3, #1
 800242e:	d005      	beq.n	800243c <rfalSetErrorHandling+0x20>
                                 (ST25R3916_REG_EMD_SUP_CONF_emd_emv_on | RFAL_EMVCO_RX_MAXLEN) );
#endif /* RFAL_SW_EMD */
            break;
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8002430:	e00a      	b.n	8002448 <rfalSetErrorHandling+0x2c>
            st25r3916ClrRegisterBits( ST25R3916_REG_EMD_SUP_CONF, ST25R3916_REG_EMD_SUP_CONF_emd_emv );
 8002432:	2180      	movs	r1, #128	@ 0x80
 8002434:	2045      	movs	r0, #69	@ 0x45
 8002436:	f004 f84f 	bl	80064d8 <st25r3916ClrRegisterBits>
            break;
 800243a:	e005      	b.n	8002448 <rfalSetErrorHandling+0x2c>
            st25r3916ModifyRegister( ST25R3916_REG_EMD_SUP_CONF, 
 800243c:	2284      	movs	r2, #132	@ 0x84
 800243e:	218f      	movs	r1, #143	@ 0x8f
 8002440:	2045      	movs	r0, #69	@ 0x45
 8002442:	f004 f8c4 	bl	80065ce <st25r3916ModifyRegister>
            break;
 8002446:	bf00      	nop
    }

    gRFAL.conf.eHandling = eHandling;
 8002448:	4a03      	ldr	r2, [pc, #12]	@ (8002458 <rfalSetErrorHandling+0x3c>)
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	71d3      	strb	r3, [r2, #7]
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20002a64 	.word	0x20002a64

0800245c <rfalSetFDTPoll>:
}


/*******************************************************************************/
void rfalSetFDTPoll( uint32_t FDTPoll )
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTPoll = RFAL_MIN( FDTPoll, RFAL_ST25R3916_GPT_MAX_1FC );
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a06      	ldr	r2, [pc, #24]	@ (8002480 <rfalSetFDTPoll+0x24>)
 8002468:	4293      	cmp	r3, r2
 800246a:	bf28      	it	cs
 800246c:	4613      	movcs	r3, r2
 800246e:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <rfalSetFDTPoll+0x28>)
 8002470:	6113      	str	r3, [r2, #16]
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	0007fff8 	.word	0x0007fff8
 8002484:	20002a64 	.word	0x20002a64

08002488 <rfalGetFDTPoll>:


/*******************************************************************************/
uint32_t rfalGetFDTPoll( void )
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
    return gRFAL.timings.FDTPoll;
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <rfalGetFDTPoll+0x14>)
 800248e:	691b      	ldr	r3, [r3, #16]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20002a64 	.word	0x20002a64

080024a0 <rfalSetFDTListen>:


/*******************************************************************************/
void rfalSetFDTListen( uint32_t FDTListen )
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTListen = RFAL_MIN( FDTListen, RFAL_ST25R3916_MRT_MAX_1FC );
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f5b3 5f7f 	cmp.w	r3, #16320	@ 0x3fc0
 80024ae:	bf28      	it	cs
 80024b0:	f44f 537f 	movcs.w	r3, #16320	@ 0x3fc0
 80024b4:	4a03      	ldr	r2, [pc, #12]	@ (80024c4 <rfalSetFDTListen+0x24>)
 80024b6:	60d3      	str	r3, [r2, #12]
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	20002a64 	.word	0x20002a64

080024c8 <rfalSetGT>:
}


/*******************************************************************************/
void rfalSetGT( uint32_t GT )
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
    gRFAL.timings.GT = RFAL_MIN( GT, RFAL_ST25R3916_GT_MAX_1FC );
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a06      	ldr	r2, [pc, #24]	@ (80024ec <rfalSetGT+0x24>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	bf28      	it	cs
 80024d8:	4613      	movcs	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	@ (80024f0 <rfalSetGT+0x28>)
 80024dc:	6093      	str	r3, [r2, #8]
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	04d97480 	.word	0x04d97480
 80024f0:	20002a64 	.word	0x20002a64

080024f4 <rfalIsGTExpired>:
}


/*******************************************************************************/
bool rfalIsGTExpired( void )
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
    if( gRFAL.tmr.GT != RFAL_TIMING_NONE )
 80024f8:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <rfalIsGTExpired+0x2c>)
 80024fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00c      	beq.n	800251a <rfalIsGTExpired+0x26>
    {
        if( !rfalTimerisExpired( gRFAL.tmr.GT ) )
 8002500:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <rfalIsGTExpired+0x2c>)
 8002502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002504:	4618      	mov	r0, r3
 8002506:	f004 fb8a 	bl	8006c1e <timerIsExpired>
 800250a:	4603      	mov	r3, r0
 800250c:	f083 0301 	eor.w	r3, r3, #1
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <rfalIsGTExpired+0x26>
        {
            return false;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <rfalIsGTExpired+0x28>
        }
    }    
    return true;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20002a64 	.word	0x20002a64

08002524 <rfalFieldOnAndStartGT>:


/*******************************************************************************/
ReturnCode rfalFieldOnAndStartGT( void )
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* Check if RFAL has been initialized (Oscillator should be running) and also
     * if a direct register access has been performed and left the Oscillator Off */
    if( (!st25r3916IsOscOn()) || (gRFAL.state < RFAL_STATE_INIT) )
 800252a:	2280      	movs	r2, #128	@ 0x80
 800252c:	2180      	movs	r1, #128	@ 0x80
 800252e:	2002      	movs	r0, #2
 8002530:	f004 f8ba 	bl	80066a8 <st25r3916CheckReg>
 8002534:	4603      	mov	r3, r0
 8002536:	f083 0301 	eor.w	r3, r3, #1
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b00      	cmp	r3, #0
 800253e:	d103      	bne.n	8002548 <rfalFieldOnAndStartGT+0x24>
 8002540:	4b39      	ldr	r3, [pc, #228]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <rfalFieldOnAndStartGT+0x28>
    {
        return RFAL_ERR_WRONG_STATE;
 8002548:	2321      	movs	r3, #33	@ 0x21
 800254a:	e069      	b.n	8002620 <rfalFieldOnAndStartGT+0xfc>
    }
    
    ret = RFAL_ERR_NONE;
 800254c:	2300      	movs	r3, #0
 800254e:	80fb      	strh	r3, [r7, #6]
    
    /* Set Analog configurations for Field On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_ON) );
 8002550:	2002      	movs	r0, #2
 8002552:	f00e fabb 	bl	8010acc <rfalSetAnalogConfig>
    
    /*******************************************************************************/
    /* Perform collision avoidance and turn field On if not already On */
    if( (!st25r3916IsTxEnabled()) || (!gRFAL.field) )
 8002556:	2208      	movs	r2, #8
 8002558:	2108      	movs	r1, #8
 800255a:	2002      	movs	r0, #2
 800255c:	f004 f8a4 	bl	80066a8 <st25r3916CheckReg>
 8002560:	4603      	mov	r3, r0
 8002562:	f083 0301 	eor.w	r3, r3, #1
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d106      	bne.n	800257a <rfalFieldOnAndStartGT+0x56>
 800256c:	4b2e      	ldr	r3, [pc, #184]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 800256e:	791b      	ldrb	r3, [r3, #4]
 8002570:	f083 0301 	eor.w	r3, r3, #1
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d03b      	beq.n	80025f2 <rfalFieldOnAndStartGT+0xce>
    {
        
        /* Set TARFG: 0 (75us+0ms=75us), GT is fulfilled using a SW timer */
        st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, 0U );
 800257a:	2100      	movs	r1, #0
 800257c:	2055      	movs	r0, #85	@ 0x55
 800257e:	f003 fe5b 	bl	8006238 <st25r3916WriteRegister>
        
        /* Set External Field Detector as: Collision Avoidance Detection */
        st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_manual_efd_ca );
 8002582:	2201      	movs	r2, #1
 8002584:	2103      	movs	r1, #3
 8002586:	2002      	movs	r0, #2
 8002588:	f004 f80a 	bl	80065a0 <st25r3916ChangeRegisterBits>
        
        
        /* Use Thresholds set by AnalogConfig */
        ret = st25r3916PerformCollisionAvoidance( ST25R3916_CMD_INITIAL_RF_COLLISION, ST25R3916_THRESHOLD_DO_NOT_SET, ST25R3916_THRESHOLD_DO_NOT_SET, (ST25R3916_REG_AUX_nfc_n_mask & gRFAL.timings.nTRFW) );
 800258c:	4b26      	ldr	r3, [pc, #152]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 800258e:	7d1b      	ldrb	r3, [r3, #20]
 8002590:	f003 0303 	and.w	r3, r3, #3
 8002594:	b2db      	uxtb	r3, r3
 8002596:	22ff      	movs	r2, #255	@ 0xff
 8002598:	21ff      	movs	r1, #255	@ 0xff
 800259a:	20c8      	movs	r0, #200	@ 0xc8
 800259c:	f003 fb8a 	bl	8005cb4 <st25r3916PerformCollisionAvoidance>
 80025a0:	4603      	mov	r3, r0
 80025a2:	80fb      	strh	r3, [r7, #6]
        
        
        /* Restore External Field Detector as: Automatics */
        st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 80025a4:	2203      	movs	r2, #3
 80025a6:	2103      	movs	r1, #3
 80025a8:	2002      	movs	r0, #2
 80025aa:	f003 fff9 	bl	80065a0 <st25r3916ChangeRegisterBits>
        
        /* n * TRFW timing shall vary  Activity 2.1  3.3.1.1 */
        gRFAL.timings.nTRFW = rfalGennTRFW( gRFAL.timings.nTRFW );
 80025ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 80025b0:	7d1b      	ldrb	r3, [r3, #20]
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	4b1d      	ldr	r3, [pc, #116]	@ (800262c <rfalFieldOnAndStartGT+0x108>)
 80025b6:	fba3 1302 	umull	r1, r3, r3, r2
 80025ba:	1ad1      	subs	r1, r2, r3
 80025bc:	0849      	lsrs	r1, r1, #1
 80025be:	440b      	add	r3, r1
 80025c0:	0899      	lsrs	r1, r3, #2
 80025c2:	460b      	mov	r3, r1
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	1a5b      	subs	r3, r3, r1
 80025c8:	1ad1      	subs	r1, r2, r3
 80025ca:	b2ca      	uxtb	r2, r1
 80025cc:	4b16      	ldr	r3, [pc, #88]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 80025ce:	751a      	strb	r2, [r3, #20]
        
        gRFAL.field = st25r3916IsTxEnabled();
 80025d0:	2208      	movs	r2, #8
 80025d2:	2108      	movs	r1, #8
 80025d4:	2002      	movs	r0, #2
 80025d6:	f004 f867 	bl	80066a8 <st25r3916CheckReg>
 80025da:	4603      	mov	r3, r0
 80025dc:	461a      	mov	r2, r3
 80025de:	4b12      	ldr	r3, [pc, #72]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 80025e0:	711a      	strb	r2, [r3, #4]
        
        /* Only turn on Receiver and Transmitter if field was successfully turned On */
        if(gRFAL.field)
 80025e2:	4b11      	ldr	r3, [pc, #68]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 80025e4:	791b      	ldrb	r3, [r3, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <rfalFieldOnAndStartGT+0xce>
        {
            st25r3916TxRxOn(); /* Enable Tx and Rx (Tx is already On)*/
 80025ea:	2148      	movs	r1, #72	@ 0x48
 80025ec:	2002      	movs	r0, #2
 80025ee:	f003 ffaa 	bl	8006546 <st25r3916SetRegisterBits>
        }
    }
    
    /*******************************************************************************/
    /* Start GT timer in case the GT value is set */
    if( (gRFAL.timings.GT != RFAL_TIMING_NONE) )
 80025f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d011      	beq.n	800261e <rfalFieldOnAndStartGT+0xfa>
    {
        /* Ensure that a SW timer doesn't have a lower value then the minimum  */
        rfalTimerStart( gRFAL.tmr.GT, rfalConv1fcToMs( RFAL_MAX( (gRFAL.timings.GT), RFAL_ST25R3916_GT_MIN_1FC) ) );
 80025fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f243 42f8 	movw	r2, #13560	@ 0x34f8
 8002602:	4293      	cmp	r3, r2
 8002604:	bf38      	it	cc
 8002606:	4613      	movcc	r3, r2
 8002608:	4a09      	ldr	r2, [pc, #36]	@ (8002630 <rfalFieldOnAndStartGT+0x10c>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0b1b      	lsrs	r3, r3, #12
 8002610:	b29b      	uxth	r3, r3
 8002612:	4618      	mov	r0, r3
 8002614:	f004 faf5 	bl	8006c02 <timerCalculateTimer>
 8002618:	4603      	mov	r3, r0
 800261a:	4a03      	ldr	r2, [pc, #12]	@ (8002628 <rfalFieldOnAndStartGT+0x104>)
 800261c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
    
    return ret;
 800261e:	88fb      	ldrh	r3, [r7, #6]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	20002a64 	.word	0x20002a64
 800262c:	24924925 	.word	0x24924925
 8002630:	4d542005 	.word	0x4d542005

08002634 <rfalFieldOff>:


/*******************************************************************************/
ReturnCode rfalFieldOff( void )
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
    /* Check whether a TxRx is not yet finished */
    if( gRFAL.TxRx.state != RFAL_TXRX_STATE_IDLE )
 8002638:	4b09      	ldr	r3, [pc, #36]	@ (8002660 <rfalFieldOff+0x2c>)
 800263a:	7e1b      	ldrb	r3, [r3, #24]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <rfalFieldOff+0x10>
    {
        rfalCleanupTransceive();
 8002640:	f000 fad4 	bl	8002bec <rfalCleanupTransceive>
    }
    
    /* Disable Tx and Rx */
    st25r3916TxRxOff();
 8002644:	2148      	movs	r1, #72	@ 0x48
 8002646:	2002      	movs	r0, #2
 8002648:	f003 ff46 	bl	80064d8 <st25r3916ClrRegisterBits>
    
    /* Set Analog configurations for Field Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_OFF) );
 800264c:	2003      	movs	r0, #3
 800264e:	f00e fa3d 	bl	8010acc <rfalSetAnalogConfig>
    gRFAL.field = false;
 8002652:	4b03      	ldr	r3, [pc, #12]	@ (8002660 <rfalFieldOff+0x2c>)
 8002654:	2200      	movs	r2, #0
 8002656:	711a      	strb	r2, [r3, #4]
    
    return RFAL_ERR_NONE;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20002a64 	.word	0x20002a64

08002664 <rfalStartTransceive>:


/*******************************************************************************/
ReturnCode rfalStartTransceive( const rfalTransceiveContext *ctx )
{
 8002664:	b5b0      	push	{r4, r5, r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    uint32_t FxTAdj;  /* FWT or FDT adjustment calculation */
    
    /* Check for valid parameters */
    if( ctx == NULL )
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <rfalStartTransceive+0x12>
    {
        return RFAL_ERR_PARAM;
 8002672:	2307      	movs	r3, #7
 8002674:	e15c      	b.n	8002930 <rfalStartTransceive+0x2cc>
    }
    
    /* If parity check is disabled CRC check must be disabled as well */
    if( ((ctx->flags & (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP) != 0U) && ((ctx->flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL) == 0U) )
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	f003 0310 	and.w	r3, r3, #16
 800267e:	2b00      	cmp	r3, #0
 8002680:	d007      	beq.n	8002692 <rfalStartTransceive+0x2e>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <rfalStartTransceive+0x2e>
    {
        return RFAL_ERR_NOTSUPP;
 800268e:	2318      	movs	r3, #24
 8002690:	e14e      	b.n	8002930 <rfalStartTransceive+0x2cc>
    }
    
    /* Ensure that RFAL is already Initialized and the mode has been set */
    if( gRFAL.state >= RFAL_STATE_MODE_SET )
 8002692:	4b85      	ldr	r3, [pc, #532]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	2b01      	cmp	r3, #1
 8002698:	f240 8149 	bls.w	800292e <rfalStartTransceive+0x2ca>
    {
        /*******************************************************************************/
        /* Check whether the field is already On, otherwise no TXE will be received  */
        if( (!st25r3916IsTxEnabled()) && ((!rfalIsModePassiveListen( gRFAL.mode )) && (ctx->txBuf != NULL)) )
 800269c:	2208      	movs	r2, #8
 800269e:	2108      	movs	r1, #8
 80026a0:	2002      	movs	r0, #2
 80026a2:	f004 f801 	bl	80066a8 <st25r3916CheckReg>
 80026a6:	4603      	mov	r3, r0
 80026a8:	f083 0301 	eor.w	r3, r3, #1
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d011      	beq.n	80026d6 <rfalStartTransceive+0x72>
 80026b2:	4b7d      	ldr	r3, [pc, #500]	@ (80028a8 <rfalStartTransceive+0x244>)
 80026b4:	785b      	ldrb	r3, [r3, #1]
 80026b6:	2b0a      	cmp	r3, #10
 80026b8:	d00d      	beq.n	80026d6 <rfalStartTransceive+0x72>
 80026ba:	4b7b      	ldr	r3, [pc, #492]	@ (80028a8 <rfalStartTransceive+0x244>)
 80026bc:	785b      	ldrb	r3, [r3, #1]
 80026be:	2b0b      	cmp	r3, #11
 80026c0:	d009      	beq.n	80026d6 <rfalStartTransceive+0x72>
 80026c2:	4b79      	ldr	r3, [pc, #484]	@ (80028a8 <rfalStartTransceive+0x244>)
 80026c4:	785b      	ldrb	r3, [r3, #1]
 80026c6:	2b0c      	cmp	r3, #12
 80026c8:	d005      	beq.n	80026d6 <rfalStartTransceive+0x72>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <rfalStartTransceive+0x72>
        {
            return RFAL_ERR_WRONG_STATE;
 80026d2:	2321      	movs	r3, #33	@ 0x21
 80026d4:	e12c      	b.n	8002930 <rfalStartTransceive+0x2cc>
        }
        
        gRFAL.TxRx.ctx = *ctx;
 80026d6:	4b74      	ldr	r3, [pc, #464]	@ (80028a8 <rfalStartTransceive+0x244>)
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	f103 041c 	add.w	r4, r3, #28
 80026de:	4615      	mov	r5, r2
 80026e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80026e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
        /*******************************************************************************/
        if( gRFAL.timings.FDTListen != RFAL_TIMING_NONE )
 80026ec:	4b6e      	ldr	r3, [pc, #440]	@ (80028a8 <rfalStartTransceive+0x244>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d04b      	beq.n	800278c <rfalStartTransceive+0x128>
        {
            /* Calculate MRT adjustment accordingly to the current mode */
            FxTAdj = RFAL_FDT_LISTEN_MRT_ADJUSTMENT;
 80026f4:	2340      	movs	r3, #64	@ 0x40
 80026f6:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 80026f8:	4b6b      	ldr	r3, [pc, #428]	@ (80028a8 <rfalStartTransceive+0x244>)
 80026fa:	785b      	ldrb	r3, [r3, #1]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d102      	bne.n	8002706 <rfalStartTransceive+0xa2>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	33d4      	adds	r3, #212	@ 0xd4
 8002704:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 8002706:	4b68      	ldr	r3, [pc, #416]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002708:	785b      	ldrb	r3, [r3, #1]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d102      	bne.n	8002714 <rfalStartTransceive+0xb0>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	33d4      	adds	r3, #212	@ 0xd4
 8002712:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJUSTMENT; }
 8002714:	4b64      	ldr	r3, [pc, #400]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002716:	785b      	ldrb	r3, [r3, #1]
 8002718:	2b03      	cmp	r3, #3
 800271a:	d103      	bne.n	8002724 <rfalStartTransceive+0xc0>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8002722:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCV)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_V_ADJUSTMENT; }
 8002724:	4b60      	ldr	r3, [pc, #384]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002726:	785b      	ldrb	r3, [r3, #1]
 8002728:	2b07      	cmp	r3, #7
 800272a:	d102      	bne.n	8002732 <rfalStartTransceive+0xce>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	3340      	adds	r3, #64	@ 0x40
 8002730:	60fb      	str	r3, [r7, #12]
            
            /* Ensure that MRT is using 64/fc steps */
            st25r3916ClrRegisterBits(ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_mrt_step );
 8002732:	2108      	movs	r1, #8
 8002734:	2012      	movs	r0, #18
 8002736:	f003 fecf 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            
            /* If Correlator is being used further adjustment is required for NFCB */
            if( gRFAL.mode == RFAL_MODE_POLL_NFCB )
 800273a:	4b5b      	ldr	r3, [pc, #364]	@ (80028a8 <rfalStartTransceive+0x244>)
 800273c:	785b      	ldrb	r3, [r3, #1]
 800273e:	2b03      	cmp	r3, #3
 8002740:	d113      	bne.n	800276a <rfalStartTransceive+0x106>
            {
                if( st25r3916CheckReg(ST25R3916_REG_AUX, ST25R3916_REG_AUX_dis_corr, 0x00U) )
 8002742:	2200      	movs	r2, #0
 8002744:	2104      	movs	r1, #4
 8002746:	200a      	movs	r0, #10
 8002748:	f003 ffae 	bl	80066a8 <st25r3916CheckReg>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00b      	beq.n	800276a <rfalStartTransceive+0x106>
                {
                    FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJT_CORR;                                                                                        /* Reduce FDT(Listen)                   */
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	3380      	adds	r3, #128	@ 0x80
 8002756:	60fb      	str	r3, [r7, #12]
                    st25r3916SetRegisterBits( ST25R3916_REG_CORR_CONF1, ST25R3916_REG_CORR_CONF1_corr_s3 );                                                 /* Ensure BPSK start to 33 pilot pulses */
 8002758:	2108      	movs	r1, #8
 800275a:	204c      	movs	r0, #76	@ 0x4c
 800275c:	f003 fef3 	bl	8006546 <st25r3916SetRegisterBits>
                    st25r3916ChangeRegisterBits( ST25R3916_REG_SUBC_START_TIME, ST25R3916_REG_SUBC_START_TIME_sst_mask, RFAL_FDT_LISTEN_B_ADJT_CORR_SST );  /* Set sst                              */
 8002760:	2214      	movs	r2, #20
 8002762:	211f      	movs	r1, #31
 8002764:	2046      	movs	r0, #70	@ 0x46
 8002766:	f003 ff1b 	bl	80065a0 <st25r3916ChangeRegisterBits>
                }
            }
            
            
            /* Set Minimum FDT(Listen) in which PICC is not allowed to send a response */
            st25r3916WriteRegister( ST25R3916_REG_MASK_RX_TIMER, (uint8_t)rfalConv1fcTo64fc( (FxTAdj > gRFAL.timings.FDTListen) ? RFAL_ST25R3916_MRT_MIN_1FC : (gRFAL.timings.FDTListen - FxTAdj) ) );
 800276a:	4b4f      	ldr	r3, [pc, #316]	@ (80028a8 <rfalStartTransceive+0x244>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	429a      	cmp	r2, r3
 8002772:	d806      	bhi.n	8002782 <rfalStartTransceive+0x11e>
 8002774:	4b4c      	ldr	r3, [pc, #304]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002776:	68da      	ldr	r2, [r3, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	099b      	lsrs	r3, r3, #6
 800277e:	b2db      	uxtb	r3, r3
 8002780:	e000      	b.n	8002784 <rfalStartTransceive+0x120>
 8002782:	2304      	movs	r3, #4
 8002784:	4619      	mov	r1, r3
 8002786:	200f      	movs	r0, #15
 8002788:	f003 fd56 	bl	8006238 <st25r3916WriteRegister>
        
        /*******************************************************************************/
        /* FDT Poll will be loaded in rfalPrepareTransceive() once the previous was expired */
        
        /*******************************************************************************/
        if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 800278c:	4b46      	ldr	r3, [pc, #280]	@ (80028a8 <rfalStartTransceive+0x244>)
 800278e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002794:	d04a      	beq.n	800282c <rfalStartTransceive+0x1c8>
 8002796:	4b44      	ldr	r3, [pc, #272]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800279a:	2b00      	cmp	r3, #0
 800279c:	d046      	beq.n	800282c <rfalStartTransceive+0x1c8>
        {
            /* Ensure proper timing configuration */
            if( gRFAL.timings.FDTListen >= gRFAL.TxRx.ctx.fwt )
 800279e:	4b42      	ldr	r3, [pc, #264]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	4b41      	ldr	r3, [pc, #260]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d301      	bcc.n	80027ae <rfalStartTransceive+0x14a>
            {
                return RFAL_ERR_PARAM;
 80027aa:	2307      	movs	r3, #7
 80027ac:	e0c0      	b.n	8002930 <rfalStartTransceive+0x2cc>
            }
            
            FxTAdj = RFAL_FWT_ADJUSTMENT;
 80027ae:	2340      	movs	r3, #64	@ 0x40
 80027b0:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 80027b2:	4b3d      	ldr	r3, [pc, #244]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027b4:	785b      	ldrb	r3, [r3, #1]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d103      	bne.n	80027c2 <rfalStartTransceive+0x15e>
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 80027c0:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 80027c2:	4b39      	ldr	r3, [pc, #228]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027c4:	785b      	ldrb	r3, [r3, #1]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d103      	bne.n	80027d2 <rfalStartTransceive+0x16e>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 80027d0:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FWT_B_ADJUSTMENT;    }
 80027d2:	4b35      	ldr	r3, [pc, #212]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027d4:	785b      	ldrb	r3, [r3, #1]
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d103      	bne.n	80027e2 <rfalStartTransceive+0x17e>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027e0:	60fb      	str	r3, [r7, #12]
            if( (gRFAL.mode == RFAL_MODE_POLL_NFCF) || (gRFAL.mode == RFAL_MODE_POLL_ACTIVE_P2P) )
 80027e2:	4b31      	ldr	r3, [pc, #196]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027e4:	785b      	ldrb	r3, [r3, #1]
 80027e6:	2b06      	cmp	r3, #6
 80027e8:	d003      	beq.n	80027f2 <rfalStartTransceive+0x18e>
 80027ea:	4b2f      	ldr	r3, [pc, #188]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027ec:	785b      	ldrb	r3, [r3, #1]
 80027ee:	2b09      	cmp	r3, #9
 80027f0:	d10b      	bne.n	800280a <rfalStartTransceive+0x1a6>
            {
                FxTAdj += (uint32_t)((gRFAL.txBR == RFAL_BR_212) ? RFAL_FWT_F_212_ADJUSTMENT : RFAL_FWT_F_424_ADJUSTMENT );
 80027f2:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <rfalStartTransceive+0x244>)
 80027f4:	789b      	ldrb	r3, [r3, #2]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d102      	bne.n	8002800 <rfalStartTransceive+0x19c>
 80027fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027fe:	e001      	b.n	8002804 <rfalStartTransceive+0x1a0>
 8002800:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4413      	add	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]
            }
            
            /* Ensure that the given FWT doesn't exceed NRT maximum */
            gRFAL.TxRx.ctx.fwt = RFAL_MIN( (gRFAL.TxRx.ctx.fwt + FxTAdj), RFAL_ST25R3916_NRT_MAX_1FC );
 800280a:	4b27      	ldr	r3, [pc, #156]	@ (80028a8 <rfalStartTransceive+0x244>)
 800280c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	4413      	add	r3, r2
 8002812:	4a26      	ldr	r2, [pc, #152]	@ (80028ac <rfalStartTransceive+0x248>)
 8002814:	4293      	cmp	r3, r2
 8002816:	bf28      	it	cs
 8002818:	4613      	movcs	r3, r2
 800281a:	4a23      	ldr	r2, [pc, #140]	@ (80028a8 <rfalStartTransceive+0x244>)
 800281c:	6353      	str	r3, [r2, #52]	@ 0x34
            
            /* Set FWT in the NRT */
            st25r3916SetNoResponseTime( rfalConv1fcTo64fc( gRFAL.TxRx.ctx.fwt ) );
 800281e:	4b22      	ldr	r3, [pc, #136]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002822:	099b      	lsrs	r3, r3, #6
 8002824:	4618      	mov	r0, r3
 8002826:	f003 faf9 	bl	8005e1c <st25r3916SetNoResponseTime>
 800282a:	e002      	b.n	8002832 <rfalStartTransceive+0x1ce>
        }
        else
        {
            /* Disable NRT, no NRE will be triggered, therefore wait endlessly for Rx */
            st25r3916SetNoResponseTime( RFAL_ST25R3916_NRT_DISABLED );
 800282c:	2000      	movs	r0, #0
 800282e:	f003 faf5 	bl	8005e1c <st25r3916SetNoResponseTime>
        }
        
        
        gRFAL.state       = RFAL_STATE_TXRX;
 8002832:	4b1d      	ldr	r3, [pc, #116]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002834:	2203      	movs	r2, #3
 8002836:	701a      	strb	r2, [r3, #0]
        gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_IDLE;
 8002838:	4b1b      	ldr	r3, [pc, #108]	@ (80028a8 <rfalStartTransceive+0x244>)
 800283a:	220b      	movs	r2, #11
 800283c:	761a      	strb	r2, [r3, #24]
        gRFAL.TxRx.status = RFAL_ERR_BUSY;
 800283e:	4b1a      	ldr	r3, [pc, #104]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002840:	2202      	movs	r2, #2
 8002842:	835a      	strh	r2, [r3, #26]
        
        
    #if RFAL_FEATURE_NFCV
        /*******************************************************************************/
        if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 8002844:	4b18      	ldr	r3, [pc, #96]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002846:	785b      	ldrb	r3, [r3, #1]
 8002848:	2b07      	cmp	r3, #7
 800284a:	d003      	beq.n	8002854 <rfalStartTransceive+0x1f0>
 800284c:	4b16      	ldr	r3, [pc, #88]	@ (80028a8 <rfalStartTransceive+0x244>)
 800284e:	785b      	ldrb	r3, [r3, #1]
 8002850:	2b08      	cmp	r3, #8
 8002852:	d12f      	bne.n	80028b4 <rfalStartTransceive+0x250>
        { /* Exchange receive buffer with internal buffer */
            gRFAL.nfcvData.origCtx = gRFAL.TxRx.ctx;
 8002854:	4a14      	ldr	r2, [pc, #80]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002856:	4b14      	ldr	r3, [pc, #80]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002858:	f202 4424 	addw	r4, r2, #1060	@ 0x424
 800285c:	f103 051c 	add.w	r5, r3, #28
 8002860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002864:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002868:	e884 0007 	stmia.w	r4, {r0, r1, r2}

            gRFAL.TxRx.ctx.rxBuf    = ((gRFAL.nfcvData.origCtx.rxBuf != NULL) ? gRFAL.nfcvData.codingBuffer : NULL);
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <rfalStartTransceive+0x244>)
 800286e:	f8d3 342c 	ldr.w	r3, [r3, #1068]	@ 0x42c
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <rfalStartTransceive+0x216>
 8002876:	4b0e      	ldr	r3, [pc, #56]	@ (80028b0 <rfalStartTransceive+0x24c>)
 8002878:	e000      	b.n	800287c <rfalStartTransceive+0x218>
 800287a:	2300      	movs	r3, #0
 800287c:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <rfalStartTransceive+0x244>)
 800287e:	6253      	str	r3, [r2, #36]	@ 0x24
            gRFAL.TxRx.ctx.rxBufLen = (uint16_t)rfalConvBytesToBits(sizeof(gRFAL.nfcvData.codingBuffer));
 8002880:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002882:	f44f 5282 	mov.w	r2, #4160	@ 0x1040
 8002886:	851a      	strh	r2, [r3, #40]	@ 0x28
            gRFAL.TxRx.ctx.flags = (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL
                                 | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP
                                 | (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_OFF
                                 | (uint32_t)(gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF)
 8002888:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <rfalStartTransceive+0x244>)
 800288a:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800288e:	f003 0308 	and.w	r3, r3, #8
                                 | (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP
                                 | (uint32_t)RFAL_TXRX_FLAGS_PAR_TX_NONE;
 8002892:	f043 0333 	orr.w	r3, r3, #51	@ 0x33
            gRFAL.TxRx.ctx.flags = (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL
 8002896:	4a04      	ldr	r2, [pc, #16]	@ (80028a8 <rfalStartTransceive+0x244>)
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
          
            /* In NFCV a TxRx with a valid txBuf and txBufSize==0 indicates to send an EOF */
            /* Skip logic below that would go directly into receive                        */
            if ( gRFAL.TxRx.ctx.txBuf != NULL )
 800289a:	4b03      	ldr	r3, [pc, #12]	@ (80028a8 <rfalStartTransceive+0x244>)
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d008      	beq.n	80028b4 <rfalStartTransceive+0x250>
            {
                return  RFAL_ERR_NONE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e044      	b.n	8002930 <rfalStartTransceive+0x2cc>
 80028a6:	bf00      	nop
 80028a8:	20002a64 	.word	0x20002a64
 80028ac:	0ffff000 	.word	0x0ffff000
 80028b0:	20002c7c 	.word	0x20002c7c
    #endif /* RFAL_FEATURE_NFCV */

        
    #ifdef ST25R3916B
        /* Check if ST25R3916 AWS is enabled and AP2P */
        if( st25r3916CheckReg( ST25R3916_REG_AUX_MOD, ST25R3916_REG_AUX_MOD_rgs_am, ST25R3916_REG_AUX_MOD_rgs_am) && rfalIsModeActiveComm(gRFAL.mode) )
 80028b4:	2204      	movs	r2, #4
 80028b6:	2104      	movs	r1, #4
 80028b8:	2068      	movs	r0, #104	@ 0x68
 80028ba:	f003 fef5 	bl	80066a8 <st25r3916CheckReg>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d010      	beq.n	80028e6 <rfalStartTransceive+0x282>
 80028c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028c6:	785b      	ldrb	r3, [r3, #1]
 80028c8:	2b09      	cmp	r3, #9
 80028ca:	d003      	beq.n	80028d4 <rfalStartTransceive+0x270>
 80028cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028ce:	785b      	ldrb	r3, [r3, #1]
 80028d0:	2b0d      	cmp	r3, #13
 80028d2:	d108      	bne.n	80028e6 <rfalStartTransceive+0x282>
        {
            /* If ST25R3916 with AWS set again the current mode to reload AWS config */
            rfalSetMode( gRFAL.mode, gRFAL.txBR, gRFAL.rxBR );
 80028d4:	4b18      	ldr	r3, [pc, #96]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028d6:	785b      	ldrb	r3, [r3, #1]
 80028d8:	4a17      	ldr	r2, [pc, #92]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028da:	7891      	ldrb	r1, [r2, #2]
 80028dc:	4a16      	ldr	r2, [pc, #88]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028de:	78d2      	ldrb	r2, [r2, #3]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff f977 	bl	8001bd4 <rfalSetMode>
    #endif /* ST25R3916B */

        
        /*******************************************************************************/
        /* Check if the Transceive start performing Tx or goes directly to Rx          */
        if( (gRFAL.TxRx.ctx.txBuf == NULL) || (gRFAL.TxRx.ctx.txBufLen == 0U) )
 80028e6:	4b14      	ldr	r3, [pc, #80]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <rfalStartTransceive+0x292>
 80028ee:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028f0:	8c1b      	ldrh	r3, [r3, #32]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d119      	bne.n	800292a <rfalStartTransceive+0x2c6>
        {
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 80028f6:	f000 f997 	bl	8002c28 <rfalPrepareTransceive>
            
            /* In AP2P check the field status */
            if( rfalIsModeActiveComm(gRFAL.mode) )
 80028fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <rfalStartTransceive+0x2d4>)
 80028fc:	785b      	ldrb	r3, [r3, #1]
 80028fe:	2b09      	cmp	r3, #9
 8002900:	d003      	beq.n	800290a <rfalStartTransceive+0x2a6>
 8002902:	4b0d      	ldr	r3, [pc, #52]	@ (8002938 <rfalStartTransceive+0x2d4>)
 8002904:	785b      	ldrb	r3, [r3, #1]
 8002906:	2b0d      	cmp	r3, #13
 8002908:	d106      	bne.n	8002918 <rfalStartTransceive+0x2b4>
            {
                /* Disable our field upon a Rx reEnable, and start PPON2 manually */
                st25r3916TxOff();                
 800290a:	2108      	movs	r1, #8
 800290c:	2002      	movs	r0, #2
 800290e:	f003 fde3 	bl	80064d8 <st25r3916ClrRegisterBits>
                st25r3916ExecuteCommand( ST25R3916_CMD_START_PPON2_TIMER );
 8002912:	20e4      	movs	r0, #228	@ 0xe4
 8002914:	f003 fd7f 	bl	8006416 <st25r3916ExecuteCommand>
            }
            
            /* No Tx done, enable the Receiver */
            st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8002918:	20d1      	movs	r0, #209	@ 0xd1
 800291a:	f003 fd7c 	bl	8006416 <st25r3916ExecuteCommand>

            /* Start NRT manually, if FWT = 0 (wait endlessly for Rx) chip will ignore anyhow */
            st25r3916ExecuteCommand( ST25R3916_CMD_START_NO_RESPONSE_TIMER );
 800291e:	20e3      	movs	r0, #227	@ 0xe3
 8002920:	f003 fd79 	bl	8006416 <st25r3916ExecuteCommand>

            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 8002924:	4b04      	ldr	r3, [pc, #16]	@ (8002938 <rfalStartTransceive+0x2d4>)
 8002926:	2251      	movs	r2, #81	@ 0x51
 8002928:	761a      	strb	r2, [r3, #24]
        }
        
        return RFAL_ERR_NONE;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <rfalStartTransceive+0x2cc>
    }
    
    return RFAL_ERR_WRONG_STATE;
 800292e:	2321      	movs	r3, #33	@ 0x21
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bdb0      	pop	{r4, r5, r7, pc}
 8002938:	20002a64 	.word	0x20002a64

0800293c <rfalIsTransceiveInTx>:


/*******************************************************************************/
bool rfalIsTransceiveInTx( void )
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
    return ( (gRFAL.TxRx.state >= RFAL_TXRX_STATE_TX_IDLE) && (gRFAL.TxRx.state < RFAL_TXRX_STATE_RX_IDLE) );
 8002940:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <rfalIsTransceiveInTx+0x2c>)
 8002942:	7e1b      	ldrb	r3, [r3, #24]
 8002944:	2b0a      	cmp	r3, #10
 8002946:	d905      	bls.n	8002954 <rfalIsTransceiveInTx+0x18>
 8002948:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <rfalIsTransceiveInTx+0x2c>)
 800294a:	7e1b      	ldrb	r3, [r3, #24]
 800294c:	2b50      	cmp	r3, #80	@ 0x50
 800294e:	d801      	bhi.n	8002954 <rfalIsTransceiveInTx+0x18>
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <rfalIsTransceiveInTx+0x1a>
 8002954:	2300      	movs	r3, #0
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	b2db      	uxtb	r3, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	20002a64 	.word	0x20002a64

0800296c <rfalIsTransceiveInRx>:


/*******************************************************************************/
bool rfalIsTransceiveInRx( void )
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
    return (gRFAL.TxRx.state >= RFAL_TXRX_STATE_RX_IDLE);
 8002970:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <rfalIsTransceiveInRx+0x1c>)
 8002972:	7e1b      	ldrb	r3, [r3, #24]
 8002974:	2b50      	cmp	r3, #80	@ 0x50
 8002976:	bf8c      	ite	hi
 8002978:	2301      	movhi	r3, #1
 800297a:	2300      	movls	r3, #0
 800297c:	b2db      	uxtb	r3, r3
}
 800297e:	4618      	mov	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	20002a64 	.word	0x20002a64

0800298c <rfalTransceiveBlockingTx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08c      	sub	sp, #48	@ 0x30
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	461a      	mov	r2, r3
 8002998:	460b      	mov	r3, r1
 800299a:	817b      	strh	r3, [r7, #10]
 800299c:	4613      	mov	r3, r2
 800299e:	813b      	strh	r3, [r7, #8]
    ReturnCode               ret;
    rfalTransceiveContext    ctx;
    
    rfalCreateByteFlagsTxRxContext( ctx, txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt );
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	613b      	str	r3, [r7, #16]
 80029a4:	897b      	ldrh	r3, [r7, #10]
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	82bb      	strh	r3, [r7, #20]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	61bb      	str	r3, [r7, #24]
 80029b0:	893b      	ldrh	r3, [r7, #8]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	83bb      	strh	r3, [r7, #28]
 80029b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ba:	623b      	str	r3, [r7, #32]
 80029bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029be:	627b      	str	r3, [r7, #36]	@ 0x24
 80029c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 80029c4:	f107 0310 	add.w	r3, r7, #16
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff fe4b 	bl	8002664 <rfalStartTransceive>
 80029ce:	4603      	mov	r3, r0
 80029d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80029d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <rfalTransceiveBlockingTx+0x50>
 80029d8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80029da:	e002      	b.n	80029e2 <rfalTransceiveBlockingTx+0x56>
    
    return rfalTransceiveRunBlockingTx();
 80029dc:	f000 f805 	bl	80029ea <rfalTransceiveRunBlockingTx>
 80029e0:	4603      	mov	r3, r0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3730      	adds	r7, #48	@ 0x30
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <rfalTransceiveRunBlockingTx>:


/*******************************************************************************/
static ReturnCode rfalTransceiveRunBlockingTx( void )
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
    ReturnCode ret;
        
    do{
        rfalWorker();
 80029f0:	f000 f8a6 	bl	8002b40 <rfalWorker>
        ret = rfalGetTransceiveStatus();
 80029f4:	f000 f892 	bl	8002b1c <rfalGetTransceiveStatus>
 80029f8:	4603      	mov	r3, r0
 80029fa:	80fb      	strh	r3, [r7, #6]
    }
    while( (rfalIsTransceiveInTx()) && (ret == RFAL_ERR_BUSY) );
 80029fc:	f7ff ff9e 	bl	800293c <rfalIsTransceiveInTx>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d002      	beq.n	8002a0c <rfalTransceiveRunBlockingTx+0x22>
 8002a06:	88fb      	ldrh	r3, [r7, #6]
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d0f1      	beq.n	80029f0 <rfalTransceiveRunBlockingTx+0x6>
    
    if( rfalIsTransceiveInRx() )
 8002a0c:	f7ff ffae 	bl	800296c <rfalIsTransceiveInRx>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <rfalTransceiveRunBlockingTx+0x30>
    {
        return RFAL_ERR_NONE;
 8002a16:	2300      	movs	r3, #0
 8002a18:	e000      	b.n	8002a1c <rfalTransceiveRunBlockingTx+0x32>
    }
    
    return ret;
 8002a1a:	88fb      	ldrh	r3, [r7, #6]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <rfalTransceiveBlockingRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingRx( void )
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    do{
        rfalWorker();
 8002a2a:	f000 f889 	bl	8002b40 <rfalWorker>
        ret = rfalGetTransceiveStatus();
 8002a2e:	f000 f875 	bl	8002b1c <rfalGetTransceiveStatus>
 8002a32:	4603      	mov	r3, r0
 8002a34:	80fb      	strh	r3, [r7, #6]
    }
    while( (rfalIsTransceiveInRx()) || (ret == RFAL_ERR_BUSY) );
 8002a36:	f7ff ff99 	bl	800296c <rfalIsTransceiveInRx>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1f4      	bne.n	8002a2a <rfalTransceiveBlockingRx+0x6>
 8002a40:	88fb      	ldrh	r3, [r7, #6]
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d0f1      	beq.n	8002a2a <rfalTransceiveBlockingRx+0x6>
        
    return ret;
 8002a46:	88fb      	ldrh	r3, [r7, #6]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <rfalTransceiveBlockingTxRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTxRx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b08a      	sub	sp, #40	@ 0x28
 8002a54:	af04      	add	r7, sp, #16
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	607a      	str	r2, [r7, #4]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	817b      	strh	r3, [r7, #10]
 8002a60:	4613      	mov	r3, r2
 8002a62:	813b      	strh	r3, [r7, #8]
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt ) );
 8002a64:	893a      	ldrh	r2, [r7, #8]
 8002a66:	8979      	ldrh	r1, [r7, #10]
 8002a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6a:	9302      	str	r3, [sp, #8]
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6e:	9301      	str	r3, [sp, #4]
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	4613      	mov	r3, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f7ff ff87 	bl	800298c <rfalTransceiveBlockingTx>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	82fb      	strh	r3, [r7, #22]
 8002a82:	8afb      	ldrh	r3, [r7, #22]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <rfalTransceiveBlockingTxRx+0x3c>
 8002a88:	8afb      	ldrh	r3, [r7, #22]
 8002a8a:	e00e      	b.n	8002aaa <rfalTransceiveBlockingTxRx+0x5a>
    ret = rfalTransceiveBlockingRx();
 8002a8c:	f7ff ffca 	bl	8002a24 <rfalTransceiveBlockingRx>
 8002a90:	4603      	mov	r3, r0
 8002a92:	82fb      	strh	r3, [r7, #22]
    
    /* Convert received bits to bytes */
    if( actLen != NULL )
 8002a94:	6a3b      	ldr	r3, [r7, #32]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d006      	beq.n	8002aa8 <rfalTransceiveBlockingTxRx+0x58>
    {
        *actLen = rfalConvBitsToBytes(*actLen);
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	3307      	adds	r3, #7
 8002aa0:	08db      	lsrs	r3, r3, #3
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	801a      	strh	r2, [r3, #0]
    }
    
    return ret;
 8002aa8:	8afb      	ldrh	r3, [r7, #22]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3718      	adds	r7, #24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
	...

08002ab4 <rfalRunTransceiveWorker>:


/*******************************************************************************/
static ReturnCode rfalRunTransceiveWorker( void )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
    if( gRFAL.state == RFAL_STATE_TXRX )
 8002ab8:	4b17      	ldr	r3, [pc, #92]	@ (8002b18 <rfalRunTransceiveWorker+0x64>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d127      	bne.n	8002b10 <rfalRunTransceiveWorker+0x5c>
    {
        /*******************************************************************************/
        /* Check Transceive Sanity Timer has expired */
        if( gRFAL.tmr.txRx != RFAL_TIMING_NONE )
 8002ac0:	4b15      	ldr	r3, [pc, #84]	@ (8002b18 <rfalRunTransceiveWorker+0x64>)
 8002ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00d      	beq.n	8002ae4 <rfalRunTransceiveWorker+0x30>
        {
            if( rfalTimerisExpired( gRFAL.tmr.txRx ) )
 8002ac8:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <rfalRunTransceiveWorker+0x64>)
 8002aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002acc:	4618      	mov	r0, r3
 8002ace:	f004 f8a6 	bl	8006c1e <timerIsExpired>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <rfalRunTransceiveWorker+0x30>
            {
                /* If sanity timer has expired abort ongoing transceive and signal error */
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <rfalRunTransceiveWorker+0x64>)
 8002ada:	2203      	movs	r2, #3
 8002adc:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002ade:	4b0e      	ldr	r3, [pc, #56]	@ (8002b18 <rfalRunTransceiveWorker+0x64>)
 8002ae0:	225a      	movs	r2, #90	@ 0x5a
 8002ae2:	761a      	strb	r2, [r3, #24]
            }
        }
        
        /*******************************************************************************/
        /* Run Tx or Rx state machines */
        if( rfalIsTransceiveInTx() )
 8002ae4:	f7ff ff2a 	bl	800293c <rfalIsTransceiveInTx>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d005      	beq.n	8002afa <rfalRunTransceiveWorker+0x46>
        {
            rfalTransceiveTx();
 8002aee:	f000 f98f 	bl	8002e10 <rfalTransceiveTx>
            return rfalGetTransceiveStatus();
 8002af2:	f000 f813 	bl	8002b1c <rfalGetTransceiveStatus>
 8002af6:	4603      	mov	r3, r0
 8002af8:	e00b      	b.n	8002b12 <rfalRunTransceiveWorker+0x5e>
        }
        if( rfalIsTransceiveInRx() )
 8002afa:	f7ff ff37 	bl	800296c <rfalIsTransceiveInRx>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d005      	beq.n	8002b10 <rfalRunTransceiveWorker+0x5c>
        {
            rfalTransceiveRx();
 8002b04:	f000 fbdc 	bl	80032c0 <rfalTransceiveRx>
            return rfalGetTransceiveStatus();
 8002b08:	f000 f808 	bl	8002b1c <rfalGetTransceiveStatus>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	e000      	b.n	8002b12 <rfalRunTransceiveWorker+0x5e>
        }
    }    
    return RFAL_ERR_WRONG_STATE;
 8002b10:	2321      	movs	r3, #33	@ 0x21
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20002a64 	.word	0x20002a64

08002b1c <rfalGetTransceiveStatus>:
}


/*******************************************************************************/
ReturnCode rfalGetTransceiveStatus( void )
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
    return ((gRFAL.TxRx.state == RFAL_TXRX_STATE_IDLE) ? gRFAL.TxRx.status : RFAL_ERR_BUSY);
 8002b20:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <rfalGetTransceiveStatus+0x20>)
 8002b22:	7e1b      	ldrb	r3, [r3, #24]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d102      	bne.n	8002b2e <rfalGetTransceiveStatus+0x12>
 8002b28:	4b04      	ldr	r3, [pc, #16]	@ (8002b3c <rfalGetTransceiveStatus+0x20>)
 8002b2a:	8b5b      	ldrh	r3, [r3, #26]
 8002b2c:	e000      	b.n	8002b30 <rfalGetTransceiveStatus+0x14>
 8002b2e:	2302      	movs	r3, #2
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20002a64 	.word	0x20002a64

08002b40 <rfalWorker>:
}


/*******************************************************************************/
void rfalWorker( void )
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
    platformProtectWorker();               /* Protect RFAL Worker/Task/Process */
    
    switch( gRFAL.state )
 8002b44:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <rfalWorker+0x34>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b05      	cmp	r3, #5
 8002b4a:	d00c      	beq.n	8002b66 <rfalWorker+0x26>
 8002b4c:	2b05      	cmp	r3, #5
 8002b4e:	dc0d      	bgt.n	8002b6c <rfalWorker+0x2c>
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d002      	beq.n	8002b5a <rfalWorker+0x1a>
 8002b54:	2b04      	cmp	r3, #4
 8002b56:	d003      	beq.n	8002b60 <rfalWorker+0x20>
    #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
        /* Nothing to be done */
        default:            
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8002b58:	e008      	b.n	8002b6c <rfalWorker+0x2c>
            rfalRunTransceiveWorker();
 8002b5a:	f7ff ffab 	bl	8002ab4 <rfalRunTransceiveWorker>
            break;
 8002b5e:	e006      	b.n	8002b6e <rfalWorker+0x2e>
            rfalRunListenModeWorker();
 8002b60:	f001 fe24 	bl	80047ac <rfalRunListenModeWorker>
            break;
 8002b64:	e003      	b.n	8002b6e <rfalWorker+0x2e>
            rfalRunWakeUpModeWorker();
 8002b66:	f002 fd63 	bl	8005630 <rfalRunWakeUpModeWorker>
            break;
 8002b6a:	e000      	b.n	8002b6e <rfalWorker+0x2e>
            break;
 8002b6c:	bf00      	nop
    }
    
    platformUnprotectWorker();             /* Unprotect RFAL Worker/Task/Process */
}
 8002b6e:	bf00      	nop
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20002a64 	.word	0x20002a64

08002b78 <rfalErrorHandling>:


/*******************************************************************************/
static void rfalErrorHandling( void )
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
    uint16_t fifoBytesToRead;
 
    fifoBytesToRead = rfalFIFOStatusGetNumBytes();
 8002b7e:	f000 ff4f 	bl	8003a20 <rfalFIFOStatusGetNumBytes>
 8002b82:	4603      	mov	r3, r0
 8002b84:	80fb      	strh	r3, [r7, #6]
    

    /*******************************************************************************/
    /* ISO14443A Mode                                                              */
    /*******************************************************************************/
    if( gRFAL.mode == RFAL_MODE_POLL_NFCA )
 8002b86:	4b18      	ldr	r3, [pc, #96]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002b88:	785b      	ldrb	r3, [r3, #1]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d127      	bne.n	8002bde <rfalErrorHandling+0x66>
        
        /*******************************************************************************/
        /* If we received a frame with a incomplete byte we`ll raise a specific error  *
         * ( support for T2T 4 bit ACK / NAK, MIFARE and Kovio )                       */    
        /*******************************************************************************/
        if( (gRFAL.TxRx.status == RFAL_ERR_PAR) || (gRFAL.TxRx.status == RFAL_ERR_CRC) )
 8002b8e:	4b16      	ldr	r3, [pc, #88]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002b90:	8b5b      	ldrh	r3, [r3, #26]
 8002b92:	2b1b      	cmp	r3, #27
 8002b94:	d003      	beq.n	8002b9e <rfalErrorHandling+0x26>
 8002b96:	4b14      	ldr	r3, [pc, #80]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002b98:	8b5b      	ldrh	r3, [r3, #26]
 8002b9a:	2b15      	cmp	r3, #21
 8002b9c:	d11f      	bne.n	8002bde <rfalErrorHandling+0x66>
        {
            if( (rfalFIFOStatusIsIncompleteByte()) && (fifoBytesToRead == RFAL_RX_INC_BYTE_LEN) )
 8002b9e:	f000 ff59 	bl	8003a54 <rfalFIFOStatusIsIncompleteByte>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01a      	beq.n	8002bde <rfalErrorHandling+0x66>
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d117      	bne.n	8002bde <rfalErrorHandling+0x66>
            {
                st25r3916ReadFifo( (uint8_t*)(gRFAL.TxRx.ctx.rxBuf), fifoBytesToRead );
 8002bae:	4b0e      	ldr	r3, [pc, #56]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb2:	88fa      	ldrh	r2, [r7, #6]
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f003 fbab 	bl	8006312 <st25r3916ReadFifo>
                if( (gRFAL.TxRx.ctx.rxRcvdLen) != NULL )
 8002bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d006      	beq.n	8002bd2 <rfalErrorHandling+0x5a>
                {
                    *gRFAL.TxRx.ctx.rxRcvdLen = rfalFIFOGetNumIncompleteBits();
 8002bc4:	f000 ff6a 	bl	8003a9c <rfalFIFOGetNumIncompleteBits>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	801a      	strh	r2, [r3, #0]
                }
                
                gRFAL.TxRx.status = RFAL_ERR_INCOMPLETE_BYTE;
 8002bd2:	4b05      	ldr	r3, [pc, #20]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002bd4:	2228      	movs	r2, #40	@ 0x28
 8002bd6:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002bd8:	4b03      	ldr	r3, [pc, #12]	@ (8002be8 <rfalErrorHandling+0x70>)
 8002bda:	225a      	movs	r2, #90	@ 0x5a
 8002bdc:	761a      	strb	r2, [r3, #24]
            }
        }
    }
    
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	20002a64 	.word	0x20002a64

08002bec <rfalCleanupTransceive>:


/*******************************************************************************/
static void rfalCleanupTransceive( void )
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    /* Restore default settings on NFCIP1 mode, Receiving parity + CRC bits and manual Tx Parity*/
    st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0) );
 8002bf0:	21e0      	movs	r1, #224	@ 0xe0
 8002bf2:	2005      	movs	r0, #5
 8002bf4:	f003 fc70 	bl	80064d8 <st25r3916ClrRegisterBits>
    
    /* Restore AGC enabled */
    st25r3916SetRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 8002bf8:	2108      	movs	r1, #8
 8002bfa:	200c      	movs	r0, #12
 8002bfc:	f003 fca3 	bl	8006546 <st25r3916SetRegisterBits>
    /* Transceive timers                                                           */
    /*******************************************************************************/
    rfalTimerDestroy( gRFAL.tmr.txRx );
    rfalTimerDestroy( gRFAL.tmr.RXE );
    rfalTimerDestroy( gRFAL.tmr.PPON2 );
    gRFAL.tmr.txRx   = RFAL_TIMING_NONE;
 8002c00:	4b08      	ldr	r3, [pc, #32]	@ (8002c24 <rfalCleanupTransceive+0x38>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	64da      	str	r2, [r3, #76]	@ 0x4c
    gRFAL.tmr.RXE    = RFAL_TIMING_NONE;
 8002c06:	4b07      	ldr	r3, [pc, #28]	@ (8002c24 <rfalCleanupTransceive+0x38>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	645a      	str	r2, [r3, #68]	@ 0x44
    gRFAL.tmr.PPON2  = RFAL_TIMING_NONE;
 8002c0c:	4b05      	ldr	r3, [pc, #20]	@ (8002c24 <rfalCleanupTransceive+0x38>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	649a      	str	r2, [r3, #72]	@ 0x48
    
    
    /*******************************************************************************/
    /* Execute Post Transceive Callback                                            */
    /*******************************************************************************/
    if( gRFAL.callbacks.postTxRx != NULL )
 8002c12:	4b04      	ldr	r3, [pc, #16]	@ (8002c24 <rfalCleanupTransceive+0x38>)
 8002c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <rfalCleanupTransceive+0x34>
    {
        gRFAL.callbacks.postTxRx();
 8002c1a:	4b02      	ldr	r3, [pc, #8]	@ (8002c24 <rfalCleanupTransceive+0x38>)
 8002c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1e:	4798      	blx	r3
    }
    /*******************************************************************************/

}
 8002c20:	bf00      	nop
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20002a64 	.word	0x20002a64

08002c28 <rfalPrepareTransceive>:


/*******************************************************************************/
static void rfalPrepareTransceive( void )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
    uint32_t maskInterrupts;
    uint8_t  reg;
    
    /* If we are in RW or AP2P mode */
    if( !rfalIsModePassiveListen( gRFAL.mode ) )
 8002c2e:	4b75      	ldr	r3, [pc, #468]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c30:	785b      	ldrb	r3, [r3, #1]
 8002c32:	2b0a      	cmp	r3, #10
 8002c34:	d00e      	beq.n	8002c54 <rfalPrepareTransceive+0x2c>
 8002c36:	4b73      	ldr	r3, [pc, #460]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c38:	785b      	ldrb	r3, [r3, #1]
 8002c3a:	2b0b      	cmp	r3, #11
 8002c3c:	d00a      	beq.n	8002c54 <rfalPrepareTransceive+0x2c>
 8002c3e:	4b71      	ldr	r3, [pc, #452]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c40:	785b      	ldrb	r3, [r3, #1]
 8002c42:	2b0c      	cmp	r3, #12
 8002c44:	d006      	beq.n	8002c54 <rfalPrepareTransceive+0x2c>
    {
        /* Reset receive logic with STOP command */
        st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 8002c46:	20c2      	movs	r0, #194	@ 0xc2
 8002c48:	f003 fbe5 	bl	8006416 <st25r3916ExecuteCommand>
    
        /* Reset Rx Gain */
        st25r3916ExecuteCommand( ST25R3916_CMD_RESET_RXGAIN );
 8002c4c:	20d5      	movs	r0, #213	@ 0xd5
 8002c4e:	f003 fbe2 	bl	8006416 <st25r3916ExecuteCommand>
 8002c52:	e002      	b.n	8002c5a <rfalPrepareTransceive+0x32>
    }
    else
    {
        /* In Passive Listen Mode do not use STOP as it stops FDT timer */
        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8002c54:	20db      	movs	r0, #219	@ 0xdb
 8002c56:	f003 fbde 	bl	8006416 <st25r3916ExecuteCommand>
    /*******************************************************************************/
    /* FDT Poll                                                                    */
    /*******************************************************************************/
    
    
    if( gRFAL.timings.FDTPoll != RFAL_TIMING_NONE )
 8002c5a:	4b6a      	ldr	r3, [pc, #424]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d029      	beq.n	8002cb6 <rfalPrepareTransceive+0x8e>
    {
        /* In Passive communications General Purpose Timer is used to measure FDT Poll */
        if( rfalIsModePassiveComm( gRFAL.mode ) )  /* Passive Comms */
 8002c62:	4b68      	ldr	r3, [pc, #416]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c64:	785b      	ldrb	r3, [r3, #1]
 8002c66:	2b09      	cmp	r3, #9
 8002c68:	d019      	beq.n	8002c9e <rfalPrepareTransceive+0x76>
 8002c6a:	4b66      	ldr	r3, [pc, #408]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c6c:	785b      	ldrb	r3, [r3, #1]
 8002c6e:	2b0d      	cmp	r3, #13
 8002c70:	d015      	beq.n	8002c9e <rfalPrepareTransceive+0x76>
        {
            /* Configure GPT to start at RX end */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( ((gRFAL.timings.FDTPoll < RFAL_FDT_POLL_ADJUSTMENT) ? gRFAL.timings.FDTPoll : (gRFAL.timings.FDTPoll - RFAL_FDT_POLL_ADJUSTMENT)) ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_erx );
 8002c72:	4b64      	ldr	r3, [pc, #400]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	f240 423b 	movw	r2, #1083	@ 0x43b
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d804      	bhi.n	8002c88 <rfalPrepareTransceive+0x60>
 8002c7e:	4b61      	ldr	r3, [pc, #388]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	08db      	lsrs	r3, r3, #3
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	e005      	b.n	8002c94 <rfalPrepareTransceive+0x6c>
 8002c88:	4b5e      	ldr	r3, [pc, #376]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 8002c90:	08db      	lsrs	r3, r3, #3
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	2120      	movs	r1, #32
 8002c96:	4618      	mov	r0, r3
 8002c98:	f003 f915 	bl	8005ec6 <st25r3916SetStartGPTimer>
 8002c9c:	e00b      	b.n	8002cb6 <rfalPrepareTransceive+0x8e>
        }
        /* In Active Poller mode GT PPON1 is used to ensure FDT Poll */
        else if( gRFAL.mode == RFAL_MODE_POLL_ACTIVE_P2P )
 8002c9e:	4b59      	ldr	r3, [pc, #356]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002ca0:	785b      	ldrb	r3, [r3, #1]
 8002ca2:	2b09      	cmp	r3, #9
 8002ca4:	d107      	bne.n	8002cb6 <rfalPrepareTransceive+0x8e>
        {
            st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, (uint8_t)rfalConv1fcTo2018fc(gRFAL.timings.FDTPoll) );
 8002ca6:	4b57      	ldr	r3, [pc, #348]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	0adb      	lsrs	r3, r3, #11
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	4619      	mov	r1, r3
 8002cb0:	2055      	movs	r0, #85	@ 0x55
 8002cb2:	f003 fac1 	bl	8006238 <st25r3916WriteRegister>
    }
    
    /*******************************************************************************/
    /* Execute Pre Transceive Callback                                             */
    /*******************************************************************************/
    if( gRFAL.callbacks.preTxRx != NULL )
 8002cb6:	4b53      	ldr	r3, [pc, #332]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <rfalPrepareTransceive+0x9c>
    {
        gRFAL.callbacks.preTxRx();
 8002cbe:	4b51      	ldr	r3, [pc, #324]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cc2:	4798      	blx	r3
    }
    /*******************************************************************************/
    
    
    maskInterrupts = ( ST25R3916_IRQ_MASK_FWL  | ST25R3916_IRQ_MASK_TXE  |
 8002cc4:	4b50      	ldr	r3, [pc, #320]	@ (8002e08 <rfalPrepareTransceive+0x1e0>)
 8002cc6:	607b      	str	r3, [r7, #4]
    
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    reg = (ST25R3916_REG_ISO14443A_NFC_no_tx_par_off | ST25R3916_REG_ISO14443A_NFC_no_rx_par_off | ST25R3916_REG_ISO14443A_NFC_nfc_f0_off);
 8002cc8:	2300      	movs	r3, #0
 8002cca:	70fb      	strb	r3, [r7, #3]
    
    /* Check if NFCIP1 mode is to be enabled */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_ON) != 0U )
 8002ccc:	4b4d      	ldr	r3, [pc, #308]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <rfalPrepareTransceive+0xb8>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_nfc_f0;
 8002cd8:	78fb      	ldrb	r3, [r7, #3]
 8002cda:	f043 0320 	orr.w	r3, r3, #32
 8002cde:	70fb      	strb	r3, [r7, #3]
    }
    
    /* Check if Parity check is to be skipped and to keep the parity + CRC bits in FIFO */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP) != 0U )
 8002ce0:	4b48      	ldr	r3, [pc, #288]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <rfalPrepareTransceive+0xcc>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_no_rx_par;
 8002cec:	78fb      	ldrb	r3, [r7, #3]
 8002cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cf2:	70fb      	strb	r3, [r7, #3]
    }

    /* Check if automatic Parity bits is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_PAR_TX_NONE) != 0U )
 8002cf4:	4b43      	ldr	r3, [pc, #268]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf8:	f003 0320 	and.w	r3, r3, #32
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <rfalPrepareTransceive+0xe0>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_no_tx_par;
 8002d00:	78fb      	ldrb	r3, [r7, #3]
 8002d02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d06:	70fb      	strb	r3, [r7, #3]
    }
    
    /* Apply current TxRx flags on ISO14443A and NFC 106kb/s Settings Register */
    st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0), reg );
 8002d08:	78fb      	ldrb	r3, [r7, #3]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	21e0      	movs	r1, #224	@ 0xe0
 8002d0e:	2005      	movs	r0, #5
 8002d10:	f003 fc46 	bl	80065a0 <st25r3916ChangeRegisterBits>
    
    
    
    /* Check if CRC is to be checked automatically upon reception */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL) != 0U )
 8002d14:	4b3b      	ldr	r3, [pc, #236]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d004      	beq.n	8002d2a <rfalPrepareTransceive+0x102>
    {
        st25r3916SetRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_no_crc_rx );
 8002d20:	2180      	movs	r1, #128	@ 0x80
 8002d22:	200a      	movs	r0, #10
 8002d24:	f003 fc0f 	bl	8006546 <st25r3916SetRegisterBits>
 8002d28:	e003      	b.n	8002d32 <rfalPrepareTransceive+0x10a>
    }
    else
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_no_crc_rx );
 8002d2a:	2180      	movs	r1, #128	@ 0x80
 8002d2c:	200a      	movs	r0, #10
 8002d2e:	f003 fbd3 	bl	80064d8 <st25r3916ClrRegisterBits>
    }
    
    
    /* Check if AGC is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF) != 0U )
 8002d32:	4b34      	ldr	r3, [pc, #208]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	f003 0308 	and.w	r3, r3, #8
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d004      	beq.n	8002d48 <rfalPrepareTransceive+0x120>
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 8002d3e:	2108      	movs	r1, #8
 8002d40:	200c      	movs	r0, #12
 8002d42:	f003 fbc9 	bl	80064d8 <st25r3916ClrRegisterBits>
 8002d46:	e003      	b.n	8002d50 <rfalPrepareTransceive+0x128>
    }
    else
    {
        st25r3916SetRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 8002d48:	2108      	movs	r1, #8
 8002d4a:	200c      	movs	r0, #12
 8002d4c:	f003 fbfb 	bl	8006546 <st25r3916SetRegisterBits>
    
    
    /*******************************************************************************/
    /* EMVCo NRT mode                                                              */
    /*******************************************************************************/
    if( gRFAL.conf.eHandling == RFAL_ERRORHANDLING_EMD )
 8002d50:	4b2c      	ldr	r3, [pc, #176]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d52:	79db      	ldrb	r3, [r3, #7]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d108      	bne.n	8002d6a <rfalPrepareTransceive+0x142>
    {
        st25r3916SetRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_emv );
 8002d58:	2102      	movs	r1, #2
 8002d5a:	2012      	movs	r0, #18
 8002d5c:	f003 fbf3 	bl	8006546 <st25r3916SetRegisterBits>
        maskInterrupts |= ST25R3916_IRQ_MASK_RX_REST;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f043 0302 	orr.w	r3, r3, #2
 8002d66:	607b      	str	r3, [r7, #4]
 8002d68:	e003      	b.n	8002d72 <rfalPrepareTransceive+0x14a>
    }
    else
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_emv );
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	2012      	movs	r0, #18
 8002d6e:	f003 fbb3 	bl	80064d8 <st25r3916ClrRegisterBits>
    }
    /*******************************************************************************/
    
    /* In Passive Listen mode additionally enable External Field interrupts  */    
    if( rfalIsModePassiveListen( gRFAL.mode ) )
 8002d72:	4b24      	ldr	r3, [pc, #144]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d74:	785b      	ldrb	r3, [r3, #1]
 8002d76:	2b0a      	cmp	r3, #10
 8002d78:	d007      	beq.n	8002d8a <rfalPrepareTransceive+0x162>
 8002d7a:	4b22      	ldr	r3, [pc, #136]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d7c:	785b      	ldrb	r3, [r3, #1]
 8002d7e:	2b0b      	cmp	r3, #11
 8002d80:	d003      	beq.n	8002d8a <rfalPrepareTransceive+0x162>
 8002d82:	4b20      	ldr	r3, [pc, #128]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d84:	785b      	ldrb	r3, [r3, #1]
 8002d86:	2b0c      	cmp	r3, #12
 8002d88:	d103      	bne.n	8002d92 <rfalPrepareTransceive+0x16a>
    {
        maskInterrupts |= ( ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_F );      /* Enable external Field interrupts to detect Link Loss and SENF_REQ auto responses */
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f043 2308 	orr.w	r3, r3, #134219776	@ 0x8000800
 8002d90:	607b      	str	r3, [r7, #4]
    }
    
    /* In Active comms enable also External Field interrupts and set RF Collsion Avoidance */
    if( rfalIsModeActiveComm( gRFAL.mode ) )
 8002d92:	4b1c      	ldr	r3, [pc, #112]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d94:	785b      	ldrb	r3, [r3, #1]
 8002d96:	2b09      	cmp	r3, #9
 8002d98:	d003      	beq.n	8002da2 <rfalPrepareTransceive+0x17a>
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002d9c:	785b      	ldrb	r3, [r3, #1]
 8002d9e:	2b0d      	cmp	r3, #13
 8002da0:	d10a      	bne.n	8002db8 <rfalPrepareTransceive+0x190>
    {
        maskInterrupts |= ( ST25R3916_IRQ_MASK_EOF  | ST25R3916_IRQ_MASK_EON  | ST25R3916_IRQ_MASK_PPON2 | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_CAC );
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002da8:	f443 53f0 	orr.w	r3, r3, #7680	@ 0x1e00
 8002dac:	607b      	str	r3, [r7, #4]
        
        /* Set n=0 for subsequent RF Collision Avoidance */
        st25r3916ChangeRegisterBits(ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, 0);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2103      	movs	r1, #3
 8002db2:	200a      	movs	r0, #10
 8002db4:	f003 fbf4 	bl	80065a0 <st25r3916ChangeRegisterBits>
    }
    
    /*******************************************************************************/
    /* Start transceive Sanity Timer if a FWT is used */
    if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc0:	d013      	beq.n	8002dea <rfalPrepareTransceive+0x1c2>
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00f      	beq.n	8002dea <rfalPrepareTransceive+0x1c2>
    {
        rfalTimerStart( gRFAL.tmr.txRx, rfalCalcSanityTmr( gRFAL.TxRx.ctx.fwt ) );
 8002dca:	4b0e      	ldr	r3, [pc, #56]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dce:	4a0f      	ldr	r2, [pc, #60]	@ (8002e0c <rfalPrepareTransceive+0x1e4>)
 8002dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd4:	0b1b      	lsrs	r3, r3, #12
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	4618      	mov	r0, r3
 8002de0:	f003 ff0f 	bl	8006c02 <timerCalculateTimer>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4a07      	ldr	r2, [pc, #28]	@ (8002e04 <rfalPrepareTransceive+0x1dc>)
 8002de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    /*******************************************************************************/
    
    
    /*******************************************************************************/
    /* Clear and enable these interrupts */
    st25r3916GetInterrupt( maskInterrupts );
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f003 fdee 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( maskInterrupts );
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f003 fe35 	bl	8006a60 <st25r3916EnableInterrupts>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 8002df6:	f000 fe05 	bl	8003a04 <rfalFIFOStatusClear>
}
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20002a64 	.word	0x20002a64
 8002e08:	00f04078 	.word	0x00f04078
 8002e0c:	4d542005 	.word	0x4d542005

08002e10 <rfalTransceiveTx>:


/*******************************************************************************/
static void rfalTransceiveTx( void )
{
 8002e10:	b5b0      	push	{r4, r5, r7, lr}
 8002e12:	b08a      	sub	sp, #40	@ 0x28
 8002e14:	af06      	add	r7, sp, #24
    volatile uint32_t irqs;
    uint16_t          tmp;
    ReturnCode        ret;
    
    /* Suppress warning in case NFC-V feature is disabled */
    ret = RFAL_ERR_NONE;
 8002e16:	2300      	movs	r3, #0
 8002e18:	81fb      	strh	r3, [r7, #14]
    RFAL_NO_WARNING( ret );
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60bb      	str	r3, [r7, #8]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 8002e1e:	4b9d      	ldr	r3, [pc, #628]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e20:	7e1a      	ldrb	r2, [r3, #24]
 8002e22:	4b9c      	ldr	r3, [pc, #624]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e24:	7e5b      	ldrb	r3, [r3, #25]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d003      	beq.n	8002e32 <rfalTransceiveTx+0x22>
    {
        #if 0 /* Debug purposes */
            rfalLogD( "RFAL: lastSt: %d curSt: %d \r\n", gRFAL.TxRx.lastState, gRFAL.TxRx.state );
        #endif

        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 8002e2a:	4b9a      	ldr	r3, [pc, #616]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e2c:	7e1a      	ldrb	r2, [r3, #24]
 8002e2e:	4b99      	ldr	r3, [pc, #612]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e30:	765a      	strb	r2, [r3, #25]
    }
    
    switch( gRFAL.TxRx.state )
 8002e32:	4b98      	ldr	r3, [pc, #608]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e34:	7e1b      	ldrb	r3, [r3, #24]
 8002e36:	3b0b      	subs	r3, #11
 8002e38:	2b09      	cmp	r3, #9
 8002e3a:	f200 8223 	bhi.w	8003284 <rfalTransceiveTx+0x474>
 8002e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e44 <rfalTransceiveTx+0x34>)
 8002e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e44:	08002e6d 	.word	0x08002e6d
 8002e48:	08002e73 	.word	0x08002e73
 8002e4c:	08002e91 	.word	0x08002e91
 8002e50:	08002eb9 	.word	0x08002eb9
 8002e54:	0800300b 	.word	0x0800300b
 8002e58:	08003059 	.word	0x08003059
 8002e5c:	080030a9 	.word	0x080030a9
 8002e60:	080031d5 	.word	0x080031d5
 8002e64:	0800320f 	.word	0x0800320f
 8002e68:	0800325b 	.word	0x0800325b
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_IDLE:
            
            /* Nothing to do */
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_GT ;
 8002e6c:	4b89      	ldr	r3, [pc, #548]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e6e:	220c      	movs	r2, #12
 8002e70:	761a      	strb	r2, [r3, #24]
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_GT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( !rfalIsGTExpired() )
 8002e72:	f7ff fb3f 	bl	80024f4 <rfalIsGTExpired>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f083 0301 	eor.w	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f040 8207 	bne.w	8003292 <rfalTransceiveTx+0x482>
            {
                break;
            }
            
            rfalTimerDestroy( gRFAL.tmr.GT );
            gRFAL.tmr.GT = RFAL_TIMING_NONE;
 8002e84:	4b83      	ldr	r3, [pc, #524]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	@ 0x40
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_FDT;
 8002e8a:	4b82      	ldr	r3, [pc, #520]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e8c:	220d      	movs	r2, #13
 8002e8e:	761a      	strb	r2, [r3, #24]
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_FDT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Only in Passive communications GPT is used to measure FDT Poll */
            if( rfalIsModePassiveComm( gRFAL.mode ) )
 8002e90:	4b80      	ldr	r3, [pc, #512]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e92:	785b      	ldrb	r3, [r3, #1]
 8002e94:	2b09      	cmp	r3, #9
 8002e96:	d00c      	beq.n	8002eb2 <rfalTransceiveTx+0xa2>
 8002e98:	4b7e      	ldr	r3, [pc, #504]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002e9a:	785b      	ldrb	r3, [r3, #1]
 8002e9c:	2b0d      	cmp	r3, #13
 8002e9e:	d008      	beq.n	8002eb2 <rfalTransceiveTx+0xa2>
            {
                if( st25r3916IsGPTRunning() )
 8002ea0:	2204      	movs	r2, #4
 8002ea2:	2104      	movs	r1, #4
 8002ea4:	2024      	movs	r0, #36	@ 0x24
 8002ea6:	f003 fbff 	bl	80066a8 <st25r3916CheckReg>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f040 81f2 	bne.w	8003296 <rfalTransceiveTx+0x486>
                {                
                   break;
                }
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_PREP_TX;
 8002eb2:	4b78      	ldr	r3, [pc, #480]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002eb4:	220e      	movs	r2, #14
 8002eb6:	761a      	strb	r2, [r3, #24]
        
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_PREP_TX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 8002eb8:	f7ff feb6 	bl	8002c28 <rfalPrepareTransceive>

            /* ST25R3916 has a fixed FIFO water level */
            gRFAL.fifo.expWL = RFAL_FIFO_OUT_WL;
 8002ebc:	4b75      	ldr	r3, [pc, #468]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ebe:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8002ec2:	871a      	strh	r2, [r3, #56]	@ 0x38

        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* In NFC-V streaming mode, the FIFO needs to be loaded with the coded bits    */
            if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 8002ec4:	4b73      	ldr	r3, [pc, #460]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ec6:	785b      	ldrb	r3, [r3, #1]
 8002ec8:	2b07      	cmp	r3, #7
 8002eca:	d003      	beq.n	8002ed4 <rfalTransceiveTx+0xc4>
 8002ecc:	4b71      	ldr	r3, [pc, #452]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ece:	785b      	ldrb	r3, [r3, #1]
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d151      	bne.n	8002f78 <rfalTransceiveTx+0x168>
                /* Debugging code: output the payload bits by writing into the FIFO and subsequent clearing */
                st25r3916WriteFifo(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen));
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
#endif
                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                gRFAL.nfcvData.nfcvOffset = 0;
 8002ed4:	4b6f      	ldr	r3, [pc, #444]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f8a3 2420 	strh.w	r2, [r3, #1056]	@ 0x420
                ret = rfalIso15693VCDCode(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen), (((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U)?false:true),(((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL) != 0U)?false:true), (RFAL_MODE_POLL_PICOPASS == gRFAL.mode),
 8002edc:	4b6d      	ldr	r3, [pc, #436]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ede:	69d8      	ldr	r0, [r3, #28]
 8002ee0:	4b6c      	ldr	r3, [pc, #432]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ee2:	8c1b      	ldrh	r3, [r3, #32]
 8002ee4:	3307      	adds	r3, #7
 8002ee6:	08db      	lsrs	r3, r3, #3
 8002ee8:	b299      	uxth	r1, r3
 8002eea:	4b6a      	ldr	r3, [pc, #424]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002eec:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	4b65      	ldr	r3, [pc, #404]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f00:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 8002f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2301      	moveq	r3, #1
 8002f0e:	2300      	movne	r3, #0
 8002f10:	b2dc      	uxtb	r4, r3
 8002f12:	4b60      	ldr	r3, [pc, #384]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f14:	785b      	ldrb	r3, [r3, #1]
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	bf0c      	ite	eq
 8002f1a:	2301      	moveq	r3, #1
 8002f1c:	2300      	movne	r3, #0
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	4d5d      	ldr	r5, [pc, #372]	@ (8003098 <rfalTransceiveTx+0x288>)
 8002f22:	9505      	str	r5, [sp, #20]
 8002f24:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8002f28:	9504      	str	r5, [sp, #16]
 8002f2a:	4d5c      	ldr	r5, [pc, #368]	@ (800309c <rfalTransceiveTx+0x28c>)
 8002f2c:	9503      	str	r5, [sp, #12]
 8002f2e:	4d5c      	ldr	r5, [pc, #368]	@ (80030a0 <rfalTransceiveTx+0x290>)
 8002f30:	9502      	str	r5, [sp, #8]
 8002f32:	4d5c      	ldr	r5, [pc, #368]	@ (80030a4 <rfalTransceiveTx+0x294>)
 8002f34:	9501      	str	r5, [sp, #4]
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	4623      	mov	r3, r4
 8002f3a:	f00d ff59 	bl	8010df0 <rfalIso15693VCDCode>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	81fb      	strh	r3, [r7, #14]
                          &gRFAL.fifo.bytesTotal, &gRFAL.nfcvData.nfcvOffset, gRFAL.nfcvData.codingBuffer, RFAL_MIN( (uint16_t)ST25R3916_FIFO_DEPTH, (uint16_t)sizeof(gRFAL.nfcvData.codingBuffer) ), &gRFAL.fifo.bytesWritten);

                if( (ret != RFAL_ERR_NONE) && (ret != RFAL_ERR_AGAIN) )
 8002f42:	89fb      	ldrh	r3, [r7, #14]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d009      	beq.n	8002f5c <rfalTransceiveTx+0x14c>
 8002f48:	89fb      	ldrh	r3, [r7, #14]
 8002f4a:	2b0d      	cmp	r3, #13
 8002f4c:	d006      	beq.n	8002f5c <rfalTransceiveTx+0x14c>
                {
                    gRFAL.TxRx.status = ret;
 8002f4e:	4a51      	ldr	r2, [pc, #324]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f50:	89fb      	ldrh	r3, [r7, #14]
 8002f52:	8353      	strh	r3, [r2, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8002f54:	4b4f      	ldr	r3, [pc, #316]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f56:	2214      	movs	r2, #20
 8002f58:	761a      	strb	r2, [r3, #24]
                    break;
 8002f5a:	e1a5      	b.n	80032a8 <rfalTransceiveTx+0x498>
                }
                /* Set the number of full bytes and bits to be transmitted */
                st25r3916SetNumTxBits( (uint16_t)rfalConvBytesToBits(gRFAL.fifo.bytesTotal) );
 8002f5c:	4b4d      	ldr	r3, [pc, #308]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f5e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	4618      	mov	r0, r3
 8002f66:	f002 ff23 	bl	8005db0 <st25r3916SetNumTxBits>

                /* Load FIFO with coded bytes */
                st25r3916WriteFifo( gRFAL.nfcvData.codingBuffer, gRFAL.fifo.bytesWritten );
 8002f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f6c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002f6e:	4619      	mov	r1, r3
 8002f70:	484a      	ldr	r0, [pc, #296]	@ (800309c <rfalTransceiveTx+0x28c>)
 8002f72:	f003 f9ab 	bl	80062cc <st25r3916WriteFifo>
 8002f76:	e01d      	b.n	8002fb4 <rfalTransceiveTx+0x1a4>
            /*******************************************************************************/
            else
        #endif /* RFAL_FEATURE_NFCV */
            {
                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                gRFAL.fifo.bytesTotal = (uint16_t)rfalCalcNumBytes(gRFAL.TxRx.ctx.txBufLen);
 8002f78:	4b46      	ldr	r3, [pc, #280]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f7a:	8c1b      	ldrh	r3, [r3, #32]
 8002f7c:	3307      	adds	r3, #7
 8002f7e:	08db      	lsrs	r3, r3, #3
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	4b44      	ldr	r3, [pc, #272]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f84:	875a      	strh	r2, [r3, #58]	@ 0x3a
                
                /* Set the number of full bytes and bits to be transmitted */
                st25r3916SetNumTxBits( gRFAL.TxRx.ctx.txBufLen );
 8002f86:	4b43      	ldr	r3, [pc, #268]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f88:	8c1b      	ldrh	r3, [r3, #32]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f002 ff10 	bl	8005db0 <st25r3916SetNumTxBits>
                
                /* Load FIFO with total length or FIFO's maximum */
                gRFAL.fifo.bytesWritten = RFAL_MIN( gRFAL.fifo.bytesTotal, ST25R3916_FIFO_DEPTH );
 8002f90:	4b40      	ldr	r3, [pc, #256]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002f92:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002f94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f98:	bf28      	it	cs
 8002f9a:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	4b3c      	ldr	r3, [pc, #240]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fa2:	879a      	strh	r2, [r3, #60]	@ 0x3c
                st25r3916WriteFifo( gRFAL.TxRx.ctx.txBuf, gRFAL.fifo.bytesWritten );
 8002fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	4a3a      	ldr	r2, [pc, #232]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002faa:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8002fac:	4611      	mov	r1, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f003 f98c 	bl	80062cc <st25r3916WriteFifo>
            }
        
            /*Check if Observation Mode is enabled and set it on ST25R391x */
            rfalCheckEnableObsModeTx();
 8002fb4:	4b37      	ldr	r3, [pc, #220]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fb6:	795b      	ldrb	r3, [r3, #5]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <rfalTransceiveTx+0x1be>
 8002fbc:	4b35      	ldr	r3, [pc, #212]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fbe:	795b      	ldrb	r3, [r3, #5]
 8002fc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	2001      	movs	r0, #1
 8002fca:	f003 fa60 	bl	800648e <st25r3916WriteTestRegister>
            
            
            /*******************************************************************************/
            /* If we're in Passive Listen mode ensure that the external field is still On  */
            if( rfalIsModePassiveListen(gRFAL.mode) )
 8002fce:	4b31      	ldr	r3, [pc, #196]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fd0:	785b      	ldrb	r3, [r3, #1]
 8002fd2:	2b0a      	cmp	r3, #10
 8002fd4:	d007      	beq.n	8002fe6 <rfalTransceiveTx+0x1d6>
 8002fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fd8:	785b      	ldrb	r3, [r3, #1]
 8002fda:	2b0b      	cmp	r3, #11
 8002fdc:	d003      	beq.n	8002fe6 <rfalTransceiveTx+0x1d6>
 8002fde:	4b2d      	ldr	r3, [pc, #180]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002fe0:	785b      	ldrb	r3, [r3, #1]
 8002fe2:	2b0c      	cmp	r3, #12
 8002fe4:	d10e      	bne.n	8003004 <rfalTransceiveTx+0x1f4>
            {
                if( !rfalIsExtFieldOn() )
 8002fe6:	f001 fa2f 	bl	8004448 <rfalIsExtFieldOn>
 8002fea:	4603      	mov	r3, r0
 8002fec:	f083 0301 	eor.w	r3, r3, #1
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d006      	beq.n	8003004 <rfalTransceiveTx+0x1f4>
                {
                    gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 8002ff6:	4b27      	ldr	r3, [pc, #156]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ff8:	2225      	movs	r2, #37	@ 0x25
 8002ffa:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8002ffc:	4b25      	ldr	r3, [pc, #148]	@ (8003094 <rfalTransceiveTx+0x284>)
 8002ffe:	2214      	movs	r2, #20
 8003000:	761a      	strb	r2, [r3, #24]
                    break;
 8003002:	e151      	b.n	80032a8 <rfalTransceiveTx+0x498>
                }
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_TRANSMIT;
 8003004:	4b23      	ldr	r3, [pc, #140]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003006:	220f      	movs	r2, #15
 8003008:	761a      	strb	r2, [r3, #24]
        case RFAL_TXRX_STATE_TX_TRANSMIT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */            

            /*******************************************************************************/
            /* Execute Sync Transceive Callback                                             */
            /*******************************************************************************/
            if( gRFAL.callbacks.syncTxRx != NULL )
 800300a:	4b22      	ldr	r3, [pc, #136]	@ (8003094 <rfalTransceiveTx+0x284>)
 800300c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300e:	2b00      	cmp	r3, #0
 8003010:	d009      	beq.n	8003026 <rfalTransceiveTx+0x216>
            {
                /* If set, wait for sync callback to signal sync/trigger transmission */
                if( !gRFAL.callbacks.syncTxRx() )
 8003012:	4b20      	ldr	r3, [pc, #128]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003016:	4798      	blx	r3
 8003018:	4603      	mov	r3, r0
 800301a:	f083 0301 	eor.w	r3, r3, #1
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	f040 813a 	bne.w	800329a <rfalTransceiveTx+0x48a>
                }
            }
            
            /*******************************************************************************/
            /* Trigger/Start transmission                                                  */
            if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U )
 8003026:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <rfalTransceiveTx+0x22a>
            {
                st25r3916ExecuteCommand( ST25R3916_CMD_TRANSMIT_WITHOUT_CRC );
 8003032:	20c5      	movs	r0, #197	@ 0xc5
 8003034:	f003 f9ef 	bl	8006416 <st25r3916ExecuteCommand>
 8003038:	e002      	b.n	8003040 <rfalTransceiveTx+0x230>
            }
            else
            {
                st25r3916ExecuteCommand( ST25R3916_CMD_TRANSMIT_WITH_CRC );
 800303a:	20c4      	movs	r0, #196	@ 0xc4
 800303c:	f003 f9eb 	bl	8006416 <st25r3916ExecuteCommand>
            }
             
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 8003040:	4b14      	ldr	r3, [pc, #80]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003042:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8003044:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003046:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003048:	429a      	cmp	r2, r3
 800304a:	d201      	bcs.n	8003050 <rfalTransceiveTx+0x240>
 800304c:	2210      	movs	r2, #16
 800304e:	e000      	b.n	8003052 <rfalTransceiveTx+0x242>
 8003050:	2212      	movs	r2, #18
 8003052:	4b10      	ldr	r3, [pc, #64]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003054:	761a      	strb	r2, [r3, #24]
            break;
 8003056:	e127      	b.n	80032a8 <rfalTransceiveTx+0x498>

        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_WL:
            
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE) );
 8003058:	2048      	movs	r0, #72	@ 0x48
 800305a:	f003 fcb7 	bl	80069cc <st25r3916GetInterrupt>
 800305e:	4603      	mov	r3, r0
 8003060:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 811a 	beq.w	800329e <rfalTransceiveTx+0x48e>
            {
               break;  /* No interrupt to process */
            }
            
            if( ((irqs & ST25R3916_IRQ_MASK_FWL) != 0U) && ((irqs & ST25R3916_IRQ_MASK_TXE) == 0U) )
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d008      	beq.n	8003086 <rfalTransceiveTx+0x276>
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	f003 0308 	and.w	r3, r3, #8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d103      	bne.n	8003086 <rfalTransceiveTx+0x276>
            {
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_RELOAD_FIFO;
 800307e:	4b05      	ldr	r3, [pc, #20]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003080:	2211      	movs	r2, #17
 8003082:	761a      	strb	r2, [r3, #24]
 8003084:	e010      	b.n	80030a8 <rfalTransceiveTx+0x298>
            }
            else
            {
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8003086:	4b03      	ldr	r3, [pc, #12]	@ (8003094 <rfalTransceiveTx+0x284>)
 8003088:	2203      	movs	r2, #3
 800308a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800308c:	4b01      	ldr	r3, [pc, #4]	@ (8003094 <rfalTransceiveTx+0x284>)
 800308e:	2214      	movs	r2, #20
 8003090:	761a      	strb	r2, [r3, #24]
                break;
 8003092:	e109      	b.n	80032a8 <rfalTransceiveTx+0x498>
 8003094:	20002a64 	.word	0x20002a64
 8003098:	20002aa0 	.word	0x20002aa0
 800309c:	20002c7c 	.word	0x20002c7c
 80030a0:	20002e84 	.word	0x20002e84
 80030a4:	20002a9e 	.word	0x20002a9e
        case RFAL_TXRX_STATE_TX_RELOAD_FIFO:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* In NFC-V streaming mode, the FIFO needs to be loaded with the coded bits    */
            if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 80030a8:	4b81      	ldr	r3, [pc, #516]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030aa:	785b      	ldrb	r3, [r3, #1]
 80030ac:	2b07      	cmp	r3, #7
 80030ae:	d003      	beq.n	80030b8 <rfalTransceiveTx+0x2a8>
 80030b0:	4b7f      	ldr	r3, [pc, #508]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030b2:	785b      	ldrb	r3, [r3, #1]
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d162      	bne.n	800317e <rfalTransceiveTx+0x36e>
            {
                uint16_t maxLen;
                                                
                /* Load FIFO with the remaining length or maximum available (which fit on the coding buffer) */
                maxLen = (uint16_t)RFAL_MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);
 80030b8:	4b7d      	ldr	r3, [pc, #500]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030ba:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80030bc:	461a      	mov	r2, r3
 80030be:	4b7c      	ldr	r3, [pc, #496]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030c0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	4a7a      	ldr	r2, [pc, #488]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030c6:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 80030c8:	4293      	cmp	r3, r2
 80030ca:	da06      	bge.n	80030da <rfalTransceiveTx+0x2ca>
 80030cc:	4b78      	ldr	r3, [pc, #480]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030ce:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 80030d0:	4b77      	ldr	r3, [pc, #476]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030d2:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	e001      	b.n	80030de <rfalTransceiveTx+0x2ce>
 80030da:	4b75      	ldr	r3, [pc, #468]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030dc:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80030de:	81bb      	strh	r3, [r7, #12]
                maxLen = (uint16_t)RFAL_MIN( maxLen, sizeof(gRFAL.nfcvData.codingBuffer) );
 80030e0:	89bb      	ldrh	r3, [r7, #12]
 80030e2:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 80030e6:	bf28      	it	cs
 80030e8:	f44f 7302 	movcs.w	r3, #520	@ 0x208
 80030ec:	81bb      	strh	r3, [r7, #12]
                tmp    = 0;
 80030ee:	2300      	movs	r3, #0
 80030f0:	80fb      	strh	r3, [r7, #6]

                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                ret = rfalIso15693VCDCode(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen), (((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U)?false:true),(((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL) != 0U)?false:true), (RFAL_MODE_POLL_PICOPASS == gRFAL.mode),
 80030f2:	4b6f      	ldr	r3, [pc, #444]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030f4:	69d8      	ldr	r0, [r3, #28]
 80030f6:	4b6e      	ldr	r3, [pc, #440]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80030f8:	8c1b      	ldrh	r3, [r3, #32]
 80030fa:	3307      	adds	r3, #7
 80030fc:	08db      	lsrs	r3, r3, #3
 80030fe:	b299      	uxth	r1, r3
 8003100:	4b6b      	ldr	r3, [pc, #428]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003102:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	bf0c      	ite	eq
 800310e:	2301      	moveq	r3, #1
 8003110:	2300      	movne	r3, #0
 8003112:	b2dc      	uxtb	r4, r3
 8003114:	4b66      	ldr	r3, [pc, #408]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003116:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800311a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800311e:	2b00      	cmp	r3, #0
 8003120:	bf0c      	ite	eq
 8003122:	2301      	moveq	r3, #1
 8003124:	2300      	movne	r3, #0
 8003126:	b2dd      	uxtb	r5, r3
 8003128:	4b61      	ldr	r3, [pc, #388]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800312a:	785b      	ldrb	r3, [r3, #1]
 800312c:	2b08      	cmp	r3, #8
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	1dba      	adds	r2, r7, #6
 8003138:	9205      	str	r2, [sp, #20]
 800313a:	89ba      	ldrh	r2, [r7, #12]
 800313c:	9204      	str	r2, [sp, #16]
 800313e:	4a5d      	ldr	r2, [pc, #372]	@ (80032b4 <rfalTransceiveTx+0x4a4>)
 8003140:	9203      	str	r2, [sp, #12]
 8003142:	4a5d      	ldr	r2, [pc, #372]	@ (80032b8 <rfalTransceiveTx+0x4a8>)
 8003144:	9202      	str	r2, [sp, #8]
 8003146:	4a5d      	ldr	r2, [pc, #372]	@ (80032bc <rfalTransceiveTx+0x4ac>)
 8003148:	9201      	str	r2, [sp, #4]
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	462b      	mov	r3, r5
 800314e:	4622      	mov	r2, r4
 8003150:	f00d fe4e 	bl	8010df0 <rfalIso15693VCDCode>
 8003154:	4603      	mov	r3, r0
 8003156:	81fb      	strh	r3, [r7, #14]
                          &gRFAL.fifo.bytesTotal, &gRFAL.nfcvData.nfcvOffset, gRFAL.nfcvData.codingBuffer, maxLen, &tmp);

                if( (ret != RFAL_ERR_NONE) && (ret != RFAL_ERR_AGAIN) )
 8003158:	89fb      	ldrh	r3, [r7, #14]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d009      	beq.n	8003172 <rfalTransceiveTx+0x362>
 800315e:	89fb      	ldrh	r3, [r7, #14]
 8003160:	2b0d      	cmp	r3, #13
 8003162:	d006      	beq.n	8003172 <rfalTransceiveTx+0x362>
                {
                    gRFAL.TxRx.status = ret;
 8003164:	4a52      	ldr	r2, [pc, #328]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003166:	89fb      	ldrh	r3, [r7, #14]
 8003168:	8353      	strh	r3, [r2, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800316a:	4b51      	ldr	r3, [pc, #324]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800316c:	2214      	movs	r2, #20
 800316e:	761a      	strb	r2, [r3, #24]
                    break;
 8003170:	e09a      	b.n	80032a8 <rfalTransceiveTx+0x498>
                }

                /* Load FIFO with coded bytes */
                st25r3916WriteFifo( gRFAL.nfcvData.codingBuffer, tmp );
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	4619      	mov	r1, r3
 8003176:	484f      	ldr	r0, [pc, #316]	@ (80032b4 <rfalTransceiveTx+0x4a4>)
 8003178:	f003 f8a8 	bl	80062cc <st25r3916WriteFifo>
            {
 800317c:	e017      	b.n	80031ae <rfalTransceiveTx+0x39e>
            /*******************************************************************************/
            else
        #endif /* RFAL_FEATURE_NFCV */
            {
                /* Load FIFO with the remaining length or maximum available */
                tmp = RFAL_MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);       /* tmp holds the number of bytes written on this iteration */
 800317e:	4b4c      	ldr	r3, [pc, #304]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003180:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8003182:	461a      	mov	r2, r3
 8003184:	4b4a      	ldr	r3, [pc, #296]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003186:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003188:	4619      	mov	r1, r3
 800318a:	4b49      	ldr	r3, [pc, #292]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800318c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800318e:	1acb      	subs	r3, r1, r3
 8003190:	4293      	cmp	r3, r2
 8003192:	bfa8      	it	ge
 8003194:	4613      	movge	r3, r2
 8003196:	b29b      	uxth	r3, r3
 8003198:	80fb      	strh	r3, [r7, #6]
                st25r3916WriteFifo( &gRFAL.TxRx.ctx.txBuf[gRFAL.fifo.bytesWritten], tmp );
 800319a:	4b45      	ldr	r3, [pc, #276]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	4a44      	ldr	r2, [pc, #272]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031a0:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 80031a2:	4413      	add	r3, r2
 80031a4:	88fa      	ldrh	r2, [r7, #6]
 80031a6:	4611      	mov	r1, r2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f003 f88f 	bl	80062cc <st25r3916WriteFifo>
            }
            
            /* Update total written bytes to FIFO */
            gRFAL.fifo.bytesWritten += tmp;
 80031ae:	4b40      	ldr	r3, [pc, #256]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031b0:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	4413      	add	r3, r2
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	4b3d      	ldr	r3, [pc, #244]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
            
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 80031bc:	4b3c      	ldr	r3, [pc, #240]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031be:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 80031c0:	4b3b      	ldr	r3, [pc, #236]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031c2:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d201      	bcs.n	80031cc <rfalTransceiveTx+0x3bc>
 80031c8:	2210      	movs	r2, #16
 80031ca:	e000      	b.n	80031ce <rfalTransceiveTx+0x3be>
 80031cc:	2212      	movs	r2, #18
 80031ce:	4b38      	ldr	r3, [pc, #224]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031d0:	761a      	strb	r2, [r3, #24]
            break;
 80031d2:	e069      	b.n	80032a8 <rfalTransceiveTx+0x498>
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_TXE:
           
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE) );
 80031d4:	2048      	movs	r0, #72	@ 0x48
 80031d6:	f003 fbf9 	bl	80069cc <st25r3916GetInterrupt>
 80031da:	4603      	mov	r3, r0
 80031dc:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d05e      	beq.n	80032a2 <rfalTransceiveTx+0x492>
            {
               break;  /* No interrupt to process */
            }
                        
            
            if( (irqs & ST25R3916_IRQ_MASK_TXE) != 0U )
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <rfalTransceiveTx+0x3e6>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_DONE;
 80031ee:	4b30      	ldr	r3, [pc, #192]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 80031f0:	2213      	movs	r2, #19
 80031f2:	761a      	strb	r2, [r3, #24]
 80031f4:	e00b      	b.n	800320e <rfalTransceiveTx+0x3fe>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_FWL) != 0U )
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d152      	bne.n	80032a6 <rfalTransceiveTx+0x496>
            {
                break;  /* Ignore ST25R3916 FIFO WL if total TxLen is already on the FIFO */
            }
            else
            {
               gRFAL.TxRx.status = RFAL_ERR_IO;
 8003200:	4b2b      	ldr	r3, [pc, #172]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003202:	2203      	movs	r2, #3
 8003204:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8003206:	4b2a      	ldr	r3, [pc, #168]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003208:	2214      	movs	r2, #20
 800320a:	761a      	strb	r2, [r3, #24]
               break;
 800320c:	e04c      	b.n	80032a8 <rfalTransceiveTx+0x498>
                           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* If no rxBuf is provided do not wait/expect Rx */
            if( gRFAL.TxRx.ctx.rxBuf == NULL )
 800320e:	4b28      	ldr	r3, [pc, #160]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003212:	2b00      	cmp	r3, #0
 8003214:	d110      	bne.n	8003238 <rfalTransceiveTx+0x428>
            {
                /*Check if Observation Mode was enabled and disable it on ST25R391x */
                rfalCheckDisableObsMode();
 8003216:	4b26      	ldr	r3, [pc, #152]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003218:	799b      	ldrb	r3, [r3, #6]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <rfalTransceiveTx+0x416>
 800321e:	2140      	movs	r1, #64	@ 0x40
 8003220:	2001      	movs	r0, #1
 8003222:	f003 f934 	bl	800648e <st25r3916WriteTestRegister>
                
                /* Clean up Transceive */
                rfalCleanupTransceive();
 8003226:	f7ff fce1 	bl	8002bec <rfalCleanupTransceive>
                                
                gRFAL.TxRx.status = RFAL_ERR_NONE;
 800322a:	4b21      	ldr	r3, [pc, #132]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800322c:	2200      	movs	r2, #0
 800322e:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  =  RFAL_TXRX_STATE_IDLE;
 8003230:	4b1f      	ldr	r3, [pc, #124]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003232:	2200      	movs	r2, #0
 8003234:	761a      	strb	r2, [r3, #24]
                break;
 8003236:	e037      	b.n	80032a8 <rfalTransceiveTx+0x498>
            }
            
            rfalCheckEnableObsModeRx();
 8003238:	4b1d      	ldr	r3, [pc, #116]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800323a:	799b      	ldrb	r3, [r3, #6]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d008      	beq.n	8003252 <rfalTransceiveTx+0x442>
 8003240:	4b1b      	ldr	r3, [pc, #108]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003242:	799b      	ldrb	r3, [r3, #6]
 8003244:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003248:	b2db      	uxtb	r3, r3
 800324a:	4619      	mov	r1, r3
 800324c:	2001      	movs	r0, #1
 800324e:	f003 f91e 	bl	800648e <st25r3916WriteTestRegister>
            
            /* Goto Rx */
            gRFAL.TxRx.state  =  RFAL_TXRX_STATE_RX_IDLE;
 8003252:	4b17      	ldr	r3, [pc, #92]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003254:	2251      	movs	r2, #81	@ 0x51
 8003256:	761a      	strb	r2, [r3, #24]
            break;
 8003258:	e026      	b.n	80032a8 <rfalTransceiveTx+0x498>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_FAIL:
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 800325a:	4b15      	ldr	r3, [pc, #84]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800325c:	8b5b      	ldrh	r3, [r3, #26]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d102      	bne.n	8003268 <rfalTransceiveTx+0x458>
            {                
                gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8003262:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003264:	2208      	movs	r2, #8
 8003266:	835a      	strh	r2, [r3, #26]
            }
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 8003268:	4b11      	ldr	r3, [pc, #68]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800326a:	799b      	ldrb	r3, [r3, #6]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <rfalTransceiveTx+0x468>
 8003270:	2140      	movs	r1, #64	@ 0x40
 8003272:	2001      	movs	r0, #1
 8003274:	f003 f90b 	bl	800648e <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 8003278:	f7ff fcb8 	bl	8002bec <rfalCleanupTransceive>
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 800327c:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800327e:	2200      	movs	r2, #0
 8003280:	761a      	strb	r2, [r3, #24]
            break;
 8003282:	e011      	b.n	80032a8 <rfalTransceiveTx+0x498>
        
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8003284:	4b0a      	ldr	r3, [pc, #40]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 8003286:	2208      	movs	r2, #8
 8003288:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800328a:	4b09      	ldr	r3, [pc, #36]	@ (80032b0 <rfalTransceiveTx+0x4a0>)
 800328c:	2214      	movs	r2, #20
 800328e:	761a      	strb	r2, [r3, #24]
            break;
 8003290:	e00a      	b.n	80032a8 <rfalTransceiveTx+0x498>
                break;
 8003292:	bf00      	nop
 8003294:	e008      	b.n	80032a8 <rfalTransceiveTx+0x498>
                   break;
 8003296:	bf00      	nop
 8003298:	e006      	b.n	80032a8 <rfalTransceiveTx+0x498>
                    break;
 800329a:	bf00      	nop
 800329c:	e004      	b.n	80032a8 <rfalTransceiveTx+0x498>
               break;  /* No interrupt to process */
 800329e:	bf00      	nop
 80032a0:	e002      	b.n	80032a8 <rfalTransceiveTx+0x498>
               break;  /* No interrupt to process */
 80032a2:	bf00      	nop
 80032a4:	e000      	b.n	80032a8 <rfalTransceiveTx+0x498>
                break;  /* Ignore ST25R3916 FIFO WL if total TxLen is already on the FIFO */
 80032a6:	bf00      	nop
    }
}
 80032a8:	bf00      	nop
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bdb0      	pop	{r4, r5, r7, pc}
 80032b0:	20002a64 	.word	0x20002a64
 80032b4:	20002c7c 	.word	0x20002c7c
 80032b8:	20002e84 	.word	0x20002e84
 80032bc:	20002a9e 	.word	0x20002a9e

080032c0 <rfalTransceiveRx>:


/*******************************************************************************/
static void rfalTransceiveRx( void )
{
 80032c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032c2:	b089      	sub	sp, #36	@ 0x24
 80032c4:	af04      	add	r7, sp, #16
    volatile uint32_t irqs;
    uint16_t          tmp;
    uint16_t          aux;
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 80032c6:	2300      	movs	r3, #0
 80032c8:	607b      	str	r3, [r7, #4]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 80032ca:	4b9f      	ldr	r3, [pc, #636]	@ (8003548 <rfalTransceiveRx+0x288>)
 80032cc:	7e1a      	ldrb	r2, [r3, #24]
 80032ce:	4b9e      	ldr	r3, [pc, #632]	@ (8003548 <rfalTransceiveRx+0x288>)
 80032d0:	7e5b      	ldrb	r3, [r3, #25]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d003      	beq.n	80032de <rfalTransceiveRx+0x1e>
    {
        #if 0 /* Debug purposes */
            rfalLogD( "RFAL: lastSt: %d curSt: %d \r\n", gRFAL.TxRx.lastState, gRFAL.TxRx.state );
        #endif

        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 80032d6:	4b9c      	ldr	r3, [pc, #624]	@ (8003548 <rfalTransceiveRx+0x288>)
 80032d8:	7e1a      	ldrb	r2, [r3, #24]
 80032da:	4b9b      	ldr	r3, [pc, #620]	@ (8003548 <rfalTransceiveRx+0x288>)
 80032dc:	765a      	strb	r2, [r3, #25]
    }
    
    switch( gRFAL.TxRx.state )
 80032de:	4b9a      	ldr	r3, [pc, #616]	@ (8003548 <rfalTransceiveRx+0x288>)
 80032e0:	7e1b      	ldrb	r3, [r3, #24]
 80032e2:	3b51      	subs	r3, #81	@ 0x51
 80032e4:	2b09      	cmp	r3, #9
 80032e6:	f200 8362 	bhi.w	80039ae <rfalTransceiveRx+0x6ee>
 80032ea:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <rfalTransceiveRx+0x30>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003319 	.word	0x08003319
 80032f4:	080038db 	.word	0x080038db
 80032f8:	0800335d 	.word	0x0800335d
 80032fc:	08003401 	.word	0x08003401
 8003300:	0800381f 	.word	0x0800381f
 8003304:	080034e1 	.word	0x080034e1
 8003308:	0800361b 	.word	0x0800361b
 800330c:	08003959 	.word	0x08003959
 8003310:	080037fd 	.word	0x080037fd
 8003314:	080038b1 	.word	0x080038b1
    {
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_IDLE:
            
            /* Clear rx counters */
            gRFAL.fifo.bytesWritten   = 0;            /* Total bytes written on RxBuffer         */
 8003318:	4b8b      	ldr	r3, [pc, #556]	@ (8003548 <rfalTransceiveRx+0x288>)
 800331a:	2200      	movs	r2, #0
 800331c:	879a      	strh	r2, [r3, #60]	@ 0x3c
            gRFAL.fifo.bytesTotal     = 0;            /* Total bytes in FIFO will now be from Rx */
 800331e:	4b8a      	ldr	r3, [pc, #552]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003320:	2200      	movs	r2, #0
 8003322:	875a      	strh	r2, [r3, #58]	@ 0x3a
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 8003324:	4b88      	ldr	r3, [pc, #544]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <rfalTransceiveRx+0x74>
            {
                *gRFAL.TxRx.ctx.rxRcvdLen = 0;
 800332c:	4b86      	ldr	r3, [pc, #536]	@ (8003548 <rfalTransceiveRx+0x288>)
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	2200      	movs	r2, #0
 8003332:	801a      	strh	r2, [r3, #0]
            }
            
            /*******************************************************************************/
            /* REMARK: Silicon workaround ST25R3916 Errata #2.1.3                          */
            rfalTimerStart( gRFAL.tmr.PPON2, 10U );
 8003334:	200a      	movs	r0, #10
 8003336:	f003 fc64 	bl	8006c02 <timerCalculateTimer>
 800333a:	4603      	mov	r3, r0
 800333c:	4a82      	ldr	r2, [pc, #520]	@ (8003548 <rfalTransceiveRx+0x288>)
 800333e:	6493      	str	r3, [r2, #72]	@ 0x48
            /*******************************************************************************/
           
            gRFAL.TxRx.state = ( rfalIsModeActiveComm( gRFAL.mode ) ? RFAL_TXRX_STATE_RX_WAIT_EON : RFAL_TXRX_STATE_RX_WAIT_RXS );
 8003340:	4b81      	ldr	r3, [pc, #516]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003342:	785b      	ldrb	r3, [r3, #1]
 8003344:	2b09      	cmp	r3, #9
 8003346:	d003      	beq.n	8003350 <rfalTransceiveRx+0x90>
 8003348:	4b7f      	ldr	r3, [pc, #508]	@ (8003548 <rfalTransceiveRx+0x288>)
 800334a:	785b      	ldrb	r3, [r3, #1]
 800334c:	2b0d      	cmp	r3, #13
 800334e:	d101      	bne.n	8003354 <rfalTransceiveRx+0x94>
 8003350:	2252      	movs	r2, #82	@ 0x52
 8003352:	e000      	b.n	8003356 <rfalTransceiveRx+0x96>
 8003354:	2253      	movs	r2, #83	@ 0x53
 8003356:	4b7c      	ldr	r3, [pc, #496]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003358:	761a      	strb	r2, [r3, #24]
            break;
 800335a:	e338      	b.n	80039ce <rfalTransceiveRx+0x70e>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_WAIT_RXS:
            
            /*******************************************************************************/
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_NRE | ST25R3916_IRQ_MASK_EOF) );
 800335c:	f644 0020 	movw	r0, #18464	@ 0x4820
 8003360:	f003 fb34 	bl	80069cc <st25r3916GetInterrupt>
 8003364:	4603      	mov	r3, r0
 8003366:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 8326 	beq.w	80039bc <rfalTransceiveRx+0x6fc>
            {
                break;  /* No interrupt to process */
            }
            
            /* Only raise Timeout if NRE is detected with no Rx Start (NRT EMV mode) */
            if( ((irqs & ST25R3916_IRQ_MASK_NRE) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXS) == 0U) )
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00b      	beq.n	8003392 <rfalTransceiveRx+0xd2>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f003 0320 	and.w	r3, r3, #32
 8003380:	2b00      	cmp	r3, #0
 8003382:	d106      	bne.n	8003392 <rfalTransceiveRx+0xd2>
            {
                gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8003384:	4b70      	ldr	r3, [pc, #448]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003386:	2204      	movs	r2, #4
 8003388:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800338a:	4b6f      	ldr	r3, [pc, #444]	@ (8003548 <rfalTransceiveRx+0x288>)
 800338c:	225a      	movs	r2, #90	@ 0x5a
 800338e:	761a      	strb	r2, [r3, #24]
                break;
 8003390:	e31d      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            /* Only raise Link Loss if EOF is detected with no Rx Start */
            if( ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXS) == 0U) )
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003398:	2b00      	cmp	r3, #0
 800339a:	d015      	beq.n	80033c8 <rfalTransceiveRx+0x108>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d110      	bne.n	80033c8 <rfalTransceiveRx+0x108>
            {
                /* In AP2P a Field On has already occurred - treat this as timeout | mute */
                gRFAL.TxRx.status = ( rfalIsModeActiveComm( gRFAL.mode ) ? RFAL_ERR_TIMEOUT : RFAL_ERR_LINK_LOSS );
 80033a6:	4b68      	ldr	r3, [pc, #416]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033a8:	785b      	ldrb	r3, [r3, #1]
 80033aa:	2b09      	cmp	r3, #9
 80033ac:	d003      	beq.n	80033b6 <rfalTransceiveRx+0xf6>
 80033ae:	4b66      	ldr	r3, [pc, #408]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033b0:	785b      	ldrb	r3, [r3, #1]
 80033b2:	2b0d      	cmp	r3, #13
 80033b4:	d101      	bne.n	80033ba <rfalTransceiveRx+0xfa>
 80033b6:	2204      	movs	r2, #4
 80033b8:	e000      	b.n	80033bc <rfalTransceiveRx+0xfc>
 80033ba:	2225      	movs	r2, #37	@ 0x25
 80033bc:	4b62      	ldr	r3, [pc, #392]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033be:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80033c0:	4b61      	ldr	r3, [pc, #388]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033c2:	225a      	movs	r2, #90	@ 0x5a
 80033c4:	761a      	strb	r2, [r3, #24]
                break;
 80033c6:	e302      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_RXS) != 0U )
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f003 0320 	and.w	r3, r3, #32
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00f      	beq.n	80033f2 <rfalTransceiveRx+0x132>
            {
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #2.1.2                          */
                /* Rarely on corrupted frames I_rxs gets signaled but I_rxe is not signaled    */
                /* Use a SW timer to handle an eventual missing RXE                            */
                rfalTimerStart( gRFAL.tmr.RXE, RFAL_NORXE_TOUT );
 80033d2:	2032      	movs	r0, #50	@ 0x32
 80033d4:	f003 fc15 	bl	8006c02 <timerCalculateTimer>
 80033d8:	4603      	mov	r3, r0
 80033da:	4a5b      	ldr	r2, [pc, #364]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033dc:	6453      	str	r3, [r2, #68]	@ 0x44
                /*******************************************************************************/
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 80033de:	4b5a      	ldr	r3, [pc, #360]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033e0:	2254      	movs	r2, #84	@ 0x54
 80033e2:	761a      	strb	r2, [r3, #24]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
                break;
            }
            
            /* remove NRE that might appear together (NRT EMV mode), and remove RXS, but keep EOF if present for next state */
            irqs &= ~(ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_NRE);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033ea:	f023 0320 	bic.w	r3, r3, #32
 80033ee:	607b      	str	r3, [r7, #4]
 80033f0:	e006      	b.n	8003400 <rfalTransceiveRx+0x140>
                gRFAL.TxRx.status = RFAL_ERR_IO;
 80033f2:	4b55      	ldr	r3, [pc, #340]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033f4:	2203      	movs	r2, #3
 80033f6:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80033f8:	4b53      	ldr	r3, [pc, #332]	@ (8003548 <rfalTransceiveRx+0x288>)
 80033fa:	225a      	movs	r2, #90	@ 0x5a
 80033fc:	761a      	strb	r2, [r3, #24]
                break;
 80033fe:	e2e6      	b.n	80039ce <rfalTransceiveRx+0x70e>
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_RXE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            
            irqs |= st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE  | ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RX_REST | ST25R3916_IRQ_MASK_WU_F ) );
 8003400:	4852      	ldr	r0, [pc, #328]	@ (800354c <rfalTransceiveRx+0x28c>)
 8003402:	f003 fae3 	bl	80069cc <st25r3916GetInterrupt>
 8003406:	4602      	mov	r2, r0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4313      	orrs	r3, r2
 800340c:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10f      	bne.n	8003434 <rfalTransceiveRx+0x174>
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #2.1.2                          */
                /* ST25R396 may indicate RXS without RXE afterwards, this happens rarely on    */
                /* corrupted frames.                                                           */
                /* SW timer is used to timeout upon a missing RXE                              */
                if( rfalTimerisExpired( gRFAL.tmr.RXE ) )
 8003414:	4b4c      	ldr	r3, [pc, #304]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003418:	4618      	mov	r0, r3
 800341a:	f003 fc00 	bl	8006c1e <timerIsExpired>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 82cd 	beq.w	80039c0 <rfalTransceiveRx+0x700>
                {
                    gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8003426:	4b48      	ldr	r3, [pc, #288]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003428:	2209      	movs	r2, #9
 800342a:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800342c:	4b46      	ldr	r3, [pc, #280]	@ (8003548 <rfalTransceiveRx+0x288>)
 800342e:	225a      	movs	r2, #90	@ 0x5a
 8003430:	761a      	strb	r2, [r3, #24]
                }
                /*******************************************************************************/
            
                break;  /* No interrupt to process */
 8003432:	e2c5      	b.n	80039c0 <rfalTransceiveRx+0x700>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_RX_REST) != 0U )
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d02f      	beq.n	800349e <rfalTransceiveRx+0x1de>
            {
                /* RX_REST indicates that Receiver has been reseted due to EMD, therefore a RXS + RXE should *
                 * follow if a good reception is followed within the valid initial timeout                   */
                
                /* Check whether NRT has expired already, if so signal a timeout */
                if( st25r3916GetInterrupt( ST25R3916_IRQ_MASK_NRE ) != 0U )
 800343e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003442:	f003 fac3 	bl	80069cc <st25r3916GetInterrupt>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d006      	beq.n	800345a <rfalTransceiveRx+0x19a>
                {
                    gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 800344c:	4b3e      	ldr	r3, [pc, #248]	@ (8003548 <rfalTransceiveRx+0x288>)
 800344e:	2204      	movs	r2, #4
 8003450:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003452:	4b3d      	ldr	r3, [pc, #244]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003454:	225a      	movs	r2, #90	@ 0x5a
 8003456:	761a      	strb	r2, [r3, #24]
                    break;
 8003458:	e2b9      	b.n	80039ce <rfalTransceiveRx+0x70e>
                }
                if( st25r3916CheckReg( ST25R3916_REG_NFCIP1_BIT_RATE, ST25R3916_REG_NFCIP1_BIT_RATE_nrt_on, 0 ) )   /* MISRA 13.5 */
 800345a:	2200      	movs	r2, #0
 800345c:	2102      	movs	r1, #2
 800345e:	2024      	movs	r0, #36	@ 0x24
 8003460:	f003 f922 	bl	80066a8 <st25r3916CheckReg>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d006      	beq.n	8003478 <rfalTransceiveRx+0x1b8>
                {
                    gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 800346a:	4b37      	ldr	r3, [pc, #220]	@ (8003548 <rfalTransceiveRx+0x288>)
 800346c:	2204      	movs	r2, #4
 800346e:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003470:	4b35      	ldr	r3, [pc, #212]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003472:	225a      	movs	r2, #90	@ 0x5a
 8003474:	761a      	strb	r2, [r3, #24]
                    break;
 8003476:	e2aa      	b.n	80039ce <rfalTransceiveRx+0x70e>
                }
                
                /* Discard any previous RXS */
                st25r3916GetInterrupt( ST25R3916_IRQ_MASK_RXS );
 8003478:	2020      	movs	r0, #32
 800347a:	f003 faa7 	bl	80069cc <st25r3916GetInterrupt>
                
                /* Check whether a following reception has already started */
                if( st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_rx_act, ST25R3916_REG_AUX_DISPLAY_rx_act) )
 800347e:	2204      	movs	r2, #4
 8003480:	2104      	movs	r1, #4
 8003482:	2031      	movs	r0, #49	@ 0x31
 8003484:	f003 f910 	bl	80066a8 <st25r3916CheckReg>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <rfalTransceiveRx+0x1d6>
                {
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 800348e:	4b2e      	ldr	r3, [pc, #184]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003490:	2254      	movs	r2, #84	@ 0x54
 8003492:	761a      	strb	r2, [r3, #24]
                    break;
 8003494:	e29b      	b.n	80039ce <rfalTransceiveRx+0x70e>
                }
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXS;
 8003496:	4b2c      	ldr	r3, [pc, #176]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003498:	2253      	movs	r2, #83	@ 0x53
 800349a:	761a      	strb	r2, [r3, #24]
                break;
 800349c:	e297      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            if( ((irqs & ST25R3916_IRQ_MASK_FWL) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXE) == 0U) )
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <rfalTransceiveRx+0x1fa>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f003 0310 	and.w	r3, r3, #16
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d103      	bne.n	80034ba <rfalTransceiveRx+0x1fa>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_FIFO;
 80034b2:	4b25      	ldr	r3, [pc, #148]	@ (8003548 <rfalTransceiveRx+0x288>)
 80034b4:	2255      	movs	r2, #85	@ 0x55
 80034b6:	761a      	strb	r2, [r3, #24]
                break;
 80034b8:	e289      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            /* Automatic responses allowed during TxRx only for the SENSF_REQ */
            if( (irqs & ST25R3916_IRQ_MASK_WU_F) != 0U )
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <rfalTransceiveRx+0x20c>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 80034c4:	4b20      	ldr	r3, [pc, #128]	@ (8003548 <rfalTransceiveRx+0x288>)
 80034c6:	2253      	movs	r2, #83	@ 0x53
 80034c8:	761a      	strb	r2, [r3, #24]
                break;
 80034ca:	e280      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            /* After RXE retrieve and check for any error irqs */
            irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_COL) );
 80034cc:	4820      	ldr	r0, [pc, #128]	@ (8003550 <rfalTransceiveRx+0x290>)
 80034ce:	f003 fa7d 	bl	80069cc <st25r3916GetInterrupt>
 80034d2:	4602      	mov	r2, r0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	607b      	str	r3, [r7, #4]
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_ERR_CHECK;
 80034da:	4b1b      	ldr	r3, [pc, #108]	@ (8003548 <rfalTransceiveRx+0x288>)
 80034dc:	2256      	movs	r2, #86	@ 0x56
 80034de:	761a      	strb	r2, [r3, #24]
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_ERR_CHECK:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( (irqs & ST25R3916_IRQ_MASK_ERR1) != 0U )
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d008      	beq.n	80034fc <rfalTransceiveRx+0x23c>
            {
                gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 80034ea:	4b17      	ldr	r3, [pc, #92]	@ (8003548 <rfalTransceiveRx+0x288>)
 80034ec:	2209      	movs	r2, #9
 80034ee:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 80034f0:	4b15      	ldr	r3, [pc, #84]	@ (8003548 <rfalTransceiveRx+0x288>)
 80034f2:	2257      	movs	r2, #87	@ 0x57
 80034f4:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 80034f6:	f7ff fb3f 	bl	8002b78 <rfalErrorHandling>
                break;
 80034fa:	e268      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            /* Discard Soft Framing errors in AP2P and CE */
            /* Discard Soft Framing errors in CTS as Correlator does not support no_eof */
            else if( (rfalIsModePassivePoll( gRFAL.mode )) && ((irqs & ST25R3916_IRQ_MASK_ERR2) != 0U) && (gRFAL.mode != RFAL_MODE_POLL_B_CTS) )
 80034fc:	4b12      	ldr	r3, [pc, #72]	@ (8003548 <rfalTransceiveRx+0x288>)
 80034fe:	785b      	ldrb	r3, [r3, #1]
 8003500:	2b09      	cmp	r3, #9
 8003502:	d027      	beq.n	8003554 <rfalTransceiveRx+0x294>
 8003504:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003506:	785b      	ldrb	r3, [r3, #1]
 8003508:	2b0d      	cmp	r3, #13
 800350a:	d023      	beq.n	8003554 <rfalTransceiveRx+0x294>
 800350c:	4b0e      	ldr	r3, [pc, #56]	@ (8003548 <rfalTransceiveRx+0x288>)
 800350e:	785b      	ldrb	r3, [r3, #1]
 8003510:	2b0a      	cmp	r3, #10
 8003512:	d01f      	beq.n	8003554 <rfalTransceiveRx+0x294>
 8003514:	4b0c      	ldr	r3, [pc, #48]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003516:	785b      	ldrb	r3, [r3, #1]
 8003518:	2b0b      	cmp	r3, #11
 800351a:	d01b      	beq.n	8003554 <rfalTransceiveRx+0x294>
 800351c:	4b0a      	ldr	r3, [pc, #40]	@ (8003548 <rfalTransceiveRx+0x288>)
 800351e:	785b      	ldrb	r3, [r3, #1]
 8003520:	2b0c      	cmp	r3, #12
 8003522:	d017      	beq.n	8003554 <rfalTransceiveRx+0x294>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d012      	beq.n	8003554 <rfalTransceiveRx+0x294>
 800352e:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003530:	785b      	ldrb	r3, [r3, #1]
 8003532:	2b05      	cmp	r3, #5
 8003534:	d00e      	beq.n	8003554 <rfalTransceiveRx+0x294>
            {
                gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8003536:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <rfalTransceiveRx+0x288>)
 8003538:	2209      	movs	r2, #9
 800353a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800353c:	4b02      	ldr	r3, [pc, #8]	@ (8003548 <rfalTransceiveRx+0x288>)
 800353e:	2257      	movs	r2, #87	@ 0x57
 8003540:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8003542:	f7ff fb19 	bl	8002b78 <rfalErrorHandling>
                break;
 8003546:	e242      	b.n	80039ce <rfalTransceiveRx+0x70e>
 8003548:	20002a64 	.word	0x20002a64
 800354c:	08000852 	.word	0x08000852
 8003550:	00f00004 	.word	0x00f00004
            }
            else if( (irqs & ST25R3916_IRQ_MASK_PAR) != 0U )
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d008      	beq.n	8003570 <rfalTransceiveRx+0x2b0>
            {
                gRFAL.TxRx.status = RFAL_ERR_PAR;
 800355e:	4b99      	ldr	r3, [pc, #612]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003560:	221b      	movs	r2, #27
 8003562:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8003564:	4b97      	ldr	r3, [pc, #604]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003566:	2257      	movs	r2, #87	@ 0x57
 8003568:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800356a:	f7ff fb05 	bl	8002b78 <rfalErrorHandling>
                break;
 800356e:	e22e      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_CRC) != 0U )
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d008      	beq.n	800358c <rfalTransceiveRx+0x2cc>
            {
                gRFAL.TxRx.status = RFAL_ERR_CRC;
 800357a:	4b92      	ldr	r3, [pc, #584]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800357c:	2215      	movs	r2, #21
 800357e:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8003580:	4b90      	ldr	r3, [pc, #576]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003582:	2257      	movs	r2, #87	@ 0x57
 8003584:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8003586:	f7ff faf7 	bl	8002b78 <rfalErrorHandling>
                break;
 800358a:	e220      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_COL) != 0U )
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f003 0304 	and.w	r3, r3, #4
 8003592:	2b00      	cmp	r3, #0
 8003594:	d008      	beq.n	80035a8 <rfalTransceiveRx+0x2e8>
            {
                gRFAL.TxRx.status = RFAL_ERR_RF_COLLISION;
 8003596:	4b8b      	ldr	r3, [pc, #556]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003598:	221d      	movs	r2, #29
 800359a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800359c:	4b89      	ldr	r3, [pc, #548]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800359e:	2257      	movs	r2, #87	@ 0x57
 80035a0:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 80035a2:	f7ff fae9 	bl	8002b78 <rfalErrorHandling>
                break;
 80035a6:	e212      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            else if( rfalIsModePassiveListen( gRFAL.mode ) && ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) )
 80035a8:	4b86      	ldr	r3, [pc, #536]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80035aa:	785b      	ldrb	r3, [r3, #1]
 80035ac:	2b0a      	cmp	r3, #10
 80035ae:	d007      	beq.n	80035c0 <rfalTransceiveRx+0x300>
 80035b0:	4b84      	ldr	r3, [pc, #528]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80035b2:	785b      	ldrb	r3, [r3, #1]
 80035b4:	2b0b      	cmp	r3, #11
 80035b6:	d003      	beq.n	80035c0 <rfalTransceiveRx+0x300>
 80035b8:	4b82      	ldr	r3, [pc, #520]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80035ba:	785b      	ldrb	r3, [r3, #1]
 80035bc:	2b0c      	cmp	r3, #12
 80035be:	d10b      	bne.n	80035d8 <rfalTransceiveRx+0x318>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d006      	beq.n	80035d8 <rfalTransceiveRx+0x318>
            {
                 gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 80035ca:	4b7e      	ldr	r3, [pc, #504]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80035cc:	2225      	movs	r2, #37	@ 0x25
 80035ce:	835a      	strh	r2, [r3, #26]
                 gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80035d0:	4b7c      	ldr	r3, [pc, #496]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80035d2:	225a      	movs	r2, #90	@ 0x5a
 80035d4:	761a      	strb	r2, [r3, #24]
                 break;
 80035d6:	e1fa      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f003 0310 	and.w	r3, r3, #16
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d014      	beq.n	800360c <rfalTransceiveRx+0x34c>
            {
                /* Reception ended without any error indication,                  *
                 * check FIFO status for malformed or incomplete frames           */
                
                /* Check if the reception ends with an incomplete byte (residual bits) */
                if( rfalFIFOStatusIsIncompleteByte() )
 80035e2:	f000 fa37 	bl	8003a54 <rfalFIFOStatusIsIncompleteByte>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <rfalTransceiveRx+0x334>
                {
                   gRFAL.TxRx.status = RFAL_ERR_INCOMPLETE_BYTE;
 80035ec:	4b75      	ldr	r3, [pc, #468]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80035ee:	2228      	movs	r2, #40	@ 0x28
 80035f0:	835a      	strh	r2, [r3, #26]
 80035f2:	e007      	b.n	8003604 <rfalTransceiveRx+0x344>
                }
                /* Check if the reception ends missing parity bit */
                else if( rfalFIFOStatusIsMissingPar() )
 80035f4:	f000 fa40 	bl	8003a78 <rfalFIFOStatusIsMissingPar>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <rfalTransceiveRx+0x344>
                {
                   gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 80035fe:	4b71      	ldr	r3, [pc, #452]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003600:	2209      	movs	r2, #9
 8003602:	835a      	strh	r2, [r3, #26]
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_DATA;
 8003604:	4b6f      	ldr	r3, [pc, #444]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003606:	2257      	movs	r2, #87	@ 0x57
 8003608:	761a      	strb	r2, [r3, #24]
 800360a:	e006      	b.n	800361a <rfalTransceiveRx+0x35a>
            }
            else
            {
                gRFAL.TxRx.status = RFAL_ERR_IO;
 800360c:	4b6d      	ldr	r3, [pc, #436]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800360e:	2203      	movs	r2, #3
 8003610:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003612:	4b6c      	ldr	r3, [pc, #432]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003614:	225a      	movs	r2, #90	@ 0x5a
 8003616:	761a      	strb	r2, [r3, #24]
                break;
 8003618:	e1d9      	b.n	80039ce <rfalTransceiveRx+0x70e>
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_READ_DATA:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
                      
            tmp = rfalFIFOStatusGetNumBytes();
 800361a:	f000 fa01 	bl	8003a20 <rfalFIFOStatusGetNumBytes>
 800361e:	4603      	mov	r3, r0
 8003620:	81fb      	strh	r3, [r7, #14]
                        
            /*******************************************************************************/
            /* Check if CRC should not be placed in rxBuf                                  */
            if( ((gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP) == 0U) )
 8003622:	4b68      	ldr	r3, [pc, #416]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d117      	bne.n	800365e <rfalTransceiveRx+0x39e>
            {
                /* if received frame was bigger than CRC */
                if( (uint16_t)(gRFAL.fifo.bytesTotal + tmp) > 0U )
 800362e:	4b65      	ldr	r3, [pc, #404]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003630:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8003632:	89fb      	ldrh	r3, [r7, #14]
 8003634:	4413      	add	r3, r2
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d010      	beq.n	800365e <rfalTransceiveRx+0x39e>
                {
                    /* By default CRC will not be placed into the rxBuffer */
                    if( ( tmp > RFAL_CRC_LEN) )  
 800363c:	89fb      	ldrh	r3, [r7, #14]
 800363e:	2b02      	cmp	r3, #2
 8003640:	d903      	bls.n	800364a <rfalTransceiveRx+0x38a>
                    {
                        tmp -= RFAL_CRC_LEN;
 8003642:	89fb      	ldrh	r3, [r7, #14]
 8003644:	3b02      	subs	r3, #2
 8003646:	81fb      	strh	r3, [r7, #14]
 8003648:	e009      	b.n	800365e <rfalTransceiveRx+0x39e>
                    }
                    /* If the CRC was already placed into rxBuffer (due to WL interrupt where CRC was already in FIFO Read)
                     * cannot remove it from rxBuf. Can only remove it from rxBufLen not indicate the presence of CRC    */ 
                    else if(gRFAL.fifo.bytesTotal > RFAL_CRC_LEN)                       
 800364a:	4b5e      	ldr	r3, [pc, #376]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800364c:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800364e:	2b02      	cmp	r3, #2
 8003650:	d905      	bls.n	800365e <rfalTransceiveRx+0x39e>
                    {                        
                        gRFAL.fifo.bytesTotal -= RFAL_CRC_LEN;
 8003652:	4b5c      	ldr	r3, [pc, #368]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003654:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003656:	3b02      	subs	r3, #2
 8003658:	b29a      	uxth	r2, r3
 800365a:	4b5a      	ldr	r3, [pc, #360]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800365c:	875a      	strh	r2, [r3, #58]	@ 0x3a
                        /* MISRA 15.7 - Empty else */
                    }
                }
            }
            
            gRFAL.fifo.bytesTotal += tmp;                    /* add to total bytes counter */
 800365e:	4b59      	ldr	r3, [pc, #356]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003660:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8003662:	89fb      	ldrh	r3, [r7, #14]
 8003664:	4413      	add	r3, r2
 8003666:	b29a      	uxth	r2, r3
 8003668:	4b56      	ldr	r3, [pc, #344]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800366a:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /*******************************************************************************/
            /* Check if remaining bytes fit on the rxBuf available                         */
            if( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) )
 800366c:	4b55      	ldr	r3, [pc, #340]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800366e:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8003670:	4b54      	ldr	r3, [pc, #336]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003674:	3307      	adds	r3, #7
 8003676:	08db      	lsrs	r3, r3, #3
 8003678:	b29b      	uxth	r3, r3
 800367a:	429a      	cmp	r2, r3
 800367c:	d90f      	bls.n	800369e <rfalTransceiveRx+0x3de>
            {
                tmp = (uint16_t)( rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten);
 800367e:	4b51      	ldr	r3, [pc, #324]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003682:	3307      	adds	r3, #7
 8003684:	08db      	lsrs	r3, r3, #3
 8003686:	b29a      	uxth	r2, r3
 8003688:	4b4e      	ldr	r3, [pc, #312]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800368a:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	81fb      	strh	r3, [r7, #14]
                
                /* Transmission errors have precedence over buffer error */
                if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 8003690:	4b4c      	ldr	r3, [pc, #304]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003692:	8b5b      	ldrh	r3, [r3, #26]
 8003694:	2b02      	cmp	r3, #2
 8003696:	d102      	bne.n	800369e <rfalTransceiveRx+0x3de>
                {
                    gRFAL.TxRx.status = RFAL_ERR_NOMEM;
 8003698:	4b4a      	ldr	r3, [pc, #296]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800369a:	2201      	movs	r2, #1
 800369c:	835a      	strh	r2, [r3, #26]
                }
            }

            /*******************************************************************************/
            /* Retrieve remaining bytes from FIFO to rxBuf, and assign total length rcvd   */
            st25r3916ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], tmp);
 800369e:	4b49      	ldr	r3, [pc, #292]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a2:	4a48      	ldr	r2, [pc, #288]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036a4:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 80036a6:	4413      	add	r3, r2
 80036a8:	89fa      	ldrh	r2, [r7, #14]
 80036aa:	4611      	mov	r1, r2
 80036ac:	4618      	mov	r0, r3
 80036ae:	f002 fe30 	bl	8006312 <st25r3916ReadFifo>
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 80036b2:	4b44      	ldr	r3, [pc, #272]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d019      	beq.n	80036ee <rfalTransceiveRx+0x42e>
            {
                (*gRFAL.TxRx.ctx.rxRcvdLen) = (uint16_t)rfalConvBytesToBits( gRFAL.fifo.bytesTotal );
 80036ba:	4b42      	ldr	r3, [pc, #264]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036bc:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 80036be:	4b41      	ldr	r3, [pc, #260]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c2:	00d2      	lsls	r2, r2, #3
 80036c4:	b292      	uxth	r2, r2
 80036c6:	801a      	strh	r2, [r3, #0]
                if( rfalFIFOStatusIsIncompleteByte() )
 80036c8:	f000 f9c4 	bl	8003a54 <rfalFIFOStatusIsIncompleteByte>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00d      	beq.n	80036ee <rfalTransceiveRx+0x42e>
                {
                    (*gRFAL.TxRx.ctx.rxRcvdLen) -= (RFAL_BITS_IN_BYTE - rfalFIFOGetNumIncompleteBits());
 80036d2:	f000 f9e3 	bl	8003a9c <rfalFIFOGetNumIncompleteBits>
 80036d6:	4603      	mov	r3, r0
 80036d8:	f1c3 0208 	rsb	r2, r3, #8
 80036dc:	4b39      	ldr	r3, [pc, #228]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e0:	8819      	ldrh	r1, [r3, #0]
 80036e2:	b292      	uxth	r2, r2
 80036e4:	4b37      	ldr	r3, [pc, #220]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	1a8a      	subs	r2, r1, r2
 80036ea:	b292      	uxth	r2, r2
 80036ec:	801a      	strh	r2, [r3, #0]
            }

        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* Decode sub bit stream into payload bits for NFCV, if no error found so far  */
            if( ((RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode)) && (gRFAL.TxRx.status == RFAL_ERR_BUSY) )
 80036ee:	4b35      	ldr	r3, [pc, #212]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036f0:	785b      	ldrb	r3, [r3, #1]
 80036f2:	2b07      	cmp	r3, #7
 80036f4:	d003      	beq.n	80036fe <rfalTransceiveRx+0x43e>
 80036f6:	4b33      	ldr	r3, [pc, #204]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80036f8:	785b      	ldrb	r3, [r3, #1]
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d167      	bne.n	80037ce <rfalTransceiveRx+0x50e>
 80036fe:	4b31      	ldr	r3, [pc, #196]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003700:	8b5b      	ldrh	r3, [r3, #26]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d163      	bne.n	80037ce <rfalTransceiveRx+0x50e>
            {
                ReturnCode ret;
                uint16_t offset = 0; /* REMARK offset not currently used */
 8003706:	2300      	movs	r3, #0
 8003708:	807b      	strh	r3, [r7, #2]

                ret = rfalIso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 800370a:	4b2e      	ldr	r3, [pc, #184]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800370c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800370e:	4b2d      	ldr	r3, [pc, #180]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003710:	8f5c      	ldrh	r4, [r3, #58]	@ 0x3a
 8003712:	4b2c      	ldr	r3, [pc, #176]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003714:	f8d3 542c 	ldr.w	r5, [r3, #1068]	@ 0x42c
                        gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes(gRFAL.nfcvData.origCtx.rxBufLen), &offset, gRFAL.nfcvData.origCtx.rxRcvdLen, gRFAL.nfcvData.ignoreBits, (RFAL_MODE_POLL_PICOPASS == gRFAL.mode));
 8003718:	4b2a      	ldr	r3, [pc, #168]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800371a:	f8b3 3430 	ldrh.w	r3, [r3, #1072]	@ 0x430
 800371e:	3307      	adds	r3, #7
 8003720:	08db      	lsrs	r3, r3, #3
                ret = rfalIso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 8003722:	b29e      	uxth	r6, r3
 8003724:	4b27      	ldr	r3, [pc, #156]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003726:	f8d3 3434 	ldr.w	r3, [r3, #1076]	@ 0x434
 800372a:	4a26      	ldr	r2, [pc, #152]	@ (80037c4 <rfalTransceiveRx+0x504>)
 800372c:	f8b2 2440 	ldrh.w	r2, [r2, #1088]	@ 0x440
                        gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes(gRFAL.nfcvData.origCtx.rxBufLen), &offset, gRFAL.nfcvData.origCtx.rxRcvdLen, gRFAL.nfcvData.ignoreBits, (RFAL_MODE_POLL_PICOPASS == gRFAL.mode));
 8003730:	4924      	ldr	r1, [pc, #144]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003732:	7849      	ldrb	r1, [r1, #1]
                ret = rfalIso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 8003734:	2908      	cmp	r1, #8
 8003736:	bf0c      	ite	eq
 8003738:	2101      	moveq	r1, #1
 800373a:	2100      	movne	r1, #0
 800373c:	b2c9      	uxtb	r1, r1
 800373e:	9103      	str	r1, [sp, #12]
 8003740:	9202      	str	r2, [sp, #8]
 8003742:	9301      	str	r3, [sp, #4]
 8003744:	1cbb      	adds	r3, r7, #2
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	4633      	mov	r3, r6
 800374a:	462a      	mov	r2, r5
 800374c:	4621      	mov	r1, r4
 800374e:	f00d fcc7 	bl	80110e0 <rfalIso15693VICCDecode>
 8003752:	4603      	mov	r3, r0
 8003754:	817b      	strh	r3, [r7, #10]
                
                if( ((RFAL_ERR_NONE == ret) || (RFAL_ERR_CRC == ret))
 8003756:	897b      	ldrh	r3, [r7, #10]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <rfalTransceiveRx+0x4a2>
 800375c:	897b      	ldrh	r3, [r7, #10]
 800375e:	2b15      	cmp	r3, #21
 8003760:	d11f      	bne.n	80037a2 <rfalTransceiveRx+0x4e2>
                     && (((uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP & gRFAL.nfcvData.origCtx.flags) == 0U)
 8003762:	4b18      	ldr	r3, [pc, #96]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003764:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d118      	bne.n	80037a2 <rfalTransceiveRx+0x4e2>
                     &&  ((*gRFAL.nfcvData.origCtx.rxRcvdLen % RFAL_BITS_IN_BYTE) == 0U)
 8003770:	4b14      	ldr	r3, [pc, #80]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003772:	f8d3 3434 	ldr.w	r3, [r3, #1076]	@ 0x434
 8003776:	881b      	ldrh	r3, [r3, #0]
 8003778:	f003 0307 	and.w	r3, r3, #7
 800377c:	b29b      	uxth	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10f      	bne.n	80037a2 <rfalTransceiveRx+0x4e2>
                     &&  (*gRFAL.nfcvData.origCtx.rxRcvdLen >= rfalConvBytesToBits(RFAL_CRC_LEN) )
 8003782:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003784:	f8d3 3434 	ldr.w	r3, [r3, #1076]	@ 0x434
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	2b0f      	cmp	r3, #15
 800378c:	d909      	bls.n	80037a2 <rfalTransceiveRx+0x4e2>
                   )
                {
                   *gRFAL.nfcvData.origCtx.rxRcvdLen -= (uint16_t)rfalConvBytesToBits(RFAL_CRC_LEN); /* Remove CRC */
 800378e:	4b0d      	ldr	r3, [pc, #52]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003790:	f8d3 3434 	ldr.w	r3, [r3, #1076]	@ 0x434
 8003794:	881a      	ldrh	r2, [r3, #0]
 8003796:	4b0b      	ldr	r3, [pc, #44]	@ (80037c4 <rfalTransceiveRx+0x504>)
 8003798:	f8d3 3434 	ldr.w	r3, [r3, #1076]	@ 0x434
 800379c:	3a10      	subs	r2, #16
 800379e:	b292      	uxth	r2, r2
 80037a0:	801a      	strh	r2, [r3, #0]
                st25r3916WriteFifo(gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes( *gRFAL.nfcvData.origCtx.rxRcvdLen));
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
            #endif
                
                /* Restore original ctx */
                gRFAL.TxRx.ctx    = gRFAL.nfcvData.origCtx;
 80037a2:	4a08      	ldr	r2, [pc, #32]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80037a4:	4b07      	ldr	r3, [pc, #28]	@ (80037c4 <rfalTransceiveRx+0x504>)
 80037a6:	f102 041c 	add.w	r4, r2, #28
 80037aa:	f203 4524 	addw	r5, r3, #1060	@ 0x424
 80037ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                gRFAL.TxRx.status = ((ret != RFAL_ERR_NONE) ? ret : RFAL_ERR_BUSY);
 80037ba:	897b      	ldrh	r3, [r7, #10]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <rfalTransceiveRx+0x508>
 80037c0:	897b      	ldrh	r3, [r7, #10]
 80037c2:	e002      	b.n	80037ca <rfalTransceiveRx+0x50a>
 80037c4:	20002a64 	.word	0x20002a64
 80037c8:	2302      	movs	r3, #2
 80037ca:	4a83      	ldr	r2, [pc, #524]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037cc:	8353      	strh	r3, [r2, #26]
            }
        #endif /* RFAL_FEATURE_NFCV */
            
            
            if( rfalIsModeActiveComm( gRFAL.mode ) )
 80037ce:	4b82      	ldr	r3, [pc, #520]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037d0:	785b      	ldrb	r3, [r3, #1]
 80037d2:	2b09      	cmp	r3, #9
 80037d4:	d003      	beq.n	80037de <rfalTransceiveRx+0x51e>
 80037d6:	4b80      	ldr	r3, [pc, #512]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037d8:	785b      	ldrb	r3, [r3, #1]
 80037da:	2b0d      	cmp	r3, #13
 80037dc:	d103      	bne.n	80037e6 <rfalTransceiveRx+0x526>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_EOF;
 80037de:	4b7e      	ldr	r3, [pc, #504]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037e0:	2258      	movs	r2, #88	@ 0x58
 80037e2:	761a      	strb	r2, [r3, #24]
                break;
 80037e4:	e0f3      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            /*******************************************************************************/
            /* If an error as been marked/detected don't fall into to RX_DONE  */
            if( gRFAL.TxRx.status != RFAL_ERR_BUSY )
 80037e6:	4b7c      	ldr	r3, [pc, #496]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037e8:	8b5b      	ldrh	r3, [r3, #26]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d003      	beq.n	80037f6 <rfalTransceiveRx+0x536>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_FAIL;
 80037ee:	4b7a      	ldr	r3, [pc, #488]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037f0:	225a      	movs	r2, #90	@ 0x5a
 80037f2:	761a      	strb	r2, [r3, #24]
                break;
 80037f4:	e0eb      	b.n	80039ce <rfalTransceiveRx+0x70e>
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_DONE;
 80037f6:	4b78      	ldr	r3, [pc, #480]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037f8:	2259      	movs	r2, #89	@ 0x59
 80037fa:	761a      	strb	r2, [r3, #24]
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 80037fc:	4b76      	ldr	r3, [pc, #472]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80037fe:	799b      	ldrb	r3, [r3, #6]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <rfalTransceiveRx+0x54c>
 8003804:	2140      	movs	r1, #64	@ 0x40
 8003806:	2001      	movs	r0, #1
 8003808:	f002 fe41 	bl	800648e <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 800380c:	f7ff f9ee 	bl	8002bec <rfalCleanupTransceive>

            
            gRFAL.TxRx.status = RFAL_ERR_NONE;
 8003810:	4b71      	ldr	r3, [pc, #452]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003812:	2200      	movs	r2, #0
 8003814:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_IDLE;
 8003816:	4b70      	ldr	r3, [pc, #448]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003818:	2200      	movs	r2, #0
 800381a:	761a      	strb	r2, [r3, #24]
            break;
 800381c:	e0d7      	b.n	80039ce <rfalTransceiveRx+0x70e>
            
            /*******************************************************************************/
            /* REMARK: Silicon workaround ST25R3916 Errata #2.1.2                          */
            /* Rarely on corrupted frames I_rxs gets signaled but I_rxe is not signaled    */
            /* Use a SW timer to handle an eventual missing RXE                            */
            rfalTimerStart( gRFAL.tmr.RXE, RFAL_NORXE_TOUT );
 800381e:	2032      	movs	r0, #50	@ 0x32
 8003820:	f003 f9ef 	bl	8006c02 <timerCalculateTimer>
 8003824:	4603      	mov	r3, r0
 8003826:	4a6c      	ldr	r2, [pc, #432]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003828:	6453      	str	r3, [r2, #68]	@ 0x44
            /*******************************************************************************/
            
            tmp = rfalFIFOStatusGetNumBytes();
 800382a:	f000 f8f9 	bl	8003a20 <rfalFIFOStatusGetNumBytes>
 800382e:	4603      	mov	r3, r0
 8003830:	81fb      	strh	r3, [r7, #14]
            gRFAL.fifo.bytesTotal += tmp;
 8003832:	4b69      	ldr	r3, [pc, #420]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003834:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8003836:	89fb      	ldrh	r3, [r7, #14]
 8003838:	4413      	add	r3, r2
 800383a:	b29a      	uxth	r2, r3
 800383c:	4b66      	ldr	r3, [pc, #408]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800383e:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /*******************************************************************************/
            /* Calculate the amount of bytes that still fits in rxBuf                      */
            aux = (( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) ) ? (rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten) : tmp);
 8003840:	4b65      	ldr	r3, [pc, #404]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003842:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8003844:	4b64      	ldr	r3, [pc, #400]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003848:	3307      	adds	r3, #7
 800384a:	08db      	lsrs	r3, r3, #3
 800384c:	b29b      	uxth	r3, r3
 800384e:	429a      	cmp	r2, r3
 8003850:	d909      	bls.n	8003866 <rfalTransceiveRx+0x5a6>
 8003852:	4b61      	ldr	r3, [pc, #388]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003856:	3307      	adds	r3, #7
 8003858:	08db      	lsrs	r3, r3, #3
 800385a:	b29a      	uxth	r2, r3
 800385c:	4b5e      	ldr	r3, [pc, #376]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800385e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	b29b      	uxth	r3, r3
 8003864:	e000      	b.n	8003868 <rfalTransceiveRx+0x5a8>
 8003866:	89fb      	ldrh	r3, [r7, #14]
 8003868:	81bb      	strh	r3, [r7, #12]
            
            /*******************************************************************************/
            /* Retrieve incoming bytes from FIFO to rxBuf, and store already read amount   */
            st25r3916ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], aux);
 800386a:	4b5b      	ldr	r3, [pc, #364]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	4a5a      	ldr	r2, [pc, #360]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003870:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8003872:	4413      	add	r3, r2
 8003874:	89ba      	ldrh	r2, [r7, #12]
 8003876:	4611      	mov	r1, r2
 8003878:	4618      	mov	r0, r3
 800387a:	f002 fd4a 	bl	8006312 <st25r3916ReadFifo>
            gRFAL.fifo.bytesWritten += aux;
 800387e:	4b56      	ldr	r3, [pc, #344]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003880:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8003882:	89bb      	ldrh	r3, [r7, #12]
 8003884:	4413      	add	r3, r2
 8003886:	b29a      	uxth	r2, r3
 8003888:	4b53      	ldr	r3, [pc, #332]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800388a:	879a      	strh	r2, [r3, #60]	@ 0x3c
            
            /*******************************************************************************/
            /* If the bytes already read were not the full FIFO WL, dump the remaining     *
             * FIFO so that ST25R391x can continue with reception                          */
            if( aux < tmp )
 800388c:	89ba      	ldrh	r2, [r7, #12]
 800388e:	89fb      	ldrh	r3, [r7, #14]
 8003890:	429a      	cmp	r2, r3
 8003892:	d207      	bcs.n	80038a4 <rfalTransceiveRx+0x5e4>
            {
                st25r3916ReadFifo( NULL, (tmp - aux) );
 8003894:	89fa      	ldrh	r2, [r7, #14]
 8003896:	89bb      	ldrh	r3, [r7, #12]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	b29b      	uxth	r3, r3
 800389c:	4619      	mov	r1, r3
 800389e:	2000      	movs	r0, #0
 80038a0:	f002 fd37 	bl	8006312 <st25r3916ReadFifo>
            }
            
            rfalFIFOStatusClear();
 80038a4:	f000 f8ae 	bl	8003a04 <rfalFIFOStatusClear>
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 80038a8:	4b4b      	ldr	r3, [pc, #300]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038aa:	2254      	movs	r2, #84	@ 0x54
 80038ac:	761a      	strb	r2, [r3, #24]
            break;
 80038ae:	e08e      	b.n	80039ce <rfalTransceiveRx+0x70e>
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_FAIL:
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 80038b0:	4b49      	ldr	r3, [pc, #292]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038b2:	799b      	ldrb	r3, [r3, #6]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d003      	beq.n	80038c0 <rfalTransceiveRx+0x600>
 80038b8:	2140      	movs	r1, #64	@ 0x40
 80038ba:	2001      	movs	r0, #1
 80038bc:	f002 fde7 	bl	800648e <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 80038c0:	f7ff f994 	bl	8002bec <rfalCleanupTransceive>
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 80038c4:	4b44      	ldr	r3, [pc, #272]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038c6:	8b5b      	ldrh	r3, [r3, #26]
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d102      	bne.n	80038d2 <rfalTransceiveRx+0x612>
            {                
                gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 80038cc:	4b42      	ldr	r3, [pc, #264]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038ce:	2208      	movs	r2, #8
 80038d0:	835a      	strh	r2, [r3, #26]

            #if 0 /* Debug purposes */ 
                rfalLogD( "RFAL: curSt: %d  Error: %d \r\n", gRFAL.TxRx.state, gRFAL.TxRx.status );
            #endif

            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 80038d2:	4b41      	ldr	r3, [pc, #260]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	761a      	strb	r2, [r3, #24]
            break;
 80038d8:	e079      	b.n	80039ce <rfalTransceiveRx+0x70e>
        
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_EON:
        
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_NRE | ST25R3916_IRQ_MASK_PPON2) );
 80038da:	4840      	ldr	r0, [pc, #256]	@ (80039dc <rfalTransceiveRx+0x71c>)
 80038dc:	f003 f876 	bl	80069cc <st25r3916GetInterrupt>
 80038e0:	4603      	mov	r3, r0
 80038e2:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10e      	bne.n	8003908 <rfalTransceiveRx+0x648>
            {
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #2.1.3                          */
                if( rfalTimerisExpired( gRFAL.tmr.PPON2 ) )
 80038ea:	4b3b      	ldr	r3, [pc, #236]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ee:	4618      	mov	r0, r3
 80038f0:	f003 f995 	bl	8006c1e <timerIsExpired>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d064      	beq.n	80039c4 <rfalTransceiveRx+0x704>
                {
                    gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 80038fa:	4b37      	ldr	r3, [pc, #220]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80038fc:	2225      	movs	r2, #37	@ 0x25
 80038fe:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003900:	4b35      	ldr	r3, [pc, #212]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003902:	225a      	movs	r2, #90	@ 0x5a
 8003904:	761a      	strb	r2, [r3, #24]
                }
                /*******************************************************************************/
            
                break;  /* No interrupt to process */
 8003906:	e05d      	b.n	80039c4 <rfalTransceiveRx+0x704>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_EON) != 0U )
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <rfalTransceiveRx+0x66e>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 8003912:	4b31      	ldr	r3, [pc, #196]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003914:	2253      	movs	r2, #83	@ 0x53
 8003916:	761a      	strb	r2, [r3, #24]
                
            #ifdef ST25R3916B
                /* Check if ST25R3916 AWS is enabled */
                if( st25r3916CheckReg( ST25R3916_REG_AUX_MOD, ST25R3916_REG_AUX_MOD_rgs_am, ST25R3916_REG_AUX_MOD_rgs_am) )
 8003918:	2204      	movs	r2, #4
 800391a:	2104      	movs	r1, #4
 800391c:	2068      	movs	r0, #104	@ 0x68
 800391e:	f002 fec3 	bl	80066a8 <st25r3916CheckReg>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <rfalTransceiveRx+0x66e>
                {
                    /* Set Analog configurations for our own following Field On */
                    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_ON) );
 8003928:	2002      	movs	r0, #2
 800392a:	f00d f8cf 	bl	8010acc <rfalSetAnalogConfig>
                }
            #endif /* ST25R3916B */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_NRE) != 0U )
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <rfalTransceiveRx+0x684>
            {
                gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8003938:	4b27      	ldr	r3, [pc, #156]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800393a:	2204      	movs	r2, #4
 800393c:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800393e:	4b26      	ldr	r3, [pc, #152]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003940:	225a      	movs	r2, #90	@ 0x5a
 8003942:	761a      	strb	r2, [r3, #24]
            }
            if( (irqs & ST25R3916_IRQ_MASK_PPON2) != 0U )
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	da3e      	bge.n	80039c8 <rfalTransceiveRx+0x708>
            {
                gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 800394a:	4b23      	ldr	r3, [pc, #140]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800394c:	2225      	movs	r2, #37	@ 0x25
 800394e:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003950:	4b21      	ldr	r3, [pc, #132]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003952:	225a      	movs	r2, #90	@ 0x5a
 8003954:	761a      	strb	r2, [r3, #24]
            }
            break;
 8003956:	e037      	b.n	80039c8 <rfalTransceiveRx+0x708>

        
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_EOF:
           
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_CAC) );
 8003958:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 800395c:	f003 f836 	bl	80069cc <st25r3916GetInterrupt>
 8003960:	4603      	mov	r3, r0
 8003962:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d030      	beq.n	80039cc <rfalTransceiveRx+0x70c>
            {
               break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_CAT) != 0U )
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003970:	2b00      	cmp	r3, #0
 8003972:	d009      	beq.n	8003988 <rfalTransceiveRx+0x6c8>
            {
                /* Check if an error has been marked/detected before */
                gRFAL.TxRx.state = (( gRFAL.TxRx.status != RFAL_ERR_BUSY ) ? RFAL_TXRX_STATE_RX_FAIL : RFAL_TXRX_STATE_RX_DONE);
 8003974:	4b18      	ldr	r3, [pc, #96]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003976:	8b5b      	ldrh	r3, [r3, #26]
 8003978:	2b02      	cmp	r3, #2
 800397a:	d001      	beq.n	8003980 <rfalTransceiveRx+0x6c0>
 800397c:	225a      	movs	r2, #90	@ 0x5a
 800397e:	e000      	b.n	8003982 <rfalTransceiveRx+0x6c2>
 8003980:	2259      	movs	r2, #89	@ 0x59
 8003982:	4b15      	ldr	r3, [pc, #84]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003984:	761a      	strb	r2, [r3, #24]
            else
            {
               gRFAL.TxRx.status = RFAL_ERR_IO;
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
            }
            break;
 8003986:	e022      	b.n	80039ce <rfalTransceiveRx+0x70e>
            else if( (irqs & ST25R3916_IRQ_MASK_CAC) != 0U )
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800398e:	2b00      	cmp	r3, #0
 8003990:	d006      	beq.n	80039a0 <rfalTransceiveRx+0x6e0>
               gRFAL.TxRx.status = RFAL_ERR_RF_COLLISION;
 8003992:	4b11      	ldr	r3, [pc, #68]	@ (80039d8 <rfalTransceiveRx+0x718>)
 8003994:	221d      	movs	r2, #29
 8003996:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003998:	4b0f      	ldr	r3, [pc, #60]	@ (80039d8 <rfalTransceiveRx+0x718>)
 800399a:	225a      	movs	r2, #90	@ 0x5a
 800399c:	761a      	strb	r2, [r3, #24]
            break;
 800399e:	e016      	b.n	80039ce <rfalTransceiveRx+0x70e>
               gRFAL.TxRx.status = RFAL_ERR_IO;
 80039a0:	4b0d      	ldr	r3, [pc, #52]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80039a2:	2203      	movs	r2, #3
 80039a4:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80039a6:	4b0c      	ldr	r3, [pc, #48]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80039a8:	225a      	movs	r2, #90	@ 0x5a
 80039aa:	761a      	strb	r2, [r3, #24]
            break;
 80039ac:	e00f      	b.n	80039ce <rfalTransceiveRx+0x70e>
            
            
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 80039ae:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80039b0:	2208      	movs	r2, #8
 80039b2:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80039b4:	4b08      	ldr	r3, [pc, #32]	@ (80039d8 <rfalTransceiveRx+0x718>)
 80039b6:	225a      	movs	r2, #90	@ 0x5a
 80039b8:	761a      	strb	r2, [r3, #24]
            break;           
 80039ba:	e008      	b.n	80039ce <rfalTransceiveRx+0x70e>
                break;  /* No interrupt to process */
 80039bc:	bf00      	nop
 80039be:	e006      	b.n	80039ce <rfalTransceiveRx+0x70e>
                break;  /* No interrupt to process */
 80039c0:	bf00      	nop
 80039c2:	e004      	b.n	80039ce <rfalTransceiveRx+0x70e>
                break;  /* No interrupt to process */
 80039c4:	bf00      	nop
 80039c6:	e002      	b.n	80039ce <rfalTransceiveRx+0x70e>
            break;
 80039c8:	bf00      	nop
 80039ca:	e000      	b.n	80039ce <rfalTransceiveRx+0x70e>
               break;  /* No interrupt to process */
 80039cc:	bf00      	nop
    }    
}
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20002a64 	.word	0x20002a64
 80039dc:	80005000 	.word	0x80005000

080039e0 <rfalFIFOStatusUpdate>:

/*******************************************************************************/
static void rfalFIFOStatusUpdate( void )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
    if(gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] == RFAL_FIFO_STATUS_INVALID)
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <rfalFIFOStatusUpdate+0x1c>)
 80039e6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80039ea:	2bff      	cmp	r3, #255	@ 0xff
 80039ec:	d104      	bne.n	80039f8 <rfalFIFOStatusUpdate+0x18>
    {
        st25r3916ReadMultipleRegisters( ST25R3916_REG_FIFO_STATUS1, gRFAL.fifo.status, ST25R3916_FIFO_STATUS_LEN );
 80039ee:	2202      	movs	r2, #2
 80039f0:	4903      	ldr	r1, [pc, #12]	@ (8003a00 <rfalFIFOStatusUpdate+0x20>)
 80039f2:	201e      	movs	r0, #30
 80039f4:	f002 fbf3 	bl	80061de <st25r3916ReadMultipleRegisters>
    }
}
 80039f8:	bf00      	nop
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	20002a64 	.word	0x20002a64
 8003a00:	20002aa2 	.word	0x20002aa2

08003a04 <rfalFIFOStatusClear>:


/*******************************************************************************/
static void rfalFIFOStatusClear( void )
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
    gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] = RFAL_FIFO_STATUS_INVALID;
 8003a08:	4b04      	ldr	r3, [pc, #16]	@ (8003a1c <rfalFIFOStatusClear+0x18>)
 8003a0a:	22ff      	movs	r2, #255	@ 0xff
 8003a0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
}
 8003a10:	bf00      	nop
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	20002a64 	.word	0x20002a64

08003a20 <rfalFIFOStatusGetNumBytes>:


/*******************************************************************************/
static uint16_t rfalFIFOStatusGetNumBytes( void )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
    uint16_t result;
    
    rfalFIFOStatusUpdate();
 8003a26:	f7ff ffdb 	bl	80039e0 <rfalFIFOStatusUpdate>
    
    result  = ((((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_b_shift) << RFAL_BITS_IN_BYTE);
 8003a2a:	4b09      	ldr	r3, [pc, #36]	@ (8003a50 <rfalFIFOStatusGetNumBytes+0x30>)
 8003a2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a30:	099b      	lsrs	r3, r3, #6
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	021b      	lsls	r3, r3, #8
 8003a36:	80fb      	strh	r3, [r7, #6]
    result |= (((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG1]) & 0x00FFU);
 8003a38:	4b05      	ldr	r3, [pc, #20]	@ (8003a50 <rfalFIFOStatusGetNumBytes+0x30>)
 8003a3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a3e:	461a      	mov	r2, r3
 8003a40:	88fb      	ldrh	r3, [r7, #6]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	80fb      	strh	r3, [r7, #6]
    return result;
 8003a46:	88fb      	ldrh	r3, [r7, #6]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	20002a64 	.word	0x20002a64

08003a54 <rfalFIFOStatusIsIncompleteByte>:


/*******************************************************************************/
static bool rfalFIFOStatusIsIncompleteByte( void )
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 8003a58:	f7ff ffc2 	bl	80039e0 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_lb_mask) != 0U);
 8003a5c:	4b05      	ldr	r3, [pc, #20]	@ (8003a74 <rfalFIFOStatusIsIncompleteByte+0x20>)
 8003a5e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a62:	f003 030e 	and.w	r3, r3, #14
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	bf14      	ite	ne
 8003a6a:	2301      	movne	r3, #1
 8003a6c:	2300      	moveq	r3, #0
 8003a6e:	b2db      	uxtb	r3, r3
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	20002a64 	.word	0x20002a64

08003a78 <rfalFIFOStatusIsMissingPar>:


/*******************************************************************************/
static bool rfalFIFOStatusIsMissingPar( void )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 8003a7c:	f7ff ffb0 	bl	80039e0 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_np_lb) != 0U);
 8003a80:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <rfalFIFOStatusIsMissingPar+0x20>)
 8003a82:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	bf14      	ite	ne
 8003a8e:	2301      	movne	r3, #1
 8003a90:	2300      	moveq	r3, #0
 8003a92:	b2db      	uxtb	r3, r3
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	20002a64 	.word	0x20002a64

08003a9c <rfalFIFOGetNumIncompleteBits>:


/*******************************************************************************/
static uint8_t rfalFIFOGetNumIncompleteBits( void )
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 8003aa0:	f7ff ff9e 	bl	80039e0 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_lb_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_lb_shift);
 8003aa4:	4b04      	ldr	r3, [pc, #16]	@ (8003ab8 <rfalFIFOGetNumIncompleteBits+0x1c>)
 8003aa6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003aaa:	085b      	lsrs	r3, r3, #1
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	b2db      	uxtb	r3, r3
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20002a64 	.word	0x20002a64

08003abc <rfalISO14443ATransceiveShortFrame>:

#if RFAL_FEATURE_NFCA

/*******************************************************************************/
ReturnCode rfalISO14443ATransceiveShortFrame( rfal14443AShortFrameCmd txCmd, uint8_t* rxBuf, uint8_t rxBufLen, uint16_t* rxRcvdLen, uint32_t fwt )
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607b      	str	r3, [r7, #4]
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	73fb      	strb	r3, [r7, #15]
 8003aca:	4613      	mov	r3, r2
 8003acc:	73bb      	strb	r3, [r7, #14]
    ReturnCode ret;
    uint8_t    directCmd;

    /* Check if RFAL is properly initialized */
    if( (!st25r3916IsTxEnabled()) || (gRFAL.state < RFAL_STATE_MODE_SET) || (( gRFAL.mode != RFAL_MODE_POLL_NFCA ) && ( gRFAL.mode != RFAL_MODE_POLL_NFCA_T1T )) )
 8003ace:	2208      	movs	r2, #8
 8003ad0:	2108      	movs	r1, #8
 8003ad2:	2002      	movs	r0, #2
 8003ad4:	f002 fde8 	bl	80066a8 <st25r3916CheckReg>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f083 0301 	eor.w	r3, r3, #1
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10b      	bne.n	8003afc <rfalISO14443ATransceiveShortFrame+0x40>
 8003ae4:	4b6f      	ldr	r3, [pc, #444]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d907      	bls.n	8003afc <rfalISO14443ATransceiveShortFrame+0x40>
 8003aec:	4b6d      	ldr	r3, [pc, #436]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003aee:	785b      	ldrb	r3, [r3, #1]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d005      	beq.n	8003b00 <rfalISO14443ATransceiveShortFrame+0x44>
 8003af4:	4b6b      	ldr	r3, [pc, #428]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003af6:	785b      	ldrb	r3, [r3, #1]
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d001      	beq.n	8003b00 <rfalISO14443ATransceiveShortFrame+0x44>
    {
        return RFAL_ERR_WRONG_STATE;
 8003afc:	2321      	movs	r3, #33	@ 0x21
 8003afe:	e0cc      	b.n	8003c9a <rfalISO14443ATransceiveShortFrame+0x1de>
    }
    
    /* Check for valid parameters */
    if( (rxBuf == NULL) || (rxRcvdLen == NULL) || (fwt == RFAL_FWT_NONE) )
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d006      	beq.n	8003b14 <rfalISO14443ATransceiveShortFrame+0x58>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <rfalISO14443ATransceiveShortFrame+0x58>
 8003b0c:	6a3b      	ldr	r3, [r7, #32]
 8003b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b12:	d101      	bne.n	8003b18 <rfalISO14443ATransceiveShortFrame+0x5c>
    {
        return RFAL_ERR_PARAM;
 8003b14:	2307      	movs	r3, #7
 8003b16:	e0c0      	b.n	8003c9a <rfalISO14443ATransceiveShortFrame+0x1de>
    }
    
    /*******************************************************************************/
    /* Select the Direct Command to be performed                                   */
    switch (txCmd)
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	2b26      	cmp	r3, #38	@ 0x26
 8003b1c:	d004      	beq.n	8003b28 <rfalISO14443ATransceiveShortFrame+0x6c>
 8003b1e:	2b52      	cmp	r3, #82	@ 0x52
 8003b20:	d105      	bne.n	8003b2e <rfalISO14443ATransceiveShortFrame+0x72>
    {
        case RFAL_14443A_SHORTFRAME_CMD_WUPA:
            directCmd = ST25R3916_CMD_TRANSMIT_WUPA;
 8003b22:	23c7      	movs	r3, #199	@ 0xc7
 8003b24:	757b      	strb	r3, [r7, #21]
            break;
 8003b26:	e004      	b.n	8003b32 <rfalISO14443ATransceiveShortFrame+0x76>
            
        case RFAL_14443A_SHORTFRAME_CMD_REQA:
            directCmd = ST25R3916_CMD_TRANSMIT_REQA;
 8003b28:	23c6      	movs	r3, #198	@ 0xc6
 8003b2a:	757b      	strb	r3, [r7, #21]
            break;
 8003b2c:	e001      	b.n	8003b32 <rfalISO14443ATransceiveShortFrame+0x76>
            
        default:
            return RFAL_ERR_PARAM;
 8003b2e:	2307      	movs	r3, #7
 8003b30:	e0b3      	b.n	8003c9a <rfalISO14443ATransceiveShortFrame+0x1de>
    }
    
    
    /*******************************************************************************/
    /* Wait for GT and FDT */
    while( !rfalIsGTExpired() )      { /* MISRA 15.6: mandatory brackets */ };
 8003b32:	bf00      	nop
 8003b34:	f7fe fcde 	bl	80024f4 <rfalIsGTExpired>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f083 0301 	eor.w	r3, r3, #1
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1f7      	bne.n	8003b34 <rfalISO14443ATransceiveShortFrame+0x78>
    while( st25r3916IsGPTRunning() ) { /* MISRA 15.6: mandatory brackets */ };
 8003b44:	bf00      	nop
 8003b46:	2204      	movs	r2, #4
 8003b48:	2104      	movs	r1, #4
 8003b4a:	2024      	movs	r0, #36	@ 0x24
 8003b4c:	f002 fdac 	bl	80066a8 <st25r3916CheckReg>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f7      	bne.n	8003b46 <rfalISO14443ATransceiveShortFrame+0x8a>

    rfalTimerDestroy( gRFAL.tmr.GT );
    gRFAL.tmr.GT = RFAL_TIMING_NONE;
 8003b56:	4b53      	ldr	r3, [pc, #332]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40

    
    /*******************************************************************************/        
    /* Prepare for Transceive, Receive only (bypass Tx states) */
    gRFAL.TxRx.ctx.flags     = ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL );
 8003b5c:	4b51      	ldr	r3, [pc, #324]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b5e:	2283      	movs	r2, #131	@ 0x83
 8003b60:	631a      	str	r2, [r3, #48]	@ 0x30
    gRFAL.TxRx.ctx.rxBuf     = rxBuf;
 8003b62:	4a50      	ldr	r2, [pc, #320]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	6253      	str	r3, [r2, #36]	@ 0x24
    gRFAL.TxRx.ctx.rxBufLen  = rxBufLen;
 8003b68:	7bbb      	ldrb	r3, [r7, #14]
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    gRFAL.TxRx.ctx.rxRcvdLen = rxRcvdLen;
 8003b70:	4a4c      	ldr	r2, [pc, #304]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	62d3      	str	r3, [r2, #44]	@ 0x2c
    gRFAL.TxRx.ctx.fwt       = fwt;
 8003b76:	4a4b      	ldr	r2, [pc, #300]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	6353      	str	r3, [r2, #52]	@ 0x34
    
    /*******************************************************************************/
    /* Load NRT with FWT */
    st25r3916SetNoResponseTime( rfalConv1fcTo64fc( RFAL_MIN( (fwt + RFAL_FWT_ADJUSTMENT + RFAL_FWT_A_ADJUSTMENT), RFAL_ST25R3916_NRT_MAX_1FC ) ) );
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003b82:	4a49      	ldr	r2, [pc, #292]	@ (8003ca8 <rfalISO14443ATransceiveShortFrame+0x1ec>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	bf28      	it	cs
 8003b88:	4613      	movcs	r3, r2
 8003b8a:	099b      	lsrs	r3, r3, #6
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f002 f945 	bl	8005e1c <st25r3916SetNoResponseTime>
    
    if( gRFAL.timings.FDTListen != RFAL_TIMING_NONE )
 8003b92:	4b44      	ldr	r3, [pc, #272]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d014      	beq.n	8003bc4 <rfalISO14443ATransceiveShortFrame+0x108>
    {
        
        /* Ensure that MRT is using 64/fc steps */
        st25r3916ClrRegisterBits(ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_mrt_step );
 8003b9a:	2108      	movs	r1, #8
 8003b9c:	2012      	movs	r0, #18
 8003b9e:	f002 fc9b 	bl	80064d8 <st25r3916ClrRegisterBits>
        
        /* Set Minimum FDT(Listen) in which PICC is not allowed to send a response */
        st25r3916WriteRegister( ST25R3916_REG_MASK_RX_TIMER, (uint8_t)rfalConv1fcTo64fc( ((RFAL_FDT_LISTEN_MRT_ADJUSTMENT + RFAL_FDT_LISTEN_A_ADJUSTMENT) > gRFAL.timings.FDTListen) ? RFAL_ST25R3916_MRT_MIN_1FC : (gRFAL.timings.FDTListen - (RFAL_FDT_LISTEN_MRT_ADJUSTMENT + RFAL_FDT_LISTEN_A_ADJUSTMENT)) ) );
 8003ba2:	4b40      	ldr	r3, [pc, #256]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f5b3 7f8a 	cmp.w	r3, #276	@ 0x114
 8003baa:	d306      	bcc.n	8003bba <rfalISO14443ATransceiveShortFrame+0xfe>
 8003bac:	4b3d      	ldr	r3, [pc, #244]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003bb4:	099b      	lsrs	r3, r3, #6
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	e000      	b.n	8003bbc <rfalISO14443ATransceiveShortFrame+0x100>
 8003bba:	2304      	movs	r3, #4
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	200f      	movs	r0, #15
 8003bc0:	f002 fb3a 	bl	8006238 <st25r3916WriteRegister>
    }
    
    /* In Passive communications General Purpose Timer is used to measure FDT Poll */
    if( gRFAL.timings.FDTPoll != RFAL_TIMING_NONE )
 8003bc4:	4b37      	ldr	r3, [pc, #220]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d014      	beq.n	8003bf6 <rfalISO14443ATransceiveShortFrame+0x13a>
    {
        /* Configure GPT to start at RX end */
        st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( ((gRFAL.timings.FDTPoll < RFAL_FDT_POLL_ADJUSTMENT) ? gRFAL.timings.FDTPoll : (gRFAL.timings.FDTPoll - RFAL_FDT_POLL_ADJUSTMENT)) ) , ST25R3916_REG_TIMER_EMV_CONTROL_gptc_erx );
 8003bcc:	4b35      	ldr	r3, [pc, #212]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	f240 423b 	movw	r2, #1083	@ 0x43b
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d804      	bhi.n	8003be2 <rfalISO14443ATransceiveShortFrame+0x126>
 8003bd8:	4b32      	ldr	r3, [pc, #200]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	08db      	lsrs	r3, r3, #3
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	e005      	b.n	8003bee <rfalISO14443ATransceiveShortFrame+0x132>
 8003be2:	4b30      	ldr	r3, [pc, #192]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 8003bea:	08db      	lsrs	r3, r3, #3
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2120      	movs	r1, #32
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f002 f968 	bl	8005ec6 <st25r3916SetStartGPTimer>
    }
    
    /*******************************************************************************/
    rfalPrepareTransceive();
 8003bf6:	f7ff f817 	bl	8002c28 <rfalPrepareTransceive>
    
    /* Also enable bit collision interrupt */
    st25r3916GetInterrupt( ST25R3916_IRQ_MASK_COL );
 8003bfa:	2004      	movs	r0, #4
 8003bfc:	f002 fee6 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_COL );
 8003c00:	2004      	movs	r0, #4
 8003c02:	f002 ff2d 	bl	8006a60 <st25r3916EnableInterrupts>
    
    /*Check if Observation Mode is enabled and set it on ST25R391x */
    rfalCheckEnableObsModeTx();
 8003c06:	4b27      	ldr	r3, [pc, #156]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c08:	795b      	ldrb	r3, [r3, #5]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d008      	beq.n	8003c20 <rfalISO14443ATransceiveShortFrame+0x164>
 8003c0e:	4b25      	ldr	r3, [pc, #148]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c10:	795b      	ldrb	r3, [r3, #5]
 8003c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	4619      	mov	r1, r3
 8003c1a:	2001      	movs	r0, #1
 8003c1c:	f002 fc37 	bl	800648e <st25r3916WriteTestRegister>
    
    /*******************************************************************************/
    /* Clear nbtx bits before sending WUPA/REQA - otherwise ST25R3916 will report parity error, Note2 of the register */
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES2, 0);
 8003c20:	2100      	movs	r1, #0
 8003c22:	2023      	movs	r0, #35	@ 0x23
 8003c24:	f002 fb08 	bl	8006238 <st25r3916WriteRegister>
    
    /* Send either WUPA or REQA. All affected tags will backscatter ATQA and change to READY state */
    st25r3916ExecuteCommand( directCmd );
 8003c28:	7d7b      	ldrb	r3, [r7, #21]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f002 fbf3 	bl	8006416 <st25r3916ExecuteCommand>
    
    /* Wait for TXE */
    if( st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_TXE, (uint16_t)RFAL_MAX( rfalConv1fcToMs( fwt ), RFAL_ST25R3916_SW_TMR_MIN_1MS ) ) == 0U )
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	f646 12ef 	movw	r2, #27119	@ 0x69ef
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d906      	bls.n	8003c48 <rfalISO14443ATransceiveShortFrame+0x18c>
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8003cac <rfalISO14443ATransceiveShortFrame+0x1f0>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	0b1b      	lsrs	r3, r3, #12
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	e000      	b.n	8003c4a <rfalISO14443ATransceiveShortFrame+0x18e>
 8003c48:	2301      	movs	r3, #1
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	2008      	movs	r0, #8
 8003c4e:	f002 fe69 	bl	8006924 <st25r3916WaitForInterruptsTimed>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d102      	bne.n	8003c5e <rfalISO14443ATransceiveShortFrame+0x1a2>
    {
        ret = RFAL_ERR_IO;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	82fb      	strh	r3, [r7, #22]
 8003c5c:	e019      	b.n	8003c92 <rfalISO14443ATransceiveShortFrame+0x1d6>
    }
    else
    {
        /*Check if Observation Mode is enabled and set it on ST25R391x */
        rfalCheckEnableObsModeRx();
 8003c5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c60:	799b      	ldrb	r3, [r3, #6]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d008      	beq.n	8003c78 <rfalISO14443ATransceiveShortFrame+0x1bc>
 8003c66:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c68:	799b      	ldrb	r3, [r3, #6]
 8003c6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	4619      	mov	r1, r3
 8003c72:	2001      	movs	r0, #1
 8003c74:	f002 fc0b 	bl	800648e <st25r3916WriteTestRegister>
        
        /* Jump into a transceive Rx state for reception (bypass Tx states) */
        gRFAL.state       = RFAL_STATE_TXRX;
 8003c78:	4b0a      	ldr	r3, [pc, #40]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c7a:	2203      	movs	r2, #3
 8003c7c:	701a      	strb	r2, [r3, #0]
        gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 8003c7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c80:	2251      	movs	r2, #81	@ 0x51
 8003c82:	761a      	strb	r2, [r3, #24]
        gRFAL.TxRx.status = RFAL_ERR_BUSY;
 8003c84:	4b07      	ldr	r3, [pc, #28]	@ (8003ca4 <rfalISO14443ATransceiveShortFrame+0x1e8>)
 8003c86:	2202      	movs	r2, #2
 8003c88:	835a      	strh	r2, [r3, #26]
        
        /* Execute Transceive Rx blocking */
        ret = rfalTransceiveBlockingRx();
 8003c8a:	f7fe fecb 	bl	8002a24 <rfalTransceiveBlockingRx>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	82fb      	strh	r3, [r7, #22]
    }
    
    
    /* Disable Collision interrupt */
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_COL) );
 8003c92:	2004      	movs	r0, #4
 8003c94:	f002 fef0 	bl	8006a78 <st25r3916DisableInterrupts>
    
    return ret;
 8003c98:	8afb      	ldrh	r3, [r7, #22]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20002a64 	.word	0x20002a64
 8003ca8:	0ffff000 	.word	0x0ffff000
 8003cac:	4d542005 	.word	0x4d542005

08003cb0 <rfalISO14443AStartTransceiveAnticollisionFrame>:
}


/*******************************************************************************/
ReturnCode rfalISO14443AStartTransceiveAnticollisionFrame( uint8_t *buf, uint8_t *bytesToSend, uint8_t *bitsToSend, uint16_t *rxLength, uint32_t fwt )
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08c      	sub	sp, #48	@ 0x30
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
    ReturnCode            ret;
    rfalTransceiveContext ctx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCA ) )
 8003cbe:	4b53      	ldr	r3, [pc, #332]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d903      	bls.n	8003cce <rfalISO14443AStartTransceiveAnticollisionFrame+0x1e>
 8003cc6:	4b51      	ldr	r3, [pc, #324]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003cc8:	785b      	ldrb	r3, [r3, #1]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d001      	beq.n	8003cd2 <rfalISO14443AStartTransceiveAnticollisionFrame+0x22>
    {
        return RFAL_ERR_WRONG_STATE;
 8003cce:	2321      	movs	r3, #33	@ 0x21
 8003cd0:	e098      	b.n	8003e04 <rfalISO14443AStartTransceiveAnticollisionFrame+0x154>
    }
    
    /* Check for valid parameters */
    if( (buf == NULL) || (bytesToSend == NULL) || (bitsToSend == NULL) || (rxLength == NULL) )
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <rfalISO14443AStartTransceiveAnticollisionFrame+0x3a>
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <rfalISO14443AStartTransceiveAnticollisionFrame+0x3a>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d002      	beq.n	8003cea <rfalISO14443AStartTransceiveAnticollisionFrame+0x3a>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <rfalISO14443AStartTransceiveAnticollisionFrame+0x3e>
    {
        return RFAL_ERR_PARAM;
 8003cea:	2307      	movs	r3, #7
 8003cec:	e08a      	b.n	8003e04 <rfalISO14443AStartTransceiveAnticollisionFrame+0x154>
    }
    
    /*******************************************************************************/
    /* Set speficic Analog Config for Anticolission if needed */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_ANTICOL) );
 8003cee:	f240 1003 	movw	r0, #259	@ 0x103
 8003cf2:	f00c feeb 	bl	8010acc <rfalSetAnalogConfig>
    
    
    /*******************************************************************************/
    /* Enable anti collision to recognise collision in first byte of SENS_REQ */
    st25r3916SetRegisterBits( ST25R3916_REG_ISO14443A_NFC, ST25R3916_REG_ISO14443A_NFC_antcl );
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	2005      	movs	r0, #5
 8003cfa:	f002 fc24 	bl	8006546 <st25r3916SetRegisterBits>
    
    
    /*******************************************************************************/
    /* Prepare for Transceive                                                      */
    ctx.flags     = ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL );
 8003cfe:	2383      	movs	r3, #131	@ 0x83
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
    ctx.txBuf     = buf;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	613b      	str	r3, [r7, #16]
    ctx.txBufLen  = (uint16_t)(rfalConvBytesToBits( *bytesToSend ) + *bitsToSend );
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	7812      	ldrb	r2, [r2, #0]
 8003d12:	4413      	add	r3, r2
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	82bb      	strh	r3, [r7, #20]
    ctx.rxBuf     = &buf[*bytesToSend];
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	4413      	add	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
    ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits( RFAL_ISO14443A_SDD_RES_LEN );
 8003d24:	2328      	movs	r3, #40	@ 0x28
 8003d26:	83bb      	strh	r3, [r7, #28]
    ctx.rxRcvdLen = rxLength;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	623b      	str	r3, [r7, #32]
    ctx.fwt       = fwt;
 8003d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    /* Disable Automatic Gain Control (AGC) for better detection of collisions if using Coherent Receiver */
    ctx.flags    |= (st25r3916CheckReg( ST25R3916_REG_AUX, ST25R3916_REG_AUX_dis_corr, ST25R3916_REG_AUX_dis_corr ) ? (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF : 0x00U );
 8003d30:	2204      	movs	r2, #4
 8003d32:	2104      	movs	r1, #4
 8003d34:	200a      	movs	r0, #10
 8003d36:	f002 fcb7 	bl	80066a8 <st25r3916CheckReg>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <rfalISO14443AStartTransceiveAnticollisionFrame+0x94>
 8003d40:	2208      	movs	r2, #8
 8003d42:	e000      	b.n	8003d46 <rfalISO14443AStartTransceiveAnticollisionFrame+0x96>
 8003d44:	2200      	movs	r2, #0
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    
    
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 8003d4c:	f107 0310 	add.w	r3, r7, #16
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fe fc87 	bl	8002664 <rfalStartTransceive>
 8003d56:	4603      	mov	r3, r0
 8003d58:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003d5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <rfalISO14443AStartTransceiveAnticollisionFrame+0xb4>
 8003d60:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003d62:	e04f      	b.n	8003e04 <rfalISO14443AStartTransceiveAnticollisionFrame+0x154>
    
    /* Additionally enable bit collision interrupt */
    st25r3916GetInterrupt( ST25R3916_IRQ_MASK_COL );
 8003d64:	2004      	movs	r0, #4
 8003d66:	f002 fe31 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_COL );
 8003d6a:	2004      	movs	r0, #4
 8003d6c:	f002 fe78 	bl	8006a60 <st25r3916EnableInterrupts>
    
    /*******************************************************************************/
    gRFAL.nfcaData.collByte = 0;
 8003d70:	4b26      	ldr	r3, [pc, #152]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
    
    /* Save the collision byte */
    if ((*bitsToSend) > 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d02e      	beq.n	8003dde <rfalISO14443AStartTransceiveAnticollisionFrame+0x12e>
    {
        buf[(*bytesToSend)] <<= (RFAL_BITS_IN_BYTE - (*bitsToSend));
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4413      	add	r3, r2
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	f1c3 0308 	rsb	r3, r3, #8
 8003d96:	409a      	lsls	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	440b      	add	r3, r1
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	701a      	strb	r2, [r3, #0]
        buf[(*bytesToSend)] >>= (RFAL_BITS_IN_BYTE - (*bitsToSend));
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	461a      	mov	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4413      	add	r3, r2
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	461a      	mov	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	f1c3 0308 	rsb	r3, r3, #8
 8003dbc:	411a      	asrs	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	440b      	add	r3, r1
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	701a      	strb	r2, [r3, #0]
        gRFAL.nfcaData.collByte = buf[(*bytesToSend)];
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	781a      	ldrb	r2, [r3, #0]
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003dda:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
    }
    
    
    gRFAL.nfcaData.buf         = buf;
 8003dde:	4a0b      	ldr	r2, [pc, #44]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
    gRFAL.nfcaData.bytesToSend = bytesToSend;
 8003de6:	4a09      	ldr	r2, [pc, #36]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    gRFAL.nfcaData.bitsToSend  = bitsToSend;
 8003dee:	4a07      	ldr	r2, [pc, #28]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
    gRFAL.nfcaData.rxLength    = rxLength;
 8003df6:	4a05      	ldr	r2, [pc, #20]	@ (8003e0c <rfalISO14443AStartTransceiveAnticollisionFrame+0x15c>)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
    
    
    /*******************************************************************************/
    /* Run Transceive Tx */
    return rfalTransceiveRunBlockingTx();
 8003dfe:	f7fe fdf4 	bl	80029ea <rfalTransceiveRunBlockingTx>
 8003e02:	4603      	mov	r3, r0

}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3730      	adds	r7, #48	@ 0x30
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	20002a64 	.word	0x20002a64

08003e10 <rfalISO14443AGetTransceiveAnticollisionFrameStatus>:


/*******************************************************************************/
ReturnCode rfalISO14443AGetTransceiveAnticollisionFrameStatus( void )
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
    ReturnCode   ret;
    uint8_t      collData;
    
    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 8003e16:	f7fe fe81 	bl	8002b1c <rfalGetTransceiveStatus>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	80fb      	strh	r3, [r7, #6]
 8003e1e:	88fb      	ldrh	r3, [r7, #6]
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d101      	bne.n	8003e28 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x18>
 8003e24:	88fb      	ldrh	r3, [r7, #6]
 8003e26:	e0ad      	b.n	8003f84 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x174>
    
    
    /*******************************************************************************/
    if( (*gRFAL.nfcaData.bitsToSend) > 0U )
 8003e28:	4b58      	ldr	r3, [pc, #352]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e2a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d04a      	beq.n	8003eca <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0xba>
    {
       gRFAL.nfcaData.buf[(*gRFAL.nfcaData.bytesToSend)] >>= (*gRFAL.nfcaData.bitsToSend);
 8003e34:	4b55      	ldr	r3, [pc, #340]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e3a:	4a54      	ldr	r2, [pc, #336]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e3c:	f8d2 20b4 	ldr.w	r2, [r2, #180]	@ 0xb4
 8003e40:	7812      	ldrb	r2, [r2, #0]
 8003e42:	4413      	add	r3, r2
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	4b50      	ldr	r3, [pc, #320]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e4a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	fa42 f103 	asr.w	r1, r2, r3
 8003e54:	4b4d      	ldr	r3, [pc, #308]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e5a:	4a4c      	ldr	r2, [pc, #304]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e5c:	f8d2 20b4 	ldr.w	r2, [r2, #180]	@ 0xb4
 8003e60:	7812      	ldrb	r2, [r2, #0]
 8003e62:	4413      	add	r3, r2
 8003e64:	b2ca      	uxtb	r2, r1
 8003e66:	701a      	strb	r2, [r3, #0]
       gRFAL.nfcaData.buf[(*gRFAL.nfcaData.bytesToSend)] <<= (*gRFAL.nfcaData.bitsToSend);
 8003e68:	4b48      	ldr	r3, [pc, #288]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e6e:	4a47      	ldr	r2, [pc, #284]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e70:	f8d2 20b4 	ldr.w	r2, [r2, #180]	@ 0xb4
 8003e74:	7812      	ldrb	r2, [r2, #0]
 8003e76:	4413      	add	r3, r2
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4b43      	ldr	r3, [pc, #268]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	fa02 f103 	lsl.w	r1, r2, r3
 8003e88:	4b40      	ldr	r3, [pc, #256]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e8e:	4a3f      	ldr	r2, [pc, #252]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e90:	f8d2 20b4 	ldr.w	r2, [r2, #180]	@ 0xb4
 8003e94:	7812      	ldrb	r2, [r2, #0]
 8003e96:	4413      	add	r3, r2
 8003e98:	b2ca      	uxtb	r2, r1
 8003e9a:	701a      	strb	r2, [r3, #0]
       gRFAL.nfcaData.buf[(*gRFAL.nfcaData.bytesToSend)] |= gRFAL.nfcaData.collByte;
 8003e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003e9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ea2:	4a3a      	ldr	r2, [pc, #232]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003ea4:	f8d2 20b4 	ldr.w	r2, [r2, #180]	@ 0xb4
 8003ea8:	7812      	ldrb	r2, [r2, #0]
 8003eaa:	4413      	add	r3, r2
 8003eac:	7819      	ldrb	r1, [r3, #0]
 8003eae:	4b37      	ldr	r3, [pc, #220]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003eb0:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 8003eb4:	4b35      	ldr	r3, [pc, #212]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003eb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003eba:	4834      	ldr	r0, [pc, #208]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003ebc:	f8d0 00b4 	ldr.w	r0, [r0, #180]	@ 0xb4
 8003ec0:	7800      	ldrb	r0, [r0, #0]
 8003ec2:	4403      	add	r3, r0
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	b2d2      	uxtb	r2, r2
 8003ec8:	701a      	strb	r2, [r3, #0]
    }

    if( ret == RFAL_ERR_RF_COLLISION )
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	2b1d      	cmp	r3, #29
 8003ece:	d115      	bne.n	8003efc <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0xec>
    {                      
       /* Read out collision register */
       st25r3916ReadRegister( ST25R3916_REG_COLLISION_STATUS, &collData);
 8003ed0:	1d7b      	adds	r3, r7, #5
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	2020      	movs	r0, #32
 8003ed6:	f002 f971 	bl	80061bc <st25r3916ReadRegister>

       (*gRFAL.nfcaData.bytesToSend) = ((collData >> ST25R3916_REG_COLLISION_STATUS_c_byte_shift) & 0x0FU); // 4-bits Byte information
 8003eda:	797a      	ldrb	r2, [r7, #5]
 8003edc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003ede:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ee2:	0912      	lsrs	r2, r2, #4
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	701a      	strb	r2, [r3, #0]
       (*gRFAL.nfcaData.bitsToSend)  = ((collData >> ST25R3916_REG_COLLISION_STATUS_c_bit_shift)  & 0x07U); // 3-bits bit information
 8003ee8:	797b      	ldrb	r3, [r7, #5]
 8003eea:	085b      	lsrs	r3, r3, #1
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	4b27      	ldr	r3, [pc, #156]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003ef0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003ef4:	f002 0207 	and.w	r2, r2, #7
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	701a      	strb	r2, [r3, #0]
    }
    
   
    /*******************************************************************************/
    /* Disable Collision interrupt */
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_COL) );
 8003efc:	2004      	movs	r0, #4
 8003efe:	f002 fdbb 	bl	8006a78 <st25r3916DisableInterrupts>
    
    /* Disable anti collision again */
    st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, ST25R3916_REG_ISO14443A_NFC_antcl );
 8003f02:	2101      	movs	r1, #1
 8003f04:	2005      	movs	r0, #5
 8003f06:	f002 fae7 	bl	80064d8 <st25r3916ClrRegisterBits>

    
    /*******************************************************************************/
    /* Restore common Analog configurations for this mode */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX) );
 8003f0a:	4b20      	ldr	r3, [pc, #128]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003f0c:	789b      	ldrb	r3, [r3, #2]
 8003f0e:	2bea      	cmp	r3, #234	@ 0xea
 8003f10:	d90b      	bls.n	8003f2a <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x11a>
 8003f12:	4b1e      	ldr	r3, [pc, #120]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003f14:	789b      	ldrb	r3, [r3, #2]
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	e00c      	b.n	8003f44 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x134>
 8003f2a:	4b18      	ldr	r3, [pc, #96]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003f2c:	789b      	ldrb	r3, [r3, #2]
 8003f2e:	3301      	adds	r3, #1
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	011b      	lsls	r3, r3, #4
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3e:	f043 0301 	orr.w	r3, r3, #1
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	4618      	mov	r0, r3
 8003f46:	f00c fdc1 	bl	8010acc <rfalSetAnalogConfig>
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX) );
 8003f4a:	4b10      	ldr	r3, [pc, #64]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003f4c:	78db      	ldrb	r3, [r3, #3]
 8003f4e:	2bea      	cmp	r3, #234	@ 0xea
 8003f50:	d909      	bls.n	8003f66 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x156>
 8003f52:	4b0e      	ldr	r3, [pc, #56]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003f54:	78db      	ldrb	r3, [r3, #3]
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	e00a      	b.n	8003f7c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x16c>
 8003f66:	4b09      	ldr	r3, [pc, #36]	@ (8003f8c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x17c>)
 8003f68:	78db      	ldrb	r3, [r3, #3]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f00c fda5 	bl	8010acc <rfalSetAnalogConfig>
    
    return ret;
 8003f82:	88fb      	ldrh	r3, [r7, #6]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20002a64 	.word	0x20002a64

08003f90 <rfalISO15693TransceiveAnticollisionFrame>:

#if RFAL_FEATURE_NFCV

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveAnticollisionFrame( uint8_t *txBuf, uint8_t txBufLen, uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08c      	sub	sp, #48	@ 0x30
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	72fb      	strb	r3, [r7, #11]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	72bb      	strb	r3, [r7, #10]
    ReturnCode            ret;
    rfalTransceiveContext ctx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 8003fa4:	4b57      	ldr	r3, [pc, #348]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d903      	bls.n	8003fb4 <rfalISO15693TransceiveAnticollisionFrame+0x24>
 8003fac:	4b55      	ldr	r3, [pc, #340]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003fae:	785b      	ldrb	r3, [r3, #1]
 8003fb0:	2b07      	cmp	r3, #7
 8003fb2:	d001      	beq.n	8003fb8 <rfalISO15693TransceiveAnticollisionFrame+0x28>
    {
        return RFAL_ERR_WRONG_STATE;
 8003fb4:	2321      	movs	r3, #33	@ 0x21
 8003fb6:	e0a0      	b.n	80040fa <rfalISO15693TransceiveAnticollisionFrame+0x16a>
    }
    
    /*******************************************************************************/
    /* Set speficic Analog Config for Anticolission if needed */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_ANTICOL) );
 8003fb8:	f241 0003 	movw	r0, #4099	@ 0x1003
 8003fbc:	f00c fd86 	bl	8010acc <rfalSetAnalogConfig>
    
    
    /* Ignoring collisions before the UID (RES_FLAG + DSFID) */
    gRFAL.nfcvData.ignoreBits = (uint16_t)RFAL_ISO15693_IGNORE_BITS;
 8003fc0:	4b50      	ldr	r3, [pc, #320]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003fc2:	2210      	movs	r2, #16
 8003fc4:	f8a3 2440 	strh.w	r2, [r3, #1088]	@ 0x440
    
    /*******************************************************************************/
    /* Prepare for Transceive  */
    ctx.flags     = ((txBufLen==0U)?(uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL:(uint32_t)RFAL_TXRX_FLAGS_CRC_TX_AUTO) | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF | ((txBufLen==0U)?(uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL:(uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_AUTO); /* Disable Automatic Gain Control (AGC) for better detection of collision */
 8003fc8:	7afb      	ldrb	r3, [r7, #11]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <rfalISO15693TransceiveAnticollisionFrame+0x42>
 8003fce:	220b      	movs	r2, #11
 8003fd0:	e000      	b.n	8003fd4 <rfalISO15693TransceiveAnticollisionFrame+0x44>
 8003fd2:	220a      	movs	r2, #10
 8003fd4:	7afb      	ldrb	r3, [r7, #11]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <rfalISO15693TransceiveAnticollisionFrame+0x4e>
 8003fda:	2340      	movs	r3, #64	@ 0x40
 8003fdc:	e000      	b.n	8003fe0 <rfalISO15693TransceiveAnticollisionFrame+0x50>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    ctx.txBuf     = txBuf;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	613b      	str	r3, [r7, #16]
    ctx.txBufLen  = (uint16_t)rfalConvBytesToBits(txBufLen);
 8003fe8:	7afb      	ldrb	r3, [r7, #11]
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	82bb      	strh	r3, [r7, #20]
    ctx.rxBuf     = rxBuf;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	61bb      	str	r3, [r7, #24]
    ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits(rxBufLen);
 8003ff6:	7abb      	ldrb	r3, [r7, #10]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	83bb      	strh	r3, [r7, #28]
    ctx.rxRcvdLen = actLen;
 8004000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004002:	623b      	str	r3, [r7, #32]
    ctx.fwt       = rfalConv64fcTo1fc(ISO15693_FWT);
 8004004:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8004008:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 800400a:	f107 0310 	add.w	r3, r7, #16
 800400e:	4618      	mov	r0, r3
 8004010:	f7fe fb28 	bl	8002664 <rfalStartTransceive>
 8004014:	4603      	mov	r3, r0
 8004016:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004018:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <rfalISO15693TransceiveAnticollisionFrame+0x92>
 800401e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004020:	e06b      	b.n	80040fa <rfalISO15693TransceiveAnticollisionFrame+0x16a>
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveRunBlockingTx();
 8004022:	f7fe fce2 	bl	80029ea <rfalTransceiveRunBlockingTx>
 8004026:	4603      	mov	r3, r0
 8004028:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if( ret == RFAL_ERR_NONE)
 800402a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800402c:	2b00      	cmp	r3, #0
 800402e:	d103      	bne.n	8004038 <rfalISO15693TransceiveAnticollisionFrame+0xa8>
    {
        ret = rfalTransceiveBlockingRx();
 8004030:	f7fe fcf8 	bl	8002a24 <rfalTransceiveBlockingRx>
 8004034:	4603      	mov	r3, r0
 8004036:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }
    
    /* Check if a Transmission error and received data is less then expected */
    if( ((ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING)) && (rfalConvBitsToBytes(*ctx.rxRcvdLen) < RFAL_ISO15693_INV_RES_LEN) )
 8004038:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800403a:	2b1d      	cmp	r3, #29
 800403c:	d005      	beq.n	800404a <rfalISO15693TransceiveAnticollisionFrame+0xba>
 800403e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004040:	2b15      	cmp	r3, #21
 8004042:	d002      	beq.n	800404a <rfalISO15693TransceiveAnticollisionFrame+0xba>
 8004044:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004046:	2b09      	cmp	r3, #9
 8004048:	d112      	bne.n	8004070 <rfalISO15693TransceiveAnticollisionFrame+0xe0>
 800404a:	6a3b      	ldr	r3, [r7, #32]
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	3307      	adds	r3, #7
 8004050:	08db      	lsrs	r3, r3, #3
 8004052:	b29b      	uxth	r3, r3
 8004054:	2b0b      	cmp	r3, #11
 8004056:	d80b      	bhi.n	8004070 <rfalISO15693TransceiveAnticollisionFrame+0xe0>
    {
        /* If INVENTORY_RES is shorter than expected, tag is still modulating *
         * Ensure that response is complete before next frame                 */
        platformDelay( (uint8_t)( (RFAL_ISO15693_INV_RES_LEN - rfalConvBitsToBytes(*ctx.rxRcvdLen)) / ((RFAL_ISO15693_INV_RES_LEN / RFAL_ISO15693_INV_RES_DUR)+1U) ));
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	3307      	adds	r3, #7
 800405e:	08db      	lsrs	r3, r3, #3
 8004060:	b29b      	uxth	r3, r3
 8004062:	f1c3 030c 	rsb	r3, r3, #12
 8004066:	089b      	lsrs	r3, r3, #2
 8004068:	b2db      	uxtb	r3, r3
 800406a:	4618      	mov	r0, r3
 800406c:	f002 fe7c 	bl	8006d68 <HAL_Delay>
    }
    
    /* Restore common Analog configurations for this mode */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX) );
 8004070:	4b24      	ldr	r3, [pc, #144]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8004072:	789b      	ldrb	r3, [r3, #2]
 8004074:	2bea      	cmp	r3, #234	@ 0xea
 8004076:	d90b      	bls.n	8004090 <rfalISO15693TransceiveAnticollisionFrame+0x100>
 8004078:	4b22      	ldr	r3, [pc, #136]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 800407a:	789b      	ldrb	r3, [r3, #2]
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	b29b      	uxth	r3, r3
 8004080:	b2db      	uxtb	r3, r3
 8004082:	b29b      	uxth	r3, r3
 8004084:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	b29b      	uxth	r3, r3
 800408e:	e00c      	b.n	80040aa <rfalISO15693TransceiveAnticollisionFrame+0x11a>
 8004090:	4b1c      	ldr	r3, [pc, #112]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8004092:	789b      	ldrb	r3, [r3, #2]
 8004094:	3301      	adds	r3, #1
 8004096:	b29b      	uxth	r3, r3
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	b29b      	uxth	r3, r3
 800409c:	b2db      	uxtb	r3, r3
 800409e:	b29b      	uxth	r3, r3
 80040a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	4618      	mov	r0, r3
 80040ac:	f00c fd0e 	bl	8010acc <rfalSetAnalogConfig>
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX) );
 80040b0:	4b14      	ldr	r3, [pc, #80]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 80040b2:	78db      	ldrb	r3, [r3, #3]
 80040b4:	2bea      	cmp	r3, #234	@ 0xea
 80040b6:	d90b      	bls.n	80040d0 <rfalISO15693TransceiveAnticollisionFrame+0x140>
 80040b8:	4b12      	ldr	r3, [pc, #72]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 80040ba:	78db      	ldrb	r3, [r3, #3]
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	b29b      	uxth	r3, r3
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040c8:	f043 0302 	orr.w	r3, r3, #2
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	e00c      	b.n	80040ea <rfalISO15693TransceiveAnticollisionFrame+0x15a>
 80040d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 80040d2:	78db      	ldrb	r3, [r3, #3]
 80040d4:	3301      	adds	r3, #1
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	b29b      	uxth	r3, r3
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	b29b      	uxth	r3, r3
 80040e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040e4:	f043 0302 	orr.w	r3, r3, #2
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	4618      	mov	r0, r3
 80040ec:	f00c fcee 	bl	8010acc <rfalSetAnalogConfig>
    
    gRFAL.nfcvData.ignoreBits = 0;
 80040f0:	4b04      	ldr	r3, [pc, #16]	@ (8004104 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	f8a3 2440 	strh.w	r2, [r3, #1088]	@ 0x440
    return ret;
 80040f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3730      	adds	r7, #48	@ 0x30
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20002a64 	.word	0x20002a64

08004108 <rfalISO15693TransceiveEOFAnticollision>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOFAnticollision( uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af02      	add	r7, sp, #8
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	460b      	mov	r3, r1
 8004112:	607a      	str	r2, [r7, #4]
 8004114:	72fb      	strb	r3, [r7, #11]
    uint8_t dummy;

    return rfalISO15693TransceiveAnticollisionFrame( &dummy, 0, rxBuf, rxBufLen, actLen );
 8004116:	7afa      	ldrb	r2, [r7, #11]
 8004118:	f107 0017 	add.w	r0, r7, #23
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	4613      	mov	r3, r2
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	2100      	movs	r1, #0
 8004126:	f7ff ff33 	bl	8003f90 <rfalISO15693TransceiveAnticollisionFrame>
 800412a:	4603      	mov	r3, r0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <rfalISO15693TransceiveEOF>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOF( uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *actLen )
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b08a      	sub	sp, #40	@ 0x28
 8004138:	af04      	add	r7, sp, #16
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	460b      	mov	r3, r1
 800413e:	607a      	str	r2, [r7, #4]
 8004140:	817b      	strh	r3, [r7, #10]
    ReturnCode ret;
    uint8_t    dummy;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 8004142:	4b10      	ldr	r3, [pc, #64]	@ (8004184 <rfalISO15693TransceiveEOF+0x50>)
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d903      	bls.n	8004152 <rfalISO15693TransceiveEOF+0x1e>
 800414a:	4b0e      	ldr	r3, [pc, #56]	@ (8004184 <rfalISO15693TransceiveEOF+0x50>)
 800414c:	785b      	ldrb	r3, [r3, #1]
 800414e:	2b07      	cmp	r3, #7
 8004150:	d001      	beq.n	8004156 <rfalISO15693TransceiveEOF+0x22>
    {
        return RFAL_ERR_WRONG_STATE;
 8004152:	2321      	movs	r3, #33	@ 0x21
 8004154:	e011      	b.n	800417a <rfalISO15693TransceiveEOF+0x46>
    }
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveBlockingTxRx( &dummy,
 8004156:	897a      	ldrh	r2, [r7, #10]
 8004158:	f107 0015 	add.w	r0, r7, #21
 800415c:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8004160:	9302      	str	r3, [sp, #8]
 8004162:	2303      	movs	r3, #3
 8004164:	9301      	str	r3, [sp, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	4613      	mov	r3, r2
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	2100      	movs	r1, #0
 8004170:	f7fe fc6e 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 8004174:	4603      	mov	r3, r0
 8004176:	82fb      	strh	r3, [r7, #22]
                                      rxBuf,
                                      rxBufLen,
                                      actLen,
                                      ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_AGC_ON ),
                                      rfalConv64fcTo1fc(ISO15693_FWT) );
    return ret;
 8004178:	8afb      	ldrh	r3, [r7, #22]
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	20002a64 	.word	0x20002a64

08004188 <rfalFeliCaPoll>:
#if RFAL_FEATURE_NFCF


/*******************************************************************************/
ReturnCode rfalFeliCaPoll( rfalFeliCaPollSlots slots, uint16_t sysCode, uint8_t reqCode, rfalFeliCaPollRes* pollResList, uint8_t pollResListSize, uint8_t *devicesDetected, uint8_t *collisionsDetected )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af04      	add	r7, sp, #16
 800418e:	603b      	str	r3, [r7, #0]
 8004190:	4603      	mov	r3, r0
 8004192:	71fb      	strb	r3, [r7, #7]
 8004194:	460b      	mov	r3, r1
 8004196:	80bb      	strh	r3, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;

    RFAL_EXIT_ON_ERR( ret, rfalStartFeliCaPoll( slots, sysCode, reqCode, pollResList, pollResListSize, devicesDetected, collisionsDetected ) );
 800419c:	79ba      	ldrb	r2, [r7, #6]
 800419e:	88b9      	ldrh	r1, [r7, #4]
 80041a0:	79f8      	ldrb	r0, [r7, #7]
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	9302      	str	r3, [sp, #8]
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	7e3b      	ldrb	r3, [r7, #24]
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	f000 f816 	bl	80041e0 <rfalStartFeliCaPoll>
 80041b4:	4603      	mov	r3, r0
 80041b6:	81fb      	strh	r3, [r7, #14]
 80041b8:	89fb      	ldrh	r3, [r7, #14]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <rfalFeliCaPoll+0x3a>
 80041be:	89fb      	ldrh	r3, [r7, #14]
 80041c0:	e009      	b.n	80041d6 <rfalFeliCaPoll+0x4e>
    rfalRunBlocking( ret, rfalGetFeliCaPollStatus() );
 80041c2:	f000 f893 	bl	80042ec <rfalGetFeliCaPollStatus>
 80041c6:	4603      	mov	r3, r0
 80041c8:	81fb      	strh	r3, [r7, #14]
 80041ca:	f7fe fcb9 	bl	8002b40 <rfalWorker>
 80041ce:	89fb      	ldrh	r3, [r7, #14]
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d0f6      	beq.n	80041c2 <rfalFeliCaPoll+0x3a>
    
    return ret;
 80041d4:	89fb      	ldrh	r3, [r7, #14]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <rfalStartFeliCaPoll>:


/*******************************************************************************/
ReturnCode rfalStartFeliCaPoll( rfalFeliCaPollSlots slots, uint16_t sysCode, uint8_t reqCode, rfalFeliCaPollRes* pollResList, uint8_t pollResListSize, uint8_t *devicesDetected, uint8_t *collisionsDetected )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	@ 0x28
 80041e4:	af04      	add	r7, sp, #16
 80041e6:	603b      	str	r3, [r7, #0]
 80041e8:	4603      	mov	r3, r0
 80041ea:	71fb      	strb	r3, [r7, #7]
 80041ec:	460b      	mov	r3, r1
 80041ee:	80bb      	strh	r3, [r7, #4]
 80041f0:	4613      	mov	r3, r2
 80041f2:	71bb      	strb	r3, [r7, #6]
    ReturnCode        ret;
    uint8_t           frame[RFAL_FELICA_POLL_REQ_LEN - RFAL_FELICA_LEN_LEN];  // LEN is added by ST25R391x automatically
    uint8_t           frameIdx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCF ) )
 80041f4:	4b3a      	ldr	r3, [pc, #232]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d903      	bls.n	8004204 <rfalStartFeliCaPoll+0x24>
 80041fc:	4b38      	ldr	r3, [pc, #224]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 80041fe:	785b      	ldrb	r3, [r3, #1]
 8004200:	2b06      	cmp	r3, #6
 8004202:	d001      	beq.n	8004208 <rfalStartFeliCaPoll+0x28>
    {
        return RFAL_ERR_WRONG_STATE;
 8004204:	2321      	movs	r3, #33	@ 0x21
 8004206:	e066      	b.n	80042d6 <rfalStartFeliCaPoll+0xf6>
    }
    
    frameIdx                   = 0;
 8004208:	2300      	movs	r3, #0
 800420a:	75fb      	strb	r3, [r7, #23]
    gRFAL.nfcfData.colDetected = 0;
 800420c:	4b34      	ldr	r3, [pc, #208]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 800420e:	2200      	movs	r2, #0
 8004210:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
    gRFAL.nfcfData.devDetected = 0;
 8004214:	4b32      	ldr	r3, [pc, #200]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 8004216:	2200      	movs	r2, #0
 8004218:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    
    /*******************************************************************************/
    /* Compute SENSF_REQ frame */
    frame[frameIdx++] = (uint8_t)FELICA_CMD_POLLING; /* CMD: SENF_REQ                       */   
 800421c:	7dfb      	ldrb	r3, [r7, #23]
 800421e:	1c5a      	adds	r2, r3, #1
 8004220:	75fa      	strb	r2, [r7, #23]
 8004222:	3318      	adds	r3, #24
 8004224:	443b      	add	r3, r7
 8004226:	2200      	movs	r2, #0
 8004228:	f803 2c0c 	strb.w	r2, [r3, #-12]
    frame[frameIdx++] = (uint8_t)(sysCode >> 8);     /* System Code (SC)                    */
 800422c:	88bb      	ldrh	r3, [r7, #4]
 800422e:	0a1b      	lsrs	r3, r3, #8
 8004230:	b29a      	uxth	r2, r3
 8004232:	7dfb      	ldrb	r3, [r7, #23]
 8004234:	1c59      	adds	r1, r3, #1
 8004236:	75f9      	strb	r1, [r7, #23]
 8004238:	b2d2      	uxtb	r2, r2
 800423a:	3318      	adds	r3, #24
 800423c:	443b      	add	r3, r7
 800423e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    frame[frameIdx++] = (uint8_t)(sysCode & 0xFFU);  /* System Code (SC)                    */
 8004242:	7dfb      	ldrb	r3, [r7, #23]
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	75fa      	strb	r2, [r7, #23]
 8004248:	88ba      	ldrh	r2, [r7, #4]
 800424a:	b2d2      	uxtb	r2, r2
 800424c:	3318      	adds	r3, #24
 800424e:	443b      	add	r3, r7
 8004250:	f803 2c0c 	strb.w	r2, [r3, #-12]
    frame[frameIdx++] = reqCode;                     /* Communication Parameter Request (RC)*/
 8004254:	7dfb      	ldrb	r3, [r7, #23]
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	75fa      	strb	r2, [r7, #23]
 800425a:	3318      	adds	r3, #24
 800425c:	443b      	add	r3, r7
 800425e:	79ba      	ldrb	r2, [r7, #6]
 8004260:	f803 2c0c 	strb.w	r2, [r3, #-12]
    frame[frameIdx++] = (uint8_t)slots;              /* TimeSlot (TSN)                      */
 8004264:	7dfb      	ldrb	r3, [r7, #23]
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	75fa      	strb	r2, [r7, #23]
 800426a:	3318      	adds	r3, #24
 800426c:	443b      	add	r3, r7
 800426e:	79fa      	ldrb	r2, [r7, #7]
 8004270:	f803 2c0c 	strb.w	r2, [r3, #-12]
    
    
    /*******************************************************************************/
    /* NRT should not stop on reception - Fake EMD which uses NRT in nrt_emv       *
     * RFAL_ERRORHANDLING_EMD has no special handling for NFC-F mode               */
    gRFAL.nfcfData.curHandling = gRFAL.conf.eHandling;
 8004274:	4b1a      	ldr	r3, [pc, #104]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 8004276:	79da      	ldrb	r2, [r3, #7]
 8004278:	4b19      	ldr	r3, [pc, #100]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 800427a:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
    gRFAL.conf.eHandling       = RFAL_ERRORHANDLING_EMD;
 800427e:	4b18      	ldr	r3, [pc, #96]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 8004280:	2201      	movs	r2, #1
 8004282:	71da      	strb	r2, [r3, #7]
    
    /*******************************************************************************/
    /* Run transceive blocking, 
     * Calculate Total Response Time in(64/fc): 
     *                       512 PICC process time + (n * 256 Time Slot duration)  */       
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( frame, 
 8004284:	7dfb      	ldrb	r3, [r7, #23]
 8004286:	b299      	uxth	r1, r3
 8004288:	79fb      	ldrb	r3, [r7, #7]
 800428a:	3303      	adds	r3, #3
 800428c:	039b      	lsls	r3, r3, #14
 800428e:	f107 000c 	add.w	r0, r7, #12
 8004292:	9302      	str	r3, [sp, #8]
 8004294:	2300      	movs	r3, #0
 8004296:	9301      	str	r3, [sp, #4]
 8004298:	4b12      	ldr	r3, [pc, #72]	@ (80042e4 <rfalStartFeliCaPoll+0x104>)
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	2314      	movs	r3, #20
 800429e:	4a12      	ldr	r2, [pc, #72]	@ (80042e8 <rfalStartFeliCaPoll+0x108>)
 80042a0:	f7fe fb74 	bl	800298c <rfalTransceiveBlockingTx>
 80042a4:	4603      	mov	r3, r0
 80042a6:	82bb      	strh	r3, [r7, #20]
 80042a8:	8abb      	ldrh	r3, [r7, #20]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <rfalStartFeliCaPoll+0xd2>
 80042ae:	8abb      	ldrh	r3, [r7, #20]
 80042b0:	e011      	b.n	80042d6 <rfalStartFeliCaPoll+0xf6>
                                    &gRFAL.nfcfData.actLen,
                                    (RFAL_TXRX_FLAGS_DEFAULT),
                                    rfalConv64fcTo1fc( RFAL_FELICA_POLL_DELAY_TIME + (RFAL_FELICA_POLL_SLOT_TIME * ((uint32_t)slots + 1U)) ) ) );
                                    
   /* Store context */
   gRFAL.nfcfData.pollResList        = pollResList;
 80042b2:	4a0b      	ldr	r2, [pc, #44]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
   gRFAL.nfcfData.pollResListSize    = pollResListSize;
 80042ba:	4a09      	ldr	r2, [pc, #36]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 80042bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80042c0:	f882 30c8 	strb.w	r3, [r2, #200]	@ 0xc8
   gRFAL.nfcfData.devicesDetected    = devicesDetected;
 80042c4:	4a06      	ldr	r2, [pc, #24]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c8:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
   gRFAL.nfcfData.collisionsDetected = collisionsDetected;
 80042cc:	4a04      	ldr	r2, [pc, #16]	@ (80042e0 <rfalStartFeliCaPoll+0x100>)
 80042ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d0:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
   
   return RFAL_ERR_NONE;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20002a64 	.word	0x20002a64
 80042e4:	20002b24 	.word	0x20002b24
 80042e8:	20002b39 	.word	0x20002b39

080042ec <rfalGetFeliCaPollStatus>:


/*******************************************************************************/
ReturnCode rfalGetFeliCaPollStatus( void )
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state != RFAL_STATE_TXRX) || ( gRFAL.mode != RFAL_MODE_POLL_NFCF ) )
 80042f2:	4b53      	ldr	r3, [pc, #332]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b03      	cmp	r3, #3
 80042f8:	d103      	bne.n	8004302 <rfalGetFeliCaPollStatus+0x16>
 80042fa:	4b51      	ldr	r3, [pc, #324]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80042fc:	785b      	ldrb	r3, [r3, #1]
 80042fe:	2b06      	cmp	r3, #6
 8004300:	d001      	beq.n	8004306 <rfalGetFeliCaPollStatus+0x1a>
    {
        return RFAL_ERR_WRONG_STATE;
 8004302:	2321      	movs	r3, #33	@ 0x21
 8004304:	e097      	b.n	8004436 <rfalGetFeliCaPollStatus+0x14a>
    }
    
    /* Wait until transceive has terminated */
    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 8004306:	f7fe fc09 	bl	8002b1c <rfalGetTransceiveStatus>
 800430a:	4603      	mov	r3, r0
 800430c:	80fb      	strh	r3, [r7, #6]
 800430e:	88fb      	ldrh	r3, [r7, #6]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d101      	bne.n	8004318 <rfalGetFeliCaPollStatus+0x2c>
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	e08e      	b.n	8004436 <rfalGetFeliCaPollStatus+0x14a>
    
    /* Upon timeout the full Poll Delay + (Slot time)*(nbSlots) has expired */
    if( ret != RFAL_ERR_TIMEOUT )  
 8004318:	88fb      	ldrh	r3, [r7, #6]
 800431a:	2b04      	cmp	r3, #4
 800431c:	d03c      	beq.n	8004398 <rfalGetFeliCaPollStatus+0xac>
    {
        /* Reception done, reEnabled Rx for following Slot */
        st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 800431e:	20d1      	movs	r0, #209	@ 0xd1
 8004320:	f002 f879 	bl	8006416 <st25r3916ExecuteCommand>
        st25r3916ExecuteCommand( ST25R3916_CMD_RESET_RXGAIN );
 8004324:	20d5      	movs	r0, #213	@ 0xd5
 8004326:	f002 f876 	bl	8006416 <st25r3916ExecuteCommand>
        rfalFIFOStatusClear();
 800432a:	f7ff fb6b 	bl	8003a04 <rfalFIFOStatusClear>
        
        /* If the reception was OK, new device found */
        if( ret == RFAL_ERR_NONE )
 800432e:	88fb      	ldrh	r3, [r7, #6]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d116      	bne.n	8004362 <rfalGetFeliCaPollStatus+0x76>
        {
           gRFAL.nfcfData.devDetected++;
 8004334:	4b42      	ldr	r3, [pc, #264]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004336:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800433a:	3301      	adds	r3, #1
 800433c:	b2da      	uxtb	r2, r3
 800433e:	4b40      	ldr	r3, [pc, #256]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004340:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
           
           /* Overwrite the Transceive context for the next reception */
           gRFAL.TxRx.ctx.rxBuf = (uint8_t*)gRFAL.nfcfData.pollResponses[gRFAL.nfcfData.devDetected];
 8004344:	4b3e      	ldr	r3, [pc, #248]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004346:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800434a:	461a      	mov	r2, r3
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	33d0      	adds	r3, #208	@ 0xd0
 8004356:	4a3a      	ldr	r2, [pc, #232]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004358:	4413      	add	r3, r2
 800435a:	3305      	adds	r3, #5
 800435c:	4a38      	ldr	r2, [pc, #224]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 800435e:	6253      	str	r3, [r2, #36]	@ 0x24
 8004360:	e007      	b.n	8004372 <rfalGetFeliCaPollStatus+0x86>
        }
        /* If the reception was not OK, mark as collision */
        else
        {
            gRFAL.nfcfData.colDetected++;
 8004362:	4b37      	ldr	r3, [pc, #220]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004364:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 8004368:	3301      	adds	r3, #1
 800436a:	b2da      	uxtb	r2, r3
 800436c:	4b34      	ldr	r3, [pc, #208]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 800436e:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
        }
        
        /* Check whether that NRT has not expired meanwhile */
        if( st25r3916CheckReg( ST25R3916_REG_NFCIP1_BIT_RATE, ST25R3916_REG_NFCIP1_BIT_RATE_nrt_on, ST25R3916_REG_NFCIP1_BIT_RATE_nrt_on ) )
 8004372:	2202      	movs	r2, #2
 8004374:	2102      	movs	r1, #2
 8004376:	2024      	movs	r0, #36	@ 0x24
 8004378:	f002 f996 	bl	80066a8 <st25r3916CheckReg>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00a      	beq.n	8004398 <rfalGetFeliCaPollStatus+0xac>
        {
            /* Jump again into transceive Rx state for the following reception */
            gRFAL.TxRx.status = RFAL_ERR_BUSY;
 8004382:	4b2f      	ldr	r3, [pc, #188]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004384:	2202      	movs	r2, #2
 8004386:	835a      	strh	r2, [r3, #26]
            gRFAL.state       = RFAL_STATE_TXRX;
 8004388:	4b2d      	ldr	r3, [pc, #180]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 800438a:	2203      	movs	r2, #3
 800438c:	701a      	strb	r2, [r3, #0]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 800438e:	4b2c      	ldr	r3, [pc, #176]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004390:	2251      	movs	r2, #81	@ 0x51
 8004392:	761a      	strb	r2, [r3, #24]
            return RFAL_ERR_BUSY;
 8004394:	2302      	movs	r3, #2
 8004396:	e04e      	b.n	8004436 <rfalGetFeliCaPollStatus+0x14a>
    }

    
    /*******************************************************************************/
    /* Back to previous error handling (restore NRT to normal mode)                */
    gRFAL.conf.eHandling = gRFAL.nfcfData.curHandling;
 8004398:	4b29      	ldr	r3, [pc, #164]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 800439a:	f893 20d4 	ldrb.w	r2, [r3, #212]	@ 0xd4
 800439e:	4b28      	ldr	r3, [pc, #160]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043a0:	71da      	strb	r2, [r3, #7]
    
    /*******************************************************************************/
    /* Assign output parameters if requested                                       */
    if( (gRFAL.nfcfData.pollResList != NULL) && (gRFAL.nfcfData.pollResListSize > 0U) && (gRFAL.nfcfData.devDetected > 0U) )
 80043a2:	4b27      	ldr	r3, [pc, #156]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043a4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d01f      	beq.n	80043ec <rfalGetFeliCaPollStatus+0x100>
 80043ac:	4b24      	ldr	r3, [pc, #144]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043ae:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d01a      	beq.n	80043ec <rfalGetFeliCaPollStatus+0x100>
 80043b6:	4b22      	ldr	r3, [pc, #136]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043b8:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d015      	beq.n	80043ec <rfalGetFeliCaPollStatus+0x100>
    {
        RFAL_MEMCPY( gRFAL.nfcfData.pollResList, gRFAL.nfcfData.pollResponses, (RFAL_FELICA_POLL_RES_LEN * (uint32_t)RFAL_MIN(gRFAL.nfcfData.pollResListSize, gRFAL.nfcfData.devDetected) ) );
 80043c0:	4b1f      	ldr	r3, [pc, #124]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043c2:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 80043c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043c8:	f893 20c9 	ldrb.w	r2, [r3, #201]	@ 0xc9
 80043cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043ce:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 80043d2:	4293      	cmp	r3, r2
 80043d4:	bf28      	it	cs
 80043d6:	4613      	movcs	r3, r2
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	461a      	mov	r2, r3
 80043dc:	4613      	mov	r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	461a      	mov	r2, r3
 80043e6:	4917      	ldr	r1, [pc, #92]	@ (8004444 <rfalGetFeliCaPollStatus+0x158>)
 80043e8:	f018 f860 	bl	801c4ac <memcpy>
    }
    
    if( gRFAL.nfcfData.devicesDetected != NULL )
 80043ec:	4b14      	ldr	r3, [pc, #80]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043ee:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d006      	beq.n	8004404 <rfalGetFeliCaPollStatus+0x118>
    {
        *gRFAL.nfcfData.devicesDetected = gRFAL.nfcfData.devDetected;
 80043f6:	4b12      	ldr	r3, [pc, #72]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043f8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80043fc:	4a10      	ldr	r2, [pc, #64]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 80043fe:	f892 20c9 	ldrb.w	r2, [r2, #201]	@ 0xc9
 8004402:	701a      	strb	r2, [r3, #0]
    }
    
    if( gRFAL.nfcfData.collisionsDetected != NULL )
 8004404:	4b0e      	ldr	r3, [pc, #56]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004406:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d006      	beq.n	800441c <rfalGetFeliCaPollStatus+0x130>
    {
        *gRFAL.nfcfData.collisionsDetected = gRFAL.nfcfData.colDetected;
 800440e:	4b0c      	ldr	r3, [pc, #48]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004410:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004414:	4a0a      	ldr	r2, [pc, #40]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004416:	f892 20ca 	ldrb.w	r2, [r2, #202]	@ 0xca
 800441a:	701a      	strb	r2, [r3, #0]
    }
    
    return (( (gRFAL.nfcfData.colDetected != 0U) || (gRFAL.nfcfData.devDetected != 0U)) ? RFAL_ERR_NONE : ret);
 800441c:	4b08      	ldr	r3, [pc, #32]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 800441e:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 8004422:	2b00      	cmp	r3, #0
 8004424:	d106      	bne.n	8004434 <rfalGetFeliCaPollStatus+0x148>
 8004426:	4b06      	ldr	r3, [pc, #24]	@ (8004440 <rfalGetFeliCaPollStatus+0x154>)
 8004428:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <rfalGetFeliCaPollStatus+0x148>
 8004430:	88fb      	ldrh	r3, [r7, #6]
 8004432:	e000      	b.n	8004436 <rfalGetFeliCaPollStatus+0x14a>
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	20002a64 	.word	0x20002a64
 8004444:	20002b39 	.word	0x20002b39

08004448 <rfalIsExtFieldOn>:



/*******************************************************************************/
bool rfalIsExtFieldOn( void )
{
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
    return st25r3916IsExtFieldOn();
 800444c:	2240      	movs	r2, #64	@ 0x40
 800444e:	2140      	movs	r1, #64	@ 0x40
 8004450:	2031      	movs	r0, #49	@ 0x31
 8004452:	f002 f929 	bl	80066a8 <st25r3916CheckReg>
 8004456:	4603      	mov	r3, r0
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}

0800445c <rfalListenStart>:

#if RFAL_FEATURE_LISTEN_MODE

/*******************************************************************************/
ReturnCode rfalListenStart( uint32_t lmMask, const rfalLmConfPA *confA, const rfalLmConfPB *confB, const rfalLmConfPF *confF, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rxLen )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b08c      	sub	sp, #48	@ 0x30
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
 8004468:	603b      	str	r3, [r7, #0]
    uint8_t*    pPTMem;
    uint8_t     autoResp;
    
    
    /* Check if RFAL is initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 800446a:	4b4f      	ldr	r3, [pc, #316]	@ (80045a8 <rfalListenStart+0x14c>)
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <rfalListenStart+0x1a>
    {
        return RFAL_ERR_WRONG_STATE;
 8004472:	2321      	movs	r3, #33	@ 0x21
 8004474:	e191      	b.n	800479a <rfalListenStart+0x33e>
    }
    
    gRFAL.Lm.state  = RFAL_LM_STATE_NOT_INIT;
 8004476:	4b4c      	ldr	r3, [pc, #304]	@ (80045a8 <rfalListenStart+0x14c>)
 8004478:	2200      	movs	r2, #0
 800447a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    gRFAL.Lm.mdIrqs = ST25R3916_IRQ_MASK_NONE;
 800447e:	4b4a      	ldr	r3, [pc, #296]	@ (80045a8 <rfalListenStart+0x14c>)
 8004480:	2200      	movs	r2, #0
 8004482:	669a      	str	r2, [r3, #104]	@ 0x68
    gRFAL.Lm.mdReg  = (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_nfc | ST25R3916_REG_MODE_nfc_ar_off);
 8004484:	4b48      	ldr	r3, [pc, #288]	@ (80045a8 <rfalListenStart+0x14c>)
 8004486:	2200      	movs	r2, #0
 8004488:	665a      	str	r2, [r3, #100]	@ 0x64
    
    
    /* By default disable all automatic responses */     
    autoResp = (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p);
 800448a:	230d      	movs	r3, #13
 800448c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_NFCA) != 0U )
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004496:	2b00      	cmp	r3, #0
 8004498:	d06c      	beq.n	8004574 <rfalListenStart+0x118>
    {
        /* Check if the conf has been provided */
        if( confA == NULL )
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d101      	bne.n	80044a4 <rfalListenStart+0x48>
        {
            return RFAL_ERR_PARAM;
 80044a0:	2307      	movs	r3, #7
 80044a2:	e17a      	b.n	800479a <rfalListenStart+0x33e>
        }
        
        pPTMem = (uint8_t*)PTMem.PTMem_A;
 80044a4:	f107 0310 	add.w	r3, r7, #16
 80044a8:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /*******************************************************************************/
        /* Check and set supported NFCID Length */
        switch(confA->nfcidLen)
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d002      	beq.n	80044b8 <rfalListenStart+0x5c>
 80044b2:	2b07      	cmp	r3, #7
 80044b4:	d006      	beq.n	80044c4 <rfalListenStart+0x68>
 80044b6:	e00b      	b.n	80044d0 <rfalListenStart+0x74>
        {
            case RFAL_LM_NFCID_LEN_04:
                st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_id_mask, ST25R3916_REG_AUX_nfc_id_4bytes );
 80044b8:	2200      	movs	r2, #0
 80044ba:	2130      	movs	r1, #48	@ 0x30
 80044bc:	200a      	movs	r0, #10
 80044be:	f002 f86f 	bl	80065a0 <st25r3916ChangeRegisterBits>
                break;
 80044c2:	e007      	b.n	80044d4 <rfalListenStart+0x78>
                
            case RFAL_LM_NFCID_LEN_07:
                st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_id_mask, ST25R3916_REG_AUX_nfc_id_7bytes );
 80044c4:	2210      	movs	r2, #16
 80044c6:	2130      	movs	r1, #48	@ 0x30
 80044c8:	200a      	movs	r0, #10
 80044ca:	f002 f869 	bl	80065a0 <st25r3916ChangeRegisterBits>
                break;
 80044ce:	e001      	b.n	80044d4 <rfalListenStart+0x78>
                
            default:
                return RFAL_ERR_PARAM;
 80044d0:	2307      	movs	r3, #7
 80044d2:	e162      	b.n	800479a <rfalListenStart+0x33e>
        }
        
        /*******************************************************************************/
        /* Set NFCID */
        RFAL_MEMCPY( pPTMem, confA->nfcid, RFAL_NFCID1_TRIPLE_LEN );
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	3301      	adds	r3, #1
 80044d8:	220a      	movs	r2, #10
 80044da:	4619      	mov	r1, r3
 80044dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044de:	f017 ffe5 	bl	801c4ac <memcpy>
        pPTMem = &pPTMem[RFAL_NFCID1_TRIPLE_LEN];                  /* MISRA 18.4 */
 80044e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e4:	330a      	adds	r3, #10
 80044e6:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* Set SENS_RES */
        RFAL_MEMCPY( pPTMem, confA->SENS_RES, RFAL_LM_SENS_RES_LEN );
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	330b      	adds	r3, #11
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f2:	801a      	strh	r2, [r3, #0]
        pPTMem = &pPTMem[RFAL_LM_SENS_RES_LEN];             /* MISRA 18.4 */
 80044f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f6:	3302      	adds	r3, #2
 80044f8:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* Set SEL_RES */
        *(pPTMem++) = ( (confA->nfcidLen == RFAL_LM_NFCID_LEN_04) ? ( confA->SEL_RES & ~RFAL_LM_NFCID_INCOMPLETE ) : (confA->SEL_RES | RFAL_LM_NFCID_INCOMPLETE) );
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d105      	bne.n	800450e <rfalListenStart+0xb2>
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	7b5b      	ldrb	r3, [r3, #13]
 8004506:	f023 0304 	bic.w	r3, r3, #4
 800450a:	b2da      	uxtb	r2, r3
 800450c:	e004      	b.n	8004518 <rfalListenStart+0xbc>
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	7b5b      	ldrb	r3, [r3, #13]
 8004512:	f043 0304 	orr.w	r3, r3, #4
 8004516:	b2da      	uxtb	r2, r3
 8004518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451a:	1c59      	adds	r1, r3, #1
 800451c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800451e:	701a      	strb	r2, [r3, #0]
        *(pPTMem++) = ( confA->SEL_RES & ~RFAL_LM_NFCID_INCOMPLETE );
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	7b5a      	ldrb	r2, [r3, #13]
 8004524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004526:	1c59      	adds	r1, r3, #1
 8004528:	62b9      	str	r1, [r7, #40]	@ 0x28
 800452a:	f022 0204 	bic.w	r2, r2, #4
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]
        *(pPTMem++) = ( confA->SEL_RES & ~RFAL_LM_NFCID_INCOMPLETE );
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	7b5a      	ldrb	r2, [r3, #13]
 8004536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004538:	1c59      	adds	r1, r3, #1
 800453a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800453c:	f022 0204 	bic.w	r2, r2, #4
 8004540:	b2d2      	uxtb	r2, r2
 8004542:	701a      	strb	r2, [r3, #0]
        
        /* Write into PTMem-A */
        st25r3916WritePTMem( PTMem.PTMem_A, ST25R3916_PTM_A_LEN );
 8004544:	f107 0310 	add.w	r3, r7, #16
 8004548:	210f      	movs	r1, #15
 800454a:	4618      	mov	r0, r3
 800454c:	f001 fefd 	bl	800634a <st25r3916WritePTMem>
        
        
        /*******************************************************************************/
        /* Enable automatic responses for A */
        autoResp &= ~ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a;
 8004550:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004554:	f023 0301 	bic.w	r3, r3, #1
 8004558:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                
        /* Set Target mode, Bit Rate detection and Listen Mode for NFC-A */        
        gRFAL.Lm.mdReg  |= (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_off);
 800455c:	4b12      	ldr	r3, [pc, #72]	@ (80045a8 <rfalListenStart+0x14c>)
 800455e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004560:	f043 03c8 	orr.w	r3, r3, #200	@ 0xc8
 8004564:	4a10      	ldr	r2, [pc, #64]	@ (80045a8 <rfalListenStart+0x14c>)
 8004566:	6653      	str	r3, [r2, #100]	@ 0x64
        
        gRFAL.Lm.mdIrqs |= (ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_RXE_PTA);
 8004568:	4b0f      	ldr	r3, [pc, #60]	@ (80045a8 <rfalListenStart+0x14c>)
 800456a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800456c:	f043 5398 	orr.w	r3, r3, #318767104	@ 0x13000000
 8004570:	4a0d      	ldr	r2, [pc, #52]	@ (80045a8 <rfalListenStart+0x14c>)
 8004572:	6693      	str	r3, [r2, #104]	@ 0x68
    }
    
    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_NFCB) != 0U )
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800457a:	2b00      	cmp	r3, #0
 800457c:	d006      	beq.n	800458c <rfalListenStart+0x130>
    {
        /* Check if the conf has been provided */
        if( confB == NULL )
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <rfalListenStart+0x12c>
        {
            return RFAL_ERR_PARAM;
 8004584:	2307      	movs	r3, #7
 8004586:	e108      	b.n	800479a <rfalListenStart+0x33e>
        }
        
        return RFAL_ERR_NOTSUPP;
 8004588:	2318      	movs	r3, #24
 800458a:	e106      	b.n	800479a <rfalListenStart+0x33e>
    }
    
    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_NFCF) != 0U )
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 808b 	beq.w	80046ae <rfalListenStart+0x252>
    {
        pPTMem = (uint8_t*)PTMem.PTMem_F;
 8004598:	f107 0310 	add.w	r3, r7, #16
 800459c:	62bb      	str	r3, [r7, #40]	@ 0x28
                       
        /* Check if the conf has been provided */
        if( confF == NULL )
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d103      	bne.n	80045ac <rfalListenStart+0x150>
        {
            return RFAL_ERR_PARAM;
 80045a4:	2307      	movs	r3, #7
 80045a6:	e0f8      	b.n	800479a <rfalListenStart+0x33e>
 80045a8:	20002a64 	.word	0x20002a64
        }
        
        /*******************************************************************************/
        /* Set System Code */
        RFAL_MEMCPY( pPTMem, confF->SC, RFAL_LM_SENSF_SC_LEN );
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b4:	801a      	strh	r2, [r3, #0]
        pPTMem = &pPTMem[RFAL_LM_SENSF_SC_LEN];             /* MISRA 18.4 */
 80045b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b8:	3302      	adds	r3, #2
 80045ba:	62bb      	str	r3, [r7, #40]	@ 0x28
                            
        /* Set SENSF_RES */
        RFAL_MEMCPY( pPTMem, confF->SENSF_RES, RFAL_LM_SENSF_RES_LEN );
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	3302      	adds	r3, #2
 80045c0:	2213      	movs	r2, #19
 80045c2:	4619      	mov	r1, r3
 80045c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80045c6:	f017 ff71 	bl	801c4ac <memcpy>

        /* Set RD bytes to 0x00 as ST25R3916 cannot support advances features */
        pPTMem[RFAL_LM_SENSF_RD0_POS] = 0x00;   /* NFC Forum Digital 1.1 Table 46: 0x00                   */
 80045ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045cc:	3311      	adds	r3, #17
 80045ce:	2200      	movs	r2, #0
 80045d0:	701a      	strb	r2, [r3, #0]
        pPTMem[RFAL_LM_SENSF_RD1_POS] = 0x00;   /* NFC Forum Digital 1.1 Table 47: No automatic bit rates */
 80045d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d4:	3312      	adds	r3, #18
 80045d6:	2200      	movs	r2, #0
 80045d8:	701a      	strb	r2, [r3, #0]
        
        pPTMem = &pPTMem[RFAL_LM_SENS_RES_LEN];             /* MISRA 18.4 */
 80045da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045dc:	3302      	adds	r3, #2
 80045de:	62bb      	str	r3, [r7, #40]	@ 0x28
                               
        /* Write into PTMem-F */
        st25r3916WritePTMemF( PTMem.PTMem_F, ST25R3916_PTM_F_LEN );
 80045e0:	f107 0310 	add.w	r3, r7, #16
 80045e4:	2115      	movs	r1, #21
 80045e6:	4618      	mov	r0, r3
 80045e8:	f001 fed1 	bl	800638e <st25r3916WritePTMemF>
        
        
        /*******************************************************************************/
        /* Write 24 TSN "Random" Numbers at first initialization and let it rollover   */
        if( !gRFAL.Lm.iniFlag )
 80045ec:	4b6d      	ldr	r3, [pc, #436]	@ (80047a4 <rfalListenStart+0x348>)
 80045ee:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80045f2:	f083 0301 	eor.w	r3, r3, #1
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d044      	beq.n	8004686 <rfalListenStart+0x22a>
        {
            pPTMem = (uint8_t*)PTMem.TSN;
 80045fc:	f107 0310 	add.w	r3, r7, #16
 8004600:	62bb      	str	r3, [r7, #40]	@ 0x28
            
            *(pPTMem++) = 0x12;
 8004602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004608:	2212      	movs	r2, #18
 800460a:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x34;
 800460c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460e:	1c5a      	adds	r2, r3, #1
 8004610:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004612:	2234      	movs	r2, #52	@ 0x34
 8004614:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x56;
 8004616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800461c:	2256      	movs	r2, #86	@ 0x56
 800461e:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x78;
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004626:	2278      	movs	r2, #120	@ 0x78
 8004628:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x9A;
 800462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004630:	229a      	movs	r2, #154	@ 0x9a
 8004632:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0xBC;
 8004634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	62ba      	str	r2, [r7, #40]	@ 0x28
 800463a:	22bc      	movs	r2, #188	@ 0xbc
 800463c:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0xDF;
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004644:	22df      	movs	r2, #223	@ 0xdf
 8004646:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x21;
 8004648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464a:	1c5a      	adds	r2, r3, #1
 800464c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800464e:	2221      	movs	r2, #33	@ 0x21
 8004650:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x43;
 8004652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004658:	2243      	movs	r2, #67	@ 0x43
 800465a:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x65;
 800465c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004662:	2265      	movs	r2, #101	@ 0x65
 8004664:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x87;
 8004666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800466c:	2287      	movs	r2, #135	@ 0x87
 800466e:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0xA9;
 8004670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004676:	22a9      	movs	r2, #169	@ 0xa9
 8004678:	701a      	strb	r2, [r3, #0]
            
            /* Write into PTMem-TSN */
            st25r3916WritePTMemTSN( PTMem.TSN, ST25R3916_PTM_TSN_LEN );
 800467a:	f107 0310 	add.w	r3, r7, #16
 800467e:	210c      	movs	r1, #12
 8004680:	4618      	mov	r0, r3
 8004682:	f001 fea6 	bl	80063d2 <st25r3916WritePTMemTSN>
        }
        
        /*******************************************************************************/
        /* Enable automatic responses for F */
        autoResp &= ~(ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r);
 8004686:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800468a:	f023 0304 	bic.w	r3, r3, #4
 800468e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        
        /* Set Target mode, Bit Rate detection and Listen Mode for NFC-F */
        gRFAL.Lm.mdReg  |= (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_nfc_ar_off);
 8004692:	4b44      	ldr	r3, [pc, #272]	@ (80047a4 <rfalListenStart+0x348>)
 8004694:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004696:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800469a:	4a42      	ldr	r2, [pc, #264]	@ (80047a4 <rfalListenStart+0x348>)
 800469c:	6653      	str	r3, [r2, #100]	@ 0x64
        
        /* In CE NFC-F any data without error will be passed to FIFO, to support CUP */
        gRFAL.Lm.mdIrqs |= (ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_RXE);
 800469e:	4b41      	ldr	r3, [pc, #260]	@ (80047a4 <rfalListenStart+0x348>)
 80046a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046a2:	f043 53c0 	orr.w	r3, r3, #402653184	@ 0x18000000
 80046a6:	f043 0310 	orr.w	r3, r3, #16
 80046aa:	4a3e      	ldr	r2, [pc, #248]	@ (80047a4 <rfalListenStart+0x348>)
 80046ac:	6693      	str	r3, [r2, #104]	@ 0x68
    }
    

    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d02d      	beq.n	8004714 <rfalListenStart+0x2b8>
    {
        /* Enable Reception of P2P frames */
        autoResp &= ~(ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p);
 80046b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80046bc:	f023 0308 	bic.w	r3, r3, #8
 80046c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        
        /* Set Target mode, Bit Rate detection and Automatic Response RF Collision Avoidance */
        gRFAL.Lm.mdReg  |= (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_auto_rx);
 80046c4:	4b37      	ldr	r3, [pc, #220]	@ (80047a4 <rfalListenStart+0x348>)
 80046c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046c8:	f043 03e9 	orr.w	r3, r3, #233	@ 0xe9
 80046cc:	4a35      	ldr	r2, [pc, #212]	@ (80047a4 <rfalListenStart+0x348>)
 80046ce:	6653      	str	r3, [r2, #100]	@ 0x64
        
        /* Ensure CRC check is enabled */
        st25r3916ClrRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_no_crc_rx );
 80046d0:	2180      	movs	r1, #128	@ 0x80
 80046d2:	200a      	movs	r0, #10
 80046d4:	f001 ff00 	bl	80064d8 <st25r3916ClrRegisterBits>
        
        /* n * TRFW timing shall vary  Activity 2.1  3.4.1.1 */
        st25r3916ChangeRegisterBits(ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, gRFAL.timings.nTRFW);
 80046d8:	4b32      	ldr	r3, [pc, #200]	@ (80047a4 <rfalListenStart+0x348>)
 80046da:	7d1b      	ldrb	r3, [r3, #20]
 80046dc:	461a      	mov	r2, r3
 80046de:	2103      	movs	r1, #3
 80046e0:	200a      	movs	r0, #10
 80046e2:	f001 ff5d 	bl	80065a0 <st25r3916ChangeRegisterBits>
        gRFAL.timings.nTRFW = rfalGennTRFW( gRFAL.timings.nTRFW );
 80046e6:	4b2f      	ldr	r3, [pc, #188]	@ (80047a4 <rfalListenStart+0x348>)
 80046e8:	7d1b      	ldrb	r3, [r3, #20]
 80046ea:	1c5a      	adds	r2, r3, #1
 80046ec:	4b2e      	ldr	r3, [pc, #184]	@ (80047a8 <rfalListenStart+0x34c>)
 80046ee:	fba3 1302 	umull	r1, r3, r3, r2
 80046f2:	1ad1      	subs	r1, r2, r3
 80046f4:	0849      	lsrs	r1, r1, #1
 80046f6:	440b      	add	r3, r1
 80046f8:	0899      	lsrs	r1, r3, #2
 80046fa:	460b      	mov	r3, r1
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	1a5b      	subs	r3, r3, r1
 8004700:	1ad1      	subs	r1, r2, r3
 8004702:	b2ca      	uxtb	r2, r1
 8004704:	4b27      	ldr	r3, [pc, #156]	@ (80047a4 <rfalListenStart+0x348>)
 8004706:	751a      	strb	r2, [r3, #20]
        
        gRFAL.Lm.mdIrqs |= ( ST25R3916_IRQ_MASK_RXE );
 8004708:	4b26      	ldr	r3, [pc, #152]	@ (80047a4 <rfalListenStart+0x348>)
 800470a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800470c:	f043 0310 	orr.w	r3, r3, #16
 8004710:	4a24      	ldr	r2, [pc, #144]	@ (80047a4 <rfalListenStart+0x348>)
 8004712:	6693      	str	r3, [r2, #104]	@ 0x68
    }
    
    
    /* Check if one of the modes were selected */
    if( (gRFAL.Lm.mdReg & ST25R3916_REG_MODE_targ) == ST25R3916_REG_MODE_targ_targ )
 8004714:	4b23      	ldr	r3, [pc, #140]	@ (80047a4 <rfalListenStart+0x348>)
 8004716:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471c:	2b00      	cmp	r3, #0
 800471e:	d03b      	beq.n	8004798 <rfalListenStart+0x33c>
    {
        gRFAL.state     = RFAL_STATE_LM;
 8004720:	4b20      	ldr	r3, [pc, #128]	@ (80047a4 <rfalListenStart+0x348>)
 8004722:	2204      	movs	r2, #4
 8004724:	701a      	strb	r2, [r3, #0]
        gRFAL.Lm.mdMask = lmMask;
 8004726:	4a1f      	ldr	r2, [pc, #124]	@ (80047a4 <rfalListenStart+0x348>)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6613      	str	r3, [r2, #96]	@ 0x60
        
        gRFAL.Lm.rxBuf    = rxBuf;
 800472c:	4a1d      	ldr	r2, [pc, #116]	@ (80047a4 <rfalListenStart+0x348>)
 800472e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004730:	6713      	str	r3, [r2, #112]	@ 0x70
        gRFAL.Lm.rxBufLen = rxBufLen;
 8004732:	4a1c      	ldr	r2, [pc, #112]	@ (80047a4 <rfalListenStart+0x348>)
 8004734:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004736:	f8a2 3074 	strh.w	r3, [r2, #116]	@ 0x74
        gRFAL.Lm.rxLen    = rxLen;
 800473a:	4a1a      	ldr	r2, [pc, #104]	@ (80047a4 <rfalListenStart+0x348>)
 800473c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800473e:	6793      	str	r3, [r2, #120]	@ 0x78
        *gRFAL.Lm.rxLen   = 0;
 8004740:	4b18      	ldr	r3, [pc, #96]	@ (80047a4 <rfalListenStart+0x348>)
 8004742:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004744:	2200      	movs	r2, #0
 8004746:	801a      	strh	r2, [r3, #0]
        gRFAL.Lm.dataFlag = false;
 8004748:	4b16      	ldr	r3, [pc, #88]	@ (80047a4 <rfalListenStart+0x348>)
 800474a:	2200      	movs	r2, #0
 800474c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        gRFAL.Lm.iniFlag  = true;
 8004750:	4b14      	ldr	r3, [pc, #80]	@ (80047a4 <rfalListenStart+0x348>)
 8004752:	2201      	movs	r2, #1
 8004754:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
        
        /* Apply the Automatic Responses configuration */
        st25r3916ChangeRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p ), autoResp );
 8004758:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800475c:	461a      	mov	r2, r3
 800475e:	210d      	movs	r1, #13
 8004760:	2008      	movs	r0, #8
 8004762:	f001 ff1d 	bl	80065a0 <st25r3916ChangeRegisterBits>
        
        /* Disable GPT trigger source */
        st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_mask, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_no_trigger );
 8004766:	2200      	movs	r2, #0
 8004768:	21e0      	movs	r1, #224	@ 0xe0
 800476a:	2012      	movs	r0, #18
 800476c:	f001 ff18 	bl	80065a0 <st25r3916ChangeRegisterBits>
      
        /* On Bit Rate Detection Mode ST25R391x will filter incoming frames during MRT time starting on External Field On event, use 512/fc steps */
        st25r3916SetRegisterBits(ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_mrt_step_512 );
 8004770:	2108      	movs	r1, #8
 8004772:	2012      	movs	r0, #18
 8004774:	f001 fee7 	bl	8006546 <st25r3916SetRegisterBits>
        st25r3916WriteRegister( ST25R3916_REG_MASK_RX_TIMER, (uint8_t)rfalConv1fcTo512fc( RFAL_LM_GT ) );
 8004778:	2102      	movs	r1, #2
 800477a:	200f      	movs	r0, #15
 800477c:	f001 fd5c 	bl	8006238 <st25r3916WriteRegister>
        
        
        /* Restore default settings on NFCIP1 mode, Receiving parity + CRC bits and manual Tx Parity*/
        st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0) );
 8004780:	21e0      	movs	r1, #224	@ 0xe0
 8004782:	2005      	movs	r0, #5
 8004784:	f001 fea8 	bl	80064d8 <st25r3916ClrRegisterBits>
        
        /* External Field Detector enabled as Automatics on rfalInitialize() */
        
        /* Set Analog configurations for generic Listen mode */
        /* Not on SetState(POWER OFF) as otherwise would be applied on every Field Event */
        rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_ON) );
 8004788:	2006      	movs	r0, #6
 800478a:	f00c f99f 	bl	8010acc <rfalSetAnalogConfig>
        
        /* Initialize as POWER_OFF and set proper mode in RF Chip */
        rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 800478e:	2001      	movs	r0, #1
 8004790:	f000 fbb0 	bl	8004ef4 <rfalListenSetState>
    else
    {
        return RFAL_ERR_REQUEST;   /* Listen Start called but no mode was enabled */
    }
    
    return RFAL_ERR_NONE;
 8004794:	2300      	movs	r3, #0
 8004796:	e000      	b.n	800479a <rfalListenStart+0x33e>
        return RFAL_ERR_REQUEST;   /* Listen Start called but no mode was enabled */
 8004798:	2305      	movs	r3, #5
}
 800479a:	4618      	mov	r0, r3
 800479c:	3730      	adds	r7, #48	@ 0x30
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	20002a64 	.word	0x20002a64
 80047a8:	24924925 	.word	0x24924925

080047ac <rfalRunListenModeWorker>:



/*******************************************************************************/
static ReturnCode rfalRunListenModeWorker( void )
{
 80047ac:	b590      	push	{r4, r7, lr}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
    volatile uint32_t irqs;
    uint8_t           tmp;
    
    if( gRFAL.state != RFAL_STATE_LM )
 80047b2:	4ba4      	ldr	r3, [pc, #656]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	2b04      	cmp	r3, #4
 80047b8:	d001      	beq.n	80047be <rfalRunListenModeWorker+0x12>
    {
        return RFAL_ERR_WRONG_STATE;
 80047ba:	2321      	movs	r3, #33	@ 0x21
 80047bc:	e2ce      	b.n	8004d5c <rfalRunListenModeWorker+0x5b0>
    }
    
    switch( gRFAL.Lm.state )
 80047be:	4ba1      	ldr	r3, [pc, #644]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80047c0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80047c4:	3b01      	subs	r3, #1
 80047c6:	2b0f      	cmp	r3, #15
 80047c8:	f200 82aa 	bhi.w	8004d20 <rfalRunListenModeWorker+0x574>
 80047cc:	a201      	add	r2, pc, #4	@ (adr r2, 80047d4 <rfalRunListenModeWorker+0x28>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	08004815 	.word	0x08004815
 80047d8:	0800483b 	.word	0x0800483b
 80047dc:	08004ac7 	.word	0x08004ac7
 80047e0:	08004d21 	.word	0x08004d21
 80047e4:	080049e5 	.word	0x080049e5
 80047e8:	08004aff 	.word	0x08004aff
 80047ec:	08004d25 	.word	0x08004d25
 80047f0:	08004d25 	.word	0x08004d25
 80047f4:	08004d25 	.word	0x08004d25
 80047f8:	08004d25 	.word	0x08004d25
 80047fc:	08004d25 	.word	0x08004d25
 8004800:	08004c05 	.word	0x08004c05
 8004804:	08004c05 	.word	0x08004c05
 8004808:	08004ced 	.word	0x08004ced
 800480c:	08004aff 	.word	0x08004aff
 8004810:	08004c05 	.word	0x08004c05
    {
        /*******************************************************************************/
        case RFAL_LM_STATE_POWER_OFF:
            
            irqs = st25r3916GetInterrupt( (  ST25R3916_IRQ_MASK_EON ) );
 8004814:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004818:	f002 f8d8 	bl	80069cc <st25r3916GetInterrupt>
 800481c:	4603      	mov	r3, r0
 800481e:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2b00      	cmp	r3, #0
 8004824:	f000 8280 	beq.w	8004d28 <rfalRunListenModeWorker+0x57c>
            {
              break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_EON) != 0U )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 827c 	beq.w	8004d2c <rfalRunListenModeWorker+0x580>
            {
                rfalListenSetState( RFAL_LM_STATE_IDLE );
 8004834:	2002      	movs	r0, #2
 8004836:	f000 fb5d 	bl	8004ef4 <rfalListenSetState>
            
              
        /*******************************************************************************/
        case RFAL_LM_STATE_IDLE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RXE_PTA ) );
 800483a:	4883      	ldr	r0, [pc, #524]	@ (8004a48 <rfalRunListenModeWorker+0x29c>)
 800483c:	f002 f8c6 	bl	80069cc <st25r3916GetInterrupt>
 8004840:	4603      	mov	r3, r0
 8004842:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 8272 	beq.w	8004d30 <rfalRunListenModeWorker+0x584>
            {
                break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_NFCT) != 0U )
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004852:	2b00      	cmp	r3, #0
 8004854:	d011      	beq.n	800487a <rfalRunListenModeWorker+0xce>
            {
                /* Retrieve detected bitrate */
                uint8_t    newBr;
                st25r3916ReadRegister( ST25R3916_REG_NFCIP1_BIT_RATE, &newBr );
 8004856:	1cbb      	adds	r3, r7, #2
 8004858:	4619      	mov	r1, r3
 800485a:	2024      	movs	r0, #36	@ 0x24
 800485c:	f001 fcae 	bl	80061bc <st25r3916ReadRegister>
                newBr >>= ST25R3916_REG_NFCIP1_BIT_RATE_nfc_rate_shift;
 8004860:	78bb      	ldrb	r3, [r7, #2]
 8004862:	091b      	lsrs	r3, r3, #4
 8004864:	b2db      	uxtb	r3, r3
 8004866:	70bb      	strb	r3, [r7, #2]

                if (newBr > ST25R3916_REG_BIT_RATE_rxrate_424)
 8004868:	78bb      	ldrb	r3, [r7, #2]
 800486a:	2b02      	cmp	r3, #2
 800486c:	d901      	bls.n	8004872 <rfalRunListenModeWorker+0xc6>
                {
                    newBr = ST25R3916_REG_BIT_RATE_rxrate_424;
 800486e:	2302      	movs	r3, #2
 8004870:	70bb      	strb	r3, [r7, #2]
                }

                gRFAL.Lm.brDetected = (rfalBitRate)(newBr); /* PRQA S 4342 # MISRA 10.5 - Guaranteed that no invalid enum values may be created. See also equalityGuard_RFAL_BR_106 ff.*/
 8004872:	78ba      	ldrb	r2, [r7, #2]
 8004874:	4b73      	ldr	r3, [pc, #460]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004876:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
            }
            
            
            /* If EOF has already been received processing of other events is neglectable */
            if( ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) && (!gRFAL.Lm.dataFlag) )
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00b      	beq.n	800489c <rfalRunListenModeWorker+0xf0>
 8004884:	4b6f      	ldr	r3, [pc, #444]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004886:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800488a:	f083 0301 	eor.w	r3, r3, #1
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b00      	cmp	r3, #0
 8004892:	d003      	beq.n	800489c <rfalRunListenModeWorker+0xf0>
            {
                rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8004894:	2001      	movs	r0, #1
 8004896:	f000 fb2d 	bl	8004ef4 <rfalListenSetState>
 800489a:	e0a2      	b.n	80049e2 <rfalRunListenModeWorker+0x236>
            }
            else if( ((irqs & ST25R3916_IRQ_MASK_WU_F) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <rfalRunListenModeWorker+0x10c>
 80048a6:	4b67      	ldr	r3, [pc, #412]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80048a8:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80048ac:	2bff      	cmp	r3, #255	@ 0xff
 80048ae:	d003      	beq.n	80048b8 <rfalRunListenModeWorker+0x10c>
            {
                rfalListenSetState( RFAL_LM_STATE_READY_F );
 80048b0:	2005      	movs	r0, #5
 80048b2:	f000 fb1f 	bl	8004ef4 <rfalListenSetState>
 80048b6:	e094      	b.n	80049e2 <rfalRunListenModeWorker+0x236>
            }
            else if( ((irqs & ST25R3916_IRQ_MASK_RXE) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f003 0310 	and.w	r3, r3, #16
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d069      	beq.n	8004996 <rfalRunListenModeWorker+0x1ea>
 80048c2:	4b60      	ldr	r3, [pc, #384]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80048c4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80048c8:	2bff      	cmp	r3, #255	@ 0xff
 80048ca:	d064      	beq.n	8004996 <rfalRunListenModeWorker+0x1ea>
            {
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1 ) );
 80048cc:	485f      	ldr	r0, [pc, #380]	@ (8004a4c <rfalRunListenModeWorker+0x2a0>)
 80048ce:	f002 f87d 	bl	80069cc <st25r3916GetInterrupt>
 80048d2:	4603      	mov	r3, r0
 80048d4:	607b      	str	r3, [r7, #4]
                
                if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_PAR) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d109      	bne.n	80048f4 <rfalRunListenModeWorker+0x148>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d104      	bne.n	80048f4 <rfalRunListenModeWorker+0x148>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00a      	beq.n	800490a <rfalRunListenModeWorker+0x15e>
                {
                    st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 80048f4:	20db      	movs	r0, #219	@ 0xdb
 80048f6:	f001 fd8e 	bl	8006416 <st25r3916ExecuteCommand>
                    st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 80048fa:	20d1      	movs	r0, #209	@ 0xd1
 80048fc:	f001 fd8b 	bl	8006416 <st25r3916ExecuteCommand>
                    st25r3916TxOff();
 8004900:	2108      	movs	r1, #8
 8004902:	2002      	movs	r0, #2
 8004904:	f001 fde8 	bl	80064d8 <st25r3916ClrRegisterBits>
                    break; /* A bad reception occurred, remain in same state */
 8004908:	e227      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #TBD                            */
                /* In bitrate detection mode the automatic RF Collision Avoidance              */
                /* may not be able to emit RF carrier depending on the pt_res setting          */
                /* Preemptively enter AP2P before FIFO retrieval and protocol checking         */
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 800490a:	4b4e      	ldr	r3, [pc, #312]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 800490c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800490e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <rfalRunListenModeWorker+0x172>
                {
                    st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om_targ_nfcip | ST25R3916_REG_MODE_nfc_ar_eof) );
 8004916:	21ba      	movs	r1, #186	@ 0xba
 8004918:	2003      	movs	r0, #3
 800491a:	f001 fc8d 	bl	8006238 <st25r3916WriteRegister>
                }
                /*******************************************************************************/
                
                /* Retrieve received data */
                *gRFAL.Lm.rxLen = st25r3916GetNumFIFOBytes();
 800491e:	4b49      	ldr	r3, [pc, #292]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004920:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 8004922:	f001 fa5c 	bl	8005dde <st25r3916GetNumFIFOBytes>
 8004926:	4603      	mov	r3, r0
 8004928:	8023      	strh	r3, [r4, #0]
                st25r3916ReadFifo( gRFAL.Lm.rxBuf, RFAL_MIN( *gRFAL.Lm.rxLen, rfalConvBitsToBytes(gRFAL.Lm.rxBufLen) ) );
 800492a:	4b46      	ldr	r3, [pc, #280]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 800492c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800492e:	4b45      	ldr	r3, [pc, #276]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004930:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8004934:	3307      	adds	r3, #7
 8004936:	08db      	lsrs	r3, r3, #3
 8004938:	b29a      	uxth	r2, r3
 800493a:	4b42      	ldr	r3, [pc, #264]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 800493c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	4293      	cmp	r3, r2
 8004942:	bf28      	it	cs
 8004944:	4613      	movcs	r3, r2
 8004946:	b29b      	uxth	r3, r3
 8004948:	4619      	mov	r1, r3
 800494a:	f001 fce2 	bl	8006312 <st25r3916ReadFifo>
                }
                /*******************************************************************************/
#endif /* ST25R3916 */
                
                /* Check if the data we got has at least the CRC and remove it, otherwise leave at 0 */
                *gRFAL.Lm.rxLen  -= ((*gRFAL.Lm.rxLen > RFAL_CRC_LEN) ? RFAL_CRC_LEN : *gRFAL.Lm.rxLen);
 800494e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004950:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004952:	8819      	ldrh	r1, [r3, #0]
 8004954:	4b3b      	ldr	r3, [pc, #236]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004956:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004958:	881b      	ldrh	r3, [r3, #0]
 800495a:	2b02      	cmp	r3, #2
 800495c:	bf28      	it	cs
 800495e:	2302      	movcs	r3, #2
 8004960:	b29a      	uxth	r2, r3
 8004962:	4b38      	ldr	r3, [pc, #224]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004964:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004966:	1a8a      	subs	r2, r1, r2
 8004968:	b292      	uxth	r2, r2
 800496a:	801a      	strh	r2, [r3, #0]
                *gRFAL.Lm.rxLen   = (uint16_t)rfalConvBytesToBits( *gRFAL.Lm.rxLen );
 800496c:	4b35      	ldr	r3, [pc, #212]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 800496e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004970:	881a      	ldrh	r2, [r3, #0]
 8004972:	4b34      	ldr	r3, [pc, #208]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004974:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004976:	00d2      	lsls	r2, r2, #3
 8004978:	b292      	uxth	r2, r2
 800497a:	801a      	strh	r2, [r3, #0]
                gRFAL.Lm.dataFlag = true;
 800497c:	4b31      	ldr	r3, [pc, #196]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 800497e:	2201      	movs	r2, #1
 8004980:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
				
                /*Check if Observation Mode was enabled and disable it on ST25R391x */
                rfalCheckDisableObsMode();
 8004984:	4b2f      	ldr	r3, [pc, #188]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 8004986:	799b      	ldrb	r3, [r3, #6]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d02a      	beq.n	80049e2 <rfalRunListenModeWorker+0x236>
 800498c:	2140      	movs	r1, #64	@ 0x40
 800498e:	2001      	movs	r0, #1
 8004990:	f001 fd7d 	bl	800648e <st25r3916WriteTestRegister>
 8004994:	e025      	b.n	80049e2 <rfalRunListenModeWorker+0x236>
            }
            else if( ((irqs & ST25R3916_IRQ_MASK_RXE_PTA) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 81c9 	beq.w	8004d34 <rfalRunListenModeWorker+0x588>
 80049a2:	4b28      	ldr	r3, [pc, #160]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80049a4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80049a8:	2bff      	cmp	r3, #255	@ 0xff
 80049aa:	f000 81c3 	beq.w	8004d34 <rfalRunListenModeWorker+0x588>
            {
                if( ((gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCA) != 0U) && (gRFAL.Lm.brDetected == RFAL_BR_106) )
 80049ae:	4b25      	ldr	r3, [pc, #148]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80049b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 81bc 	beq.w	8004d34 <rfalRunListenModeWorker+0x588>
 80049bc:	4b21      	ldr	r3, [pc, #132]	@ (8004a44 <rfalRunListenModeWorker+0x298>)
 80049be:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f040 81b6 	bne.w	8004d34 <rfalRunListenModeWorker+0x588>
                {
                    st25r3916ReadRegister( ST25R3916_REG_PASSIVE_TARGET_STATUS, &tmp );
 80049c8:	1cfb      	adds	r3, r7, #3
 80049ca:	4619      	mov	r1, r3
 80049cc:	2021      	movs	r0, #33	@ 0x21
 80049ce:	f001 fbf5 	bl	80061bc <st25r3916ReadRegister>
                    if( tmp > ST25R3916_REG_PASSIVE_TARGET_STATUS_pta_st_idle )
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	f240 81ad 	bls.w	8004d34 <rfalRunListenModeWorker+0x588>
                    {                            
                        rfalListenSetState( RFAL_LM_STATE_READY_A );
 80049da:	2003      	movs	r0, #3
 80049dc:	f000 fa8a 	bl	8004ef4 <rfalListenSetState>
            }
            else
            {
                /* MISRA 15.7 - Empty else */
            }
            break;
 80049e0:	e1a8      	b.n	8004d34 <rfalRunListenModeWorker+0x588>
 80049e2:	e1a7      	b.n	8004d34 <rfalRunListenModeWorker+0x588>
            
            /*******************************************************************************/
            case RFAL_LM_STATE_READY_F:
                
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF) );
 80049e4:	481a      	ldr	r0, [pc, #104]	@ (8004a50 <rfalRunListenModeWorker+0x2a4>)
 80049e6:	f001 fff1 	bl	80069cc <st25r3916GetInterrupt>
 80049ea:	4603      	mov	r3, r0
 80049ec:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 81a1 	beq.w	8004d38 <rfalRunListenModeWorker+0x58c>
                {
                    break;  /* No interrupt to process */
                }

                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d003      	beq.n	8004a08 <rfalRunListenModeWorker+0x25c>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8004a00:	2001      	movs	r0, #1
 8004a02:	f000 fa77 	bl	8004ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8004a06:	e1a8      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d054      	beq.n	8004abc <rfalRunListenModeWorker+0x310>
                    irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 8004a12:	f44f 0030 	mov.w	r0, #11534336	@ 0xb00000
 8004a16:	f001 ffd9 	bl	80069cc <st25r3916GetInterrupt>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	607b      	str	r3, [r7, #4]
                    if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U) )
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d104      	bne.n	8004a36 <rfalRunListenModeWorker+0x28a>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00e      	beq.n	8004a54 <rfalRunListenModeWorker+0x2a8>
                        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8004a36:	20db      	movs	r0, #219	@ 0xdb
 8004a38:	f001 fced 	bl	8006416 <st25r3916ExecuteCommand>
                        st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8004a3c:	20d1      	movs	r0, #209	@ 0xd1
 8004a3e:	f001 fcea 	bl	8006416 <st25r3916ExecuteCommand>
                        break; /* A bad reception occurred, remain in same state */
 8004a42:	e18a      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
 8004a44:	20002a64 	.word	0x20002a64
 8004a48:	18000910 	.word	0x18000910
 8004a4c:	08f00810 	.word	0x08f00810
 8004a50:	08000810 	.word	0x08000810
                    *gRFAL.Lm.rxLen = st25r3916GetNumFIFOBytes();
 8004a54:	4ba2      	ldr	r3, [pc, #648]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a56:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 8004a58:	f001 f9c1 	bl	8005dde <st25r3916GetNumFIFOBytes>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	8023      	strh	r3, [r4, #0]
                    st25r3916ReadFifo( gRFAL.Lm.rxBuf, RFAL_MIN( *gRFAL.Lm.rxLen, rfalConvBitsToBytes(gRFAL.Lm.rxBufLen) ) );
 8004a60:	4b9f      	ldr	r3, [pc, #636]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a62:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8004a64:	4b9e      	ldr	r3, [pc, #632]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a66:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8004a6a:	3307      	adds	r3, #7
 8004a6c:	08db      	lsrs	r3, r3, #3
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	4b9b      	ldr	r3, [pc, #620]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a74:	881b      	ldrh	r3, [r3, #0]
 8004a76:	4293      	cmp	r3, r2
 8004a78:	bf28      	it	cs
 8004a7a:	4613      	movcs	r3, r2
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	4619      	mov	r1, r3
 8004a80:	f001 fc47 	bl	8006312 <st25r3916ReadFifo>
                    *gRFAL.Lm.rxLen  -= ((*gRFAL.Lm.rxLen > RFAL_CRC_LEN) ? RFAL_CRC_LEN : *gRFAL.Lm.rxLen);
 8004a84:	4b96      	ldr	r3, [pc, #600]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a88:	8819      	ldrh	r1, [r3, #0]
 8004a8a:	4b95      	ldr	r3, [pc, #596]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a8e:	881b      	ldrh	r3, [r3, #0]
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	bf28      	it	cs
 8004a94:	2302      	movcs	r3, #2
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	4b91      	ldr	r3, [pc, #580]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004a9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a9c:	1a8a      	subs	r2, r1, r2
 8004a9e:	b292      	uxth	r2, r2
 8004aa0:	801a      	strh	r2, [r3, #0]
                    *gRFAL.Lm.rxLen  = (uint16_t)rfalConvBytesToBits( *gRFAL.Lm.rxLen );
 8004aa2:	4b8f      	ldr	r3, [pc, #572]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004aa6:	881a      	ldrh	r2, [r3, #0]
 8004aa8:	4b8d      	ldr	r3, [pc, #564]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004aaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004aac:	00d2      	lsls	r2, r2, #3
 8004aae:	b292      	uxth	r2, r2
 8004ab0:	801a      	strh	r2, [r3, #0]
                    gRFAL.Lm.dataFlag = true;
 8004ab2:	4b8b      	ldr	r3, [pc, #556]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                break;
 8004aba:	e14e      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                else if( (irqs & ST25R3916_IRQ_MASK_WU_F) != 0U )
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ac2:	2b00      	cmp	r3, #0
                break;
 8004ac4:	e149      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                
            /*******************************************************************************/
            case RFAL_LM_STATE_READY_A:
                
                irqs = st25r3916GetInterrupt( (  ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_A  ) );
 8004ac6:	4887      	ldr	r0, [pc, #540]	@ (8004ce4 <rfalRunListenModeWorker+0x538>)
 8004ac8:	f001 ff80 	bl	80069cc <st25r3916GetInterrupt>
 8004acc:	4603      	mov	r3, r0
 8004ace:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 8132 	beq.w	8004d3c <rfalRunListenModeWorker+0x590>
                {
                    break;  /* No interrupt to process */
                }
                
                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <rfalRunListenModeWorker+0x33e>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8004ae2:	2001      	movs	r0, #1
 8004ae4:	f000 fa06 	bl	8004ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8004ae8:	e12a      	b.n	8004d40 <rfalRunListenModeWorker+0x594>
                else if( (irqs & ST25R3916_IRQ_MASK_WU_A) != 0U )
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8125 	beq.w	8004d40 <rfalRunListenModeWorker+0x594>
                    rfalListenSetState( RFAL_LM_STATE_ACTIVE_A );
 8004af6:	2006      	movs	r0, #6
 8004af8:	f000 f9fc 	bl	8004ef4 <rfalListenSetState>
                break;
 8004afc:	e120      	b.n	8004d40 <rfalRunListenModeWorker+0x594>
            
            /*******************************************************************************/                
            case RFAL_LM_STATE_ACTIVE_A:
            case RFAL_LM_STATE_ACTIVE_Ax:
                
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF) );
 8004afe:	f44f 6001 	mov.w	r0, #2064	@ 0x810
 8004b02:	f001 ff63 	bl	80069cc <st25r3916GetInterrupt>
 8004b06:	4603      	mov	r3, r0
 8004b08:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 8119 	beq.w	8004d44 <rfalRunListenModeWorker+0x598>
                {                        
                    break;  /* No interrupt to process */
                }

                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <rfalRunListenModeWorker+0x378>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8004b1c:	2001      	movs	r0, #1
 8004b1e:	f000 f9e9 	bl	8004ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8004b22:	e111      	b.n	8004d48 <rfalRunListenModeWorker+0x59c>
                else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 810c 	beq.w	8004d48 <rfalRunListenModeWorker+0x59c>
                    irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 8004b30:	f44f 0070 	mov.w	r0, #15728640	@ 0xf00000
 8004b34:	f001 ff4a 	bl	80069cc <st25r3916GetInterrupt>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	607b      	str	r3, [r7, #4]
                    *gRFAL.Lm.rxLen = st25r3916GetNumFIFOBytes();
 8004b40:	4b67      	ldr	r3, [pc, #412]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b42:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 8004b44:	f001 f94b 	bl	8005dde <st25r3916GetNumFIFOBytes>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	8023      	strh	r3, [r4, #0]
                    if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U)    || 
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10e      	bne.n	8004b74 <rfalRunListenModeWorker+0x3c8>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d109      	bne.n	8004b74 <rfalRunListenModeWorker+0x3c8>
                        ((irqs & ST25R3916_IRQ_MASK_PAR) != 0U) || (*gRFAL.Lm.rxLen <= RFAL_CRC_LEN)  )
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
                    if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U)    || 
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d104      	bne.n	8004b74 <rfalRunListenModeWorker+0x3c8>
                        ((irqs & ST25R3916_IRQ_MASK_PAR) != 0U) || (*gRFAL.Lm.rxLen <= RFAL_CRC_LEN)  )
 8004b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d820      	bhi.n	8004bb6 <rfalRunListenModeWorker+0x40a>
                        *gRFAL.Lm.rxLen = 0;
 8004b74:	4b5a      	ldr	r3, [pc, #360]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b78:	2200      	movs	r2, #0
 8004b7a:	801a      	strh	r2, [r3, #0]
                        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8004b7c:	20db      	movs	r0, #219	@ 0xdb
 8004b7e:	f001 fc4a 	bl	8006416 <st25r3916ExecuteCommand>
                        st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8004b82:	20d1      	movs	r0, #209	@ 0xd1
 8004b84:	f001 fc47 	bl	8006416 <st25r3916ExecuteCommand>
                        if( gRFAL.Lm.state == RFAL_LM_STATE_ACTIVE_Ax )
 8004b88:	4b55      	ldr	r3, [pc, #340]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b8a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b8e:	2b0f      	cmp	r3, #15
 8004b90:	d10a      	bne.n	8004ba8 <rfalRunListenModeWorker+0x3fc>
                            rfalListenSleepStart( RFAL_LM_STATE_SLEEP_A, gRFAL.Lm.rxBuf, gRFAL.Lm.rxBufLen, gRFAL.Lm.rxLen );
 8004b92:	4b53      	ldr	r3, [pc, #332]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b94:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b96:	4b52      	ldr	r3, [pc, #328]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b98:	f8b3 2074 	ldrh.w	r2, [r3, #116]	@ 0x74
 8004b9c:	4b50      	ldr	r3, [pc, #320]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004b9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ba0:	200c      	movs	r0, #12
 8004ba2:	f000 f913 	bl	8004dcc <rfalListenSleepStart>
 8004ba6:	e002      	b.n	8004bae <rfalRunListenModeWorker+0x402>
                            rfalListenSetState( RFAL_LM_STATE_IDLE );
 8004ba8:	2002      	movs	r0, #2
 8004baa:	f000 f9a3 	bl	8004ef4 <rfalListenSetState>
                        st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_RXE );
 8004bae:	2010      	movs	r0, #16
 8004bb0:	f001 ff62 	bl	8006a78 <st25r3916DisableInterrupts>
                        break;
 8004bb4:	e0d1      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                    *gRFAL.Lm.rxLen -= RFAL_CRC_LEN;
 8004bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bba:	881a      	ldrh	r2, [r3, #0]
 8004bbc:	4b48      	ldr	r3, [pc, #288]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bc0:	3a02      	subs	r2, #2
 8004bc2:	b292      	uxth	r2, r2
 8004bc4:	801a      	strh	r2, [r3, #0]
                    st25r3916ReadFifo( gRFAL.Lm.rxBuf, RFAL_MIN( *gRFAL.Lm.rxLen, rfalConvBitsToBytes(gRFAL.Lm.rxBufLen) ) );                    
 8004bc6:	4b46      	ldr	r3, [pc, #280]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bc8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8004bca:	4b45      	ldr	r3, [pc, #276]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bcc:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8004bd0:	3307      	adds	r3, #7
 8004bd2:	08db      	lsrs	r3, r3, #3
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	4b42      	ldr	r3, [pc, #264]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bda:	881b      	ldrh	r3, [r3, #0]
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	bf28      	it	cs
 8004be0:	4613      	movcs	r3, r2
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	4619      	mov	r1, r3
 8004be6:	f001 fb94 	bl	8006312 <st25r3916ReadFifo>
                    *gRFAL.Lm.rxLen   = (uint16_t)rfalConvBytesToBits( *gRFAL.Lm.rxLen );
 8004bea:	4b3d      	ldr	r3, [pc, #244]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bee:	881a      	ldrh	r2, [r3, #0]
 8004bf0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bf2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bf4:	00d2      	lsls	r2, r2, #3
 8004bf6:	b292      	uxth	r2, r2
 8004bf8:	801a      	strh	r2, [r3, #0]
                    gRFAL.Lm.dataFlag = true;
 8004bfa:	4b39      	ldr	r3, [pc, #228]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                break;
 8004c02:	e0a1      	b.n	8004d48 <rfalRunListenModeWorker+0x59c>
            /*******************************************************************************/
            case RFAL_LM_STATE_SLEEP_A:
            case RFAL_LM_STATE_SLEEP_B:
            case RFAL_LM_STATE_SLEEP_AF:
                
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RXE_PTA ) );
 8004c04:	4838      	ldr	r0, [pc, #224]	@ (8004ce8 <rfalRunListenModeWorker+0x53c>)
 8004c06:	f001 fee1 	bl	80069cc <st25r3916GetInterrupt>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 809b 	beq.w	8004d4c <rfalRunListenModeWorker+0x5a0>
                {
                    break;  /* No interrupt to process */
                }
                
                if( (irqs & ST25R3916_IRQ_MASK_NFCT) != 0U )
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d011      	beq.n	8004c44 <rfalRunListenModeWorker+0x498>
                {
                    uint8_t    newBr;
                    /* Retrieve detected bitrate */
                    st25r3916ReadRegister( ST25R3916_REG_NFCIP1_BIT_RATE, &newBr );
 8004c20:	1c7b      	adds	r3, r7, #1
 8004c22:	4619      	mov	r1, r3
 8004c24:	2024      	movs	r0, #36	@ 0x24
 8004c26:	f001 fac9 	bl	80061bc <st25r3916ReadRegister>
                    newBr >>= ST25R3916_REG_NFCIP1_BIT_RATE_nfc_rate_shift;
 8004c2a:	787b      	ldrb	r3, [r7, #1]
 8004c2c:	091b      	lsrs	r3, r3, #4
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	707b      	strb	r3, [r7, #1]
    
                    if (newBr > ST25R3916_REG_BIT_RATE_rxrate_424)
 8004c32:	787b      	ldrb	r3, [r7, #1]
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d901      	bls.n	8004c3c <rfalRunListenModeWorker+0x490>
                    {
                        newBr = ST25R3916_REG_BIT_RATE_rxrate_424;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	707b      	strb	r3, [r7, #1]
                    }
    
                    gRFAL.Lm.brDetected = (rfalBitRate)(newBr); /* PRQA S 4342 # MISRA 10.5 - Guaranteed that no invalid enum values may be created. See also equalityGuard_RFAL_BR_106 ff.*/
 8004c3c:	787a      	ldrb	r2, [r7, #1]
 8004c3e:	4b28      	ldr	r3, [pc, #160]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004c40:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                }
                
                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <rfalRunListenModeWorker+0x4aa>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8004c4e:	2001      	movs	r0, #1
 8004c50:	f000 f950 	bl	8004ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8004c54:	e07c      	b.n	8004d50 <rfalRunListenModeWorker+0x5a4>
                else if( ((irqs & ST25R3916_IRQ_MASK_WU_F) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d008      	beq.n	8004c72 <rfalRunListenModeWorker+0x4c6>
 8004c60:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004c62:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004c66:	2bff      	cmp	r3, #255	@ 0xff
 8004c68:	d003      	beq.n	8004c72 <rfalRunListenModeWorker+0x4c6>
                    rfalListenSetState( RFAL_LM_STATE_READY_F );
 8004c6a:	2005      	movs	r0, #5
 8004c6c:	f000 f942 	bl	8004ef4 <rfalListenSetState>
 8004c70:	e035      	b.n	8004cde <rfalRunListenModeWorker+0x532>
                else if( ((irqs & ST25R3916_IRQ_MASK_RXE) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f003 0310 	and.w	r3, r3, #16
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00f      	beq.n	8004c9c <rfalRunListenModeWorker+0x4f0>
 8004c7c:	4b18      	ldr	r3, [pc, #96]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004c7e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004c82:	2bff      	cmp	r3, #255	@ 0xff
 8004c84:	d00a      	beq.n	8004c9c <rfalRunListenModeWorker+0x4f0>
                    *gRFAL.Lm.rxLen = 0;
 8004c86:	4b16      	ldr	r3, [pc, #88]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	801a      	strh	r2, [r3, #0]
                    st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8004c8e:	20db      	movs	r0, #219	@ 0xdb
 8004c90:	f001 fbc1 	bl	8006416 <st25r3916ExecuteCommand>
                    st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8004c94:	20d1      	movs	r0, #209	@ 0xd1
 8004c96:	f001 fbbe 	bl	8006416 <st25r3916ExecuteCommand>
 8004c9a:	e020      	b.n	8004cde <rfalRunListenModeWorker+0x532>
                else if( ((irqs & ST25R3916_IRQ_MASK_RXE_PTA) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d054      	beq.n	8004d50 <rfalRunListenModeWorker+0x5a4>
 8004ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004ca8:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004cac:	2bff      	cmp	r3, #255	@ 0xff
 8004cae:	d04f      	beq.n	8004d50 <rfalRunListenModeWorker+0x5a4>
                    if( ((gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCA) != 0U) && (gRFAL.Lm.brDetected == RFAL_BR_106) )
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d049      	beq.n	8004d50 <rfalRunListenModeWorker+0x5a4>
 8004cbc:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <rfalRunListenModeWorker+0x534>)
 8004cbe:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d144      	bne.n	8004d50 <rfalRunListenModeWorker+0x5a4>
                        st25r3916ReadRegister( ST25R3916_REG_PASSIVE_TARGET_STATUS, &tmp );
 8004cc6:	1cfb      	adds	r3, r7, #3
 8004cc8:	4619      	mov	r1, r3
 8004cca:	2021      	movs	r0, #33	@ 0x21
 8004ccc:	f001 fa76 	bl	80061bc <st25r3916ReadRegister>
                        if( tmp > ST25R3916_REG_PASSIVE_TARGET_STATUS_pta_st_halt )
 8004cd0:	78fb      	ldrb	r3, [r7, #3]
 8004cd2:	2b09      	cmp	r3, #9
 8004cd4:	d93c      	bls.n	8004d50 <rfalRunListenModeWorker+0x5a4>
                            rfalListenSetState( RFAL_LM_STATE_READY_Ax );
 8004cd6:	200e      	movs	r0, #14
 8004cd8:	f000 f90c 	bl	8004ef4 <rfalListenSetState>
                break;
 8004cdc:	e038      	b.n	8004d50 <rfalRunListenModeWorker+0x5a4>
 8004cde:	e037      	b.n	8004d50 <rfalRunListenModeWorker+0x5a4>
 8004ce0:	20002a64 	.word	0x20002a64
 8004ce4:	01000800 	.word	0x01000800
 8004ce8:	18000910 	.word	0x18000910
            
            /*******************************************************************************/
            case RFAL_LM_STATE_READY_Ax:
                
                irqs = st25r3916GetInterrupt( (  ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_A_X  ) );
 8004cec:	481d      	ldr	r0, [pc, #116]	@ (8004d64 <rfalRunListenModeWorker+0x5b8>)
 8004cee:	f001 fe6d 	bl	80069cc <st25r3916GetInterrupt>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d02b      	beq.n	8004d54 <rfalRunListenModeWorker+0x5a8>
                {
                    break;  /* No interrupt to process */
                }
                
                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <rfalRunListenModeWorker+0x562>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8004d06:	2001      	movs	r0, #1
 8004d08:	f000 f8f4 	bl	8004ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8004d0c:	e024      	b.n	8004d58 <rfalRunListenModeWorker+0x5ac>
                else if( (irqs & ST25R3916_IRQ_MASK_WU_A_X) != 0U )
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01f      	beq.n	8004d58 <rfalRunListenModeWorker+0x5ac>
                    rfalListenSetState( RFAL_LM_STATE_ACTIVE_Ax );
 8004d18:	200f      	movs	r0, #15
 8004d1a:	f000 f8eb 	bl	8004ef4 <rfalListenSetState>
                break;
 8004d1e:	e01b      	b.n	8004d58 <rfalRunListenModeWorker+0x5ac>
            case RFAL_LM_STATE_TARGET_A:
                break;
                
            /*******************************************************************************/
            default:
                return RFAL_ERR_WRONG_STATE;
 8004d20:	2321      	movs	r3, #33	@ 0x21
 8004d22:	e01b      	b.n	8004d5c <rfalRunListenModeWorker+0x5b0>
                break;
 8004d24:	bf00      	nop
 8004d26:	e018      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
              break;  /* No interrupt to process */
 8004d28:	bf00      	nop
 8004d2a:	e016      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8004d2c:	bf00      	nop
 8004d2e:	e014      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                break;  /* No interrupt to process */
 8004d30:	bf00      	nop
 8004d32:	e012      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
            break;
 8004d34:	bf00      	nop
 8004d36:	e010      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8004d38:	bf00      	nop
 8004d3a:	e00e      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8004d3c:	bf00      	nop
 8004d3e:	e00c      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8004d40:	bf00      	nop
 8004d42:	e00a      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8004d44:	bf00      	nop
 8004d46:	e008      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8004d48:	bf00      	nop
 8004d4a:	e006      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8004d4c:	bf00      	nop
 8004d4e:	e004      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8004d50:	bf00      	nop
 8004d52:	e002      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8004d54:	bf00      	nop
 8004d56:	e000      	b.n	8004d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8004d58:	bf00      	nop
    }
    return RFAL_ERR_NONE;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd90      	pop	{r4, r7, pc}
 8004d64:	02000800 	.word	0x02000800

08004d68 <rfalListenStop>:


/*******************************************************************************/
ReturnCode rfalListenStop( void )
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
    
    /* Check if RFAL is initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 8004d6c:	4b14      	ldr	r3, [pc, #80]	@ (8004dc0 <rfalListenStop+0x58>)
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d101      	bne.n	8004d78 <rfalListenStop+0x10>
    {
        return RFAL_ERR_WRONG_STATE;
 8004d74:	2321      	movs	r3, #33	@ 0x21
 8004d76:	e021      	b.n	8004dbc <rfalListenStop+0x54>
    }
    
    gRFAL.Lm.state = RFAL_LM_STATE_NOT_INIT;
 8004d78:	4b11      	ldr	r3, [pc, #68]	@ (8004dc0 <rfalListenStop+0x58>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    
    /*Check if Observation Mode was enabled and disable it on ST25R391x */
    rfalCheckDisableObsMode();
 8004d80:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc0 <rfalListenStop+0x58>)
 8004d82:	799b      	ldrb	r3, [r3, #6]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d003      	beq.n	8004d90 <rfalListenStop+0x28>
 8004d88:	2140      	movs	r1, #64	@ 0x40
 8004d8a:	2001      	movs	r0, #1
 8004d8c:	f001 fb7f 	bl	800648e <st25r3916WriteTestRegister>
	
    /* Re-Enable the Oscillator if not running */
    st25r3916OscOn();
 8004d90:	f000 fe4c 	bl	8005a2c <st25r3916OscOn>
    
    /* Disable Receiver and Transmitter */
    rfalFieldOff();
 8004d94:	f7fd fc4e 	bl	8002634 <rfalFieldOff>
    
    /* Disable all automatic responses */
    st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p) );
 8004d98:	210d      	movs	r1, #13
 8004d9a:	2008      	movs	r0, #8
 8004d9c:	f001 fbd3 	bl	8006546 <st25r3916SetRegisterBits>
    
    /* As there's no Off mode, set default value: ISO14443A with automatic RF Collision Avoidance Off */
    st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_om_iso14443a | ST25R3916_REG_MODE_tr_am_ook | ST25R3916_REG_MODE_nfc_ar_off) );
 8004da0:	2108      	movs	r1, #8
 8004da2:	2003      	movs	r0, #3
 8004da4:	f001 fa48 	bl	8006238 <st25r3916WriteRegister>
    
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_RFU2 | ST25R3916_IRQ_MASK_OSC ) );
 8004da8:	4806      	ldr	r0, [pc, #24]	@ (8004dc4 <rfalListenStop+0x5c>)
 8004daa:	f001 fe65 	bl	8006a78 <st25r3916DisableInterrupts>
    st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_RFU2 | ST25R3916_IRQ_MASK_TXE ) );
 8004dae:	4806      	ldr	r0, [pc, #24]	@ (8004dc8 <rfalListenStop+0x60>)
 8004db0:	f001 fe0c 	bl	80069cc <st25r3916GetInterrupt>
    
    /* Set Analog configurations for Listen Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_OFF) );
 8004db4:	2007      	movs	r0, #7
 8004db6:	f00b fe89 	bl	8010acc <rfalSetAnalogConfig>
    
    return RFAL_ERR_NONE;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	20002a64 	.word	0x20002a64
 8004dc4:	1f000080 	.word	0x1f000080
 8004dc8:	1f000008 	.word	0x1f000008

08004dcc <rfalListenSleepStart>:

/*******************************************************************************/
ReturnCode rfalListenSleepStart( rfalLmState sleepSt, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rxLen )
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60b9      	str	r1, [r7, #8]
 8004dd4:	607b      	str	r3, [r7, #4]
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	73fb      	strb	r3, [r7, #15]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	81bb      	strh	r3, [r7, #12]
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 8004dde:	4b34      	ldr	r3, [pc, #208]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <rfalListenSleepStart+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 8004de6:	2321      	movs	r3, #33	@ 0x21
 8004de8:	e05d      	b.n	8004ea6 <rfalListenSleepStart+0xda>
    }
    
    switch(sleepSt)
 8004dea:	7bfb      	ldrb	r3, [r7, #15]
 8004dec:	2b10      	cmp	r3, #16
 8004dee:	d013      	beq.n	8004e18 <rfalListenSleepStart+0x4c>
 8004df0:	2b10      	cmp	r3, #16
 8004df2:	dc20      	bgt.n	8004e36 <rfalListenSleepStart+0x6a>
 8004df4:	2b0c      	cmp	r3, #12
 8004df6:	d002      	beq.n	8004dfe <rfalListenSleepStart+0x32>
 8004df8:	2b0d      	cmp	r3, #13
 8004dfa:	d01a      	beq.n	8004e32 <rfalListenSleepStart+0x66>
 8004dfc:	e01b      	b.n	8004e36 <rfalListenSleepStart+0x6a>
    {
        /*******************************************************************************/
        case RFAL_LM_STATE_SLEEP_A:
            
            /* Enable automatic responses for A */
            st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 8004dfe:	2101      	movs	r1, #1
 8004e00:	2008      	movs	r0, #8
 8004e02:	f001 fb69 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Reset NFCA target */
            st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SLEEP );
 8004e06:	20ce      	movs	r0, #206	@ 0xce
 8004e08:	f001 fb05 	bl	8006416 <st25r3916ExecuteCommand>
            
            
            /* Set Target mode, Bit Rate detection and Listen Mode for NFC-A */
            st25r3916ChangeRegisterBits( ST25R3916_REG_MODE                                                                                     ,
 8004e0c:	22c8      	movs	r2, #200	@ 0xc8
 8004e0e:	21fb      	movs	r1, #251	@ 0xfb
 8004e10:	2003      	movs	r0, #3
 8004e12:	f001 fbc5 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                     (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_nfc_ar_mask)                       ,
                                     (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_off)  );
            break;
 8004e16:	e010      	b.n	8004e3a <rfalListenSleepStart+0x6e>
            
        /*******************************************************************************/
        case RFAL_LM_STATE_SLEEP_AF:
            
            /* Enable automatic responses for A + F */
            st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 8004e18:	2105      	movs	r1, #5
 8004e1a:	2008      	movs	r0, #8
 8004e1c:	f001 fb5c 	bl	80064d8 <st25r3916ClrRegisterBits>
            
            /* Reset NFCA target state */
            st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SLEEP );
 8004e20:	20ce      	movs	r0, #206	@ 0xce
 8004e22:	f001 faf8 	bl	8006416 <st25r3916ExecuteCommand>
            
            /* Set Target mode, Bit Rate detection, Listen Mode for NFC-A and NFC-F */
            st25r3916ChangeRegisterBits( ST25R3916_REG_MODE                                                                                                           ,
 8004e26:	22e8      	movs	r2, #232	@ 0xe8
 8004e28:	21fb      	movs	r1, #251	@ 0xfb
 8004e2a:	2003      	movs	r0, #3
 8004e2c:	f001 fbb8 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                     (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_nfc_ar_mask)                                             ,
                                     (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_off)  );
            break;
 8004e30:	e003      	b.n	8004e3a <rfalListenSleepStart+0x6e>
            
        /*******************************************************************************/
        case RFAL_LM_STATE_SLEEP_B:
            /* REMARK: Support for CE-B would be added here  */
            return RFAL_ERR_NOT_IMPLEMENTED;                    
 8004e32:	230f      	movs	r3, #15
 8004e34:	e037      	b.n	8004ea6 <rfalListenSleepStart+0xda>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_PARAM;
 8004e36:	2307      	movs	r3, #7
 8004e38:	e035      	b.n	8004ea6 <rfalListenSleepStart+0xda>
            
    }
    
    
    /* Ensure that the  NFCIP1 mode is disabled */
    st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, ST25R3916_REG_ISO14443A_NFC_nfc_f0 );
 8004e3a:	2120      	movs	r1, #32
 8004e3c:	2005      	movs	r0, #5
 8004e3e:	f001 fb4b 	bl	80064d8 <st25r3916ClrRegisterBits>
    
    st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8004e42:	20d1      	movs	r0, #209	@ 0xd1
 8004e44:	f001 fae7 	bl	8006416 <st25r3916ExecuteCommand>
    
    
    /* Clear and enable required IRQs */
    st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | 
                                     ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_EOF  | gRFAL.Lm.mdIrqs ) );
 8004e48:	4b19      	ldr	r3, [pc, #100]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
    st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | 
 8004e4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e50:	f443 53c9 	orr.w	r3, r3, #6432	@ 0x1920
 8004e54:	4618      	mov	r0, r3
 8004e56:	f001 fdf5 	bl	8006a44 <st25r3916ClearAndEnableInterrupts>
    
    /* Check whether the field was turn off right after the Sleep request */
    if( !rfalIsExtFieldOn() )
 8004e5a:	f7ff faf5 	bl	8004448 <rfalIsExtFieldOn>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	f083 0301 	eor.w	r3, r3, #1
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <rfalListenSleepStart+0xa6>
    {
        #if 0 /* Debug purposes */
            rfalLogD( "RFAL: curState: %02X newState: %02X \r\n", gRFAL.Lm.state, RFAL_LM_STATE_NOT_INIT );
        #endif
        
        rfalListenStop();
 8004e6a:	f7ff ff7d 	bl	8004d68 <rfalListenStop>
        return RFAL_ERR_LINK_LOSS;
 8004e6e:	2325      	movs	r3, #37	@ 0x25
 8004e70:	e019      	b.n	8004ea6 <rfalListenSleepStart+0xda>
    #if 0 /* Debug purposes */
        rfalLogD( "RFAL: curState: %02X newState: %02X \r\n", gRFAL.Lm.state, sleepSt );
    #endif

    /* Set the new Sleep State*/
    gRFAL.Lm.state    = sleepSt;
 8004e72:	4a0f      	ldr	r2, [pc, #60]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	f882 305c 	strb.w	r3, [r2, #92]	@ 0x5c
    gRFAL.state       = RFAL_STATE_LM;
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e7c:	2204      	movs	r2, #4
 8004e7e:	701a      	strb	r2, [r3, #0]
    
    gRFAL.Lm.rxBuf    = rxBuf;
 8004e80:	4a0b      	ldr	r2, [pc, #44]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	6713      	str	r3, [r2, #112]	@ 0x70
    gRFAL.Lm.rxBufLen = rxBufLen;
 8004e86:	4a0a      	ldr	r2, [pc, #40]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e88:	89bb      	ldrh	r3, [r7, #12]
 8004e8a:	f8a2 3074 	strh.w	r3, [r2, #116]	@ 0x74
    gRFAL.Lm.rxLen    = rxLen;
 8004e8e:	4a08      	ldr	r2, [pc, #32]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6793      	str	r3, [r2, #120]	@ 0x78
    *gRFAL.Lm.rxLen   = 0;
 8004e94:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e98:	2200      	movs	r2, #0
 8004e9a:	801a      	strh	r2, [r3, #0]
    gRFAL.Lm.dataFlag = false;
 8004e9c:	4b04      	ldr	r3, [pc, #16]	@ (8004eb0 <rfalListenSleepStart+0xe4>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
             
    return RFAL_ERR_NONE;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	20002a64 	.word	0x20002a64

08004eb4 <rfalListenGetState>:

/*******************************************************************************/
rfalLmState rfalListenGetState( bool *dataFlag, rfalBitRate *lastBR )
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
    /* Allow state retrieval even if gRFAL.state != RFAL_STATE_LM so  *
     * that this Lm state can be used by caller after activation      */

    if( lastBR != NULL )
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d004      	beq.n	8004ece <rfalListenGetState+0x1a>
    {
        *lastBR = gRFAL.Lm.brDetected;
 8004ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef0 <rfalListenGetState+0x3c>)
 8004ec6:	f893 206c 	ldrb.w	r2, [r3, #108]	@ 0x6c
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	701a      	strb	r2, [r3, #0]
    }
    
    if( dataFlag != NULL )
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d004      	beq.n	8004ede <rfalListenGetState+0x2a>
    {
        *dataFlag = gRFAL.Lm.dataFlag;
 8004ed4:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <rfalListenGetState+0x3c>)
 8004ed6:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	701a      	strb	r2, [r3, #0]
    }
    
    return gRFAL.Lm.state;
 8004ede:	4b04      	ldr	r3, [pc, #16]	@ (8004ef0 <rfalListenGetState+0x3c>)
 8004ee0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	20002a64 	.word	0x20002a64

08004ef4 <rfalListenSetState>:


/*******************************************************************************/
ReturnCode rfalListenSetState( rfalLmState newSt )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	4603      	mov	r3, r0
 8004efc:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    rfalLmState newState;
    bool        reSetState;

    /* Check if RFAL is initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 8004efe:	4bba      	ldr	r3, [pc, #744]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <rfalListenSetState+0x16>
    {
        return RFAL_ERR_WRONG_STATE;
 8004f06:	2321      	movs	r3, #33	@ 0x21
 8004f08:	e16a      	b.n	80051e0 <rfalListenSetState+0x2ec>
    }
    
    /* SetState clears the Data flag */
    gRFAL.Lm.dataFlag = false;
 8004f0a:	4bb7      	ldr	r3, [pc, #732]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    newState          = newSt;
 8004f12:	79fb      	ldrb	r3, [r7, #7]
 8004f14:	737b      	strb	r3, [r7, #13]
    ret               = RFAL_ERR_NONE;
 8004f16:	2300      	movs	r3, #0
 8004f18:	81fb      	strh	r3, [r7, #14]

    do{
        reSetState = false;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	733b      	strb	r3, [r7, #12]

        /*******************************************************************************/
        switch( newState )
 8004f1e:	7b7b      	ldrb	r3, [r7, #13]
 8004f20:	3b01      	subs	r3, #1
 8004f22:	2b0f      	cmp	r3, #15
 8004f24:	f200 814e 	bhi.w	80051c4 <rfalListenSetState+0x2d0>
 8004f28:	a201      	add	r2, pc, #4	@ (adr r2, 8004f30 <rfalListenSetState+0x3c>)
 8004f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2e:	bf00      	nop
 8004f30:	08004f71 	.word	0x08004f71
 8004f34:	08005023 	.word	0x08005023
 8004f38:	08005163 	.word	0x08005163
 8004f3c:	080051c5 	.word	0x080051c5
 8004f40:	080050f3 	.word	0x080050f3
 8004f44:	0800519f 	.word	0x0800519f
 8004f48:	080051c9 	.word	0x080051c9
 8004f4c:	080051c9 	.word	0x080051c9
 8004f50:	08005149 	.word	0x08005149
 8004f54:	080051c9 	.word	0x080051c9
 8004f58:	080051b7 	.word	0x080051b7
 8004f5c:	080051c1 	.word	0x080051c1
 8004f60:	080051c1 	.word	0x080051c1
 8004f64:	08005163 	.word	0x08005163
 8004f68:	0800519f 	.word	0x0800519f
 8004f6c:	080051c1 	.word	0x080051c1
        {
            /*******************************************************************************/
            case RFAL_LM_STATE_POWER_OFF:
                
                /* Enable the receiver and reset logic */
                st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_rx_en );
 8004f70:	2140      	movs	r1, #64	@ 0x40
 8004f72:	2002      	movs	r0, #2
 8004f74:	f001 fae7 	bl	8006546 <st25r3916SetRegisterBits>
                st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 8004f78:	20c2      	movs	r0, #194	@ 0xc2
 8004f7a:	f001 fa4c 	bl	8006416 <st25r3916ExecuteCommand>
                
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCA) != 0U )
 8004f7e:	4b9a      	ldr	r3, [pc, #616]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d006      	beq.n	8004f98 <rfalListenSetState+0xa4>
                {
                    /* Enable automatic responses for A */
                    st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a );
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	2008      	movs	r0, #8
 8004f8e:	f001 faa3 	bl	80064d8 <st25r3916ClrRegisterBits>
                    
                    /* Prepares the NFCIP-1 Passive target logic to wait in the Sense/Idle state */
                    st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SENSE );
 8004f92:	20cd      	movs	r0, #205	@ 0xcd
 8004f94:	f001 fa3f 	bl	8006416 <st25r3916ExecuteCommand>
                }
                
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCF) != 0U )
 8004f98:	4b93      	ldr	r3, [pc, #588]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d003      	beq.n	8004fac <rfalListenSetState+0xb8>
                {
                    /* Enable automatic responses for F */
                    st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r) );
 8004fa4:	2104      	movs	r1, #4
 8004fa6:	2008      	movs	r0, #8
 8004fa8:	f001 fa96 	bl	80064d8 <st25r3916ClrRegisterBits>
                }
                
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 8004fac:	4b8e      	ldr	r3, [pc, #568]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d008      	beq.n	8004fca <rfalListenSetState+0xd6>
                {
                    /* Ensure automatic response RF Collision Avoidance is back to only after Rx */
                    st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, ST25R3916_REG_MODE_nfc_ar_mask, ST25R3916_REG_MODE_nfc_ar_auto_rx );
 8004fb8:	2201      	movs	r2, #1
 8004fba:	2103      	movs	r1, #3
 8004fbc:	2003      	movs	r0, #3
 8004fbe:	f001 faef 	bl	80065a0 <st25r3916ChangeRegisterBits>
                    
                    /* Ensure that our field is Off, as automatic response RF Collision Avoidance may have been triggered */
                    st25r3916TxOff();
 8004fc2:	2108      	movs	r1, #8
 8004fc4:	2002      	movs	r0, #2
 8004fc6:	f001 fa87 	bl	80064d8 <st25r3916ClrRegisterBits>
                }
                
                /*******************************************************************************/
                /* Ensure that the  NFCIP1 mode is disabled */
                st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, ST25R3916_REG_ISO14443A_NFC_nfc_f0 );
 8004fca:	2120      	movs	r1, #32
 8004fcc:	2005      	movs	r0, #5
 8004fce:	f001 fa83 	bl	80064d8 <st25r3916ClrRegisterBits>
                
                
                /*******************************************************************************/
                /* Clear and enable required IRQs */
                st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 8004fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd6:	f001 fd4f 	bl	8006a78 <st25r3916DisableInterrupts>
                
                st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_OSC |
                                                    ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_EOF  | gRFAL.Lm.mdIrqs ) );
 8004fda:	4b83      	ldr	r3, [pc, #524]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_OSC |
 8004fde:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fe2:	f443 53cd 	orr.w	r3, r3, #6560	@ 0x19a0
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f001 fd2c 	bl	8006a44 <st25r3916ClearAndEnableInterrupts>
                
                /*******************************************************************************/
                /* Clear the bitRate previously detected */
                gRFAL.Lm.brDetected = RFAL_BR_KEEP;
 8004fec:	4b7e      	ldr	r3, [pc, #504]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004fee:	22ff      	movs	r2, #255	@ 0xff
 8004ff0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                
                
                /*******************************************************************************/
                /* Apply the initial mode */
                st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_nfc_ar_mask), (uint8_t)gRFAL.Lm.mdReg );
 8004ff4:	4b7c      	ldr	r3, [pc, #496]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8004ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	21fb      	movs	r1, #251	@ 0xfb
 8004ffe:	2003      	movs	r0, #3
 8005000:	f001 face 	bl	80065a0 <st25r3916ChangeRegisterBits>
                
                /*******************************************************************************/
                /* Check if external Field is already On */
                if( rfalIsExtFieldOn() )
 8005004:	f7ff fa20 	bl	8004448 <rfalIsExtFieldOn>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d004      	beq.n	8005018 <rfalListenSetState+0x124>
                {
                    reSetState = true;
 800500e:	2301      	movs	r3, #1
 8005010:	733b      	strb	r3, [r7, #12]
                    newState   = RFAL_LM_STATE_IDLE;                         /* Set IDLE state */
 8005012:	2302      	movs	r3, #2
 8005014:	737b      	strb	r3, [r7, #13]
                else
                {
                    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_tx_en | ST25R3916_REG_OP_CONTROL_rx_en | ST25R3916_REG_OP_CONTROL_en) );
                }
            #endif
                break;
 8005016:	e0da      	b.n	80051ce <rfalListenSetState+0x2da>
                    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_tx_en | ST25R3916_REG_OP_CONTROL_rx_en | ST25R3916_REG_OP_CONTROL_en) );
 8005018:	21c8      	movs	r1, #200	@ 0xc8
 800501a:	2002      	movs	r0, #2
 800501c:	f001 fa5c 	bl	80064d8 <st25r3916ClrRegisterBits>
                break;
 8005020:	e0d5      	b.n	80051ce <rfalListenSetState+0x2da>
            /*******************************************************************************/
            case RFAL_LM_STATE_IDLE:
            
                /*******************************************************************************/
                /* Check if device is coming from Low Power bit rate detection */
                if( !st25r3916CheckReg( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en, ST25R3916_REG_OP_CONTROL_en )  )
 8005022:	2280      	movs	r2, #128	@ 0x80
 8005024:	2180      	movs	r1, #128	@ 0x80
 8005026:	2002      	movs	r0, #2
 8005028:	f001 fb3e 	bl	80066a8 <st25r3916CheckReg>
 800502c:	4603      	mov	r3, r0
 800502e:	f083 0301 	eor.w	r3, r3, #1
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b00      	cmp	r3, #0
 8005036:	d018      	beq.n	800506a <rfalListenSetState+0x176>
                {
                    /* Exit Low Power mode and confirm the temporarily enable */
                    st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_rx_en) );
 8005038:	21c0      	movs	r1, #192	@ 0xc0
 800503a:	2002      	movs	r0, #2
 800503c:	f001 fa83 	bl	8006546 <st25r3916SetRegisterBits>
                
                    if( !st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_osc_ok, ST25R3916_REG_AUX_DISPLAY_osc_ok )  )
 8005040:	2210      	movs	r2, #16
 8005042:	2110      	movs	r1, #16
 8005044:	2031      	movs	r0, #49	@ 0x31
 8005046:	f001 fb2f 	bl	80066a8 <st25r3916CheckReg>
 800504a:	4603      	mov	r3, r0
 800504c:	f083 0301 	eor.w	r3, r3, #1
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00c      	beq.n	8005070 <rfalListenSetState+0x17c>
                    {
                        /* Wait for Oscilator ready */
                        if( st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_OSC, ST25R3916_TOUT_OSC_STABLE ) == 0U )
 8005056:	210a      	movs	r1, #10
 8005058:	2080      	movs	r0, #128	@ 0x80
 800505a:	f001 fc63 	bl	8006924 <st25r3916WaitForInterruptsTimed>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d105      	bne.n	8005070 <rfalListenSetState+0x17c>
                        {
                            ret = RFAL_ERR_IO;
 8005064:	2303      	movs	r3, #3
 8005066:	81fb      	strh	r3, [r7, #14]
                            break;
 8005068:	e0b1      	b.n	80051ce <rfalListenSetState+0x2da>
                        }
                    }
                }
                else
                {
                    st25r3916GetInterrupt(ST25R3916_IRQ_MASK_OSC);
 800506a:	2080      	movs	r0, #128	@ 0x80
 800506c:	f001 fcae 	bl	80069cc <st25r3916GetInterrupt>
                 *      Avoidance keeping our field On; upon a Protocol error upper layer sets 
                 *      again the state to IDLE to clear dataFlag and wait for next data.
                 *      
                 * Ensure that when upper layer calls SetState(IDLE), it restores initial 
                 * configuration and that check whether an external Field is still present     */
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 8005070:	4b5d      	ldr	r3, [pc, #372]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01a      	beq.n	80050b2 <rfalListenSetState+0x1be>
                {
                    /* Ensure nfc_ar is reseted and back to only after Rx */
                    st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 800507c:	20c2      	movs	r0, #194	@ 0xc2
 800507e:	f001 f9ca 	bl	8006416 <st25r3916ExecuteCommand>
                    st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, ST25R3916_REG_MODE_nfc_ar_mask, ST25R3916_REG_MODE_nfc_ar_auto_rx );
 8005082:	2201      	movs	r2, #1
 8005084:	2103      	movs	r1, #3
 8005086:	2003      	movs	r0, #3
 8005088:	f001 fa8a 	bl	80065a0 <st25r3916ChangeRegisterBits>
                    
                    /* Ensure that our field is Off, as automatic response RF Collision Avoidance may have been triggered */
                    st25r3916TxOff();
 800508c:	2108      	movs	r1, #8
 800508e:	2002      	movs	r0, #2
 8005090:	f001 fa22 	bl	80064d8 <st25r3916ClrRegisterBits>
                    
                    /* If external Field is no longer detected go back to POWER_OFF */
                    if( !st25r3916IsExtFieldOn() )
 8005094:	2240      	movs	r2, #64	@ 0x40
 8005096:	2140      	movs	r1, #64	@ 0x40
 8005098:	2031      	movs	r0, #49	@ 0x31
 800509a:	f001 fb05 	bl	80066a8 <st25r3916CheckReg>
 800509e:	4603      	mov	r3, r0
 80050a0:	f083 0301 	eor.w	r3, r3, #1
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <rfalListenSetState+0x1be>
                    {
                        reSetState = true;
 80050aa:	2301      	movs	r3, #1
 80050ac:	733b      	strb	r3, [r7, #12]
                        newState   = RFAL_LM_STATE_POWER_OFF;                    /* Set POWER_OFF state */
 80050ae:	2301      	movs	r3, #1
 80050b0:	737b      	strb	r3, [r7, #13]
                    }
                }
                /*******************************************************************************/
                
                /* If we are in ACTIVE_A, reEnable Listen for A before going to IDLE, otherwise do nothing */
                if( gRFAL.Lm.state == RFAL_LM_STATE_ACTIVE_A )
 80050b2:	4b4d      	ldr	r3, [pc, #308]	@ (80051e8 <rfalListenSetState+0x2f4>)
 80050b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80050b8:	2b06      	cmp	r3, #6
 80050ba:	d106      	bne.n	80050ca <rfalListenSetState+0x1d6>
                {
                    /* Enable automatic responses for A and Reset NFCA target state */
                    st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 80050bc:	2101      	movs	r1, #1
 80050be:	2008      	movs	r0, #8
 80050c0:	f001 fa0a 	bl	80064d8 <st25r3916ClrRegisterBits>
                    st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SENSE );
 80050c4:	20cd      	movs	r0, #205	@ 0xcd
 80050c6:	f001 f9a6 	bl	8006416 <st25r3916ExecuteCommand>
                }
                
                /* ReEnable the receiver */
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 80050ca:	20db      	movs	r0, #219	@ 0xdb
 80050cc:	f001 f9a3 	bl	8006416 <st25r3916ExecuteCommand>
                st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 80050d0:	20d1      	movs	r0, #209	@ 0xd1
 80050d2:	f001 f9a0 	bl	8006416 <st25r3916ExecuteCommand>
    			
                /*******************************************************************************/
                /*Check if Observation Mode is enabled and set it on ST25R391x */
                rfalCheckEnableObsModeRx();
 80050d6:	4b44      	ldr	r3, [pc, #272]	@ (80051e8 <rfalListenSetState+0x2f4>)
 80050d8:	799b      	ldrb	r3, [r3, #6]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d076      	beq.n	80051cc <rfalListenSetState+0x2d8>
 80050de:	4b42      	ldr	r3, [pc, #264]	@ (80051e8 <rfalListenSetState+0x2f4>)
 80050e0:	799b      	ldrb	r3, [r3, #6]
 80050e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	4619      	mov	r1, r3
 80050ea:	2001      	movs	r0, #1
 80050ec:	f001 f9cf 	bl	800648e <st25r3916WriteTestRegister>
                break;
 80050f0:	e06c      	b.n	80051cc <rfalListenSetState+0x2d8>
                /* If we're coming from BitRate detection mode, the Bit Rate Definition reg 
                 * still has the last bit rate used.
                 * If a frame is received between setting the mode to Listen NFCA and 
                 * setting Bit Rate Definition reg, it will raise a framing error.
                 * Set the bitrate immediately, and then the normal SetMode procedure          */
                st25r3916SetBitrate( (uint8_t)gRFAL.Lm.brDetected, (uint8_t)gRFAL.Lm.brDetected );
 80050f2:	4b3d      	ldr	r3, [pc, #244]	@ (80051e8 <rfalListenSetState+0x2f4>)
 80050f4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80050f8:	4a3b      	ldr	r2, [pc, #236]	@ (80051e8 <rfalListenSetState+0x2f4>)
 80050fa:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 80050fe:	4611      	mov	r1, r2
 8005100:	4618      	mov	r0, r3
 8005102:	f000 fd96 	bl	8005c32 <st25r3916SetBitrate>
                /*******************************************************************************/
                
                /* Disable automatic responses for NFC-A */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 8005106:	2101      	movs	r1, #1
 8005108:	2008      	movs	r0, #8
 800510a:	f001 fa1c 	bl	8006546 <st25r3916SetRegisterBits>
                
                /* Set Mode NFC-F only */
                ret = rfalSetMode( RFAL_MODE_LISTEN_NFCF, gRFAL.Lm.brDetected, gRFAL.Lm.brDetected );
 800510e:	4b36      	ldr	r3, [pc, #216]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005110:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8005114:	4a34      	ldr	r2, [pc, #208]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005116:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 800511a:	4619      	mov	r1, r3
 800511c:	200c      	movs	r0, #12
 800511e:	f7fc fd59 	bl	8001bd4 <rfalSetMode>
 8005122:	4603      	mov	r3, r0
 8005124:	81fb      	strh	r3, [r7, #14]
                gRFAL.state = RFAL_STATE_LM;                    /* Keep in Listen Mode */
 8005126:	4b30      	ldr	r3, [pc, #192]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005128:	2204      	movs	r2, #4
 800512a:	701a      	strb	r2, [r3, #0]
                
                /* ReEnable the receiver */
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 800512c:	20db      	movs	r0, #219	@ 0xdb
 800512e:	f001 f972 	bl	8006416 <st25r3916ExecuteCommand>
                st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8005132:	20d1      	movs	r0, #209	@ 0xd1
 8005134:	f001 f96f 	bl	8006416 <st25r3916ExecuteCommand>
                
                /* Clear any previous transmission errors (if Reader polled for other/unsupported technologies) */
                st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 8005138:	f44f 0070 	mov.w	r0, #15728640	@ 0xf00000
 800513c:	f001 fc46 	bl	80069cc <st25r3916GetInterrupt>
                
                st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_RXE );     /* Start looking for any incoming data */
 8005140:	2010      	movs	r0, #16
 8005142:	f001 fc8d 	bl	8006a60 <st25r3916EnableInterrupts>
                break;
 8005146:	e042      	b.n	80051ce <rfalListenSetState+0x2da>
                
            /*******************************************************************************/
            case RFAL_LM_STATE_CARDEMU_3:
                
                /* Set Listen NFCF mode  */
                ret = rfalSetMode( RFAL_MODE_LISTEN_NFCF, gRFAL.Lm.brDetected, gRFAL.Lm.brDetected );
 8005148:	4b27      	ldr	r3, [pc, #156]	@ (80051e8 <rfalListenSetState+0x2f4>)
 800514a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800514e:	4a26      	ldr	r2, [pc, #152]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005150:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 8005154:	4619      	mov	r1, r3
 8005156:	200c      	movs	r0, #12
 8005158:	f7fc fd3c 	bl	8001bd4 <rfalSetMode>
 800515c:	4603      	mov	r3, r0
 800515e:	81fb      	strh	r3, [r7, #14]
                break;
 8005160:	e035      	b.n	80051ce <rfalListenSetState+0x2da>
                /* If we're coming from BitRate detection mode, the Bit Rate Definition reg 
                 * still has the last bit rate used.
                 * If a frame is received between setting the mode to Listen NFCA and 
                 * setting Bit Rate Definition reg, it will raise a framing error.
                 * Set the bitrate immediately, and then the normal SetMode procedure          */
                st25r3916SetBitrate( (uint8_t)gRFAL.Lm.brDetected, (uint8_t)gRFAL.Lm.brDetected );
 8005162:	4b21      	ldr	r3, [pc, #132]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005164:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8005168:	4a1f      	ldr	r2, [pc, #124]	@ (80051e8 <rfalListenSetState+0x2f4>)
 800516a:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 800516e:	4611      	mov	r1, r2
 8005170:	4618      	mov	r0, r3
 8005172:	f000 fd5e 	bl	8005c32 <st25r3916SetBitrate>
                /*******************************************************************************/
                
                /* Disable automatic responses for NFC-F */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r) );
 8005176:	2104      	movs	r1, #4
 8005178:	2008      	movs	r0, #8
 800517a:	f001 f9e4 	bl	8006546 <st25r3916SetRegisterBits>
                
                /* Set Mode NFC-A only */
                ret = rfalSetMode( RFAL_MODE_LISTEN_NFCA, gRFAL.Lm.brDetected, gRFAL.Lm.brDetected );
 800517e:	4b1a      	ldr	r3, [pc, #104]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005180:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8005184:	4a18      	ldr	r2, [pc, #96]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005186:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 800518a:	4619      	mov	r1, r3
 800518c:	200a      	movs	r0, #10
 800518e:	f7fc fd21 	bl	8001bd4 <rfalSetMode>
 8005192:	4603      	mov	r3, r0
 8005194:	81fb      	strh	r3, [r7, #14]
                
                gRFAL.state = RFAL_STATE_LM;                    /* Keep in Listen Mode */
 8005196:	4b14      	ldr	r3, [pc, #80]	@ (80051e8 <rfalListenSetState+0x2f4>)
 8005198:	2204      	movs	r2, #4
 800519a:	701a      	strb	r2, [r3, #0]
                break;
 800519c:	e017      	b.n	80051ce <rfalListenSetState+0x2da>
            /*******************************************************************************/
            case RFAL_LM_STATE_ACTIVE_Ax:
            case RFAL_LM_STATE_ACTIVE_A:
                
                /* Disable automatic responses for A */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 800519e:	2101      	movs	r1, #1
 80051a0:	2008      	movs	r0, #8
 80051a2:	f001 f9d0 	bl	8006546 <st25r3916SetRegisterBits>
                
                /* Clear any previous transmission errors (if Reader polled for other/unsupported technologies) */
                st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 80051a6:	f44f 0070 	mov.w	r0, #15728640	@ 0xf00000
 80051aa:	f001 fc0f 	bl	80069cc <st25r3916GetInterrupt>
                
                st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_RXE );    /* Start looking for any incoming data */
 80051ae:	2010      	movs	r0, #16
 80051b0:	f001 fc56 	bl	8006a60 <st25r3916EnableInterrupts>
                break;
 80051b4:	e00b      	b.n	80051ce <rfalListenSetState+0x2da>
                
            case RFAL_LM_STATE_TARGET_F:
                /* Disable Automatic response SENSF_REQ */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r) );
 80051b6:	2104      	movs	r1, #4
 80051b8:	2008      	movs	r0, #8
 80051ba:	f001 f9c4 	bl	8006546 <st25r3916SetRegisterBits>
                break;
 80051be:	e006      	b.n	80051ce <rfalListenSetState+0x2da>
            /*******************************************************************************/    
            case RFAL_LM_STATE_SLEEP_A:
            case RFAL_LM_STATE_SLEEP_B:
            case RFAL_LM_STATE_SLEEP_AF:
                /* These sleep states have to be set by the rfalListenSleepStart() method */
                return RFAL_ERR_REQUEST;
 80051c0:	2305      	movs	r3, #5
 80051c2:	e00d      	b.n	80051e0 <rfalListenSetState+0x2ec>
                /* States not handled by the LM, just keep state context */
                break;
                
            /*******************************************************************************/
            default:
                return RFAL_ERR_WRONG_STATE;
 80051c4:	2321      	movs	r3, #33	@ 0x21
 80051c6:	e00b      	b.n	80051e0 <rfalListenSetState+0x2ec>
                break;
 80051c8:	bf00      	nop
 80051ca:	e000      	b.n	80051ce <rfalListenSetState+0x2da>
                break;
 80051cc:	bf00      	nop
        }
    }
    while( reSetState );
 80051ce:	7b3b      	ldrb	r3, [r7, #12]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	f47f aea2 	bne.w	8004f1a <rfalListenSetState+0x26>
    
    gRFAL.Lm.state = newState;
 80051d6:	4a04      	ldr	r2, [pc, #16]	@ (80051e8 <rfalListenSetState+0x2f4>)
 80051d8:	7b7b      	ldrb	r3, [r7, #13]
 80051da:	f882 305c 	strb.w	r3, [r2, #92]	@ 0x5c
    
    return ret;
 80051de:	89fb      	ldrh	r3, [r7, #14]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	20002a64 	.word	0x20002a64

080051ec <rfalWakeUpModeStart>:

#if RFAL_FEATURE_WAKEUP_MODE

/*******************************************************************************/
ReturnCode rfalWakeUpModeStart( const rfalWakeUpConfig *config )
{
 80051ec:	b5b0      	push	{r4, r5, r7, lr}
 80051ee:	b086      	sub	sp, #24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
    uint8_t                aux;
    uint8_t                reg;
    uint32_t               irqs;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 80051f4:	4baa      	ldr	r3, [pc, #680]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <rfalWakeUpModeStart+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 80051fc:	2321      	movs	r3, #33	@ 0x21
 80051fe:	e1b9      	b.n	8005574 <rfalWakeUpModeStart+0x388>
    }
    
    /* The Wake-Up procedure is explained in detail in Application Note: AN5320 */
    
    if( config == NULL )
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d128      	bne.n	8005258 <rfalWakeUpModeStart+0x6c>
    {
        gRFAL.wum.cfg.period           = RFAL_WUM_PERIOD_200MS;
 8005206:	4ba6      	ldr	r3, [pc, #664]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005208:	2211      	movs	r2, #17
 800520a:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
        gRFAL.wum.cfg.irqTout          = false;
 800520e:	4ba4      	ldr	r3, [pc, #656]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
        gRFAL.wum.cfg.swTagDetect      = false;
 8005216:	4ba2      	ldr	r3, [pc, #648]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        gRFAL.wum.cfg.indAmp.enabled   = true;
 800521e:	4ba0      	ldr	r3, [pc, #640]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
        gRFAL.wum.cfg.indPha.enabled   = false;
 8005226:	4b9e      	ldr	r3, [pc, #632]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        gRFAL.wum.cfg.cap.enabled      = false;
 800522e:	4b9c      	ldr	r3, [pc, #624]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005230:	2200      	movs	r2, #0
 8005232:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        gRFAL.wum.cfg.indAmp.delta     = 2U;
 8005236:	4b9a      	ldr	r3, [pc, #616]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005238:	2202      	movs	r2, #2
 800523a:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
        gRFAL.wum.cfg.indAmp.fracDelta = 0U;
 800523e:	4b98      	ldr	r3, [pc, #608]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        gRFAL.wum.cfg.indAmp.reference = RFAL_WUM_REFERENCE_AUTO;
 8005246:	4b96      	ldr	r3, [pc, #600]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005248:	22ff      	movs	r2, #255	@ 0xff
 800524a:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
        gRFAL.wum.cfg.indAmp.autoAvg   = false;
 800524e:	4b94      	ldr	r3, [pc, #592]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005250:	2200      	movs	r2, #0
 8005252:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
 8005256:	e012      	b.n	800527e <rfalWakeUpModeStart+0x92>
    #endif /* ST25R3916 */
    
    }
    else
    {
        gRFAL.wum.cfg = *config;
 8005258:	4b91      	ldr	r3, [pc, #580]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	3382      	adds	r3, #130	@ 0x82
 800525e:	6815      	ldr	r5, [r2, #0]
 8005260:	6854      	ldr	r4, [r2, #4]
 8005262:	6890      	ldr	r0, [r2, #8]
 8005264:	68d1      	ldr	r1, [r2, #12]
 8005266:	601d      	str	r5, [r3, #0]
 8005268:	605c      	str	r4, [r3, #4]
 800526a:	6098      	str	r0, [r3, #8]
 800526c:	60d9      	str	r1, [r3, #12]
 800526e:	6915      	ldr	r5, [r2, #16]
 8005270:	6954      	ldr	r4, [r2, #20]
 8005272:	6990      	ldr	r0, [r2, #24]
 8005274:	69d1      	ldr	r1, [r2, #28]
 8005276:	611d      	str	r5, [r3, #16]
 8005278:	615c      	str	r4, [r3, #20]
 800527a:	6198      	str	r0, [r3, #24]
 800527c:	61d9      	str	r1, [r3, #28]
    }


#ifdef ST25R3916B
    /* Check for not supported features */
    if( gRFAL.wum.cfg.cap.enabled )
 800527e:	4b88      	ldr	r3, [pc, #544]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005280:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8005284:	2b00      	cmp	r3, #0
 8005286:	d001      	beq.n	800528c <rfalWakeUpModeStart+0xa0>
    {
        return RFAL_ERR_NOTSUPP;
 8005288:	2318      	movs	r3, #24
 800528a:	e173      	b.n	8005574 <rfalWakeUpModeStart+0x388>
    }
    
    /* Set ST25R3916B Measure Tx delay */
    st25r3916WriteRegister(ST25R3916_REG_MEAS_TX_DELAY, ( st25r3916IsAATOn() ? RFAL_ST25R3916B_AAT_SETTLE : 0x00) );
 800528c:	2220      	movs	r2, #32
 800528e:	2120      	movs	r1, #32
 8005290:	2001      	movs	r0, #1
 8005292:	f001 fa09 	bl	80066a8 <st25r3916CheckReg>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <rfalWakeUpModeStart+0xb4>
 800529c:	2308      	movs	r3, #8
 800529e:	e000      	b.n	80052a2 <rfalWakeUpModeStart+0xb6>
 80052a0:	2300      	movs	r3, #0
 80052a2:	4619      	mov	r1, r3
 80052a4:	203b      	movs	r0, #59	@ 0x3b
 80052a6:	f000 ffc7 	bl	8006238 <st25r3916WriteRegister>
#endif /* ST25R3916B */

    
    /* Check for valid configuration */
    if( ((!gRFAL.wum.cfg.cap.enabled) && (!gRFAL.wum.cfg.indAmp.enabled) && (!gRFAL.wum.cfg.indPha.enabled))  ||
 80052aa:	4b7d      	ldr	r3, [pc, #500]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052ac:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80052b0:	f083 0301 	eor.w	r3, r3, #1
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00f      	beq.n	80052da <rfalWakeUpModeStart+0xee>
 80052ba:	4b79      	ldr	r3, [pc, #484]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052bc:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80052c0:	f083 0301 	eor.w	r3, r3, #1
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d007      	beq.n	80052da <rfalWakeUpModeStart+0xee>
 80052ca:	4b75      	ldr	r3, [pc, #468]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052cc:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 80052d0:	f083 0301 	eor.w	r3, r3, #1
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d127      	bne.n	800532a <rfalWakeUpModeStart+0x13e>
        ((gRFAL.wum.cfg.cap.enabled)  && ((gRFAL.wum.cfg.indAmp.enabled) || (gRFAL.wum.cfg.indPha.enabled)))  ||
 80052da:	4b71      	ldr	r3, [pc, #452]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052dc:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
    if( ((!gRFAL.wum.cfg.cap.enabled) && (!gRFAL.wum.cfg.indAmp.enabled) && (!gRFAL.wum.cfg.indPha.enabled))  ||
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d009      	beq.n	80052f8 <rfalWakeUpModeStart+0x10c>
        ((gRFAL.wum.cfg.cap.enabled)  && ((gRFAL.wum.cfg.indAmp.enabled) || (gRFAL.wum.cfg.indPha.enabled)))  ||
 80052e4:	4b6e      	ldr	r3, [pc, #440]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052e6:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d11d      	bne.n	800532a <rfalWakeUpModeStart+0x13e>
 80052ee:	4b6c      	ldr	r3, [pc, #432]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052f0:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d118      	bne.n	800532a <rfalWakeUpModeStart+0x13e>
        ((gRFAL.wum.cfg.cap.enabled)  &&  (gRFAL.wum.cfg.swTagDetect))                                        ||
 80052f8:	4b69      	ldr	r3, [pc, #420]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80052fa:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
        ((gRFAL.wum.cfg.cap.enabled)  && ((gRFAL.wum.cfg.indAmp.enabled) || (gRFAL.wum.cfg.indPha.enabled)))  ||
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d004      	beq.n	800530c <rfalWakeUpModeStart+0x120>
        ((gRFAL.wum.cfg.cap.enabled)  &&  (gRFAL.wum.cfg.swTagDetect))                                        ||
 8005302:	4b67      	ldr	r3, [pc, #412]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005304:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10e      	bne.n	800532a <rfalWakeUpModeStart+0x13e>
        ( (gRFAL.wum.cfg.indAmp.reference > RFAL_WUM_REFERENCE_AUTO) || 
 800530c:	4b64      	ldr	r3, [pc, #400]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800530e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
        ((gRFAL.wum.cfg.cap.enabled)  &&  (gRFAL.wum.cfg.swTagDetect))                                        ||
 8005312:	2bff      	cmp	r3, #255	@ 0xff
 8005314:	d809      	bhi.n	800532a <rfalWakeUpModeStart+0x13e>
          (gRFAL.wum.cfg.indPha.reference > RFAL_WUM_REFERENCE_AUTO) || 
 8005316:	4b62      	ldr	r3, [pc, #392]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005318:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
        ( (gRFAL.wum.cfg.indAmp.reference > RFAL_WUM_REFERENCE_AUTO) || 
 800531c:	2bff      	cmp	r3, #255	@ 0xff
 800531e:	d804      	bhi.n	800532a <rfalWakeUpModeStart+0x13e>
          (gRFAL.wum.cfg.cap.reference    > RFAL_WUM_REFERENCE_AUTO)    )                                )
 8005320:	4b5f      	ldr	r3, [pc, #380]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005322:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
          (gRFAL.wum.cfg.indPha.reference > RFAL_WUM_REFERENCE_AUTO) || 
 8005326:	2bff      	cmp	r3, #255	@ 0xff
 8005328:	d901      	bls.n	800532e <rfalWakeUpModeStart+0x142>
    {
        return RFAL_ERR_PARAM;
 800532a:	2307      	movs	r3, #7
 800532c:	e122      	b.n	8005574 <rfalWakeUpModeStart+0x388>
    }
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 800532e:	2300      	movs	r3, #0
 8005330:	613b      	str	r3, [r7, #16]
    
    /* Disable Tx, Rx, External Field Detector and set default ISO14443A mode */
    st25r3916TxRxOff();
 8005332:	2148      	movs	r1, #72	@ 0x48
 8005334:	2002      	movs	r0, #2
 8005336:	f001 f8cf 	bl	80064d8 <st25r3916ClrRegisterBits>
    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask );
 800533a:	2103      	movs	r1, #3
 800533c:	2002      	movs	r0, #2
 800533e:	f001 f8cb 	bl	80064d8 <st25r3916ClrRegisterBits>
    st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask), (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_iso14443a) );
 8005342:	2208      	movs	r2, #8
 8005344:	21f8      	movs	r1, #248	@ 0xf8
 8005346:	2003      	movs	r0, #3
 8005348:	f001 f92a 	bl	80065a0 <st25r3916ChangeRegisterBits>
    
    /* Set Analog configurations for Wake-up On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_WAKEUP_ON) );
 800534c:	2004      	movs	r0, #4
 800534e:	f00b fbbd 	bl	8010acc <rfalSetAnalogConfig>
    
    
    /*******************************************************************************/
    /* Prepare Wake-Up Timer Control Register */
    reg  = (uint8_t)(((uint8_t)gRFAL.wum.cfg.period & 0x0FU) << ST25R3916_REG_WUP_TIMER_CONTROL_wut_shift);
 8005352:	4b53      	ldr	r3, [pc, #332]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005354:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	75fb      	strb	r3, [r7, #23]
    reg |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.period < (uint8_t)RFAL_WUM_PERIOD_100MS) ? ST25R3916_REG_WUP_TIMER_CONTROL_wur : 0x00U);
 800535c:	4b50      	ldr	r3, [pc, #320]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800535e:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005362:	2b0f      	cmp	r3, #15
 8005364:	d802      	bhi.n	800536c <rfalWakeUpModeStart+0x180>
 8005366:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 800536a:	e000      	b.n	800536e <rfalWakeUpModeStart+0x182>
 800536c:	2200      	movs	r2, #0
 800536e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005372:	4313      	orrs	r3, r2
 8005374:	b25b      	sxtb	r3, r3
 8005376:	75fb      	strb	r3, [r7, #23]
    
    if( (gRFAL.wum.cfg.irqTout) || (gRFAL.wum.cfg.swTagDetect) )
 8005378:	4b49      	ldr	r3, [pc, #292]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800537a:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800537e:	2b00      	cmp	r3, #0
 8005380:	d104      	bne.n	800538c <rfalWakeUpModeStart+0x1a0>
 8005382:	4b47      	ldr	r3, [pc, #284]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005384:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005388:	2b00      	cmp	r3, #0
 800538a:	d007      	beq.n	800539c <rfalWakeUpModeStart+0x1b0>
    {
        reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wto;
 800538c:	7dfb      	ldrb	r3, [r7, #23]
 800538e:	f043 0308 	orr.w	r3, r3, #8
 8005392:	75fb      	strb	r3, [r7, #23]
        irqs |= ST25R3916_IRQ_MASK_WT;
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800539a:	613b      	str	r3, [r7, #16]
    }
       
    /* Check if HW Wake-up is to be used or SW Tag detection */
    if( gRFAL.wum.cfg.swTagDetect )
 800539c:	4b40      	ldr	r3, [pc, #256]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800539e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <rfalWakeUpModeStart+0x1d4>
    {
        gRFAL.wum.cfg.indAmp.reference = 0U;
 80053a6:	4b3e      	ldr	r3, [pc, #248]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
        gRFAL.wum.cfg.indPha.reference = 0U;
 80053ae:	4b3c      	ldr	r3, [pc, #240]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        gRFAL.wum.cfg.cap.reference    = 0U;
 80053b6:	4b3a      	ldr	r3, [pc, #232]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
 80053be:	e0bd      	b.n	800553c <rfalWakeUpModeStart+0x350>
    }
    else
    {
        /*******************************************************************************/
        /* Check if Inductive Amplitude is to be performed */
        if( gRFAL.wum.cfg.indAmp.enabled )
 80053c0:	4b37      	ldr	r3, [pc, #220]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053c2:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d058      	beq.n	800547c <rfalWakeUpModeStart+0x290>
        {
            aux  = (uint8_t)((gRFAL.wum.cfg.indAmp.delta) << ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_d_shift);
 80053ca:	4b35      	ldr	r3, [pc, #212]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053cc:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 80053d0:	011b      	lsls	r3, r3, #4
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	73fb      	strb	r3, [r7, #15]
            aux |= (uint8_t)(gRFAL.wum.cfg.indAmp.aaInclMeas ? ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_aam : 0x00U);
 80053d6:	4b32      	ldr	r3, [pc, #200]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053d8:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d001      	beq.n	80053e4 <rfalWakeUpModeStart+0x1f8>
 80053e0:	2208      	movs	r2, #8
 80053e2:	e000      	b.n	80053e6 <rfalWakeUpModeStart+0x1fa>
 80053e4:	2200      	movs	r2, #0
 80053e6:	7bfb      	ldrb	r3, [r7, #15]
 80053e8:	b25b      	sxtb	r3, r3
 80053ea:	4313      	orrs	r3, r2
 80053ec:	b25b      	sxtb	r3, r3
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	73fb      	strb	r3, [r7, #15]
            aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.indAmp.aaWeight << ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_aew_shift) & ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_aew_mask);
 80053f2:	4b2b      	ldr	r3, [pc, #172]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 80053f4:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 80053f8:	b25b      	sxtb	r3, r3
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	b25b      	sxtb	r3, r3
 80053fe:	f003 0306 	and.w	r3, r3, #6
 8005402:	b25a      	sxtb	r2, r3
 8005404:	7bfb      	ldrb	r3, [r7, #15]
 8005406:	b25b      	sxtb	r3, r3
 8005408:	4313      	orrs	r3, r2
 800540a:	b25b      	sxtb	r3, r3
 800540c:	b2db      	uxtb	r3, r3
 800540e:	73fb      	strb	r3, [r7, #15]
            aux |= (uint8_t)(gRFAL.wum.cfg.indAmp.autoAvg ? ST25R3916_REG_AMPLITUDE_MEASURE_CONF_am_ae : 0x00U);
 8005410:	4b23      	ldr	r3, [pc, #140]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005412:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8005416:	b25a      	sxtb	r2, r3
 8005418:	7bfb      	ldrb	r3, [r7, #15]
 800541a:	b25b      	sxtb	r3, r3
 800541c:	4313      	orrs	r3, r2
 800541e:	b25b      	sxtb	r3, r3
 8005420:	b2db      	uxtb	r3, r3
 8005422:	73fb      	strb	r3, [r7, #15]
            
            st25r3916WriteRegister( ST25R3916_REG_AMPLITUDE_MEASURE_CONF, aux );
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	4619      	mov	r1, r3
 8005428:	2033      	movs	r0, #51	@ 0x33
 800542a:	f000 ff05 	bl	8006238 <st25r3916WriteRegister>
            
            /* Only need to set the reference if not using Auto Average */
            if( !gRFAL.wum.cfg.indAmp.autoAvg )
 800542e:	4b1c      	ldr	r3, [pc, #112]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005430:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8005434:	f083 0301 	eor.w	r3, r3, #1
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d016      	beq.n	800546c <rfalWakeUpModeStart+0x280>
            {
                if( gRFAL.wum.cfg.indAmp.reference == RFAL_WUM_REFERENCE_AUTO )
 800543e:	4b18      	ldr	r3, [pc, #96]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005440:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005444:	2bff      	cmp	r3, #255	@ 0xff
 8005446:	d109      	bne.n	800545c <rfalWakeUpModeStart+0x270>
                {
                    st25r3916MeasureAmplitude( &aux );
 8005448:	f107 030f 	add.w	r3, r7, #15
 800544c:	4618      	mov	r0, r3
 800544e:	f000 fbd2 	bl	8005bf6 <st25r3916MeasureAmplitude>
                    gRFAL.wum.cfg.indAmp.reference = aux;
 8005452:	7bfb      	ldrb	r3, [r7, #15]
 8005454:	461a      	mov	r2, r3
 8005456:	4b12      	ldr	r3, [pc, #72]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005458:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
                }
                st25r3916WriteRegister( ST25R3916_REG_AMPLITUDE_MEASURE_REF, (uint8_t)gRFAL.wum.cfg.indAmp.reference );
 800545c:	4b10      	ldr	r3, [pc, #64]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800545e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005462:	b2db      	uxtb	r3, r3
 8005464:	4619      	mov	r1, r3
 8005466:	2034      	movs	r0, #52	@ 0x34
 8005468:	f000 fee6 	bl	8006238 <st25r3916WriteRegister>
            }
            
            reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wam;
 800546c:	7dfb      	ldrb	r3, [r7, #23]
 800546e:	f043 0304 	orr.w	r3, r3, #4
 8005472:	75fb      	strb	r3, [r7, #23]
            irqs |= ST25R3916_IRQ_MASK_WAM;
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800547a:	613b      	str	r3, [r7, #16]
        }
        
        /*******************************************************************************/
        /* Check if Inductive Phase is to be performed */
        if( gRFAL.wum.cfg.indPha.enabled )
 800547c:	4b08      	ldr	r3, [pc, #32]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 800547e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8005482:	2b00      	cmp	r3, #0
 8005484:	d05a      	beq.n	800553c <rfalWakeUpModeStart+0x350>
        {
            aux  = (uint8_t)((gRFAL.wum.cfg.indPha.delta) << ST25R3916_REG_PHASE_MEASURE_CONF_pm_d_shift);
 8005486:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005488:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	b2db      	uxtb	r3, r3
 8005490:	73fb      	strb	r3, [r7, #15]
            aux |= (uint8_t)(gRFAL.wum.cfg.indPha.aaInclMeas ? ST25R3916_REG_PHASE_MEASURE_CONF_pm_aam : 0x00U);
 8005492:	4b03      	ldr	r3, [pc, #12]	@ (80054a0 <rfalWakeUpModeStart+0x2b4>)
 8005494:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8005498:	2b00      	cmp	r3, #0
 800549a:	d003      	beq.n	80054a4 <rfalWakeUpModeStart+0x2b8>
 800549c:	2208      	movs	r2, #8
 800549e:	e002      	b.n	80054a6 <rfalWakeUpModeStart+0x2ba>
 80054a0:	20002a64 	.word	0x20002a64
 80054a4:	2200      	movs	r2, #0
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
 80054a8:	b25b      	sxtb	r3, r3
 80054aa:	4313      	orrs	r3, r2
 80054ac:	b25b      	sxtb	r3, r3
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	73fb      	strb	r3, [r7, #15]
            aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.indPha.aaWeight << ST25R3916_REG_PHASE_MEASURE_CONF_pm_aew_shift) & ST25R3916_REG_PHASE_MEASURE_CONF_pm_aew_mask);
 80054b2:	4b32      	ldr	r3, [pc, #200]	@ (800557c <rfalWakeUpModeStart+0x390>)
 80054b4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80054b8:	b25b      	sxtb	r3, r3
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	b25b      	sxtb	r3, r3
 80054be:	f003 0306 	and.w	r3, r3, #6
 80054c2:	b25a      	sxtb	r2, r3
 80054c4:	7bfb      	ldrb	r3, [r7, #15]
 80054c6:	b25b      	sxtb	r3, r3
 80054c8:	4313      	orrs	r3, r2
 80054ca:	b25b      	sxtb	r3, r3
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	73fb      	strb	r3, [r7, #15]
            aux |= (uint8_t)(gRFAL.wum.cfg.indPha.autoAvg ? ST25R3916_REG_PHASE_MEASURE_CONF_pm_ae : 0x00U);
 80054d0:	4b2a      	ldr	r3, [pc, #168]	@ (800557c <rfalWakeUpModeStart+0x390>)
 80054d2:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
 80054d6:	b25a      	sxtb	r2, r3
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	b25b      	sxtb	r3, r3
 80054dc:	4313      	orrs	r3, r2
 80054de:	b25b      	sxtb	r3, r3
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	73fb      	strb	r3, [r7, #15]
            
            st25r3916WriteRegister( ST25R3916_REG_PHASE_MEASURE_CONF, aux );
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	4619      	mov	r1, r3
 80054e8:	2037      	movs	r0, #55	@ 0x37
 80054ea:	f000 fea5 	bl	8006238 <st25r3916WriteRegister>
            
            /* Only need to set the reference if not using Auto Average */
            if( !gRFAL.wum.cfg.indPha.autoAvg )
 80054ee:	4b23      	ldr	r3, [pc, #140]	@ (800557c <rfalWakeUpModeStart+0x390>)
 80054f0:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
 80054f4:	f083 0301 	eor.w	r3, r3, #1
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d016      	beq.n	800552c <rfalWakeUpModeStart+0x340>
            {
                if( gRFAL.wum.cfg.indPha.reference == RFAL_WUM_REFERENCE_AUTO )
 80054fe:	4b1f      	ldr	r3, [pc, #124]	@ (800557c <rfalWakeUpModeStart+0x390>)
 8005500:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 8005504:	2bff      	cmp	r3, #255	@ 0xff
 8005506:	d109      	bne.n	800551c <rfalWakeUpModeStart+0x330>
                {
                    st25r3916MeasurePhase( &aux );
 8005508:	f107 030f 	add.w	r3, r7, #15
 800550c:	4618      	mov	r0, r3
 800550e:	f000 fb81 	bl	8005c14 <st25r3916MeasurePhase>
                    gRFAL.wum.cfg.indPha.reference = aux;
 8005512:	7bfb      	ldrb	r3, [r7, #15]
 8005514:	461a      	mov	r2, r3
 8005516:	4b19      	ldr	r3, [pc, #100]	@ (800557c <rfalWakeUpModeStart+0x390>)
 8005518:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
                
                }
                st25r3916WriteRegister( ST25R3916_REG_PHASE_MEASURE_REF, (uint8_t)gRFAL.wum.cfg.indPha.reference );
 800551c:	4b17      	ldr	r3, [pc, #92]	@ (800557c <rfalWakeUpModeStart+0x390>)
 800551e:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 8005522:	b2db      	uxtb	r3, r3
 8005524:	4619      	mov	r1, r3
 8005526:	2038      	movs	r0, #56	@ 0x38
 8005528:	f000 fe86 	bl	8006238 <st25r3916WriteRegister>
            }
            
            reg  |= ST25R3916_REG_WUP_TIMER_CONTROL_wph;
 800552c:	7dfb      	ldrb	r3, [r7, #23]
 800552e:	f043 0302 	orr.w	r3, r3, #2
 8005532:	75fb      	strb	r3, [r7, #23]
            irqs |= ST25R3916_IRQ_MASK_WPH;
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800553a:	613b      	str	r3, [r7, #16]
    #endif /* ST25R3916 */ 
    }

    
    /* Disable and clear all interrupts except Wake-Up IRQs */
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 800553c:	f04f 30ff 	mov.w	r0, #4294967295
 8005540:	f001 fa9a 	bl	8006a78 <st25r3916DisableInterrupts>
    st25r3916GetInterrupt( irqs );
 8005544:	6938      	ldr	r0, [r7, #16]
 8005546:	f001 fa41 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( irqs );
 800554a:	6938      	ldr	r0, [r7, #16]
 800554c:	f001 fa88 	bl	8006a60 <st25r3916EnableInterrupts>
    
    
    /* Enable Low Power Wake-Up Mode (Disable: Oscilattor, Tx, Rx and External Field Detector) */
    st25r3916WriteRegister( ST25R3916_REG_WUP_TIMER_CONTROL, reg );
 8005550:	7dfb      	ldrb	r3, [r7, #23]
 8005552:	4619      	mov	r1, r3
 8005554:	2032      	movs	r0, #50	@ 0x32
 8005556:	f000 fe6f 	bl	8006238 <st25r3916WriteRegister>
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL , 
 800555a:	2204      	movs	r2, #4
 800555c:	21cf      	movs	r1, #207	@ 0xcf
 800555e:	2002      	movs	r0, #2
 8005560:	f001 f81e 	bl	80065a0 <st25r3916ChangeRegisterBits>
                                (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_rx_en | ST25R3916_REG_OP_CONTROL_tx_en | 
                                 ST25R3916_REG_OP_CONTROL_en_fd_mask | ST25R3916_REG_OP_CONTROL_wu                              ) , 
                                 ST25R3916_REG_OP_CONTROL_wu );
    
    
    gRFAL.wum.state = RFAL_WUM_STATE_ENABLED;
 8005564:	4b05      	ldr	r3, [pc, #20]	@ (800557c <rfalWakeUpModeStart+0x390>)
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    gRFAL.state     = RFAL_STATE_WUM;
 800556c:	4b03      	ldr	r3, [pc, #12]	@ (800557c <rfalWakeUpModeStart+0x390>)
 800556e:	2205      	movs	r2, #5
 8005570:	701a      	strb	r2, [r3, #0]
      
    return RFAL_ERR_NONE;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3718      	adds	r7, #24
 8005578:	46bd      	mov	sp, r7
 800557a:	bdb0      	pop	{r4, r5, r7, pc}
 800557c:	20002a64 	.word	0x20002a64

08005580 <rfalWakeUpModeHasWoke>:


/*******************************************************************************/
bool rfalWakeUpModeHasWoke( void )
{   
 8005580:	b480      	push	{r7}
 8005582:	af00      	add	r7, sp, #0
    return (gRFAL.wum.state >= RFAL_WUM_STATE_ENABLED_WOKE);
 8005584:	4b06      	ldr	r3, [pc, #24]	@ (80055a0 <rfalWakeUpModeHasWoke+0x20>)
 8005586:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800558a:	2b01      	cmp	r3, #1
 800558c:	bf8c      	ite	hi
 800558e:	2301      	movhi	r3, #1
 8005590:	2300      	movls	r3, #0
 8005592:	b2db      	uxtb	r3, r3
}
 8005594:	4618      	mov	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	20002a64 	.word	0x20002a64

080055a4 <rfalWakeUpModeFilter>:
}


/*******************************************************************************/
static uint16_t rfalWakeUpModeFilter( uint16_t curRef, uint16_t curVal, uint8_t weight )
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	4603      	mov	r3, r0
 80055ac:	80fb      	strh	r3, [r7, #6]
 80055ae:	460b      	mov	r3, r1
 80055b0:	80bb      	strh	r3, [r7, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	70fb      	strb	r3, [r7, #3]
    uint16_t newRef;    
    
    /* Perform the averaging|filter as describded in ST25R3916 DS */
    
    /* Avoid signed arithmetics by spliting in two cases */
    if( curVal > curRef )
 80055b6:	88ba      	ldrh	r2, [r7, #4]
 80055b8:	88fb      	ldrh	r3, [r7, #6]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d91a      	bls.n	80055f4 <rfalWakeUpModeFilter+0x50>
    {
        newRef = curRef + (( curVal - curRef ) / weight );
 80055be:	88ba      	ldrh	r2, [r7, #4]
 80055c0:	88fb      	ldrh	r3, [r7, #6]
 80055c2:	1ad2      	subs	r2, r2, r3
 80055c4:	78fb      	ldrb	r3, [r7, #3]
 80055c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	88fb      	ldrh	r3, [r7, #6]
 80055ce:	4413      	add	r3, r2
 80055d0:	81fb      	strh	r3, [r7, #14]
        
        /* In order for the reference to converge to final value   *
         * increment once the diff is smaller that the weight      */
        if( (curVal != curRef) && (curRef == newRef) )
 80055d2:	88ba      	ldrh	r2, [r7, #4]
 80055d4:	88fb      	ldrh	r3, [r7, #6]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d022      	beq.n	8005620 <rfalWakeUpModeFilter+0x7c>
 80055da:	88fa      	ldrh	r2, [r7, #6]
 80055dc:	89fb      	ldrh	r3, [r7, #14]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d11e      	bne.n	8005620 <rfalWakeUpModeFilter+0x7c>
        {
            newRef &= 0xFF00U;
 80055e2:	89fb      	ldrh	r3, [r7, #14]
 80055e4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80055e8:	81fb      	strh	r3, [r7, #14]
            newRef += 0x0100U;
 80055ea:	89fb      	ldrh	r3, [r7, #14]
 80055ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80055f0:	81fb      	strh	r3, [r7, #14]
 80055f2:	e015      	b.n	8005620 <rfalWakeUpModeFilter+0x7c>
        }
    }
    else
    {
        newRef = curRef - (( curRef - curVal ) / weight );
 80055f4:	88fa      	ldrh	r2, [r7, #6]
 80055f6:	88bb      	ldrh	r3, [r7, #4]
 80055f8:	1ad2      	subs	r2, r2, r3
 80055fa:	78fb      	ldrb	r3, [r7, #3]
 80055fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8005600:	b29b      	uxth	r3, r3
 8005602:	88fa      	ldrh	r2, [r7, #6]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	81fb      	strh	r3, [r7, #14]
        
        /* In order for the reference to converge to final value   *
         * decrement once the diff is smaller that the weight      */
        if( (curVal != curRef) && (curRef == newRef) )
 8005608:	88ba      	ldrh	r2, [r7, #4]
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	429a      	cmp	r2, r3
 800560e:	d007      	beq.n	8005620 <rfalWakeUpModeFilter+0x7c>
 8005610:	88fa      	ldrh	r2, [r7, #6]
 8005612:	89fb      	ldrh	r3, [r7, #14]
 8005614:	429a      	cmp	r2, r3
 8005616:	d103      	bne.n	8005620 <rfalWakeUpModeFilter+0x7c>
        {
            newRef &= 0xFF00U;
 8005618:	89fb      	ldrh	r3, [r7, #14]
 800561a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800561e:	81fb      	strh	r3, [r7, #14]
        }
    }
    
    return newRef;
 8005620:	89fb      	ldrh	r3, [r7, #14]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3714      	adds	r7, #20
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
	...

08005630 <rfalRunWakeUpModeWorker>:


/*******************************************************************************/
static void rfalRunWakeUpModeWorker( void )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
    uint8_t  reg;
    uint16_t value;
    uint16_t delta;
    bool     woke;
    
    if( gRFAL.state != RFAL_STATE_WUM )
 8005636:	4b9c      	ldr	r3, [pc, #624]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	2b05      	cmp	r3, #5
 800563c:	f040 812a 	bne.w	8005894 <rfalRunWakeUpModeWorker+0x264>
    {
        return;
    }
    
    switch( gRFAL.wum.state )
 8005640:	4b99      	ldr	r3, [pc, #612]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005642:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005646:	3b01      	subs	r3, #1
 8005648:	2b01      	cmp	r3, #1
 800564a:	f200 8125 	bhi.w	8005898 <rfalRunWakeUpModeWorker+0x268>
    {
        case RFAL_WUM_STATE_ENABLED:
        case RFAL_WUM_STATE_ENABLED_WOKE:
            
            irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_WT | ST25R3916_IRQ_MASK_WAM | ST25R3916_IRQ_MASK_WPH | ST25R3916_IRQ_MASK_WCAP ) );
 800564e:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 8005652:	f001 f9bb 	bl	80069cc <st25r3916GetInterrupt>
 8005656:	60b8      	str	r0, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	2b00      	cmp	r3, #0
 800565c:	f000 811e 	beq.w	800589c <rfalRunWakeUpModeWorker+0x26c>
               break;  /* No interrupt to process */
            }
            
            /*******************************************************************************/
            /* Check and mark which measurement(s) cause interrupt */
            if((irqs & ST25R3916_IRQ_MASK_WAM) != 0U)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d007      	beq.n	800567a <rfalRunWakeUpModeWorker+0x4a>
            {
                gRFAL.wum.info.indAmp.irqWu = true;
 800566a:	4b8f      	ldr	r3, [pc, #572]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800566c:	2201      	movs	r2, #1
 800566e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 8005672:	4b8d      	ldr	r3, [pc, #564]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005674:	2202      	movs	r2, #2
 8005676:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            }
            
            if((irqs & ST25R3916_IRQ_MASK_WPH) != 0U)
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d007      	beq.n	8005694 <rfalRunWakeUpModeWorker+0x64>
            {
                gRFAL.wum.info.indPha.irqWu = true;
 8005684:	4b88      	ldr	r3, [pc, #544]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005686:	2201      	movs	r2, #1
 8005688:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800568c:	4b86      	ldr	r3, [pc, #536]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800568e:	2202      	movs	r2, #2
 8005690:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                gRFAL.wum.info.cap.irqWu = true;
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
            }
        #endif /* ST25R3916 */
            
            if((irqs & ST25R3916_IRQ_MASK_WT) != 0U)
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800569a:	2b00      	cmp	r3, #0
 800569c:	f000 8100 	beq.w	80058a0 <rfalRunWakeUpModeWorker+0x270>
            {
                gRFAL.wum.info.irqWut = true;
 80056a0:	4b81      	ldr	r3, [pc, #516]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
                
                /*******************************************************************************/
                if( gRFAL.wum.cfg.swTagDetect )
 80056a8:	4b7f      	ldr	r3, [pc, #508]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80056aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	f000 80f6 	beq.w	80058a0 <rfalRunWakeUpModeWorker+0x270>
                {
                    woke = false;
 80056b4:	2300      	movs	r3, #0
 80056b6:	73fb      	strb	r3, [r7, #15]
                    
                    /* Enable Ready mode and wait the settle time if AAT is used */
                    if( st25r3916IsAATOn() )
 80056b8:	2220      	movs	r2, #32
 80056ba:	2120      	movs	r1, #32
 80056bc:	2001      	movs	r0, #1
 80056be:	f000 fff3 	bl	80066a8 <st25r3916CheckReg>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <rfalRunWakeUpModeWorker+0xaa>
                    {
                        st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_wu), ST25R3916_REG_OP_CONTROL_en );
 80056c8:	2280      	movs	r2, #128	@ 0x80
 80056ca:	2184      	movs	r1, #132	@ 0x84
 80056cc:	2002      	movs	r0, #2
 80056ce:	f000 ff67 	bl	80065a0 <st25r3916ChangeRegisterBits>
                        platformDelay( RFAL_ST25R3916_AAT_SETTLE );
 80056d2:	2005      	movs	r0, #5
 80056d4:	f001 fb48 	bl	8006d68 <HAL_Delay>
 80056d8:	e006      	b.n	80056e8 <rfalRunWakeUpModeWorker+0xb8>
                    }
                    else
                    {
                        /* Disable wu mode - symmetric to above */
                        st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu, 0 );
 80056da:	2200      	movs	r2, #0
 80056dc:	2104      	movs	r1, #4
 80056de:	2002      	movs	r0, #2
 80056e0:	f000 ff5e 	bl	80065a0 <st25r3916ChangeRegisterBits>
                        st25r3916OscOn();
 80056e4:	f000 f9a2 	bl	8005a2c <st25r3916OscOn>
                    }
                    
                    
                    /*******************************************************************************/
                    if( gRFAL.wum.cfg.indAmp.enabled )
 80056e8:	4b6f      	ldr	r3, [pc, #444]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80056ea:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d062      	beq.n	80057b8 <rfalRunWakeUpModeWorker+0x188>
                    {
                        /* Perform amplitude measurement */
                        st25r3916MeasureAmplitude( &reg );
 80056f2:	1cfb      	adds	r3, r7, #3
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 fa7e 	bl	8005bf6 <st25r3916MeasureAmplitude>
                        
                        /* Update last measurement info */
                        gRFAL.wum.info.indAmp.lastMeas = reg;
 80056fa:	78fa      	ldrb	r2, [r7, #3]
 80056fc:	4b6a      	ldr	r3, [pc, #424]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80056fe:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
                        
                        /* Convert inputs to TD format */
                        value = rfalConvTDFormat( reg );
 8005702:	78fb      	ldrb	r3, [r7, #3]
 8005704:	021b      	lsls	r3, r3, #8
 8005706:	80fb      	strh	r3, [r7, #6]
                        delta = rfalConvTDFormat( gRFAL.wum.cfg.indAmp.delta );
 8005708:	4b67      	ldr	r3, [pc, #412]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800570a:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	80bb      	strh	r3, [r7, #4]
                        delta |= rfalAddFracTDFormat( gRFAL.wum.cfg.indAmp.fracDelta );
 8005712:	4b65      	ldr	r3, [pc, #404]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005714:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8005718:	f003 0303 	and.w	r3, r3, #3
 800571c:	b29b      	uxth	r3, r3
 800571e:	019b      	lsls	r3, r3, #6
 8005720:	b29a      	uxth	r2, r3
 8005722:	88bb      	ldrh	r3, [r7, #4]
 8005724:	4313      	orrs	r3, r2
 8005726:	80bb      	strh	r3, [r7, #4]
                        
                        /* Set first measurement as reference */
                        if( gRFAL.wum.cfg.indAmp.reference == 0U )
 8005728:	4b5f      	ldr	r3, [pc, #380]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800572a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 800572e:	2b00      	cmp	r3, #0
 8005730:	d103      	bne.n	800573a <rfalRunWakeUpModeWorker+0x10a>
                        {
                            gRFAL.wum.cfg.indAmp.reference = value;
 8005732:	4a5d      	ldr	r2, [pc, #372]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005734:	88fb      	ldrh	r3, [r7, #6]
 8005736:	f8a2 308a 	strh.w	r3, [r2, #138]	@ 0x8a
                        }
                        
                        /* Check if device should be woken */
                        if( ( value >= (gRFAL.wum.cfg.indAmp.reference + delta) ) || 
 800573a:	88fa      	ldrh	r2, [r7, #6]
 800573c:	4b5a      	ldr	r3, [pc, #360]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800573e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005742:	4619      	mov	r1, r3
 8005744:	88bb      	ldrh	r3, [r7, #4]
 8005746:	440b      	add	r3, r1
 8005748:	429a      	cmp	r2, r3
 800574a:	da08      	bge.n	800575e <rfalRunWakeUpModeWorker+0x12e>
                            ( value <= (gRFAL.wum.cfg.indAmp.reference - delta) )   )
 800574c:	88fa      	ldrh	r2, [r7, #6]
 800574e:	4b56      	ldr	r3, [pc, #344]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005750:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005754:	4619      	mov	r1, r3
 8005756:	88bb      	ldrh	r3, [r7, #4]
 8005758:	1acb      	subs	r3, r1, r3
                        if( ( value >= (gRFAL.wum.cfg.indAmp.reference + delta) ) || 
 800575a:	429a      	cmp	r2, r3
 800575c:	dc09      	bgt.n	8005772 <rfalRunWakeUpModeWorker+0x142>
                        {
                            woke = true;
 800575e:	2301      	movs	r3, #1
 8005760:	73fb      	strb	r3, [r7, #15]
                            gRFAL.wum.info.indAmp.irqWu = true;
 8005762:	4b51      	ldr	r3, [pc, #324]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005764:	2201      	movs	r2, #1
 8005766:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
                            gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800576a:	4b4f      	ldr	r3, [pc, #316]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800576c:	2202      	movs	r2, #2
 800576e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                            /* continue wake-up as for HW */
                        }
                        
                        /* Update moving reference if enabled */
                        if( (gRFAL.wum.cfg.indAmp.autoAvg) && ((gRFAL.wum.cfg.indAmp.aaInclMeas) || (!woke)) )
 8005772:	4b4d      	ldr	r3, [pc, #308]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005774:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8005778:	2b00      	cmp	r3, #0
 800577a:	d01d      	beq.n	80057b8 <rfalRunWakeUpModeWorker+0x188>
 800577c:	4b4a      	ldr	r3, [pc, #296]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800577e:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8005782:	2b00      	cmp	r3, #0
 8005784:	d105      	bne.n	8005792 <rfalRunWakeUpModeWorker+0x162>
 8005786:	7bfb      	ldrb	r3, [r7, #15]
 8005788:	f083 0301 	eor.w	r3, r3, #1
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d012      	beq.n	80057b8 <rfalRunWakeUpModeWorker+0x188>
                        {
                            gRFAL.wum.cfg.indAmp.reference = rfalWakeUpModeFilter( gRFAL.wum.cfg.indAmp.reference, value, (RFAL_WU_MIN_WEIGHT_VAL<<(uint8_t)gRFAL.wum.cfg.indAmp.aaWeight) );
 8005792:	4b45      	ldr	r3, [pc, #276]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005794:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005798:	4a43      	ldr	r2, [pc, #268]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800579a:	f892 208e 	ldrb.w	r2, [r2, #142]	@ 0x8e
 800579e:	4611      	mov	r1, r2
 80057a0:	2204      	movs	r2, #4
 80057a2:	408a      	lsls	r2, r1
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	88f9      	ldrh	r1, [r7, #6]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7ff fefb 	bl	80055a4 <rfalWakeUpModeFilter>
 80057ae:	4603      	mov	r3, r0
 80057b0:	461a      	mov	r2, r3
 80057b2:	4b3d      	ldr	r3, [pc, #244]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80057b4:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
                        }
                    }
                    
                    /*******************************************************************************/
                    if( gRFAL.wum.cfg.indPha.enabled )
 80057b8:	4b3b      	ldr	r3, [pc, #236]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80057ba:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d062      	beq.n	8005888 <rfalRunWakeUpModeWorker+0x258>
                    {
                        /* Perform Phase measurement */
                        st25r3916MeasurePhase( &reg );
 80057c2:	1cfb      	adds	r3, r7, #3
 80057c4:	4618      	mov	r0, r3
 80057c6:	f000 fa25 	bl	8005c14 <st25r3916MeasurePhase>
                        
                        /* Update last measurement info */
                        gRFAL.wum.info.indPha.lastMeas = reg;
 80057ca:	78fa      	ldrb	r2, [r7, #3]
 80057cc:	4b36      	ldr	r3, [pc, #216]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80057ce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
                        
                        /* Convert inputs to TD format */
                        value = rfalConvTDFormat( reg );
 80057d2:	78fb      	ldrb	r3, [r7, #3]
 80057d4:	021b      	lsls	r3, r3, #8
 80057d6:	80fb      	strh	r3, [r7, #6]
                        delta = rfalConvTDFormat( gRFAL.wum.cfg.indPha.delta );
 80057d8:	4b33      	ldr	r3, [pc, #204]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80057da:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80057de:	021b      	lsls	r3, r3, #8
 80057e0:	80bb      	strh	r3, [r7, #4]
                        delta |= rfalAddFracTDFormat( gRFAL.wum.cfg.indPha.fracDelta );
 80057e2:	4b31      	ldr	r3, [pc, #196]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80057e4:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80057e8:	f003 0303 	and.w	r3, r3, #3
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	019b      	lsls	r3, r3, #6
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	88bb      	ldrh	r3, [r7, #4]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	80bb      	strh	r3, [r7, #4]
                        
                        /* Set first measurement as reference */
                        if( gRFAL.wum.cfg.indPha.reference == 0U )
 80057f8:	4b2b      	ldr	r3, [pc, #172]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 80057fa:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d103      	bne.n	800580a <rfalRunWakeUpModeWorker+0x1da>
                        {
                            gRFAL.wum.cfg.indPha.reference = value;
 8005802:	4a29      	ldr	r2, [pc, #164]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005804:	88fb      	ldrh	r3, [r7, #6]
 8005806:	f8a2 3094 	strh.w	r3, [r2, #148]	@ 0x94
                        }
                        
                        /* Check if device should be woken */
                        if( ( value >= (gRFAL.wum.cfg.indPha.reference + delta) ) || 
 800580a:	88fa      	ldrh	r2, [r7, #6]
 800580c:	4b26      	ldr	r3, [pc, #152]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800580e:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 8005812:	4619      	mov	r1, r3
 8005814:	88bb      	ldrh	r3, [r7, #4]
 8005816:	440b      	add	r3, r1
 8005818:	429a      	cmp	r2, r3
 800581a:	da08      	bge.n	800582e <rfalRunWakeUpModeWorker+0x1fe>
                            ( value <= (gRFAL.wum.cfg.indPha.reference - delta) )   )
 800581c:	88fa      	ldrh	r2, [r7, #6]
 800581e:	4b22      	ldr	r3, [pc, #136]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005820:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 8005824:	4619      	mov	r1, r3
 8005826:	88bb      	ldrh	r3, [r7, #4]
 8005828:	1acb      	subs	r3, r1, r3
                        if( ( value >= (gRFAL.wum.cfg.indPha.reference + delta) ) || 
 800582a:	429a      	cmp	r2, r3
 800582c:	dc09      	bgt.n	8005842 <rfalRunWakeUpModeWorker+0x212>
                        {
                            woke = true;
 800582e:	2301      	movs	r3, #1
 8005830:	73fb      	strb	r3, [r7, #15]
                            gRFAL.wum.info.indPha.irqWu = true;
 8005832:	4b1d      	ldr	r3, [pc, #116]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005834:	2201      	movs	r2, #1
 8005836:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
                            gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800583a:	4b1b      	ldr	r3, [pc, #108]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800583c:	2202      	movs	r2, #2
 800583e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                            /* continue wake-up as for HW */
                        }
                        
                        /* Update moving reference if enabled */
                        if( (gRFAL.wum.cfg.indPha.autoAvg) && ((gRFAL.wum.cfg.indPha.aaInclMeas) || (!woke)) )
 8005842:	4b19      	ldr	r3, [pc, #100]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005844:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
 8005848:	2b00      	cmp	r3, #0
 800584a:	d01d      	beq.n	8005888 <rfalRunWakeUpModeWorker+0x258>
 800584c:	4b16      	ldr	r3, [pc, #88]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800584e:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8005852:	2b00      	cmp	r3, #0
 8005854:	d105      	bne.n	8005862 <rfalRunWakeUpModeWorker+0x232>
 8005856:	7bfb      	ldrb	r3, [r7, #15]
 8005858:	f083 0301 	eor.w	r3, r3, #1
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d012      	beq.n	8005888 <rfalRunWakeUpModeWorker+0x258>
                        {
                            gRFAL.wum.cfg.indPha.reference = rfalWakeUpModeFilter( gRFAL.wum.cfg.indPha.reference, value, (RFAL_WU_MIN_WEIGHT_VAL<<(uint8_t)gRFAL.wum.cfg.indPha.aaWeight) );
 8005862:	4b11      	ldr	r3, [pc, #68]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005864:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 8005868:	4a0f      	ldr	r2, [pc, #60]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 800586a:	f892 2098 	ldrb.w	r2, [r2, #152]	@ 0x98
 800586e:	4611      	mov	r1, r2
 8005870:	2204      	movs	r2, #4
 8005872:	408a      	lsls	r2, r1
 8005874:	b2d2      	uxtb	r2, r2
 8005876:	88f9      	ldrh	r1, [r7, #6]
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff fe93 	bl	80055a4 <rfalWakeUpModeFilter>
 800587e:	4603      	mov	r3, r0
 8005880:	461a      	mov	r2, r3
 8005882:	4b09      	ldr	r3, [pc, #36]	@ (80058a8 <rfalRunWakeUpModeWorker+0x278>)
 8005884:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
                        }
                    }
                    
                    /* Re-Enable low power Wake-Up mode for wto to trigger another measurement(s) */
                    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_wu), (ST25R3916_REG_OP_CONTROL_wu) );
 8005888:	2204      	movs	r2, #4
 800588a:	2184      	movs	r1, #132	@ 0x84
 800588c:	2002      	movs	r0, #2
 800588e:	f000 fe87 	bl	80065a0 <st25r3916ChangeRegisterBits>
                }
            }
            break;
 8005892:	e005      	b.n	80058a0 <rfalRunWakeUpModeWorker+0x270>
        return;
 8005894:	bf00      	nop
 8005896:	e004      	b.n	80058a2 <rfalRunWakeUpModeWorker+0x272>
            
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8005898:	bf00      	nop
 800589a:	e002      	b.n	80058a2 <rfalRunWakeUpModeWorker+0x272>
               break;  /* No interrupt to process */
 800589c:	bf00      	nop
 800589e:	e000      	b.n	80058a2 <rfalRunWakeUpModeWorker+0x272>
            break;
 80058a0:	bf00      	nop
    }
}
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	20002a64 	.word	0x20002a64

080058ac <rfalWakeUpModeStop>:


/*******************************************************************************/
ReturnCode rfalWakeUpModeStop( void )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	af00      	add	r7, sp, #0
    /* Check if RFAL is in Wake-up mode */
    if( gRFAL.state != RFAL_STATE_WUM )
 80058b0:	4b10      	ldr	r3, [pc, #64]	@ (80058f4 <rfalWakeUpModeStop+0x48>)
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	2b05      	cmp	r3, #5
 80058b6:	d001      	beq.n	80058bc <rfalWakeUpModeStop+0x10>
    {
        return RFAL_ERR_WRONG_STATE;
 80058b8:	2321      	movs	r3, #33	@ 0x21
 80058ba:	e019      	b.n	80058f0 <rfalWakeUpModeStop+0x44>
    }
    
    gRFAL.wum.state = RFAL_WUM_STATE_NOT_INIT;
 80058bc:	4b0d      	ldr	r3, [pc, #52]	@ (80058f4 <rfalWakeUpModeStop+0x48>)
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    
    /* Disable Wake-Up Mode */
    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 80058c4:	2104      	movs	r1, #4
 80058c6:	2002      	movs	r0, #2
 80058c8:	f000 fe06 	bl	80064d8 <st25r3916ClrRegisterBits>
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_WT | ST25R3916_IRQ_MASK_WAM | ST25R3916_IRQ_MASK_WPH | ST25R3916_IRQ_MASK_WCAP) );
 80058cc:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 80058d0:	f001 f8d2 	bl	8006a78 <st25r3916DisableInterrupts>
    
    /* Stop any ongoing activity */
    st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 80058d4:	20c2      	movs	r0, #194	@ 0xc2
 80058d6:	f000 fd9e 	bl	8006416 <st25r3916ExecuteCommand>
    
    /* Re-Enable External Field Detector as: Automatics */
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 80058da:	2203      	movs	r2, #3
 80058dc:	2103      	movs	r1, #3
 80058de:	2002      	movs	r0, #2
 80058e0:	f000 fe5e 	bl	80065a0 <st25r3916ChangeRegisterBits>
    
    /* Re-Enable the Oscillator */
    st25r3916OscOn();
 80058e4:	f000 f8a2 	bl	8005a2c <st25r3916OscOn>
    
    /* Set Analog configurations for Wake-up Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_WAKEUP_OFF) );
 80058e8:	2005      	movs	r0, #5
 80058ea:	f00b f8ef 	bl	8010acc <rfalSetAnalogConfig>
      
    return RFAL_ERR_NONE;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	20002a64 	.word	0x20002a64

080058f8 <rfalChipChangeRegBits>:
}


/*******************************************************************************/
ReturnCode rfalChipChangeRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	4603      	mov	r3, r0
 8005900:	80fb      	strh	r3, [r7, #6]
 8005902:	460b      	mov	r3, r1
 8005904:	717b      	strb	r3, [r7, #5]
 8005906:	4613      	mov	r3, r2
 8005908:	713b      	strb	r3, [r7, #4]
    if( !st25r3916IsRegValid( (uint8_t)reg) )
 800590a:	88fb      	ldrh	r3, [r7, #6]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	4618      	mov	r0, r3
 8005910:	f000 feea 	bl	80066e8 <st25r3916IsRegValid>
 8005914:	4603      	mov	r3, r0
 8005916:	f083 0301 	eor.w	r3, r3, #1
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	d001      	beq.n	8005924 <rfalChipChangeRegBits+0x2c>
    {
        return RFAL_ERR_PARAM;
 8005920:	2307      	movs	r3, #7
 8005922:	e007      	b.n	8005934 <rfalChipChangeRegBits+0x3c>
    }
    
    return st25r3916ChangeRegisterBits( (uint8_t)reg, valueMask, value );
 8005924:	88fb      	ldrh	r3, [r7, #6]
 8005926:	b2db      	uxtb	r3, r3
 8005928:	793a      	ldrb	r2, [r7, #4]
 800592a:	7979      	ldrb	r1, [r7, #5]
 800592c:	4618      	mov	r0, r3
 800592e:	f000 fe37 	bl	80065a0 <st25r3916ChangeRegisterBits>
 8005932:	4603      	mov	r3, r0
}
 8005934:	4618      	mov	r0, r3
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <rfalChipChangeTestRegBits>:


/*******************************************************************************/
ReturnCode rfalChipChangeTestRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	4603      	mov	r3, r0
 8005944:	80fb      	strh	r3, [r7, #6]
 8005946:	460b      	mov	r3, r1
 8005948:	717b      	strb	r3, [r7, #5]
 800594a:	4613      	mov	r3, r2
 800594c:	713b      	strb	r3, [r7, #4]
    st25r3916ChangeTestRegisterBits( (uint8_t)reg, valueMask, value );
 800594e:	88fb      	ldrh	r3, [r7, #6]
 8005950:	b2db      	uxtb	r3, r3
 8005952:	793a      	ldrb	r2, [r7, #4]
 8005954:	7979      	ldrb	r1, [r7, #5]
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fe6e 	bl	8006638 <st25r3916ChangeTestRegisterBits>
    return RFAL_ERR_NONE;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
	...

08005968 <st25r3916Initialize>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

ReturnCode st25r3916Initialize( void )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
    uint16_t vdd_mV;
    ReturnCode ret;
    
#ifndef RFAL_USE_I2C
    /* Ensure a defined chip select state */
    platformSpiDeselect();
 800596e:	2201      	movs	r2, #1
 8005970:	2140      	movs	r1, #64	@ 0x40
 8005972:	482b      	ldr	r0, [pc, #172]	@ (8005a20 <st25r3916Initialize+0xb8>)
 8005974:	f001 fdcc 	bl	8007510 <HAL_GPIO_WritePin>
#endif /* RFAL_USE_I2C */

    /* Set default state on the ST25R3916 */
    st25r3916ExecuteCommand( ST25R3916_CMD_SET_DEFAULT );
 8005978:	20c1      	movs	r0, #193	@ 0xc1
 800597a:	f000 fd4c 	bl	8006416 <st25r3916ExecuteCommand>

#ifndef RFAL_USE_I2C
    /* Increase MISO driving level as SPI can go up to 10MHz */
    st25r3916WriteRegister(ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_io_drv_lvl);
 800597e:	2104      	movs	r1, #4
 8005980:	2001      	movs	r0, #1
 8005982:	f000 fc59 	bl	8006238 <st25r3916WriteRegister>
#endif /* RFAL_USE_I2C */

    if( !st25r3916CheckChipID( NULL ) )
 8005986:	2000      	movs	r0, #0
 8005988:	f000 faba 	bl	8005f00 <st25r3916CheckChipID>
 800598c:	4603      	mov	r3, r0
 800598e:	f083 0301 	eor.w	r3, r3, #1
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <st25r3916Initialize+0x3c>
    {
        platformErrorHandle();
 8005998:	2177      	movs	r1, #119	@ 0x77
 800599a:	4822      	ldr	r0, [pc, #136]	@ (8005a24 <st25r3916Initialize+0xbc>)
 800599c:	f7fb fd8c 	bl	80014b8 <_Error_Handler>
        return RFAL_ERR_HW_MISMATCH;
 80059a0:	2324      	movs	r3, #36	@ 0x24
 80059a2:	e039      	b.n	8005a18 <st25r3916Initialize+0xb0>
    }

    st25r3916InitInterrupts();
 80059a4:	f000 fef4 	bl	8006790 <st25r3916InitInterrupts>
    st25r3916ledInit();
 80059a8:	f001 f8a6 	bl	8006af8 <st25r3916ledInit>
    

    gST25R3916NRT_64fcs = 0;
 80059ac:	4b1e      	ldr	r3, [pc, #120]	@ (8005a28 <st25r3916Initialize+0xc0>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	601a      	str	r2, [r3, #0]

#ifndef RFAL_USE_I2C
    /* Enable pull downs on MISO line */
    st25r3916SetRegisterBits(ST25R3916_REG_IO_CONF2, ( ST25R3916_REG_IO_CONF2_miso_pd1 | ST25R3916_REG_IO_CONF2_miso_pd2 ) );
 80059b2:	2118      	movs	r1, #24
 80059b4:	2001      	movs	r0, #1
 80059b6:	f000 fdc6 	bl	8006546 <st25r3916SetRegisterBits>
    st25r3916WriteRegister( ST25R3916_REG_WUP_TIMER_CONTROL, 0U );
    /*******************************************************************************/
#endif /* ST25R_SELFTEST */

    /* Enable Oscillator and wait until it gets stable */
    ret = st25r3916OscOn();
 80059ba:	f000 f837 	bl	8005a2c <st25r3916OscOn>
 80059be:	4603      	mov	r3, r0
 80059c0:	80fb      	strh	r3, [r7, #6]
    if( ret != RFAL_ERR_NONE )
 80059c2:	88fb      	ldrh	r3, [r7, #6]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d005      	beq.n	80059d4 <st25r3916Initialize+0x6c>
    {
        platformErrorHandle();
 80059c8:	21b3      	movs	r1, #179	@ 0xb3
 80059ca:	4816      	ldr	r0, [pc, #88]	@ (8005a24 <st25r3916Initialize+0xbc>)
 80059cc:	f7fb fd74 	bl	80014b8 <_Error_Handler>
        return ret;
 80059d0:	88fb      	ldrh	r3, [r7, #6]
 80059d2:	e021      	b.n	8005a18 <st25r3916Initialize+0xb0>
    }


#ifdef ST25R3916B
    /* Trigger RC calibration */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_RC_CAL,  ST25R3916_REG_AWS_RC_CAL, ST25R3916_TOUT_CALIBRATE_AWS_RC, NULL );
 80059d4:	2300      	movs	r3, #0
 80059d6:	220a      	movs	r2, #10
 80059d8:	2179      	movs	r1, #121	@ 0x79
 80059da:	20ea      	movs	r0, #234	@ 0xea
 80059dc:	f000 f854 	bl	8005a88 <st25r3916ExecuteCommandAndGetResult>
#endif /* ST25R3916B */


    /* Measure VDD and set sup3V bit according to Power supplied  */
    vdd_mV = st25r3916MeasureVoltage( ST25R3916_REG_REGULATOR_CONTROL_mpsv_vdd );
 80059e0:	2000      	movs	r0, #0
 80059e2:	f000 f897 	bl	8005b14 <st25r3916MeasureVoltage>
 80059e6:	4603      	mov	r3, r0
 80059e8:	80bb      	strh	r3, [r7, #4]
    st25r3916ChangeRegisterBits( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_sup3V, ((vdd_mV < ST25R3916_SUPPLY_THRESHOLD) ? ST25R3916_REG_IO_CONF2_sup3V_3V : ST25R3916_REG_IO_CONF2_sup3V_5V) );
 80059ea:	88bb      	ldrh	r3, [r7, #4]
 80059ec:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80059f0:	d201      	bcs.n	80059f6 <st25r3916Initialize+0x8e>
 80059f2:	2380      	movs	r3, #128	@ 0x80
 80059f4:	e000      	b.n	80059f8 <st25r3916Initialize+0x90>
 80059f6:	2300      	movs	r3, #0
 80059f8:	461a      	mov	r2, r3
 80059fa:	2180      	movs	r1, #128	@ 0x80
 80059fc:	2001      	movs	r0, #1
 80059fe:	f000 fdcf 	bl	80065a0 <st25r3916ChangeRegisterBits>

    /* Make sure Transmitter and Receiver are disabled */
    st25r3916TxRxOff();
 8005a02:	2148      	movs	r1, #72	@ 0x48
 8005a04:	2002      	movs	r0, #2
 8005a06:	f000 fd67 	bl	80064d8 <st25r3916ClrRegisterBits>
    /*******************************************************************************/
#endif /* ST25R_SELFTEST_TIMER */

    
    /* After reset all interrupts are enabled, so disable them at first */
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 8005a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a0e:	f001 f833 	bl	8006a78 <st25r3916DisableInterrupts>

    /* And clear them, just to be sure */
    st25r3916ClearInterrupts();
 8005a12:	f001 f83d 	bl	8006a90 <st25r3916ClearInterrupts>

    return RFAL_ERR_NONE;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3708      	adds	r7, #8
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	48000400 	.word	0x48000400
 8005a24:	0801e10c 	.word	0x0801e10c
 8005a28:	20002ea8 	.word	0x20002ea8

08005a2c <st25r3916OscOn>:
}


/*******************************************************************************/
ReturnCode st25r3916OscOn( void )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	af00      	add	r7, sp, #0
    /* Check if oscillator is already turned on and stable                                                */
    /* Use ST25R3916_REG_OP_CONTROL_en instead of ST25R3916_REG_AUX_DISPLAY_osc_ok to be on the safe side */
    if( !st25r3916CheckReg( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en, ST25R3916_REG_OP_CONTROL_en ) )
 8005a30:	2280      	movs	r2, #128	@ 0x80
 8005a32:	2180      	movs	r1, #128	@ 0x80
 8005a34:	2002      	movs	r0, #2
 8005a36:	f000 fe37 	bl	80066a8 <st25r3916CheckReg>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	f083 0301 	eor.w	r3, r3, #1
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d010      	beq.n	8005a68 <st25r3916OscOn+0x3c>
    {
        /* Clear any eventual previous oscillator frequency stable IRQ and enable it */
        st25r3916ClearAndEnableInterrupts( ST25R3916_IRQ_MASK_OSC );
 8005a46:	2080      	movs	r0, #128	@ 0x80
 8005a48:	f000 fffc 	bl	8006a44 <st25r3916ClearAndEnableInterrupts>
        
        /* Clear any oscillator IRQ that was potentially pending on ST25R */
        st25r3916GetInterrupt( ST25R3916_IRQ_MASK_OSC );
 8005a4c:	2080      	movs	r0, #128	@ 0x80
 8005a4e:	f000 ffbd 	bl	80069cc <st25r3916GetInterrupt>

        /* Enable oscillator and regulator output */
        st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en );
 8005a52:	2180      	movs	r1, #128	@ 0x80
 8005a54:	2002      	movs	r0, #2
 8005a56:	f000 fd76 	bl	8006546 <st25r3916SetRegisterBits>

        /* Wait for the oscillator interrupt */
        st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_OSC, ST25R3916_TOUT_OSC_STABLE );
 8005a5a:	210a      	movs	r1, #10
 8005a5c:	2080      	movs	r0, #128	@ 0x80
 8005a5e:	f000 ff61 	bl	8006924 <st25r3916WaitForInterruptsTimed>
        st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_OSC );
 8005a62:	2080      	movs	r0, #128	@ 0x80
 8005a64:	f001 f808 	bl	8006a78 <st25r3916DisableInterrupts>
    }
    
    if( !st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_osc_ok, ST25R3916_REG_AUX_DISPLAY_osc_ok ) )
 8005a68:	2210      	movs	r2, #16
 8005a6a:	2110      	movs	r1, #16
 8005a6c:	2031      	movs	r0, #49	@ 0x31
 8005a6e:	f000 fe1b 	bl	80066a8 <st25r3916CheckReg>
 8005a72:	4603      	mov	r3, r0
 8005a74:	f083 0301 	eor.w	r3, r3, #1
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <st25r3916OscOn+0x56>
    {
        return RFAL_ERR_SYSTEM;
 8005a7e:	2308      	movs	r3, #8
 8005a80:	e000      	b.n	8005a84 <st25r3916OscOn+0x58>
    }
    
    return RFAL_ERR_NONE;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <st25r3916ExecuteCommandAndGetResult>:

/*******************************************************************************/
ReturnCode st25r3916ExecuteCommandAndGetResult( uint8_t cmd, uint8_t resReg, uint8_t tOut, uint8_t* result )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	603b      	str	r3, [r7, #0]
 8005a90:	4603      	mov	r3, r0
 8005a92:	71fb      	strb	r3, [r7, #7]
 8005a94:	460b      	mov	r3, r1
 8005a96:	71bb      	strb	r3, [r7, #6]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	717b      	strb	r3, [r7, #5]
    /* Clear and enable Direct Command interrupt */
    st25r3916GetInterrupt( ST25R3916_IRQ_MASK_DCT );
 8005a9c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005aa0:	f000 ff94 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_DCT );
 8005aa4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005aa8:	f000 ffda 	bl	8006a60 <st25r3916EnableInterrupts>

    st25r3916ExecuteCommand( cmd );
 8005aac:	79fb      	ldrb	r3, [r7, #7]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f000 fcb1 	bl	8006416 <st25r3916ExecuteCommand>

    st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_DCT, tOut );
 8005ab4:	797b      	ldrb	r3, [r7, #5]
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	4619      	mov	r1, r3
 8005aba:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005abe:	f000 ff31 	bl	8006924 <st25r3916WaitForInterruptsTimed>
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_DCT );
 8005ac2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005ac6:	f000 ffd7 	bl	8006a78 <st25r3916DisableInterrupts>

    /* After execution read out the result if the pointer is not NULL */
    if( result != NULL )
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d004      	beq.n	8005ada <st25r3916ExecuteCommandAndGetResult+0x52>
    {
        st25r3916ReadRegister( resReg, result);
 8005ad0:	79bb      	ldrb	r3, [r7, #6]
 8005ad2:	6839      	ldr	r1, [r7, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 fb71 	bl	80061bc <st25r3916ReadRegister>
    }

    return RFAL_ERR_NONE;
 8005ada:	2300      	movs	r3, #0

}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3708      	adds	r7, #8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <st25r3916MeasurePowerSupply>:


/*******************************************************************************/
uint8_t st25r3916MeasurePowerSupply( uint8_t mpsv )
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	4603      	mov	r3, r0
 8005aec:	71fb      	strb	r3, [r7, #7]
    uint8_t result; 
   
    /* Set the source of direct command: Measure Power Supply Voltage */
    st25r3916ChangeRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_mpsv_mask, mpsv );
 8005aee:	79fb      	ldrb	r3, [r7, #7]
 8005af0:	461a      	mov	r2, r3
 8005af2:	2107      	movs	r1, #7
 8005af4:	202c      	movs	r0, #44	@ 0x2c
 8005af6:	f000 fd53 	bl	80065a0 <st25r3916ChangeRegisterBits>

    /* Execute command: Measure Power Supply Voltage */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_VDD, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_VDD, &result);
 8005afa:	f107 030f 	add.w	r3, r7, #15
 8005afe:	2264      	movs	r2, #100	@ 0x64
 8005b00:	2125      	movs	r1, #37	@ 0x25
 8005b02:	20df      	movs	r0, #223	@ 0xdf
 8005b04:	f7ff ffc0 	bl	8005a88 <st25r3916ExecuteCommandAndGetResult>

    return result;
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
	...

08005b14 <st25r3916MeasureVoltage>:


/*******************************************************************************/
uint16_t st25r3916MeasureVoltage( uint8_t mpsv )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	71fb      	strb	r3, [r7, #7]
    uint8_t result; 
    uint16_t mV;

    result = st25r3916MeasurePowerSupply(mpsv);
 8005b1e:	79fb      	ldrb	r3, [r7, #7]
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7ff ffdf 	bl	8005ae4 <st25r3916MeasurePowerSupply>
 8005b26:	4603      	mov	r3, r0
 8005b28:	73fb      	strb	r3, [r7, #15]
   
    /* Convert cmd output into mV (each step represents 23.4 mV )*/
    mV  = ((uint16_t)result) * 23U;
 8005b2a:	7bfb      	ldrb	r3, [r7, #15]
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	461a      	mov	r2, r3
 8005b30:	0052      	lsls	r2, r2, #1
 8005b32:	441a      	add	r2, r3
 8005b34:	00d2      	lsls	r2, r2, #3
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	81bb      	strh	r3, [r7, #12]
    mV += (((((uint16_t)result) * 4U) + 5U) / 10U);
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	3305      	adds	r3, #5
 8005b40:	4a06      	ldr	r2, [pc, #24]	@ (8005b5c <st25r3916MeasureVoltage+0x48>)
 8005b42:	fba2 2303 	umull	r2, r3, r2, r3
 8005b46:	08db      	lsrs	r3, r3, #3
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	89bb      	ldrh	r3, [r7, #12]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	81bb      	strh	r3, [r7, #12]

    return mV;
 8005b50:	89bb      	ldrh	r3, [r7, #12]
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	cccccccd 	.word	0xcccccccd

08005b60 <st25r3916AdjustRegulators>:


/*******************************************************************************/
ReturnCode st25r3916AdjustRegulators( uint16_t* result_mV )
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
    uint8_t result;

    /* Reset logic and set regulated voltages to be defined by result of Adjust Regulators command */
    st25r3916SetRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s );
 8005b68:	2180      	movs	r1, #128	@ 0x80
 8005b6a:	202c      	movs	r0, #44	@ 0x2c
 8005b6c:	f000 fceb 	bl	8006546 <st25r3916SetRegisterBits>
    st25r3916ClrRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s );
 8005b70:	2180      	movs	r1, #128	@ 0x80
 8005b72:	202c      	movs	r0, #44	@ 0x2c
 8005b74:	f000 fcb0 	bl	80064d8 <st25r3916ClrRegisterBits>

    /* Execute Adjust regulators cmd and retrieve result */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_ADJUST_REGULATORS, ST25R3916_REG_REGULATOR_RESULT, ST25R3916_TOUT_ADJUST_REGULATORS, &result );
 8005b78:	f107 030f 	add.w	r3, r7, #15
 8005b7c:	2206      	movs	r2, #6
 8005b7e:	216c      	movs	r1, #108	@ 0x6c
 8005b80:	20d6      	movs	r0, #214	@ 0xd6
 8005b82:	f7ff ff81 	bl	8005a88 <st25r3916ExecuteCommandAndGetResult>

    /* Calculate result in mV */
    result >>= ST25R3916_REG_REGULATOR_RESULT_reg_shift;
 8005b86:	7bfb      	ldrb	r3, [r7, #15]
 8005b88:	091b      	lsrs	r3, r3, #4
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	73fb      	strb	r3, [r7, #15]
    
    if( result_mV != NULL )
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d02b      	beq.n	8005bec <st25r3916AdjustRegulators+0x8c>
    {
        if( st25r3916CheckReg( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_sup3V, ST25R3916_REG_IO_CONF2_sup3V )  )
 8005b94:	2280      	movs	r2, #128	@ 0x80
 8005b96:	2180      	movs	r1, #128	@ 0x80
 8005b98:	2001      	movs	r0, #1
 8005b9a:	f000 fd85 	bl	80066a8 <st25r3916CheckReg>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00e      	beq.n	8005bc2 <st25r3916AdjustRegulators+0x62>
        {
            result -= ((result>4U) ? (5U) : 0U);          /* In 3.3V mode [0,4] are not used                       */
 8005ba4:	7bfa      	ldrb	r2, [r7, #15]
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b04      	cmp	r3, #4
 8005baa:	d901      	bls.n	8005bb0 <st25r3916AdjustRegulators+0x50>
 8005bac:	2305      	movs	r3, #5
 8005bae:	e000      	b.n	8005bb2 <st25r3916AdjustRegulators+0x52>
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	73fb      	strb	r3, [r7, #15]
            *result_mV = 2400U;                          /* Minimum regulated voltage 2.4V in case of 3.3V supply */
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8005bbe:	801a      	strh	r2, [r3, #0]
 8005bc0:	e003      	b.n	8005bca <st25r3916AdjustRegulators+0x6a>
        }
        else
        {
            *result_mV = 3600U;                          /* Minimum regulated voltage 3.6V in case of 5V supply   */
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8005bc8:	801a      	strh	r2, [r3, #0]
        }
        
        *result_mV += (uint16_t)result * 100U;           /* 100mV steps in both 3.3V and 5V supply                */
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	881a      	ldrh	r2, [r3, #0]
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	0089      	lsls	r1, r1, #2
 8005bd4:	440b      	add	r3, r1
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	0088      	lsls	r0, r1, #2
 8005bda:	4619      	mov	r1, r3
 8005bdc:	4603      	mov	r3, r0
 8005bde:	440b      	add	r3, r1
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	4413      	add	r3, r2
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	801a      	strh	r2, [r3, #0]
    }
    return RFAL_ERR_NONE;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <st25r3916MeasureAmplitude>:


/*******************************************************************************/
ReturnCode st25r3916MeasureAmplitude( uint8_t* result )
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b082      	sub	sp, #8
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
    return st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_AMPLITUDE, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_AMPLITUDE, result );
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	220a      	movs	r2, #10
 8005c02:	2125      	movs	r1, #37	@ 0x25
 8005c04:	20d3      	movs	r0, #211	@ 0xd3
 8005c06:	f7ff ff3f 	bl	8005a88 <st25r3916ExecuteCommandAndGetResult>
 8005c0a:	4603      	mov	r3, r0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <st25r3916MeasurePhase>:


/*******************************************************************************/
ReturnCode st25r3916MeasurePhase( uint8_t* result )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
    return st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_PHASE, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_PHASE, result );
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	220a      	movs	r2, #10
 8005c20:	2125      	movs	r1, #37	@ 0x25
 8005c22:	20d9      	movs	r0, #217	@ 0xd9
 8005c24:	f7ff ff30 	bl	8005a88 <st25r3916ExecuteCommandAndGetResult>
 8005c28:	4603      	mov	r3, r0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <st25r3916SetBitrate>:
}


/*******************************************************************************/
ReturnCode st25r3916SetBitrate(uint8_t txrate, uint8_t rxrate)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b084      	sub	sp, #16
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	4603      	mov	r3, r0
 8005c3a:	460a      	mov	r2, r1
 8005c3c:	71fb      	strb	r3, [r7, #7]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	71bb      	strb	r3, [r7, #6]
    uint8_t reg;

    st25r3916ReadRegister( ST25R3916_REG_BIT_RATE, &reg );
 8005c42:	f107 030f 	add.w	r3, r7, #15
 8005c46:	4619      	mov	r1, r3
 8005c48:	2004      	movs	r0, #4
 8005c4a:	f000 fab7 	bl	80061bc <st25r3916ReadRegister>
    if( rxrate != ST25R3916_BR_DO_NOT_SET )
 8005c4e:	79bb      	ldrb	r3, [r7, #6]
 8005c50:	2bff      	cmp	r3, #255	@ 0xff
 8005c52:	d00e      	beq.n	8005c72 <st25r3916SetBitrate+0x40>
    {
        if(rxrate > ST25R3916_BR_848)
 8005c54:	79bb      	ldrb	r3, [r7, #6]
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d901      	bls.n	8005c5e <st25r3916SetBitrate+0x2c>
        {
            return RFAL_ERR_PARAM;
 8005c5a:	2307      	movs	r3, #7
 8005c5c:	e026      	b.n	8005cac <st25r3916SetBitrate+0x7a>
        }

        reg = (uint8_t)(reg & ~ST25R3916_REG_BIT_RATE_rxrate_mask);     /* MISRA 10.3 */
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
 8005c60:	f023 0303 	bic.w	r3, r3, #3
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	73fb      	strb	r3, [r7, #15]
        reg |= rxrate << ST25R3916_REG_BIT_RATE_rxrate_shift;
 8005c68:	7bfa      	ldrb	r2, [r7, #15]
 8005c6a:	79bb      	ldrb	r3, [r7, #6]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	73fb      	strb	r3, [r7, #15]
    }
    if( txrate != ST25R3916_BR_DO_NOT_SET )
 8005c72:	79fb      	ldrb	r3, [r7, #7]
 8005c74:	2bff      	cmp	r3, #255	@ 0xff
 8005c76:	d013      	beq.n	8005ca0 <st25r3916SetBitrate+0x6e>
    {
        if(txrate > ST25R3916_BR_6780)
 8005c78:	79fb      	ldrb	r3, [r7, #7]
 8005c7a:	2b07      	cmp	r3, #7
 8005c7c:	d901      	bls.n	8005c82 <st25r3916SetBitrate+0x50>
        {
            return RFAL_ERR_PARAM;
 8005c7e:	2307      	movs	r3, #7
 8005c80:	e014      	b.n	8005cac <st25r3916SetBitrate+0x7a>
        }
        
        reg = (uint8_t)(reg & ~ST25R3916_REG_BIT_RATE_txrate_mask);     /* MISRA 10.3 */
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
 8005c84:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	73fb      	strb	r3, [r7, #15]
        reg |= txrate<<ST25R3916_REG_BIT_RATE_txrate_shift;
 8005c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c90:	011b      	lsls	r3, r3, #4
 8005c92:	b25a      	sxtb	r2, r3
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
 8005c96:	b25b      	sxtb	r3, r3
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	b25b      	sxtb	r3, r3
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	73fb      	strb	r3, [r7, #15]

    }
    return st25r3916WriteRegister( ST25R3916_REG_BIT_RATE, reg );    
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	2004      	movs	r0, #4
 8005ca6:	f000 fac7 	bl	8006238 <st25r3916WriteRegister>
 8005caa:	4603      	mov	r3, r0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <st25r3916PerformCollisionAvoidance>:


/*******************************************************************************/
ReturnCode st25r3916PerformCollisionAvoidance( uint8_t FieldONCmd, uint8_t pdThreshold, uint8_t caThreshold, uint8_t nTRFW )
{
 8005cb4:	b590      	push	{r4, r7, lr}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	4611      	mov	r1, r2
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	4623      	mov	r3, r4
 8005cc4:	71fb      	strb	r3, [r7, #7]
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	71bb      	strb	r3, [r7, #6]
 8005cca:	460b      	mov	r3, r1
 8005ccc:	717b      	strb	r3, [r7, #5]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	713b      	strb	r3, [r7, #4]
    uint8_t    treMask;
    uint32_t   irqs;
    ReturnCode err;
    
    if( (FieldONCmd != ST25R3916_CMD_INITIAL_RF_COLLISION) && (FieldONCmd != ST25R3916_CMD_RESPONSE_RF_COLLISION_N) )
 8005cd2:	79fb      	ldrb	r3, [r7, #7]
 8005cd4:	2bc8      	cmp	r3, #200	@ 0xc8
 8005cd6:	d004      	beq.n	8005ce2 <st25r3916PerformCollisionAvoidance+0x2e>
 8005cd8:	79fb      	ldrb	r3, [r7, #7]
 8005cda:	2bc9      	cmp	r3, #201	@ 0xc9
 8005cdc:	d001      	beq.n	8005ce2 <st25r3916PerformCollisionAvoidance+0x2e>
    {
        return RFAL_ERR_PARAM;
 8005cde:	2307      	movs	r3, #7
 8005ce0:	e05d      	b.n	8005d9e <st25r3916PerformCollisionAvoidance+0xea>
    }
    
    err = RFAL_ERR_INTERNAL;
 8005ce2:	230c      	movs	r3, #12
 8005ce4:	81bb      	strh	r3, [r7, #12]
    
    
    /* Check if new thresholds are to be applied */
    if( (pdThreshold != ST25R3916_THRESHOLD_DO_NOT_SET) || (caThreshold != ST25R3916_THRESHOLD_DO_NOT_SET) )
 8005ce6:	79bb      	ldrb	r3, [r7, #6]
 8005ce8:	2bff      	cmp	r3, #255	@ 0xff
 8005cea:	d102      	bne.n	8005cf2 <st25r3916PerformCollisionAvoidance+0x3e>
 8005cec:	797b      	ldrb	r3, [r7, #5]
 8005cee:	2bff      	cmp	r3, #255	@ 0xff
 8005cf0:	d01e      	beq.n	8005d30 <st25r3916PerformCollisionAvoidance+0x7c>
    {
        treMask = 0;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	73fb      	strb	r3, [r7, #15]
        
        if(pdThreshold != ST25R3916_THRESHOLD_DO_NOT_SET)
 8005cf6:	79bb      	ldrb	r3, [r7, #6]
 8005cf8:	2bff      	cmp	r3, #255	@ 0xff
 8005cfa:	d003      	beq.n	8005d04 <st25r3916PerformCollisionAvoidance+0x50>
        {
            treMask |= ST25R3916_REG_FIELD_THRESHOLD_ACTV_trg_mask;
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
 8005cfe:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8005d02:	73fb      	strb	r3, [r7, #15]
        }
        
        if(caThreshold != ST25R3916_THRESHOLD_DO_NOT_SET)
 8005d04:	797b      	ldrb	r3, [r7, #5]
 8005d06:	2bff      	cmp	r3, #255	@ 0xff
 8005d08:	d003      	beq.n	8005d12 <st25r3916PerformCollisionAvoidance+0x5e>
        {
            treMask |= ST25R3916_REG_FIELD_THRESHOLD_ACTV_rfe_mask;
 8005d0a:	7bfb      	ldrb	r3, [r7, #15]
 8005d0c:	f043 030f 	orr.w	r3, r3, #15
 8005d10:	73fb      	strb	r3, [r7, #15]
        }
            
        /* Set Detection Threshold and|or Collision Avoidance Threshold */
        st25r3916ChangeRegisterBits( ST25R3916_REG_FIELD_THRESHOLD_ACTV, treMask, (pdThreshold & ST25R3916_REG_FIELD_THRESHOLD_ACTV_trg_mask) | (caThreshold & ST25R3916_REG_FIELD_THRESHOLD_ACTV_rfe_mask ) );
 8005d12:	79bb      	ldrb	r3, [r7, #6]
 8005d14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	797b      	ldrb	r3, [r7, #5]
 8005d1c:	f003 030f 	and.w	r3, r3, #15
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	4313      	orrs	r3, r2
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	7bfb      	ldrb	r3, [r7, #15]
 8005d28:	4619      	mov	r1, r3
 8005d2a:	202a      	movs	r0, #42	@ 0x2a
 8005d2c:	f000 fc38 	bl	80065a0 <st25r3916ChangeRegisterBits>
    }
    
    /* Set n x TRFW */
    st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, nTRFW );
 8005d30:	793b      	ldrb	r3, [r7, #4]
 8005d32:	461a      	mov	r2, r3
 8005d34:	2103      	movs	r1, #3
 8005d36:	200a      	movs	r0, #10
 8005d38:	f000 fc32 	bl	80065a0 <st25r3916ChangeRegisterBits>
        
    /*******************************************************************************/
    /* Enable and clear CA specific interrupts and execute command */
    st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 8005d3c:	481a      	ldr	r0, [pc, #104]	@ (8005da8 <st25r3916PerformCollisionAvoidance+0xf4>)
 8005d3e:	f000 fe45 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 8005d42:	4819      	ldr	r0, [pc, #100]	@ (8005da8 <st25r3916PerformCollisionAvoidance+0xf4>)
 8005d44:	f000 fe8c 	bl	8006a60 <st25r3916EnableInterrupts>
    
    st25r3916ExecuteCommand( FieldONCmd );
 8005d48:	79fb      	ldrb	r3, [r7, #7]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 fb63 	bl	8006416 <st25r3916ExecuteCommand>
    
    /*******************************************************************************/
    /* Wait for initial APON interrupt, indicating anticollision avoidance done and ST25R3916's 
     * field is now on, or a CAC indicating a collision */   
    irqs = st25r3916WaitForInterruptsTimed( ( ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_APON ), ST25R3916_TOUT_CA );    
 8005d50:	210a      	movs	r1, #10
 8005d52:	4816      	ldr	r0, [pc, #88]	@ (8005dac <st25r3916PerformCollisionAvoidance+0xf8>)
 8005d54:	f000 fde6 	bl	8006924 <st25r3916WaitForInterruptsTimed>
 8005d58:	60b8      	str	r0, [r7, #8]
   
    if( (ST25R3916_IRQ_MASK_CAC & irqs) != 0U )        /* Collision occurred */
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d002      	beq.n	8005d6a <st25r3916PerformCollisionAvoidance+0xb6>
    {        
        err = RFAL_ERR_RF_COLLISION;
 8005d64:	231d      	movs	r3, #29
 8005d66:	81bb      	strh	r3, [r7, #12]
 8005d68:	e011      	b.n	8005d8e <st25r3916PerformCollisionAvoidance+0xda>
    }
    else if( (ST25R3916_IRQ_MASK_APON & irqs) != 0U )
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00c      	beq.n	8005d8e <st25r3916PerformCollisionAvoidance+0xda>
    {
        /* After APON wait for CAT interrupt, indication field was switched on minimum guard time has been fulfilled */            
        irqs = st25r3916WaitForInterruptsTimed( ( ST25R3916_IRQ_MASK_CAT ), ST25R3916_TOUT_CA );        
 8005d74:	210a      	movs	r1, #10
 8005d76:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005d7a:	f000 fdd3 	bl	8006924 <st25r3916WaitForInterruptsTimed>
 8005d7e:	60b8      	str	r0, [r7, #8]
                
        if( (ST25R3916_IRQ_MASK_CAT & irqs) != 0U )                             /* No Collision detected, Field On */
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d001      	beq.n	8005d8e <st25r3916PerformCollisionAvoidance+0xda>
        {
            err = RFAL_ERR_NONE;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	81bb      	strh	r3, [r7, #12]
    {
        /* MISRA 15.7 - Empty else */
    }

    /* Clear any previous External Field events and disable CA specific interrupts */
    st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_EON) );
 8005d8e:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8005d92:	f000 fe1b 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 8005d96:	4804      	ldr	r0, [pc, #16]	@ (8005da8 <st25r3916PerformCollisionAvoidance+0xf4>)
 8005d98:	f000 fe6e 	bl	8006a78 <st25r3916DisableInterrupts>
    
    return err;
 8005d9c:	89bb      	ldrh	r3, [r7, #12]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd90      	pop	{r4, r7, pc}
 8005da6:	bf00      	nop
 8005da8:	20000600 	.word	0x20000600
 8005dac:	20000400 	.word	0x20000400

08005db0 <st25r3916SetNumTxBits>:


/*******************************************************************************/
void st25r3916SetNumTxBits( uint16_t nBits )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	4603      	mov	r3, r0
 8005db8:	80fb      	strh	r3, [r7, #6]
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES2, (uint8_t)((nBits >> 0) & 0xFFU) );
 8005dba:	88fb      	ldrh	r3, [r7, #6]
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	2023      	movs	r0, #35	@ 0x23
 8005dc2:	f000 fa39 	bl	8006238 <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES1, (uint8_t)((nBits >> 8) & 0xFFU) );
 8005dc6:	88fb      	ldrh	r3, [r7, #6]
 8005dc8:	0a1b      	lsrs	r3, r3, #8
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	4619      	mov	r1, r3
 8005dd0:	2022      	movs	r0, #34	@ 0x22
 8005dd2:	f000 fa31 	bl	8006238 <st25r3916WriteRegister>
}
 8005dd6:	bf00      	nop
 8005dd8:	3708      	adds	r7, #8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <st25r3916GetNumFIFOBytes>:


/*******************************************************************************/
uint16_t st25r3916GetNumFIFOBytes( void )
{
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b082      	sub	sp, #8
 8005de2:	af00      	add	r7, sp, #0
    uint8_t  reg;
    uint16_t result;
    
    
    st25r3916ReadRegister( ST25R3916_REG_FIFO_STATUS2, &reg );
 8005de4:	1d7b      	adds	r3, r7, #5
 8005de6:	4619      	mov	r1, r3
 8005de8:	201f      	movs	r0, #31
 8005dea:	f000 f9e7 	bl	80061bc <st25r3916ReadRegister>
    reg    = ((reg & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_b_shift);
 8005dee:	797b      	ldrb	r3, [r7, #5]
 8005df0:	099b      	lsrs	r3, r3, #6
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	717b      	strb	r3, [r7, #5]
    result = ((uint16_t)reg << 8);
 8005df6:	797b      	ldrb	r3, [r7, #5]
 8005df8:	021b      	lsls	r3, r3, #8
 8005dfa:	80fb      	strh	r3, [r7, #6]
    
    st25r3916ReadRegister( ST25R3916_REG_FIFO_STATUS1, &reg );
 8005dfc:	1d7b      	adds	r3, r7, #5
 8005dfe:	4619      	mov	r1, r3
 8005e00:	201e      	movs	r0, #30
 8005e02:	f000 f9db 	bl	80061bc <st25r3916ReadRegister>
    result |= (((uint16_t)reg) & 0x00FFU);
 8005e06:	797b      	ldrb	r3, [r7, #5]
 8005e08:	461a      	mov	r2, r3
 8005e0a:	88fb      	ldrh	r3, [r7, #6]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	80fb      	strh	r3, [r7, #6]

    return result;
 8005e10:	88fb      	ldrh	r3, [r7, #6]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3708      	adds	r7, #8
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <st25r3916SetNoResponseTime>:
}


/*******************************************************************************/
ReturnCode st25r3916SetNoResponseTime( uint32_t nrt_64fcs )
{    
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
    ReturnCode err;
    uint8_t    nrt_step;    
    uint32_t   tmpNRT;

    tmpNRT = nrt_64fcs;       /* MISRA 17.8 */
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	60bb      	str	r3, [r7, #8]
    err    = RFAL_ERR_NONE;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	81fb      	strh	r3, [r7, #14]
    
    gST25R3916NRT_64fcs = tmpNRT;                                      /* Store given NRT value in 64/fc into local var       */
 8005e2c:	4a19      	ldr	r2, [pc, #100]	@ (8005e94 <st25r3916SetNoResponseTime+0x78>)
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	6013      	str	r3, [r2, #0]
    nrt_step = ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step_64fc;          /* Set default NRT in steps of 64/fc                   */
 8005e32:	2300      	movs	r3, #0
 8005e34:	737b      	strb	r3, [r7, #13]
    
    
    if( tmpNRT > ST25R3916_NRT_MAX )                                   /* Check if the given NRT value fits using 64/fc steps */
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e3c:	d312      	bcc.n	8005e64 <st25r3916SetNoResponseTime+0x48>
    {
        nrt_step  = ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step_4096_fc;  /* If not, change NRT set to 4096/fc                   */
 8005e3e:	2301      	movs	r3, #1
 8005e40:	737b      	strb	r3, [r7, #13]
        tmpNRT = ((tmpNRT + 63U) / 64U);                               /* Calculate number of steps in 4096/fc                */
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	333f      	adds	r3, #63	@ 0x3f
 8005e46:	099b      	lsrs	r3, r3, #6
 8005e48:	60bb      	str	r3, [r7, #8]
        
        if( tmpNRT > ST25R3916_NRT_MAX )                               /* Check if the NRT value fits using 64/fc steps       */
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e50:	d304      	bcc.n	8005e5c <st25r3916SetNoResponseTime+0x40>
        {
            tmpNRT = ST25R3916_NRT_MAX;                                /* Assign the maximum possible                         */
 8005e52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005e56:	60bb      	str	r3, [r7, #8]
            err = RFAL_ERR_PARAM;                                           /* Signal parameter error                              */
 8005e58:	2307      	movs	r3, #7
 8005e5a:	81fb      	strh	r3, [r7, #14]
        }
        gST25R3916NRT_64fcs = (64U * tmpNRT);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	019b      	lsls	r3, r3, #6
 8005e60:	4a0c      	ldr	r2, [pc, #48]	@ (8005e94 <st25r3916SetNoResponseTime+0x78>)
 8005e62:	6013      	str	r3, [r2, #0]
    }

    /* Set the ST25R3916 NRT step units and the value */
    st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step, nrt_step );
 8005e64:	7b7b      	ldrb	r3, [r7, #13]
 8005e66:	461a      	mov	r2, r3
 8005e68:	2101      	movs	r1, #1
 8005e6a:	2012      	movs	r0, #18
 8005e6c:	f000 fb98 	bl	80065a0 <st25r3916ChangeRegisterBits>
    st25r3916WriteRegister( ST25R3916_REG_NO_RESPONSE_TIMER1, (uint8_t)(tmpNRT >> 8U) );
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	0a1b      	lsrs	r3, r3, #8
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	4619      	mov	r1, r3
 8005e78:	2010      	movs	r0, #16
 8005e7a:	f000 f9dd 	bl	8006238 <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_NO_RESPONSE_TIMER2, (uint8_t)(tmpNRT & 0xFFU) );
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	4619      	mov	r1, r3
 8005e84:	2011      	movs	r0, #17
 8005e86:	f000 f9d7 	bl	8006238 <st25r3916WriteRegister>

    return err;
 8005e8a:	89fb      	ldrh	r3, [r7, #14]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	20002ea8 	.word	0x20002ea8

08005e98 <st25r3916SetGPTime>:
}


/*******************************************************************************/
void st25r3916SetGPTime( uint16_t gpt_8fcs )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	80fb      	strh	r3, [r7, #6]
    st25r3916WriteRegister( ST25R3916_REG_GPT1, (uint8_t)(gpt_8fcs >> 8) );
 8005ea2:	88fb      	ldrh	r3, [r7, #6]
 8005ea4:	0a1b      	lsrs	r3, r3, #8
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	4619      	mov	r1, r3
 8005eac:	2013      	movs	r0, #19
 8005eae:	f000 f9c3 	bl	8006238 <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_GPT2, (uint8_t)(gpt_8fcs & 0xFFU) );
 8005eb2:	88fb      	ldrh	r3, [r7, #6]
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	2014      	movs	r0, #20
 8005eba:	f000 f9bd 	bl	8006238 <st25r3916WriteRegister>
}
 8005ebe:	bf00      	nop
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <st25r3916SetStartGPTimer>:


/*******************************************************************************/
ReturnCode st25r3916SetStartGPTimer( uint16_t gpt_8fcs, uint8_t trigger_source )
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b082      	sub	sp, #8
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	4603      	mov	r3, r0
 8005ece:	460a      	mov	r2, r1
 8005ed0:	80fb      	strh	r3, [r7, #6]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	717b      	strb	r3, [r7, #5]
    st25r3916SetGPTime( gpt_8fcs );
 8005ed6:	88fb      	ldrh	r3, [r7, #6]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7ff ffdd 	bl	8005e98 <st25r3916SetGPTime>
    st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_mask, trigger_source );
 8005ede:	797b      	ldrb	r3, [r7, #5]
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	21e0      	movs	r1, #224	@ 0xe0
 8005ee4:	2012      	movs	r0, #18
 8005ee6:	f000 fb5b 	bl	80065a0 <st25r3916ChangeRegisterBits>
    
    /* If there's no trigger source, start GPT immediately */
    if( trigger_source == ST25R3916_REG_TIMER_EMV_CONTROL_gptc_no_trigger )
 8005eea:	797b      	ldrb	r3, [r7, #5]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d102      	bne.n	8005ef6 <st25r3916SetStartGPTimer+0x30>
    {
        st25r3916ExecuteCommand( ST25R3916_CMD_START_GP_TIMER );
 8005ef0:	20e0      	movs	r0, #224	@ 0xe0
 8005ef2:	f000 fa90 	bl	8006416 <st25r3916ExecuteCommand>
    }

    return RFAL_ERR_NONE;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <st25r3916CheckChipID>:


/*******************************************************************************/
bool st25r3916CheckChipID( uint8_t *rev )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
    uint8_t ID;
    
    ID = 0;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	73fb      	strb	r3, [r7, #15]
    st25r3916ReadRegister( ST25R3916_REG_IC_IDENTITY, &ID );
 8005f0c:	f107 030f 	add.w	r3, r7, #15
 8005f10:	4619      	mov	r1, r3
 8005f12:	203f      	movs	r0, #63	@ 0x3f
 8005f14:	f000 f952 	bl	80061bc <st25r3916ReadRegister>
    if( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916 )
    {
        return false;
    }
#elif defined(ST25R3916B)
    if( ( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916B ) || 
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8005f1e:	2b30      	cmp	r3, #48	@ 0x30
 8005f20:	d104      	bne.n	8005f2c <st25r3916CheckChipID+0x2c>
        ( (ID & ST25R3916_REG_IC_IDENTITY_ic_rev_mask) < 1U )                                                 )
 8005f22:	7bfb      	ldrb	r3, [r7, #15]
 8005f24:	f003 0307 	and.w	r3, r3, #7
    if( ( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916B ) || 
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <st25r3916CheckChipID+0x30>
    {
        return false;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	e009      	b.n	8005f44 <st25r3916CheckChipID+0x44>
    }
#endif /* ST25R3916 */
    
        
    if(rev != NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d005      	beq.n	8005f42 <st25r3916CheckChipID+0x42>
    {
        *rev = (ID & ST25R3916_REG_IC_IDENTITY_ic_rev_mask);
 8005f36:	7bfb      	ldrb	r3, [r7, #15]
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	701a      	strb	r2, [r3, #0]
    }
    
    return true;
 8005f42:	2301      	movs	r3, #1
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3710      	adds	r7, #16
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <st25r3916StreamConfigure>:
}


/*******************************************************************************/
ReturnCode st25r3916StreamConfigure(const struct st25r3916StreamConfig *config)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
    uint8_t smd;
    uint8_t mode;

    smd = 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	73fb      	strb	r3, [r7, #15]
    
    if( config->useBPSK != 0U )
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d016      	beq.n	8005f8e <st25r3916StreamConfigure+0x42>
    {
        mode = ST25R3916_REG_MODE_om_bpsk_stream;
 8005f60:	2378      	movs	r3, #120	@ 0x78
 8005f62:	73bb      	strb	r3, [r7, #14]
        if( (config->din<2U) || (config->din>4U) ) /* not in fc/4 .. fc/16 */
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	785b      	ldrb	r3, [r3, #1]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d903      	bls.n	8005f74 <st25r3916StreamConfigure+0x28>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	785b      	ldrb	r3, [r3, #1]
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	d901      	bls.n	8005f78 <st25r3916StreamConfigure+0x2c>
        {
            return RFAL_ERR_PARAM;
 8005f74:	2307      	movs	r3, #7
 8005f76:	e054      	b.n	8006022 <st25r3916StreamConfigure+0xd6>
        }
        smd |= ((4U - config->din) << ST25R3916_REG_STREAM_MODE_scf_shift);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	785b      	ldrb	r3, [r3, #1]
 8005f7c:	f1c3 0304 	rsb	r3, r3, #4
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	015b      	lsls	r3, r3, #5
 8005f84:	b2da      	uxtb	r2, r3
 8005f86:	7bfb      	ldrb	r3, [r7, #15]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	73fb      	strb	r3, [r7, #15]
 8005f8c:	e01b      	b.n	8005fc6 <st25r3916StreamConfigure+0x7a>
    }
    else
    {
        mode = ST25R3916_REG_MODE_om_subcarrier_stream;
 8005f8e:	2370      	movs	r3, #112	@ 0x70
 8005f90:	73bb      	strb	r3, [r7, #14]
        if( (config->din<3U) || (config->din>6U) ) /* not in fc/8 .. fc/64 */
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	785b      	ldrb	r3, [r3, #1]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d903      	bls.n	8005fa2 <st25r3916StreamConfigure+0x56>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	785b      	ldrb	r3, [r3, #1]
 8005f9e:	2b06      	cmp	r3, #6
 8005fa0:	d901      	bls.n	8005fa6 <st25r3916StreamConfigure+0x5a>
        {
            return RFAL_ERR_PARAM;
 8005fa2:	2307      	movs	r3, #7
 8005fa4:	e03d      	b.n	8006022 <st25r3916StreamConfigure+0xd6>
        }
        smd |= ((6U - config->din) << ST25R3916_REG_STREAM_MODE_scf_shift);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	785b      	ldrb	r3, [r3, #1]
 8005faa:	f1c3 0306 	rsb	r3, r3, #6
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	015b      	lsls	r3, r3, #5
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	73fb      	strb	r3, [r7, #15]
        if( config->report_period_length == 0U )
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	78db      	ldrb	r3, [r3, #3]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <st25r3916StreamConfigure+0x7a>
        {
            return RFAL_ERR_PARAM;
 8005fc2:	2307      	movs	r3, #7
 8005fc4:	e02d      	b.n	8006022 <st25r3916StreamConfigure+0xd6>
        }
    }

    if( (config->dout<1U) || (config->dout>7U) ) /* not in fc/2 .. fc/128 */
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	789b      	ldrb	r3, [r3, #2]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <st25r3916StreamConfigure+0x8a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	789b      	ldrb	r3, [r3, #2]
 8005fd2:	2b07      	cmp	r3, #7
 8005fd4:	d901      	bls.n	8005fda <st25r3916StreamConfigure+0x8e>
    {
        return RFAL_ERR_PARAM;
 8005fd6:	2307      	movs	r3, #7
 8005fd8:	e023      	b.n	8006022 <st25r3916StreamConfigure+0xd6>
    }
    smd |= (7U - config->dout) << ST25R3916_REG_STREAM_MODE_stx_shift;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	789b      	ldrb	r3, [r3, #2]
 8005fde:	f1c3 0307 	rsb	r3, r3, #7
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	73fb      	strb	r3, [r7, #15]

    if( config->report_period_length > 3U )
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	78db      	ldrb	r3, [r3, #3]
 8005fee:	2b03      	cmp	r3, #3
 8005ff0:	d901      	bls.n	8005ff6 <st25r3916StreamConfigure+0xaa>
    {
        return RFAL_ERR_PARAM;
 8005ff2:	2307      	movs	r3, #7
 8005ff4:	e015      	b.n	8006022 <st25r3916StreamConfigure+0xd6>
    }
    smd |= (config->report_period_length << ST25R3916_REG_STREAM_MODE_scp_shift);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	78db      	ldrb	r3, [r3, #3]
 8005ffa:	b25b      	sxtb	r3, r3
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	b25a      	sxtb	r2, r3
 8006000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006004:	4313      	orrs	r3, r2
 8006006:	b25b      	sxtb	r3, r3
 8006008:	73fb      	strb	r3, [r7, #15]

    st25r3916WriteRegister(ST25R3916_REG_STREAM_MODE, smd);
 800600a:	7bfb      	ldrb	r3, [r7, #15]
 800600c:	4619      	mov	r1, r3
 800600e:	2009      	movs	r0, #9
 8006010:	f000 f912 	bl	8006238 <st25r3916WriteRegister>
    st25r3916ChangeRegisterBits(ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_mask, mode);
 8006014:	7bbb      	ldrb	r3, [r7, #14]
 8006016:	461a      	mov	r2, r3
 8006018:	2178      	movs	r1, #120	@ 0x78
 800601a:	2003      	movs	r0, #3
 800601c:	f000 fac0 	bl	80065a0 <st25r3916ChangeRegisterBits>

    return RFAL_ERR_NONE;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	4603      	mov	r3, r0
 8006034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800603a:	2b00      	cmp	r3, #0
 800603c:	db0b      	blt.n	8006056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800603e:	79fb      	ldrb	r3, [r7, #7]
 8006040:	f003 021f 	and.w	r2, r3, #31
 8006044:	4907      	ldr	r1, [pc, #28]	@ (8006064 <__NVIC_EnableIRQ+0x38>)
 8006046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800604a:	095b      	lsrs	r3, r3, #5
 800604c:	2001      	movs	r0, #1
 800604e:	fa00 f202 	lsl.w	r2, r0, r2
 8006052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006056:	bf00      	nop
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	e000e100 	.word	0xe000e100

08006068 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	4603      	mov	r3, r0
 8006070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006076:	2b00      	cmp	r3, #0
 8006078:	db12      	blt.n	80060a0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800607a:	79fb      	ldrb	r3, [r7, #7]
 800607c:	f003 021f 	and.w	r2, r3, #31
 8006080:	490a      	ldr	r1, [pc, #40]	@ (80060ac <__NVIC_DisableIRQ+0x44>)
 8006082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006086:	095b      	lsrs	r3, r3, #5
 8006088:	2001      	movs	r0, #1
 800608a:	fa00 f202 	lsl.w	r2, r0, r2
 800608e:	3320      	adds	r3, #32
 8006090:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006094:	f3bf 8f4f 	dsb	sy
}
 8006098:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800609a:	f3bf 8f6f 	isb	sy
}
 800609e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr
 80060ac:	e000e100 	.word	0xe000e100

080060b0 <st25r3916comStart>:
 ******************************************************************************
 * LOCAL FUNCTION
 ******************************************************************************
 */
static void st25r3916comStart( void )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
    /* Make this operation atomic, disabling ST25R3916 interrupt during communications*/
    platformProtectST25RComm();
 80060b4:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <st25r3916comStart+0x38>)
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	3301      	adds	r3, #1
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	4b0a      	ldr	r3, [pc, #40]	@ (80060e8 <st25r3916comStart+0x38>)
 80060be:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80060c0:	f3bf 8f4f 	dsb	sy
}
 80060c4:	bf00      	nop
 80060c6:	2006      	movs	r0, #6
 80060c8:	f7ff ffce 	bl	8006068 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 80060cc:	f3bf 8f4f 	dsb	sy
}
 80060d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80060d2:	f3bf 8f6f 	isb	sy
}
 80060d6:	bf00      	nop
    /* I2C Start and send Slave Address */
    st25r3916I2CStart();
    st25r3916I2CSlaveAddrWR( ST25R3916_I2C_ADDR );
#else
    /* Perform the chip select */
    platformSpiSelect();
 80060d8:	2200      	movs	r2, #0
 80060da:	2140      	movs	r1, #64	@ 0x40
 80060dc:	4803      	ldr	r0, [pc, #12]	@ (80060ec <st25r3916comStart+0x3c>)
 80060de:	f001 fa17 	bl	8007510 <HAL_GPIO_WritePin>
        comBufIt = 0;                                  /* reset local buffer position   */
    #endif /* ST25R_COM_SINGLETXRX */
    
#endif /* RFAL_USE_I2C */
    
}
 80060e2:	bf00      	nop
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	200000b8 	.word	0x200000b8
 80060ec:	48000400 	.word	0x48000400

080060f0 <st25r3916comStop>:


/*******************************************************************************/
static void st25r3916comStop( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	af00      	add	r7, sp, #0
#ifdef RFAL_USE_I2C
    /* Generate Stop signal */
    st25r3916I2CStop();
#else
    /* Release the chip select */
    platformSpiDeselect();
 80060f4:	2201      	movs	r2, #1
 80060f6:	2140      	movs	r1, #64	@ 0x40
 80060f8:	4808      	ldr	r0, [pc, #32]	@ (800611c <st25r3916comStop+0x2c>)
 80060fa:	f001 fa09 	bl	8007510 <HAL_GPIO_WritePin>
#endif /* RFAL_USE_I2C */
    
    /* reEnable the ST25R3916 interrupt */
    platformUnprotectST25RComm();
 80060fe:	4b08      	ldr	r3, [pc, #32]	@ (8006120 <st25r3916comStop+0x30>)
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	3b01      	subs	r3, #1
 8006104:	b2da      	uxtb	r2, r3
 8006106:	4b06      	ldr	r3, [pc, #24]	@ (8006120 <st25r3916comStop+0x30>)
 8006108:	701a      	strb	r2, [r3, #0]
 800610a:	4b05      	ldr	r3, [pc, #20]	@ (8006120 <st25r3916comStop+0x30>)
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d102      	bne.n	8006118 <st25r3916comStop+0x28>
 8006112:	2006      	movs	r0, #6
 8006114:	f7ff ff8a 	bl	800602c <__NVIC_EnableIRQ>
}
 8006118:	bf00      	nop
 800611a:	bd80      	pop	{r7, pc}
 800611c:	48000400 	.word	0x48000400
 8006120:	200000b8 	.word	0x200000b8

08006124 <st25r3916comTx>:
#endif /* RFAL_USE_I2C */


/*******************************************************************************/
static void st25r3916comTx( const uint8_t* txBuf, uint16_t txLen, bool last, bool txOnly )
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	4608      	mov	r0, r1
 800612e:	4611      	mov	r1, r2
 8006130:	461a      	mov	r2, r3
 8006132:	4603      	mov	r3, r0
 8006134:	807b      	strh	r3, [r7, #2]
 8006136:	460b      	mov	r3, r1
 8006138:	707b      	strb	r3, [r7, #1]
 800613a:	4613      	mov	r3, r2
 800613c:	703b      	strb	r3, [r7, #0]
    RFAL_NO_WARNING(last);
    RFAL_NO_WARNING(txOnly);
    
    if( txLen > 0U )
 800613e:	887b      	ldrh	r3, [r7, #2]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d005      	beq.n	8006150 <st25r3916comTx+0x2c>
            {
                platformSpiTxRx( comBuf, NULL, comBufIt );
            }
            
        #else
            platformSpiTxRx( txBuf, NULL, txLen );
 8006144:	887b      	ldrh	r3, [r7, #2]
 8006146:	461a      	mov	r2, r3
 8006148:	2100      	movs	r1, #0
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f7fa fb12 	bl	8000774 <BSP_NFC0XCOMM_SendRecv>
        #endif /* ST25R_COM_SINGLETXRX */
            
#endif /* RFAL_USE_I2C */
    }
}
 8006150:	bf00      	nop
 8006152:	3708      	adds	r7, #8
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <st25r3916comRx>:


/*******************************************************************************/
static void st25r3916comRx( uint8_t* rxBuf, uint16_t rxLen )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	460b      	mov	r3, r1
 8006162:	807b      	strh	r3, [r7, #2]
    if( rxLen > 0U )
 8006164:	887b      	ldrh	r3, [r7, #2]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00e      	beq.n	8006188 <st25r3916comRx+0x30>
    #ifdef ST25R_COM_SINGLETXRX
        RFAL_MEMSET( &comBuf[comBufIt], 0x00, RFAL_MIN( rxLen, (uint16_t)(ST25R3916_BUF_LEN - comBufIt) ) );     /* clear outgoing buffer                                  */
        platformSpiTxRx( comBuf, comBuf, RFAL_MIN( (comBufIt + rxLen), ST25R3916_BUF_LEN ) );                  /* transceive as a single SPI call                        */
        RFAL_MEMCPY( rxBuf, &comBuf[comBufIt], RFAL_MIN( rxLen, (uint16_t)(ST25R3916_BUF_LEN - comBufIt) ) );    /* copy from local buf to output buffer and skip cmd byte */
    #else
        if( rxBuf != NULL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d005      	beq.n	800617c <st25r3916comRx+0x24>
        {
            RFAL_MEMSET( rxBuf, 0x00, rxLen );                                                              /* clear outgoing buffer                                  */
 8006170:	887b      	ldrh	r3, [r7, #2]
 8006172:	461a      	mov	r2, r3
 8006174:	2100      	movs	r1, #0
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f016 f964 	bl	801c444 <memset>
        }
        platformSpiTxRx( NULL, rxBuf, rxLen );
 800617c:	887b      	ldrh	r3, [r7, #2]
 800617e:	461a      	mov	r2, r3
 8006180:	6879      	ldr	r1, [r7, #4]
 8006182:	2000      	movs	r0, #0
 8006184:	f7fa faf6 	bl	8000774 <BSP_NFC0XCOMM_SendRecv>
    #endif /* ST25R_COM_SINGLETXRX */
#endif /* RFAL_USE_I2C */
    }
}
 8006188:	bf00      	nop
 800618a:	3708      	adds	r7, #8
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <st25r3916comTxByte>:


/*******************************************************************************/
static void st25r3916comTxByte( uint8_t txByte, bool last, bool txOnly )
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	4603      	mov	r3, r0
 8006198:	71fb      	strb	r3, [r7, #7]
 800619a:	460b      	mov	r3, r1
 800619c:	71bb      	strb	r3, [r7, #6]
 800619e:	4613      	mov	r3, r2
 80061a0:	717b      	strb	r3, [r7, #5]
    uint8_t val = txByte;               /* MISRA 17.8: use intermediate variable */
 80061a2:	79fb      	ldrb	r3, [r7, #7]
 80061a4:	73fb      	strb	r3, [r7, #15]
    st25r3916comTx( &val, ST25R3916_REG_LEN, last, txOnly );
 80061a6:	797b      	ldrb	r3, [r7, #5]
 80061a8:	79ba      	ldrb	r2, [r7, #6]
 80061aa:	f107 000f 	add.w	r0, r7, #15
 80061ae:	2101      	movs	r1, #1
 80061b0:	f7ff ffb8 	bl	8006124 <st25r3916comTx>
}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <st25r3916ReadRegister>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode st25r3916ReadRegister( uint8_t reg, uint8_t* val )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	4603      	mov	r3, r0
 80061c4:	6039      	str	r1, [r7, #0]
 80061c6:	71fb      	strb	r3, [r7, #7]
    return st25r3916ReadMultipleRegisters( reg, val, ST25R3916_REG_LEN );
 80061c8:	79fb      	ldrb	r3, [r7, #7]
 80061ca:	2201      	movs	r2, #1
 80061cc:	6839      	ldr	r1, [r7, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 f805 	bl	80061de <st25r3916ReadMultipleRegisters>
 80061d4:	4603      	mov	r3, r0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3708      	adds	r7, #8
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}

080061de <st25r3916ReadMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r3916ReadMultipleRegisters( uint8_t reg, uint8_t* values, uint8_t length )
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b082      	sub	sp, #8
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	4603      	mov	r3, r0
 80061e6:	6039      	str	r1, [r7, #0]
 80061e8:	71fb      	strb	r3, [r7, #7]
 80061ea:	4613      	mov	r3, r2
 80061ec:	71bb      	strb	r3, [r7, #6]
    if( length > 0U )
 80061ee:	79bb      	ldrb	r3, [r7, #6]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d01c      	beq.n	800622e <st25r3916ReadMultipleRegisters+0x50>
    {
        st25r3916comStart();
 80061f4:	f7ff ff5c 	bl	80060b0 <st25r3916comStart>
        
        /* If is a space-B register send a direct command first */
        if( (reg & ST25R3916_SPACE_B) != 0U )
 80061f8:	79fb      	ldrb	r3, [r7, #7]
 80061fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d004      	beq.n	800620c <st25r3916ReadMultipleRegisters+0x2e>
        {
            st25r3916comTxByte( ST25R3916_CMD_SPACE_B_ACCESS, false, false );
 8006202:	2200      	movs	r2, #0
 8006204:	2100      	movs	r1, #0
 8006206:	20fb      	movs	r0, #251	@ 0xfb
 8006208:	f7ff ffc2 	bl	8006190 <st25r3916comTxByte>
        }
        
        st25r3916comTxByte( ((reg & ~ST25R3916_SPACE_B) | ST25R3916_READ_MODE), true, false );
 800620c:	79fb      	ldrb	r3, [r7, #7]
 800620e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2200      	movs	r2, #0
 8006216:	2101      	movs	r1, #1
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff ffb9 	bl	8006190 <st25r3916comTxByte>
        st25r3916comRepeatStart();
        st25r3916comRx( values, length );
 800621e:	79bb      	ldrb	r3, [r7, #6]
 8006220:	b29b      	uxth	r3, r3
 8006222:	4619      	mov	r1, r3
 8006224:	6838      	ldr	r0, [r7, #0]
 8006226:	f7ff ff97 	bl	8006158 <st25r3916comRx>
        st25r3916comStop();
 800622a:	f7ff ff61 	bl	80060f0 <st25r3916comStop>
    }
    
    return RFAL_ERR_NONE;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3708      	adds	r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <st25r3916WriteRegister>:


/*******************************************************************************/
ReturnCode st25r3916WriteRegister( uint8_t reg, uint8_t val )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	4603      	mov	r3, r0
 8006240:	460a      	mov	r2, r1
 8006242:	71fb      	strb	r3, [r7, #7]
 8006244:	4613      	mov	r3, r2
 8006246:	71bb      	strb	r3, [r7, #6]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 8006248:	79bb      	ldrb	r3, [r7, #6]
 800624a:	73fb      	strb	r3, [r7, #15]
    return st25r3916WriteMultipleRegisters( reg, &value, ST25R3916_REG_LEN );
 800624c:	f107 010f 	add.w	r1, r7, #15
 8006250:	79fb      	ldrb	r3, [r7, #7]
 8006252:	2201      	movs	r2, #1
 8006254:	4618      	mov	r0, r3
 8006256:	f000 f805 	bl	8006264 <st25r3916WriteMultipleRegisters>
 800625a:	4603      	mov	r3, r0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <st25r3916WriteMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r3916WriteMultipleRegisters( uint8_t reg, const uint8_t* values, uint8_t length )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	4603      	mov	r3, r0
 800626c:	6039      	str	r1, [r7, #0]
 800626e:	71fb      	strb	r3, [r7, #7]
 8006270:	4613      	mov	r3, r2
 8006272:	71bb      	strb	r3, [r7, #6]
    if( length > 0U )
 8006274:	79bb      	ldrb	r3, [r7, #6]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d023      	beq.n	80062c2 <st25r3916WriteMultipleRegisters+0x5e>
    {
        st25r3916comStart();
 800627a:	f7ff ff19 	bl	80060b0 <st25r3916comStart>
        
        if( (reg & ST25R3916_SPACE_B) != 0U )
 800627e:	79fb      	ldrb	r3, [r7, #7]
 8006280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006284:	2b00      	cmp	r3, #0
 8006286:	d004      	beq.n	8006292 <st25r3916WriteMultipleRegisters+0x2e>
        {
            st25r3916comTxByte( ST25R3916_CMD_SPACE_B_ACCESS, false, true );
 8006288:	2201      	movs	r2, #1
 800628a:	2100      	movs	r1, #0
 800628c:	20fb      	movs	r0, #251	@ 0xfb
 800628e:	f7ff ff7f 	bl	8006190 <st25r3916comTxByte>
        }
        
        st25r3916comTxByte( ((reg & ~ST25R3916_SPACE_B) | ST25R3916_WRITE_MODE), false, true );
 8006292:	79fb      	ldrb	r3, [r7, #7]
 8006294:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2201      	movs	r2, #1
 800629c:	2100      	movs	r1, #0
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff ff76 	bl	8006190 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 80062a4:	79bb      	ldrb	r3, [r7, #6]
 80062a6:	b299      	uxth	r1, r3
 80062a8:	2301      	movs	r3, #1
 80062aa:	2201      	movs	r2, #1
 80062ac:	6838      	ldr	r0, [r7, #0]
 80062ae:	f7ff ff39 	bl	8006124 <st25r3916comTx>
        st25r3916comStop();
 80062b2:	f7ff ff1d 	bl	80060f0 <st25r3916comStop>
        
        /* Send a WriteMultiReg event to LED handling */
        st25r3916ledEvtWrMultiReg( reg, values, length);
 80062b6:	79ba      	ldrb	r2, [r7, #6]
 80062b8:	79fb      	ldrb	r3, [r7, #7]
 80062ba:	6839      	ldr	r1, [r7, #0]
 80062bc:	4618      	mov	r0, r3
 80062be:	f000 fc5e 	bl	8006b7e <st25r3916ledEvtWrMultiReg>
    }
    
    return RFAL_ERR_NONE;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <st25r3916WriteFifo>:


/*******************************************************************************/
ReturnCode st25r3916WriteFifo( const uint8_t* values, uint16_t length )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_FIFO_DEPTH )
 80062d8:	887b      	ldrh	r3, [r7, #2]
 80062da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062de:	d901      	bls.n	80062e4 <st25r3916WriteFifo+0x18>
    {
        return RFAL_ERR_PARAM;
 80062e0:	2307      	movs	r3, #7
 80062e2:	e012      	b.n	800630a <st25r3916WriteFifo+0x3e>
    }
    
    if( length > 0U )
 80062e4:	887b      	ldrh	r3, [r7, #2]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00e      	beq.n	8006308 <st25r3916WriteFifo+0x3c>
    {
        st25r3916comStart();
 80062ea:	f7ff fee1 	bl	80060b0 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_FIFO_LOAD, false, true );
 80062ee:	2201      	movs	r2, #1
 80062f0:	2100      	movs	r1, #0
 80062f2:	2080      	movs	r0, #128	@ 0x80
 80062f4:	f7ff ff4c 	bl	8006190 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 80062f8:	8879      	ldrh	r1, [r7, #2]
 80062fa:	2301      	movs	r3, #1
 80062fc:	2201      	movs	r2, #1
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7ff ff10 	bl	8006124 <st25r3916comTx>
        st25r3916comStop();
 8006304:	f7ff fef4 	bl	80060f0 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <st25r3916ReadFifo>:


/*******************************************************************************/
ReturnCode st25r3916ReadFifo( uint8_t* buf, uint16_t length )
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b082      	sub	sp, #8
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
 800631a:	460b      	mov	r3, r1
 800631c:	807b      	strh	r3, [r7, #2]
    if( length > 0U )
 800631e:	887b      	ldrh	r3, [r7, #2]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00d      	beq.n	8006340 <st25r3916ReadFifo+0x2e>
    {
        st25r3916comStart();
 8006324:	f7ff fec4 	bl	80060b0 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_FIFO_READ, true, false );
 8006328:	2200      	movs	r2, #0
 800632a:	2101      	movs	r1, #1
 800632c:	209f      	movs	r0, #159	@ 0x9f
 800632e:	f7ff ff2f 	bl	8006190 <st25r3916comTxByte>
        
        st25r3916comRepeatStart();
        st25r3916comRx( buf, length );
 8006332:	887b      	ldrh	r3, [r7, #2]
 8006334:	4619      	mov	r1, r3
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7ff ff0e 	bl	8006158 <st25r3916comRx>
        st25r3916comStop();
 800633c:	f7ff fed8 	bl	80060f0 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}

0800634a <st25r3916WritePTMem>:


/*******************************************************************************/
ReturnCode st25r3916WritePTMem( const uint8_t* values, uint16_t length )
{
 800634a:	b580      	push	{r7, lr}
 800634c:	b082      	sub	sp, #8
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
 8006352:	460b      	mov	r3, r1
 8006354:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_PTM_LEN )
 8006356:	887b      	ldrh	r3, [r7, #2]
 8006358:	2b30      	cmp	r3, #48	@ 0x30
 800635a:	d901      	bls.n	8006360 <st25r3916WritePTMem+0x16>
    {
        return RFAL_ERR_PARAM;
 800635c:	2307      	movs	r3, #7
 800635e:	e012      	b.n	8006386 <st25r3916WritePTMem+0x3c>
    }
    
    if( length > 0U )
 8006360:	887b      	ldrh	r3, [r7, #2]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00e      	beq.n	8006384 <st25r3916WritePTMem+0x3a>
    {
        st25r3916comStart();
 8006366:	f7ff fea3 	bl	80060b0 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_PT_A_CONFIG_LOAD, false, true );
 800636a:	2201      	movs	r2, #1
 800636c:	2100      	movs	r1, #0
 800636e:	20a0      	movs	r0, #160	@ 0xa0
 8006370:	f7ff ff0e 	bl	8006190 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8006374:	8879      	ldrh	r1, [r7, #2]
 8006376:	2301      	movs	r3, #1
 8006378:	2201      	movs	r2, #1
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff fed2 	bl	8006124 <st25r3916comTx>
        st25r3916comStop();
 8006380:	f7ff feb6 	bl	80060f0 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8006384:	2300      	movs	r3, #0
}
 8006386:	4618      	mov	r0, r3
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}

0800638e <st25r3916WritePTMemF>:
}


/*******************************************************************************/
ReturnCode st25r3916WritePTMemF( const uint8_t* values, uint16_t length )
{
 800638e:	b580      	push	{r7, lr}
 8006390:	b082      	sub	sp, #8
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
 8006396:	460b      	mov	r3, r1
 8006398:	807b      	strh	r3, [r7, #2]
    if( length > (ST25R3916_PTM_F_LEN + ST25R3916_PTM_TSN_LEN) )
 800639a:	887b      	ldrh	r3, [r7, #2]
 800639c:	2b21      	cmp	r3, #33	@ 0x21
 800639e:	d901      	bls.n	80063a4 <st25r3916WritePTMemF+0x16>
    {
        return RFAL_ERR_PARAM;
 80063a0:	2307      	movs	r3, #7
 80063a2:	e012      	b.n	80063ca <st25r3916WritePTMemF+0x3c>
    }
    
    if( length > 0U )
 80063a4:	887b      	ldrh	r3, [r7, #2]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00e      	beq.n	80063c8 <st25r3916WritePTMemF+0x3a>
    {
        st25r3916comStart();
 80063aa:	f7ff fe81 	bl	80060b0 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_PT_F_CONFIG_LOAD, false, true );
 80063ae:	2201      	movs	r2, #1
 80063b0:	2100      	movs	r1, #0
 80063b2:	20a8      	movs	r0, #168	@ 0xa8
 80063b4:	f7ff feec 	bl	8006190 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 80063b8:	8879      	ldrh	r1, [r7, #2]
 80063ba:	2301      	movs	r3, #1
 80063bc:	2201      	movs	r2, #1
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7ff feb0 	bl	8006124 <st25r3916comTx>
        st25r3916comStop();
 80063c4:	f7ff fe94 	bl	80060f0 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <st25r3916WritePTMemTSN>:


/*******************************************************************************/
ReturnCode st25r3916WritePTMemTSN( const uint8_t* values, uint16_t length )
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b082      	sub	sp, #8
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
 80063da:	460b      	mov	r3, r1
 80063dc:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_PTM_TSN_LEN )
 80063de:	887b      	ldrh	r3, [r7, #2]
 80063e0:	2b0c      	cmp	r3, #12
 80063e2:	d901      	bls.n	80063e8 <st25r3916WritePTMemTSN+0x16>
    {
        return RFAL_ERR_PARAM;
 80063e4:	2307      	movs	r3, #7
 80063e6:	e012      	b.n	800640e <st25r3916WritePTMemTSN+0x3c>
    }
    
    if(length > 0U)
 80063e8:	887b      	ldrh	r3, [r7, #2]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00e      	beq.n	800640c <st25r3916WritePTMemTSN+0x3a>
    {
        st25r3916comStart();
 80063ee:	f7ff fe5f 	bl	80060b0 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_PT_TSN_DATA_LOAD, false, true );
 80063f2:	2201      	movs	r2, #1
 80063f4:	2100      	movs	r1, #0
 80063f6:	20ac      	movs	r0, #172	@ 0xac
 80063f8:	f7ff feca 	bl	8006190 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 80063fc:	8879      	ldrh	r1, [r7, #2]
 80063fe:	2301      	movs	r3, #1
 8006400:	2201      	movs	r2, #1
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7ff fe8e 	bl	8006124 <st25r3916comTx>
        st25r3916comStop();
 8006408:	f7ff fe72 	bl	80060f0 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3708      	adds	r7, #8
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <st25r3916ExecuteCommand>:


/*******************************************************************************/
ReturnCode st25r3916ExecuteCommand( uint8_t cmd )
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b082      	sub	sp, #8
 800641a:	af00      	add	r7, sp, #0
 800641c:	4603      	mov	r3, r0
 800641e:	71fb      	strb	r3, [r7, #7]
    st25r3916comStart();
 8006420:	f7ff fe46 	bl	80060b0 <st25r3916comStart>
    st25r3916comTxByte( (cmd | ST25R3916_CMD_MODE ), true, true );
 8006424:	79fb      	ldrb	r3, [r7, #7]
 8006426:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800642a:	b2db      	uxtb	r3, r3
 800642c:	2201      	movs	r2, #1
 800642e:	2101      	movs	r1, #1
 8006430:	4618      	mov	r0, r3
 8006432:	f7ff fead 	bl	8006190 <st25r3916comTxByte>
    st25r3916comStop();
 8006436:	f7ff fe5b 	bl	80060f0 <st25r3916comStop>
    
    /* Send a cmd event to LED handling */
    st25r3916ledEvtCmd(cmd);
 800643a:	79fb      	ldrb	r3, [r7, #7]
 800643c:	4618      	mov	r0, r3
 800643e:	f000 fbc0 	bl	8006bc2 <st25r3916ledEvtCmd>
    
    return RFAL_ERR_NONE;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3708      	adds	r7, #8
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <st25r3916ReadTestRegister>:


/*******************************************************************************/
ReturnCode st25r3916ReadTestRegister( uint8_t reg, uint8_t* val )
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	4603      	mov	r3, r0
 8006454:	6039      	str	r1, [r7, #0]
 8006456:	71fb      	strb	r3, [r7, #7]
    st25r3916comStart();
 8006458:	f7ff fe2a 	bl	80060b0 <st25r3916comStart>
    st25r3916comTxByte( ST25R3916_CMD_TEST_ACCESS, false, false );
 800645c:	2200      	movs	r2, #0
 800645e:	2100      	movs	r1, #0
 8006460:	20fc      	movs	r0, #252	@ 0xfc
 8006462:	f7ff fe95 	bl	8006190 <st25r3916comTxByte>
    st25r3916comTxByte( (reg | ST25R3916_READ_MODE), true, false );
 8006466:	79fb      	ldrb	r3, [r7, #7]
 8006468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2200      	movs	r2, #0
 8006470:	2101      	movs	r1, #1
 8006472:	4618      	mov	r0, r3
 8006474:	f7ff fe8c 	bl	8006190 <st25r3916comTxByte>
    st25r3916comRepeatStart();
    st25r3916comRx( val, ST25R3916_REG_LEN );
 8006478:	2101      	movs	r1, #1
 800647a:	6838      	ldr	r0, [r7, #0]
 800647c:	f7ff fe6c 	bl	8006158 <st25r3916comRx>
    st25r3916comStop();
 8006480:	f7ff fe36 	bl	80060f0 <st25r3916comStop>
    
    return RFAL_ERR_NONE;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3708      	adds	r7, #8
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <st25r3916WriteTestRegister>:


/*******************************************************************************/
ReturnCode st25r3916WriteTestRegister( uint8_t reg, uint8_t val )
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b084      	sub	sp, #16
 8006492:	af00      	add	r7, sp, #0
 8006494:	4603      	mov	r3, r0
 8006496:	460a      	mov	r2, r1
 8006498:	71fb      	strb	r3, [r7, #7]
 800649a:	4613      	mov	r3, r2
 800649c:	71bb      	strb	r3, [r7, #6]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 800649e:	79bb      	ldrb	r3, [r7, #6]
 80064a0:	73fb      	strb	r3, [r7, #15]

    st25r3916comStart();
 80064a2:	f7ff fe05 	bl	80060b0 <st25r3916comStart>
    st25r3916comTxByte( ST25R3916_CMD_TEST_ACCESS, false, true );
 80064a6:	2201      	movs	r2, #1
 80064a8:	2100      	movs	r1, #0
 80064aa:	20fc      	movs	r0, #252	@ 0xfc
 80064ac:	f7ff fe70 	bl	8006190 <st25r3916comTxByte>
    st25r3916comTxByte( (reg | ST25R3916_WRITE_MODE), false, true );
 80064b0:	79fb      	ldrb	r3, [r7, #7]
 80064b2:	2201      	movs	r2, #1
 80064b4:	2100      	movs	r1, #0
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff fe6a 	bl	8006190 <st25r3916comTxByte>
    st25r3916comTx( &value, ST25R3916_REG_LEN, true, true );
 80064bc:	f107 000f 	add.w	r0, r7, #15
 80064c0:	2301      	movs	r3, #1
 80064c2:	2201      	movs	r2, #1
 80064c4:	2101      	movs	r1, #1
 80064c6:	f7ff fe2d 	bl	8006124 <st25r3916comTx>
    st25r3916comStop();
 80064ca:	f7ff fe11 	bl	80060f0 <st25r3916comStop>
    
    return RFAL_ERR_NONE;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <st25r3916ClrRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ClrRegisterBits( uint8_t reg, uint8_t clr_mask )
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	4603      	mov	r3, r0
 80064e0:	460a      	mov	r2, r1
 80064e2:	71fb      	strb	r3, [r7, #7]
 80064e4:	4613      	mov	r3, r2
 80064e6:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 80064e8:	f107 020d 	add.w	r2, r7, #13
 80064ec:	79fb      	ldrb	r3, [r7, #7]
 80064ee:	4611      	mov	r1, r2
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff fe63 	bl	80061bc <st25r3916ReadRegister>
 80064f6:	4603      	mov	r3, r0
 80064f8:	81fb      	strh	r3, [r7, #14]
 80064fa:	89fb      	ldrh	r3, [r7, #14]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <st25r3916ClrRegisterBits+0x2c>
 8006500:	89fb      	ldrh	r3, [r7, #14]
 8006502:	e01c      	b.n	800653e <st25r3916ClrRegisterBits+0x66>
    
    /* Only perform a Write if value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == (uint8_t)(rdVal & ~clr_mask)) )
 8006504:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006508:	43db      	mvns	r3, r3
 800650a:	b25a      	sxtb	r2, r3
 800650c:	7b7b      	ldrb	r3, [r7, #13]
 800650e:	b25b      	sxtb	r3, r3
 8006510:	4013      	ands	r3, r2
 8006512:	b25a      	sxtb	r2, r3
 8006514:	7b7b      	ldrb	r3, [r7, #13]
 8006516:	b25b      	sxtb	r3, r3
 8006518:	429a      	cmp	r2, r3
 800651a:	d101      	bne.n	8006520 <st25r3916ClrRegisterBits+0x48>
    {
        return RFAL_ERR_NONE;
 800651c:	2300      	movs	r3, #0
 800651e:	e00e      	b.n	800653e <st25r3916ClrRegisterBits+0x66>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, (uint8_t)(rdVal & ~clr_mask) );
 8006520:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006524:	43db      	mvns	r3, r3
 8006526:	b25a      	sxtb	r2, r3
 8006528:	7b7b      	ldrb	r3, [r7, #13]
 800652a:	b25b      	sxtb	r3, r3
 800652c:	4013      	ands	r3, r2
 800652e:	b25b      	sxtb	r3, r3
 8006530:	b2da      	uxtb	r2, r3
 8006532:	79fb      	ldrb	r3, [r7, #7]
 8006534:	4611      	mov	r1, r2
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff fe7e 	bl	8006238 <st25r3916WriteRegister>
 800653c:	4603      	mov	r3, r0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <st25r3916SetRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916SetRegisterBits( uint8_t reg, uint8_t set_mask )
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b084      	sub	sp, #16
 800654a:	af00      	add	r7, sp, #0
 800654c:	4603      	mov	r3, r0
 800654e:	460a      	mov	r2, r1
 8006550:	71fb      	strb	r3, [r7, #7]
 8006552:	4613      	mov	r3, r2
 8006554:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8006556:	f107 020d 	add.w	r2, r7, #13
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	4611      	mov	r1, r2
 800655e:	4618      	mov	r0, r3
 8006560:	f7ff fe2c 	bl	80061bc <st25r3916ReadRegister>
 8006564:	4603      	mov	r3, r0
 8006566:	81fb      	strh	r3, [r7, #14]
 8006568:	89fb      	ldrh	r3, [r7, #14]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <st25r3916SetRegisterBits+0x2c>
 800656e:	89fb      	ldrh	r3, [r7, #14]
 8006570:	e012      	b.n	8006598 <st25r3916SetRegisterBits+0x52>
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == (rdVal | set_mask)) )
 8006572:	7b7a      	ldrb	r2, [r7, #13]
 8006574:	79bb      	ldrb	r3, [r7, #6]
 8006576:	4313      	orrs	r3, r2
 8006578:	b2da      	uxtb	r2, r3
 800657a:	7b7b      	ldrb	r3, [r7, #13]
 800657c:	429a      	cmp	r2, r3
 800657e:	d101      	bne.n	8006584 <st25r3916SetRegisterBits+0x3e>
    {
        return RFAL_ERR_NONE;
 8006580:	2300      	movs	r3, #0
 8006582:	e009      	b.n	8006598 <st25r3916SetRegisterBits+0x52>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, (rdVal | set_mask) );
 8006584:	7b7a      	ldrb	r2, [r7, #13]
 8006586:	79bb      	ldrb	r3, [r7, #6]
 8006588:	4313      	orrs	r3, r2
 800658a:	b2da      	uxtb	r2, r3
 800658c:	79fb      	ldrb	r3, [r7, #7]
 800658e:	4611      	mov	r1, r2
 8006590:	4618      	mov	r0, r3
 8006592:	f7ff fe51 	bl	8006238 <st25r3916WriteRegister>
 8006596:	4603      	mov	r3, r0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <st25r3916ChangeRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ChangeRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	4603      	mov	r3, r0
 80065a8:	71fb      	strb	r3, [r7, #7]
 80065aa:	460b      	mov	r3, r1
 80065ac:	71bb      	strb	r3, [r7, #6]
 80065ae:	4613      	mov	r3, r2
 80065b0:	717b      	strb	r3, [r7, #5]
    return st25r3916ModifyRegister(reg, valueMask, (valueMask & value) );
 80065b2:	79ba      	ldrb	r2, [r7, #6]
 80065b4:	797b      	ldrb	r3, [r7, #5]
 80065b6:	4013      	ands	r3, r2
 80065b8:	b2da      	uxtb	r2, r3
 80065ba:	79b9      	ldrb	r1, [r7, #6]
 80065bc:	79fb      	ldrb	r3, [r7, #7]
 80065be:	4618      	mov	r0, r3
 80065c0:	f000 f805 	bl	80065ce <st25r3916ModifyRegister>
 80065c4:	4603      	mov	r3, r0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <st25r3916ModifyRegister>:


/*******************************************************************************/
ReturnCode st25r3916ModifyRegister( uint8_t reg, uint8_t clr_mask, uint8_t set_mask )
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b084      	sub	sp, #16
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	4603      	mov	r3, r0
 80065d6:	71fb      	strb	r3, [r7, #7]
 80065d8:	460b      	mov	r3, r1
 80065da:	71bb      	strb	r3, [r7, #6]
 80065dc:	4613      	mov	r3, r2
 80065de:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 80065e0:	f107 020c 	add.w	r2, r7, #12
 80065e4:	79fb      	ldrb	r3, [r7, #7]
 80065e6:	4611      	mov	r1, r2
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7ff fde7 	bl	80061bc <st25r3916ReadRegister>
 80065ee:	4603      	mov	r3, r0
 80065f0:	81fb      	strh	r3, [r7, #14]
 80065f2:	89fb      	ldrh	r3, [r7, #14]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d001      	beq.n	80065fc <st25r3916ModifyRegister+0x2e>
 80065f8:	89fb      	ldrh	r3, [r7, #14]
 80065fa:	e019      	b.n	8006630 <st25r3916ModifyRegister+0x62>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~clr_mask);
 80065fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006600:	43db      	mvns	r3, r3
 8006602:	b25a      	sxtb	r2, r3
 8006604:	7b3b      	ldrb	r3, [r7, #12]
 8006606:	b25b      	sxtb	r3, r3
 8006608:	4013      	ands	r3, r2
 800660a:	b25b      	sxtb	r3, r3
 800660c:	737b      	strb	r3, [r7, #13]
    wrVal |= set_mask;
 800660e:	7b7a      	ldrb	r2, [r7, #13]
 8006610:	797b      	ldrb	r3, [r7, #5]
 8006612:	4313      	orrs	r3, r2
 8006614:	737b      	strb	r3, [r7, #13]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == wrVal) )
 8006616:	7b3b      	ldrb	r3, [r7, #12]
 8006618:	7b7a      	ldrb	r2, [r7, #13]
 800661a:	429a      	cmp	r2, r3
 800661c:	d101      	bne.n	8006622 <st25r3916ModifyRegister+0x54>
    {
        return RFAL_ERR_NONE;
 800661e:	2300      	movs	r3, #0
 8006620:	e006      	b.n	8006630 <st25r3916ModifyRegister+0x62>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, wrVal );
 8006622:	7b7a      	ldrb	r2, [r7, #13]
 8006624:	79fb      	ldrb	r3, [r7, #7]
 8006626:	4611      	mov	r1, r2
 8006628:	4618      	mov	r0, r3
 800662a:	f7ff fe05 	bl	8006238 <st25r3916WriteRegister>
 800662e:	4603      	mov	r3, r0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <st25r3916ChangeTestRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ChangeTestRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	4603      	mov	r3, r0
 8006640:	71fb      	strb	r3, [r7, #7]
 8006642:	460b      	mov	r3, r1
 8006644:	71bb      	strb	r3, [r7, #6]
 8006646:	4613      	mov	r3, r2
 8006648:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadTestRegister(reg, &rdVal) );
 800664a:	f107 020c 	add.w	r2, r7, #12
 800664e:	79fb      	ldrb	r3, [r7, #7]
 8006650:	4611      	mov	r1, r2
 8006652:	4618      	mov	r0, r3
 8006654:	f7ff fefa 	bl	800644c <st25r3916ReadTestRegister>
 8006658:	4603      	mov	r3, r0
 800665a:	81fb      	strh	r3, [r7, #14]
 800665c:	89fb      	ldrh	r3, [r7, #14]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <st25r3916ChangeTestRegisterBits+0x2e>
 8006662:	89fb      	ldrh	r3, [r7, #14]
 8006664:	e01c      	b.n	80066a0 <st25r3916ChangeTestRegisterBits+0x68>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~valueMask);
 8006666:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800666a:	43db      	mvns	r3, r3
 800666c:	b25a      	sxtb	r2, r3
 800666e:	7b3b      	ldrb	r3, [r7, #12]
 8006670:	b25b      	sxtb	r3, r3
 8006672:	4013      	ands	r3, r2
 8006674:	b25b      	sxtb	r3, r3
 8006676:	737b      	strb	r3, [r7, #13]
    wrVal |= (uint8_t)(value & valueMask);
 8006678:	797a      	ldrb	r2, [r7, #5]
 800667a:	79bb      	ldrb	r3, [r7, #6]
 800667c:	4013      	ands	r3, r2
 800667e:	b2da      	uxtb	r2, r3
 8006680:	7b7b      	ldrb	r3, [r7, #13]
 8006682:	4313      	orrs	r3, r2
 8006684:	737b      	strb	r3, [r7, #13]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == wrVal) )
 8006686:	7b3b      	ldrb	r3, [r7, #12]
 8006688:	7b7a      	ldrb	r2, [r7, #13]
 800668a:	429a      	cmp	r2, r3
 800668c:	d101      	bne.n	8006692 <st25r3916ChangeTestRegisterBits+0x5a>
    {
        return RFAL_ERR_NONE;
 800668e:	2300      	movs	r3, #0
 8006690:	e006      	b.n	80066a0 <st25r3916ChangeTestRegisterBits+0x68>
    }
    
    /* Write new reg value */
    return st25r3916WriteTestRegister(reg, wrVal );
 8006692:	7b7a      	ldrb	r2, [r7, #13]
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	4611      	mov	r1, r2
 8006698:	4618      	mov	r0, r3
 800669a:	f7ff fef8 	bl	800648e <st25r3916WriteTestRegister>
 800669e:	4603      	mov	r3, r0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <st25r3916CheckReg>:


/*******************************************************************************/
bool st25r3916CheckReg( uint8_t reg, uint8_t mask, uint8_t val )
{    
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	4603      	mov	r3, r0
 80066b0:	71fb      	strb	r3, [r7, #7]
 80066b2:	460b      	mov	r3, r1
 80066b4:	71bb      	strb	r3, [r7, #6]
 80066b6:	4613      	mov	r3, r2
 80066b8:	717b      	strb	r3, [r7, #5]
    uint8_t regVal;
    
    regVal = 0;
 80066ba:	2300      	movs	r3, #0
 80066bc:	73fb      	strb	r3, [r7, #15]
    st25r3916ReadRegister( reg, &regVal );
 80066be:	f107 020f 	add.w	r2, r7, #15
 80066c2:	79fb      	ldrb	r3, [r7, #7]
 80066c4:	4611      	mov	r1, r2
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7ff fd78 	bl	80061bc <st25r3916ReadRegister>
    
    return ( (regVal & mask) == val );
 80066cc:	7bfa      	ldrb	r2, [r7, #15]
 80066ce:	79bb      	ldrb	r3, [r7, #6]
 80066d0:	4013      	ands	r3, r2
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	797a      	ldrb	r2, [r7, #5]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	bf0c      	ite	eq
 80066da:	2301      	moveq	r3, #1
 80066dc:	2300      	movne	r3, #0
 80066de:	b2db      	uxtb	r3, r3
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <st25r3916IsRegValid>:


/*******************************************************************************/
bool st25r3916IsRegValid( uint8_t reg )
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	4603      	mov	r3, r0
 80066f0:	71fb      	strb	r3, [r7, #7]
    if( !(( (int16_t)reg >= (int16_t)ST25R3916_REG_IO_CONF1) && (reg <= (ST25R3916_SPACE_B | ST25R3916_REG_IC_IDENTITY)) ))
 80066f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	da01      	bge.n	80066fe <st25r3916IsRegValid+0x16>
    {
        return false;
 80066fa:	2300      	movs	r3, #0
 80066fc:	e000      	b.n	8006700 <st25r3916IsRegValid+0x18>
    }    
    return true;
 80066fe:	2301      	movs	r3, #1
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <__NVIC_EnableIRQ>:
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	4603      	mov	r3, r0
 8006714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800671a:	2b00      	cmp	r3, #0
 800671c:	db0b      	blt.n	8006736 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800671e:	79fb      	ldrb	r3, [r7, #7]
 8006720:	f003 021f 	and.w	r2, r3, #31
 8006724:	4907      	ldr	r1, [pc, #28]	@ (8006744 <__NVIC_EnableIRQ+0x38>)
 8006726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800672a:	095b      	lsrs	r3, r3, #5
 800672c:	2001      	movs	r0, #1
 800672e:	fa00 f202 	lsl.w	r2, r0, r2
 8006732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop
 8006744:	e000e100 	.word	0xe000e100

08006748 <__NVIC_DisableIRQ>:
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	4603      	mov	r3, r0
 8006750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006756:	2b00      	cmp	r3, #0
 8006758:	db12      	blt.n	8006780 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800675a:	79fb      	ldrb	r3, [r7, #7]
 800675c:	f003 021f 	and.w	r2, r3, #31
 8006760:	490a      	ldr	r1, [pc, #40]	@ (800678c <__NVIC_DisableIRQ+0x44>)
 8006762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006766:	095b      	lsrs	r3, r3, #5
 8006768:	2001      	movs	r0, #1
 800676a:	fa00 f202 	lsl.w	r2, r0, r2
 800676e:	3320      	adds	r3, #32
 8006770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006774:	f3bf 8f4f 	dsb	sy
}
 8006778:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800677a:	f3bf 8f6f 	isb	sy
}
 800677e:	bf00      	nop
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	e000e100 	.word	0xe000e100

08006790 <st25r3916InitInterrupts>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
void st25r3916InitInterrupts( void )
{
 8006790:	b480      	push	{r7}
 8006792:	af00      	add	r7, sp, #0
    platformIrqST25RPinInitialize();
    platformIrqST25RSetCallback( st25r3916Isr );
    
    
    st25r3916interrupt.callback     = NULL;
 8006794:	4b08      	ldr	r3, [pc, #32]	@ (80067b8 <st25r3916InitInterrupts+0x28>)
 8006796:	2200      	movs	r2, #0
 8006798:	605a      	str	r2, [r3, #4]
    st25r3916interrupt.prevCallback = NULL;
 800679a:	4b07      	ldr	r3, [pc, #28]	@ (80067b8 <st25r3916InitInterrupts+0x28>)
 800679c:	2200      	movs	r2, #0
 800679e:	601a      	str	r2, [r3, #0]
    st25r3916interrupt.status       = ST25R3916_IRQ_MASK_NONE;
 80067a0:	4b05      	ldr	r3, [pc, #20]	@ (80067b8 <st25r3916InitInterrupts+0x28>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	609a      	str	r2, [r3, #8]
    st25r3916interrupt.mask         = ST25R3916_IRQ_MASK_NONE;
 80067a6:	4b04      	ldr	r3, [pc, #16]	@ (80067b8 <st25r3916InitInterrupts+0x28>)
 80067a8:	2200      	movs	r2, #0
 80067aa:	60da      	str	r2, [r3, #12]
}
 80067ac:	bf00      	nop
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	20002eac 	.word	0x20002eac

080067bc <st25r3916Isr>:


/*******************************************************************************/
void st25r3916Isr( void )
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	af00      	add	r7, sp, #0
    st25r3916CheckForReceivedInterrupts();
 80067c0:	f000 f80c 	bl	80067dc <st25r3916CheckForReceivedInterrupts>
    
    // Check if callback is set and run it
    if( NULL != st25r3916interrupt.callback )
 80067c4:	4b04      	ldr	r3, [pc, #16]	@ (80067d8 <st25r3916Isr+0x1c>)
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <st25r3916Isr+0x16>
    {
        st25r3916interrupt.callback();
 80067cc:	4b02      	ldr	r3, [pc, #8]	@ (80067d8 <st25r3916Isr+0x1c>)
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	4798      	blx	r3
    }
}
 80067d2:	bf00      	nop
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	20002eac 	.word	0x20002eac

080067dc <st25r3916CheckForReceivedInterrupts>:


/*******************************************************************************/
void st25r3916CheckForReceivedInterrupts( void )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
    uint8_t  iregs[ST25R3916_INT_REGS_LEN];
    uint32_t irqStatus;
    
    /* Initialize iregs */
    irqStatus = ST25R3916_IRQ_MASK_NONE;
 80067e2:	2300      	movs	r3, #0
 80067e4:	607b      	str	r3, [r7, #4]
    RFAL_MEMSET( iregs, (int32_t)(ST25R3916_IRQ_MASK_ALL & 0xFFU), ST25R3916_INT_REGS_LEN );
 80067e6:	463b      	mov	r3, r7
 80067e8:	2204      	movs	r2, #4
 80067ea:	21ff      	movs	r1, #255	@ 0xff
 80067ec:	4618      	mov	r0, r3
 80067ee:	f015 fe29 	bl	801c444 <memset>
    
    
    /* In case the IRQ is Edge (not Level) triggered read IRQs until done */
   while( platformGpioIsHigh( ST25R_INT_PORT, ST25R_INT_PIN ) )
 80067f2:	e019      	b.n	8006828 <st25r3916CheckForReceivedInterrupts+0x4c>
   {
       st25r3916ReadMultipleRegisters( ST25R3916_REG_IRQ_MAIN, iregs, ST25R3916_INT_REGS_LEN );
 80067f4:	463b      	mov	r3, r7
 80067f6:	2204      	movs	r2, #4
 80067f8:	4619      	mov	r1, r3
 80067fa:	201a      	movs	r0, #26
 80067fc:	f7ff fcef 	bl	80061de <st25r3916ReadMultipleRegisters>
       
       irqStatus |= (uint32_t)iregs[0];
 8006800:	783b      	ldrb	r3, [r7, #0]
 8006802:	461a      	mov	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4313      	orrs	r3, r2
 8006808:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[1]<<8;
 800680a:	787b      	ldrb	r3, [r7, #1]
 800680c:	021b      	lsls	r3, r3, #8
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	4313      	orrs	r3, r2
 8006812:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[2]<<16;
 8006814:	78bb      	ldrb	r3, [r7, #2]
 8006816:	041b      	lsls	r3, r3, #16
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	4313      	orrs	r3, r2
 800681c:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[3]<<24;
 800681e:	78fb      	ldrb	r3, [r7, #3]
 8006820:	061b      	lsls	r3, r3, #24
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	4313      	orrs	r3, r2
 8006826:	607b      	str	r3, [r7, #4]
   while( platformGpioIsHigh( ST25R_INT_PORT, ST25R_INT_PIN ) )
 8006828:	2101      	movs	r1, #1
 800682a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800682e:	f000 fe57 	bl	80074e0 <HAL_GPIO_ReadPin>
 8006832:	4603      	mov	r3, r0
 8006834:	2b01      	cmp	r3, #1
 8006836:	d0dd      	beq.n	80067f4 <st25r3916CheckForReceivedInterrupts+0x18>
   }
   
   /* Forward all interrupts, even masked ones to application */
   platformProtectST25RIrqStatus();
 8006838:	4b16      	ldr	r3, [pc, #88]	@ (8006894 <st25r3916CheckForReceivedInterrupts+0xb8>)
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	3301      	adds	r3, #1
 800683e:	b2da      	uxtb	r2, r3
 8006840:	4b14      	ldr	r3, [pc, #80]	@ (8006894 <st25r3916CheckForReceivedInterrupts+0xb8>)
 8006842:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8006844:	f3bf 8f4f 	dsb	sy
}
 8006848:	bf00      	nop
 800684a:	2006      	movs	r0, #6
 800684c:	f7ff ff7c 	bl	8006748 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8006850:	f3bf 8f4f 	dsb	sy
}
 8006854:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006856:	f3bf 8f6f 	isb	sy
}
 800685a:	bf00      	nop
   st25r3916interrupt.status |= irqStatus;
 800685c:	4b0e      	ldr	r3, [pc, #56]	@ (8006898 <st25r3916CheckForReceivedInterrupts+0xbc>)
 800685e:	689a      	ldr	r2, [r3, #8]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4313      	orrs	r3, r2
 8006864:	4a0c      	ldr	r2, [pc, #48]	@ (8006898 <st25r3916CheckForReceivedInterrupts+0xbc>)
 8006866:	6093      	str	r3, [r2, #8]
   platformUnprotectST25RIrqStatus();
 8006868:	4b0a      	ldr	r3, [pc, #40]	@ (8006894 <st25r3916CheckForReceivedInterrupts+0xb8>)
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	3b01      	subs	r3, #1
 800686e:	b2da      	uxtb	r2, r3
 8006870:	4b08      	ldr	r3, [pc, #32]	@ (8006894 <st25r3916CheckForReceivedInterrupts+0xb8>)
 8006872:	701a      	strb	r2, [r3, #0]
 8006874:	4b07      	ldr	r3, [pc, #28]	@ (8006894 <st25r3916CheckForReceivedInterrupts+0xb8>)
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d102      	bne.n	8006882 <st25r3916CheckForReceivedInterrupts+0xa6>
 800687c:	2006      	movs	r0, #6
 800687e:	f7ff ff45 	bl	800670c <__NVIC_EnableIRQ>
   
   /* Send an IRQ event to LED handling */
   st25r3916ledEvtIrq( st25r3916interrupt.status );
 8006882:	4b05      	ldr	r3, [pc, #20]	@ (8006898 <st25r3916CheckForReceivedInterrupts+0xbc>)
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	4618      	mov	r0, r3
 8006888:	f000 f941 	bl	8006b0e <st25r3916ledEvtIrq>
}
 800688c:	bf00      	nop
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	200000b8 	.word	0x200000b8
 8006898:	20002eac 	.word	0x20002eac

0800689c <st25r3916ModifyInterrupts>:


/*******************************************************************************/
void st25r3916ModifyInterrupts(uint32_t clr_mask, uint32_t set_mask)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
    uint8_t  i;
    uint32_t old_mask;
    uint32_t new_mask;
    

    old_mask = st25r3916interrupt.mask;
 80068a6:	4b1e      	ldr	r3, [pc, #120]	@ (8006920 <st25r3916ModifyInterrupts+0x84>)
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	613b      	str	r3, [r7, #16]
    new_mask = ((~old_mask & set_mask) | (old_mask & clr_mask));
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	43da      	mvns	r2, r3
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	401a      	ands	r2, r3
 80068b4:	6939      	ldr	r1, [r7, #16]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	400b      	ands	r3, r1
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]
    st25r3916interrupt.mask &= ~clr_mask;
 80068be:	4b18      	ldr	r3, [pc, #96]	@ (8006920 <st25r3916ModifyInterrupts+0x84>)
 80068c0:	68da      	ldr	r2, [r3, #12]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	43db      	mvns	r3, r3
 80068c6:	4013      	ands	r3, r2
 80068c8:	4a15      	ldr	r2, [pc, #84]	@ (8006920 <st25r3916ModifyInterrupts+0x84>)
 80068ca:	60d3      	str	r3, [r2, #12]
    st25r3916interrupt.mask |= set_mask;
 80068cc:	4b14      	ldr	r3, [pc, #80]	@ (8006920 <st25r3916ModifyInterrupts+0x84>)
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	4a12      	ldr	r2, [pc, #72]	@ (8006920 <st25r3916ModifyInterrupts+0x84>)
 80068d6:	60d3      	str	r3, [r2, #12]
    
    for(i=0; i<ST25R3916_INT_REGS_LEN; i++)
 80068d8:	2300      	movs	r3, #0
 80068da:	75fb      	strb	r3, [r7, #23]
 80068dc:	e019      	b.n	8006912 <st25r3916ModifyInterrupts+0x76>
    { 
        if( ((new_mask >> (8U*i)) & 0xFFU) == 0U )
 80068de:	7dfb      	ldrb	r3, [r7, #23]
 80068e0:	00db      	lsls	r3, r3, #3
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00d      	beq.n	800690a <st25r3916ModifyInterrupts+0x6e>
        {
            continue;
        }
        
        st25r3916WriteRegister(ST25R3916_REG_IRQ_MASK_MAIN + i, (uint8_t)((st25r3916interrupt.mask>>(8U*i)) & 0xFFU) );
 80068ee:	7dfb      	ldrb	r3, [r7, #23]
 80068f0:	3316      	adds	r3, #22
 80068f2:	b2d8      	uxtb	r0, r3
 80068f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006920 <st25r3916ModifyInterrupts+0x84>)
 80068f6:	68da      	ldr	r2, [r3, #12]
 80068f8:	7dfb      	ldrb	r3, [r7, #23]
 80068fa:	00db      	lsls	r3, r3, #3
 80068fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006900:	b2db      	uxtb	r3, r3
 8006902:	4619      	mov	r1, r3
 8006904:	f7ff fc98 	bl	8006238 <st25r3916WriteRegister>
 8006908:	e000      	b.n	800690c <st25r3916ModifyInterrupts+0x70>
            continue;
 800690a:	bf00      	nop
    for(i=0; i<ST25R3916_INT_REGS_LEN; i++)
 800690c:	7dfb      	ldrb	r3, [r7, #23]
 800690e:	3301      	adds	r3, #1
 8006910:	75fb      	strb	r3, [r7, #23]
 8006912:	7dfb      	ldrb	r3, [r7, #23]
 8006914:	2b03      	cmp	r3, #3
 8006916:	d9e2      	bls.n	80068de <st25r3916ModifyInterrupts+0x42>
    }
    return;
 8006918:	bf00      	nop
}
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	20002eac 	.word	0x20002eac

08006924 <st25r3916WaitForInterruptsTimed>:


/*******************************************************************************/
uint32_t st25r3916WaitForInterruptsTimed( uint32_t mask, uint16_t tmo )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	460b      	mov	r3, r1
 800692e:	807b      	strh	r3, [r7, #2]
    uint32_t tmrDelay;
    uint32_t status;
    
    tmrDelay = platformTimerCreate( tmo );
 8006930:	887b      	ldrh	r3, [r7, #2]
 8006932:	4618      	mov	r0, r3
 8006934:	f000 f965 	bl	8006c02 <timerCalculateTimer>
 8006938:	60f8      	str	r0, [r7, #12]
    
    /* Run until specific interrupt has happen or the timer has expired */
    do 
    {
        status = (st25r3916interrupt.status & mask);
 800693a:	4b22      	ldr	r3, [pc, #136]	@ (80069c4 <st25r3916WaitForInterruptsTimed+0xa0>)
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	4013      	ands	r3, r2
 8006942:	60bb      	str	r3, [r7, #8]
    } while( ( (!platformTimerIsExpired( tmrDelay )) || (tmo == 0U)) && (status == 0U) );
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 f96a 	bl	8006c1e <timerIsExpired>
 800694a:	4603      	mov	r3, r0
 800694c:	f083 0301 	eor.w	r3, r3, #1
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b00      	cmp	r3, #0
 8006954:	d102      	bne.n	800695c <st25r3916WaitForInterruptsTimed+0x38>
 8006956:	887b      	ldrh	r3, [r7, #2]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d102      	bne.n	8006962 <st25r3916WaitForInterruptsTimed+0x3e>
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d0eb      	beq.n	800693a <st25r3916WaitForInterruptsTimed+0x16>
    
    platformTimerDestroy( tmrDelay );

    status = st25r3916interrupt.status & mask;
 8006962:	4b18      	ldr	r3, [pc, #96]	@ (80069c4 <st25r3916WaitForInterruptsTimed+0xa0>)
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	4013      	ands	r3, r2
 800696a:	60bb      	str	r3, [r7, #8]
    
    platformProtectST25RIrqStatus();
 800696c:	4b16      	ldr	r3, [pc, #88]	@ (80069c8 <st25r3916WaitForInterruptsTimed+0xa4>)
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	3301      	adds	r3, #1
 8006972:	b2da      	uxtb	r2, r3
 8006974:	4b14      	ldr	r3, [pc, #80]	@ (80069c8 <st25r3916WaitForInterruptsTimed+0xa4>)
 8006976:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8006978:	f3bf 8f4f 	dsb	sy
}
 800697c:	bf00      	nop
 800697e:	2006      	movs	r0, #6
 8006980:	f7ff fee2 	bl	8006748 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8006984:	f3bf 8f4f 	dsb	sy
}
 8006988:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800698a:	f3bf 8f6f 	isb	sy
}
 800698e:	bf00      	nop
    st25r3916interrupt.status &= ~status;
 8006990:	4b0c      	ldr	r3, [pc, #48]	@ (80069c4 <st25r3916WaitForInterruptsTimed+0xa0>)
 8006992:	689a      	ldr	r2, [r3, #8]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	43db      	mvns	r3, r3
 8006998:	4013      	ands	r3, r2
 800699a:	4a0a      	ldr	r2, [pc, #40]	@ (80069c4 <st25r3916WaitForInterruptsTimed+0xa0>)
 800699c:	6093      	str	r3, [r2, #8]
    platformUnprotectST25RIrqStatus();
 800699e:	4b0a      	ldr	r3, [pc, #40]	@ (80069c8 <st25r3916WaitForInterruptsTimed+0xa4>)
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	3b01      	subs	r3, #1
 80069a4:	b2da      	uxtb	r2, r3
 80069a6:	4b08      	ldr	r3, [pc, #32]	@ (80069c8 <st25r3916WaitForInterruptsTimed+0xa4>)
 80069a8:	701a      	strb	r2, [r3, #0]
 80069aa:	4b07      	ldr	r3, [pc, #28]	@ (80069c8 <st25r3916WaitForInterruptsTimed+0xa4>)
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d102      	bne.n	80069b8 <st25r3916WaitForInterruptsTimed+0x94>
 80069b2:	2006      	movs	r0, #6
 80069b4:	f7ff feaa 	bl	800670c <__NVIC_EnableIRQ>
    
    return status;
 80069b8:	68bb      	ldr	r3, [r7, #8]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3710      	adds	r7, #16
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20002eac 	.word	0x20002eac
 80069c8:	200000b8 	.word	0x200000b8

080069cc <st25r3916GetInterrupt>:


/*******************************************************************************/
uint32_t st25r3916GetInterrupt( uint32_t mask )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
    uint32_t irqs;

    irqs = (st25r3916interrupt.status & mask);
 80069d4:	4b19      	ldr	r3, [pc, #100]	@ (8006a3c <st25r3916GetInterrupt+0x70>)
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	4013      	ands	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]
    if(irqs != ST25R3916_IRQ_MASK_NONE)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d025      	beq.n	8006a30 <st25r3916GetInterrupt+0x64>
    {
        platformProtectST25RIrqStatus();
 80069e4:	4b16      	ldr	r3, [pc, #88]	@ (8006a40 <st25r3916GetInterrupt+0x74>)
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	3301      	adds	r3, #1
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	4b14      	ldr	r3, [pc, #80]	@ (8006a40 <st25r3916GetInterrupt+0x74>)
 80069ee:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80069f0:	f3bf 8f4f 	dsb	sy
}
 80069f4:	bf00      	nop
 80069f6:	2006      	movs	r0, #6
 80069f8:	f7ff fea6 	bl	8006748 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 80069fc:	f3bf 8f4f 	dsb	sy
}
 8006a00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006a02:	f3bf 8f6f 	isb	sy
}
 8006a06:	bf00      	nop
        st25r3916interrupt.status &= ~irqs;
 8006a08:	4b0c      	ldr	r3, [pc, #48]	@ (8006a3c <st25r3916GetInterrupt+0x70>)
 8006a0a:	689a      	ldr	r2, [r3, #8]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	43db      	mvns	r3, r3
 8006a10:	4013      	ands	r3, r2
 8006a12:	4a0a      	ldr	r2, [pc, #40]	@ (8006a3c <st25r3916GetInterrupt+0x70>)
 8006a14:	6093      	str	r3, [r2, #8]
        platformUnprotectST25RIrqStatus();
 8006a16:	4b0a      	ldr	r3, [pc, #40]	@ (8006a40 <st25r3916GetInterrupt+0x74>)
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	4b08      	ldr	r3, [pc, #32]	@ (8006a40 <st25r3916GetInterrupt+0x74>)
 8006a20:	701a      	strb	r2, [r3, #0]
 8006a22:	4b07      	ldr	r3, [pc, #28]	@ (8006a40 <st25r3916GetInterrupt+0x74>)
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d102      	bne.n	8006a30 <st25r3916GetInterrupt+0x64>
 8006a2a:	2006      	movs	r0, #6
 8006a2c:	f7ff fe6e 	bl	800670c <__NVIC_EnableIRQ>
    }

    return irqs;
 8006a30:	68fb      	ldr	r3, [r7, #12]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20002eac 	.word	0x20002eac
 8006a40:	200000b8 	.word	0x200000b8

08006a44 <st25r3916ClearAndEnableInterrupts>:


/*******************************************************************************/
void st25r3916ClearAndEnableInterrupts( uint32_t mask )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
    st25r3916GetInterrupt( mask );
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f7ff ffbd 	bl	80069cc <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( mask );
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 f804 	bl	8006a60 <st25r3916EnableInterrupts>
}
 8006a58:	bf00      	nop
 8006a5a:	3708      	adds	r7, #8
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <st25r3916EnableInterrupts>:


/*******************************************************************************/
void st25r3916EnableInterrupts(uint32_t mask)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
    st25r3916ModifyInterrupts(mask, 0);
 8006a68:	2100      	movs	r1, #0
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff ff16 	bl	800689c <st25r3916ModifyInterrupts>
}
 8006a70:	bf00      	nop
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <st25r3916DisableInterrupts>:


/*******************************************************************************/
void st25r3916DisableInterrupts(uint32_t mask)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
    st25r3916ModifyInterrupts(0, mask);
 8006a80:	6879      	ldr	r1, [r7, #4]
 8006a82:	2000      	movs	r0, #0
 8006a84:	f7ff ff0a 	bl	800689c <st25r3916ModifyInterrupts>
}
 8006a88:	bf00      	nop
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <st25r3916ClearInterrupts>:

/*******************************************************************************/
void st25r3916ClearInterrupts( void )
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
    uint8_t iregs[ST25R3916_INT_REGS_LEN];

    st25r3916ReadMultipleRegisters(ST25R3916_REG_IRQ_MAIN, iregs, ST25R3916_INT_REGS_LEN);
 8006a96:	1d3b      	adds	r3, r7, #4
 8006a98:	2204      	movs	r2, #4
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	201a      	movs	r0, #26
 8006a9e:	f7ff fb9e 	bl	80061de <st25r3916ReadMultipleRegisters>

    platformProtectST25RIrqStatus();
 8006aa2:	4b13      	ldr	r3, [pc, #76]	@ (8006af0 <st25r3916ClearInterrupts+0x60>)
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	b2da      	uxtb	r2, r3
 8006aaa:	4b11      	ldr	r3, [pc, #68]	@ (8006af0 <st25r3916ClearInterrupts+0x60>)
 8006aac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8006aae:	f3bf 8f4f 	dsb	sy
}
 8006ab2:	bf00      	nop
 8006ab4:	2006      	movs	r0, #6
 8006ab6:	f7ff fe47 	bl	8006748 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8006aba:	f3bf 8f4f 	dsb	sy
}
 8006abe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006ac0:	f3bf 8f6f 	isb	sy
}
 8006ac4:	bf00      	nop
    st25r3916interrupt.status = ST25R3916_IRQ_MASK_NONE;
 8006ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8006af4 <st25r3916ClearInterrupts+0x64>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	609a      	str	r2, [r3, #8]
    platformUnprotectST25RIrqStatus();
 8006acc:	4b08      	ldr	r3, [pc, #32]	@ (8006af0 <st25r3916ClearInterrupts+0x60>)
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b2da      	uxtb	r2, r3
 8006ad4:	4b06      	ldr	r3, [pc, #24]	@ (8006af0 <st25r3916ClearInterrupts+0x60>)
 8006ad6:	701a      	strb	r2, [r3, #0]
 8006ad8:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <st25r3916ClearInterrupts+0x60>)
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d103      	bne.n	8006ae8 <st25r3916ClearInterrupts+0x58>
 8006ae0:	2006      	movs	r0, #6
 8006ae2:	f7ff fe13 	bl	800670c <__NVIC_EnableIRQ>
    return;
 8006ae6:	bf00      	nop
 8006ae8:	bf00      	nop
}
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	200000b8 	.word	0x200000b8
 8006af4:	20002eac 	.word	0x20002eac

08006af8 <st25r3916ledInit>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

void st25r3916ledInit( void )
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	af00      	add	r7, sp, #0
    /* Initialize LEDs if existing and defined */
    platformLedsInitialize();
    
    st25r3916ledRxOff();
    st25r3916ledFieldOff();
 8006afc:	2200      	movs	r2, #0
 8006afe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006b06:	f000 fd03 	bl	8007510 <HAL_GPIO_WritePin>
}
 8006b0a:	bf00      	nop
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <st25r3916ledEvtIrq>:


/*******************************************************************************/
void st25r3916ledEvtIrq( uint32_t irqs )
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b082      	sub	sp, #8
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
    if( (irqs & (ST25R3916_IRQ_MASK_TXE | ST25R3916_IRQ_MASK_CAT) ) != 0U )
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f403 7302 	and.w	r3, r3, #520	@ 0x208
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d006      	beq.n	8006b2e <st25r3916ledEvtIrq+0x20>
    {
        st25r3916ledFieldOn();
 8006b20:	2201      	movs	r2, #1
 8006b22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006b2a:	f000 fcf1 	bl	8007510 <HAL_GPIO_WritePin>
    if( (irqs & (ST25R3916_IRQ_MASK_RXE  | ST25R3916_IRQ_MASK_NRE    | ST25R3916_IRQ_MASK_RX_REST | ST25R3916_IRQ_MASK_RXE_PTA |                                                 
                 ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_WU_F    | ST25R3916_IRQ_MASK_RFU2)   ) != 0U ) 
    {
        st25r3916ledRxOff();
    }
}
 8006b2e:	bf00      	nop
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <st25r3916ledEvtWrReg>:


/*******************************************************************************/
void st25r3916ledEvtWrReg( uint8_t reg, uint8_t val )
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b082      	sub	sp, #8
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	460a      	mov	r2, r1
 8006b40:	71fb      	strb	r3, [r7, #7]
 8006b42:	4613      	mov	r3, r2
 8006b44:	71bb      	strb	r3, [r7, #6]
    if( reg == ST25R3916_REG_OP_CONTROL )
 8006b46:	79fb      	ldrb	r3, [r7, #7]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d114      	bne.n	8006b76 <st25r3916ledEvtWrReg+0x40>
    {
        if( (ST25R3916_REG_OP_CONTROL_tx_en & val) != 0U )
 8006b4c:	79bb      	ldrb	r3, [r7, #6]
 8006b4e:	f003 0308 	and.w	r3, r3, #8
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d007      	beq.n	8006b68 <st25r3916ledEvtWrReg+0x32>
        {
            st25r3916ledFieldOn();
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006b62:	f000 fcd5 	bl	8007510 <HAL_GPIO_WritePin>
        else
        {
            st25r3916ledFieldOff();
        }
    }
}
 8006b66:	e006      	b.n	8006b76 <st25r3916ledEvtWrReg+0x40>
            st25r3916ledFieldOff();
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006b72:	f000 fccd 	bl	8007510 <HAL_GPIO_WritePin>
}
 8006b76:	bf00      	nop
 8006b78:	3708      	adds	r7, #8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}

08006b7e <st25r3916ledEvtWrMultiReg>:


/*******************************************************************************/
void st25r3916ledEvtWrMultiReg( uint8_t reg, const uint8_t* vals, uint8_t len )
{
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b084      	sub	sp, #16
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	4603      	mov	r3, r0
 8006b86:	6039      	str	r1, [r7, #0]
 8006b88:	71fb      	strb	r3, [r7, #7]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	71bb      	strb	r3, [r7, #6]
    uint8_t i;
    
    for(i=0; i<(len); i++)
 8006b8e:	2300      	movs	r3, #0
 8006b90:	73fb      	strb	r3, [r7, #15]
 8006b92:	e00d      	b.n	8006bb0 <st25r3916ledEvtWrMultiReg+0x32>
    {
        st25r3916ledEvtWrReg( (reg+i), vals[i] );
 8006b94:	79fa      	ldrb	r2, [r7, #7]
 8006b96:	7bfb      	ldrb	r3, [r7, #15]
 8006b98:	4413      	add	r3, r2
 8006b9a:	b2d8      	uxtb	r0, r3
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
 8006b9e:	683a      	ldr	r2, [r7, #0]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	f7ff ffc6 	bl	8006b36 <st25r3916ledEvtWrReg>
    for(i=0; i<(len); i++)
 8006baa:	7bfb      	ldrb	r3, [r7, #15]
 8006bac:	3301      	adds	r3, #1
 8006bae:	73fb      	strb	r3, [r7, #15]
 8006bb0:	7bfa      	ldrb	r2, [r7, #15]
 8006bb2:	79bb      	ldrb	r3, [r7, #6]
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d3ed      	bcc.n	8006b94 <st25r3916ledEvtWrMultiReg+0x16>
    }
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <st25r3916ledEvtCmd>:


/*******************************************************************************/
void st25r3916ledEvtCmd( uint8_t cmd )
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b082      	sub	sp, #8
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	4603      	mov	r3, r0
 8006bca:	71fb      	strb	r3, [r7, #7]
    if( (cmd >= ST25R3916_CMD_TRANSMIT_WITH_CRC) && (cmd <= ST25R3916_CMD_RESPONSE_RF_COLLISION_N) )
 8006bcc:	79fb      	ldrb	r3, [r7, #7]
 8006bce:	2bc3      	cmp	r3, #195	@ 0xc3
 8006bd0:	d909      	bls.n	8006be6 <st25r3916ledEvtCmd+0x24>
 8006bd2:	79fb      	ldrb	r3, [r7, #7]
 8006bd4:	2bc9      	cmp	r3, #201	@ 0xc9
 8006bd6:	d806      	bhi.n	8006be6 <st25r3916ledEvtCmd+0x24>
    {
        st25r3916ledFieldOff();
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006be2:	f000 fc95 	bl	8007510 <HAL_GPIO_WritePin>
    if( cmd == ST25R3916_CMD_UNMASK_RECEIVE_DATA )
    {
        st25r3916ledRxOff();
    }
    
    if( cmd == ST25R3916_CMD_SET_DEFAULT )
 8006be6:	79fb      	ldrb	r3, [r7, #7]
 8006be8:	2bc1      	cmp	r3, #193	@ 0xc1
 8006bea:	d106      	bne.n	8006bfa <st25r3916ledEvtCmd+0x38>
    {
        st25r3916ledFieldOff();
 8006bec:	2200      	movs	r2, #0
 8006bee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006bf2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006bf6:	f000 fc8b 	bl	8007510 <HAL_GPIO_WritePin>
        st25r3916ledRxOff();
    }
}
 8006bfa:	bf00      	nop
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <timerCalculateTimer>:
*/


/*******************************************************************************/
uint32_t timerCalculateTimer( uint16_t time )
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b082      	sub	sp, #8
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	4603      	mov	r3, r0
 8006c0a:	80fb      	strh	r3, [r7, #6]
  return (platformGetSysTick() + time);
 8006c0c:	f7fa fe76 	bl	80018fc <BSP_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	88fb      	ldrh	r3, [r7, #6]
 8006c14:	4413      	add	r3, r2
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3708      	adds	r7, #8
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <timerIsExpired>:


/*******************************************************************************/
bool timerIsExpired( uint32_t timer )
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  uint32_t uDiff;
  int32_t sDiff;
  
  uDiff = (timer - platformGetSysTick());   /* Calculate the diff between the timers */
 8006c26:	f7fa fe69 	bl	80018fc <BSP_GetTick>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	1a9b      	subs	r3, r3, r2
 8006c32:	60fb      	str	r3, [r7, #12]
  sDiff = uDiff;                            /* Convert the diff to a signed var      */
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	60bb      	str	r3, [r7, #8]
   *    Signaling not expired: acceptable!
   * 2) Time roll-over case will be handled correctly: super!
   */
  
  /* Check if the given timer has expired already */
  if( sDiff < 0 )
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	da01      	bge.n	8006c42 <timerIsExpired+0x24>
  {
    return true;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e000      	b.n	8006c44 <timerIsExpired+0x26>
  }
  
  return false;
 8006c42:	2300      	movs	r3, #0
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3710      	adds	r7, #16
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8006c50:	4b06      	ldr	r3, [pc, #24]	@ (8006c6c <SystemInit+0x20>)
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	4a05      	ldr	r2, [pc, #20]	@ (8006c6c <SystemInit+0x20>)
 8006c58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006c5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8006c60:	bf00      	nop
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	e000ed00 	.word	0xe000ed00

08006c70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006c76:	2300      	movs	r3, #0
 8006c78:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006cac <HAL_Init+0x3c>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a0b      	ldr	r2, [pc, #44]	@ (8006cac <HAL_Init+0x3c>)
 8006c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c84:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006c86:	2003      	movs	r0, #3
 8006c88:	f000 f962 	bl	8006f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	f000 f80f 	bl	8006cb0 <HAL_InitTick>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d002      	beq.n	8006c9e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	71fb      	strb	r3, [r7, #7]
 8006c9c:	e001      	b.n	8006ca2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006c9e:	f7fa fc13 	bl	80014c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006ca2:	79fb      	ldrb	r3, [r7, #7]
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	40022000 	.word	0x40022000

08006cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006cbc:	4b17      	ldr	r3, [pc, #92]	@ (8006d1c <HAL_InitTick+0x6c>)
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d023      	beq.n	8006d0c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006cc4:	4b16      	ldr	r3, [pc, #88]	@ (8006d20 <HAL_InitTick+0x70>)
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	4b14      	ldr	r3, [pc, #80]	@ (8006d1c <HAL_InitTick+0x6c>)
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	4619      	mov	r1, r3
 8006cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f000 f96d 	bl	8006fba <HAL_SYSTICK_Config>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10f      	bne.n	8006d06 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b0f      	cmp	r3, #15
 8006cea:	d809      	bhi.n	8006d00 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006cec:	2200      	movs	r2, #0
 8006cee:	6879      	ldr	r1, [r7, #4]
 8006cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf4:	f000 f937 	bl	8006f66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8006d24 <HAL_InitTick+0x74>)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	e007      	b.n	8006d10 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	73fb      	strb	r3, [r7, #15]
 8006d04:	e004      	b.n	8006d10 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	73fb      	strb	r3, [r7, #15]
 8006d0a:	e001      	b.n	8006d10 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	2000002c 	.word	0x2000002c
 8006d20:	20000024 	.word	0x20000024
 8006d24:	20000028 	.word	0x20000028

08006d28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006d2c:	4b06      	ldr	r3, [pc, #24]	@ (8006d48 <HAL_IncTick+0x20>)
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	461a      	mov	r2, r3
 8006d32:	4b06      	ldr	r3, [pc, #24]	@ (8006d4c <HAL_IncTick+0x24>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4413      	add	r3, r2
 8006d38:	4a04      	ldr	r2, [pc, #16]	@ (8006d4c <HAL_IncTick+0x24>)
 8006d3a:	6013      	str	r3, [r2, #0]
}
 8006d3c:	bf00      	nop
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	2000002c 	.word	0x2000002c
 8006d4c:	20002ebc 	.word	0x20002ebc

08006d50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006d50:	b480      	push	{r7}
 8006d52:	af00      	add	r7, sp, #0
  return uwTick;
 8006d54:	4b03      	ldr	r3, [pc, #12]	@ (8006d64 <HAL_GetTick+0x14>)
 8006d56:	681b      	ldr	r3, [r3, #0]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	20002ebc 	.word	0x20002ebc

08006d68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006d70:	f7ff ffee 	bl	8006d50 <HAL_GetTick>
 8006d74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d80:	d005      	beq.n	8006d8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006d82:	4b0a      	ldr	r3, [pc, #40]	@ (8006dac <HAL_Delay+0x44>)
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	461a      	mov	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006d8e:	bf00      	nop
 8006d90:	f7ff ffde 	bl	8006d50 <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d8f7      	bhi.n	8006d90 <HAL_Delay+0x28>
  {
  }
}
 8006da0:	bf00      	nop
 8006da2:	bf00      	nop
 8006da4:	3710      	adds	r7, #16
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	2000002c 	.word	0x2000002c

08006db0 <__NVIC_SetPriorityGrouping>:
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f003 0307 	and.w	r3, r3, #7
 8006dbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006df4 <__NVIC_SetPriorityGrouping+0x44>)
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006dcc:	4013      	ands	r3, r2
 8006dce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006dd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006de2:	4a04      	ldr	r2, [pc, #16]	@ (8006df4 <__NVIC_SetPriorityGrouping+0x44>)
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	60d3      	str	r3, [r2, #12]
}
 8006de8:	bf00      	nop
 8006dea:	3714      	adds	r7, #20
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr
 8006df4:	e000ed00 	.word	0xe000ed00

08006df8 <__NVIC_GetPriorityGrouping>:
{
 8006df8:	b480      	push	{r7}
 8006dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006dfc:	4b04      	ldr	r3, [pc, #16]	@ (8006e10 <__NVIC_GetPriorityGrouping+0x18>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	0a1b      	lsrs	r3, r3, #8
 8006e02:	f003 0307 	and.w	r3, r3, #7
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	e000ed00 	.word	0xe000ed00

08006e14 <__NVIC_EnableIRQ>:
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	db0b      	blt.n	8006e3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e26:	79fb      	ldrb	r3, [r7, #7]
 8006e28:	f003 021f 	and.w	r2, r3, #31
 8006e2c:	4907      	ldr	r1, [pc, #28]	@ (8006e4c <__NVIC_EnableIRQ+0x38>)
 8006e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e32:	095b      	lsrs	r3, r3, #5
 8006e34:	2001      	movs	r0, #1
 8006e36:	fa00 f202 	lsl.w	r2, r0, r2
 8006e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006e3e:	bf00      	nop
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	e000e100 	.word	0xe000e100

08006e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	6039      	str	r1, [r7, #0]
 8006e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	db0a      	blt.n	8006e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	b2da      	uxtb	r2, r3
 8006e68:	490c      	ldr	r1, [pc, #48]	@ (8006e9c <__NVIC_SetPriority+0x4c>)
 8006e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e6e:	0112      	lsls	r2, r2, #4
 8006e70:	b2d2      	uxtb	r2, r2
 8006e72:	440b      	add	r3, r1
 8006e74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e78:	e00a      	b.n	8006e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	b2da      	uxtb	r2, r3
 8006e7e:	4908      	ldr	r1, [pc, #32]	@ (8006ea0 <__NVIC_SetPriority+0x50>)
 8006e80:	79fb      	ldrb	r3, [r7, #7]
 8006e82:	f003 030f 	and.w	r3, r3, #15
 8006e86:	3b04      	subs	r3, #4
 8006e88:	0112      	lsls	r2, r2, #4
 8006e8a:	b2d2      	uxtb	r2, r2
 8006e8c:	440b      	add	r3, r1
 8006e8e:	761a      	strb	r2, [r3, #24]
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr
 8006e9c:	e000e100 	.word	0xe000e100
 8006ea0:	e000ed00 	.word	0xe000ed00

08006ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b089      	sub	sp, #36	@ 0x24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f003 0307 	and.w	r3, r3, #7
 8006eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	f1c3 0307 	rsb	r3, r3, #7
 8006ebe:	2b04      	cmp	r3, #4
 8006ec0:	bf28      	it	cs
 8006ec2:	2304      	movcs	r3, #4
 8006ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	2b06      	cmp	r3, #6
 8006ecc:	d902      	bls.n	8006ed4 <NVIC_EncodePriority+0x30>
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	3b03      	subs	r3, #3
 8006ed2:	e000      	b.n	8006ed6 <NVIC_EncodePriority+0x32>
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	fa02 f303 	lsl.w	r3, r2, r3
 8006ee2:	43da      	mvns	r2, r3
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	401a      	ands	r2, r3
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006eec:	f04f 31ff 	mov.w	r1, #4294967295
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef6:	43d9      	mvns	r1, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006efc:	4313      	orrs	r3, r2
         );
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3724      	adds	r7, #36	@ 0x24
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
	...

08006f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f1c:	d301      	bcc.n	8006f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e00f      	b.n	8006f42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f22:	4a0a      	ldr	r2, [pc, #40]	@ (8006f4c <SysTick_Config+0x40>)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	3b01      	subs	r3, #1
 8006f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f2a:	210f      	movs	r1, #15
 8006f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f30:	f7ff ff8e 	bl	8006e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f34:	4b05      	ldr	r3, [pc, #20]	@ (8006f4c <SysTick_Config+0x40>)
 8006f36:	2200      	movs	r2, #0
 8006f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f3a:	4b04      	ldr	r3, [pc, #16]	@ (8006f4c <SysTick_Config+0x40>)
 8006f3c:	2207      	movs	r2, #7
 8006f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3708      	adds	r7, #8
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	e000e010 	.word	0xe000e010

08006f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f7ff ff29 	bl	8006db0 <__NVIC_SetPriorityGrouping>
}
 8006f5e:	bf00      	nop
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b086      	sub	sp, #24
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	60b9      	str	r1, [r7, #8]
 8006f70:	607a      	str	r2, [r7, #4]
 8006f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006f74:	2300      	movs	r3, #0
 8006f76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006f78:	f7ff ff3e 	bl	8006df8 <__NVIC_GetPriorityGrouping>
 8006f7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	68b9      	ldr	r1, [r7, #8]
 8006f82:	6978      	ldr	r0, [r7, #20]
 8006f84:	f7ff ff8e 	bl	8006ea4 <NVIC_EncodePriority>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f8e:	4611      	mov	r1, r2
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7ff ff5d 	bl	8006e50 <__NVIC_SetPriority>
}
 8006f96:	bf00      	nop
 8006f98:	3718      	adds	r7, #24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b082      	sub	sp, #8
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7ff ff31 	bl	8006e14 <__NVIC_EnableIRQ>
}
 8006fb2:	bf00      	nop
 8006fb4:	3708      	adds	r7, #8
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b082      	sub	sp, #8
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7ff ffa2 	bl	8006f0c <SysTick_Config>
 8006fc8:	4603      	mov	r3, r0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b085      	sub	sp, #20
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d008      	beq.n	8006ffc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2204      	movs	r2, #4
 8006fee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e022      	b.n	8007042 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 020e 	bic.w	r2, r2, #14
 800700a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f022 0201 	bic.w	r2, r2, #1
 800701a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007020:	f003 021c 	and.w	r2, r3, #28
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007028:	2101      	movs	r1, #1
 800702a:	fa01 f202 	lsl.w	r2, r1, r2
 800702e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8007040:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007042:	4618      	mov	r0, r3
 8007044:	3714      	adds	r7, #20
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr

0800704e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b084      	sub	sp, #16
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007056:	2300      	movs	r3, #0
 8007058:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007060:	b2db      	uxtb	r3, r3
 8007062:	2b02      	cmp	r3, #2
 8007064:	d005      	beq.n	8007072 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2204      	movs	r2, #4
 800706a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	73fb      	strb	r3, [r7, #15]
 8007070:	e029      	b.n	80070c6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f022 020e 	bic.w	r2, r2, #14
 8007080:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f022 0201 	bic.w	r2, r2, #1
 8007090:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007096:	f003 021c 	and.w	r2, r3, #28
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800709e:	2101      	movs	r1, #1
 80070a0:	fa01 f202 	lsl.w	r2, r1, r2
 80070a4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d003      	beq.n	80070c6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	4798      	blx	r3
    }
  }
  return status;
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80070d0:	b480      	push	{r7}
 80070d2:	b087      	sub	sp, #28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	460b      	mov	r3, r1
 80070da:	607a      	str	r2, [r7, #4]
 80070dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80070de:	2300      	movs	r3, #0
 80070e0:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80070e2:	7afb      	ldrb	r3, [r7, #11]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d103      	bne.n	80070f0 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	605a      	str	r2, [r3, #4]
      break;
 80070ee:	e002      	b.n	80070f6 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	75fb      	strb	r3, [r7, #23]
      break;
 80070f4:	bf00      	nop
  }

  return status;
 80070f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	371c      	adds	r7, #28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d101      	bne.n	8007118 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e003      	b.n	8007120 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	683a      	ldr	r2, [r7, #0]
 800711c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800711e:	2300      	movs	r3, #0
  }
}
 8007120:	4618      	mov	r0, r3
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	0c1b      	lsrs	r3, r3, #16
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 031f 	and.w	r3, r3, #31
 8007148:	2201      	movs	r2, #1
 800714a:	fa02 f303 	lsl.w	r3, r2, r3
 800714e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	015a      	lsls	r2, r3, #5
 8007154:	4b0c      	ldr	r3, [pc, #48]	@ (8007188 <HAL_EXTI_IRQHandler+0x5c>)
 8007156:	4413      	add	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	4013      	ands	r3, r2
 8007162:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d009      	beq.n	800717e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	693a      	ldr	r2, [r7, #16]
 800716e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d002      	beq.n	800717e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	4798      	blx	r3
    }
  }
}
 800717e:	bf00      	nop
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	40010414 	.word	0x40010414

0800718c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800718c:	b480      	push	{r7}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007196:	2300      	movs	r3, #0
 8007198:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800719a:	e17f      	b.n	800749c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	2101      	movs	r1, #1
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	fa01 f303 	lsl.w	r3, r1, r3
 80071a8:	4013      	ands	r3, r2
 80071aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f000 8171 	beq.w	8007496 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	f003 0303 	and.w	r3, r3, #3
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d005      	beq.n	80071cc <HAL_GPIO_Init+0x40>
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f003 0303 	and.w	r3, r3, #3
 80071c8:	2b02      	cmp	r3, #2
 80071ca:	d130      	bne.n	800722e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	005b      	lsls	r3, r3, #1
 80071d6:	2203      	movs	r2, #3
 80071d8:	fa02 f303 	lsl.w	r3, r2, r3
 80071dc:	43db      	mvns	r3, r3
 80071de:	693a      	ldr	r2, [r7, #16]
 80071e0:	4013      	ands	r3, r2
 80071e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	68da      	ldr	r2, [r3, #12]
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	005b      	lsls	r3, r3, #1
 80071ec:	fa02 f303 	lsl.w	r3, r2, r3
 80071f0:	693a      	ldr	r2, [r7, #16]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	693a      	ldr	r2, [r7, #16]
 80071fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007202:	2201      	movs	r2, #1
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	fa02 f303 	lsl.w	r3, r2, r3
 800720a:	43db      	mvns	r3, r3
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4013      	ands	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	091b      	lsrs	r3, r3, #4
 8007218:	f003 0201 	and.w	r2, r3, #1
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	fa02 f303 	lsl.w	r3, r2, r3
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	4313      	orrs	r3, r2
 8007226:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f003 0303 	and.w	r3, r3, #3
 8007236:	2b03      	cmp	r3, #3
 8007238:	d118      	bne.n	800726c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8007240:	2201      	movs	r2, #1
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	fa02 f303 	lsl.w	r3, r2, r3
 8007248:	43db      	mvns	r3, r3
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	4013      	ands	r3, r2
 800724e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	08db      	lsrs	r3, r3, #3
 8007256:	f003 0201 	and.w	r2, r3, #1
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	fa02 f303 	lsl.w	r3, r2, r3
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	f003 0303 	and.w	r3, r3, #3
 8007274:	2b03      	cmp	r3, #3
 8007276:	d017      	beq.n	80072a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	005b      	lsls	r3, r3, #1
 8007282:	2203      	movs	r2, #3
 8007284:	fa02 f303 	lsl.w	r3, r2, r3
 8007288:	43db      	mvns	r3, r3
 800728a:	693a      	ldr	r2, [r7, #16]
 800728c:	4013      	ands	r3, r2
 800728e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	689a      	ldr	r2, [r3, #8]
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	005b      	lsls	r3, r3, #1
 8007298:	fa02 f303 	lsl.w	r3, r2, r3
 800729c:	693a      	ldr	r2, [r7, #16]
 800729e:	4313      	orrs	r3, r2
 80072a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	693a      	ldr	r2, [r7, #16]
 80072a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f003 0303 	and.w	r3, r3, #3
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d123      	bne.n	80072fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	08da      	lsrs	r2, r3, #3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	3208      	adds	r2, #8
 80072bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	f003 0307 	and.w	r3, r3, #7
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	220f      	movs	r2, #15
 80072cc:	fa02 f303 	lsl.w	r3, r2, r3
 80072d0:	43db      	mvns	r3, r3
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4013      	ands	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	691a      	ldr	r2, [r3, #16]
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f003 0307 	and.w	r3, r3, #7
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	fa02 f303 	lsl.w	r3, r2, r3
 80072e8:	693a      	ldr	r2, [r7, #16]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	08da      	lsrs	r2, r3, #3
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	3208      	adds	r2, #8
 80072f6:	6939      	ldr	r1, [r7, #16]
 80072f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	2203      	movs	r2, #3
 8007308:	fa02 f303 	lsl.w	r3, r2, r3
 800730c:	43db      	mvns	r3, r3
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	4013      	ands	r3, r2
 8007312:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f003 0203 	and.w	r2, r3, #3
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	005b      	lsls	r3, r3, #1
 8007320:	fa02 f303 	lsl.w	r3, r2, r3
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007338:	2b00      	cmp	r3, #0
 800733a:	f000 80ac 	beq.w	8007496 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800733e:	4b5f      	ldr	r3, [pc, #380]	@ (80074bc <HAL_GPIO_Init+0x330>)
 8007340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007342:	4a5e      	ldr	r2, [pc, #376]	@ (80074bc <HAL_GPIO_Init+0x330>)
 8007344:	f043 0301 	orr.w	r3, r3, #1
 8007348:	6613      	str	r3, [r2, #96]	@ 0x60
 800734a:	4b5c      	ldr	r3, [pc, #368]	@ (80074bc <HAL_GPIO_Init+0x330>)
 800734c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	60bb      	str	r3, [r7, #8]
 8007354:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007356:	4a5a      	ldr	r2, [pc, #360]	@ (80074c0 <HAL_GPIO_Init+0x334>)
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	089b      	lsrs	r3, r3, #2
 800735c:	3302      	adds	r3, #2
 800735e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007362:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f003 0303 	and.w	r3, r3, #3
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	220f      	movs	r2, #15
 800736e:	fa02 f303 	lsl.w	r3, r2, r3
 8007372:	43db      	mvns	r3, r3
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	4013      	ands	r3, r2
 8007378:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007380:	d025      	beq.n	80073ce <HAL_GPIO_Init+0x242>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a4f      	ldr	r2, [pc, #316]	@ (80074c4 <HAL_GPIO_Init+0x338>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d01f      	beq.n	80073ca <HAL_GPIO_Init+0x23e>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a4e      	ldr	r2, [pc, #312]	@ (80074c8 <HAL_GPIO_Init+0x33c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d019      	beq.n	80073c6 <HAL_GPIO_Init+0x23a>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a4d      	ldr	r2, [pc, #308]	@ (80074cc <HAL_GPIO_Init+0x340>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d013      	beq.n	80073c2 <HAL_GPIO_Init+0x236>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a4c      	ldr	r2, [pc, #304]	@ (80074d0 <HAL_GPIO_Init+0x344>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00d      	beq.n	80073be <HAL_GPIO_Init+0x232>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a4b      	ldr	r2, [pc, #300]	@ (80074d4 <HAL_GPIO_Init+0x348>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d007      	beq.n	80073ba <HAL_GPIO_Init+0x22e>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a4a      	ldr	r2, [pc, #296]	@ (80074d8 <HAL_GPIO_Init+0x34c>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d101      	bne.n	80073b6 <HAL_GPIO_Init+0x22a>
 80073b2:	2306      	movs	r3, #6
 80073b4:	e00c      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073b6:	2307      	movs	r3, #7
 80073b8:	e00a      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073ba:	2305      	movs	r3, #5
 80073bc:	e008      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073be:	2304      	movs	r3, #4
 80073c0:	e006      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073c2:	2303      	movs	r3, #3
 80073c4:	e004      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073c6:	2302      	movs	r3, #2
 80073c8:	e002      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073ca:	2301      	movs	r3, #1
 80073cc:	e000      	b.n	80073d0 <HAL_GPIO_Init+0x244>
 80073ce:	2300      	movs	r3, #0
 80073d0:	697a      	ldr	r2, [r7, #20]
 80073d2:	f002 0203 	and.w	r2, r2, #3
 80073d6:	0092      	lsls	r2, r2, #2
 80073d8:	4093      	lsls	r3, r2
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	4313      	orrs	r3, r2
 80073de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80073e0:	4937      	ldr	r1, [pc, #220]	@ (80074c0 <HAL_GPIO_Init+0x334>)
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	089b      	lsrs	r3, r3, #2
 80073e6:	3302      	adds	r3, #2
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80073ee:	4b3b      	ldr	r3, [pc, #236]	@ (80074dc <HAL_GPIO_Init+0x350>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	43db      	mvns	r3, r3
 80073f8:	693a      	ldr	r2, [r7, #16]
 80073fa:	4013      	ands	r3, r2
 80073fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d003      	beq.n	8007412 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800740a:	693a      	ldr	r2, [r7, #16]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4313      	orrs	r3, r2
 8007410:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007412:	4a32      	ldr	r2, [pc, #200]	@ (80074dc <HAL_GPIO_Init+0x350>)
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007418:	4b30      	ldr	r3, [pc, #192]	@ (80074dc <HAL_GPIO_Init+0x350>)
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	43db      	mvns	r3, r3
 8007422:	693a      	ldr	r2, [r7, #16]
 8007424:	4013      	ands	r3, r2
 8007426:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d003      	beq.n	800743c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8007434:	693a      	ldr	r2, [r7, #16]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800743c:	4a27      	ldr	r2, [pc, #156]	@ (80074dc <HAL_GPIO_Init+0x350>)
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007442:	4b26      	ldr	r3, [pc, #152]	@ (80074dc <HAL_GPIO_Init+0x350>)
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	43db      	mvns	r3, r3
 800744c:	693a      	ldr	r2, [r7, #16]
 800744e:	4013      	ands	r3, r2
 8007450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d003      	beq.n	8007466 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800745e:	693a      	ldr	r2, [r7, #16]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	4313      	orrs	r3, r2
 8007464:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007466:	4a1d      	ldr	r2, [pc, #116]	@ (80074dc <HAL_GPIO_Init+0x350>)
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800746c:	4b1b      	ldr	r3, [pc, #108]	@ (80074dc <HAL_GPIO_Init+0x350>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	43db      	mvns	r3, r3
 8007476:	693a      	ldr	r2, [r7, #16]
 8007478:	4013      	ands	r3, r2
 800747a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007484:	2b00      	cmp	r3, #0
 8007486:	d003      	beq.n	8007490 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007490:	4a12      	ldr	r2, [pc, #72]	@ (80074dc <HAL_GPIO_Init+0x350>)
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	3301      	adds	r3, #1
 800749a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	fa22 f303 	lsr.w	r3, r2, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f47f ae78 	bne.w	800719c <HAL_GPIO_Init+0x10>
  }
}
 80074ac:	bf00      	nop
 80074ae:	bf00      	nop
 80074b0:	371c      	adds	r7, #28
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	40021000 	.word	0x40021000
 80074c0:	40010000 	.word	0x40010000
 80074c4:	48000400 	.word	0x48000400
 80074c8:	48000800 	.word	0x48000800
 80074cc:	48000c00 	.word	0x48000c00
 80074d0:	48001000 	.word	0x48001000
 80074d4:	48001400 	.word	0x48001400
 80074d8:	48001800 	.word	0x48001800
 80074dc:	40010400 	.word	0x40010400

080074e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	460b      	mov	r3, r1
 80074ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691a      	ldr	r2, [r3, #16]
 80074f0:	887b      	ldrh	r3, [r7, #2]
 80074f2:	4013      	ands	r3, r2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d002      	beq.n	80074fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80074f8:	2301      	movs	r3, #1
 80074fa:	73fb      	strb	r3, [r7, #15]
 80074fc:	e001      	b.n	8007502 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007502:	7bfb      	ldrb	r3, [r7, #15]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	807b      	strh	r3, [r7, #2]
 800751c:	4613      	mov	r3, r2
 800751e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007520:	787b      	ldrb	r3, [r7, #1]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007526:	887a      	ldrh	r2, [r7, #2]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800752c:	e002      	b.n	8007534 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800752e:	887a      	ldrh	r2, [r7, #2]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007534:	bf00      	nop
 8007536:	370c      	adds	r7, #12
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	460b      	mov	r3, r1
 800754a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007552:	887a      	ldrh	r2, [r7, #2]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	4013      	ands	r3, r2
 8007558:	041a      	lsls	r2, r3, #16
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	43d9      	mvns	r1, r3
 800755e:	887b      	ldrh	r3, [r7, #2]
 8007560:	400b      	ands	r3, r1
 8007562:	431a      	orrs	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	619a      	str	r2, [r3, #24]
}
 8007568:	bf00      	nop
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007574:	b480      	push	{r7}
 8007576:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007578:	4b04      	ldr	r3, [pc, #16]	@ (800758c <HAL_PWREx_GetVoltageRange+0x18>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8007580:	4618      	mov	r0, r3
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	40007000 	.word	0x40007000

08007590 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007590:	b480      	push	{r7}
 8007592:	b085      	sub	sp, #20
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800759e:	d130      	bne.n	8007602 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80075a0:	4b23      	ldr	r3, [pc, #140]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80075a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075ac:	d038      	beq.n	8007620 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80075ae:	4b20      	ldr	r3, [pc, #128]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80075b6:	4a1e      	ldr	r2, [pc, #120]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80075b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80075bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80075be:	4b1d      	ldr	r3, [pc, #116]	@ (8007634 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2232      	movs	r2, #50	@ 0x32
 80075c4:	fb02 f303 	mul.w	r3, r2, r3
 80075c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007638 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80075ca:	fba2 2303 	umull	r2, r3, r2, r3
 80075ce:	0c9b      	lsrs	r3, r3, #18
 80075d0:	3301      	adds	r3, #1
 80075d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075d4:	e002      	b.n	80075dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	3b01      	subs	r3, #1
 80075da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075dc:	4b14      	ldr	r3, [pc, #80]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075e8:	d102      	bne.n	80075f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1f2      	bne.n	80075d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80075f0:	4b0f      	ldr	r3, [pc, #60]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80075f2:	695b      	ldr	r3, [r3, #20]
 80075f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075fc:	d110      	bne.n	8007620 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e00f      	b.n	8007622 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007602:	4b0b      	ldr	r3, [pc, #44]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800760a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800760e:	d007      	beq.n	8007620 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007610:	4b07      	ldr	r3, [pc, #28]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007618:	4a05      	ldr	r2, [pc, #20]	@ (8007630 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800761a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800761e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	40007000 	.word	0x40007000
 8007634:	20000024 	.word	0x20000024
 8007638:	431bde83 	.word	0x431bde83

0800763c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b088      	sub	sp, #32
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e3ca      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800764e:	4b97      	ldr	r3, [pc, #604]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 030c 	and.w	r3, r3, #12
 8007656:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007658:	4b94      	ldr	r3, [pc, #592]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800765a:	68db      	ldr	r3, [r3, #12]
 800765c:	f003 0303 	and.w	r3, r3, #3
 8007660:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f003 0310 	and.w	r3, r3, #16
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 80e4 	beq.w	8007838 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <HAL_RCC_OscConfig+0x4a>
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	2b0c      	cmp	r3, #12
 800767a:	f040 808b 	bne.w	8007794 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2b01      	cmp	r3, #1
 8007682:	f040 8087 	bne.w	8007794 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007686:	4b89      	ldr	r3, [pc, #548]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0302 	and.w	r3, r3, #2
 800768e:	2b00      	cmp	r3, #0
 8007690:	d005      	beq.n	800769e <HAL_RCC_OscConfig+0x62>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e3a2      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1a      	ldr	r2, [r3, #32]
 80076a2:	4b82      	ldr	r3, [pc, #520]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 0308 	and.w	r3, r3, #8
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d004      	beq.n	80076b8 <HAL_RCC_OscConfig+0x7c>
 80076ae:	4b7f      	ldr	r3, [pc, #508]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076b6:	e005      	b.n	80076c4 <HAL_RCC_OscConfig+0x88>
 80076b8:	4b7c      	ldr	r3, [pc, #496]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076be:	091b      	lsrs	r3, r3, #4
 80076c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d223      	bcs.n	8007710 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	4618      	mov	r0, r3
 80076ce:	f000 fd55 	bl	800817c <RCC_SetFlashLatencyFromMSIRange>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d001      	beq.n	80076dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	e383      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80076dc:	4b73      	ldr	r3, [pc, #460]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a72      	ldr	r2, [pc, #456]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076e2:	f043 0308 	orr.w	r3, r3, #8
 80076e6:	6013      	str	r3, [r2, #0]
 80076e8:	4b70      	ldr	r3, [pc, #448]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a1b      	ldr	r3, [r3, #32]
 80076f4:	496d      	ldr	r1, [pc, #436]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076f6:	4313      	orrs	r3, r2
 80076f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80076fa:	4b6c      	ldr	r3, [pc, #432]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	021b      	lsls	r3, r3, #8
 8007708:	4968      	ldr	r1, [pc, #416]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800770a:	4313      	orrs	r3, r2
 800770c:	604b      	str	r3, [r1, #4]
 800770e:	e025      	b.n	800775c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007710:	4b66      	ldr	r3, [pc, #408]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a65      	ldr	r2, [pc, #404]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007716:	f043 0308 	orr.w	r3, r3, #8
 800771a:	6013      	str	r3, [r2, #0]
 800771c:	4b63      	ldr	r3, [pc, #396]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a1b      	ldr	r3, [r3, #32]
 8007728:	4960      	ldr	r1, [pc, #384]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800772a:	4313      	orrs	r3, r2
 800772c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800772e:	4b5f      	ldr	r3, [pc, #380]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	021b      	lsls	r3, r3, #8
 800773c:	495b      	ldr	r1, [pc, #364]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800773e:	4313      	orrs	r3, r2
 8007740:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d109      	bne.n	800775c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a1b      	ldr	r3, [r3, #32]
 800774c:	4618      	mov	r0, r3
 800774e:	f000 fd15 	bl	800817c <RCC_SetFlashLatencyFromMSIRange>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d001      	beq.n	800775c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e343      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800775c:	f000 fc4a 	bl	8007ff4 <HAL_RCC_GetSysClockFreq>
 8007760:	4602      	mov	r2, r0
 8007762:	4b52      	ldr	r3, [pc, #328]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	091b      	lsrs	r3, r3, #4
 8007768:	f003 030f 	and.w	r3, r3, #15
 800776c:	4950      	ldr	r1, [pc, #320]	@ (80078b0 <HAL_RCC_OscConfig+0x274>)
 800776e:	5ccb      	ldrb	r3, [r1, r3]
 8007770:	f003 031f 	and.w	r3, r3, #31
 8007774:	fa22 f303 	lsr.w	r3, r2, r3
 8007778:	4a4e      	ldr	r2, [pc, #312]	@ (80078b4 <HAL_RCC_OscConfig+0x278>)
 800777a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800777c:	4b4e      	ldr	r3, [pc, #312]	@ (80078b8 <HAL_RCC_OscConfig+0x27c>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff fa95 	bl	8006cb0 <HAL_InitTick>
 8007786:	4603      	mov	r3, r0
 8007788:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800778a:	7bfb      	ldrb	r3, [r7, #15]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d052      	beq.n	8007836 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8007790:	7bfb      	ldrb	r3, [r7, #15]
 8007792:	e327      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d032      	beq.n	8007802 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800779c:	4b43      	ldr	r3, [pc, #268]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a42      	ldr	r2, [pc, #264]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077a2:	f043 0301 	orr.w	r3, r3, #1
 80077a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80077a8:	f7ff fad2 	bl	8006d50 <HAL_GetTick>
 80077ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80077ae:	e008      	b.n	80077c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80077b0:	f7ff face 	bl	8006d50 <HAL_GetTick>
 80077b4:	4602      	mov	r2, r0
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d901      	bls.n	80077c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80077be:	2303      	movs	r3, #3
 80077c0:	e310      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80077c2:	4b3a      	ldr	r3, [pc, #232]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d0f0      	beq.n	80077b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80077ce:	4b37      	ldr	r3, [pc, #220]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a36      	ldr	r2, [pc, #216]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077d4:	f043 0308 	orr.w	r3, r3, #8
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	4b34      	ldr	r3, [pc, #208]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a1b      	ldr	r3, [r3, #32]
 80077e6:	4931      	ldr	r1, [pc, #196]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077e8:	4313      	orrs	r3, r2
 80077ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80077ec:	4b2f      	ldr	r3, [pc, #188]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	69db      	ldr	r3, [r3, #28]
 80077f8:	021b      	lsls	r3, r3, #8
 80077fa:	492c      	ldr	r1, [pc, #176]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	604b      	str	r3, [r1, #4]
 8007800:	e01a      	b.n	8007838 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007802:	4b2a      	ldr	r3, [pc, #168]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a29      	ldr	r2, [pc, #164]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007808:	f023 0301 	bic.w	r3, r3, #1
 800780c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800780e:	f7ff fa9f 	bl	8006d50 <HAL_GetTick>
 8007812:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007814:	e008      	b.n	8007828 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007816:	f7ff fa9b 	bl	8006d50 <HAL_GetTick>
 800781a:	4602      	mov	r2, r0
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	2b02      	cmp	r3, #2
 8007822:	d901      	bls.n	8007828 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e2dd      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007828:	4b20      	ldr	r3, [pc, #128]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0302 	and.w	r3, r3, #2
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1f0      	bne.n	8007816 <HAL_RCC_OscConfig+0x1da>
 8007834:	e000      	b.n	8007838 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007836:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0301 	and.w	r3, r3, #1
 8007840:	2b00      	cmp	r3, #0
 8007842:	d074      	beq.n	800792e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	2b08      	cmp	r3, #8
 8007848:	d005      	beq.n	8007856 <HAL_RCC_OscConfig+0x21a>
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	2b0c      	cmp	r3, #12
 800784e:	d10e      	bne.n	800786e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	2b03      	cmp	r3, #3
 8007854:	d10b      	bne.n	800786e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007856:	4b15      	ldr	r3, [pc, #84]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d064      	beq.n	800792c <HAL_RCC_OscConfig+0x2f0>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d160      	bne.n	800792c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e2ba      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007876:	d106      	bne.n	8007886 <HAL_RCC_OscConfig+0x24a>
 8007878:	4b0c      	ldr	r3, [pc, #48]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a0b      	ldr	r2, [pc, #44]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800787e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	e026      	b.n	80078d4 <HAL_RCC_OscConfig+0x298>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800788e:	d115      	bne.n	80078bc <HAL_RCC_OscConfig+0x280>
 8007890:	4b06      	ldr	r3, [pc, #24]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a05      	ldr	r2, [pc, #20]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 8007896:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	4b03      	ldr	r3, [pc, #12]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a02      	ldr	r2, [pc, #8]	@ (80078ac <HAL_RCC_OscConfig+0x270>)
 80078a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078a6:	6013      	str	r3, [r2, #0]
 80078a8:	e014      	b.n	80078d4 <HAL_RCC_OscConfig+0x298>
 80078aa:	bf00      	nop
 80078ac:	40021000 	.word	0x40021000
 80078b0:	0801e478 	.word	0x0801e478
 80078b4:	20000024 	.word	0x20000024
 80078b8:	20000028 	.word	0x20000028
 80078bc:	4ba0      	ldr	r3, [pc, #640]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a9f      	ldr	r2, [pc, #636]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80078c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078c6:	6013      	str	r3, [r2, #0]
 80078c8:	4b9d      	ldr	r3, [pc, #628]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a9c      	ldr	r2, [pc, #624]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80078ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80078d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d013      	beq.n	8007904 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078dc:	f7ff fa38 	bl	8006d50 <HAL_GetTick>
 80078e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078e2:	e008      	b.n	80078f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80078e4:	f7ff fa34 	bl	8006d50 <HAL_GetTick>
 80078e8:	4602      	mov	r2, r0
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	2b64      	cmp	r3, #100	@ 0x64
 80078f0:	d901      	bls.n	80078f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e276      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078f6:	4b92      	ldr	r3, [pc, #584]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d0f0      	beq.n	80078e4 <HAL_RCC_OscConfig+0x2a8>
 8007902:	e014      	b.n	800792e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007904:	f7ff fa24 	bl	8006d50 <HAL_GetTick>
 8007908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800790a:	e008      	b.n	800791e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800790c:	f7ff fa20 	bl	8006d50 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b64      	cmp	r3, #100	@ 0x64
 8007918:	d901      	bls.n	800791e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e262      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800791e:	4b88      	ldr	r3, [pc, #544]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1f0      	bne.n	800790c <HAL_RCC_OscConfig+0x2d0>
 800792a:	e000      	b.n	800792e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800792c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	2b00      	cmp	r3, #0
 8007938:	d060      	beq.n	80079fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	2b04      	cmp	r3, #4
 800793e:	d005      	beq.n	800794c <HAL_RCC_OscConfig+0x310>
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	2b0c      	cmp	r3, #12
 8007944:	d119      	bne.n	800797a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	2b02      	cmp	r3, #2
 800794a:	d116      	bne.n	800797a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800794c:	4b7c      	ldr	r3, [pc, #496]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007954:	2b00      	cmp	r3, #0
 8007956:	d005      	beq.n	8007964 <HAL_RCC_OscConfig+0x328>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d101      	bne.n	8007964 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e23f      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007964:	4b76      	ldr	r3, [pc, #472]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	061b      	lsls	r3, r3, #24
 8007972:	4973      	ldr	r1, [pc, #460]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007974:	4313      	orrs	r3, r2
 8007976:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007978:	e040      	b.n	80079fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d023      	beq.n	80079ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007982:	4b6f      	ldr	r3, [pc, #444]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a6e      	ldr	r2, [pc, #440]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800798c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800798e:	f7ff f9df 	bl	8006d50 <HAL_GetTick>
 8007992:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007994:	e008      	b.n	80079a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007996:	f7ff f9db 	bl	8006d50 <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d901      	bls.n	80079a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80079a4:	2303      	movs	r3, #3
 80079a6:	e21d      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079a8:	4b65      	ldr	r3, [pc, #404]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d0f0      	beq.n	8007996 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079b4:	4b62      	ldr	r3, [pc, #392]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	061b      	lsls	r3, r3, #24
 80079c2:	495f      	ldr	r1, [pc, #380]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	604b      	str	r3, [r1, #4]
 80079c8:	e018      	b.n	80079fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80079ca:	4b5d      	ldr	r3, [pc, #372]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a5c      	ldr	r2, [pc, #368]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80079d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079d6:	f7ff f9bb 	bl	8006d50 <HAL_GetTick>
 80079da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80079dc:	e008      	b.n	80079f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079de:	f7ff f9b7 	bl	8006d50 <HAL_GetTick>
 80079e2:	4602      	mov	r2, r0
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	d901      	bls.n	80079f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e1f9      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80079f0:	4b53      	ldr	r3, [pc, #332]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1f0      	bne.n	80079de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0308 	and.w	r3, r3, #8
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d03c      	beq.n	8007a82 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d01c      	beq.n	8007a4a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a10:	4b4b      	ldr	r3, [pc, #300]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a16:	4a4a      	ldr	r2, [pc, #296]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a18:	f043 0301 	orr.w	r3, r3, #1
 8007a1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a20:	f7ff f996 	bl	8006d50 <HAL_GetTick>
 8007a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007a26:	e008      	b.n	8007a3a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a28:	f7ff f992 	bl	8006d50 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d901      	bls.n	8007a3a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e1d4      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007a3a:	4b41      	ldr	r3, [pc, #260]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a40:	f003 0302 	and.w	r3, r3, #2
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d0ef      	beq.n	8007a28 <HAL_RCC_OscConfig+0x3ec>
 8007a48:	e01b      	b.n	8007a82 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a4a:	4b3d      	ldr	r3, [pc, #244]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a50:	4a3b      	ldr	r2, [pc, #236]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a52:	f023 0301 	bic.w	r3, r3, #1
 8007a56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a5a:	f7ff f979 	bl	8006d50 <HAL_GetTick>
 8007a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007a60:	e008      	b.n	8007a74 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a62:	f7ff f975 	bl	8006d50 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d901      	bls.n	8007a74 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	e1b7      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007a74:	4b32      	ldr	r3, [pc, #200]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1ef      	bne.n	8007a62 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 0304 	and.w	r3, r3, #4
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f000 80a6 	beq.w	8007bdc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a90:	2300      	movs	r3, #0
 8007a92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007a94:	4b2a      	ldr	r3, [pc, #168]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d10d      	bne.n	8007abc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007aa0:	4b27      	ldr	r3, [pc, #156]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aa4:	4a26      	ldr	r2, [pc, #152]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007aa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007aac:	4b24      	ldr	r3, [pc, #144]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ab4:	60bb      	str	r3, [r7, #8]
 8007ab6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007abc:	4b21      	ldr	r3, [pc, #132]	@ (8007b44 <HAL_RCC_OscConfig+0x508>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d118      	bne.n	8007afa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8007b44 <HAL_RCC_OscConfig+0x508>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a1d      	ldr	r2, [pc, #116]	@ (8007b44 <HAL_RCC_OscConfig+0x508>)
 8007ace:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ad2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ad4:	f7ff f93c 	bl	8006d50 <HAL_GetTick>
 8007ad8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ada:	e008      	b.n	8007aee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007adc:	f7ff f938 	bl	8006d50 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	2b02      	cmp	r3, #2
 8007ae8:	d901      	bls.n	8007aee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	e17a      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007aee:	4b15      	ldr	r3, [pc, #84]	@ (8007b44 <HAL_RCC_OscConfig+0x508>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d0f0      	beq.n	8007adc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d108      	bne.n	8007b14 <HAL_RCC_OscConfig+0x4d8>
 8007b02:	4b0f      	ldr	r3, [pc, #60]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b08:	4a0d      	ldr	r2, [pc, #52]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007b0a:	f043 0301 	orr.w	r3, r3, #1
 8007b0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b12:	e029      	b.n	8007b68 <HAL_RCC_OscConfig+0x52c>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	2b05      	cmp	r3, #5
 8007b1a:	d115      	bne.n	8007b48 <HAL_RCC_OscConfig+0x50c>
 8007b1c:	4b08      	ldr	r3, [pc, #32]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b22:	4a07      	ldr	r2, [pc, #28]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007b24:	f043 0304 	orr.w	r3, r3, #4
 8007b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b2c:	4b04      	ldr	r3, [pc, #16]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b32:	4a03      	ldr	r2, [pc, #12]	@ (8007b40 <HAL_RCC_OscConfig+0x504>)
 8007b34:	f043 0301 	orr.w	r3, r3, #1
 8007b38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b3c:	e014      	b.n	8007b68 <HAL_RCC_OscConfig+0x52c>
 8007b3e:	bf00      	nop
 8007b40:	40021000 	.word	0x40021000
 8007b44:	40007000 	.word	0x40007000
 8007b48:	4b9c      	ldr	r3, [pc, #624]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b4e:	4a9b      	ldr	r2, [pc, #620]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007b50:	f023 0301 	bic.w	r3, r3, #1
 8007b54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b58:	4b98      	ldr	r3, [pc, #608]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b5e:	4a97      	ldr	r2, [pc, #604]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007b60:	f023 0304 	bic.w	r3, r3, #4
 8007b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d016      	beq.n	8007b9e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b70:	f7ff f8ee 	bl	8006d50 <HAL_GetTick>
 8007b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b76:	e00a      	b.n	8007b8e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b78:	f7ff f8ea 	bl	8006d50 <HAL_GetTick>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d901      	bls.n	8007b8e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e12a      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b8e:	4b8b      	ldr	r3, [pc, #556]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b94:	f003 0302 	and.w	r3, r3, #2
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d0ed      	beq.n	8007b78 <HAL_RCC_OscConfig+0x53c>
 8007b9c:	e015      	b.n	8007bca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b9e:	f7ff f8d7 	bl	8006d50 <HAL_GetTick>
 8007ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007ba4:	e00a      	b.n	8007bbc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ba6:	f7ff f8d3 	bl	8006d50 <HAL_GetTick>
 8007baa:	4602      	mov	r2, r0
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d901      	bls.n	8007bbc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007bb8:	2303      	movs	r3, #3
 8007bba:	e113      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007bbc:	4b7f      	ldr	r3, [pc, #508]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bc2:	f003 0302 	and.w	r3, r3, #2
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1ed      	bne.n	8007ba6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007bca:	7ffb      	ldrb	r3, [r7, #31]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d105      	bne.n	8007bdc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bd0:	4b7a      	ldr	r3, [pc, #488]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bd4:	4a79      	ldr	r2, [pc, #484]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007bd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bda:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f000 80fe 	beq.w	8007de2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	f040 80d0 	bne.w	8007d90 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007bf0:	4b72      	ldr	r3, [pc, #456]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f003 0203 	and.w	r2, r3, #3
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d130      	bne.n	8007c66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d127      	bne.n	8007c66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c20:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d11f      	bne.n	8007c66 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007c30:	2a07      	cmp	r2, #7
 8007c32:	bf14      	ite	ne
 8007c34:	2201      	movne	r2, #1
 8007c36:	2200      	moveq	r2, #0
 8007c38:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d113      	bne.n	8007c66 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c48:	085b      	lsrs	r3, r3, #1
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d109      	bne.n	8007c66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5c:	085b      	lsrs	r3, r3, #1
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d06e      	beq.n	8007d44 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	2b0c      	cmp	r3, #12
 8007c6a:	d069      	beq.n	8007d40 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007c6c:	4b53      	ldr	r3, [pc, #332]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d105      	bne.n	8007c84 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007c78:	4b50      	ldr	r3, [pc, #320]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d001      	beq.n	8007c88 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e0ad      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007c88:	4b4c      	ldr	r3, [pc, #304]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a4b      	ldr	r2, [pc, #300]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007c8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c92:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007c94:	f7ff f85c 	bl	8006d50 <HAL_GetTick>
 8007c98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c9a:	e008      	b.n	8007cae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c9c:	f7ff f858 	bl	8006d50 <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	d901      	bls.n	8007cae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e09a      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007cae:	4b43      	ldr	r3, [pc, #268]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1f0      	bne.n	8007c9c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cba:	4b40      	ldr	r3, [pc, #256]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007cbc:	68da      	ldr	r2, [r3, #12]
 8007cbe:	4b40      	ldr	r3, [pc, #256]	@ (8007dc0 <HAL_RCC_OscConfig+0x784>)
 8007cc0:	4013      	ands	r3, r2
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007cca:	3a01      	subs	r2, #1
 8007ccc:	0112      	lsls	r2, r2, #4
 8007cce:	4311      	orrs	r1, r2
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007cd4:	0212      	lsls	r2, r2, #8
 8007cd6:	4311      	orrs	r1, r2
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007cdc:	0852      	lsrs	r2, r2, #1
 8007cde:	3a01      	subs	r2, #1
 8007ce0:	0552      	lsls	r2, r2, #21
 8007ce2:	4311      	orrs	r1, r2
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007ce8:	0852      	lsrs	r2, r2, #1
 8007cea:	3a01      	subs	r2, #1
 8007cec:	0652      	lsls	r2, r2, #25
 8007cee:	4311      	orrs	r1, r2
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007cf4:	0912      	lsrs	r2, r2, #4
 8007cf6:	0452      	lsls	r2, r2, #17
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	4930      	ldr	r1, [pc, #192]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007d00:	4b2e      	ldr	r3, [pc, #184]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a2d      	ldr	r2, [pc, #180]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	4a2a      	ldr	r2, [pc, #168]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007d18:	f7ff f81a 	bl	8006d50 <HAL_GetTick>
 8007d1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d1e:	e008      	b.n	8007d32 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d20:	f7ff f816 	bl	8006d50 <HAL_GetTick>
 8007d24:	4602      	mov	r2, r0
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	2b02      	cmp	r3, #2
 8007d2c:	d901      	bls.n	8007d32 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e058      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d32:	4b22      	ldr	r3, [pc, #136]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d0f0      	beq.n	8007d20 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007d3e:	e050      	b.n	8007de2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007d40:	2301      	movs	r3, #1
 8007d42:	e04f      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d44:	4b1d      	ldr	r3, [pc, #116]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d148      	bne.n	8007de2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007d50:	4b1a      	ldr	r3, [pc, #104]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a19      	ldr	r2, [pc, #100]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007d5c:	4b17      	ldr	r3, [pc, #92]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	4a16      	ldr	r2, [pc, #88]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007d66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007d68:	f7fe fff2 	bl	8006d50 <HAL_GetTick>
 8007d6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d6e:	e008      	b.n	8007d82 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d70:	f7fe ffee 	bl	8006d50 <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d901      	bls.n	8007d82 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	e030      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d82:	4b0e      	ldr	r3, [pc, #56]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d0f0      	beq.n	8007d70 <HAL_RCC_OscConfig+0x734>
 8007d8e:	e028      	b.n	8007de2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	2b0c      	cmp	r3, #12
 8007d94:	d023      	beq.n	8007dde <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d96:	4b09      	ldr	r3, [pc, #36]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a08      	ldr	r2, [pc, #32]	@ (8007dbc <HAL_RCC_OscConfig+0x780>)
 8007d9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007da2:	f7fe ffd5 	bl	8006d50 <HAL_GetTick>
 8007da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007da8:	e00c      	b.n	8007dc4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007daa:	f7fe ffd1 	bl	8006d50 <HAL_GetTick>
 8007dae:	4602      	mov	r2, r0
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	1ad3      	subs	r3, r2, r3
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	d905      	bls.n	8007dc4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	e013      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
 8007dbc:	40021000 	.word	0x40021000
 8007dc0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007dc4:	4b09      	ldr	r3, [pc, #36]	@ (8007dec <HAL_RCC_OscConfig+0x7b0>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d1ec      	bne.n	8007daa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007dd0:	4b06      	ldr	r3, [pc, #24]	@ (8007dec <HAL_RCC_OscConfig+0x7b0>)
 8007dd2:	68da      	ldr	r2, [r3, #12]
 8007dd4:	4905      	ldr	r1, [pc, #20]	@ (8007dec <HAL_RCC_OscConfig+0x7b0>)
 8007dd6:	4b06      	ldr	r3, [pc, #24]	@ (8007df0 <HAL_RCC_OscConfig+0x7b4>)
 8007dd8:	4013      	ands	r3, r2
 8007dda:	60cb      	str	r3, [r1, #12]
 8007ddc:	e001      	b.n	8007de2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e000      	b.n	8007de4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8007de2:	2300      	movs	r3, #0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3720      	adds	r7, #32
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	40021000 	.word	0x40021000
 8007df0:	feeefffc 	.word	0xfeeefffc

08007df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d101      	bne.n	8007e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e04:	2301      	movs	r3, #1
 8007e06:	e0e7      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007e08:	4b75      	ldr	r3, [pc, #468]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 0307 	and.w	r3, r3, #7
 8007e10:	683a      	ldr	r2, [r7, #0]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d910      	bls.n	8007e38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e16:	4b72      	ldr	r3, [pc, #456]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f023 0207 	bic.w	r2, r3, #7
 8007e1e:	4970      	ldr	r1, [pc, #448]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e26:	4b6e      	ldr	r3, [pc, #440]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0307 	and.w	r3, r3, #7
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d001      	beq.n	8007e38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e0cf      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0302 	and.w	r3, r3, #2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d010      	beq.n	8007e66 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	689a      	ldr	r2, [r3, #8]
 8007e48:	4b66      	ldr	r3, [pc, #408]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d908      	bls.n	8007e66 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e54:	4b63      	ldr	r3, [pc, #396]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	4960      	ldr	r1, [pc, #384]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007e62:	4313      	orrs	r3, r2
 8007e64:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d04c      	beq.n	8007f0c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2b03      	cmp	r3, #3
 8007e78:	d107      	bne.n	8007e8a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e7a:	4b5a      	ldr	r3, [pc, #360]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d121      	bne.n	8007eca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e0a6      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d107      	bne.n	8007ea2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e92:	4b54      	ldr	r3, [pc, #336]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d115      	bne.n	8007eca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e09a      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d107      	bne.n	8007eba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007eaa:	4b4e      	ldr	r3, [pc, #312]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 0302 	and.w	r3, r3, #2
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d109      	bne.n	8007eca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e08e      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007eba:	4b4a      	ldr	r3, [pc, #296]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d101      	bne.n	8007eca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e086      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007eca:	4b46      	ldr	r3, [pc, #280]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	f023 0203 	bic.w	r2, r3, #3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	4943      	ldr	r1, [pc, #268]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007edc:	f7fe ff38 	bl	8006d50 <HAL_GetTick>
 8007ee0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ee2:	e00a      	b.n	8007efa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee4:	f7fe ff34 	bl	8006d50 <HAL_GetTick>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d901      	bls.n	8007efa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e06e      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007efa:	4b3a      	ldr	r3, [pc, #232]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f003 020c 	and.w	r2, r3, #12
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d1eb      	bne.n	8007ee4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d010      	beq.n	8007f3a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	689a      	ldr	r2, [r3, #8]
 8007f1c:	4b31      	ldr	r3, [pc, #196]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d208      	bcs.n	8007f3a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f28:	4b2e      	ldr	r3, [pc, #184]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	492b      	ldr	r1, [pc, #172]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007f36:	4313      	orrs	r3, r2
 8007f38:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007f3a:	4b29      	ldr	r3, [pc, #164]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0307 	and.w	r3, r3, #7
 8007f42:	683a      	ldr	r2, [r7, #0]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d210      	bcs.n	8007f6a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f48:	4b25      	ldr	r3, [pc, #148]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f023 0207 	bic.w	r2, r3, #7
 8007f50:	4923      	ldr	r1, [pc, #140]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f58:	4b21      	ldr	r3, [pc, #132]	@ (8007fe0 <HAL_RCC_ClockConfig+0x1ec>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 0307 	and.w	r3, r3, #7
 8007f60:	683a      	ldr	r2, [r7, #0]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d001      	beq.n	8007f6a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e036      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f003 0304 	and.w	r3, r3, #4
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d008      	beq.n	8007f88 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f76:	4b1b      	ldr	r3, [pc, #108]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	4918      	ldr	r1, [pc, #96]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007f84:	4313      	orrs	r3, r2
 8007f86:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0308 	and.w	r3, r3, #8
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d009      	beq.n	8007fa8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f94:	4b13      	ldr	r3, [pc, #76]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	691b      	ldr	r3, [r3, #16]
 8007fa0:	00db      	lsls	r3, r3, #3
 8007fa2:	4910      	ldr	r1, [pc, #64]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007fa8:	f000 f824 	bl	8007ff4 <HAL_RCC_GetSysClockFreq>
 8007fac:	4602      	mov	r2, r0
 8007fae:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe4 <HAL_RCC_ClockConfig+0x1f0>)
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	091b      	lsrs	r3, r3, #4
 8007fb4:	f003 030f 	and.w	r3, r3, #15
 8007fb8:	490b      	ldr	r1, [pc, #44]	@ (8007fe8 <HAL_RCC_ClockConfig+0x1f4>)
 8007fba:	5ccb      	ldrb	r3, [r1, r3]
 8007fbc:	f003 031f 	and.w	r3, r3, #31
 8007fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007fc4:	4a09      	ldr	r2, [pc, #36]	@ (8007fec <HAL_RCC_ClockConfig+0x1f8>)
 8007fc6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007fc8:	4b09      	ldr	r3, [pc, #36]	@ (8007ff0 <HAL_RCC_ClockConfig+0x1fc>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f7fe fe6f 	bl	8006cb0 <HAL_InitTick>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	72fb      	strb	r3, [r7, #11]

  return status;
 8007fd6:	7afb      	ldrb	r3, [r7, #11]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	40022000 	.word	0x40022000
 8007fe4:	40021000 	.word	0x40021000
 8007fe8:	0801e478 	.word	0x0801e478
 8007fec:	20000024 	.word	0x20000024
 8007ff0:	20000028 	.word	0x20000028

08007ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b089      	sub	sp, #36	@ 0x24
 8007ff8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	61fb      	str	r3, [r7, #28]
 8007ffe:	2300      	movs	r3, #0
 8008000:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008002:	4b3e      	ldr	r3, [pc, #248]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	f003 030c 	and.w	r3, r3, #12
 800800a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800800c:	4b3b      	ldr	r3, [pc, #236]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	f003 0303 	and.w	r3, r3, #3
 8008014:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d005      	beq.n	8008028 <HAL_RCC_GetSysClockFreq+0x34>
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	2b0c      	cmp	r3, #12
 8008020:	d121      	bne.n	8008066 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2b01      	cmp	r3, #1
 8008026:	d11e      	bne.n	8008066 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008028:	4b34      	ldr	r3, [pc, #208]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 0308 	and.w	r3, r3, #8
 8008030:	2b00      	cmp	r3, #0
 8008032:	d107      	bne.n	8008044 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008034:	4b31      	ldr	r3, [pc, #196]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 8008036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800803a:	0a1b      	lsrs	r3, r3, #8
 800803c:	f003 030f 	and.w	r3, r3, #15
 8008040:	61fb      	str	r3, [r7, #28]
 8008042:	e005      	b.n	8008050 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008044:	4b2d      	ldr	r3, [pc, #180]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	091b      	lsrs	r3, r3, #4
 800804a:	f003 030f 	and.w	r3, r3, #15
 800804e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008050:	4a2b      	ldr	r2, [pc, #172]	@ (8008100 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008058:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d10d      	bne.n	800807c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008064:	e00a      	b.n	800807c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	2b04      	cmp	r3, #4
 800806a:	d102      	bne.n	8008072 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800806c:	4b25      	ldr	r3, [pc, #148]	@ (8008104 <HAL_RCC_GetSysClockFreq+0x110>)
 800806e:	61bb      	str	r3, [r7, #24]
 8008070:	e004      	b.n	800807c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	2b08      	cmp	r3, #8
 8008076:	d101      	bne.n	800807c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008078:	4b23      	ldr	r3, [pc, #140]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x114>)
 800807a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	2b0c      	cmp	r3, #12
 8008080:	d134      	bne.n	80080ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008082:	4b1e      	ldr	r3, [pc, #120]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	f003 0303 	and.w	r3, r3, #3
 800808a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	2b02      	cmp	r3, #2
 8008090:	d003      	beq.n	800809a <HAL_RCC_GetSysClockFreq+0xa6>
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	2b03      	cmp	r3, #3
 8008096:	d003      	beq.n	80080a0 <HAL_RCC_GetSysClockFreq+0xac>
 8008098:	e005      	b.n	80080a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800809a:	4b1a      	ldr	r3, [pc, #104]	@ (8008104 <HAL_RCC_GetSysClockFreq+0x110>)
 800809c:	617b      	str	r3, [r7, #20]
      break;
 800809e:	e005      	b.n	80080ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80080a0:	4b19      	ldr	r3, [pc, #100]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x114>)
 80080a2:	617b      	str	r3, [r7, #20]
      break;
 80080a4:	e002      	b.n	80080ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	617b      	str	r3, [r7, #20]
      break;
 80080aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80080ac:	4b13      	ldr	r3, [pc, #76]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	091b      	lsrs	r3, r3, #4
 80080b2:	f003 0307 	and.w	r3, r3, #7
 80080b6:	3301      	adds	r3, #1
 80080b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80080ba:	4b10      	ldr	r3, [pc, #64]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	0a1b      	lsrs	r3, r3, #8
 80080c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080c4:	697a      	ldr	r2, [r7, #20]
 80080c6:	fb03 f202 	mul.w	r2, r3, r2
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80080d2:	4b0a      	ldr	r3, [pc, #40]	@ (80080fc <HAL_RCC_GetSysClockFreq+0x108>)
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	0e5b      	lsrs	r3, r3, #25
 80080d8:	f003 0303 	and.w	r3, r3, #3
 80080dc:	3301      	adds	r3, #1
 80080de:	005b      	lsls	r3, r3, #1
 80080e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80080e2:	697a      	ldr	r2, [r7, #20]
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80080ec:	69bb      	ldr	r3, [r7, #24]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3724      	adds	r7, #36	@ 0x24
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	40021000 	.word	0x40021000
 8008100:	0801e490 	.word	0x0801e490
 8008104:	00f42400 	.word	0x00f42400
 8008108:	007a1200 	.word	0x007a1200

0800810c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800810c:	b480      	push	{r7}
 800810e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008110:	4b03      	ldr	r3, [pc, #12]	@ (8008120 <HAL_RCC_GetHCLKFreq+0x14>)
 8008112:	681b      	ldr	r3, [r3, #0]
}
 8008114:	4618      	mov	r0, r3
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	20000024 	.word	0x20000024

08008124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008128:	f7ff fff0 	bl	800810c <HAL_RCC_GetHCLKFreq>
 800812c:	4602      	mov	r2, r0
 800812e:	4b06      	ldr	r3, [pc, #24]	@ (8008148 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	0a1b      	lsrs	r3, r3, #8
 8008134:	f003 0307 	and.w	r3, r3, #7
 8008138:	4904      	ldr	r1, [pc, #16]	@ (800814c <HAL_RCC_GetPCLK1Freq+0x28>)
 800813a:	5ccb      	ldrb	r3, [r1, r3]
 800813c:	f003 031f 	and.w	r3, r3, #31
 8008140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008144:	4618      	mov	r0, r3
 8008146:	bd80      	pop	{r7, pc}
 8008148:	40021000 	.word	0x40021000
 800814c:	0801e488 	.word	0x0801e488

08008150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008154:	f7ff ffda 	bl	800810c <HAL_RCC_GetHCLKFreq>
 8008158:	4602      	mov	r2, r0
 800815a:	4b06      	ldr	r3, [pc, #24]	@ (8008174 <HAL_RCC_GetPCLK2Freq+0x24>)
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	0adb      	lsrs	r3, r3, #11
 8008160:	f003 0307 	and.w	r3, r3, #7
 8008164:	4904      	ldr	r1, [pc, #16]	@ (8008178 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008166:	5ccb      	ldrb	r3, [r1, r3]
 8008168:	f003 031f 	and.w	r3, r3, #31
 800816c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008170:	4618      	mov	r0, r3
 8008172:	bd80      	pop	{r7, pc}
 8008174:	40021000 	.word	0x40021000
 8008178:	0801e488 	.word	0x0801e488

0800817c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008184:	2300      	movs	r3, #0
 8008186:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008188:	4b2a      	ldr	r3, [pc, #168]	@ (8008234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800818a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800818c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d003      	beq.n	800819c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008194:	f7ff f9ee 	bl	8007574 <HAL_PWREx_GetVoltageRange>
 8008198:	6178      	str	r0, [r7, #20]
 800819a:	e014      	b.n	80081c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800819c:	4b25      	ldr	r3, [pc, #148]	@ (8008234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800819e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a0:	4a24      	ldr	r2, [pc, #144]	@ (8008234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80081a8:	4b22      	ldr	r3, [pc, #136]	@ (8008234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081b0:	60fb      	str	r3, [r7, #12]
 80081b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80081b4:	f7ff f9de 	bl	8007574 <HAL_PWREx_GetVoltageRange>
 80081b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80081ba:	4b1e      	ldr	r3, [pc, #120]	@ (8008234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081be:	4a1d      	ldr	r2, [pc, #116]	@ (8008234 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081cc:	d10b      	bne.n	80081e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2b80      	cmp	r3, #128	@ 0x80
 80081d2:	d919      	bls.n	8008208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80081d8:	d902      	bls.n	80081e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80081da:	2302      	movs	r3, #2
 80081dc:	613b      	str	r3, [r7, #16]
 80081de:	e013      	b.n	8008208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80081e0:	2301      	movs	r3, #1
 80081e2:	613b      	str	r3, [r7, #16]
 80081e4:	e010      	b.n	8008208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b80      	cmp	r3, #128	@ 0x80
 80081ea:	d902      	bls.n	80081f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80081ec:	2303      	movs	r3, #3
 80081ee:	613b      	str	r3, [r7, #16]
 80081f0:	e00a      	b.n	8008208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b80      	cmp	r3, #128	@ 0x80
 80081f6:	d102      	bne.n	80081fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80081f8:	2302      	movs	r3, #2
 80081fa:	613b      	str	r3, [r7, #16]
 80081fc:	e004      	b.n	8008208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2b70      	cmp	r3, #112	@ 0x70
 8008202:	d101      	bne.n	8008208 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008204:	2301      	movs	r3, #1
 8008206:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008208:	4b0b      	ldr	r3, [pc, #44]	@ (8008238 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f023 0207 	bic.w	r2, r3, #7
 8008210:	4909      	ldr	r1, [pc, #36]	@ (8008238 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	4313      	orrs	r3, r2
 8008216:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008218:	4b07      	ldr	r3, [pc, #28]	@ (8008238 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 0307 	and.w	r3, r3, #7
 8008220:	693a      	ldr	r2, [r7, #16]
 8008222:	429a      	cmp	r2, r3
 8008224:	d001      	beq.n	800822a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e000      	b.n	800822c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	40021000 	.word	0x40021000
 8008238:	40022000 	.word	0x40022000

0800823c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b086      	sub	sp, #24
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008244:	2300      	movs	r3, #0
 8008246:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008248:	2300      	movs	r3, #0
 800824a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008254:	2b00      	cmp	r3, #0
 8008256:	d041      	beq.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800825c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008260:	d02a      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008262:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008266:	d824      	bhi.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008268:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800826c:	d008      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800826e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008272:	d81e      	bhi.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00a      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008278:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800827c:	d010      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800827e:	e018      	b.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008280:	4b86      	ldr	r3, [pc, #536]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	4a85      	ldr	r2, [pc, #532]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008286:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800828a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800828c:	e015      	b.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	3304      	adds	r3, #4
 8008292:	2100      	movs	r1, #0
 8008294:	4618      	mov	r0, r3
 8008296:	f000 fabb 	bl	8008810 <RCCEx_PLLSAI1_Config>
 800829a:	4603      	mov	r3, r0
 800829c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800829e:	e00c      	b.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	3320      	adds	r3, #32
 80082a4:	2100      	movs	r1, #0
 80082a6:	4618      	mov	r0, r3
 80082a8:	f000 fba6 	bl	80089f8 <RCCEx_PLLSAI2_Config>
 80082ac:	4603      	mov	r3, r0
 80082ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80082b0:	e003      	b.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	74fb      	strb	r3, [r7, #19]
      break;
 80082b6:	e000      	b.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80082b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082ba:	7cfb      	ldrb	r3, [r7, #19]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d10b      	bne.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80082c0:	4b76      	ldr	r3, [pc, #472]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80082c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082ce:	4973      	ldr	r1, [pc, #460]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80082d0:	4313      	orrs	r3, r2
 80082d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80082d6:	e001      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082d8:	7cfb      	ldrb	r3, [r7, #19]
 80082da:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d041      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80082f0:	d02a      	beq.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80082f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80082f6:	d824      	bhi.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80082f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082fc:	d008      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80082fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008302:	d81e      	bhi.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00a      	beq.n	800831e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8008308:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800830c:	d010      	beq.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800830e:	e018      	b.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008310:	4b62      	ldr	r3, [pc, #392]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	4a61      	ldr	r2, [pc, #388]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008316:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800831a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800831c:	e015      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	3304      	adds	r3, #4
 8008322:	2100      	movs	r1, #0
 8008324:	4618      	mov	r0, r3
 8008326:	f000 fa73 	bl	8008810 <RCCEx_PLLSAI1_Config>
 800832a:	4603      	mov	r3, r0
 800832c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800832e:	e00c      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	3320      	adds	r3, #32
 8008334:	2100      	movs	r1, #0
 8008336:	4618      	mov	r0, r3
 8008338:	f000 fb5e 	bl	80089f8 <RCCEx_PLLSAI2_Config>
 800833c:	4603      	mov	r3, r0
 800833e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008340:	e003      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	74fb      	strb	r3, [r7, #19]
      break;
 8008346:	e000      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8008348:	bf00      	nop
    }

    if(ret == HAL_OK)
 800834a:	7cfb      	ldrb	r3, [r7, #19]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d10b      	bne.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008350:	4b52      	ldr	r3, [pc, #328]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008356:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800835e:	494f      	ldr	r1, [pc, #316]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008360:	4313      	orrs	r3, r2
 8008362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008366:	e001      	b.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008368:	7cfb      	ldrb	r3, [r7, #19]
 800836a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 80a0 	beq.w	80084ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800837a:	2300      	movs	r3, #0
 800837c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800837e:	4b47      	ldr	r3, [pc, #284]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800838a:	2301      	movs	r3, #1
 800838c:	e000      	b.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800838e:	2300      	movs	r3, #0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00d      	beq.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008394:	4b41      	ldr	r3, [pc, #260]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008398:	4a40      	ldr	r2, [pc, #256]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800839a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800839e:	6593      	str	r3, [r2, #88]	@ 0x58
 80083a0:	4b3e      	ldr	r3, [pc, #248]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083a8:	60bb      	str	r3, [r7, #8]
 80083aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083ac:	2301      	movs	r3, #1
 80083ae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80083b0:	4b3b      	ldr	r3, [pc, #236]	@ (80084a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a3a      	ldr	r2, [pc, #232]	@ (80084a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80083b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80083bc:	f7fe fcc8 	bl	8006d50 <HAL_GetTick>
 80083c0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80083c2:	e009      	b.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083c4:	f7fe fcc4 	bl	8006d50 <HAL_GetTick>
 80083c8:	4602      	mov	r2, r0
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	1ad3      	subs	r3, r2, r3
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	d902      	bls.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	74fb      	strb	r3, [r7, #19]
        break;
 80083d6:	e005      	b.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80083d8:	4b31      	ldr	r3, [pc, #196]	@ (80084a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d0ef      	beq.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80083e4:	7cfb      	ldrb	r3, [r7, #19]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d15c      	bne.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80083ea:	4b2c      	ldr	r3, [pc, #176]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083f4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d01f      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	429a      	cmp	r2, r3
 8008406:	d019      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008408:	4b24      	ldr	r3, [pc, #144]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800840a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800840e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008412:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008414:	4b21      	ldr	r3, [pc, #132]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800841a:	4a20      	ldr	r2, [pc, #128]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800841c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008424:	4b1d      	ldr	r3, [pc, #116]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800842a:	4a1c      	ldr	r2, [pc, #112]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800842c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008434:	4a19      	ldr	r2, [pc, #100]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	f003 0301 	and.w	r3, r3, #1
 8008442:	2b00      	cmp	r3, #0
 8008444:	d016      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008446:	f7fe fc83 	bl	8006d50 <HAL_GetTick>
 800844a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800844c:	e00b      	b.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800844e:	f7fe fc7f 	bl	8006d50 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800845c:	4293      	cmp	r3, r2
 800845e:	d902      	bls.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8008460:	2303      	movs	r3, #3
 8008462:	74fb      	strb	r3, [r7, #19]
            break;
 8008464:	e006      	b.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008466:	4b0d      	ldr	r3, [pc, #52]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800846c:	f003 0302 	and.w	r3, r3, #2
 8008470:	2b00      	cmp	r3, #0
 8008472:	d0ec      	beq.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8008474:	7cfb      	ldrb	r3, [r7, #19]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10c      	bne.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800847a:	4b08      	ldr	r3, [pc, #32]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800847c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008480:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800848a:	4904      	ldr	r1, [pc, #16]	@ (800849c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800848c:	4313      	orrs	r3, r2
 800848e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008492:	e009      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008494:	7cfb      	ldrb	r3, [r7, #19]
 8008496:	74bb      	strb	r3, [r7, #18]
 8008498:	e006      	b.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800849a:	bf00      	nop
 800849c:	40021000 	.word	0x40021000
 80084a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084a4:	7cfb      	ldrb	r3, [r7, #19]
 80084a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80084a8:	7c7b      	ldrb	r3, [r7, #17]
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d105      	bne.n	80084ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084ae:	4b9e      	ldr	r3, [pc, #632]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084b2:	4a9d      	ldr	r2, [pc, #628]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 0301 	and.w	r3, r3, #1
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00a      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80084c6:	4b98      	ldr	r3, [pc, #608]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084cc:	f023 0203 	bic.w	r2, r3, #3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d4:	4994      	ldr	r1, [pc, #592]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084d6:	4313      	orrs	r3, r2
 80084d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 0302 	and.w	r3, r3, #2
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00a      	beq.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80084e8:	4b8f      	ldr	r3, [pc, #572]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ee:	f023 020c 	bic.w	r2, r3, #12
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f6:	498c      	ldr	r1, [pc, #560]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 0304 	and.w	r3, r3, #4
 8008506:	2b00      	cmp	r3, #0
 8008508:	d00a      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800850a:	4b87      	ldr	r3, [pc, #540]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800850c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008510:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008518:	4983      	ldr	r1, [pc, #524]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800851a:	4313      	orrs	r3, r2
 800851c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0308 	and.w	r3, r3, #8
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00a      	beq.n	8008542 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800852c:	4b7e      	ldr	r3, [pc, #504]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800852e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008532:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800853a:	497b      	ldr	r1, [pc, #492]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800853c:	4313      	orrs	r3, r2
 800853e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f003 0310 	and.w	r3, r3, #16
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00a      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800854e:	4b76      	ldr	r3, [pc, #472]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008554:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800855c:	4972      	ldr	r1, [pc, #456]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800855e:	4313      	orrs	r3, r2
 8008560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 0320 	and.w	r3, r3, #32
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00a      	beq.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008570:	4b6d      	ldr	r3, [pc, #436]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008576:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800857e:	496a      	ldr	r1, [pc, #424]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008580:	4313      	orrs	r3, r2
 8008582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00a      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008592:	4b65      	ldr	r3, [pc, #404]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008598:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085a0:	4961      	ldr	r1, [pc, #388]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085a2:	4313      	orrs	r3, r2
 80085a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d00a      	beq.n	80085ca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80085b4:	4b5c      	ldr	r3, [pc, #368]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085c2:	4959      	ldr	r1, [pc, #356]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085c4:	4313      	orrs	r3, r2
 80085c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00a      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80085d6:	4b54      	ldr	r3, [pc, #336]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085e4:	4950      	ldr	r1, [pc, #320]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085e6:	4313      	orrs	r3, r2
 80085e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00a      	beq.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80085f8:	4b4b      	ldr	r3, [pc, #300]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80085fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008606:	4948      	ldr	r1, [pc, #288]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008608:	4313      	orrs	r3, r2
 800860a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008616:	2b00      	cmp	r3, #0
 8008618:	d00a      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800861a:	4b43      	ldr	r3, [pc, #268]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800861c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008620:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008628:	493f      	ldr	r1, [pc, #252]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800862a:	4313      	orrs	r3, r2
 800862c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008638:	2b00      	cmp	r3, #0
 800863a:	d028      	beq.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800863c:	4b3a      	ldr	r3, [pc, #232]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800863e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008642:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800864a:	4937      	ldr	r1, [pc, #220]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800864c:	4313      	orrs	r3, r2
 800864e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008656:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800865a:	d106      	bne.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800865c:	4b32      	ldr	r3, [pc, #200]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	4a31      	ldr	r2, [pc, #196]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008666:	60d3      	str	r3, [r2, #12]
 8008668:	e011      	b.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800866e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008672:	d10c      	bne.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	3304      	adds	r3, #4
 8008678:	2101      	movs	r1, #1
 800867a:	4618      	mov	r0, r3
 800867c:	f000 f8c8 	bl	8008810 <RCCEx_PLLSAI1_Config>
 8008680:	4603      	mov	r3, r0
 8008682:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008684:	7cfb      	ldrb	r3, [r7, #19]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d001      	beq.n	800868e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800868a:	7cfb      	ldrb	r3, [r7, #19]
 800868c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d028      	beq.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800869a:	4b23      	ldr	r3, [pc, #140]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800869c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086a8:	491f      	ldr	r1, [pc, #124]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086b8:	d106      	bne.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	4a1a      	ldr	r2, [pc, #104]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086c4:	60d3      	str	r3, [r2, #12]
 80086c6:	e011      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086d0:	d10c      	bne.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	3304      	adds	r3, #4
 80086d6:	2101      	movs	r1, #1
 80086d8:	4618      	mov	r0, r3
 80086da:	f000 f899 	bl	8008810 <RCCEx_PLLSAI1_Config>
 80086de:	4603      	mov	r3, r0
 80086e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80086e2:	7cfb      	ldrb	r3, [r7, #19]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80086e8:	7cfb      	ldrb	r3, [r7, #19]
 80086ea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d02b      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80086f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80086fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008706:	4908      	ldr	r1, [pc, #32]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008708:	4313      	orrs	r3, r2
 800870a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008712:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008716:	d109      	bne.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008718:	4b03      	ldr	r3, [pc, #12]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	4a02      	ldr	r2, [pc, #8]	@ (8008728 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800871e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008722:	60d3      	str	r3, [r2, #12]
 8008724:	e014      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008726:	bf00      	nop
 8008728:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008730:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008734:	d10c      	bne.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	3304      	adds	r3, #4
 800873a:	2101      	movs	r1, #1
 800873c:	4618      	mov	r0, r3
 800873e:	f000 f867 	bl	8008810 <RCCEx_PLLSAI1_Config>
 8008742:	4603      	mov	r3, r0
 8008744:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008746:	7cfb      	ldrb	r3, [r7, #19]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d001      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800874c:	7cfb      	ldrb	r3, [r7, #19]
 800874e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d02f      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800875c:	4b2b      	ldr	r3, [pc, #172]	@ (800880c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800875e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008762:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800876a:	4928      	ldr	r1, [pc, #160]	@ (800880c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800876c:	4313      	orrs	r3, r2
 800876e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008776:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800877a:	d10d      	bne.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	3304      	adds	r3, #4
 8008780:	2102      	movs	r1, #2
 8008782:	4618      	mov	r0, r3
 8008784:	f000 f844 	bl	8008810 <RCCEx_PLLSAI1_Config>
 8008788:	4603      	mov	r3, r0
 800878a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800878c:	7cfb      	ldrb	r3, [r7, #19]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d014      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8008792:	7cfb      	ldrb	r3, [r7, #19]
 8008794:	74bb      	strb	r3, [r7, #18]
 8008796:	e011      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800879c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087a0:	d10c      	bne.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	3320      	adds	r3, #32
 80087a6:	2102      	movs	r1, #2
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 f925 	bl	80089f8 <RCCEx_PLLSAI2_Config>
 80087ae:	4603      	mov	r3, r0
 80087b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80087b2:	7cfb      	ldrb	r3, [r7, #19]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d001      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80087b8:	7cfb      	ldrb	r3, [r7, #19]
 80087ba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00a      	beq.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80087c8:	4b10      	ldr	r3, [pc, #64]	@ (800880c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80087ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087ce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087d6:	490d      	ldr	r1, [pc, #52]	@ (800880c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80087d8:	4313      	orrs	r3, r2
 80087da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00b      	beq.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80087ea:	4b08      	ldr	r3, [pc, #32]	@ (800880c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80087ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087fa:	4904      	ldr	r1, [pc, #16]	@ (800880c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80087fc:	4313      	orrs	r3, r2
 80087fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008802:	7cbb      	ldrb	r3, [r7, #18]
}
 8008804:	4618      	mov	r0, r3
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	40021000 	.word	0x40021000

08008810 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800881a:	2300      	movs	r3, #0
 800881c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800881e:	4b75      	ldr	r3, [pc, #468]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008820:	68db      	ldr	r3, [r3, #12]
 8008822:	f003 0303 	and.w	r3, r3, #3
 8008826:	2b00      	cmp	r3, #0
 8008828:	d018      	beq.n	800885c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800882a:	4b72      	ldr	r3, [pc, #456]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	f003 0203 	and.w	r2, r3, #3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	429a      	cmp	r2, r3
 8008838:	d10d      	bne.n	8008856 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
       ||
 800883e:	2b00      	cmp	r3, #0
 8008840:	d009      	beq.n	8008856 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008842:	4b6c      	ldr	r3, [pc, #432]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	091b      	lsrs	r3, r3, #4
 8008848:	f003 0307 	and.w	r3, r3, #7
 800884c:	1c5a      	adds	r2, r3, #1
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	685b      	ldr	r3, [r3, #4]
       ||
 8008852:	429a      	cmp	r2, r3
 8008854:	d047      	beq.n	80088e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	73fb      	strb	r3, [r7, #15]
 800885a:	e044      	b.n	80088e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b03      	cmp	r3, #3
 8008862:	d018      	beq.n	8008896 <RCCEx_PLLSAI1_Config+0x86>
 8008864:	2b03      	cmp	r3, #3
 8008866:	d825      	bhi.n	80088b4 <RCCEx_PLLSAI1_Config+0xa4>
 8008868:	2b01      	cmp	r3, #1
 800886a:	d002      	beq.n	8008872 <RCCEx_PLLSAI1_Config+0x62>
 800886c:	2b02      	cmp	r3, #2
 800886e:	d009      	beq.n	8008884 <RCCEx_PLLSAI1_Config+0x74>
 8008870:	e020      	b.n	80088b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008872:	4b60      	ldr	r3, [pc, #384]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f003 0302 	and.w	r3, r3, #2
 800887a:	2b00      	cmp	r3, #0
 800887c:	d11d      	bne.n	80088ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008882:	e01a      	b.n	80088ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008884:	4b5b      	ldr	r3, [pc, #364]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800888c:	2b00      	cmp	r3, #0
 800888e:	d116      	bne.n	80088be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008894:	e013      	b.n	80088be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008896:	4b57      	ldr	r3, [pc, #348]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d10f      	bne.n	80088c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80088a2:	4b54      	ldr	r3, [pc, #336]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d109      	bne.n	80088c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80088b2:	e006      	b.n	80088c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	73fb      	strb	r3, [r7, #15]
      break;
 80088b8:	e004      	b.n	80088c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80088ba:	bf00      	nop
 80088bc:	e002      	b.n	80088c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80088be:	bf00      	nop
 80088c0:	e000      	b.n	80088c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80088c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80088c4:	7bfb      	ldrb	r3, [r7, #15]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d10d      	bne.n	80088e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80088ca:	4b4a      	ldr	r3, [pc, #296]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6819      	ldr	r1, [r3, #0]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	3b01      	subs	r3, #1
 80088dc:	011b      	lsls	r3, r3, #4
 80088de:	430b      	orrs	r3, r1
 80088e0:	4944      	ldr	r1, [pc, #272]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088e2:	4313      	orrs	r3, r2
 80088e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80088e6:	7bfb      	ldrb	r3, [r7, #15]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d17d      	bne.n	80089e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80088ec:	4b41      	ldr	r3, [pc, #260]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a40      	ldr	r2, [pc, #256]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80088f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088f8:	f7fe fa2a 	bl	8006d50 <HAL_GetTick>
 80088fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80088fe:	e009      	b.n	8008914 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008900:	f7fe fa26 	bl	8006d50 <HAL_GetTick>
 8008904:	4602      	mov	r2, r0
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	2b02      	cmp	r3, #2
 800890c:	d902      	bls.n	8008914 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	73fb      	strb	r3, [r7, #15]
        break;
 8008912:	e005      	b.n	8008920 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008914:	4b37      	ldr	r3, [pc, #220]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800891c:	2b00      	cmp	r3, #0
 800891e:	d1ef      	bne.n	8008900 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008920:	7bfb      	ldrb	r3, [r7, #15]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d160      	bne.n	80089e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d111      	bne.n	8008950 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800892c:	4b31      	ldr	r3, [pc, #196]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800892e:	691b      	ldr	r3, [r3, #16]
 8008930:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8008934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	6892      	ldr	r2, [r2, #8]
 800893c:	0211      	lsls	r1, r2, #8
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	68d2      	ldr	r2, [r2, #12]
 8008942:	0912      	lsrs	r2, r2, #4
 8008944:	0452      	lsls	r2, r2, #17
 8008946:	430a      	orrs	r2, r1
 8008948:	492a      	ldr	r1, [pc, #168]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800894a:	4313      	orrs	r3, r2
 800894c:	610b      	str	r3, [r1, #16]
 800894e:	e027      	b.n	80089a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2b01      	cmp	r3, #1
 8008954:	d112      	bne.n	800897c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008956:	4b27      	ldr	r3, [pc, #156]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800895e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	6892      	ldr	r2, [r2, #8]
 8008966:	0211      	lsls	r1, r2, #8
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	6912      	ldr	r2, [r2, #16]
 800896c:	0852      	lsrs	r2, r2, #1
 800896e:	3a01      	subs	r2, #1
 8008970:	0552      	lsls	r2, r2, #21
 8008972:	430a      	orrs	r2, r1
 8008974:	491f      	ldr	r1, [pc, #124]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008976:	4313      	orrs	r3, r2
 8008978:	610b      	str	r3, [r1, #16]
 800897a:	e011      	b.n	80089a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800897c:	4b1d      	ldr	r3, [pc, #116]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800897e:	691b      	ldr	r3, [r3, #16]
 8008980:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008984:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6892      	ldr	r2, [r2, #8]
 800898c:	0211      	lsls	r1, r2, #8
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	6952      	ldr	r2, [r2, #20]
 8008992:	0852      	lsrs	r2, r2, #1
 8008994:	3a01      	subs	r2, #1
 8008996:	0652      	lsls	r2, r2, #25
 8008998:	430a      	orrs	r2, r1
 800899a:	4916      	ldr	r1, [pc, #88]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800899c:	4313      	orrs	r3, r2
 800899e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80089a0:	4b14      	ldr	r3, [pc, #80]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a13      	ldr	r2, [pc, #76]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80089aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089ac:	f7fe f9d0 	bl	8006d50 <HAL_GetTick>
 80089b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80089b2:	e009      	b.n	80089c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80089b4:	f7fe f9cc 	bl	8006d50 <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d902      	bls.n	80089c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80089c2:	2303      	movs	r3, #3
 80089c4:	73fb      	strb	r3, [r7, #15]
          break;
 80089c6:	e005      	b.n	80089d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80089c8:	4b0a      	ldr	r3, [pc, #40]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d0ef      	beq.n	80089b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80089d4:	7bfb      	ldrb	r3, [r7, #15]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80089da:	4b06      	ldr	r3, [pc, #24]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089dc:	691a      	ldr	r2, [r3, #16]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	699b      	ldr	r3, [r3, #24]
 80089e2:	4904      	ldr	r1, [pc, #16]	@ (80089f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80089e4:	4313      	orrs	r3, r2
 80089e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80089e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	40021000 	.word	0x40021000

080089f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008a02:	2300      	movs	r3, #0
 8008a04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008a06:	4b6a      	ldr	r3, [pc, #424]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a08:	68db      	ldr	r3, [r3, #12]
 8008a0a:	f003 0303 	and.w	r3, r3, #3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d018      	beq.n	8008a44 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008a12:	4b67      	ldr	r3, [pc, #412]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	f003 0203 	and.w	r2, r3, #3
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d10d      	bne.n	8008a3e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
       ||
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d009      	beq.n	8008a3e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008a2a:	4b61      	ldr	r3, [pc, #388]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	091b      	lsrs	r3, r3, #4
 8008a30:	f003 0307 	and.w	r3, r3, #7
 8008a34:	1c5a      	adds	r2, r3, #1
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	685b      	ldr	r3, [r3, #4]
       ||
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d047      	beq.n	8008ace <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	73fb      	strb	r3, [r7, #15]
 8008a42:	e044      	b.n	8008ace <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2b03      	cmp	r3, #3
 8008a4a:	d018      	beq.n	8008a7e <RCCEx_PLLSAI2_Config+0x86>
 8008a4c:	2b03      	cmp	r3, #3
 8008a4e:	d825      	bhi.n	8008a9c <RCCEx_PLLSAI2_Config+0xa4>
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d002      	beq.n	8008a5a <RCCEx_PLLSAI2_Config+0x62>
 8008a54:	2b02      	cmp	r3, #2
 8008a56:	d009      	beq.n	8008a6c <RCCEx_PLLSAI2_Config+0x74>
 8008a58:	e020      	b.n	8008a9c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008a5a:	4b55      	ldr	r3, [pc, #340]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 0302 	and.w	r3, r3, #2
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d11d      	bne.n	8008aa2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a6a:	e01a      	b.n	8008aa2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008a6c:	4b50      	ldr	r3, [pc, #320]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d116      	bne.n	8008aa6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a7c:	e013      	b.n	8008aa6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008a7e:	4b4c      	ldr	r3, [pc, #304]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d10f      	bne.n	8008aaa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008a8a:	4b49      	ldr	r3, [pc, #292]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d109      	bne.n	8008aaa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008a9a:	e006      	b.n	8008aaa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008aa0:	e004      	b.n	8008aac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008aa2:	bf00      	nop
 8008aa4:	e002      	b.n	8008aac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008aa6:	bf00      	nop
 8008aa8:	e000      	b.n	8008aac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008aaa:	bf00      	nop
    }

    if(status == HAL_OK)
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10d      	bne.n	8008ace <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6819      	ldr	r1, [r3, #0]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	3b01      	subs	r3, #1
 8008ac4:	011b      	lsls	r3, r3, #4
 8008ac6:	430b      	orrs	r3, r1
 8008ac8:	4939      	ldr	r1, [pc, #228]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008aca:	4313      	orrs	r3, r2
 8008acc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008ace:	7bfb      	ldrb	r3, [r7, #15]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d167      	bne.n	8008ba4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008ad4:	4b36      	ldr	r3, [pc, #216]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a35      	ldr	r2, [pc, #212]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ade:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ae0:	f7fe f936 	bl	8006d50 <HAL_GetTick>
 8008ae4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008ae6:	e009      	b.n	8008afc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008ae8:	f7fe f932 	bl	8006d50 <HAL_GetTick>
 8008aec:	4602      	mov	r2, r0
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	1ad3      	subs	r3, r2, r3
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d902      	bls.n	8008afc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	73fb      	strb	r3, [r7, #15]
        break;
 8008afa:	e005      	b.n	8008b08 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008afc:	4b2c      	ldr	r3, [pc, #176]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d1ef      	bne.n	8008ae8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d14a      	bne.n	8008ba4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d111      	bne.n	8008b38 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008b14:	4b26      	ldr	r3, [pc, #152]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b16:	695b      	ldr	r3, [r3, #20]
 8008b18:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8008b1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	6892      	ldr	r2, [r2, #8]
 8008b24:	0211      	lsls	r1, r2, #8
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	68d2      	ldr	r2, [r2, #12]
 8008b2a:	0912      	lsrs	r2, r2, #4
 8008b2c:	0452      	lsls	r2, r2, #17
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	491f      	ldr	r1, [pc, #124]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b32:	4313      	orrs	r3, r2
 8008b34:	614b      	str	r3, [r1, #20]
 8008b36:	e011      	b.n	8008b5c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008b38:	4b1d      	ldr	r3, [pc, #116]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b3a:	695b      	ldr	r3, [r3, #20]
 8008b3c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008b40:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	6892      	ldr	r2, [r2, #8]
 8008b48:	0211      	lsls	r1, r2, #8
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	6912      	ldr	r2, [r2, #16]
 8008b4e:	0852      	lsrs	r2, r2, #1
 8008b50:	3a01      	subs	r2, #1
 8008b52:	0652      	lsls	r2, r2, #25
 8008b54:	430a      	orrs	r2, r1
 8008b56:	4916      	ldr	r1, [pc, #88]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008b5c:	4b14      	ldr	r3, [pc, #80]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a13      	ldr	r2, [pc, #76]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b68:	f7fe f8f2 	bl	8006d50 <HAL_GetTick>
 8008b6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008b6e:	e009      	b.n	8008b84 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008b70:	f7fe f8ee 	bl	8006d50 <HAL_GetTick>
 8008b74:	4602      	mov	r2, r0
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	2b02      	cmp	r3, #2
 8008b7c:	d902      	bls.n	8008b84 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8008b7e:	2303      	movs	r3, #3
 8008b80:	73fb      	strb	r3, [r7, #15]
          break;
 8008b82:	e005      	b.n	8008b90 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008b84:	4b0a      	ldr	r3, [pc, #40]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d0ef      	beq.n	8008b70 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8008b90:	7bfb      	ldrb	r3, [r7, #15]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d106      	bne.n	8008ba4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008b96:	4b06      	ldr	r3, [pc, #24]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008b98:	695a      	ldr	r2, [r3, #20]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	695b      	ldr	r3, [r3, #20]
 8008b9e:	4904      	ldr	r1, [pc, #16]	@ (8008bb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3710      	adds	r7, #16
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	40021000 	.word	0x40021000

08008bb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d101      	bne.n	8008bc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e095      	b.n	8008cf2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d108      	bne.n	8008be0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bd6:	d009      	beq.n	8008bec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	61da      	str	r2, [r3, #28]
 8008bde:	e005      	b.n	8008bec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d106      	bne.n	8008c0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f877 	bl	8008cfa <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2202      	movs	r2, #2
 8008c10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c22:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c2c:	d902      	bls.n	8008c34 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	60fb      	str	r3, [r7, #12]
 8008c32:	e002      	b.n	8008c3a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008c34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c38:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008c42:	d007      	beq.n	8008c54 <HAL_SPI_Init+0xa0>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c4c:	d002      	beq.n	8008c54 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2200      	movs	r2, #0
 8008c52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008c64:	431a      	orrs	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	431a      	orrs	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	695b      	ldr	r3, [r3, #20]
 8008c74:	f003 0301 	and.w	r3, r3, #1
 8008c78:	431a      	orrs	r2, r3
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	699b      	ldr	r3, [r3, #24]
 8008c7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c82:	431a      	orrs	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	69db      	ldr	r3, [r3, #28]
 8008c88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c8c:	431a      	orrs	r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a1b      	ldr	r3, [r3, #32]
 8008c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c96:	ea42 0103 	orr.w	r1, r2, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c9e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	430a      	orrs	r2, r1
 8008ca8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	699b      	ldr	r3, [r3, #24]
 8008cae:	0c1b      	lsrs	r3, r3, #16
 8008cb0:	f003 0204 	and.w	r2, r3, #4
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb8:	f003 0310 	and.w	r3, r3, #16
 8008cbc:	431a      	orrs	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc2:	f003 0308 	and.w	r3, r3, #8
 8008cc6:	431a      	orrs	r2, r3
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008cd0:	ea42 0103 	orr.w	r1, r2, r3
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	430a      	orrs	r2, r1
 8008ce0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b083      	sub	sp, #12
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8008d02:	bf00      	nop
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr

08008d0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d0e:	b580      	push	{r7, lr}
 8008d10:	b088      	sub	sp, #32
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	60f8      	str	r0, [r7, #12]
 8008d16:	60b9      	str	r1, [r7, #8]
 8008d18:	603b      	str	r3, [r7, #0]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d101      	bne.n	8008d30 <HAL_SPI_Transmit+0x22>
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	e15f      	b.n	8008ff0 <HAL_SPI_Transmit+0x2e2>
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d38:	f7fe f80a 	bl	8006d50 <HAL_GetTick>
 8008d3c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008d3e:	88fb      	ldrh	r3, [r7, #6]
 8008d40:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d002      	beq.n	8008d54 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008d4e:	2302      	movs	r3, #2
 8008d50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d52:	e148      	b.n	8008fe6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d002      	beq.n	8008d60 <HAL_SPI_Transmit+0x52>
 8008d5a:	88fb      	ldrh	r3, [r7, #6]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d102      	bne.n	8008d66 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008d64:	e13f      	b.n	8008fe6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2203      	movs	r2, #3
 8008d6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	68ba      	ldr	r2, [r7, #8]
 8008d78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	88fa      	ldrh	r2, [r7, #6]
 8008d7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	88fa      	ldrh	r2, [r7, #6]
 8008d84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008db0:	d10f      	bne.n	8008dd2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	681a      	ldr	r2, [r3, #0]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008dd0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ddc:	2b40      	cmp	r3, #64	@ 0x40
 8008dde:	d007      	beq.n	8008df0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008dee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008df8:	d94f      	bls.n	8008e9a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d002      	beq.n	8008e08 <HAL_SPI_Transmit+0xfa>
 8008e02:	8afb      	ldrh	r3, [r7, #22]
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d142      	bne.n	8008e8e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e0c:	881a      	ldrh	r2, [r3, #0]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e18:	1c9a      	adds	r2, r3, #2
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	3b01      	subs	r3, #1
 8008e26:	b29a      	uxth	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008e2c:	e02f      	b.n	8008e8e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	f003 0302 	and.w	r3, r3, #2
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d112      	bne.n	8008e62 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e40:	881a      	ldrh	r2, [r3, #0]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e4c:	1c9a      	adds	r2, r3, #2
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008e60:	e015      	b.n	8008e8e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e62:	f7fd ff75 	bl	8006d50 <HAL_GetTick>
 8008e66:	4602      	mov	r2, r0
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	683a      	ldr	r2, [r7, #0]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d803      	bhi.n	8008e7a <HAL_SPI_Transmit+0x16c>
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e78:	d102      	bne.n	8008e80 <HAL_SPI_Transmit+0x172>
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d106      	bne.n	8008e8e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8008e80:	2303      	movs	r3, #3
 8008e82:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2201      	movs	r2, #1
 8008e88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008e8c:	e0ab      	b.n	8008fe6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1ca      	bne.n	8008e2e <HAL_SPI_Transmit+0x120>
 8008e98:	e080      	b.n	8008f9c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d002      	beq.n	8008ea8 <HAL_SPI_Transmit+0x19a>
 8008ea2:	8afb      	ldrh	r3, [r7, #22]
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d174      	bne.n	8008f92 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d912      	bls.n	8008ed8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eb6:	881a      	ldrh	r2, [r3, #0]
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec2:	1c9a      	adds	r2, r3, #2
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	3b02      	subs	r3, #2
 8008ed0:	b29a      	uxth	r2, r3
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ed6:	e05c      	b.n	8008f92 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	330c      	adds	r3, #12
 8008ee2:	7812      	ldrb	r2, [r2, #0]
 8008ee4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eea:	1c5a      	adds	r2, r3, #1
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	3b01      	subs	r3, #1
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008efe:	e048      	b.n	8008f92 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	f003 0302 	and.w	r3, r3, #2
 8008f0a:	2b02      	cmp	r3, #2
 8008f0c:	d12b      	bne.n	8008f66 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d912      	bls.n	8008f3e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1c:	881a      	ldrh	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f28:	1c9a      	adds	r2, r3, #2
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	3b02      	subs	r3, #2
 8008f36:	b29a      	uxth	r2, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f3c:	e029      	b.n	8008f92 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	330c      	adds	r3, #12
 8008f48:	7812      	ldrb	r2, [r2, #0]
 8008f4a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f50:	1c5a      	adds	r2, r3, #1
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	b29a      	uxth	r2, r3
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f64:	e015      	b.n	8008f92 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f66:	f7fd fef3 	bl	8006d50 <HAL_GetTick>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	683a      	ldr	r2, [r7, #0]
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d803      	bhi.n	8008f7e <HAL_SPI_Transmit+0x270>
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f7c:	d102      	bne.n	8008f84 <HAL_SPI_Transmit+0x276>
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d106      	bne.n	8008f92 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008f90:	e029      	b.n	8008fe6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1b1      	bne.n	8008f00 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f9c:	69ba      	ldr	r2, [r7, #24]
 8008f9e:	6839      	ldr	r1, [r7, #0]
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f000 fe27 	bl	8009bf4 <SPI_EndRxTxTransaction>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10a      	bne.n	8008fd0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fba:	2300      	movs	r3, #0
 8008fbc:	613b      	str	r3, [r7, #16]
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	613b      	str	r3, [r7, #16]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	613b      	str	r3, [r7, #16]
 8008fce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d002      	beq.n	8008fde <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	77fb      	strb	r3, [r7, #31]
 8008fdc:	e003      	b.n	8008fe6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008fee:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3720      	adds	r7, #32
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af02      	add	r7, sp, #8
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	603b      	str	r3, [r7, #0]
 8009004:	4613      	mov	r3, r2
 8009006:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009008:	2300      	movs	r3, #0
 800900a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b01      	cmp	r3, #1
 8009016:	d002      	beq.n	800901e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8009018:	2302      	movs	r3, #2
 800901a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800901c:	e11a      	b.n	8009254 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009026:	d112      	bne.n	800904e <HAL_SPI_Receive+0x56>
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d10e      	bne.n	800904e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2204      	movs	r2, #4
 8009034:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009038:	88fa      	ldrh	r2, [r7, #6]
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	9300      	str	r3, [sp, #0]
 800903e:	4613      	mov	r3, r2
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	68b9      	ldr	r1, [r7, #8]
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f000 f90e 	bl	8009266 <HAL_SPI_TransmitReceive>
 800904a:	4603      	mov	r3, r0
 800904c:	e107      	b.n	800925e <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009054:	2b01      	cmp	r3, #1
 8009056:	d101      	bne.n	800905c <HAL_SPI_Receive+0x64>
 8009058:	2302      	movs	r3, #2
 800905a:	e100      	b.n	800925e <HAL_SPI_Receive+0x266>
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009064:	f7fd fe74 	bl	8006d50 <HAL_GetTick>
 8009068:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d002      	beq.n	8009076 <HAL_SPI_Receive+0x7e>
 8009070:	88fb      	ldrh	r3, [r7, #6]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d102      	bne.n	800907c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	75fb      	strb	r3, [r7, #23]
    goto error;
 800907a:	e0eb      	b.n	8009254 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2204      	movs	r2, #4
 8009080:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	88fa      	ldrh	r2, [r7, #6]
 8009094:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	88fa      	ldrh	r2, [r7, #6]
 800909c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2200      	movs	r2, #0
 80090aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80090c6:	d908      	bls.n	80090da <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	685a      	ldr	r2, [r3, #4]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80090d6:	605a      	str	r2, [r3, #4]
 80090d8:	e007      	b.n	80090ea <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	685a      	ldr	r2, [r3, #4]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80090e8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	689b      	ldr	r3, [r3, #8]
 80090ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090f2:	d10f      	bne.n	8009114 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009102:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009112:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800911e:	2b40      	cmp	r3, #64	@ 0x40
 8009120:	d007      	beq.n	8009132 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009130:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800913a:	d86f      	bhi.n	800921c <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800913c:	e034      	b.n	80091a8 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	f003 0301 	and.w	r3, r3, #1
 8009148:	2b01      	cmp	r3, #1
 800914a:	d117      	bne.n	800917c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f103 020c 	add.w	r2, r3, #12
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009158:	7812      	ldrb	r2, [r2, #0]
 800915a:	b2d2      	uxtb	r2, r2
 800915c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800916e:	b29b      	uxth	r3, r3
 8009170:	3b01      	subs	r3, #1
 8009172:	b29a      	uxth	r2, r3
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800917a:	e015      	b.n	80091a8 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800917c:	f7fd fde8 	bl	8006d50 <HAL_GetTick>
 8009180:	4602      	mov	r2, r0
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	1ad3      	subs	r3, r2, r3
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	429a      	cmp	r2, r3
 800918a:	d803      	bhi.n	8009194 <HAL_SPI_Receive+0x19c>
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009192:	d102      	bne.n	800919a <HAL_SPI_Receive+0x1a2>
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d106      	bne.n	80091a8 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800919a:	2303      	movs	r3, #3
 800919c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2201      	movs	r2, #1
 80091a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80091a6:	e055      	b.n	8009254 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1c4      	bne.n	800913e <HAL_SPI_Receive+0x146>
 80091b4:	e038      	b.n	8009228 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	f003 0301 	and.w	r3, r3, #1
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d115      	bne.n	80091f0 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	68da      	ldr	r2, [r3, #12]
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ce:	b292      	uxth	r2, r2
 80091d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d6:	1c9a      	adds	r2, r3, #2
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	3b01      	subs	r3, #1
 80091e6:	b29a      	uxth	r2, r3
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80091ee:	e015      	b.n	800921c <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091f0:	f7fd fdae 	bl	8006d50 <HAL_GetTick>
 80091f4:	4602      	mov	r2, r0
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d803      	bhi.n	8009208 <HAL_SPI_Receive+0x210>
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009206:	d102      	bne.n	800920e <HAL_SPI_Receive+0x216>
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d106      	bne.n	800921c <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800920e:	2303      	movs	r3, #3
 8009210:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2201      	movs	r2, #1
 8009216:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800921a:	e01b      	b.n	8009254 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009222:	b29b      	uxth	r3, r3
 8009224:	2b00      	cmp	r3, #0
 8009226:	d1c6      	bne.n	80091b6 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	6839      	ldr	r1, [r7, #0]
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f000 fc89 	bl	8009b44 <SPI_EndRxTransaction>
 8009232:	4603      	mov	r3, r0
 8009234:	2b00      	cmp	r3, #0
 8009236:	d002      	beq.n	800923e <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2220      	movs	r2, #32
 800923c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009242:	2b00      	cmp	r3, #0
 8009244:	d002      	beq.n	800924c <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	75fb      	strb	r3, [r7, #23]
 800924a:	e003      	b.n	8009254 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800925c:	7dfb      	ldrb	r3, [r7, #23]
}
 800925e:	4618      	mov	r0, r3
 8009260:	3718      	adds	r7, #24
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009266:	b580      	push	{r7, lr}
 8009268:	b08a      	sub	sp, #40	@ 0x28
 800926a:	af00      	add	r7, sp, #0
 800926c:	60f8      	str	r0, [r7, #12]
 800926e:	60b9      	str	r1, [r7, #8]
 8009270:	607a      	str	r2, [r7, #4]
 8009272:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009274:	2301      	movs	r3, #1
 8009276:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009278:	2300      	movs	r3, #0
 800927a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009284:	2b01      	cmp	r3, #1
 8009286:	d101      	bne.n	800928c <HAL_SPI_TransmitReceive+0x26>
 8009288:	2302      	movs	r3, #2
 800928a:	e20a      	b.n	80096a2 <HAL_SPI_TransmitReceive+0x43c>
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009294:	f7fd fd5c 	bl	8006d50 <HAL_GetTick>
 8009298:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092a0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80092a8:	887b      	ldrh	r3, [r7, #2]
 80092aa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80092ac:	887b      	ldrh	r3, [r7, #2]
 80092ae:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80092b0:	7efb      	ldrb	r3, [r7, #27]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d00e      	beq.n	80092d4 <HAL_SPI_TransmitReceive+0x6e>
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092bc:	d106      	bne.n	80092cc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d102      	bne.n	80092cc <HAL_SPI_TransmitReceive+0x66>
 80092c6:	7efb      	ldrb	r3, [r7, #27]
 80092c8:	2b04      	cmp	r3, #4
 80092ca:	d003      	beq.n	80092d4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80092cc:	2302      	movs	r3, #2
 80092ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80092d2:	e1e0      	b.n	8009696 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d005      	beq.n	80092e6 <HAL_SPI_TransmitReceive+0x80>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d002      	beq.n	80092e6 <HAL_SPI_TransmitReceive+0x80>
 80092e0:	887b      	ldrh	r3, [r7, #2]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d103      	bne.n	80092ee <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80092e6:	2301      	movs	r3, #1
 80092e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80092ec:	e1d3      	b.n	8009696 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b04      	cmp	r3, #4
 80092f8:	d003      	beq.n	8009302 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2205      	movs	r2, #5
 80092fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2200      	movs	r2, #0
 8009306:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	887a      	ldrh	r2, [r7, #2]
 8009312:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	887a      	ldrh	r2, [r7, #2]
 800931a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	68ba      	ldr	r2, [r7, #8]
 8009322:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	887a      	ldrh	r2, [r7, #2]
 8009328:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	887a      	ldrh	r2, [r7, #2]
 800932e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	68db      	ldr	r3, [r3, #12]
 8009340:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009344:	d802      	bhi.n	800934c <HAL_SPI_TransmitReceive+0xe6>
 8009346:	8a3b      	ldrh	r3, [r7, #16]
 8009348:	2b01      	cmp	r3, #1
 800934a:	d908      	bls.n	800935e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	685a      	ldr	r2, [r3, #4]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800935a:	605a      	str	r2, [r3, #4]
 800935c:	e007      	b.n	800936e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	685a      	ldr	r2, [r3, #4]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800936c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009378:	2b40      	cmp	r3, #64	@ 0x40
 800937a:	d007      	beq.n	800938c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800938a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009394:	f240 8081 	bls.w	800949a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d002      	beq.n	80093a6 <HAL_SPI_TransmitReceive+0x140>
 80093a0:	8a7b      	ldrh	r3, [r7, #18]
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d16d      	bne.n	8009482 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093aa:	881a      	ldrh	r2, [r3, #0]
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b6:	1c9a      	adds	r2, r3, #2
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	3b01      	subs	r3, #1
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093ca:	e05a      	b.n	8009482 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	689b      	ldr	r3, [r3, #8]
 80093d2:	f003 0302 	and.w	r3, r3, #2
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d11b      	bne.n	8009412 <HAL_SPI_TransmitReceive+0x1ac>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093de:	b29b      	uxth	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d016      	beq.n	8009412 <HAL_SPI_TransmitReceive+0x1ac>
 80093e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d113      	bne.n	8009412 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ee:	881a      	ldrh	r2, [r3, #0]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093fa:	1c9a      	adds	r2, r3, #2
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009404:	b29b      	uxth	r3, r3
 8009406:	3b01      	subs	r3, #1
 8009408:	b29a      	uxth	r2, r3
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800940e:	2300      	movs	r3, #0
 8009410:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	f003 0301 	and.w	r3, r3, #1
 800941c:	2b01      	cmp	r3, #1
 800941e:	d11c      	bne.n	800945a <HAL_SPI_TransmitReceive+0x1f4>
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009426:	b29b      	uxth	r3, r3
 8009428:	2b00      	cmp	r3, #0
 800942a:	d016      	beq.n	800945a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68da      	ldr	r2, [r3, #12]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009436:	b292      	uxth	r2, r2
 8009438:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800943e:	1c9a      	adds	r2, r3, #2
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800944a:	b29b      	uxth	r3, r3
 800944c:	3b01      	subs	r3, #1
 800944e:	b29a      	uxth	r2, r3
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009456:	2301      	movs	r3, #1
 8009458:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800945a:	f7fd fc79 	bl	8006d50 <HAL_GetTick>
 800945e:	4602      	mov	r2, r0
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	1ad3      	subs	r3, r2, r3
 8009464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009466:	429a      	cmp	r2, r3
 8009468:	d80b      	bhi.n	8009482 <HAL_SPI_TransmitReceive+0x21c>
 800946a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009470:	d007      	beq.n	8009482 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8009472:	2303      	movs	r3, #3
 8009474:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2201      	movs	r2, #1
 800947c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8009480:	e109      	b.n	8009696 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009486:	b29b      	uxth	r3, r3
 8009488:	2b00      	cmp	r3, #0
 800948a:	d19f      	bne.n	80093cc <HAL_SPI_TransmitReceive+0x166>
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009492:	b29b      	uxth	r3, r3
 8009494:	2b00      	cmp	r3, #0
 8009496:	d199      	bne.n	80093cc <HAL_SPI_TransmitReceive+0x166>
 8009498:	e0e3      	b.n	8009662 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d003      	beq.n	80094aa <HAL_SPI_TransmitReceive+0x244>
 80094a2:	8a7b      	ldrh	r3, [r7, #18]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	f040 80cf 	bne.w	8009648 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d912      	bls.n	80094da <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b8:	881a      	ldrh	r2, [r3, #0]
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c4:	1c9a      	adds	r2, r3, #2
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	3b02      	subs	r3, #2
 80094d2:	b29a      	uxth	r2, r3
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80094d8:	e0b6      	b.n	8009648 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	330c      	adds	r3, #12
 80094e4:	7812      	ldrb	r2, [r2, #0]
 80094e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ec:	1c5a      	adds	r2, r3, #1
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094f6:	b29b      	uxth	r3, r3
 80094f8:	3b01      	subs	r3, #1
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009500:	e0a2      	b.n	8009648 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	f003 0302 	and.w	r3, r3, #2
 800950c:	2b02      	cmp	r3, #2
 800950e:	d134      	bne.n	800957a <HAL_SPI_TransmitReceive+0x314>
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009514:	b29b      	uxth	r3, r3
 8009516:	2b00      	cmp	r3, #0
 8009518:	d02f      	beq.n	800957a <HAL_SPI_TransmitReceive+0x314>
 800951a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951c:	2b01      	cmp	r3, #1
 800951e:	d12c      	bne.n	800957a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009524:	b29b      	uxth	r3, r3
 8009526:	2b01      	cmp	r3, #1
 8009528:	d912      	bls.n	8009550 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800952e:	881a      	ldrh	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953a:	1c9a      	adds	r2, r3, #2
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009544:	b29b      	uxth	r3, r3
 8009546:	3b02      	subs	r3, #2
 8009548:	b29a      	uxth	r2, r3
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800954e:	e012      	b.n	8009576 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	330c      	adds	r3, #12
 800955a:	7812      	ldrb	r2, [r2, #0]
 800955c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009562:	1c5a      	adds	r2, r3, #1
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800956c:	b29b      	uxth	r3, r3
 800956e:	3b01      	subs	r3, #1
 8009570:	b29a      	uxth	r2, r3
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009576:	2300      	movs	r3, #0
 8009578:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	689b      	ldr	r3, [r3, #8]
 8009580:	f003 0301 	and.w	r3, r3, #1
 8009584:	2b01      	cmp	r3, #1
 8009586:	d148      	bne.n	800961a <HAL_SPI_TransmitReceive+0x3b4>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800958e:	b29b      	uxth	r3, r3
 8009590:	2b00      	cmp	r3, #0
 8009592:	d042      	beq.n	800961a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800959a:	b29b      	uxth	r3, r3
 800959c:	2b01      	cmp	r3, #1
 800959e:	d923      	bls.n	80095e8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	68da      	ldr	r2, [r3, #12]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095aa:	b292      	uxth	r2, r2
 80095ac:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095b2:	1c9a      	adds	r2, r3, #2
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095be:	b29b      	uxth	r3, r3
 80095c0:	3b02      	subs	r3, #2
 80095c2:	b29a      	uxth	r2, r3
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095d0:	b29b      	uxth	r3, r3
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d81f      	bhi.n	8009616 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	685a      	ldr	r2, [r3, #4]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80095e4:	605a      	str	r2, [r3, #4]
 80095e6:	e016      	b.n	8009616 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f103 020c 	add.w	r2, r3, #12
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f4:	7812      	ldrb	r2, [r2, #0]
 80095f6:	b2d2      	uxtb	r2, r2
 80095f8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095fe:	1c5a      	adds	r2, r3, #1
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800960a:	b29b      	uxth	r3, r3
 800960c:	3b01      	subs	r3, #1
 800960e:	b29a      	uxth	r2, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009616:	2301      	movs	r3, #1
 8009618:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800961a:	f7fd fb99 	bl	8006d50 <HAL_GetTick>
 800961e:	4602      	mov	r2, r0
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009626:	429a      	cmp	r2, r3
 8009628:	d803      	bhi.n	8009632 <HAL_SPI_TransmitReceive+0x3cc>
 800962a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009630:	d102      	bne.n	8009638 <HAL_SPI_TransmitReceive+0x3d2>
 8009632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009634:	2b00      	cmp	r3, #0
 8009636:	d107      	bne.n	8009648 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2201      	movs	r2, #1
 8009642:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8009646:	e026      	b.n	8009696 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800964c:	b29b      	uxth	r3, r3
 800964e:	2b00      	cmp	r3, #0
 8009650:	f47f af57 	bne.w	8009502 <HAL_SPI_TransmitReceive+0x29c>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800965a:	b29b      	uxth	r3, r3
 800965c:	2b00      	cmp	r3, #0
 800965e:	f47f af50 	bne.w	8009502 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009662:	69fa      	ldr	r2, [r7, #28]
 8009664:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 fac4 	bl	8009bf4 <SPI_EndRxTxTransaction>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d005      	beq.n	800967e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2220      	movs	r2, #32
 800967c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009682:	2b00      	cmp	r3, #0
 8009684:	d003      	beq.n	800968e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8009686:	2301      	movs	r3, #1
 8009688:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800968c:	e003      	b.n	8009696 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2201      	movs	r2, #1
 8009692:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2200      	movs	r2, #0
 800969a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800969e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3728      	adds	r7, #40	@ 0x28
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
	...

080096ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b088      	sub	sp, #32
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096c4:	69bb      	ldr	r3, [r7, #24]
 80096c6:	099b      	lsrs	r3, r3, #6
 80096c8:	f003 0301 	and.w	r3, r3, #1
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d10f      	bne.n	80096f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096d0:	69bb      	ldr	r3, [r7, #24]
 80096d2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00a      	beq.n	80096f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	099b      	lsrs	r3, r3, #6
 80096de:	f003 0301 	and.w	r3, r3, #1
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d004      	beq.n	80096f0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	4798      	blx	r3
    return;
 80096ee:	e0d7      	b.n	80098a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	085b      	lsrs	r3, r3, #1
 80096f4:	f003 0301 	and.w	r3, r3, #1
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00a      	beq.n	8009712 <HAL_SPI_IRQHandler+0x66>
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	09db      	lsrs	r3, r3, #7
 8009700:	f003 0301 	and.w	r3, r3, #1
 8009704:	2b00      	cmp	r3, #0
 8009706:	d004      	beq.n	8009712 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	4798      	blx	r3
    return;
 8009710:	e0c6      	b.n	80098a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	095b      	lsrs	r3, r3, #5
 8009716:	f003 0301 	and.w	r3, r3, #1
 800971a:	2b00      	cmp	r3, #0
 800971c:	d10c      	bne.n	8009738 <HAL_SPI_IRQHandler+0x8c>
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	099b      	lsrs	r3, r3, #6
 8009722:	f003 0301 	and.w	r3, r3, #1
 8009726:	2b00      	cmp	r3, #0
 8009728:	d106      	bne.n	8009738 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	0a1b      	lsrs	r3, r3, #8
 800972e:	f003 0301 	and.w	r3, r3, #1
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 80b4 	beq.w	80098a0 <HAL_SPI_IRQHandler+0x1f4>
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	095b      	lsrs	r3, r3, #5
 800973c:	f003 0301 	and.w	r3, r3, #1
 8009740:	2b00      	cmp	r3, #0
 8009742:	f000 80ad 	beq.w	80098a0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009746:	69bb      	ldr	r3, [r7, #24]
 8009748:	099b      	lsrs	r3, r3, #6
 800974a:	f003 0301 	and.w	r3, r3, #1
 800974e:	2b00      	cmp	r3, #0
 8009750:	d023      	beq.n	800979a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b03      	cmp	r3, #3
 800975c:	d011      	beq.n	8009782 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009762:	f043 0204 	orr.w	r2, r3, #4
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800976a:	2300      	movs	r3, #0
 800976c:	617b      	str	r3, [r7, #20]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	617b      	str	r3, [r7, #20]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	617b      	str	r3, [r7, #20]
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	e00b      	b.n	800979a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009782:	2300      	movs	r3, #0
 8009784:	613b      	str	r3, [r7, #16]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	613b      	str	r3, [r7, #16]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	613b      	str	r3, [r7, #16]
 8009796:	693b      	ldr	r3, [r7, #16]
        return;
 8009798:	e082      	b.n	80098a0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	095b      	lsrs	r3, r3, #5
 800979e:	f003 0301 	and.w	r3, r3, #1
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d014      	beq.n	80097d0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097aa:	f043 0201 	orr.w	r2, r3, #1
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80097b2:	2300      	movs	r3, #0
 80097b4:	60fb      	str	r3, [r7, #12]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	60fb      	str	r3, [r7, #12]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097cc:	601a      	str	r2, [r3, #0]
 80097ce:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80097d0:	69bb      	ldr	r3, [r7, #24]
 80097d2:	0a1b      	lsrs	r3, r3, #8
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d00c      	beq.n	80097f6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097e0:	f043 0208 	orr.w	r2, r3, #8
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80097e8:	2300      	movs	r3, #0
 80097ea:	60bb      	str	r3, [r7, #8]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	60bb      	str	r3, [r7, #8]
 80097f4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d04f      	beq.n	800989e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	685a      	ldr	r2, [r3, #4]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800980c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2201      	movs	r2, #1
 8009812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	f003 0302 	and.w	r3, r3, #2
 800981c:	2b00      	cmp	r3, #0
 800981e:	d104      	bne.n	800982a <HAL_SPI_IRQHandler+0x17e>
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	f003 0301 	and.w	r3, r3, #1
 8009826:	2b00      	cmp	r3, #0
 8009828:	d034      	beq.n	8009894 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	685a      	ldr	r2, [r3, #4]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f022 0203 	bic.w	r2, r2, #3
 8009838:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800983e:	2b00      	cmp	r3, #0
 8009840:	d011      	beq.n	8009866 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009846:	4a18      	ldr	r2, [pc, #96]	@ (80098a8 <HAL_SPI_IRQHandler+0x1fc>)
 8009848:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800984e:	4618      	mov	r0, r3
 8009850:	f7fd fbfd 	bl	800704e <HAL_DMA_Abort_IT>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d005      	beq.n	8009866 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800985e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800986a:	2b00      	cmp	r3, #0
 800986c:	d016      	beq.n	800989c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009872:	4a0d      	ldr	r2, [pc, #52]	@ (80098a8 <HAL_SPI_IRQHandler+0x1fc>)
 8009874:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800987a:	4618      	mov	r0, r3
 800987c:	f7fd fbe7 	bl	800704e <HAL_DMA_Abort_IT>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00a      	beq.n	800989c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800988a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009892:	e003      	b.n	800989c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 f809 	bl	80098ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800989a:	e000      	b.n	800989e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800989c:	bf00      	nop
    return;
 800989e:	bf00      	nop
  }
}
 80098a0:	3720      	adds	r7, #32
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	080098dd 	.word	0x080098dd

080098ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80098ce:	b2db      	uxtb	r3, r3
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2200      	movs	r2, #0
 80098f6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f7ff ffd7 	bl	80098ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80098fe:	bf00      	nop
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
	...

08009908 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b088      	sub	sp, #32
 800990c:	af00      	add	r7, sp, #0
 800990e:	60f8      	str	r0, [r7, #12]
 8009910:	60b9      	str	r1, [r7, #8]
 8009912:	603b      	str	r3, [r7, #0]
 8009914:	4613      	mov	r3, r2
 8009916:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009918:	f7fd fa1a 	bl	8006d50 <HAL_GetTick>
 800991c:	4602      	mov	r2, r0
 800991e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009920:	1a9b      	subs	r3, r3, r2
 8009922:	683a      	ldr	r2, [r7, #0]
 8009924:	4413      	add	r3, r2
 8009926:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009928:	f7fd fa12 	bl	8006d50 <HAL_GetTick>
 800992c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800992e:	4b39      	ldr	r3, [pc, #228]	@ (8009a14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	015b      	lsls	r3, r3, #5
 8009934:	0d1b      	lsrs	r3, r3, #20
 8009936:	69fa      	ldr	r2, [r7, #28]
 8009938:	fb02 f303 	mul.w	r3, r2, r3
 800993c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800993e:	e054      	b.n	80099ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009946:	d050      	beq.n	80099ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009948:	f7fd fa02 	bl	8006d50 <HAL_GetTick>
 800994c:	4602      	mov	r2, r0
 800994e:	69bb      	ldr	r3, [r7, #24]
 8009950:	1ad3      	subs	r3, r2, r3
 8009952:	69fa      	ldr	r2, [r7, #28]
 8009954:	429a      	cmp	r2, r3
 8009956:	d902      	bls.n	800995e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d13d      	bne.n	80099da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685a      	ldr	r2, [r3, #4]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800996c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009976:	d111      	bne.n	800999c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009980:	d004      	beq.n	800998c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800998a:	d107      	bne.n	800999c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800999a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099a4:	d10f      	bne.n	80099c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e017      	b.n	8009a0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d101      	bne.n	80099e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80099e0:	2300      	movs	r3, #0
 80099e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	3b01      	subs	r3, #1
 80099e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	689a      	ldr	r2, [r3, #8]
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	4013      	ands	r3, r2
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	bf0c      	ite	eq
 80099fa:	2301      	moveq	r3, #1
 80099fc:	2300      	movne	r3, #0
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	461a      	mov	r2, r3
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d19b      	bne.n	8009940 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009a08:	2300      	movs	r3, #0
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3720      	adds	r7, #32
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	20000024 	.word	0x20000024

08009a18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b08a      	sub	sp, #40	@ 0x28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
 8009a24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009a26:	2300      	movs	r3, #0
 8009a28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009a2a:	f7fd f991 	bl	8006d50 <HAL_GetTick>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a32:	1a9b      	subs	r3, r3, r2
 8009a34:	683a      	ldr	r2, [r7, #0]
 8009a36:	4413      	add	r3, r2
 8009a38:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009a3a:	f7fd f989 	bl	8006d50 <HAL_GetTick>
 8009a3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	330c      	adds	r3, #12
 8009a46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009a48:	4b3d      	ldr	r3, [pc, #244]	@ (8009b40 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	4613      	mov	r3, r2
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	4413      	add	r3, r2
 8009a52:	00da      	lsls	r2, r3, #3
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	0d1b      	lsrs	r3, r3, #20
 8009a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a5a:	fb02 f303 	mul.w	r3, r2, r3
 8009a5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009a60:	e060      	b.n	8009b24 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009a68:	d107      	bne.n	8009a7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d104      	bne.n	8009a7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009a78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a80:	d050      	beq.n	8009b24 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009a82:	f7fd f965 	bl	8006d50 <HAL_GetTick>
 8009a86:	4602      	mov	r2, r0
 8009a88:	6a3b      	ldr	r3, [r7, #32]
 8009a8a:	1ad3      	subs	r3, r2, r3
 8009a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d902      	bls.n	8009a98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d13d      	bne.n	8009b14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	685a      	ldr	r2, [r3, #4]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009aa6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ab0:	d111      	bne.n	8009ad6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aba:	d004      	beq.n	8009ac6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ac4:	d107      	bne.n	8009ad6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ad4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ada:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ade:	d10f      	bne.n	8009b00 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009aee:	601a      	str	r2, [r3, #0]
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009afe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2201      	movs	r2, #1
 8009b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e010      	b.n	8009b36 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d101      	bne.n	8009b1e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	3b01      	subs	r3, #1
 8009b22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	689a      	ldr	r2, [r3, #8]
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d196      	bne.n	8009a62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3728      	adds	r7, #40	@ 0x28
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	bf00      	nop
 8009b40:	20000024 	.word	0x20000024

08009b44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b086      	sub	sp, #24
 8009b48:	af02      	add	r7, sp, #8
 8009b4a:	60f8      	str	r0, [r7, #12]
 8009b4c:	60b9      	str	r1, [r7, #8]
 8009b4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009b58:	d111      	bne.n	8009b7e <SPI_EndRxTransaction+0x3a>
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b62:	d004      	beq.n	8009b6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b6c:	d107      	bne.n	8009b7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b7c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	9300      	str	r3, [sp, #0]
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	2200      	movs	r2, #0
 8009b86:	2180      	movs	r1, #128	@ 0x80
 8009b88:	68f8      	ldr	r0, [r7, #12]
 8009b8a:	f7ff febd 	bl	8009908 <SPI_WaitFlagStateUntilTimeout>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d007      	beq.n	8009ba4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b98:	f043 0220 	orr.w	r2, r3, #32
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	e023      	b.n	8009bec <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bac:	d11d      	bne.n	8009bea <SPI_EndRxTransaction+0xa6>
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009bb6:	d004      	beq.n	8009bc2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bc0:	d113      	bne.n	8009bea <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	9300      	str	r3, [sp, #0]
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f7ff ff22 	bl	8009a18 <SPI_WaitFifoStateUntilTimeout>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d007      	beq.n	8009bea <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bde:	f043 0220 	orr.w	r2, r3, #32
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009be6:	2303      	movs	r3, #3
 8009be8:	e000      	b.n	8009bec <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009bea:	2300      	movs	r3, #0
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3710      	adds	r7, #16
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b086      	sub	sp, #24
 8009bf8:	af02      	add	r7, sp, #8
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	2200      	movs	r2, #0
 8009c08:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f7ff ff03 	bl	8009a18 <SPI_WaitFifoStateUntilTimeout>
 8009c12:	4603      	mov	r3, r0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d007      	beq.n	8009c28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c1c:	f043 0220 	orr.w	r2, r3, #32
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c24:	2303      	movs	r3, #3
 8009c26:	e027      	b.n	8009c78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	9300      	str	r3, [sp, #0]
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	2180      	movs	r1, #128	@ 0x80
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f7ff fe68 	bl	8009908 <SPI_WaitFlagStateUntilTimeout>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d007      	beq.n	8009c4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c42:	f043 0220 	orr.w	r2, r3, #32
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c4a:	2303      	movs	r3, #3
 8009c4c:	e014      	b.n	8009c78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f7ff fedc 	bl	8009a18 <SPI_WaitFifoStateUntilTimeout>
 8009c60:	4603      	mov	r3, r0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d007      	beq.n	8009c76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c6a:	f043 0220 	orr.w	r2, r3, #32
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009c72:	2303      	movs	r3, #3
 8009c74:	e000      	b.n	8009c78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3710      	adds	r7, #16
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b082      	sub	sp, #8
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d101      	bne.n	8009c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e040      	b.n	8009d14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d106      	bne.n	8009ca8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f83a 	bl	8009d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2224      	movs	r2, #36	@ 0x24
 8009cac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f022 0201 	bic.w	r2, r2, #1
 8009cbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d002      	beq.n	8009ccc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fe7e 	bl	800a9c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 fbc3 	bl	800a458 <UART_SetConfig>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d101      	bne.n	8009cdc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e01b      	b.n	8009d14 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	685a      	ldr	r2, [r3, #4]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009cea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	689a      	ldr	r2, [r3, #8]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009cfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f042 0201 	orr.w	r2, r2, #1
 8009d0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f000 fefd 	bl	800ab0c <UART_CheckIdleState>
 8009d12:	4603      	mov	r3, r0
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3708      	adds	r7, #8
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009d24:	bf00      	nop
 8009d26:	370c      	adds	r7, #12
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b08a      	sub	sp, #40	@ 0x28
 8009d34:	af02      	add	r7, sp, #8
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	60b9      	str	r1, [r7, #8]
 8009d3a:	603b      	str	r3, [r7, #0]
 8009d3c:	4613      	mov	r3, r2
 8009d3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d44:	2b20      	cmp	r3, #32
 8009d46:	d177      	bne.n	8009e38 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d002      	beq.n	8009d54 <HAL_UART_Transmit+0x24>
 8009d4e:	88fb      	ldrh	r3, [r7, #6]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d101      	bne.n	8009d58 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e070      	b.n	8009e3a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2221      	movs	r2, #33	@ 0x21
 8009d64:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d66:	f7fc fff3 	bl	8006d50 <HAL_GetTick>
 8009d6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	88fa      	ldrh	r2, [r7, #6]
 8009d70:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	88fa      	ldrh	r2, [r7, #6]
 8009d78:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	689b      	ldr	r3, [r3, #8]
 8009d80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d84:	d108      	bne.n	8009d98 <HAL_UART_Transmit+0x68>
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	691b      	ldr	r3, [r3, #16]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d104      	bne.n	8009d98 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	61bb      	str	r3, [r7, #24]
 8009d96:	e003      	b.n	8009da0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009da0:	e02f      	b.n	8009e02 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	2200      	movs	r2, #0
 8009daa:	2180      	movs	r1, #128	@ 0x80
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f000 ff55 	bl	800ac5c <UART_WaitOnFlagUntilTimeout>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d004      	beq.n	8009dc2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2220      	movs	r2, #32
 8009dbc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	e03b      	b.n	8009e3a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009dc2:	69fb      	ldr	r3, [r7, #28]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d10b      	bne.n	8009de0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	881a      	ldrh	r2, [r3, #0]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dd4:	b292      	uxth	r2, r2
 8009dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009dd8:	69bb      	ldr	r3, [r7, #24]
 8009dda:	3302      	adds	r3, #2
 8009ddc:	61bb      	str	r3, [r7, #24]
 8009dde:	e007      	b.n	8009df0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009de0:	69fb      	ldr	r3, [r7, #28]
 8009de2:	781a      	ldrb	r2, [r3, #0]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009dea:	69fb      	ldr	r3, [r7, #28]
 8009dec:	3301      	adds	r3, #1
 8009dee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	b29a      	uxth	r2, r3
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1c9      	bne.n	8009da2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	9300      	str	r3, [sp, #0]
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	2200      	movs	r2, #0
 8009e16:	2140      	movs	r1, #64	@ 0x40
 8009e18:	68f8      	ldr	r0, [r7, #12]
 8009e1a:	f000 ff1f 	bl	800ac5c <UART_WaitOnFlagUntilTimeout>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d004      	beq.n	8009e2e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2220      	movs	r2, #32
 8009e28:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009e2a:	2303      	movs	r3, #3
 8009e2c:	e005      	b.n	8009e3a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2220      	movs	r2, #32
 8009e32:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009e34:	2300      	movs	r3, #0
 8009e36:	e000      	b.n	8009e3a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009e38:	2302      	movs	r3, #2
  }
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3720      	adds	r7, #32
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
	...

08009e44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b0ba      	sub	sp, #232	@ 0xe8
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	69db      	ldr	r3, [r3, #28]
 8009e52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009e6a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009e6e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009e72:	4013      	ands	r3, r2
 8009e74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009e78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d115      	bne.n	8009eac <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009e80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e84:	f003 0320 	and.w	r3, r3, #32
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00f      	beq.n	8009eac <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009e8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e90:	f003 0320 	and.w	r3, r3, #32
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d009      	beq.n	8009eac <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f000 82ae 	beq.w	800a3fe <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	4798      	blx	r3
      }
      return;
 8009eaa:	e2a8      	b.n	800a3fe <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009eac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	f000 8117 	beq.w	800a0e4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009eb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009eba:	f003 0301 	and.w	r3, r3, #1
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d106      	bne.n	8009ed0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009ec2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009ec6:	4b85      	ldr	r3, [pc, #532]	@ (800a0dc <HAL_UART_IRQHandler+0x298>)
 8009ec8:	4013      	ands	r3, r2
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	f000 810a 	beq.w	800a0e4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ed4:	f003 0301 	and.w	r3, r3, #1
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d011      	beq.n	8009f00 <HAL_UART_IRQHandler+0xbc>
 8009edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00b      	beq.n	8009f00 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	2201      	movs	r2, #1
 8009eee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ef6:	f043 0201 	orr.w	r2, r3, #1
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f04:	f003 0302 	and.w	r3, r3, #2
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d011      	beq.n	8009f30 <HAL_UART_IRQHandler+0xec>
 8009f0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f10:	f003 0301 	and.w	r3, r3, #1
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d00b      	beq.n	8009f30 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	2202      	movs	r2, #2
 8009f1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f26:	f043 0204 	orr.w	r2, r3, #4
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f34:	f003 0304 	and.w	r3, r3, #4
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d011      	beq.n	8009f60 <HAL_UART_IRQHandler+0x11c>
 8009f3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f40:	f003 0301 	and.w	r3, r3, #1
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d00b      	beq.n	8009f60 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	2204      	movs	r2, #4
 8009f4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f56:	f043 0202 	orr.w	r2, r3, #2
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f64:	f003 0308 	and.w	r3, r3, #8
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d017      	beq.n	8009f9c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f70:	f003 0320 	and.w	r3, r3, #32
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d105      	bne.n	8009f84 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009f78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f7c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d00b      	beq.n	8009f9c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2208      	movs	r2, #8
 8009f8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f92:	f043 0208 	orr.w	r2, r3, #8
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d012      	beq.n	8009fce <HAL_UART_IRQHandler+0x18a>
 8009fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d00c      	beq.n	8009fce <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fc4:	f043 0220 	orr.w	r2, r3, #32
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	f000 8214 	beq.w	800a402 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fde:	f003 0320 	and.w	r3, r3, #32
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d00d      	beq.n	800a002 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fea:	f003 0320 	and.w	r3, r3, #32
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d007      	beq.n	800a002 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d003      	beq.n	800a002 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a008:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a016:	2b40      	cmp	r3, #64	@ 0x40
 800a018:	d005      	beq.n	800a026 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a01a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a01e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a022:	2b00      	cmp	r3, #0
 800a024:	d04f      	beq.n	800a0c6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 fe7f 	bl	800ad2a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a036:	2b40      	cmp	r3, #64	@ 0x40
 800a038:	d141      	bne.n	800a0be <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3308      	adds	r3, #8
 800a040:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a044:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a048:	e853 3f00 	ldrex	r3, [r3]
 800a04c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a050:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a054:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a058:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3308      	adds	r3, #8
 800a062:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a066:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a06a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a072:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a076:	e841 2300 	strex	r3, r2, [r1]
 800a07a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a07e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d1d9      	bne.n	800a03a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d013      	beq.n	800a0b6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a092:	4a13      	ldr	r2, [pc, #76]	@ (800a0e0 <HAL_UART_IRQHandler+0x29c>)
 800a094:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7fc ffd7 	bl	800704e <HAL_DMA_Abort_IT>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d017      	beq.n	800a0d6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a0b0:	4610      	mov	r0, r2
 800a0b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0b4:	e00f      	b.n	800a0d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 f9b8 	bl	800a42c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0bc:	e00b      	b.n	800a0d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 f9b4 	bl	800a42c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0c4:	e007      	b.n	800a0d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 f9b0 	bl	800a42c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800a0d4:	e195      	b.n	800a402 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0d6:	bf00      	nop
    return;
 800a0d8:	e193      	b.n	800a402 <HAL_UART_IRQHandler+0x5be>
 800a0da:	bf00      	nop
 800a0dc:	04000120 	.word	0x04000120
 800a0e0:	0800adf3 	.word	0x0800adf3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	f040 814e 	bne.w	800a38a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a0ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0f2:	f003 0310 	and.w	r3, r3, #16
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f000 8147 	beq.w	800a38a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a0fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a100:	f003 0310 	and.w	r3, r3, #16
 800a104:	2b00      	cmp	r3, #0
 800a106:	f000 8140 	beq.w	800a38a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2210      	movs	r2, #16
 800a110:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	689b      	ldr	r3, [r3, #8]
 800a118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a11c:	2b40      	cmp	r3, #64	@ 0x40
 800a11e:	f040 80b8 	bne.w	800a292 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a12e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a132:	2b00      	cmp	r3, #0
 800a134:	f000 8167 	beq.w	800a406 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a13e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a142:	429a      	cmp	r2, r3
 800a144:	f080 815f 	bcs.w	800a406 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a14e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f003 0320 	and.w	r3, r3, #32
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f040 8086 	bne.w	800a270 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a170:	e853 3f00 	ldrex	r3, [r3]
 800a174:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a178:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a17c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	461a      	mov	r2, r3
 800a18a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a18e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a192:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a196:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a19a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a19e:	e841 2300 	strex	r3, r2, [r1]
 800a1a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a1a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d1da      	bne.n	800a164 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	3308      	adds	r3, #8
 800a1b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1b8:	e853 3f00 	ldrex	r3, [r3]
 800a1bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a1be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1c0:	f023 0301 	bic.w	r3, r3, #1
 800a1c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	3308      	adds	r3, #8
 800a1ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a1d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a1d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a1da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a1de:	e841 2300 	strex	r3, r2, [r1]
 800a1e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a1e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d1e1      	bne.n	800a1ae <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	3308      	adds	r3, #8
 800a1f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1f4:	e853 3f00 	ldrex	r3, [r3]
 800a1f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a1fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a200:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	3308      	adds	r3, #8
 800a20a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a20e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a210:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a212:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a214:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a216:	e841 2300 	strex	r3, r2, [r1]
 800a21a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a21c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1e3      	bne.n	800a1ea <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2220      	movs	r2, #32
 800a226:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2200      	movs	r2, #0
 800a22e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a238:	e853 3f00 	ldrex	r3, [r3]
 800a23c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a23e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a240:	f023 0310 	bic.w	r3, r3, #16
 800a244:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	461a      	mov	r2, r3
 800a24e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a252:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a254:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a256:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a258:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a25a:	e841 2300 	strex	r3, r2, [r1]
 800a25e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a260:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1e4      	bne.n	800a230 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fc feb1 	bl	8006fd2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2202      	movs	r2, #2
 800a274:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a282:	b29b      	uxth	r3, r3
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	b29b      	uxth	r3, r3
 800a288:	4619      	mov	r1, r3
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 f8d8 	bl	800a440 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a290:	e0b9      	b.n	800a406 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	1ad3      	subs	r3, r2, r3
 800a2a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f000 80ab 	beq.w	800a40a <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800a2b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	f000 80a6 	beq.w	800a40a <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2c6:	e853 3f00 	ldrex	r3, [r3]
 800a2ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a2cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	461a      	mov	r2, r3
 800a2dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a2e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a2e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a2e8:	e841 2300 	strex	r3, r2, [r1]
 800a2ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a2ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1e4      	bne.n	800a2be <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	3308      	adds	r3, #8
 800a2fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fe:	e853 3f00 	ldrex	r3, [r3]
 800a302:	623b      	str	r3, [r7, #32]
   return(result);
 800a304:	6a3b      	ldr	r3, [r7, #32]
 800a306:	f023 0301 	bic.w	r3, r3, #1
 800a30a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	3308      	adds	r3, #8
 800a314:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a318:	633a      	str	r2, [r7, #48]	@ 0x30
 800a31a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a31e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a320:	e841 2300 	strex	r3, r2, [r1]
 800a324:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d1e3      	bne.n	800a2f4 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2220      	movs	r2, #32
 800a330:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	e853 3f00 	ldrex	r3, [r3]
 800a34c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f023 0310 	bic.w	r3, r3, #16
 800a354:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	461a      	mov	r2, r3
 800a35e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a362:	61fb      	str	r3, [r7, #28]
 800a364:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a366:	69b9      	ldr	r1, [r7, #24]
 800a368:	69fa      	ldr	r2, [r7, #28]
 800a36a:	e841 2300 	strex	r3, r2, [r1]
 800a36e:	617b      	str	r3, [r7, #20]
   return(result);
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d1e4      	bne.n	800a340 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2202      	movs	r2, #2
 800a37a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a37c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a380:	4619      	mov	r1, r3
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 f85c 	bl	800a440 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a388:	e03f      	b.n	800a40a <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a38a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a38e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00e      	beq.n	800a3b4 <HAL_UART_IRQHandler+0x570>
 800a396:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a39a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d008      	beq.n	800a3b4 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a3aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fd60 	bl	800ae72 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a3b2:	e02d      	b.n	800a410 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a3b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d00e      	beq.n	800a3de <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a3c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d008      	beq.n	800a3de <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d01c      	beq.n	800a40e <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	4798      	blx	r3
    }
    return;
 800a3dc:	e017      	b.n	800a40e <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a3de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d012      	beq.n	800a410 <HAL_UART_IRQHandler+0x5cc>
 800a3ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d00c      	beq.n	800a410 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 fd11 	bl	800ae1e <UART_EndTransmit_IT>
    return;
 800a3fc:	e008      	b.n	800a410 <HAL_UART_IRQHandler+0x5cc>
      return;
 800a3fe:	bf00      	nop
 800a400:	e006      	b.n	800a410 <HAL_UART_IRQHandler+0x5cc>
    return;
 800a402:	bf00      	nop
 800a404:	e004      	b.n	800a410 <HAL_UART_IRQHandler+0x5cc>
      return;
 800a406:	bf00      	nop
 800a408:	e002      	b.n	800a410 <HAL_UART_IRQHandler+0x5cc>
      return;
 800a40a:	bf00      	nop
 800a40c:	e000      	b.n	800a410 <HAL_UART_IRQHandler+0x5cc>
    return;
 800a40e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a410:	37e8      	adds	r7, #232	@ 0xe8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop

0800a418 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a420:	bf00      	nop
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a434:	bf00      	nop
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a440:	b480      	push	{r7}
 800a442:	b083      	sub	sp, #12
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	460b      	mov	r3, r1
 800a44a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a44c:	bf00      	nop
 800a44e:	370c      	adds	r7, #12
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a45c:	b08a      	sub	sp, #40	@ 0x28
 800a45e:	af00      	add	r7, sp, #0
 800a460:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a462:	2300      	movs	r3, #0
 800a464:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	689a      	ldr	r2, [r3, #8]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	431a      	orrs	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	695b      	ldr	r3, [r3, #20]
 800a476:	431a      	orrs	r2, r3
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	69db      	ldr	r3, [r3, #28]
 800a47c:	4313      	orrs	r3, r2
 800a47e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	4ba4      	ldr	r3, [pc, #656]	@ (800a718 <UART_SetConfig+0x2c0>)
 800a488:	4013      	ands	r3, r2
 800a48a:	68fa      	ldr	r2, [r7, #12]
 800a48c:	6812      	ldr	r2, [r2, #0]
 800a48e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a490:	430b      	orrs	r3, r1
 800a492:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	68da      	ldr	r2, [r3, #12]
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	430a      	orrs	r2, r1
 800a4a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	699b      	ldr	r3, [r3, #24]
 800a4ae:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a99      	ldr	r2, [pc, #612]	@ (800a71c <UART_SetConfig+0x2c4>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d004      	beq.n	800a4c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6a1b      	ldr	r3, [r3, #32]
 800a4be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4d4:	430a      	orrs	r2, r1
 800a4d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4a90      	ldr	r2, [pc, #576]	@ (800a720 <UART_SetConfig+0x2c8>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d126      	bne.n	800a530 <UART_SetConfig+0xd8>
 800a4e2:	4b90      	ldr	r3, [pc, #576]	@ (800a724 <UART_SetConfig+0x2cc>)
 800a4e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4e8:	f003 0303 	and.w	r3, r3, #3
 800a4ec:	2b03      	cmp	r3, #3
 800a4ee:	d81b      	bhi.n	800a528 <UART_SetConfig+0xd0>
 800a4f0:	a201      	add	r2, pc, #4	@ (adr r2, 800a4f8 <UART_SetConfig+0xa0>)
 800a4f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4f6:	bf00      	nop
 800a4f8:	0800a509 	.word	0x0800a509
 800a4fc:	0800a519 	.word	0x0800a519
 800a500:	0800a511 	.word	0x0800a511
 800a504:	0800a521 	.word	0x0800a521
 800a508:	2301      	movs	r3, #1
 800a50a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a50e:	e116      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a510:	2302      	movs	r3, #2
 800a512:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a516:	e112      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a518:	2304      	movs	r3, #4
 800a51a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a51e:	e10e      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a520:	2308      	movs	r3, #8
 800a522:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a526:	e10a      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a528:	2310      	movs	r3, #16
 800a52a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a52e:	e106      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a7c      	ldr	r2, [pc, #496]	@ (800a728 <UART_SetConfig+0x2d0>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d138      	bne.n	800a5ac <UART_SetConfig+0x154>
 800a53a:	4b7a      	ldr	r3, [pc, #488]	@ (800a724 <UART_SetConfig+0x2cc>)
 800a53c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a540:	f003 030c 	and.w	r3, r3, #12
 800a544:	2b0c      	cmp	r3, #12
 800a546:	d82d      	bhi.n	800a5a4 <UART_SetConfig+0x14c>
 800a548:	a201      	add	r2, pc, #4	@ (adr r2, 800a550 <UART_SetConfig+0xf8>)
 800a54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a54e:	bf00      	nop
 800a550:	0800a585 	.word	0x0800a585
 800a554:	0800a5a5 	.word	0x0800a5a5
 800a558:	0800a5a5 	.word	0x0800a5a5
 800a55c:	0800a5a5 	.word	0x0800a5a5
 800a560:	0800a595 	.word	0x0800a595
 800a564:	0800a5a5 	.word	0x0800a5a5
 800a568:	0800a5a5 	.word	0x0800a5a5
 800a56c:	0800a5a5 	.word	0x0800a5a5
 800a570:	0800a58d 	.word	0x0800a58d
 800a574:	0800a5a5 	.word	0x0800a5a5
 800a578:	0800a5a5 	.word	0x0800a5a5
 800a57c:	0800a5a5 	.word	0x0800a5a5
 800a580:	0800a59d 	.word	0x0800a59d
 800a584:	2300      	movs	r3, #0
 800a586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a58a:	e0d8      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a58c:	2302      	movs	r3, #2
 800a58e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a592:	e0d4      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a594:	2304      	movs	r3, #4
 800a596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a59a:	e0d0      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a59c:	2308      	movs	r3, #8
 800a59e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a5a2:	e0cc      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a5a4:	2310      	movs	r3, #16
 800a5a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a5aa:	e0c8      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a5e      	ldr	r2, [pc, #376]	@ (800a72c <UART_SetConfig+0x2d4>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d125      	bne.n	800a602 <UART_SetConfig+0x1aa>
 800a5b6:	4b5b      	ldr	r3, [pc, #364]	@ (800a724 <UART_SetConfig+0x2cc>)
 800a5b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a5c0:	2b30      	cmp	r3, #48	@ 0x30
 800a5c2:	d016      	beq.n	800a5f2 <UART_SetConfig+0x19a>
 800a5c4:	2b30      	cmp	r3, #48	@ 0x30
 800a5c6:	d818      	bhi.n	800a5fa <UART_SetConfig+0x1a2>
 800a5c8:	2b20      	cmp	r3, #32
 800a5ca:	d00a      	beq.n	800a5e2 <UART_SetConfig+0x18a>
 800a5cc:	2b20      	cmp	r3, #32
 800a5ce:	d814      	bhi.n	800a5fa <UART_SetConfig+0x1a2>
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d002      	beq.n	800a5da <UART_SetConfig+0x182>
 800a5d4:	2b10      	cmp	r3, #16
 800a5d6:	d008      	beq.n	800a5ea <UART_SetConfig+0x192>
 800a5d8:	e00f      	b.n	800a5fa <UART_SetConfig+0x1a2>
 800a5da:	2300      	movs	r3, #0
 800a5dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a5e0:	e0ad      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a5e2:	2302      	movs	r3, #2
 800a5e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a5e8:	e0a9      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a5ea:	2304      	movs	r3, #4
 800a5ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a5f0:	e0a5      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a5f2:	2308      	movs	r3, #8
 800a5f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a5f8:	e0a1      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a5fa:	2310      	movs	r3, #16
 800a5fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a600:	e09d      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a4a      	ldr	r2, [pc, #296]	@ (800a730 <UART_SetConfig+0x2d8>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d125      	bne.n	800a658 <UART_SetConfig+0x200>
 800a60c:	4b45      	ldr	r3, [pc, #276]	@ (800a724 <UART_SetConfig+0x2cc>)
 800a60e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a612:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a616:	2bc0      	cmp	r3, #192	@ 0xc0
 800a618:	d016      	beq.n	800a648 <UART_SetConfig+0x1f0>
 800a61a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a61c:	d818      	bhi.n	800a650 <UART_SetConfig+0x1f8>
 800a61e:	2b80      	cmp	r3, #128	@ 0x80
 800a620:	d00a      	beq.n	800a638 <UART_SetConfig+0x1e0>
 800a622:	2b80      	cmp	r3, #128	@ 0x80
 800a624:	d814      	bhi.n	800a650 <UART_SetConfig+0x1f8>
 800a626:	2b00      	cmp	r3, #0
 800a628:	d002      	beq.n	800a630 <UART_SetConfig+0x1d8>
 800a62a:	2b40      	cmp	r3, #64	@ 0x40
 800a62c:	d008      	beq.n	800a640 <UART_SetConfig+0x1e8>
 800a62e:	e00f      	b.n	800a650 <UART_SetConfig+0x1f8>
 800a630:	2300      	movs	r3, #0
 800a632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a636:	e082      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a638:	2302      	movs	r3, #2
 800a63a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a63e:	e07e      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a640:	2304      	movs	r3, #4
 800a642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a646:	e07a      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a648:	2308      	movs	r3, #8
 800a64a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a64e:	e076      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a650:	2310      	movs	r3, #16
 800a652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a656:	e072      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a35      	ldr	r2, [pc, #212]	@ (800a734 <UART_SetConfig+0x2dc>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d12a      	bne.n	800a6b8 <UART_SetConfig+0x260>
 800a662:	4b30      	ldr	r3, [pc, #192]	@ (800a724 <UART_SetConfig+0x2cc>)
 800a664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a668:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a66c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a670:	d01a      	beq.n	800a6a8 <UART_SetConfig+0x250>
 800a672:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a676:	d81b      	bhi.n	800a6b0 <UART_SetConfig+0x258>
 800a678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a67c:	d00c      	beq.n	800a698 <UART_SetConfig+0x240>
 800a67e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a682:	d815      	bhi.n	800a6b0 <UART_SetConfig+0x258>
 800a684:	2b00      	cmp	r3, #0
 800a686:	d003      	beq.n	800a690 <UART_SetConfig+0x238>
 800a688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a68c:	d008      	beq.n	800a6a0 <UART_SetConfig+0x248>
 800a68e:	e00f      	b.n	800a6b0 <UART_SetConfig+0x258>
 800a690:	2300      	movs	r3, #0
 800a692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a696:	e052      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a698:	2302      	movs	r3, #2
 800a69a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a69e:	e04e      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a6a0:	2304      	movs	r3, #4
 800a6a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6a6:	e04a      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a6a8:	2308      	movs	r3, #8
 800a6aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6ae:	e046      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a6b0:	2310      	movs	r3, #16
 800a6b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6b6:	e042      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a17      	ldr	r2, [pc, #92]	@ (800a71c <UART_SetConfig+0x2c4>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d13a      	bne.n	800a738 <UART_SetConfig+0x2e0>
 800a6c2:	4b18      	ldr	r3, [pc, #96]	@ (800a724 <UART_SetConfig+0x2cc>)
 800a6c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a6cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6d0:	d01a      	beq.n	800a708 <UART_SetConfig+0x2b0>
 800a6d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6d6:	d81b      	bhi.n	800a710 <UART_SetConfig+0x2b8>
 800a6d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6dc:	d00c      	beq.n	800a6f8 <UART_SetConfig+0x2a0>
 800a6de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6e2:	d815      	bhi.n	800a710 <UART_SetConfig+0x2b8>
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d003      	beq.n	800a6f0 <UART_SetConfig+0x298>
 800a6e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6ec:	d008      	beq.n	800a700 <UART_SetConfig+0x2a8>
 800a6ee:	e00f      	b.n	800a710 <UART_SetConfig+0x2b8>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6f6:	e022      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a6f8:	2302      	movs	r3, #2
 800a6fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a6fe:	e01e      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a700:	2304      	movs	r3, #4
 800a702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a706:	e01a      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a708:	2308      	movs	r3, #8
 800a70a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a70e:	e016      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a710:	2310      	movs	r3, #16
 800a712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a716:	e012      	b.n	800a73e <UART_SetConfig+0x2e6>
 800a718:	efff69f3 	.word	0xefff69f3
 800a71c:	40008000 	.word	0x40008000
 800a720:	40013800 	.word	0x40013800
 800a724:	40021000 	.word	0x40021000
 800a728:	40004400 	.word	0x40004400
 800a72c:	40004800 	.word	0x40004800
 800a730:	40004c00 	.word	0x40004c00
 800a734:	40005000 	.word	0x40005000
 800a738:	2310      	movs	r3, #16
 800a73a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a9f      	ldr	r2, [pc, #636]	@ (800a9c0 <UART_SetConfig+0x568>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d17a      	bne.n	800a83e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a748:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a74c:	2b08      	cmp	r3, #8
 800a74e:	d824      	bhi.n	800a79a <UART_SetConfig+0x342>
 800a750:	a201      	add	r2, pc, #4	@ (adr r2, 800a758 <UART_SetConfig+0x300>)
 800a752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a756:	bf00      	nop
 800a758:	0800a77d 	.word	0x0800a77d
 800a75c:	0800a79b 	.word	0x0800a79b
 800a760:	0800a785 	.word	0x0800a785
 800a764:	0800a79b 	.word	0x0800a79b
 800a768:	0800a78b 	.word	0x0800a78b
 800a76c:	0800a79b 	.word	0x0800a79b
 800a770:	0800a79b 	.word	0x0800a79b
 800a774:	0800a79b 	.word	0x0800a79b
 800a778:	0800a793 	.word	0x0800a793
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a77c:	f7fd fcd2 	bl	8008124 <HAL_RCC_GetPCLK1Freq>
 800a780:	61f8      	str	r0, [r7, #28]
        break;
 800a782:	e010      	b.n	800a7a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a784:	4b8f      	ldr	r3, [pc, #572]	@ (800a9c4 <UART_SetConfig+0x56c>)
 800a786:	61fb      	str	r3, [r7, #28]
        break;
 800a788:	e00d      	b.n	800a7a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a78a:	f7fd fc33 	bl	8007ff4 <HAL_RCC_GetSysClockFreq>
 800a78e:	61f8      	str	r0, [r7, #28]
        break;
 800a790:	e009      	b.n	800a7a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a796:	61fb      	str	r3, [r7, #28]
        break;
 800a798:	e005      	b.n	800a7a6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a79a:	2300      	movs	r3, #0
 800a79c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a7a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f000 80fb 	beq.w	800a9a4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	685a      	ldr	r2, [r3, #4]
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	005b      	lsls	r3, r3, #1
 800a7b6:	4413      	add	r3, r2
 800a7b8:	69fa      	ldr	r2, [r7, #28]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d305      	bcc.n	800a7ca <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a7c4:	69fa      	ldr	r2, [r7, #28]
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	d903      	bls.n	800a7d2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a7d0:	e0e8      	b.n	800a9a4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	461c      	mov	r4, r3
 800a7d8:	4615      	mov	r5, r2
 800a7da:	f04f 0200 	mov.w	r2, #0
 800a7de:	f04f 0300 	mov.w	r3, #0
 800a7e2:	022b      	lsls	r3, r5, #8
 800a7e4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a7e8:	0222      	lsls	r2, r4, #8
 800a7ea:	68f9      	ldr	r1, [r7, #12]
 800a7ec:	6849      	ldr	r1, [r1, #4]
 800a7ee:	0849      	lsrs	r1, r1, #1
 800a7f0:	2000      	movs	r0, #0
 800a7f2:	4688      	mov	r8, r1
 800a7f4:	4681      	mov	r9, r0
 800a7f6:	eb12 0a08 	adds.w	sl, r2, r8
 800a7fa:	eb43 0b09 	adc.w	fp, r3, r9
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	603b      	str	r3, [r7, #0]
 800a806:	607a      	str	r2, [r7, #4]
 800a808:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a80c:	4650      	mov	r0, sl
 800a80e:	4659      	mov	r1, fp
 800a810:	f7f5 fd36 	bl	8000280 <__aeabi_uldivmod>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	4613      	mov	r3, r2
 800a81a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a822:	d308      	bcc.n	800a836 <UART_SetConfig+0x3de>
 800a824:	69bb      	ldr	r3, [r7, #24]
 800a826:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a82a:	d204      	bcs.n	800a836 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	69ba      	ldr	r2, [r7, #24]
 800a832:	60da      	str	r2, [r3, #12]
 800a834:	e0b6      	b.n	800a9a4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a836:	2301      	movs	r3, #1
 800a838:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a83c:	e0b2      	b.n	800a9a4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	69db      	ldr	r3, [r3, #28]
 800a842:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a846:	d15e      	bne.n	800a906 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a848:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a84c:	2b08      	cmp	r3, #8
 800a84e:	d828      	bhi.n	800a8a2 <UART_SetConfig+0x44a>
 800a850:	a201      	add	r2, pc, #4	@ (adr r2, 800a858 <UART_SetConfig+0x400>)
 800a852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a856:	bf00      	nop
 800a858:	0800a87d 	.word	0x0800a87d
 800a85c:	0800a885 	.word	0x0800a885
 800a860:	0800a88d 	.word	0x0800a88d
 800a864:	0800a8a3 	.word	0x0800a8a3
 800a868:	0800a893 	.word	0x0800a893
 800a86c:	0800a8a3 	.word	0x0800a8a3
 800a870:	0800a8a3 	.word	0x0800a8a3
 800a874:	0800a8a3 	.word	0x0800a8a3
 800a878:	0800a89b 	.word	0x0800a89b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a87c:	f7fd fc52 	bl	8008124 <HAL_RCC_GetPCLK1Freq>
 800a880:	61f8      	str	r0, [r7, #28]
        break;
 800a882:	e014      	b.n	800a8ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a884:	f7fd fc64 	bl	8008150 <HAL_RCC_GetPCLK2Freq>
 800a888:	61f8      	str	r0, [r7, #28]
        break;
 800a88a:	e010      	b.n	800a8ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a88c:	4b4d      	ldr	r3, [pc, #308]	@ (800a9c4 <UART_SetConfig+0x56c>)
 800a88e:	61fb      	str	r3, [r7, #28]
        break;
 800a890:	e00d      	b.n	800a8ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a892:	f7fd fbaf 	bl	8007ff4 <HAL_RCC_GetSysClockFreq>
 800a896:	61f8      	str	r0, [r7, #28]
        break;
 800a898:	e009      	b.n	800a8ae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a89a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a89e:	61fb      	str	r3, [r7, #28]
        break;
 800a8a0:	e005      	b.n	800a8ae <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a8ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a8ae:	69fb      	ldr	r3, [r7, #28]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d077      	beq.n	800a9a4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	005a      	lsls	r2, r3, #1
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	085b      	lsrs	r3, r3, #1
 800a8be:	441a      	add	r2, r3
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	685b      	ldr	r3, [r3, #4]
 800a8c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8c8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8ca:	69bb      	ldr	r3, [r7, #24]
 800a8cc:	2b0f      	cmp	r3, #15
 800a8ce:	d916      	bls.n	800a8fe <UART_SetConfig+0x4a6>
 800a8d0:	69bb      	ldr	r3, [r7, #24]
 800a8d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8d6:	d212      	bcs.n	800a8fe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a8d8:	69bb      	ldr	r3, [r7, #24]
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	f023 030f 	bic.w	r3, r3, #15
 800a8e0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a8e2:	69bb      	ldr	r3, [r7, #24]
 800a8e4:	085b      	lsrs	r3, r3, #1
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	f003 0307 	and.w	r3, r3, #7
 800a8ec:	b29a      	uxth	r2, r3
 800a8ee:	8afb      	ldrh	r3, [r7, #22]
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	8afa      	ldrh	r2, [r7, #22]
 800a8fa:	60da      	str	r2, [r3, #12]
 800a8fc:	e052      	b.n	800a9a4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a8fe:	2301      	movs	r3, #1
 800a900:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a904:	e04e      	b.n	800a9a4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a906:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a90a:	2b08      	cmp	r3, #8
 800a90c:	d827      	bhi.n	800a95e <UART_SetConfig+0x506>
 800a90e:	a201      	add	r2, pc, #4	@ (adr r2, 800a914 <UART_SetConfig+0x4bc>)
 800a910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a914:	0800a939 	.word	0x0800a939
 800a918:	0800a941 	.word	0x0800a941
 800a91c:	0800a949 	.word	0x0800a949
 800a920:	0800a95f 	.word	0x0800a95f
 800a924:	0800a94f 	.word	0x0800a94f
 800a928:	0800a95f 	.word	0x0800a95f
 800a92c:	0800a95f 	.word	0x0800a95f
 800a930:	0800a95f 	.word	0x0800a95f
 800a934:	0800a957 	.word	0x0800a957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a938:	f7fd fbf4 	bl	8008124 <HAL_RCC_GetPCLK1Freq>
 800a93c:	61f8      	str	r0, [r7, #28]
        break;
 800a93e:	e014      	b.n	800a96a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a940:	f7fd fc06 	bl	8008150 <HAL_RCC_GetPCLK2Freq>
 800a944:	61f8      	str	r0, [r7, #28]
        break;
 800a946:	e010      	b.n	800a96a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a948:	4b1e      	ldr	r3, [pc, #120]	@ (800a9c4 <UART_SetConfig+0x56c>)
 800a94a:	61fb      	str	r3, [r7, #28]
        break;
 800a94c:	e00d      	b.n	800a96a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a94e:	f7fd fb51 	bl	8007ff4 <HAL_RCC_GetSysClockFreq>
 800a952:	61f8      	str	r0, [r7, #28]
        break;
 800a954:	e009      	b.n	800a96a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a95a:	61fb      	str	r3, [r7, #28]
        break;
 800a95c:	e005      	b.n	800a96a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a95e:	2300      	movs	r3, #0
 800a960:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a962:	2301      	movs	r3, #1
 800a964:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a968:	bf00      	nop
    }

    if (pclk != 0U)
 800a96a:	69fb      	ldr	r3, [r7, #28]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d019      	beq.n	800a9a4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	085a      	lsrs	r2, r3, #1
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	441a      	add	r2, r3
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a982:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a984:	69bb      	ldr	r3, [r7, #24]
 800a986:	2b0f      	cmp	r3, #15
 800a988:	d909      	bls.n	800a99e <UART_SetConfig+0x546>
 800a98a:	69bb      	ldr	r3, [r7, #24]
 800a98c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a990:	d205      	bcs.n	800a99e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	b29a      	uxth	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	60da      	str	r2, [r3, #12]
 800a99c:	e002      	b.n	800a9a4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a9b0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3728      	adds	r7, #40	@ 0x28
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a9be:	bf00      	nop
 800a9c0:	40008000 	.word	0x40008000
 800a9c4:	00f42400 	.word	0x00f42400

0800a9c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b083      	sub	sp, #12
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9d4:	f003 0308 	and.w	r3, r3, #8
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00a      	beq.n	800a9f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	430a      	orrs	r2, r1
 800a9f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f6:	f003 0301 	and.w	r3, r3, #1
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00a      	beq.n	800aa14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	430a      	orrs	r2, r1
 800aa12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa18:	f003 0302 	and.w	r3, r3, #2
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00a      	beq.n	800aa36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	430a      	orrs	r2, r1
 800aa34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa3a:	f003 0304 	and.w	r3, r3, #4
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00a      	beq.n	800aa58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	430a      	orrs	r2, r1
 800aa56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa5c:	f003 0310 	and.w	r3, r3, #16
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d00a      	beq.n	800aa7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	430a      	orrs	r2, r1
 800aa78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa7e:	f003 0320 	and.w	r3, r3, #32
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00a      	beq.n	800aa9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	430a      	orrs	r2, r1
 800aa9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d01a      	beq.n	800aade <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	430a      	orrs	r2, r1
 800aabc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aac6:	d10a      	bne.n	800aade <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	430a      	orrs	r2, r1
 800aadc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00a      	beq.n	800ab00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	430a      	orrs	r2, r1
 800aafe:	605a      	str	r2, [r3, #4]
  }
}
 800ab00:	bf00      	nop
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b098      	sub	sp, #96	@ 0x60
 800ab10:	af02      	add	r7, sp, #8
 800ab12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ab1c:	f7fc f918 	bl	8006d50 <HAL_GetTick>
 800ab20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f003 0308 	and.w	r3, r3, #8
 800ab2c:	2b08      	cmp	r3, #8
 800ab2e:	d12e      	bne.n	800ab8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ab34:	9300      	str	r3, [sp, #0]
 800ab36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f88c 	bl	800ac5c <UART_WaitOnFlagUntilTimeout>
 800ab44:	4603      	mov	r3, r0
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d021      	beq.n	800ab8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab52:	e853 3f00 	ldrex	r3, [r3]
 800ab56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab5e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	461a      	mov	r2, r3
 800ab66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab68:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab70:	e841 2300 	strex	r3, r2, [r1]
 800ab74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1e6      	bne.n	800ab4a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2220      	movs	r2, #32
 800ab80:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab8a:	2303      	movs	r3, #3
 800ab8c:	e062      	b.n	800ac54 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f003 0304 	and.w	r3, r3, #4
 800ab98:	2b04      	cmp	r3, #4
 800ab9a:	d149      	bne.n	800ac30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aba0:	9300      	str	r3, [sp, #0]
 800aba2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aba4:	2200      	movs	r2, #0
 800aba6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 f856 	bl	800ac5c <UART_WaitOnFlagUntilTimeout>
 800abb0:	4603      	mov	r3, r0
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d03c      	beq.n	800ac30 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abbe:	e853 3f00 	ldrex	r3, [r3]
 800abc2:	623b      	str	r3, [r7, #32]
   return(result);
 800abc4:	6a3b      	ldr	r3, [r7, #32]
 800abc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800abca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	461a      	mov	r2, r3
 800abd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abd4:	633b      	str	r3, [r7, #48]	@ 0x30
 800abd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abdc:	e841 2300 	strex	r3, r2, [r1]
 800abe0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800abe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d1e6      	bne.n	800abb6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	3308      	adds	r3, #8
 800abee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	e853 3f00 	ldrex	r3, [r3]
 800abf6:	60fb      	str	r3, [r7, #12]
   return(result);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f023 0301 	bic.w	r3, r3, #1
 800abfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	3308      	adds	r3, #8
 800ac06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac08:	61fa      	str	r2, [r7, #28]
 800ac0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac0c:	69b9      	ldr	r1, [r7, #24]
 800ac0e:	69fa      	ldr	r2, [r7, #28]
 800ac10:	e841 2300 	strex	r3, r2, [r1]
 800ac14:	617b      	str	r3, [r7, #20]
   return(result);
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d1e5      	bne.n	800abe8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2220      	movs	r2, #32
 800ac20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac2c:	2303      	movs	r3, #3
 800ac2e:	e011      	b.n	800ac54 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2220      	movs	r2, #32
 800ac34:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2220      	movs	r2, #32
 800ac3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2200      	movs	r2, #0
 800ac48:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800ac52:	2300      	movs	r3, #0
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3758      	adds	r7, #88	@ 0x58
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}

0800ac5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b084      	sub	sp, #16
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	60f8      	str	r0, [r7, #12]
 800ac64:	60b9      	str	r1, [r7, #8]
 800ac66:	603b      	str	r3, [r7, #0]
 800ac68:	4613      	mov	r3, r2
 800ac6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac6c:	e049      	b.n	800ad02 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac6e:	69bb      	ldr	r3, [r7, #24]
 800ac70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac74:	d045      	beq.n	800ad02 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac76:	f7fc f86b 	bl	8006d50 <HAL_GetTick>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	1ad3      	subs	r3, r2, r3
 800ac80:	69ba      	ldr	r2, [r7, #24]
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d302      	bcc.n	800ac8c <UART_WaitOnFlagUntilTimeout+0x30>
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d101      	bne.n	800ac90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ac8c:	2303      	movs	r3, #3
 800ac8e:	e048      	b.n	800ad22 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f003 0304 	and.w	r3, r3, #4
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d031      	beq.n	800ad02 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	69db      	ldr	r3, [r3, #28]
 800aca4:	f003 0308 	and.w	r3, r3, #8
 800aca8:	2b08      	cmp	r3, #8
 800acaa:	d110      	bne.n	800acce <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2208      	movs	r2, #8
 800acb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800acb4:	68f8      	ldr	r0, [r7, #12]
 800acb6:	f000 f838 	bl	800ad2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2208      	movs	r2, #8
 800acbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	2200      	movs	r2, #0
 800acc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800acca:	2301      	movs	r3, #1
 800accc:	e029      	b.n	800ad22 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	69db      	ldr	r3, [r3, #28]
 800acd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800acd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800acdc:	d111      	bne.n	800ad02 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ace6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ace8:	68f8      	ldr	r0, [r7, #12]
 800acea:	f000 f81e 	bl	800ad2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2220      	movs	r2, #32
 800acf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800acfe:	2303      	movs	r3, #3
 800ad00:	e00f      	b.n	800ad22 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	69da      	ldr	r2, [r3, #28]
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	4013      	ands	r3, r2
 800ad0c:	68ba      	ldr	r2, [r7, #8]
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	bf0c      	ite	eq
 800ad12:	2301      	moveq	r3, #1
 800ad14:	2300      	movne	r3, #0
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	461a      	mov	r2, r3
 800ad1a:	79fb      	ldrb	r3, [r7, #7]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d0a6      	beq.n	800ac6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3710      	adds	r7, #16
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad2a:	b480      	push	{r7}
 800ad2c:	b095      	sub	sp, #84	@ 0x54
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad3a:	e853 3f00 	ldrex	r3, [r3]
 800ad3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad50:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad58:	e841 2300 	strex	r3, r2, [r1]
 800ad5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1e6      	bne.n	800ad32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	3308      	adds	r3, #8
 800ad6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6c:	6a3b      	ldr	r3, [r7, #32]
 800ad6e:	e853 3f00 	ldrex	r3, [r3]
 800ad72:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	f023 0301 	bic.w	r3, r3, #1
 800ad7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	3308      	adds	r3, #8
 800ad82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad8c:	e841 2300 	strex	r3, r2, [r1]
 800ad90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d1e5      	bne.n	800ad64 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d118      	bne.n	800add2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	e853 3f00 	ldrex	r3, [r3]
 800adac:	60bb      	str	r3, [r7, #8]
   return(result);
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	f023 0310 	bic.w	r3, r3, #16
 800adb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	461a      	mov	r2, r3
 800adbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800adbe:	61bb      	str	r3, [r7, #24]
 800adc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc2:	6979      	ldr	r1, [r7, #20]
 800adc4:	69ba      	ldr	r2, [r7, #24]
 800adc6:	e841 2300 	strex	r3, r2, [r1]
 800adca:	613b      	str	r3, [r7, #16]
   return(result);
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d1e6      	bne.n	800ada0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2220      	movs	r2, #32
 800add6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2200      	movs	r2, #0
 800adde:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2200      	movs	r2, #0
 800ade4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ade6:	bf00      	nop
 800ade8:	3754      	adds	r7, #84	@ 0x54
 800adea:	46bd      	mov	sp, r7
 800adec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf0:	4770      	bx	lr

0800adf2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800adf2:	b580      	push	{r7, lr}
 800adf4:	b084      	sub	sp, #16
 800adf6:	af00      	add	r7, sp, #0
 800adf8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adfe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae10:	68f8      	ldr	r0, [r7, #12]
 800ae12:	f7ff fb0b 	bl	800a42c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae16:	bf00      	nop
 800ae18:	3710      	adds	r7, #16
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}

0800ae1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae1e:	b580      	push	{r7, lr}
 800ae20:	b088      	sub	sp, #32
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	e853 3f00 	ldrex	r3, [r3]
 800ae32:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae3a:	61fb      	str	r3, [r7, #28]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	461a      	mov	r2, r3
 800ae42:	69fb      	ldr	r3, [r7, #28]
 800ae44:	61bb      	str	r3, [r7, #24]
 800ae46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae48:	6979      	ldr	r1, [r7, #20]
 800ae4a:	69ba      	ldr	r2, [r7, #24]
 800ae4c:	e841 2300 	strex	r3, r2, [r1]
 800ae50:	613b      	str	r3, [r7, #16]
   return(result);
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d1e6      	bne.n	800ae26 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2220      	movs	r2, #32
 800ae5c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2200      	movs	r2, #0
 800ae62:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f7ff fad7 	bl	800a418 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae6a:	bf00      	nop
 800ae6c:	3720      	adds	r7, #32
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}

0800ae72 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ae72:	b480      	push	{r7}
 800ae74:	b083      	sub	sp, #12
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ae7a:	bf00      	nop
 800ae7c:	370c      	adds	r7, #12
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
	...

0800ae88 <ndefPollerContextInitialization>:
 */


/*******************************************************************************/
ReturnCode ndefPollerContextInitialization(ndefContext *ctx, const ndefDevice *dev)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
#else
        NULL,
#endif
    };

    if( (ctx == NULL) || (dev == NULL) )
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d002      	beq.n	800ae9e <ndefPollerContextInitialization+0x16>
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d101      	bne.n	800aea2 <ndefPollerContextInitialization+0x1a>
    {
        return ERR_PARAM;
 800ae9e:	2307      	movs	r3, #7
 800aea0:	e028      	b.n	800aef4 <ndefPollerContextInitialization+0x6c>
    }

    type = ndefGetDeviceType(dev);
 800aea2:	6838      	ldr	r0, [r7, #0]
 800aea4:	f000 f87e 	bl	800afa4 <ndefGetDeviceType>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	73fb      	strb	r3, [r7, #15]

    if( (type == NDEF_DEV_NONE) || (type >= SIZEOF_ARRAY(ndefPollerWrappers)) )
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d002      	beq.n	800aeb8 <ndefPollerContextInitialization+0x30>
 800aeb2:	7bfb      	ldrb	r3, [r7, #15]
 800aeb4:	2b05      	cmp	r3, #5
 800aeb6:	d901      	bls.n	800aebc <ndefPollerContextInitialization+0x34>
    {
        return ERR_PARAM;
 800aeb8:	2307      	movs	r3, #7
 800aeba:	e01b      	b.n	800aef4 <ndefPollerContextInitialization+0x6c>
    }

    ctx->ndefPollWrapper = ndefPollerWrappers[type];
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	4a0f      	ldr	r2, [pc, #60]	@ (800aefc <ndefPollerContextInitialization+0x74>)
 800aec0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* ndefPollWrapper is NULL when support of a given tag type is not enabled */
    if( (ctx->ndefPollWrapper == NULL) || (ctx->ndefPollWrapper->pollerContextInitialization == NULL) )
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d005      	beq.n	800aee0 <ndefPollerContextInitialization+0x58>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d101      	bne.n	800aee4 <ndefPollerContextInitialization+0x5c>
    {
        return ERR_NOTSUPP;
 800aee0:	2318      	movs	r3, #24
 800aee2:	e007      	b.n	800aef4 <ndefPollerContextInitialization+0x6c>
    }

    return (ctx->ndefPollWrapper->pollerContextInitialization)(ctx, dev);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	6839      	ldr	r1, [r7, #0]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	4798      	blx	r3
 800aef2:	4603      	mov	r3, r0
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3710      	adds	r7, #16
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	20000030 	.word	0x20000030

0800af00 <ndefPollerNdefDetect>:

/*******************************************************************************/
ReturnCode ndefPollerNdefDetect(ndefContext *ctx, ndefInfo *info)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
    if( ctx == NULL )
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d101      	bne.n	800af14 <ndefPollerNdefDetect+0x14>
    {
        return ERR_PARAM;
 800af10:	2307      	movs	r3, #7
 800af12:	e016      	b.n	800af42 <ndefPollerNdefDetect+0x42>
    }

    if( ctx->ndefPollWrapper == NULL )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d101      	bne.n	800af22 <ndefPollerNdefDetect+0x22>
    {
        return ERR_WRONG_STATE;
 800af1e:	2321      	movs	r3, #33	@ 0x21
 800af20:	e00f      	b.n	800af42 <ndefPollerNdefDetect+0x42>
    }

    if( ctx->ndefPollWrapper->pollerNdefDetect == NULL )
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d101      	bne.n	800af32 <ndefPollerNdefDetect+0x32>
    {
        return ERR_NOTSUPP;
 800af2e:	2318      	movs	r3, #24
 800af30:	e007      	b.n	800af42 <ndefPollerNdefDetect+0x42>
    }

    return (ctx->ndefPollWrapper->pollerNdefDetect)(ctx, info);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	6839      	ldr	r1, [r7, #0]
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	4798      	blx	r3
 800af40:	4603      	mov	r3, r0
}
 800af42:	4618      	mov	r0, r3
 800af44:	3708      	adds	r7, #8
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <ndefPollerReadRawMessage>:

/*******************************************************************************/
ReturnCode ndefPollerReadRawMessage(ndefContext *ctx, uint8_t *buf, uint32_t bufLen, uint32_t *rcvdLen, bool single)
{
 800af4a:	b590      	push	{r4, r7, lr}
 800af4c:	b087      	sub	sp, #28
 800af4e:	af02      	add	r7, sp, #8
 800af50:	60f8      	str	r0, [r7, #12]
 800af52:	60b9      	str	r1, [r7, #8]
 800af54:	607a      	str	r2, [r7, #4]
 800af56:	603b      	str	r3, [r7, #0]
    if( ctx == NULL )
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d101      	bne.n	800af62 <ndefPollerReadRawMessage+0x18>
    {
        return ERR_PARAM;
 800af5e:	2307      	movs	r3, #7
 800af60:	e01b      	b.n	800af9a <ndefPollerReadRawMessage+0x50>
    }

    if( ctx->ndefPollWrapper == NULL )
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d101      	bne.n	800af70 <ndefPollerReadRawMessage+0x26>
    {
        return ERR_WRONG_STATE;
 800af6c:	2321      	movs	r3, #33	@ 0x21
 800af6e:	e014      	b.n	800af9a <ndefPollerReadRawMessage+0x50>
    }

    if( ctx->ndefPollWrapper->pollerReadRawMessage == NULL )
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af76:	68db      	ldr	r3, [r3, #12]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d101      	bne.n	800af80 <ndefPollerReadRawMessage+0x36>
    {
        return ERR_NOTSUPP;
 800af7c:	2318      	movs	r3, #24
 800af7e:	e00c      	b.n	800af9a <ndefPollerReadRawMessage+0x50>
    }

    return (ctx->ndefPollWrapper->pollerReadRawMessage)(ctx, buf, bufLen, rcvdLen, single);
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800af86:	68dc      	ldr	r4, [r3, #12]
 800af88:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af8c:	9300      	str	r3, [sp, #0]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	687a      	ldr	r2, [r7, #4]
 800af92:	68b9      	ldr	r1, [r7, #8]
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	47a0      	blx	r4
 800af98:	4603      	mov	r3, r0
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3714      	adds	r7, #20
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd90      	pop	{r4, r7, pc}
	...

0800afa4 <ndefGetDeviceType>:
 ******************************************************************************
 */

/*******************************************************************************/
ndefDeviceType ndefGetDeviceType(const ndefDevice *dev)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b085      	sub	sp, #20
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
    ndefDeviceType type = NDEF_DEV_NONE;
 800afac:	2300      	movs	r3, #0
 800afae:	73fb      	strb	r3, [r7, #15]

    if( dev != NULL )
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d02d      	beq.n	800b012 <ndefGetDeviceType+0x6e>
    {
        switch( dev->type )
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	781b      	ldrb	r3, [r3, #0]
 800afba:	2b03      	cmp	r3, #3
 800afbc:	d828      	bhi.n	800b010 <ndefGetDeviceType+0x6c>
 800afbe:	a201      	add	r2, pc, #4	@ (adr r2, 800afc4 <ndefGetDeviceType+0x20>)
 800afc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc4:	0800afd5 	.word	0x0800afd5
 800afc8:	0800afff 	.word	0x0800afff
 800afcc:	0800b005 	.word	0x0800b005
 800afd0:	0800b00b 	.word	0x0800b00b
        {
        case RFAL_NFC_LISTEN_TYPE_NFCA:
            switch( dev->dev.nfca.type )
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	785b      	ldrb	r3, [r3, #1]
 800afd8:	2b20      	cmp	r3, #32
 800afda:	d00b      	beq.n	800aff4 <ndefGetDeviceType+0x50>
 800afdc:	2b20      	cmp	r3, #32
 800afde:	dc0c      	bgt.n	800affa <ndefGetDeviceType+0x56>
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d004      	beq.n	800afee <ndefGetDeviceType+0x4a>
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d108      	bne.n	800affa <ndefGetDeviceType+0x56>
            {
                case RFAL_NFCA_T1T:
                    type = NDEF_DEV_T1T;
 800afe8:	2301      	movs	r3, #1
 800afea:	73fb      	strb	r3, [r7, #15]
                    break;
 800afec:	e006      	b.n	800affc <ndefGetDeviceType+0x58>
                case RFAL_NFCA_T2T:
                    type = NDEF_DEV_T2T;
 800afee:	2302      	movs	r3, #2
 800aff0:	73fb      	strb	r3, [r7, #15]
                    break;
 800aff2:	e003      	b.n	800affc <ndefGetDeviceType+0x58>
                case RFAL_NFCA_T4T:
                    type = NDEF_DEV_T4T;
 800aff4:	2304      	movs	r3, #4
 800aff6:	73fb      	strb	r3, [r7, #15]
                    break;
 800aff8:	e000      	b.n	800affc <ndefGetDeviceType+0x58>
                default:
                    break;
 800affa:	bf00      	nop
            }
            break;
 800affc:	e009      	b.n	800b012 <ndefGetDeviceType+0x6e>
        case RFAL_NFC_LISTEN_TYPE_NFCB:
            type = NDEF_DEV_T4T;
 800affe:	2304      	movs	r3, #4
 800b000:	73fb      	strb	r3, [r7, #15]
            break;
 800b002:	e006      	b.n	800b012 <ndefGetDeviceType+0x6e>
        case RFAL_NFC_LISTEN_TYPE_NFCF:
            type = NDEF_DEV_T3T;
 800b004:	2303      	movs	r3, #3
 800b006:	73fb      	strb	r3, [r7, #15]
            break;
 800b008:	e003      	b.n	800b012 <ndefGetDeviceType+0x6e>
        case RFAL_NFC_LISTEN_TYPE_NFCV:
            type = NDEF_DEV_T5T;
 800b00a:	2305      	movs	r3, #5
 800b00c:	73fb      	strb	r3, [r7, #15]
            break;
 800b00e:	e000      	b.n	800b012 <ndefGetDeviceType+0x6e>
        default:
            break;
 800b010:	bf00      	nop
        }
    }

    return type;
 800b012:	7bfb      	ldrb	r3, [r7, #15]
}
 800b014:	4618      	mov	r0, r3
 800b016:	3714      	adds	r7, #20
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr

0800b020 <ndefT2TPollerReadBlock>:
 ******************************************************************************
 */

/*******************************************************************************/
static ReturnCode ndefT2TPollerReadBlock(ndefContext *ctx, uint16_t blockAddr, uint8_t *buf)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b088      	sub	sp, #32
 800b024:	af00      	add	r7, sp, #0
 800b026:	60f8      	str	r0, [r7, #12]
 800b028:	460b      	mov	r3, r1
 800b02a:	607a      	str	r2, [r7, #4]
 800b02c:	817b      	strh	r3, [r7, #10]
    uint16_t             rcvdLen;
    uint32_t             retry;

    ndefT2TLogD("ndefT2TPollerReadBlock 0x%2.2x\r\n", blockAddr);
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || (buf == NULL) )
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d006      	beq.n	800b042 <ndefT2TPollerReadBlock+0x22>
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	2b02      	cmp	r3, #2
 800b03a:	d102      	bne.n	800b042 <ndefT2TPollerReadBlock+0x22>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d101      	bne.n	800b046 <ndefT2TPollerReadBlock+0x26>
    {
        return ERR_PARAM;
 800b042:	2307      	movs	r3, #7
 800b044:	e03c      	b.n	800b0c0 <ndefT2TPollerReadBlock+0xa0>
    }

    secNo = (uint8_t)(blockAddr >> 8U);
 800b046:	897b      	ldrh	r3, [r7, #10]
 800b048:	0a1b      	lsrs	r3, r3, #8
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	76fb      	strb	r3, [r7, #27]
    blNo  = (uint8_t)blockAddr;
 800b04e:	897b      	ldrh	r3, [r7, #10]
 800b050:	76bb      	strb	r3, [r7, #26]

    if( secNo != ctx->subCtx.t2t.currentSecNo )
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800b058:	7efa      	ldrb	r2, [r7, #27]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d00e      	beq.n	800b07c <ndefT2TPollerReadBlock+0x5c>
    {
        ret = rfalT2TPollerSectorSelect(secNo);
 800b05e:	7efb      	ldrb	r3, [r7, #27]
 800b060:	4618      	mov	r0, r3
 800b062:	f010 fe33 	bl	801bccc <rfalT2TPollerSectorSelect>
 800b066:	4603      	mov	r3, r0
 800b068:	833b      	strh	r3, [r7, #24]
        if( ret != ERR_NONE )
 800b06a:	8b3b      	ldrh	r3, [r7, #24]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d001      	beq.n	800b074 <ndefT2TPollerReadBlock+0x54>
        {
            return ret;
 800b070:	8b3b      	ldrh	r3, [r7, #24]
 800b072:	e025      	b.n	800b0c0 <ndefT2TPollerReadBlock+0xa0>
        }
        ctx->subCtx.t2t.currentSecNo = secNo;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	7efa      	ldrb	r2, [r7, #27]
 800b078:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    }

    retry = NDEF_T2T_N_RETRY_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	61fb      	str	r3, [r7, #28]
    do 
    {
        ret = rfalT2TPollerRead(blNo, buf, NDEF_T2T_READ_RESP_SIZE, &rcvdLen);
 800b080:	f107 0316 	add.w	r3, r7, #22
 800b084:	7eb8      	ldrb	r0, [r7, #26]
 800b086:	2210      	movs	r2, #16
 800b088:	6879      	ldr	r1, [r7, #4]
 800b08a:	f010 fdab 	bl	801bbe4 <rfalT2TPollerRead>
 800b08e:	4603      	mov	r3, r0
 800b090:	833b      	strh	r3, [r7, #24]
    }
    while ( (retry-- != 0U) && ndefT2TIsTransmissionError(ret) );
 800b092:	69fb      	ldr	r3, [r7, #28]
 800b094:	1e5a      	subs	r2, r3, #1
 800b096:	61fa      	str	r2, [r7, #28]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d008      	beq.n	800b0ae <ndefT2TPollerReadBlock+0x8e>
 800b09c:	8b3b      	ldrh	r3, [r7, #24]
 800b09e:	2b09      	cmp	r3, #9
 800b0a0:	d0ee      	beq.n	800b080 <ndefT2TPollerReadBlock+0x60>
 800b0a2:	8b3b      	ldrh	r3, [r7, #24]
 800b0a4:	2b15      	cmp	r3, #21
 800b0a6:	d0eb      	beq.n	800b080 <ndefT2TPollerReadBlock+0x60>
 800b0a8:	8b3b      	ldrh	r3, [r7, #24]
 800b0aa:	2b1b      	cmp	r3, #27
 800b0ac:	d0e8      	beq.n	800b080 <ndefT2TPollerReadBlock+0x60>

    if( (ret == ERR_NONE) && (rcvdLen != NDEF_T2T_READ_RESP_SIZE) )
 800b0ae:	8b3b      	ldrh	r3, [r7, #24]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d104      	bne.n	800b0be <ndefT2TPollerReadBlock+0x9e>
 800b0b4:	8afb      	ldrh	r3, [r7, #22]
 800b0b6:	2b10      	cmp	r3, #16
 800b0b8:	d001      	beq.n	800b0be <ndefT2TPollerReadBlock+0x9e>
    {
        return ERR_PROTO;
 800b0ba:	230b      	movs	r3, #11
 800b0bc:	e000      	b.n	800b0c0 <ndefT2TPollerReadBlock+0xa0>
    }

    return ret;
 800b0be:	8b3b      	ldrh	r3, [r7, #24]
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	3720      	adds	r7, #32
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}

0800b0c8 <ndefT2TPollerReadBytes>:

/*******************************************************************************/
ReturnCode ndefT2TPollerReadBytes(ndefContext *ctx, uint32_t offset, uint32_t len, uint8_t *buf, uint32_t *rcvdLen)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b08a      	sub	sp, #40	@ 0x28
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	60f8      	str	r0, [r7, #12]
 800b0d0:	60b9      	str	r1, [r7, #8]
 800b0d2:	607a      	str	r2, [r7, #4]
 800b0d4:	603b      	str	r3, [r7, #0]
    ReturnCode           ret;
    uint8_t              le;
    uint32_t             lvOffset = offset;
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	623b      	str	r3, [r7, #32]
    uint32_t             lvLen    = len;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	61fb      	str	r3, [r7, #28]
    uint8_t*             lvBuf    = buf;
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	61bb      	str	r3, [r7, #24]
    uint16_t             blockAddr;
    uint8_t              byteNo;
    uint8_t              numOfValidBlocks;

    ndefT2TLogD("ndefT2TPollerReadBytes offset: %d, len %d\r\n", offset, len);
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || (lvLen == 0U) || (offset > NDEF_T2T_MAX_OFFSET) )
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d00a      	beq.n	800b0fe <ndefT2TPollerReadBytes+0x36>
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	2b02      	cmp	r3, #2
 800b0ee:	d106      	bne.n	800b0fe <ndefT2TPollerReadBytes+0x36>
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d003      	beq.n	800b0fe <ndefT2TPollerReadBytes+0x36>
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	f5b3 3f7f 	cmp.w	r3, #261120	@ 0x3fc00
 800b0fc:	d901      	bls.n	800b102 <ndefT2TPollerReadBytes+0x3a>
    {
        return ERR_PARAM;
 800b0fe:	2307      	movs	r3, #7
 800b100:	e0c1      	b.n	800b286 <ndefT2TPollerReadBytes+0x1be>
    }

    if( (offset >= ctx->subCtx.t2t.cacheAddr) && (offset < (ctx->subCtx.t2t.cacheAddr + NDEF_T2T_READ_RESP_SIZE)) && ((offset + len) < (ctx->subCtx.t2t.cacheAddr + NDEF_T2T_READ_RESP_SIZE)) )
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b108:	68ba      	ldr	r2, [r7, #8]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d31e      	bcc.n	800b14c <ndefT2TPollerReadBytes+0x84>
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b114:	3310      	adds	r3, #16
 800b116:	68ba      	ldr	r2, [r7, #8]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d217      	bcs.n	800b14c <ndefT2TPollerReadBytes+0x84>
 800b11c:	68ba      	ldr	r2, [r7, #8]
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	441a      	add	r2, r3
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b128:	3310      	adds	r3, #16
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d20e      	bcs.n	800b14c <ndefT2TPollerReadBytes+0x84>
    {
        /* data in cache buffer */
        (void)ST_MEMCPY(lvBuf, &ctx->subCtx.t2t.cacheBuf[offset - ctx->subCtx.t2t.cacheAddr], len);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b134:	68ba      	ldr	r2, [r7, #8]
 800b136:	1ad3      	subs	r3, r2, r3
 800b138:	33b8      	adds	r3, #184	@ 0xb8
 800b13a:	68fa      	ldr	r2, [r7, #12]
 800b13c:	4413      	add	r3, r2
 800b13e:	3301      	adds	r3, #1
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	4619      	mov	r1, r3
 800b144:	69b8      	ldr	r0, [r7, #24]
 800b146:	f011 f9b1 	bl	801c4ac <memcpy>
 800b14a:	e095      	b.n	800b278 <ndefT2TPollerReadBytes+0x1b0>
    }
    else
    {
        do {
            blockAddr = (uint16_t)(lvOffset / NDEF_T2T_BLOCK_SIZE);
 800b14c:	6a3b      	ldr	r3, [r7, #32]
 800b14e:	089b      	lsrs	r3, r3, #2
 800b150:	82bb      	strh	r3, [r7, #20]
            byteNo    =  (uint8_t)(lvOffset % NDEF_T2T_BLOCK_SIZE);
 800b152:	6a3b      	ldr	r3, [r7, #32]
 800b154:	b2db      	uxtb	r3, r3
 800b156:	f003 0303 	and.w	r3, r3, #3
 800b15a:	74fb      	strb	r3, [r7, #19]
            le = (lvLen < NDEF_T2T_READ_RESP_SIZE) ? (uint8_t)lvLen : (uint8_t)NDEF_T2T_READ_RESP_SIZE;
 800b15c:	69fb      	ldr	r3, [r7, #28]
 800b15e:	2b0f      	cmp	r3, #15
 800b160:	d802      	bhi.n	800b168 <ndefT2TPollerReadBytes+0xa0>
 800b162:	69fb      	ldr	r3, [r7, #28]
 800b164:	b2db      	uxtb	r3, r3
 800b166:	e000      	b.n	800b16a <ndefT2TPollerReadBytes+0xa2>
 800b168:	2310      	movs	r3, #16
 800b16a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( ((uint32_t)(uint8_t)blockAddr + (NDEF_T2T_READ_RESP_SIZE/NDEF_T2T_BLOCK_SIZE)) > NDEF_T2T_BLOCKS_PER_SECTOR )
 800b16e:	8abb      	ldrh	r3, [r7, #20]
 800b170:	b2db      	uxtb	r3, r3
 800b172:	3304      	adds	r3, #4
 800b174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b178:	d90d      	bls.n	800b196 <ndefT2TPollerReadBytes+0xce>
            {
                numOfValidBlocks = (uint8_t)(NDEF_T2T_BLOCKS_PER_SECTOR - (uint8_t)blockAddr);
 800b17a:	8abb      	ldrh	r3, [r7, #20]
 800b17c:	b2db      	uxtb	r3, r3
 800b17e:	425b      	negs	r3, r3
 800b180:	75fb      	strb	r3, [r7, #23]
                le = MIN(le, numOfValidBlocks * NDEF_T2T_BLOCK_SIZE);
 800b182:	7dfb      	ldrb	r3, [r7, #23]
 800b184:	009a      	lsls	r2, r3, #2
 800b186:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b18a:	4293      	cmp	r3, r2
 800b18c:	bf28      	it	cs
 800b18e:	4613      	movcs	r3, r2
 800b190:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b194:	e001      	b.n	800b19a <ndefT2TPollerReadBytes+0xd2>
                ndefT2TLogD("ndefT2TPollerReadBytes blockAddr: 0x%4.4x numofValidBlock: %d le: %d \r\n", blockAddr, numOfValidBlocks, le);
            }
            else
            {
                numOfValidBlocks = NDEF_T2T_READ_RESP_SIZE/NDEF_T2T_BLOCK_SIZE;
 800b196:	2304      	movs	r3, #4
 800b198:	75fb      	strb	r3, [r7, #23]
            }

            if( (byteNo != 0U ) || (lvLen < NDEF_T2T_READ_RESP_SIZE) )
 800b19a:	7cfb      	ldrb	r3, [r7, #19]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d102      	bne.n	800b1a6 <ndefT2TPollerReadBytes+0xde>
 800b1a0:	69fb      	ldr	r3, [r7, #28]
 800b1a2:	2b0f      	cmp	r3, #15
 800b1a4:	d834      	bhi.n	800b210 <ndefT2TPollerReadBytes+0x148>
            {
                ret = ndefT2TPollerReadBlock(ctx, blockAddr, ctx->subCtx.t2t.cacheBuf);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f103 02b9 	add.w	r2, r3, #185	@ 0xb9
 800b1ac:	8abb      	ldrh	r3, [r7, #20]
 800b1ae:	4619      	mov	r1, r3
 800b1b0:	68f8      	ldr	r0, [r7, #12]
 800b1b2:	f7ff ff35 	bl	800b020 <ndefT2TPollerReadBlock>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	823b      	strh	r3, [r7, #16]
                if( ret != ERR_NONE )
 800b1ba:	8a3b      	ldrh	r3, [r7, #16]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d006      	beq.n	800b1ce <ndefT2TPollerReadBytes+0x106>
                {
                    ndefT2TInvalidateCache(ctx);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1c6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                    return ret;
 800b1ca:	8a3b      	ldrh	r3, [r7, #16]
 800b1cc:	e05b      	b.n	800b286 <ndefT2TPollerReadBytes+0x1be>
                }
                ctx->subCtx.t2t.cacheAddr = (uint32_t)blockAddr * NDEF_T2T_BLOCK_SIZE;
 800b1ce:	8abb      	ldrh	r3, [r7, #20]
 800b1d0:	009a      	lsls	r2, r3, #2
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                if( (NDEF_T2T_READ_RESP_SIZE - byteNo) < le )
 800b1d8:	7cfb      	ldrb	r3, [r7, #19]
 800b1da:	f1c3 0210 	rsb	r2, r3, #16
 800b1de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d204      	bcs.n	800b1f0 <ndefT2TPollerReadBytes+0x128>
                {
                    le = NDEF_T2T_READ_RESP_SIZE - byteNo;
 800b1e6:	7cfb      	ldrb	r3, [r7, #19]
 800b1e8:	f1c3 0310 	rsb	r3, r3, #16
 800b1ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
                if( le > 0U)
 800b1f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d02c      	beq.n	800b252 <ndefT2TPollerReadBytes+0x18a>
                {
                    (void)ST_MEMCPY(lvBuf, &ctx->subCtx.t2t.cacheBuf[byteNo], le);
 800b1f8:	7cfb      	ldrb	r3, [r7, #19]
 800b1fa:	33b8      	adds	r3, #184	@ 0xb8
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	4413      	add	r3, r2
 800b200:	3301      	adds	r3, #1
 800b202:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b206:	4619      	mov	r1, r3
 800b208:	69b8      	ldr	r0, [r7, #24]
 800b20a:	f011 f94f 	bl	801c4ac <memcpy>
                if( le > 0U)
 800b20e:	e020      	b.n	800b252 <ndefT2TPollerReadBytes+0x18a>
                }
            }
            else
            {
                ret = ndefT2TPollerReadBlock(ctx, blockAddr, lvBuf);
 800b210:	8abb      	ldrh	r3, [r7, #20]
 800b212:	69ba      	ldr	r2, [r7, #24]
 800b214:	4619      	mov	r1, r3
 800b216:	68f8      	ldr	r0, [r7, #12]
 800b218:	f7ff ff02 	bl	800b020 <ndefT2TPollerReadBlock>
 800b21c:	4603      	mov	r3, r0
 800b21e:	823b      	strh	r3, [r7, #16]
                if( ret != ERR_NONE )
 800b220:	8a3b      	ldrh	r3, [r7, #16]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d001      	beq.n	800b22a <ndefT2TPollerReadBytes+0x162>
                {
                    return ret;
 800b226:	8a3b      	ldrh	r3, [r7, #16]
 800b228:	e02d      	b.n	800b286 <ndefT2TPollerReadBytes+0x1be>
                }
                if( (lvLen == le) && (numOfValidBlocks == (NDEF_T2T_READ_RESP_SIZE/NDEF_T2T_BLOCK_SIZE)) )
 800b22a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b22e:	69fa      	ldr	r2, [r7, #28]
 800b230:	429a      	cmp	r2, r3
 800b232:	d10e      	bne.n	800b252 <ndefT2TPollerReadBytes+0x18a>
 800b234:	7dfb      	ldrb	r3, [r7, #23]
 800b236:	2b04      	cmp	r3, #4
 800b238:	d10b      	bne.n	800b252 <ndefT2TPollerReadBytes+0x18a>
                {
                    /* cache the last read block */
                    (void)ST_MEMCPY(&ctx->subCtx.t2t.cacheBuf[0], lvBuf, NDEF_T2T_READ_RESP_SIZE);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	33b9      	adds	r3, #185	@ 0xb9
 800b23e:	2210      	movs	r2, #16
 800b240:	69b9      	ldr	r1, [r7, #24]
 800b242:	4618      	mov	r0, r3
 800b244:	f011 f932 	bl	801c4ac <memcpy>
                    ctx->subCtx.t2t.cacheAddr = (uint32_t)blockAddr * NDEF_T2T_BLOCK_SIZE;
 800b248:	8abb      	ldrh	r3, [r7, #20]
 800b24a:	009a      	lsls	r2, r3, #2
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                }
            }
            lvBuf     = &lvBuf[le];
 800b252:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b256:	69ba      	ldr	r2, [r7, #24]
 800b258:	4413      	add	r3, r2
 800b25a:	61bb      	str	r3, [r7, #24]
            lvOffset += le;
 800b25c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b260:	6a3a      	ldr	r2, [r7, #32]
 800b262:	4413      	add	r3, r2
 800b264:	623b      	str	r3, [r7, #32]
            lvLen    -= le;
 800b266:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b26a:	69fa      	ldr	r2, [r7, #28]
 800b26c:	1ad3      	subs	r3, r2, r3
 800b26e:	61fb      	str	r3, [r7, #28]

        } while( lvLen != 0U );
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	2b00      	cmp	r3, #0
 800b274:	f47f af6a 	bne.w	800b14c <ndefT2TPollerReadBytes+0x84>
    }

    if( rcvdLen != NULL )
 800b278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d002      	beq.n	800b284 <ndefT2TPollerReadBytes+0x1bc>
    {
        *rcvdLen = len;
 800b27e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	601a      	str	r2, [r3, #0]
    }
    return ERR_NONE;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3728      	adds	r7, #40	@ 0x28
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <ndefT2TPollerSplitIntoAvailableAreas>:

/*******************************************************************************/
static ReturnCode ndefT2TPollerSplitIntoAvailableAreas(ndefContext *ctx, uint32_t offset, uint32_t len, uint32_t *physOffset, uint32_t *maxLen)
{
 800b28e:	b480      	push	{r7}
 800b290:	b089      	sub	sp, #36	@ 0x24
 800b292:	af00      	add	r7, sp, #0
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	607a      	str	r2, [r7, #4]
 800b29a:	603b      	str	r3, [r7, #0]
    uint32_t updatedOffset;
    uint32_t updatedLen;
    uint32_t i;

    ndefT2TLogD("ndefT2TPollerSplitIntoAvailableAreas offset %d, len %d\r\n", offset, len);
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || (physOffset == NULL) || (maxLen == NULL) )
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d009      	beq.n	800b2b6 <ndefT2TPollerSplitIntoAvailableAreas+0x28>
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	781b      	ldrb	r3, [r3, #0]
 800b2a6:	2b02      	cmp	r3, #2
 800b2a8:	d105      	bne.n	800b2b6 <ndefT2TPollerSplitIntoAvailableAreas+0x28>
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d002      	beq.n	800b2b6 <ndefT2TPollerSplitIntoAvailableAreas+0x28>
 800b2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d101      	bne.n	800b2ba <ndefT2TPollerSplitIntoAvailableAreas+0x2c>
    {
        return ERR_PARAM;
 800b2b6:	2307      	movs	r3, #7
 800b2b8:	e041      	b.n	800b33e <ndefT2TPollerSplitIntoAvailableAreas+0xb0>
    }

    updatedOffset = offset;
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	61fb      	str	r3, [r7, #28]
    updatedLen    = len;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < ctx->subCtx.t2t.nbrRsvdAreas; i++ )
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	617b      	str	r3, [r7, #20]
 800b2c6:	e02a      	b.n	800b31e <ndefT2TPollerSplitIntoAvailableAreas+0x90>
    {
        ndefT2TLogD("ndefT2TPollerSplitIntoAvailableAreas area #%d, start: %d Len: %d\r\n", i, ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i], ctx->subCtx.t2t.rsvdAreaSize[i]);
        if( updatedOffset >= ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] )
 800b2c8:	68fa      	ldr	r2, [r7, #12]
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	3338      	adds	r3, #56	@ 0x38
 800b2ce:	009b      	lsls	r3, r3, #2
 800b2d0:	4413      	add	r3, r2
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	69fa      	ldr	r2, [r7, #28]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d309      	bcc.n	800b2ee <ndefT2TPollerSplitIntoAvailableAreas+0x60>
        {
            updatedOffset += ctx->subCtx.t2t.rsvdAreaSize[i];
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	697a      	ldr	r2, [r7, #20]
 800b2de:	3268      	adds	r2, #104	@ 0x68
 800b2e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	69fb      	ldr	r3, [r7, #28]
 800b2e8:	4413      	add	r3, r2
 800b2ea:	61fb      	str	r3, [r7, #28]
 800b2ec:	e014      	b.n	800b318 <ndefT2TPollerSplitIntoAvailableAreas+0x8a>
        }
        else
        {
            if( (updatedOffset + len) > ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] )
 800b2ee:	69fa      	ldr	r2, [r7, #28]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	441a      	add	r2, r3
 800b2f4:	68f9      	ldr	r1, [r7, #12]
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	3338      	adds	r3, #56	@ 0x38
 800b2fa:	009b      	lsls	r3, r3, #2
 800b2fc:	440b      	add	r3, r1
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	429a      	cmp	r2, r3
 800b302:	d914      	bls.n	800b32e <ndefT2TPollerSplitIntoAvailableAreas+0xa0>
            {
                updatedLen = ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] - updatedOffset;
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	3338      	adds	r3, #56	@ 0x38
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4413      	add	r3, r2
 800b30e:	685a      	ldr	r2, [r3, #4]
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	1ad3      	subs	r3, r2, r3
 800b314:	61bb      	str	r3, [r7, #24]
            }
            break;
 800b316:	e00a      	b.n	800b32e <ndefT2TPollerSplitIntoAvailableAreas+0xa0>
    for( i = 0; i < ctx->subCtx.t2t.nbrRsvdAreas; i++ )
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	3301      	adds	r3, #1
 800b31c:	617b      	str	r3, [r7, #20]
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b324:	461a      	mov	r2, r3
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	4293      	cmp	r3, r2
 800b32a:	d3cd      	bcc.n	800b2c8 <ndefT2TPollerSplitIntoAvailableAreas+0x3a>
 800b32c:	e000      	b.n	800b330 <ndefT2TPollerSplitIntoAvailableAreas+0xa2>
            break;
 800b32e:	bf00      	nop
        }
    }
    *physOffset = updatedOffset;
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	69fa      	ldr	r2, [r7, #28]
 800b334:	601a      	str	r2, [r3, #0]
    *maxLen = updatedLen;
 800b336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b338:	69ba      	ldr	r2, [r7, #24]
 800b33a:	601a      	str	r2, [r3, #0]
    return ERR_NONE;
 800b33c:	2300      	movs	r3, #0
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3724      	adds	r7, #36	@ 0x24
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <ndefT2TPollerReadBytesFromAvailableAreas>:

/*******************************************************************************/
static ReturnCode ndefT2TPollerReadBytesFromAvailableAreas(ndefContext *ctx, uint32_t offset, uint32_t len, uint8_t *buf, uint32_t *rcvdLen)
{
 800b34a:	b580      	push	{r7, lr}
 800b34c:	b08c      	sub	sp, #48	@ 0x30
 800b34e:	af02      	add	r7, sp, #8
 800b350:	60f8      	str	r0, [r7, #12]
 800b352:	60b9      	str	r1, [r7, #8]
 800b354:	607a      	str	r2, [r7, #4]
 800b356:	603b      	str	r3, [r7, #0]
    uint32_t curPhyOffset;
    uint32_t remainingLen;
    uint32_t curRcvdLen;
    uint32_t maxLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d003      	beq.n	800b366 <ndefT2TPollerReadBytesFromAvailableAreas+0x1c>
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	2b02      	cmp	r3, #2
 800b364:	d001      	beq.n	800b36a <ndefT2TPollerReadBytesFromAvailableAreas+0x20>
    {
        return ERR_PARAM;
 800b366:	2307      	movs	r3, #7
 800b368:	e040      	b.n	800b3ec <ndefT2TPollerReadBytesFromAvailableAreas+0xa2>
    }

    curOffset = offset;
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	627b      	str	r3, [r7, #36]	@ 0x24
    remainingLen = len;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	623b      	str	r3, [r7, #32]
    if( rcvdLen != NULL )
 800b372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b374:	2b00      	cmp	r3, #0
 800b376:	d035      	beq.n	800b3e4 <ndefT2TPollerReadBytesFromAvailableAreas+0x9a>
    {
        *rcvdLen = 0U;
 800b378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b37a:	2200      	movs	r2, #0
 800b37c:	601a      	str	r2, [r3, #0]
    }
    while( remainingLen > 0U )
 800b37e:	e031      	b.n	800b3e4 <ndefT2TPollerReadBytesFromAvailableAreas+0x9a>
    {
        (void)ndefT2TPollerSplitIntoAvailableAreas(ctx, curOffset, remainingLen, &curPhyOffset, &maxLen);
 800b380:	f107 0218 	add.w	r2, r7, #24
 800b384:	f107 0310 	add.w	r3, r7, #16
 800b388:	9300      	str	r3, [sp, #0]
 800b38a:	4613      	mov	r3, r2
 800b38c:	6a3a      	ldr	r2, [r7, #32]
 800b38e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f7ff ff7c 	bl	800b28e <ndefT2TPollerSplitIntoAvailableAreas>
        ndefT2TLogD("ndefT2TPollerReadBytesFromAvailableAreas CurOffset: %d, curPhyOffset:%d Len :%d , buf offset: %d\r\n", curOffset,  curPhyOffset, maxLen, len - remainingLen);
        ret = ndefT2TPollerReadBytes(ctx, curPhyOffset, maxLen, &buf[len - remainingLen], &curRcvdLen);
 800b396:	69b9      	ldr	r1, [r7, #24]
 800b398:	6938      	ldr	r0, [r7, #16]
 800b39a:	687a      	ldr	r2, [r7, #4]
 800b39c:	6a3b      	ldr	r3, [r7, #32]
 800b39e:	1ad3      	subs	r3, r2, r3
 800b3a0:	683a      	ldr	r2, [r7, #0]
 800b3a2:	441a      	add	r2, r3
 800b3a4:	f107 0314 	add.w	r3, r7, #20
 800b3a8:	9300      	str	r3, [sp, #0]
 800b3aa:	4613      	mov	r3, r2
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	68f8      	ldr	r0, [r7, #12]
 800b3b0:	f7ff fe8a 	bl	800b0c8 <ndefT2TPollerReadBytes>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	83fb      	strh	r3, [r7, #30]
        if(ret != ERR_NONE )
 800b3b8:	8bfb      	ldrh	r3, [r7, #30]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d001      	beq.n	800b3c2 <ndefT2TPollerReadBytesFromAvailableAreas+0x78>
        {
            return ret;
 800b3be:	8bfb      	ldrh	r3, [r7, #30]
 800b3c0:	e014      	b.n	800b3ec <ndefT2TPollerReadBytesFromAvailableAreas+0xa2>
        }
        if( rcvdLen != NULL )
 800b3c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d005      	beq.n	800b3d4 <ndefT2TPollerReadBytesFromAvailableAreas+0x8a>
        {
            *rcvdLen += curRcvdLen;
 800b3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	697b      	ldr	r3, [r7, #20]
 800b3ce:	441a      	add	r2, r3
 800b3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d2:	601a      	str	r2, [r3, #0]
        }
        remainingLen -= maxLen;
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	6a3a      	ldr	r2, [r7, #32]
 800b3d8:	1ad3      	subs	r3, r2, r3
 800b3da:	623b      	str	r3, [r7, #32]
        curOffset += maxLen;
 800b3dc:	693b      	ldr	r3, [r7, #16]
 800b3de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3e0:	4413      	add	r3, r2
 800b3e2:	627b      	str	r3, [r7, #36]	@ 0x24
    while( remainingLen > 0U )
 800b3e4:	6a3b      	ldr	r3, [r7, #32]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d1ca      	bne.n	800b380 <ndefT2TPollerReadBytesFromAvailableAreas+0x36>
    }
    return ERR_NONE;
 800b3ea:	2300      	movs	r3, #0
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3728      	adds	r7, #40	@ 0x28
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <ndefT2TReadLField>:

/*******************************************************************************/
static ReturnCode ndefT2TReadLField(ndefContext *ctx)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b088      	sub	sp, #32
 800b3f8:	af02      	add	r7, sp, #8
 800b3fa:	6078      	str	r0, [r7, #4]
    ReturnCode           ret;
    uint32_t             offset;
    uint8_t              data[3];
    uint16_t             lenTLV;
    
    ctx->state = NDEF_STATE_INVALID;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    offset = ctx->subCtx.t2t.offsetNdefTLV;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b40a:	617b      	str	r3, [r7, #20]
    offset++;
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	3301      	adds	r3, #1
 800b410:	617b      	str	r3, [r7, #20]
    ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, 1, data, NULL);
 800b412:	f107 030c 	add.w	r3, r7, #12
 800b416:	2200      	movs	r2, #0
 800b418:	9200      	str	r2, [sp, #0]
 800b41a:	2201      	movs	r2, #1
 800b41c:	6979      	ldr	r1, [r7, #20]
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f7ff ff93 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b424:	4603      	mov	r3, r0
 800b426:	823b      	strh	r3, [r7, #16]
    if( ret != ERR_NONE )
 800b428:	8a3b      	ldrh	r3, [r7, #16]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d001      	beq.n	800b432 <ndefT2TReadLField+0x3e>
    {
        /* Conclude procedure */
        return ret;
 800b42e:	8a3b      	ldrh	r3, [r7, #16]
 800b430:	e064      	b.n	800b4fc <ndefT2TReadLField+0x108>
    }
    offset++;
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	3301      	adds	r3, #1
 800b436:	617b      	str	r3, [r7, #20]
    lenTLV = data[0];
 800b438:	7b3b      	ldrb	r3, [r7, #12]
 800b43a:	827b      	strh	r3, [r7, #18]
    if( lenTLV == NDEF_T2T_3_BYTES_TLV_LEN )
 800b43c:	8a7b      	ldrh	r3, [r7, #18]
 800b43e:	2bff      	cmp	r3, #255	@ 0xff
 800b440:	d11e      	bne.n	800b480 <ndefT2TReadLField+0x8c>
    {
        ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, 2, data, NULL);
 800b442:	f107 030c 	add.w	r3, r7, #12
 800b446:	2200      	movs	r2, #0
 800b448:	9200      	str	r2, [sp, #0]
 800b44a:	2202      	movs	r2, #2
 800b44c:	6979      	ldr	r1, [r7, #20]
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f7ff ff7b 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b454:	4603      	mov	r3, r0
 800b456:	823b      	strh	r3, [r7, #16]
        if( ret != ERR_NONE )
 800b458:	8a3b      	ldrh	r3, [r7, #16]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d001      	beq.n	800b462 <ndefT2TReadLField+0x6e>
        {
            /* Conclude procedure */
            return ret;
 800b45e:	8a3b      	ldrh	r3, [r7, #16]
 800b460:	e04c      	b.n	800b4fc <ndefT2TReadLField+0x108>
        }
        offset += 2U;
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	3302      	adds	r3, #2
 800b466:	617b      	str	r3, [r7, #20]
        lenTLV = GETU16(&data[0]);
 800b468:	7b3b      	ldrb	r3, [r7, #12]
 800b46a:	b21b      	sxth	r3, r3
 800b46c:	021b      	lsls	r3, r3, #8
 800b46e:	b21a      	sxth	r2, r3
 800b470:	f107 030c 	add.w	r3, r7, #12
 800b474:	3301      	adds	r3, #1
 800b476:	781b      	ldrb	r3, [r3, #0]
 800b478:	b21b      	sxth	r3, r3
 800b47a:	4313      	orrs	r3, r2
 800b47c:	b21b      	sxth	r3, r3
 800b47e:	827b      	strh	r3, [r7, #18]
    }
    ctx->messageLen    = lenTLV;
 800b480:	8a7a      	ldrh	r2, [r7, #18]
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset = offset;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	697a      	ldr	r2, [r7, #20]
 800b48c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    
    if( ctx->messageLen == 0U )
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b496:	2b00      	cmp	r3, #0
 800b498:	d110      	bne.n	800b4bc <ndefT2TReadLField+0xc8>
    {
        if( !(ndefT2TIsReadWriteAccessGranted(ctx)) )
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d104      	bne.n	800b4ae <ndefT2TReadLField+0xba>
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d001      	beq.n	800b4b2 <ndefT2TReadLField+0xbe>
        {
            /* Conclude procedure  */
            return ERR_REQUEST;
 800b4ae:	2305      	movs	r3, #5
 800b4b0:	e024      	b.n	800b4fc <ndefT2TReadLField+0x108>
        }
         /* Empty message found TS T2T v1.0 7.5.1.6 & TS T2T v1.0 7.4.2.1 */
        ctx->state = NDEF_STATE_INITIALIZED;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800b4ba:	e01e      	b.n	800b4fa <ndefT2TReadLField+0x106>
    }
    else
    {
        if( (ndefT2TIsReadWriteAccessGranted(ctx)) )
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d109      	bne.n	800b4da <ndefT2TReadLField+0xe6>
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d104      	bne.n	800b4da <ndefT2TReadLField+0xe6>
        {
            /* Empty message found TS T2T v1.0 7.5.1.7 & TS T2T v1.0 7.4.3.1 */
            ctx->state = NDEF_STATE_READWRITE;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2202      	movs	r2, #2
 800b4d4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800b4d8:	e00f      	b.n	800b4fa <ndefT2TReadLField+0x106>
        }
        else
        {
            if( !(ndefT2TIsReadOnlyAccessGranted(ctx)) )
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d104      	bne.n	800b4ee <ndefT2TReadLField+0xfa>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800b4ea:	2b0f      	cmp	r3, #15
 800b4ec:	d001      	beq.n	800b4f2 <ndefT2TReadLField+0xfe>
            {
                /* Conclude procedure  */
                return ERR_REQUEST;
 800b4ee:	2305      	movs	r3, #5
 800b4f0:	e004      	b.n	800b4fc <ndefT2TReadLField+0x108>
            }
             /* Empty message found TS T2T v1.0 7.5.1.7 & TS T2T v1.0 7.4.4.1 */
            ctx->state = NDEF_STATE_READONLY;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2203      	movs	r2, #3
 800b4f6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }
    }
    return ERR_NONE;
 800b4fa:	2300      	movs	r3, #0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3718      	adds	r7, #24
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <ndefT2TPollerContextInitialization>:

/*******************************************************************************/
ReturnCode ndefT2TPollerContextInitialization(ndefContext *ctx, const ndefDevice *dev)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b082      	sub	sp, #8
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
    if( (ctx == NULL) || (dev == NULL) || !ndefT2TisT2TDevice(dev) )
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d00a      	beq.n	800b52a <ndefT2TPollerContextInitialization+0x26>
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d007      	beq.n	800b52a <ndefT2TPollerContextInitialization+0x26>
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d103      	bne.n	800b52a <ndefT2TPollerContextInitialization+0x26>
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	785b      	ldrb	r3, [r3, #1]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d001      	beq.n	800b52e <ndefT2TPollerContextInitialization+0x2a>
    {
        return ERR_PARAM;
 800b52a:	2307      	movs	r3, #7
 800b52c:	e017      	b.n	800b55e <ndefT2TPollerContextInitialization+0x5a>
    }

    (void)ST_MEMCPY(&ctx->device, dev, sizeof(ctx->device));
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	3304      	adds	r3, #4
 800b532:	2278      	movs	r2, #120	@ 0x78
 800b534:	6839      	ldr	r1, [r7, #0]
 800b536:	4618      	mov	r0, r3
 800b538:	f010 ffb8 	bl	801c4ac <memcpy>

    ctx->type                    = NDEF_DEV_T2T;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2202      	movs	r2, #2
 800b540:	701a      	strb	r2, [r3, #0]
    ctx->state                   = NDEF_STATE_INVALID;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2200      	movs	r2, #0
 800b546:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    ctx->subCtx.t2t.currentSecNo = 0U;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2200      	movs	r2, #0
 800b54e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    ndefT2TInvalidateCache(ctx);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f04f 32ff 	mov.w	r2, #4294967295
 800b558:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

   return ERR_NONE;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3708      	adds	r7, #8
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <ndefT2TPollerNdefDetect>:

/*******************************************************************************/
ReturnCode ndefT2TPollerNdefDetect(ndefContext *ctx, ndefInfo *info)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b090      	sub	sp, #64	@ 0x40
 800b56a:	af02      	add	r7, sp, #8
 800b56c:	6078      	str	r0, [r7, #4]
 800b56e:	6039      	str	r1, [r7, #0]
    uint32_t             rsvdAreaFirstByteAddr;
    uint32_t             i, j;
    uint32_t             maxAddr;
    uint32_t             rsvdAreasLen;

    if( info != NULL )
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d011      	beq.n	800b59a <ndefT2TPollerNdefDetect+0x34>
    {
        info->state                = NDEF_STATE_INVALID;
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	2200      	movs	r2, #0
 800b57a:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = 0U;
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	2200      	movs	r2, #0
 800b580:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = 0U;
 800b582:	683b      	ldr	r3, [r7, #0]
 800b584:	2200      	movs	r2, #0
 800b586:	705a      	strb	r2, [r3, #1]
        info->areaLen              = 0U;
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	2200      	movs	r2, #0
 800b58c:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = 0U;
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	2200      	movs	r2, #0
 800b592:	609a      	str	r2, [r3, #8]
        info->messageLen           = 0U;
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	2200      	movs	r2, #0
 800b598:	60da      	str	r2, [r3, #12]
    }

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d003      	beq.n	800b5a8 <ndefT2TPollerNdefDetect+0x42>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	781b      	ldrb	r3, [r3, #0]
 800b5a4:	2b02      	cmp	r3, #2
 800b5a6:	d001      	beq.n	800b5ac <ndefT2TPollerNdefDetect+0x46>
    {
        return ERR_PARAM;
 800b5a8:	2307      	movs	r3, #7
 800b5aa:	e2f2      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
    }

    ctx->state = NDEF_STATE_INVALID;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    /* Read CC TS T2T v1.0 7.5.1.1 */
    ret = ndefT2TPollerReadBytes(ctx, NDEF_T2T_CC_OFFSET, NDEF_T2T_CC_LEN, ctx->ccBuf, NULL);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	33a0      	adds	r3, #160	@ 0xa0
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	9200      	str	r2, [sp, #0]
 800b5bc:	2204      	movs	r2, #4
 800b5be:	210c      	movs	r1, #12
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f7ff fd81 	bl	800b0c8 <ndefT2TPollerReadBytes>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	847b      	strh	r3, [r7, #34]	@ 0x22
    if( ret != ERR_NONE )
 800b5ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d001      	beq.n	800b5d4 <ndefT2TPollerNdefDetect+0x6e>
    {
        /* Conclude procedure */
        return ret;
 800b5d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b5d2:	e2de      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
    }
    ctx->cc.t2t.magicNumber  = ctx->ccBuf[NDEF_T2T_CC_0];
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    ctx->cc.t2t.majorVersion = ndefMajorVersion(ctx->ccBuf[NDEF_T2T_CC_1]);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800b5e6:	091b      	lsrs	r3, r3, #4
 800b5e8:	b2da      	uxtb	r2, r3
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    ctx->cc.t2t.minorVersion = ndefMinorVersion(ctx->ccBuf[NDEF_T2T_CC_1]);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800b5f6:	f003 030f 	and.w	r3, r3, #15
 800b5fa:	b2da      	uxtb	r2, r3
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    ctx->cc.t2t.size         = ctx->ccBuf[NDEF_T2T_CC_2];
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f893 20a2 	ldrb.w	r2, [r3, #162]	@ 0xa2
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
    ctx->cc.t2t.readAccess   = (uint8_t)(ctx->ccBuf[NDEF_T2T_CC_3] >> 4U);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800b614:	091b      	lsrs	r3, r3, #4
 800b616:	b2da      	uxtb	r2, r3
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    ctx->cc.t2t.writeAccess  = (uint8_t)(ctx->ccBuf[NDEF_T2T_CC_3] & 0xFU);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800b624:	f003 030f 	and.w	r3, r3, #15
 800b628:	b2da      	uxtb	r2, r3
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
    ctx->areaLen = (uint32_t)ctx->cc.t2t.size * NDEF_T2T_SIZE_DIVIDER;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800b636:	00da      	lsls	r2, r3, #3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    maxAddr = ctx->areaLen + NDEF_T2T_AREA_OFFSET;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b644:	3310      	adds	r3, #16
 800b646:	61fb      	str	r3, [r7, #28]
    rsvdAreasLen = 0U;         
 800b648:	2300      	movs	r3, #0
 800b64a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Default Dyn Lock settings TS T2T v1.0 4.7.1 */
    ctx->subCtx.t2t.dynLockFirstByteAddr     = ctx->areaLen + NDEF_T2T_AREA_OFFSET;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b652:	f103 0210 	add.w	r2, r3, #16
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    ctx->subCtx.t2t.dynLockBytesLockedPerBit = NDEF_T2T_DEF_BYTES_LCK_PER_BIT;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2208      	movs	r2, #8
 800b660:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ctx->subCtx.t2t.dynLockNbrLockBits       = (uint16_t)(ctx->areaLen - NDEF_T2T_STATIC_MEM_SIZE + NDEF_T2T_DEF_BYTES_LCK_PER_BIT -1U) / NDEF_T2T_DEF_BYTES_LCK_PER_BIT;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	3b29      	subs	r3, #41	@ 0x29
 800b66e:	b29b      	uxth	r3, r3
 800b670:	08db      	lsrs	r3, r3, #3
 800b672:	b29a      	uxth	r2, r3
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
    ctx->subCtx.t2t.dynLockNbrBytes          = (ctx->subCtx.t2t.dynLockNbrLockBits + 7U) / 8U;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 800b680:	3307      	adds	r3, #7
 800b682:	08db      	lsrs	r3, r3, #3
 800b684:	b29a      	uxth	r2, r3
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ctx->subCtx.t2t.nbrRsvdAreas             = 0U;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2200      	movs	r2, #0
 800b690:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    /* Check version number TS T2T v1.0 7.5.1.2 */
    if( (ctx->cc.t2t.magicNumber != NDEF_T2T_MAGIC) || (ctx->cc.t2t.majorVersion > ndefMajorVersion(NDEF_T2T_VERSION_1_0)) )
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b69a:	2be1      	cmp	r3, #225	@ 0xe1
 800b69c:	d104      	bne.n	800b6a8 <ndefT2TPollerNdefDetect+0x142>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b6a4:	2b01      	cmp	r3, #1
 800b6a6:	d901      	bls.n	800b6ac <ndefT2TPollerNdefDetect+0x146>
    {
        /* Conclude procedure TS T2T v1.0 7.5.1.2 */
        return ERR_REQUEST;
 800b6a8:	2305      	movs	r3, #5
 800b6aa:	e272      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
    }
    /* Search for NDEF message TLV TS T2T v1.0 7.5.1.3 */
    offset = NDEF_T2T_AREA_OFFSET;
 800b6ac:	2310      	movs	r3, #16
 800b6ae:	637b      	str	r3, [r7, #52]	@ 0x34
    while ( (offset < (NDEF_T2T_AREA_OFFSET + ctx->areaLen)) )
 800b6b0:	e264      	b.n	800bb7c <ndefT2TPollerNdefDetect+0x616>
    {
        ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, 1, data, NULL);
 800b6b2:	f107 030c 	add.w	r3, r7, #12
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	9200      	str	r2, [sp, #0]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f7ff fe43 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	847b      	strh	r3, [r7, #34]	@ 0x22
        if( ret != ERR_NONE )
 800b6c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d001      	beq.n	800b6d2 <ndefT2TPollerNdefDetect+0x16c>
        {
            /* Conclude procedure */
            return ret;
 800b6ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b6d0:	e25f      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
        }
        typeTLV = data[0];
 800b6d2:	7b3b      	ldrb	r3, [r7, #12]
 800b6d4:	76fb      	strb	r3, [r7, #27]
        if( typeTLV == NDEF_T2T_TLV_NDEF_MESSAGE )
 800b6d6:	7efb      	ldrb	r3, [r7, #27]
 800b6d8:	2b03      	cmp	r3, #3
 800b6da:	d103      	bne.n	800b6e4 <ndefT2TPollerNdefDetect+0x17e>
        {
            ctx->subCtx.t2t.offsetNdefTLV = offset;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6e0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
        }
        offset++;
 800b6e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	637b      	str	r3, [r7, #52]	@ 0x34
        if( typeTLV == NDEF_T2T_TLV_TERMINATOR )
 800b6ea:	7efb      	ldrb	r3, [r7, #27]
 800b6ec:	2bfe      	cmp	r3, #254	@ 0xfe
 800b6ee:	f000 824e 	beq.w	800bb8e <ndefT2TPollerNdefDetect+0x628>
        {
            break;
        }
        if( typeTLV == NDEF_T2T_TLV_NULL )
 800b6f2:	7efb      	ldrb	r3, [r7, #27]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	f000 8240 	beq.w	800bb7a <ndefT2TPollerNdefDetect+0x614>
        {
            continue;
        }
        /* read TLV Len */
        ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, 1, data, NULL);
 800b6fa:	f107 030c 	add.w	r3, r7, #12
 800b6fe:	2200      	movs	r2, #0
 800b700:	9200      	str	r2, [sp, #0]
 800b702:	2201      	movs	r2, #1
 800b704:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b706:	6878      	ldr	r0, [r7, #4]
 800b708:	f7ff fe1f 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b70c:	4603      	mov	r3, r0
 800b70e:	847b      	strh	r3, [r7, #34]	@ 0x22
        if( ret != ERR_NONE )
 800b710:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b712:	2b00      	cmp	r3, #0
 800b714:	d001      	beq.n	800b71a <ndefT2TPollerNdefDetect+0x1b4>
        {
            /* Conclude procedure */
            return ret;
 800b716:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b718:	e23b      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
        }
        offset++;
 800b71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b71c:	3301      	adds	r3, #1
 800b71e:	637b      	str	r3, [r7, #52]	@ 0x34
        lenTLV = data[0];
 800b720:	7b3b      	ldrb	r3, [r7, #12]
 800b722:	867b      	strh	r3, [r7, #50]	@ 0x32
        if( lenTLV == NDEF_T2T_3_BYTES_TLV_LEN )
 800b724:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b726:	2bff      	cmp	r3, #255	@ 0xff
 800b728:	d11e      	bne.n	800b768 <ndefT2TPollerNdefDetect+0x202>
        {
            ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, 2, data, NULL);
 800b72a:	f107 030c 	add.w	r3, r7, #12
 800b72e:	2200      	movs	r2, #0
 800b730:	9200      	str	r2, [sp, #0]
 800b732:	2202      	movs	r2, #2
 800b734:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f7ff fe07 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b73c:	4603      	mov	r3, r0
 800b73e:	847b      	strh	r3, [r7, #34]	@ 0x22
            if( ret != ERR_NONE )
 800b740:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b742:	2b00      	cmp	r3, #0
 800b744:	d001      	beq.n	800b74a <ndefT2TPollerNdefDetect+0x1e4>
            {
                /* Conclude procedure */
                return ret;
 800b746:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b748:	e223      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            offset += 2U;
 800b74a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b74c:	3302      	adds	r3, #2
 800b74e:	637b      	str	r3, [r7, #52]	@ 0x34
            lenTLV = GETU16(&data[0]);
 800b750:	7b3b      	ldrb	r3, [r7, #12]
 800b752:	b21b      	sxth	r3, r3
 800b754:	021b      	lsls	r3, r3, #8
 800b756:	b21a      	sxth	r2, r3
 800b758:	f107 030c 	add.w	r3, r7, #12
 800b75c:	3301      	adds	r3, #1
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	b21b      	sxth	r3, r3
 800b762:	4313      	orrs	r3, r2
 800b764:	b21b      	sxth	r3, r3
 800b766:	867b      	strh	r3, [r7, #50]	@ 0x32
        }
        if( typeTLV == NDEF_T2T_TLV_LOCK_CTRL )
 800b768:	7efb      	ldrb	r3, [r7, #27]
 800b76a:	2b01      	cmp	r3, #1
 800b76c:	f040 80d9 	bne.w	800b922 <ndefT2TPollerNdefDetect+0x3bc>
        {
            if( lenTLV != NDEF_T2T_LOCK_CTRL_LEN )
 800b770:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b772:	2b03      	cmp	r3, #3
 800b774:	d001      	beq.n	800b77a <ndefT2TPollerNdefDetect+0x214>
            {
                return ERR_REQUEST;
 800b776:	2305      	movs	r3, #5
 800b778:	e20b      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            if( ctx->subCtx.t2t.nbrRsvdAreas >= NDEF_T2T_MAX_RSVD_AREAS )
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b780:	2b02      	cmp	r3, #2
 800b782:	d901      	bls.n	800b788 <ndefT2TPollerNdefDetect+0x222>
            {
                return ERR_REQUEST;
 800b784:	2305      	movs	r3, #5
 800b786:	e204      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, NDEF_T2T_LOCK_CTRL_LEN, data, NULL);
 800b788:	f107 030c 	add.w	r3, r7, #12
 800b78c:	2200      	movs	r2, #0
 800b78e:	9200      	str	r2, [sp, #0]
 800b790:	2203      	movs	r2, #3
 800b792:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f7ff fdd8 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b79a:	4603      	mov	r3, r0
 800b79c:	847b      	strh	r3, [r7, #34]	@ 0x22
            if( ret != ERR_NONE )
 800b79e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d001      	beq.n	800b7a8 <ndefT2TPollerNdefDetect+0x242>
            {
                /* Conclude procedure */
                return ret;
 800b7a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b7a6:	e1f4      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            nbrMajorOffsets = (uint8_t)(data[0] >> 4U);
 800b7a8:	7b3b      	ldrb	r3, [r7, #12]
 800b7aa:	091b      	lsrs	r3, r3, #4
 800b7ac:	76bb      	strb	r3, [r7, #26]
            nbrMinorOffsets = (uint8_t)(data[0] & 0x0FU);
 800b7ae:	7b3b      	ldrb	r3, [r7, #12]
 800b7b0:	f003 030f 	and.w	r3, r3, #15
 800b7b4:	767b      	strb	r3, [r7, #25]
            ctx->subCtx.t2t.dynLockNbrLockBits = (data[1] == 0U) ? 256U : (uint16_t)data[1];
 800b7b6:	7b7b      	ldrb	r3, [r7, #13]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d002      	beq.n	800b7c2 <ndefT2TPollerNdefDetect+0x25c>
 800b7bc:	7b7b      	ldrb	r3, [r7, #13]
 800b7be:	461a      	mov	r2, r3
 800b7c0:	e001      	b.n	800b7c6 <ndefT2TPollerNdefDetect+0x260>
 800b7c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
            blplb           = (uint8_t)(data[2] >> 4U);
 800b7cc:	7bbb      	ldrb	r3, [r7, #14]
 800b7ce:	091b      	lsrs	r3, r3, #4
 800b7d0:	763b      	strb	r3, [r7, #24]
            majorOffsetSize = (uint8_t)(data[2] & 0x0FU);
 800b7d2:	7bbb      	ldrb	r3, [r7, #14]
 800b7d4:	f003 030f 	and.w	r3, r3, #15
 800b7d8:	75fb      	strb	r3, [r7, #23]
            if ( (blplb == 0U) || (majorOffsetSize == 0U) )
 800b7da:	7e3b      	ldrb	r3, [r7, #24]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d002      	beq.n	800b7e6 <ndefT2TPollerNdefDetect+0x280>
 800b7e0:	7dfb      	ldrb	r3, [r7, #23]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d101      	bne.n	800b7ea <ndefT2TPollerNdefDetect+0x284>
            {
                /* values 0h are RFU */
                return ERR_REQUEST;
 800b7e6:	2305      	movs	r3, #5
 800b7e8:	e1d3      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            ctx->subCtx.t2t.dynLockBytesLockedPerBit = (uint16_t)1U << blplb;
 800b7ea:	7e3b      	ldrb	r3, [r7, #24]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b7f2:	b29a      	uxth	r2, r3
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
            ctx->subCtx.t2t.dynLockFirstByteAddr     = (nbrMajorOffsets * ( (uint32_t)1U << majorOffsetSize) ) + nbrMinorOffsets;
 800b7fa:	7eba      	ldrb	r2, [r7, #26]
 800b7fc:	7dfb      	ldrb	r3, [r7, #23]
 800b7fe:	409a      	lsls	r2, r3
 800b800:	7e7b      	ldrb	r3, [r7, #25]
 800b802:	441a      	add	r2, r3
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
            ctx->subCtx.t2t.dynLockNbrBytes          = (ctx->subCtx.t2t.dynLockNbrLockBits + 7U) / 8U; /* TS T2T v1.0 4.9.5 */
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 800b810:	3307      	adds	r3, #7
 800b812:	08db      	lsrs	r3, r3, #3
 800b814:	b29a      	uxth	r2, r3
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
            rsvdAreaFirstByteAddr                    = ctx->subCtx.t2t.dynLockFirstByteAddr;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b822:	613b      	str	r3, [r7, #16]
            if( rsvdAreaFirstByteAddr < maxAddr)
 800b824:	693a      	ldr	r2, [r7, #16]
 800b826:	69fb      	ldr	r3, [r7, #28]
 800b828:	429a      	cmp	r2, r3
 800b82a:	d27a      	bcs.n	800b922 <ndefT2TPollerNdefDetect+0x3bc>
            {
                for( i = 0; i < ctx->subCtx.t2t.nbrRsvdAreas; i++ )
 800b82c:	2300      	movs	r3, #0
 800b82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b830:	e032      	b.n	800b898 <ndefT2TPollerNdefDetect+0x332>
                {
                    if( rsvdAreaFirstByteAddr < ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] )
 800b832:	687a      	ldr	r2, [r7, #4]
 800b834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b836:	3338      	adds	r3, #56	@ 0x38
 800b838:	009b      	lsls	r3, r3, #2
 800b83a:	4413      	add	r3, r2
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	693a      	ldr	r2, [r7, #16]
 800b840:	429a      	cmp	r2, r3
 800b842:	d226      	bcs.n	800b892 <ndefT2TPollerNdefDetect+0x32c>
                    {
                        for(j = i; j < ctx->subCtx.t2t.nbrRsvdAreas; j++)
 800b844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b846:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b848:	e01b      	b.n	800b882 <ndefT2TPollerNdefDetect+0x31c>
                        {
                            ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j + 1U] = ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j];
 800b84a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b84c:	1c58      	adds	r0, r3, #1
 800b84e:	687a      	ldr	r2, [r7, #4]
 800b850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b852:	3338      	adds	r3, #56	@ 0x38
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	4413      	add	r3, r2
 800b858:	685a      	ldr	r2, [r3, #4]
 800b85a:	6879      	ldr	r1, [r7, #4]
 800b85c:	f100 0338 	add.w	r3, r0, #56	@ 0x38
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	440b      	add	r3, r1
 800b864:	605a      	str	r2, [r3, #4]
                            ctx->subCtx.t2t.rsvdAreaSize[j + 1U]          = ctx->subCtx.t2t.rsvdAreaSize[j];
 800b866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b868:	1c5a      	adds	r2, r3, #1
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b86e:	3168      	adds	r1, #104	@ 0x68
 800b870:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	3268      	adds	r2, #104	@ 0x68
 800b878:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                        for(j = i; j < ctx->subCtx.t2t.nbrRsvdAreas; j++)
 800b87c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b87e:	3301      	adds	r3, #1
 800b880:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b888:	461a      	mov	r2, r3
 800b88a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d3dc      	bcc.n	800b84a <ndefT2TPollerNdefDetect+0x2e4>
                        }
                        break;
 800b890:	e009      	b.n	800b8a6 <ndefT2TPollerNdefDetect+0x340>
                for( i = 0; i < ctx->subCtx.t2t.nbrRsvdAreas; i++ )
 800b892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b894:	3301      	adds	r3, #1
 800b896:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b89e:	461a      	mov	r2, r3
 800b8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8a2:	4293      	cmp	r3, r2
 800b8a4:	d3c5      	bcc.n	800b832 <ndefT2TPollerNdefDetect+0x2cc>
                    }
                }
                ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] = rsvdAreaFirstByteAddr;
 800b8a6:	687a      	ldr	r2, [r7, #4]
 800b8a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8aa:	3338      	adds	r3, #56	@ 0x38
 800b8ac:	009b      	lsls	r3, r3, #2
 800b8ae:	4413      	add	r3, r2
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	605a      	str	r2, [r3, #4]
                ctx->subCtx.t2t.rsvdAreaSize[i]          = ((ctx->subCtx.t2t.dynLockNbrBytes  + 3U)/ 4U) * 4U;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 800b8ba:	3303      	adds	r3, #3
 800b8bc:	b29b      	uxth	r3, r3
 800b8be:	f023 0303 	bic.w	r3, r3, #3
 800b8c2:	b299      	uxth	r1, r3
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8c8:	3268      	adds	r2, #104	@ 0x68
 800b8ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                if( (rsvdAreaFirstByteAddr + ctx->subCtx.t2t.rsvdAreaSize[i]) > maxAddr )
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8d2:	3268      	adds	r2, #104	@ 0x68
 800b8d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b8d8:	461a      	mov	r2, r3
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	4413      	add	r3, r2
 800b8de:	69fa      	ldr	r2, [r7, #28]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d20d      	bcs.n	800b900 <ndefT2TPollerNdefDetect+0x39a>
                {
                   ctx->subCtx.t2t.rsvdAreaSize[i] = (uint16_t)(maxAddr - ctx->subCtx.t2t.rsvdAreaSize[i]);
 800b8e4:	69fb      	ldr	r3, [r7, #28]
 800b8e6:	b29a      	uxth	r2, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8ec:	3168      	adds	r1, #104	@ 0x68
 800b8ee:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b8f2:	1ad3      	subs	r3, r2, r3
 800b8f4:	b299      	uxth	r1, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8fa:	3268      	adds	r2, #104	@ 0x68
 800b8fc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                }
                rsvdAreasLen += ctx->subCtx.t2t.rsvdAreaSize[i];
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b904:	3268      	adds	r2, #104	@ 0x68
 800b906:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b90a:	461a      	mov	r2, r3
 800b90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90e:	4413      	add	r3, r2
 800b910:	627b      	str	r3, [r7, #36]	@ 0x24
                ctx->subCtx.t2t.nbrRsvdAreas++;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b918:	3301      	adds	r3, #1
 800b91a:	b2da      	uxtb	r2, r3
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
            }
        }
        if( typeTLV == NDEF_T2T_TLV_MEMORY_CTRL )
 800b922:	7efb      	ldrb	r3, [r7, #27]
 800b924:	2b02      	cmp	r3, #2
 800b926:	f040 80b4 	bne.w	800ba92 <ndefT2TPollerNdefDetect+0x52c>
        {
            if( lenTLV != NDEF_T2T_MEM_CTRL_LEN )
 800b92a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b92c:	2b03      	cmp	r3, #3
 800b92e:	d004      	beq.n	800b93a <ndefT2TPollerNdefDetect+0x3d4>
            {
                offset += lenTLV;
 800b930:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b932:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b934:	4413      	add	r3, r2
 800b936:	637b      	str	r3, [r7, #52]	@ 0x34
                continue;
 800b938:	e120      	b.n	800bb7c <ndefT2TPollerNdefDetect+0x616>
            }
            if( ctx->subCtx.t2t.nbrRsvdAreas >= NDEF_T2T_MAX_RSVD_AREAS )
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b940:	2b02      	cmp	r3, #2
 800b942:	d901      	bls.n	800b948 <ndefT2TPollerNdefDetect+0x3e2>
            {
                return ERR_REQUEST;
 800b944:	2305      	movs	r3, #5
 800b946:	e124      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, offset, NDEF_T2T_MEM_CTRL_LEN, data, NULL);
 800b948:	f107 030c 	add.w	r3, r7, #12
 800b94c:	2200      	movs	r2, #0
 800b94e:	9200      	str	r2, [sp, #0]
 800b950:	2203      	movs	r2, #3
 800b952:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f7ff fcf8 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800b95a:	4603      	mov	r3, r0
 800b95c:	847b      	strh	r3, [r7, #34]	@ 0x22
            if( ret != ERR_NONE )
 800b95e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <ndefT2TPollerNdefDetect+0x402>
            {
                /* Conclude procedure */
                return ret;
 800b964:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b966:	e114      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            nbrMajorOffsets = (uint8_t)(data[0] >> 4U);
 800b968:	7b3b      	ldrb	r3, [r7, #12]
 800b96a:	091b      	lsrs	r3, r3, #4
 800b96c:	76bb      	strb	r3, [r7, #26]
            nbrMinorOffsets = (uint8_t)(data[0] & 0x0FU);
 800b96e:	7b3b      	ldrb	r3, [r7, #12]
 800b970:	f003 030f 	and.w	r3, r3, #15
 800b974:	767b      	strb	r3, [r7, #25]
            majorOffsetSize = (uint8_t)(data[2] & 0x0FU);
 800b976:	7bbb      	ldrb	r3, [r7, #14]
 800b978:	f003 030f 	and.w	r3, r3, #15
 800b97c:	75fb      	strb	r3, [r7, #23]
            if( majorOffsetSize == 0U )
 800b97e:	7dfb      	ldrb	r3, [r7, #23]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d101      	bne.n	800b988 <ndefT2TPollerNdefDetect+0x422>
            {
                /* value 0h is RFU */
                return ERR_REQUEST;
 800b984:	2305      	movs	r3, #5
 800b986:	e104      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
            }
            rsvdAreaFirstByteAddr = (nbrMajorOffsets * ((uint32_t)1U << majorOffsetSize)) + nbrMinorOffsets;
 800b988:	7eba      	ldrb	r2, [r7, #26]
 800b98a:	7dfb      	ldrb	r3, [r7, #23]
 800b98c:	409a      	lsls	r2, r3
 800b98e:	7e7b      	ldrb	r3, [r7, #25]
 800b990:	4413      	add	r3, r2
 800b992:	613b      	str	r3, [r7, #16]
            if( rsvdAreaFirstByteAddr < maxAddr)
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	69fb      	ldr	r3, [r7, #28]
 800b998:	429a      	cmp	r2, r3
 800b99a:	d27a      	bcs.n	800ba92 <ndefT2TPollerNdefDetect+0x52c>
            {
                for( i = 0; i < ctx->subCtx.t2t.nbrRsvdAreas; i++ )
 800b99c:	2300      	movs	r3, #0
 800b99e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b9a0:	e032      	b.n	800ba08 <ndefT2TPollerNdefDetect+0x4a2>
                {
                    if( rsvdAreaFirstByteAddr < ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] )
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9a6:	3338      	adds	r3, #56	@ 0x38
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	4413      	add	r3, r2
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	429a      	cmp	r2, r3
 800b9b2:	d226      	bcs.n	800ba02 <ndefT2TPollerNdefDetect+0x49c>
                    {
                        for(j = i; j < ctx->subCtx.t2t.nbrRsvdAreas; j++)
 800b9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b9b8:	e01b      	b.n	800b9f2 <ndefT2TPollerNdefDetect+0x48c>
                        {
                            ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j + 1U] = ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j];
 800b9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9bc:	1c58      	adds	r0, r3, #1
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c2:	3338      	adds	r3, #56	@ 0x38
 800b9c4:	009b      	lsls	r3, r3, #2
 800b9c6:	4413      	add	r3, r2
 800b9c8:	685a      	ldr	r2, [r3, #4]
 800b9ca:	6879      	ldr	r1, [r7, #4]
 800b9cc:	f100 0338 	add.w	r3, r0, #56	@ 0x38
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	440b      	add	r3, r1
 800b9d4:	605a      	str	r2, [r3, #4]
                            ctx->subCtx.t2t.rsvdAreaSize[j + 1U]          = ctx->subCtx.t2t.rsvdAreaSize[j];
 800b9d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d8:	1c5a      	adds	r2, r3, #1
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9de:	3168      	adds	r1, #104	@ 0x68
 800b9e0:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	3268      	adds	r2, #104	@ 0x68
 800b9e8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                        for(j = i; j < ctx->subCtx.t2t.nbrRsvdAreas; j++)
 800b9ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d3dc      	bcc.n	800b9ba <ndefT2TPollerNdefDetect+0x454>
                        }
                        break;
 800ba00:	e009      	b.n	800ba16 <ndefT2TPollerNdefDetect+0x4b0>
                for( i = 0; i < ctx->subCtx.t2t.nbrRsvdAreas; i++ )
 800ba02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba04:	3301      	adds	r3, #1
 800ba06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800ba0e:	461a      	mov	r2, r3
 800ba10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d3c5      	bcc.n	800b9a2 <ndefT2TPollerNdefDetect+0x43c>
                    }
                }
                ctx->subCtx.t2t.rsvdAreaFirstByteAddr[i] = rsvdAreaFirstByteAddr;
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba1a:	3338      	adds	r3, #56	@ 0x38
 800ba1c:	009b      	lsls	r3, r3, #2
 800ba1e:	4413      	add	r3, r2
 800ba20:	693a      	ldr	r2, [r7, #16]
 800ba22:	605a      	str	r2, [r3, #4]
                ctx->subCtx.t2t.rsvdAreaSize[i] = (data[1] == 0U) ? 256U : (uint16_t)data[1];
 800ba24:	7b7b      	ldrb	r3, [r7, #13]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d002      	beq.n	800ba30 <ndefT2TPollerNdefDetect+0x4ca>
 800ba2a:	7b7b      	ldrb	r3, [r7, #13]
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	e001      	b.n	800ba34 <ndefT2TPollerNdefDetect+0x4ce>
 800ba30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba38:	3268      	adds	r2, #104	@ 0x68
 800ba3a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                if( (rsvdAreaFirstByteAddr + ctx->subCtx.t2t.rsvdAreaSize[i]) > maxAddr )
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba42:	3268      	adds	r2, #104	@ 0x68
 800ba44:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ba48:	461a      	mov	r2, r3
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	69fa      	ldr	r2, [r7, #28]
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d20d      	bcs.n	800ba70 <ndefT2TPollerNdefDetect+0x50a>
                {
                   ctx->subCtx.t2t.rsvdAreaSize[i] = (uint16_t)(maxAddr - ctx->subCtx.t2t.rsvdAreaSize[i]);
 800ba54:	69fb      	ldr	r3, [r7, #28]
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba5c:	3168      	adds	r1, #104	@ 0x68
 800ba5e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800ba62:	1ad3      	subs	r3, r2, r3
 800ba64:	b299      	uxth	r1, r3
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba6a:	3268      	adds	r2, #104	@ 0x68
 800ba6c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
                }
                rsvdAreasLen += ctx->subCtx.t2t.rsvdAreaSize[i];
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba74:	3268      	adds	r2, #104	@ 0x68
 800ba76:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7e:	4413      	add	r3, r2
 800ba80:	627b      	str	r3, [r7, #36]	@ 0x24
                ctx->subCtx.t2t.nbrRsvdAreas++;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800ba88:	3301      	adds	r3, #1
 800ba8a:	b2da      	uxtb	r2, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
            }
        }
        /* NDEF message present TLV TS T2T v1.0 7.5.1.4 */
        if( typeTLV == NDEF_T2T_TLV_NDEF_MESSAGE )
 800ba92:	7efb      	ldrb	r3, [r7, #27]
 800ba94:	2b03      	cmp	r3, #3
 800ba96:	d16b      	bne.n	800bb70 <ndefT2TPollerNdefDetect+0x60a>
        {
            /* Read length TS T2T v1.0 7.5.1.5 */
            ctx->messageLen    = lenTLV;
 800ba98:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            ctx->messageOffset = offset;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800baa4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            if( ctx->messageLen == 0U )
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d110      	bne.n	800bad4 <ndefT2TPollerNdefDetect+0x56e>
            {
                if( !(ndefT2TIsReadWriteAccessGranted(ctx)) )
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d104      	bne.n	800bac6 <ndefT2TPollerNdefDetect+0x560>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d001      	beq.n	800baca <ndefT2TPollerNdefDetect+0x564>
                {
                    /* Conclude procedure  */
                    return ERR_REQUEST;
 800bac6:	2305      	movs	r3, #5
 800bac8:	e063      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
                }
                 /* Empty message found TS T2T v1.0 7.5.1.6 & TS T2T v1.0 7.4.2.1 */
                ctx->state = NDEF_STATE_INITIALIZED;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2201      	movs	r2, #1
 800bace:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800bad2:	e01e      	b.n	800bb12 <ndefT2TPollerNdefDetect+0x5ac>
            }
            else
            {
                if( (ndefT2TIsReadWriteAccessGranted(ctx)) )
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bada:	2b00      	cmp	r3, #0
 800badc:	d109      	bne.n	800baf2 <ndefT2TPollerNdefDetect+0x58c>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d104      	bne.n	800baf2 <ndefT2TPollerNdefDetect+0x58c>
                {
                    /* Empty message found TS T2T v1.0 7.5.1.7 & TS T2T v1.0 7.4.3.1 */
                    ctx->state = NDEF_STATE_READWRITE;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2202      	movs	r2, #2
 800baec:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800baf0:	e00f      	b.n	800bb12 <ndefT2TPollerNdefDetect+0x5ac>
                }
                else
                {
                    if( !(ndefT2TIsReadOnlyAccessGranted(ctx)) )
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d104      	bne.n	800bb06 <ndefT2TPollerNdefDetect+0x5a0>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800bb02:	2b0f      	cmp	r3, #15
 800bb04:	d001      	beq.n	800bb0a <ndefT2TPollerNdefDetect+0x5a4>
                    {
                        /* Conclude procedure  */
                        return ERR_REQUEST;
 800bb06:	2305      	movs	r3, #5
 800bb08:	e043      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
                    }
                     /* Empty message found TS T2T v1.0 7.5.1.7 & TS T2T v1.0 7.4.4.1 */
                    ctx->state = NDEF_STATE_READONLY;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2203      	movs	r2, #3
 800bb0e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                }
            }
            ctx->areaLen -= rsvdAreasLen;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800bb18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb1a:	1ad2      	subs	r2, r2, r3
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            if( info != NULL )
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d021      	beq.n	800bb6c <ndefT2TPollerNdefDetect+0x606>
            {
                info->state                = ctx->state;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	741a      	strb	r2, [r3, #16]
                info->majorVersion         = ctx->cc.t2t.majorVersion;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	701a      	strb	r2, [r3, #0]
                info->minorVersion         = ctx->cc.t2t.minorVersion;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	705a      	strb	r2, [r3, #1]
                info->areaLen              = ctx->areaLen;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	605a      	str	r2, [r3, #4]
                info->areaAvalableSpaceLen = ctx->areaLen - ctx->messageOffset;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bb5c:	1ad2      	subs	r2, r2, r3
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	609a      	str	r2, [r3, #8]
                info->messageLen           = ctx->messageLen;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	60da      	str	r2, [r3, #12]
            }
            return ERR_NONE;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	e010      	b.n	800bb92 <ndefT2TPollerNdefDetect+0x62c>
        }
        offset += lenTLV;
 800bb70:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bb72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb74:	4413      	add	r3, r2
 800bb76:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb78:	e000      	b.n	800bb7c <ndefT2TPollerNdefDetect+0x616>
            continue;
 800bb7a:	bf00      	nop
    while ( (offset < (NDEF_T2T_AREA_OFFSET + ctx->areaLen)) )
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bb82:	3310      	adds	r3, #16
 800bb84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb86:	429a      	cmp	r2, r3
 800bb88:	f4ff ad93 	bcc.w	800b6b2 <ndefT2TPollerNdefDetect+0x14c>
 800bb8c:	e000      	b.n	800bb90 <ndefT2TPollerNdefDetect+0x62a>
            break;
 800bb8e:	bf00      	nop
    }
    return ERR_REQUEST;
 800bb90:	2305      	movs	r3, #5
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3738      	adds	r7, #56	@ 0x38
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <ndefT2TPollerReadRawMessage>:

/*******************************************************************************/
ReturnCode ndefT2TPollerReadRawMessage(ndefContext *ctx, uint8_t *buf, uint32_t bufLen, uint32_t *rcvdLen, bool single)
{
 800bb9a:	b580      	push	{r7, lr}
 800bb9c:	b088      	sub	sp, #32
 800bb9e:	af02      	add	r7, sp, #8
 800bba0:	60f8      	str	r0, [r7, #12]
 800bba2:	60b9      	str	r1, [r7, #8]
 800bba4:	607a      	str	r2, [r7, #4]
 800bba6:	603b      	str	r3, [r7, #0]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || (buf == NULL) )
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d006      	beq.n	800bbbc <ndefT2TPollerReadRawMessage+0x22>
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	781b      	ldrb	r3, [r3, #0]
 800bbb2:	2b02      	cmp	r3, #2
 800bbb4:	d102      	bne.n	800bbbc <ndefT2TPollerReadRawMessage+0x22>
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d101      	bne.n	800bbc0 <ndefT2TPollerReadRawMessage+0x26>
    {
        return ERR_PARAM;
 800bbbc:	2307      	movs	r3, #7
 800bbbe:	e03a      	b.n	800bc36 <ndefT2TPollerReadRawMessage+0x9c>
    }

    /* TS T2T v1.0 7.5.2.1: T2T NDEF Detect should have been called at least once before NDEF read procedure */
    
    if( ! single )
 800bbc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bbc4:	f083 0301 	eor.w	r3, r3, #1
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d00e      	beq.n	800bbec <ndefT2TPollerReadRawMessage+0x52>
    {
        ndefT2TInvalidateCache(ctx);
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f04f 32ff 	mov.w	r2, #4294967295
 800bbd4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        ret = ndefT2TReadLField(ctx);
 800bbd8:	68f8      	ldr	r0, [r7, #12]
 800bbda:	f7ff fc0b 	bl	800b3f4 <ndefT2TReadLField>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800bbe2:	8afb      	ldrh	r3, [r7, #22]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d001      	beq.n	800bbec <ndefT2TPollerReadRawMessage+0x52>
        {
            /* Conclude procedure */
            return ret;
 800bbe8:	8afb      	ldrh	r3, [r7, #22]
 800bbea:	e024      	b.n	800bc36 <ndefT2TPollerReadRawMessage+0x9c>
        }
    }

    /* TS T2T v1.0 7.5.2.3: check presence of NDEF message */
    if ( ctx->state <= NDEF_STATE_INITIALIZED )
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	d801      	bhi.n	800bbfa <ndefT2TPollerReadRawMessage+0x60>
    {
        /* Conclude procedure TS T4T v1.0 7.2.2.2 */
        return ERR_WRONG_STATE;
 800bbf6:	2321      	movs	r3, #33	@ 0x21
 800bbf8:	e01d      	b.n	800bc36 <ndefT2TPollerReadRawMessage+0x9c>
    }

    if( ctx->messageLen > bufLen )
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d201      	bcs.n	800bc0a <ndefT2TPollerReadRawMessage+0x70>
    {
        return ERR_NOMEM;
 800bc06:	2301      	movs	r3, #1
 800bc08:	e015      	b.n	800bc36 <ndefT2TPollerReadRawMessage+0x9c>
    }

    ret = ndefT2TPollerReadBytesFromAvailableAreas(ctx, ctx->messageOffset, ctx->messageLen, buf, rcvdLen);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	9300      	str	r3, [sp, #0]
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	68f8      	ldr	r0, [r7, #12]
 800bc1e:	f7ff fb94 	bl	800b34a <ndefT2TPollerReadBytesFromAvailableAreas>
 800bc22:	4603      	mov	r3, r0
 800bc24:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800bc26:	8afb      	ldrh	r3, [r7, #22]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d003      	beq.n	800bc34 <ndefT2TPollerReadRawMessage+0x9a>
    {
        ctx->state = NDEF_STATE_INVALID;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    return ret;
 800bc34:	8afb      	ldrh	r3, [r7, #22]
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3718      	adds	r7, #24
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}

0800bc3e <ndefT2TPollerWriteBlock>:

#if NDEF_FEATURE_FULL_API

/*******************************************************************************/
static ReturnCode ndefT2TPollerWriteBlock(ndefContext *ctx, uint16_t blockAddr, const uint8_t *buf)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b086      	sub	sp, #24
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	60f8      	str	r0, [r7, #12]
 800bc46:	460b      	mov	r3, r1
 800bc48:	607a      	str	r2, [r7, #4]
 800bc4a:	817b      	strh	r3, [r7, #10]
    ReturnCode ret;
    uint8_t    secNo;
    uint8_t    blNo;
    uint32_t   retry;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || (buf == NULL) )
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d006      	beq.n	800bc60 <ndefT2TPollerWriteBlock+0x22>
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	2b02      	cmp	r3, #2
 800bc58:	d102      	bne.n	800bc60 <ndefT2TPollerWriteBlock+0x22>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d101      	bne.n	800bc64 <ndefT2TPollerWriteBlock+0x26>
    {
        return ERR_PARAM;
 800bc60:	2307      	movs	r3, #7
 800bc62:	e032      	b.n	800bcca <ndefT2TPollerWriteBlock+0x8c>
    }

    secNo = (uint8_t)(blockAddr >> 8U);
 800bc64:	897b      	ldrh	r3, [r7, #10]
 800bc66:	0a1b      	lsrs	r3, r3, #8
 800bc68:	b29b      	uxth	r3, r3
 800bc6a:	74fb      	strb	r3, [r7, #19]
    blNo  = (uint8_t)blockAddr;
 800bc6c:	897b      	ldrh	r3, [r7, #10]
 800bc6e:	74bb      	strb	r3, [r7, #18]

    if( secNo != ctx->subCtx.t2t.currentSecNo )
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800bc76:	7cfa      	ldrb	r2, [r7, #19]
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d00e      	beq.n	800bc9a <ndefT2TPollerWriteBlock+0x5c>
    {
        ret = rfalT2TPollerSectorSelect(secNo);
 800bc7c:	7cfb      	ldrb	r3, [r7, #19]
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f010 f824 	bl	801bccc <rfalT2TPollerSectorSelect>
 800bc84:	4603      	mov	r3, r0
 800bc86:	823b      	strh	r3, [r7, #16]
        if( ret != ERR_NONE )
 800bc88:	8a3b      	ldrh	r3, [r7, #16]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d001      	beq.n	800bc92 <ndefT2TPollerWriteBlock+0x54>
        {
            return ret;
 800bc8e:	8a3b      	ldrh	r3, [r7, #16]
 800bc90:	e01b      	b.n	800bcca <ndefT2TPollerWriteBlock+0x8c>
        }
        ctx->subCtx.t2t.currentSecNo = secNo;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	7cfa      	ldrb	r2, [r7, #19]
 800bc96:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    }

    retry = NDEF_T2T_N_RETRY_ERROR;
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	617b      	str	r3, [r7, #20]
    do
    {
        ret = rfalT2TPollerWrite(blNo, buf);
 800bc9e:	7cbb      	ldrb	r3, [r7, #18]
 800bca0:	6879      	ldr	r1, [r7, #4]
 800bca2:	4618      	mov	r0, r3
 800bca4:	f00f ffda 	bl	801bc5c <rfalT2TPollerWrite>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	823b      	strh	r3, [r7, #16]
    }
    while ( (retry-- != 0U) && ndefT2TIsTransmissionError(ret) );
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	1e5a      	subs	r2, r3, #1
 800bcb0:	617a      	str	r2, [r7, #20]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d008      	beq.n	800bcc8 <ndefT2TPollerWriteBlock+0x8a>
 800bcb6:	8a3b      	ldrh	r3, [r7, #16]
 800bcb8:	2b09      	cmp	r3, #9
 800bcba:	d0f0      	beq.n	800bc9e <ndefT2TPollerWriteBlock+0x60>
 800bcbc:	8a3b      	ldrh	r3, [r7, #16]
 800bcbe:	2b15      	cmp	r3, #21
 800bcc0:	d0ed      	beq.n	800bc9e <ndefT2TPollerWriteBlock+0x60>
 800bcc2:	8a3b      	ldrh	r3, [r7, #16]
 800bcc4:	2b1b      	cmp	r3, #27
 800bcc6:	d0ea      	beq.n	800bc9e <ndefT2TPollerWriteBlock+0x60>

    return ret;
 800bcc8:	8a3b      	ldrh	r3, [r7, #16]
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3718      	adds	r7, #24
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}

0800bcd2 <ndefT2TPollerWriteBytes>:

/*******************************************************************************/
ReturnCode ndefT2TPollerWriteBytes(ndefContext *ctx, uint32_t offset, const uint8_t *buf, uint32_t len, bool pad, bool writeTerminator)
{
 800bcd2:	b580      	push	{r7, lr}
 800bcd4:	b08e      	sub	sp, #56	@ 0x38
 800bcd6:	af00      	add	r7, sp, #0
 800bcd8:	60f8      	str	r0, [r7, #12]
 800bcda:	60b9      	str	r1, [r7, #8]
 800bcdc:	607a      	str	r2, [r7, #4]
 800bcde:	603b      	str	r3, [r7, #0]
    ReturnCode           ret;
    uint32_t             lvOffset = offset;
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t             lvLen    = len;
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint8_t*       lvBuf    = buf;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t             blockAddr;
    uint8_t              byteNo;
    uint8_t              le;
    uint8_t              tempBuf[NDEF_T2T_READ_RESP_SIZE];
    bool                 lvWriteTerminator = writeTerminator;
 800bcec:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800bcf0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || (lvLen == 0U) )
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d006      	beq.n	800bd08 <ndefT2TPollerWriteBytes+0x36>
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	781b      	ldrb	r3, [r3, #0]
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	d102      	bne.n	800bd08 <ndefT2TPollerWriteBytes+0x36>
 800bd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d101      	bne.n	800bd0c <ndefT2TPollerWriteBytes+0x3a>
    {
        return ERR_PARAM;
 800bd08:	2307      	movs	r3, #7
 800bd0a:	e0c4      	b.n	800be96 <ndefT2TPollerWriteBytes+0x1c4>
    }

    ndefT2TInvalidateCache(ctx);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	f04f 32ff 	mov.w	r2, #4294967295
 800bd12:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    do
    {
        blockAddr = (uint16_t)(lvOffset / NDEF_T2T_BLOCK_SIZE);
 800bd16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd18:	089b      	lsrs	r3, r3, #2
 800bd1a:	853b      	strh	r3, [r7, #40]	@ 0x28
        byteNo    =  (uint8_t)(lvOffset % NDEF_T2T_BLOCK_SIZE);
 800bd1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	f003 0303 	and.w	r3, r3, #3
 800bd24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        le = (lvLen < NDEF_T2T_BLOCK_SIZE) ? (uint8_t)lvLen : (uint8_t)NDEF_T2T_BLOCK_SIZE;
 800bd28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	d802      	bhi.n	800bd34 <ndefT2TPollerWriteBytes+0x62>
 800bd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	e000      	b.n	800bd36 <ndefT2TPollerWriteBytes+0x64>
 800bd34:	2304      	movs	r3, #4
 800bd36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        if( (byteNo != 0U ) || (lvLen < NDEF_T2T_BLOCK_SIZE) )
 800bd3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d102      	bne.n	800bd48 <ndefT2TPollerWriteBytes+0x76>
 800bd42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd44:	2b03      	cmp	r3, #3
 800bd46:	d86e      	bhi.n	800be26 <ndefT2TPollerWriteBytes+0x154>
        {
            if( (byteNo != 0U) || !pad )
 800bd48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d106      	bne.n	800bd5e <ndefT2TPollerWriteBytes+0x8c>
 800bd50:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bd54:	f083 0301 	eor.w	r3, r3, #1
 800bd58:	b2db      	uxtb	r3, r3
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d00d      	beq.n	800bd7a <ndefT2TPollerWriteBytes+0xa8>
            {
                ret = ndefT2TPollerReadBlock(ctx, blockAddr, tempBuf);
 800bd5e:	f107 0214 	add.w	r2, r7, #20
 800bd62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bd64:	4619      	mov	r1, r3
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	f7ff f95a 	bl	800b020 <ndefT2TPollerReadBlock>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	84bb      	strh	r3, [r7, #36]	@ 0x24
                if( ret != ERR_NONE )
 800bd70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d001      	beq.n	800bd7a <ndefT2TPollerWriteBytes+0xa8>
                {
                    return ret;
 800bd76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bd78:	e08d      	b.n	800be96 <ndefT2TPollerWriteBytes+0x1c4>
                }
            }
            if( (byteNo + lvLen) < NDEF_T2T_BLOCK_SIZE )
 800bd7a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd80:	4413      	add	r3, r2
 800bd82:	2b03      	cmp	r3, #3
 800bd84:	d824      	bhi.n	800bdd0 <ndefT2TPollerWriteBytes+0xfe>
            {
                if( pad )
 800bd86:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d010      	beq.n	800bdb0 <ndefT2TPollerWriteBytes+0xde>
                {
                    (void)ST_MEMSET(&tempBuf[byteNo + lvLen], 0x00, NDEF_T2T_BLOCK_SIZE - (byteNo + lvLen));
 800bd8e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bd92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd94:	4413      	add	r3, r2
 800bd96:	f107 0214 	add.w	r2, r7, #20
 800bd9a:	18d0      	adds	r0, r2, r3
 800bd9c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda2:	4413      	add	r3, r2
 800bda4:	f1c3 0304 	rsb	r3, r3, #4
 800bda8:	461a      	mov	r2, r3
 800bdaa:	2100      	movs	r1, #0
 800bdac:	f010 fb4a 	bl	801c444 <memset>
                }
                if( lvWriteTerminator )
 800bdb0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d00b      	beq.n	800bdd0 <ndefT2TPollerWriteBytes+0xfe>
                {
                    tempBuf[byteNo + lvLen] = NDEF_T2T_TLV_TERMINATOR;
 800bdb8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bdbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdbe:	4413      	add	r3, r2
 800bdc0:	3338      	adds	r3, #56	@ 0x38
 800bdc2:	443b      	add	r3, r7
 800bdc4:	22fe      	movs	r2, #254	@ 0xfe
 800bdc6:	f803 2c24 	strb.w	r2, [r3, #-36]
                    lvWriteTerminator = false;
 800bdca:	2300      	movs	r3, #0
 800bdcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                }
            }
            if( (NDEF_T2T_BLOCK_SIZE - byteNo) < le )
 800bdd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdd4:	f1c3 0204 	rsb	r2, r3, #4
 800bdd8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d205      	bcs.n	800bdec <ndefT2TPollerWriteBytes+0x11a>
            {
                le = NDEF_T2T_BLOCK_SIZE - byteNo;
 800bde0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bde4:	f1c3 0304 	rsb	r3, r3, #4
 800bde8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            }
            if( le > 0U )
 800bdec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d00a      	beq.n	800be0a <ndefT2TPollerWriteBytes+0x138>
            {
                (void)ST_MEMCPY(&tempBuf[byteNo], lvBuf, le);
 800bdf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdf8:	f107 0214 	add.w	r2, r7, #20
 800bdfc:	4413      	add	r3, r2
 800bdfe:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800be02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be04:	4618      	mov	r0, r3
 800be06:	f010 fb51 	bl	801c4ac <memcpy>
            }
            ret = ndefT2TPollerWriteBlock(ctx, blockAddr, tempBuf);
 800be0a:	f107 0214 	add.w	r2, r7, #20
 800be0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be10:	4619      	mov	r1, r3
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f7ff ff13 	bl	800bc3e <ndefT2TPollerWriteBlock>
 800be18:	4603      	mov	r3, r0
 800be1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if( ret != ERR_NONE )
 800be1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d00e      	beq.n	800be40 <ndefT2TPollerWriteBytes+0x16e>
            {
                return ret;
 800be22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800be24:	e037      	b.n	800be96 <ndefT2TPollerWriteBytes+0x1c4>
            }
        }
        else
        {
            ret = ndefT2TPollerWriteBlock(ctx, blockAddr, lvBuf);
 800be26:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be2a:	4619      	mov	r1, r3
 800be2c:	68f8      	ldr	r0, [r7, #12]
 800be2e:	f7ff ff06 	bl	800bc3e <ndefT2TPollerWriteBlock>
 800be32:	4603      	mov	r3, r0
 800be34:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if( ret != ERR_NONE )
 800be36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d001      	beq.n	800be40 <ndefT2TPollerWriteBytes+0x16e>
            {
                return ret;
 800be3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800be3e:	e02a      	b.n	800be96 <ndefT2TPollerWriteBytes+0x1c4>
            }
        }
        lvBuf     = &lvBuf[le];
 800be40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be46:	4413      	add	r3, r2
 800be48:	62fb      	str	r3, [r7, #44]	@ 0x2c
        lvOffset += le;
 800be4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800be50:	4413      	add	r3, r2
 800be52:	637b      	str	r3, [r7, #52]	@ 0x34
        lvLen    -= le;
 800be54:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be5a:	1ad3      	subs	r3, r2, r3
 800be5c:	633b      	str	r3, [r7, #48]	@ 0x30

    } while( lvLen != 0U );
 800be5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be60:	2b00      	cmp	r3, #0
 800be62:	f47f af58 	bne.w	800bd16 <ndefT2TPollerWriteBytes+0x44>
    if( lvWriteTerminator )
 800be66:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d012      	beq.n	800be94 <ndefT2TPollerWriteBytes+0x1c2>
    {
        blockAddr++;
 800be6e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be70:	3301      	adds	r3, #1
 800be72:	853b      	strh	r3, [r7, #40]	@ 0x28
        (void)ST_MEMSET(tempBuf, 0x00, NDEF_T2T_BLOCK_SIZE);
 800be74:	f107 0314 	add.w	r3, r7, #20
 800be78:	2204      	movs	r2, #4
 800be7a:	2100      	movs	r1, #0
 800be7c:	4618      	mov	r0, r3
 800be7e:	f010 fae1 	bl	801c444 <memset>
        tempBuf[0] = NDEF_T2T_TLV_TERMINATOR;
 800be82:	23fe      	movs	r3, #254	@ 0xfe
 800be84:	753b      	strb	r3, [r7, #20]
        (void)ndefT2TPollerWriteBlock(ctx, blockAddr, tempBuf);
 800be86:	f107 0214 	add.w	r2, r7, #20
 800be8a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be8c:	4619      	mov	r1, r3
 800be8e:	68f8      	ldr	r0, [r7, #12]
 800be90:	f7ff fed5 	bl	800bc3e <ndefT2TPollerWriteBlock>
    }

    return ERR_NONE;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3738      	adds	r7, #56	@ 0x38
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}

0800be9e <ndefT2TPollerWriteBytesToAvailableAreas>:

/*******************************************************************************/
static ReturnCode ndefT2TPollerWriteBytesToAvailableAreas(ndefContext *ctx, uint32_t offset, const uint8_t *buf, uint32_t len, bool pad, bool writeTerminator)
{
 800be9e:	b590      	push	{r4, r7, lr}
 800bea0:	b08f      	sub	sp, #60	@ 0x3c
 800bea2:	af02      	add	r7, sp, #8
 800bea4:	60f8      	str	r0, [r7, #12]
 800bea6:	60b9      	str	r1, [r7, #8]
 800bea8:	607a      	str	r2, [r7, #4]
 800beaa:	603b      	str	r3, [r7, #0]
    uint32_t curOffset;
    uint32_t curPhyOffset;
    uint32_t remainingLen;
    uint32_t maxLen;
    uint32_t maxLenTerm;
    bool     term = false;
 800beac:	2300      	movs	r3, #0
 800beae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    bool     lvWriteTerminator = writeTerminator;
 800beb2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800beb6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t  termBuf[1];

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d003      	beq.n	800bec8 <ndefT2TPollerWriteBytesToAvailableAreas+0x2a>
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	781b      	ldrb	r3, [r3, #0]
 800bec4:	2b02      	cmp	r3, #2
 800bec6:	d001      	beq.n	800becc <ndefT2TPollerWriteBytesToAvailableAreas+0x2e>
    {
        return ERR_PARAM;
 800bec8:	2307      	movs	r3, #7
 800beca:	e07c      	b.n	800bfc6 <ndefT2TPollerWriteBytesToAvailableAreas+0x128>
    }
    curOffset = offset;
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	62fb      	str	r3, [r7, #44]	@ 0x2c
    remainingLen = len;
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	62bb      	str	r3, [r7, #40]	@ 0x28

    while( remainingLen > 0U )
 800bed4:	e056      	b.n	800bf84 <ndefT2TPollerWriteBytesToAvailableAreas+0xe6>
    {
        (void)ndefT2TPollerSplitIntoAvailableAreas(ctx, curOffset, remainingLen, &curPhyOffset, &maxLen);
 800bed6:	f107 0220 	add.w	r2, r7, #32
 800beda:	f107 031c 	add.w	r3, r7, #28
 800bede:	9300      	str	r3, [sp, #0]
 800bee0:	4613      	mov	r3, r2
 800bee2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bee4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bee6:	68f8      	ldr	r0, [r7, #12]
 800bee8:	f7ff f9d1 	bl	800b28e <ndefT2TPollerSplitIntoAvailableAreas>
        if( (remainingLen == maxLen) &&  writeTerminator) /* last part */
 800beec:	69fb      	ldr	r3, [r7, #28]
 800beee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bef0:	429a      	cmp	r2, r3
 800bef2:	d11a      	bne.n	800bf2a <ndefT2TPollerWriteBytesToAvailableAreas+0x8c>
 800bef4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d016      	beq.n	800bf2a <ndefT2TPollerWriteBytesToAvailableAreas+0x8c>
        {
            (void)ndefT2TPollerSplitIntoAvailableAreas(ctx, curOffset, remainingLen + 1U, &curPhyOffset, &maxLenTerm);
 800befc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800befe:	1c5a      	adds	r2, r3, #1
 800bf00:	f107 0120 	add.w	r1, r7, #32
 800bf04:	f107 0318 	add.w	r3, r7, #24
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	460b      	mov	r3, r1
 800bf0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf0e:	68f8      	ldr	r0, [r7, #12]
 800bf10:	f7ff f9bd 	bl	800b28e <ndefT2TPollerSplitIntoAvailableAreas>
            if( (remainingLen + 1U) == maxLenTerm ) /* check enough room for terminator in that area */
 800bf14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf16:	1c5a      	adds	r2, r3, #1
 800bf18:	69bb      	ldr	r3, [r7, #24]
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d105      	bne.n	800bf2a <ndefT2TPollerWriteBytesToAvailableAreas+0x8c>
            {
                term = true;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                lvWriteTerminator = false;
 800bf24:	2300      	movs	r3, #0
 800bf26:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            }
        }
        ret = ndefT2TPollerWriteBytes(ctx, curPhyOffset, &buf[len - remainingLen], maxLen, (remainingLen == maxLen) && pad, term);
 800bf2a:	6a39      	ldr	r1, [r7, #32]
 800bf2c:	683a      	ldr	r2, [r7, #0]
 800bf2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf30:	1ad3      	subs	r3, r2, r3
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	18d0      	adds	r0, r2, r3
 800bf36:	69fc      	ldr	r4, [r7, #28]
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	d105      	bne.n	800bf4c <ndefT2TPollerWriteBytesToAvailableAreas+0xae>
 800bf40:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d001      	beq.n	800bf4c <ndefT2TPollerWriteBytesToAvailableAreas+0xae>
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e000      	b.n	800bf4e <ndefT2TPollerWriteBytesToAvailableAreas+0xb0>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	f003 0301 	and.w	r3, r3, #1
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bf58:	9201      	str	r2, [sp, #4]
 800bf5a:	9300      	str	r3, [sp, #0]
 800bf5c:	4623      	mov	r3, r4
 800bf5e:	4602      	mov	r2, r0
 800bf60:	68f8      	ldr	r0, [r7, #12]
 800bf62:	f7ff feb6 	bl	800bcd2 <ndefT2TPollerWriteBytes>
 800bf66:	4603      	mov	r3, r0
 800bf68:	84bb      	strh	r3, [r7, #36]	@ 0x24
        ndefT2TLogD("ndefT2TPollerWriteBytesToAvailableAreas CurOffset: %d, curPhyOffset: %d, Len :%d , buf offset: %d\r\n", curOffset, curPhyOffset, maxLen, len - remainingLen);
        if(ret != ERR_NONE )
 800bf6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d001      	beq.n	800bf74 <ndefT2TPollerWriteBytesToAvailableAreas+0xd6>
        {
            return ret;
 800bf70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf72:	e028      	b.n	800bfc6 <ndefT2TPollerWriteBytesToAvailableAreas+0x128>
        }
        remainingLen -= maxLen;
 800bf74:	69fb      	ldr	r3, [r7, #28]
 800bf76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf78:	1ad3      	subs	r3, r2, r3
 800bf7a:	62bb      	str	r3, [r7, #40]	@ 0x28
        curOffset += maxLen;
 800bf7c:	69fb      	ldr	r3, [r7, #28]
 800bf7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf80:	4413      	add	r3, r2
 800bf82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while( remainingLen > 0U )
 800bf84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d1a5      	bne.n	800bed6 <ndefT2TPollerWriteBytesToAvailableAreas+0x38>
    }
    if( lvWriteTerminator )
 800bf8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d018      	beq.n	800bfc4 <ndefT2TPollerWriteBytesToAvailableAreas+0x126>
    {
        (void)ndefT2TPollerSplitIntoAvailableAreas(ctx, curOffset, 1U, &curPhyOffset, &maxLen);
 800bf92:	f107 0220 	add.w	r2, r7, #32
 800bf96:	f107 031c 	add.w	r3, r7, #28
 800bf9a:	9300      	str	r3, [sp, #0]
 800bf9c:	4613      	mov	r3, r2
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bfa2:	68f8      	ldr	r0, [r7, #12]
 800bfa4:	f7ff f973 	bl	800b28e <ndefT2TPollerSplitIntoAvailableAreas>
        termBuf[0] = NDEF_T2T_TLV_TERMINATOR;
 800bfa8:	23fe      	movs	r3, #254	@ 0xfe
 800bfaa:	753b      	strb	r3, [r7, #20]
        (void)ndefT2TPollerWriteBytes(ctx, curPhyOffset, termBuf, 1U, pad, false);
 800bfac:	6a39      	ldr	r1, [r7, #32]
 800bfae:	f107 0214 	add.w	r2, r7, #20
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	9301      	str	r3, [sp, #4]
 800bfb6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bfba:	9300      	str	r3, [sp, #0]
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	68f8      	ldr	r0, [r7, #12]
 800bfc0:	f7ff fe87 	bl	800bcd2 <ndefT2TPollerWriteBytes>
    }
    return ERR_NONE;
 800bfc4:	2300      	movs	r3, #0
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3734      	adds	r7, #52	@ 0x34
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd90      	pop	{r4, r7, pc}

0800bfce <ndefT2TPollerWriteRawMessageLen>:

/*******************************************************************************/
ReturnCode ndefT2TPollerWriteRawMessageLen(ndefContext *ctx, uint32_t rawMessageLen, bool writeTerminator)
{
 800bfce:	b590      	push	{r4, r7, lr}
 800bfd0:	b089      	sub	sp, #36	@ 0x24
 800bfd2:	af02      	add	r7, sp, #8
 800bfd4:	60f8      	str	r0, [r7, #12]
 800bfd6:	60b9      	str	r1, [r7, #8]
 800bfd8:	4613      	mov	r3, r2
 800bfda:	71fb      	strb	r3, [r7, #7]
    ReturnCode           ret;
    uint8_t              buf[NDEF_T2T_BLOCK_SIZE];
    uint8_t              dataIt;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d003      	beq.n	800bfea <ndefT2TPollerWriteRawMessageLen+0x1c>
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	781b      	ldrb	r3, [r3, #0]
 800bfe6:	2b02      	cmp	r3, #2
 800bfe8:	d001      	beq.n	800bfee <ndefT2TPollerWriteRawMessageLen+0x20>
    {
        return ERR_PARAM;
 800bfea:	2307      	movs	r3, #7
 800bfec:	e09f      	b.n	800c12e <ndefT2TPollerWriteRawMessageLen+0x160>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800bff4:	2b01      	cmp	r3, #1
 800bff6:	d006      	beq.n	800c006 <ndefT2TPollerWriteRawMessageLen+0x38>
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800bffe:	2b02      	cmp	r3, #2
 800c000:	d001      	beq.n	800c006 <ndefT2TPollerWriteRawMessageLen+0x38>
    {
        return ERR_WRONG_STATE;
 800c002:	2321      	movs	r3, #33	@ 0x21
 800c004:	e093      	b.n	800c12e <ndefT2TPollerWriteRawMessageLen+0x160>
    }

    if( writeTerminator && (rawMessageLen != 0U) && ((ctx->messageOffset + rawMessageLen) < (ctx->areaLen + NDEF_T2T_AREA_OFFSET)) )
 800c006:	79fb      	ldrb	r3, [r7, #7]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d02e      	beq.n	800c06a <ndefT2TPollerWriteRawMessageLen+0x9c>
 800c00c:	68bb      	ldr	r3, [r7, #8]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d02b      	beq.n	800c06a <ndefT2TPollerWriteRawMessageLen+0x9c>
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	441a      	add	r2, r3
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c022:	3310      	adds	r3, #16
 800c024:	429a      	cmp	r2, r3
 800c026:	d220      	bcs.n	800c06a <ndefT2TPollerWriteRawMessageLen+0x9c>
    {
        /* Write Terminator TLV */
        dataIt = 0U;
 800c028:	2300      	movs	r3, #0
 800c02a:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = NDEF_T2T_TLV_TERMINATOR;
 800c02c:	7dfb      	ldrb	r3, [r7, #23]
 800c02e:	3318      	adds	r3, #24
 800c030:	443b      	add	r3, r7
 800c032:	22fe      	movs	r2, #254	@ 0xfe
 800c034:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800c038:	7dfb      	ldrb	r3, [r7, #23]
 800c03a:	3301      	adds	r3, #1
 800c03c:	75fb      	strb	r3, [r7, #23]
        ret = ndefT2TPollerWriteBytesToAvailableAreas(ctx, ctx->messageOffset + rawMessageLen, buf, dataIt, true, false);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	18d1      	adds	r1, r2, r3
 800c048:	7dfb      	ldrb	r3, [r7, #23]
 800c04a:	f107 0210 	add.w	r2, r7, #16
 800c04e:	2000      	movs	r0, #0
 800c050:	9001      	str	r0, [sp, #4]
 800c052:	2001      	movs	r0, #1
 800c054:	9000      	str	r0, [sp, #0]
 800c056:	68f8      	ldr	r0, [r7, #12]
 800c058:	f7ff ff21 	bl	800be9e <ndefT2TPollerWriteBytesToAvailableAreas>
 800c05c:	4603      	mov	r3, r0
 800c05e:	82bb      	strh	r3, [r7, #20]
        if( ret != ERR_NONE )
 800c060:	8abb      	ldrh	r3, [r7, #20]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d001      	beq.n	800c06a <ndefT2TPollerWriteRawMessageLen+0x9c>
        {
            return ret;
 800c066:	8abb      	ldrh	r3, [r7, #20]
 800c068:	e061      	b.n	800c12e <ndefT2TPollerWriteRawMessageLen+0x160>
        }
    }

    dataIt = 0U;
 800c06a:	2300      	movs	r3, #0
 800c06c:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = NDEF_T2T_TLV_NDEF_MESSAGE;
 800c06e:	7dfb      	ldrb	r3, [r7, #23]
 800c070:	3318      	adds	r3, #24
 800c072:	443b      	add	r3, r7
 800c074:	2203      	movs	r2, #3
 800c076:	f803 2c08 	strb.w	r2, [r3, #-8]
    dataIt++;
 800c07a:	7dfb      	ldrb	r3, [r7, #23]
 800c07c:	3301      	adds	r3, #1
 800c07e:	75fb      	strb	r3, [r7, #23]
    if( rawMessageLen <= NDEF_SHORT_VFIELD_MAX_LEN )
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	2bfe      	cmp	r3, #254	@ 0xfe
 800c084:	d819      	bhi.n	800c0ba <ndefT2TPollerWriteRawMessageLen+0xec>
    {
        buf[dataIt] = (uint8_t) rawMessageLen;
 800c086:	7dfb      	ldrb	r3, [r7, #23]
 800c088:	68ba      	ldr	r2, [r7, #8]
 800c08a:	b2d2      	uxtb	r2, r2
 800c08c:	3318      	adds	r3, #24
 800c08e:	443b      	add	r3, r7
 800c090:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800c094:	7dfb      	ldrb	r3, [r7, #23]
 800c096:	3301      	adds	r3, #1
 800c098:	75fb      	strb	r3, [r7, #23]
        if( (rawMessageLen == 0U) && writeTerminator )
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d12a      	bne.n	800c0f6 <ndefT2TPollerWriteRawMessageLen+0x128>
 800c0a0:	79fb      	ldrb	r3, [r7, #7]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d027      	beq.n	800c0f6 <ndefT2TPollerWriteRawMessageLen+0x128>
        {
            buf[dataIt] = NDEF_T2T_TLV_TERMINATOR;
 800c0a6:	7dfb      	ldrb	r3, [r7, #23]
 800c0a8:	3318      	adds	r3, #24
 800c0aa:	443b      	add	r3, r7
 800c0ac:	22fe      	movs	r2, #254	@ 0xfe
 800c0ae:	f803 2c08 	strb.w	r2, [r3, #-8]
            dataIt++;
 800c0b2:	7dfb      	ldrb	r3, [r7, #23]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	75fb      	strb	r3, [r7, #23]
 800c0b8:	e01d      	b.n	800c0f6 <ndefT2TPollerWriteRawMessageLen+0x128>
        }
    }
    else
    {
        buf[dataIt] = (uint8_t)(NDEF_SHORT_VFIELD_MAX_LEN + 1U);
 800c0ba:	7dfb      	ldrb	r3, [r7, #23]
 800c0bc:	3318      	adds	r3, #24
 800c0be:	443b      	add	r3, r7
 800c0c0:	22ff      	movs	r2, #255	@ 0xff
 800c0c2:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++; 
 800c0c6:	7dfb      	ldrb	r3, [r7, #23]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = (uint8_t) (rawMessageLen >> 8U);
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	0a1a      	lsrs	r2, r3, #8
 800c0d0:	7dfb      	ldrb	r3, [r7, #23]
 800c0d2:	b2d2      	uxtb	r2, r2
 800c0d4:	3318      	adds	r3, #24
 800c0d6:	443b      	add	r3, r7
 800c0d8:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800c0dc:	7dfb      	ldrb	r3, [r7, #23]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = (uint8_t) rawMessageLen;
 800c0e2:	7dfb      	ldrb	r3, [r7, #23]
 800c0e4:	68ba      	ldr	r2, [r7, #8]
 800c0e6:	b2d2      	uxtb	r2, r2
 800c0e8:	3318      	adds	r3, #24
 800c0ea:	443b      	add	r3, r7
 800c0ec:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800c0f0:	7dfb      	ldrb	r3, [r7, #23]
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	75fb      	strb	r3, [r7, #23]
    }

    ret = ndefT2TPollerWriteBytesToAvailableAreas(ctx, ctx->subCtx.t2t.offsetNdefTLV, buf, dataIt, writeTerminator && (rawMessageLen == 0U), false);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800c0fc:	7df8      	ldrb	r0, [r7, #23]
 800c0fe:	79fb      	ldrb	r3, [r7, #7]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d004      	beq.n	800c10e <ndefT2TPollerWriteRawMessageLen+0x140>
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d101      	bne.n	800c10e <ndefT2TPollerWriteRawMessageLen+0x140>
 800c10a:	2301      	movs	r3, #1
 800c10c:	e000      	b.n	800c110 <ndefT2TPollerWriteRawMessageLen+0x142>
 800c10e:	2300      	movs	r3, #0
 800c110:	f003 0301 	and.w	r3, r3, #1
 800c114:	b2db      	uxtb	r3, r3
 800c116:	f107 0210 	add.w	r2, r7, #16
 800c11a:	2400      	movs	r4, #0
 800c11c:	9401      	str	r4, [sp, #4]
 800c11e:	9300      	str	r3, [sp, #0]
 800c120:	4603      	mov	r3, r0
 800c122:	68f8      	ldr	r0, [r7, #12]
 800c124:	f7ff febb 	bl	800be9e <ndefT2TPollerWriteBytesToAvailableAreas>
 800c128:	4603      	mov	r3, r0
 800c12a:	82bb      	strh	r3, [r7, #20]
    return ret;
 800c12c:	8abb      	ldrh	r3, [r7, #20]
}
 800c12e:	4618      	mov	r0, r3
 800c130:	371c      	adds	r7, #28
 800c132:	46bd      	mov	sp, r7
 800c134:	bd90      	pop	{r4, r7, pc}

0800c136 <ndefT2TPollerWriteRawMessage>:

/*******************************************************************************/
ReturnCode ndefT2TPollerWriteRawMessage(ndefContext *ctx, const uint8_t *buf, uint32_t bufLen)
{
 800c136:	b590      	push	{r4, r7, lr}
 800c138:	b089      	sub	sp, #36	@ 0x24
 800c13a:	af02      	add	r7, sp, #8
 800c13c:	60f8      	str	r0, [r7, #12]
 800c13e:	60b9      	str	r1, [r7, #8]
 800c140:	607a      	str	r2, [r7, #4]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) || ((buf == NULL) && (bufLen != 0U)) )
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d009      	beq.n	800c15c <ndefT2TPollerWriteRawMessage+0x26>
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	2b02      	cmp	r3, #2
 800c14e:	d105      	bne.n	800c15c <ndefT2TPollerWriteRawMessage+0x26>
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d104      	bne.n	800c160 <ndefT2TPollerWriteRawMessage+0x2a>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d001      	beq.n	800c160 <ndefT2TPollerWriteRawMessage+0x2a>
    {
        return ERR_PARAM;
 800c15c:	2307      	movs	r3, #7
 800c15e:	e05c      	b.n	800c21a <ndefT2TPollerWriteRawMessage+0xe4>

    /* TS T2T v1.0 7.5.3.1/2: T4T NDEF Detect should have been called before NDEF write procedure */
    /* Warning: current tag content must not be changed between NDEF Detect procedure and NDEF Write procedure*/

    /* TS T2T v1.0 7.5.3.3: check write access condition */
    if ( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c166:	2b01      	cmp	r3, #1
 800c168:	d006      	beq.n	800c178 <ndefT2TPollerWriteRawMessage+0x42>
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c170:	2b02      	cmp	r3, #2
 800c172:	d001      	beq.n	800c178 <ndefT2TPollerWriteRawMessage+0x42>
    {
        /* Conclude procedure */
        return ERR_WRONG_STATE;
 800c174:	2321      	movs	r3, #33	@ 0x21
 800c176:	e050      	b.n	800c21a <ndefT2TPollerWriteRawMessage+0xe4>
    }

    /* TS T2T v1.0 7.5.3.3: verify available space */
    ret = ndefT2TPollerCheckAvailableSpace(ctx, bufLen);
 800c178:	6879      	ldr	r1, [r7, #4]
 800c17a:	68f8      	ldr	r0, [r7, #12]
 800c17c:	f000 f935 	bl	800c3ea <ndefT2TPollerCheckAvailableSpace>
 800c180:	4603      	mov	r3, r0
 800c182:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800c184:	8afb      	ldrh	r3, [r7, #22]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d001      	beq.n	800c18e <ndefT2TPollerWriteRawMessage+0x58>
    {
        /* Conclude procedures */
        return ERR_PARAM;
 800c18a:	2307      	movs	r3, #7
 800c18c:	e045      	b.n	800c21a <ndefT2TPollerWriteRawMessage+0xe4>
    }

    /* TS T2T v1.0 7.5.3.4: reset L_Field to 0                */
    /* and update ctx->messageOffset according to L-field len */
    ret = ndefT2TPollerBeginWriteMessage(ctx, bufLen);
 800c18e:	6879      	ldr	r1, [r7, #4]
 800c190:	68f8      	ldr	r0, [r7, #12]
 800c192:	f000 f95d 	bl	800c450 <ndefT2TPollerBeginWriteMessage>
 800c196:	4603      	mov	r3, r0
 800c198:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800c19a:	8afb      	ldrh	r3, [r7, #22]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d005      	beq.n	800c1ac <ndefT2TPollerWriteRawMessage+0x76>
    {
        ctx->state = NDEF_STATE_INVALID;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        /* Conclude procedure */
        return ret;
 800c1a8:	8afb      	ldrh	r3, [r7, #22]
 800c1aa:	e036      	b.n	800c21a <ndefT2TPollerWriteRawMessage+0xe4>
    }

    if( bufLen != 0U )
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d032      	beq.n	800c218 <ndefT2TPollerWriteRawMessage+0xe2>
    {
       /* TS T2T v1.0 7.5.3.5: write new NDEF message */
        ret = ndefT2TPollerWriteBytesToAvailableAreas(ctx, ctx->messageOffset, buf, bufLen, true, ndefT2TPollerCheckAvailableSpace(ctx, bufLen + 1U) == ERR_NONE);
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f8d3 4098 	ldr.w	r4, [r3, #152]	@ 0x98
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	4619      	mov	r1, r3
 800c1be:	68f8      	ldr	r0, [r7, #12]
 800c1c0:	f000 f913 	bl	800c3ea <ndefT2TPollerCheckAvailableSpace>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	bf0c      	ite	eq
 800c1ca:	2301      	moveq	r3, #1
 800c1cc:	2300      	movne	r3, #0
 800c1ce:	b2db      	uxtb	r3, r3
 800c1d0:	9301      	str	r3, [sp, #4]
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	9300      	str	r3, [sp, #0]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	68ba      	ldr	r2, [r7, #8]
 800c1da:	4621      	mov	r1, r4
 800c1dc:	68f8      	ldr	r0, [r7, #12]
 800c1de:	f7ff fe5e 	bl	800be9e <ndefT2TPollerWriteBytesToAvailableAreas>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800c1e6:	8afb      	ldrh	r3, [r7, #22]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d005      	beq.n	800c1f8 <ndefT2TPollerWriteRawMessage+0xc2>
        {
            /* Conclude procedure */
            ctx->state = NDEF_STATE_INVALID;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return ret;
 800c1f4:	8afb      	ldrh	r3, [r7, #22]
 800c1f6:	e010      	b.n	800c21a <ndefT2TPollerWriteRawMessage+0xe4>
        }

        /* TS T2T v1.0 7.5.3.6 & 7.5.3.7: update L_Field and write Terminator TLV */
        ret = ndefT2TPollerEndWriteMessage(ctx, bufLen, false);
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	6879      	ldr	r1, [r7, #4]
 800c1fc:	68f8      	ldr	r0, [r7, #12]
 800c1fe:	f000 f976 	bl	800c4ee <ndefT2TPollerEndWriteMessage>
 800c202:	4603      	mov	r3, r0
 800c204:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800c206:	8afb      	ldrh	r3, [r7, #22]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d005      	beq.n	800c218 <ndefT2TPollerWriteRawMessage+0xe2>
        {
            /* Conclude procedure */
            ctx->state = NDEF_STATE_INVALID;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return ret;
 800c214:	8afb      	ldrh	r3, [r7, #22]
 800c216:	e000      	b.n	800c21a <ndefT2TPollerWriteRawMessage+0xe4>
        }
    }

    return ret;
 800c218:	8afb      	ldrh	r3, [r7, #22]
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	371c      	adds	r7, #28
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd90      	pop	{r4, r7, pc}
	...

0800c224 <ndefT2TPollerTagFormat>:

/*******************************************************************************/
ReturnCode ndefT2TPollerTagFormat(ndefContext *ctx, const ndefCapabilityContainer *cc, uint32_t options)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b088      	sub	sp, #32
 800c228:	af02      	add	r7, sp, #8
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	607a      	str	r2, [r7, #4]
    uint8_t              dataIt;
    static const uint8_t emptyNdef[] = {NDEF_T2T_TLV_NDEF_MESSAGE, 0x00U, NDEF_T2T_TLV_TERMINATOR, 0x00U};

    NO_WARNING(options);

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d003      	beq.n	800c23e <ndefT2TPollerTagFormat+0x1a>
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	781b      	ldrb	r3, [r3, #0]
 800c23a:	2b02      	cmp	r3, #2
 800c23c:	d001      	beq.n	800c242 <ndefT2TPollerTagFormat+0x1e>
    {
        return ERR_PARAM;
 800c23e:	2307      	movs	r3, #7
 800c240:	e0a0      	b.n	800c384 <ndefT2TPollerTagFormat+0x160>
    }

    /*
     * Read CC area
     */
    ret = ndefT2TPollerReadBytes(ctx, NDEF_T2T_CC_OFFSET, NDEF_T2T_CC_LEN, ctx->ccBuf, NULL);
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	33a0      	adds	r3, #160	@ 0xa0
 800c246:	2200      	movs	r2, #0
 800c248:	9200      	str	r2, [sp, #0]
 800c24a:	2204      	movs	r2, #4
 800c24c:	210c      	movs	r1, #12
 800c24e:	68f8      	ldr	r0, [r7, #12]
 800c250:	f7fe ff3a 	bl	800b0c8 <ndefT2TPollerReadBytes>
 800c254:	4603      	mov	r3, r0
 800c256:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800c258:	8afb      	ldrh	r3, [r7, #22]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d001      	beq.n	800c262 <ndefT2TPollerTagFormat+0x3e>
    {
        return ret;
 800c25e:	8afb      	ldrh	r3, [r7, #22]
 800c260:	e090      	b.n	800c384 <ndefT2TPollerTagFormat+0x160>
    }

    ndefT2TInvalidateCache(ctx);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	f04f 32ff 	mov.w	r2, #4294967295
 800c268:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    /*
     * Write CC only in case of virgin CC area
     */
    if( (ctx->ccBuf[NDEF_T2T_CC_0] == 0U) && (ctx->ccBuf[NDEF_T2T_CC_1] == 0U) && (ctx->ccBuf[NDEF_T2T_CC_2] == 0U) && (ctx->ccBuf[NDEF_T2T_CC_3] == 0U) )
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800c272:	2b00      	cmp	r3, #0
 800c274:	d17e      	bne.n	800c374 <ndefT2TPollerTagFormat+0x150>
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d179      	bne.n	800c374 <ndefT2TPollerTagFormat+0x150>
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 800c286:	2b00      	cmp	r3, #0
 800c288:	d174      	bne.n	800c374 <ndefT2TPollerTagFormat+0x150>
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800c290:	2b00      	cmp	r3, #0
 800c292:	d16f      	bne.n	800c374 <ndefT2TPollerTagFormat+0x150>
    {
        dataIt = 0U;
 800c294:	2300      	movs	r3, #0
 800c296:	757b      	strb	r3, [r7, #21]
        if( cc == NULL )
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d124      	bne.n	800c2e8 <ndefT2TPollerTagFormat+0xc4>
        {
            /* Use default values if no cc provided */
            ctx->ccBuf[dataIt] = NDEF_T2T_MAGIC;
 800c29e:	7d7b      	ldrb	r3, [r7, #21]
 800c2a0:	68fa      	ldr	r2, [r7, #12]
 800c2a2:	4413      	add	r3, r2
 800c2a4:	22e1      	movs	r2, #225	@ 0xe1
 800c2a6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c2aa:	7d7b      	ldrb	r3, [r7, #21]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	757b      	strb	r3, [r7, #21]
            ctx->ccBuf[dataIt] = NDEF_T2T_VERSION_1_0;
 800c2b0:	7d7b      	ldrb	r3, [r7, #21]
 800c2b2:	68fa      	ldr	r2, [r7, #12]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	2210      	movs	r2, #16
 800c2b8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c2bc:	7d7b      	ldrb	r3, [r7, #21]
 800c2be:	3301      	adds	r3, #1
 800c2c0:	757b      	strb	r3, [r7, #21]
            ctx->ccBuf[dataIt] = NDEF_T2T_STATIC_MEM_SIZE / NDEF_T2T_SIZE_DIVIDER;
 800c2c2:	7d7b      	ldrb	r3, [r7, #21]
 800c2c4:	68fa      	ldr	r2, [r7, #12]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	2206      	movs	r2, #6
 800c2ca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c2ce:	7d7b      	ldrb	r3, [r7, #21]
 800c2d0:	3301      	adds	r3, #1
 800c2d2:	757b      	strb	r3, [r7, #21]
            ctx->ccBuf[dataIt] = 0x00U;
 800c2d4:	7d7b      	ldrb	r3, [r7, #21]
 800c2d6:	68fa      	ldr	r2, [r7, #12]
 800c2d8:	4413      	add	r3, r2
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c2e0:	7d7b      	ldrb	r3, [r7, #21]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	757b      	strb	r3, [r7, #21]
 800c2e6:	e037      	b.n	800c358 <ndefT2TPollerTagFormat+0x134>
        }
        else
        {
            ctx->ccBuf[dataIt] = cc->t2t.magicNumber;
 800c2e8:	7d7b      	ldrb	r3, [r7, #21]
 800c2ea:	68ba      	ldr	r2, [r7, #8]
 800c2ec:	7811      	ldrb	r1, [r2, #0]
 800c2ee:	68fa      	ldr	r2, [r7, #12]
 800c2f0:	4413      	add	r3, r2
 800c2f2:	460a      	mov	r2, r1
 800c2f4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c2f8:	7d7b      	ldrb	r3, [r7, #21]
 800c2fa:	3301      	adds	r3, #1
 800c2fc:	757b      	strb	r3, [r7, #21]
            ctx->ccBuf[dataIt] = (uint8_t)(cc->t2t.majorVersion << 4U) | cc->t2t.minorVersion;
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	785b      	ldrb	r3, [r3, #1]
 800c302:	011b      	lsls	r3, r3, #4
 800c304:	b2d9      	uxtb	r1, r3
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	789a      	ldrb	r2, [r3, #2]
 800c30a:	7d7b      	ldrb	r3, [r7, #21]
 800c30c:	430a      	orrs	r2, r1
 800c30e:	b2d1      	uxtb	r1, r2
 800c310:	68fa      	ldr	r2, [r7, #12]
 800c312:	4413      	add	r3, r2
 800c314:	460a      	mov	r2, r1
 800c316:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c31a:	7d7b      	ldrb	r3, [r7, #21]
 800c31c:	3301      	adds	r3, #1
 800c31e:	757b      	strb	r3, [r7, #21]
            ctx->ccBuf[dataIt] = cc->t2t.size;
 800c320:	7d7b      	ldrb	r3, [r7, #21]
 800c322:	68ba      	ldr	r2, [r7, #8]
 800c324:	78d1      	ldrb	r1, [r2, #3]
 800c326:	68fa      	ldr	r2, [r7, #12]
 800c328:	4413      	add	r3, r2
 800c32a:	460a      	mov	r2, r1
 800c32c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c330:	7d7b      	ldrb	r3, [r7, #21]
 800c332:	3301      	adds	r3, #1
 800c334:	757b      	strb	r3, [r7, #21]
            ctx->ccBuf[dataIt] = (uint8_t)(cc->t2t.readAccess << 4U) | cc->t2t.writeAccess;
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	791b      	ldrb	r3, [r3, #4]
 800c33a:	011b      	lsls	r3, r3, #4
 800c33c:	b2d9      	uxtb	r1, r3
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	795a      	ldrb	r2, [r3, #5]
 800c342:	7d7b      	ldrb	r3, [r7, #21]
 800c344:	430a      	orrs	r2, r1
 800c346:	b2d1      	uxtb	r1, r2
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	4413      	add	r3, r2
 800c34c:	460a      	mov	r2, r1
 800c34e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
            dataIt++;
 800c352:	7d7b      	ldrb	r3, [r7, #21]
 800c354:	3301      	adds	r3, #1
 800c356:	757b      	strb	r3, [r7, #21]
        }
        ret = ndefT2TPollerWriteBlock(ctx, NDEF_T2T_CC_OFFSET/NDEF_T2T_BLOCK_SIZE, ctx->ccBuf);
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	33a0      	adds	r3, #160	@ 0xa0
 800c35c:	461a      	mov	r2, r3
 800c35e:	2103      	movs	r1, #3
 800c360:	68f8      	ldr	r0, [r7, #12]
 800c362:	f7ff fc6c 	bl	800bc3e <ndefT2TPollerWriteBlock>
 800c366:	4603      	mov	r3, r0
 800c368:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800c36a:	8afb      	ldrh	r3, [r7, #22]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d001      	beq.n	800c374 <ndefT2TPollerTagFormat+0x150>
        {
            return ret;
 800c370:	8afb      	ldrh	r3, [r7, #22]
 800c372:	e007      	b.n	800c384 <ndefT2TPollerTagFormat+0x160>
    }

    /*
     * Write NDEF place holder
     */
    ret = ndefT2TPollerWriteBlock(ctx, NDEF_T2T_AREA_OFFSET/NDEF_T2T_BLOCK_SIZE, emptyNdef);
 800c374:	4a05      	ldr	r2, [pc, #20]	@ (800c38c <ndefT2TPollerTagFormat+0x168>)
 800c376:	2104      	movs	r1, #4
 800c378:	68f8      	ldr	r0, [r7, #12]
 800c37a:	f7ff fc60 	bl	800bc3e <ndefT2TPollerWriteBlock>
 800c37e:	4603      	mov	r3, r0
 800c380:	82fb      	strh	r3, [r7, #22]

    return ret;
 800c382:	8afb      	ldrh	r3, [r7, #22]
}
 800c384:	4618      	mov	r0, r3
 800c386:	3718      	adds	r7, #24
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}
 800c38c:	0801e5c4 	.word	0x0801e5c4

0800c390 <ndefT2TPollerCheckPresence>:

/*******************************************************************************/
ReturnCode ndefT2TPollerCheckPresence(ndefContext *ctx)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b084      	sub	sp, #16
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    uint16_t   blockAddr;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d003      	beq.n	800c3a6 <ndefT2TPollerCheckPresence+0x16>
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	781b      	ldrb	r3, [r3, #0]
 800c3a2:	2b02      	cmp	r3, #2
 800c3a4:	d001      	beq.n	800c3aa <ndefT2TPollerCheckPresence+0x1a>
    {
        return ERR_PARAM;
 800c3a6:	2307      	movs	r3, #7
 800c3a8:	e01b      	b.n	800c3e2 <ndefT2TPollerCheckPresence+0x52>
    }

    blockAddr = 0U;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	81fb      	strh	r3, [r7, #14]
    ret = ndefT2TPollerReadBlock(ctx, blockAddr, ctx->subCtx.t2t.cacheBuf);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f103 02b9 	add.w	r2, r3, #185	@ 0xb9
 800c3b4:	89fb      	ldrh	r3, [r7, #14]
 800c3b6:	4619      	mov	r1, r3
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f7fe fe31 	bl	800b020 <ndefT2TPollerReadBlock>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	81bb      	strh	r3, [r7, #12]
    if( ret != ERR_NONE )
 800c3c2:	89bb      	ldrh	r3, [r7, #12]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d006      	beq.n	800c3d6 <ndefT2TPollerCheckPresence+0x46>
    {
        ndefT2TInvalidateCache(ctx);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ce:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        return ret;
 800c3d2:	89bb      	ldrh	r3, [r7, #12]
 800c3d4:	e005      	b.n	800c3e2 <ndefT2TPollerCheckPresence+0x52>
    }
    ctx->subCtx.t2t.cacheAddr = (uint32_t)blockAddr * NDEF_T2T_BLOCK_SIZE;
 800c3d6:	89fb      	ldrh	r3, [r7, #14]
 800c3d8:	009a      	lsls	r2, r3, #2
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    return ERR_NONE;
 800c3e0:	2300      	movs	r3, #0
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3710      	adds	r7, #16
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}

0800c3ea <ndefT2TPollerCheckAvailableSpace>:

/*******************************************************************************/
ReturnCode ndefT2TPollerCheckAvailableSpace(const ndefContext *ctx, uint32_t messageLen)
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b085      	sub	sp, #20
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
 800c3f2:	6039      	str	r1, [r7, #0]
    uint32_t lLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d003      	beq.n	800c402 <ndefT2TPollerCheckAvailableSpace+0x18>
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	2b02      	cmp	r3, #2
 800c400:	d001      	beq.n	800c406 <ndefT2TPollerCheckAvailableSpace+0x1c>
    {
        return ERR_PARAM;
 800c402:	2307      	movs	r3, #7
 800c404:	e01e      	b.n	800c444 <ndefT2TPollerCheckAvailableSpace+0x5a>
    }

    if ( ctx->state == NDEF_STATE_INVALID )
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d101      	bne.n	800c414 <ndefT2TPollerCheckAvailableSpace+0x2a>
    {
        return ERR_WRONG_STATE;
 800c410:	2321      	movs	r3, #33	@ 0x21
 800c412:	e017      	b.n	800c444 <ndefT2TPollerCheckAvailableSpace+0x5a>
    }

    lLen = ( messageLen > NDEF_SHORT_VFIELD_MAX_LEN) ? NDEF_T2T_TLV_L_3_BYTES_LEN : NDEF_T2T_TLV_L_1_BYTES_LEN;
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	2bfe      	cmp	r3, #254	@ 0xfe
 800c418:	d901      	bls.n	800c41e <ndefT2TPollerCheckAvailableSpace+0x34>
 800c41a:	2303      	movs	r3, #3
 800c41c:	e000      	b.n	800c420 <ndefT2TPollerCheckAvailableSpace+0x36>
 800c41e:	2301      	movs	r3, #1
 800c420:	60fb      	str	r3, [r7, #12]

    if( (messageLen + ctx->subCtx.t2t.offsetNdefTLV + NDEF_T2T_TLV_T_LEN + lLen) > (ctx->areaLen + NDEF_T2T_AREA_OFFSET) )
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	441a      	add	r2, r3
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	4413      	add	r3, r2
 800c430:	1c5a      	adds	r2, r3, #1
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c438:	3310      	adds	r3, #16
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d901      	bls.n	800c442 <ndefT2TPollerCheckAvailableSpace+0x58>
    {
        return ERR_NOMEM;
 800c43e:	2301      	movs	r3, #1
 800c440:	e000      	b.n	800c444 <ndefT2TPollerCheckAvailableSpace+0x5a>
    }
    return ERR_NONE;
 800c442:	2300      	movs	r3, #0
}
 800c444:	4618      	mov	r0, r3
 800c446:	3714      	adds	r7, #20
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr

0800c450 <ndefT2TPollerBeginWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT2TPollerBeginWriteMessage(ndefContext *ctx, uint32_t messageLen)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    uint32_t   lLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d003      	beq.n	800c468 <ndefT2TPollerBeginWriteMessage+0x18>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	2b02      	cmp	r3, #2
 800c466:	d001      	beq.n	800c46c <ndefT2TPollerBeginWriteMessage+0x1c>
    {
        return ERR_PARAM;
 800c468:	2307      	movs	r3, #7
 800c46a:	e03c      	b.n	800c4e6 <ndefT2TPollerBeginWriteMessage+0x96>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c472:	2b01      	cmp	r3, #1
 800c474:	d006      	beq.n	800c484 <ndefT2TPollerBeginWriteMessage+0x34>
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c47c:	2b02      	cmp	r3, #2
 800c47e:	d001      	beq.n	800c484 <ndefT2TPollerBeginWriteMessage+0x34>
    {
        return ERR_WRONG_STATE;
 800c480:	2321      	movs	r3, #33	@ 0x21
 800c482:	e030      	b.n	800c4e6 <ndefT2TPollerBeginWriteMessage+0x96>
    }

    /* TS T2T v1.0 7.5.3.4: reset L_Field to 0 */
    ret = ndefT2TPollerWriteRawMessageLen(ctx, 0U, true);
 800c484:	2201      	movs	r2, #1
 800c486:	2100      	movs	r1, #0
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f7ff fda0 	bl	800bfce <ndefT2TPollerWriteRawMessageLen>
 800c48e:	4603      	mov	r3, r0
 800c490:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800c492:	89fb      	ldrh	r3, [r7, #14]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d005      	beq.n	800c4a4 <ndefT2TPollerBeginWriteMessage+0x54>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2200      	movs	r2, #0
 800c49c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800c4a0:	89fb      	ldrh	r3, [r7, #14]
 800c4a2:	e020      	b.n	800c4e6 <ndefT2TPollerBeginWriteMessage+0x96>
    }

    lLen = ( messageLen > NDEF_SHORT_VFIELD_MAX_LEN) ? NDEF_T2T_TLV_L_3_BYTES_LEN : NDEF_T2T_TLV_L_1_BYTES_LEN;
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	2bfe      	cmp	r3, #254	@ 0xfe
 800c4a8:	d901      	bls.n	800c4ae <ndefT2TPollerBeginWriteMessage+0x5e>
 800c4aa:	2303      	movs	r3, #3
 800c4ac:	e000      	b.n	800c4b0 <ndefT2TPollerBeginWriteMessage+0x60>
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	60bb      	str	r3, [r7, #8]
    ctx->messageOffset  = ctx->subCtx.t2t.offsetNdefTLV;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->messageOffset += NDEF_T2T_TLV_T_LEN; /* T Len */
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c4c4:	1c5a      	adds	r2, r3, #1
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->messageOffset += lLen;               /* L Len */
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	441a      	add	r2, r3
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    ctx->state = NDEF_STATE_INITIALIZED;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2201      	movs	r2, #1
 800c4e0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return ERR_NONE;
 800c4e4:	2300      	movs	r3, #0
}
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	3710      	adds	r7, #16
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}

0800c4ee <ndefT2TPollerEndWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT2TPollerEndWriteMessage(ndefContext *ctx, uint32_t messageLen, bool writeTerminator)
{
 800c4ee:	b580      	push	{r7, lr}
 800c4f0:	b086      	sub	sp, #24
 800c4f2:	af00      	add	r7, sp, #0
 800c4f4:	60f8      	str	r0, [r7, #12]
 800c4f6:	60b9      	str	r1, [r7, #8]
 800c4f8:	4613      	mov	r3, r2
 800c4fa:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d003      	beq.n	800c50a <ndefT2TPollerEndWriteMessage+0x1c>
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	2b02      	cmp	r3, #2
 800c508:	d001      	beq.n	800c50e <ndefT2TPollerEndWriteMessage+0x20>
    {
        return ERR_PARAM;
 800c50a:	2307      	movs	r3, #7
 800c50c:	e027      	b.n	800c55e <ndefT2TPollerEndWriteMessage+0x70>
    }

    if( ctx->state != NDEF_STATE_INITIALIZED )
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c514:	2b01      	cmp	r3, #1
 800c516:	d001      	beq.n	800c51c <ndefT2TPollerEndWriteMessage+0x2e>
    {
        return ERR_WRONG_STATE;
 800c518:	2321      	movs	r3, #33	@ 0x21
 800c51a:	e020      	b.n	800c55e <ndefT2TPollerEndWriteMessage+0x70>
    }

    /* TS T2T v1.0 7.5.3.6 & 7.5.3.7: update L_Field and write Terminator TLV */
    ret = ndefT2TPollerWriteRawMessageLen(ctx, messageLen, writeTerminator);
 800c51c:	79fb      	ldrb	r3, [r7, #7]
 800c51e:	461a      	mov	r2, r3
 800c520:	68b9      	ldr	r1, [r7, #8]
 800c522:	68f8      	ldr	r0, [r7, #12]
 800c524:	f7ff fd53 	bl	800bfce <ndefT2TPollerWriteRawMessageLen>
 800c528:	4603      	mov	r3, r0
 800c52a:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800c52c:	8afb      	ldrh	r3, [r7, #22]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d005      	beq.n	800c53e <ndefT2TPollerEndWriteMessage+0x50>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	2200      	movs	r2, #0
 800c536:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800c53a:	8afb      	ldrh	r3, [r7, #22]
 800c53c:	e00f      	b.n	800c55e <ndefT2TPollerEndWriteMessage+0x70>
    }
    ctx->messageLen = messageLen;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	68ba      	ldr	r2, [r7, #8]
 800c542:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->state = (ctx->messageLen == 0U) ? NDEF_STATE_INITIALIZED : NDEF_STATE_READWRITE;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d101      	bne.n	800c554 <ndefT2TPollerEndWriteMessage+0x66>
 800c550:	2201      	movs	r2, #1
 800c552:	e000      	b.n	800c556 <ndefT2TPollerEndWriteMessage+0x68>
 800c554:	2202      	movs	r2, #2
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    return ERR_NONE;
 800c55c:	2300      	movs	r3, #0
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3718      	adds	r7, #24
 800c562:	46bd      	mov	sp, r7
 800c564:	bd80      	pop	{r7, pc}
	...

0800c568 <ndefT2TPollerSetReadOnly>:

/*******************************************************************************/
ReturnCode ndefT2TPollerSetReadOnly(ndefContext *ctx)
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b096      	sub	sp, #88	@ 0x58
 800c56c:	af02      	add	r7, sp, #8
 800c56e:	6078      	str	r0, [r7, #4]
    uint32_t   bitPos;
    uint32_t   DynLockByteIndex;

    static const uint8_t staticBits[2] = {0xFF, 0xFF};

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T2T) )
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d003      	beq.n	800c57e <ndefT2TPollerSetReadOnly+0x16>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	2b02      	cmp	r3, #2
 800c57c:	d001      	beq.n	800c582 <ndefT2TPollerSetReadOnly+0x1a>
    {
        return ERR_PARAM;
 800c57e:	2307      	movs	r3, #7
 800c580:	e113      	b.n	800c7aa <ndefT2TPollerSetReadOnly+0x242>
    }

    if( ctx->state != NDEF_STATE_READWRITE )
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c588:	2b02      	cmp	r3, #2
 800c58a:	d001      	beq.n	800c590 <ndefT2TPollerSetReadOnly+0x28>
    {
        return ERR_WRONG_STATE;
 800c58c:	2321      	movs	r3, #33	@ 0x21
 800c58e:	e10c      	b.n	800c7aa <ndefT2TPollerSetReadOnly+0x242>
    }

    /* TS T2T v1.0 7.6.5.1: set the Access Conditions for Write (in the lower nibble) of CC_3 to Fh */
    ctx->cc.t2t.writeAccess = NDEF_T2T_WR_ACCESS_NONE;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	220f      	movs	r2, #15
 800c594:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
    ctx->ccBuf[NDEF_T2T_CC_3] |= ctx->cc.t2t.writeAccess;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f893 20a3 	ldrb.w	r2, [r3, #163]	@ 0xa3
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800c5a4:	4313      	orrs	r3, r2
 800c5a6:	b2da      	uxtb	r2, r3
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
    ret = ndefT2TPollerWriteBlock(ctx, NDEF_T2T_CC_OFFSET/NDEF_T2T_BLOCK_SIZE, ctx->ccBuf);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	33a0      	adds	r3, #160	@ 0xa0
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	2103      	movs	r1, #3
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f7ff fb41 	bl	800bc3e <ndefT2TPollerWriteBlock>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    if( ret != ERR_NONE )
 800c5c2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d002      	beq.n	800c5d0 <ndefT2TPollerSetReadOnly+0x68>
    {
        return ret;
 800c5ca:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c5ce:	e0ec      	b.n	800c7aa <ndefT2TPollerSetReadOnly+0x242>
    }
    /* TS T2T v1.0 7.6.5.1: set all Static Lock bits to 1b */
    ret = ndefT2TPollerWriteBytes(ctx, NDEF_T2T_STATLOCK_OFFSET, staticBits, sizeof(staticBits), false, false);
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	9301      	str	r3, [sp, #4]
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	9300      	str	r3, [sp, #0]
 800c5d8:	2302      	movs	r3, #2
 800c5da:	4a76      	ldr	r2, [pc, #472]	@ (800c7b4 <ndefT2TPollerSetReadOnly+0x24c>)
 800c5dc:	210a      	movs	r1, #10
 800c5de:	6878      	ldr	r0, [r7, #4]
 800c5e0:	f7ff fb77 	bl	800bcd2 <ndefT2TPollerWriteBytes>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    if( ret != ERR_NONE )
 800c5ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d002      	beq.n	800c5f8 <ndefT2TPollerSetReadOnly+0x90>
    {
        return ret;
 800c5f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c5f6:	e0d8      	b.n	800c7aa <ndefT2TPollerSetReadOnly+0x242>
    }

    /*  TS T2T v1.0 7.6.5.1: set all Dynamic Lock bits that are associated with the TLVs_Area to 1b */
    if( ctx->areaLen > NDEF_T2T_STATIC_MEM_SIZE )
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c5fe:	2b30      	cmp	r3, #48	@ 0x30
 800c600:	f240 80d2 	bls.w	800c7a8 <ndefT2TPollerSetReadOnly+0x240>
    {
        nbrDynLockBits = (((uint32_t)ctx->cc.t2t.size * NDEF_T2T_SIZE_DIVIDER) - NDEF_T2T_STATIC_MEM_SIZE + ctx->subCtx.t2t.dynLockBytesLockedPerBit - 1U) / ctx->subCtx.t2t.dynLockBytesLockedPerBit;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800c60a:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800c60e:	3b06      	subs	r3, #6
 800c610:	00db      	lsls	r3, r3, #3
 800c612:	687a      	ldr	r2, [r7, #4]
 800c614:	f8b2 20cc 	ldrh.w	r2, [r2, #204]	@ 0xcc
 800c618:	4413      	add	r3, r2
 800c61a:	3b01      	subs	r3, #1
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	f8b2 20cc 	ldrh.w	r2, [r2, #204]	@ 0xcc
 800c622:	fbb3 f3f2 	udiv	r3, r3, r2
 800c626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for( i = 0; i < (nbrDynLockBits / 8U); i++ )
 800c628:	2300      	movs	r3, #0
 800c62a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c62c:	e008      	b.n	800c640 <ndefT2TPollerSetReadOnly+0xd8>
        {
            dynLockBits[i] = 0xFFU;
 800c62e:	f107 020c 	add.w	r2, r7, #12
 800c632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c634:	4413      	add	r3, r2
 800c636:	22ff      	movs	r2, #255	@ 0xff
 800c638:	701a      	strb	r2, [r3, #0]
        for( i = 0; i < (nbrDynLockBits / 8U); i++ )
 800c63a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c63c:	3301      	adds	r3, #1
 800c63e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c642:	08db      	lsrs	r3, r3, #3
 800c644:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c646:	429a      	cmp	r2, r3
 800c648:	d3f1      	bcc.n	800c62e <ndefT2TPollerSetReadOnly+0xc6>
        }
        nbrDynLockBitsInLastByte = nbrDynLockBits % 8U;
 800c64a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c64c:	f003 0307 	and.w	r3, r3, #7
 800c650:	63bb      	str	r3, [r7, #56]	@ 0x38
        if( nbrDynLockBitsInLastByte != 0U )
 800c652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c654:	2b00      	cmp	r3, #0
 800c656:	d00f      	beq.n	800c678 <ndefT2TPollerSetReadOnly+0x110>
        {
            dynLockBits[i] = (1U << nbrDynLockBitsInLastByte) -1U;
 800c658:	2201      	movs	r2, #1
 800c65a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65c:	fa02 f303 	lsl.w	r3, r2, r3
 800c660:	b2db      	uxtb	r3, r3
 800c662:	3b01      	subs	r3, #1
 800c664:	b2d9      	uxtb	r1, r3
 800c666:	f107 020c 	add.w	r2, r7, #12
 800c66a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c66c:	4413      	add	r3, r2
 800c66e:	460a      	mov	r2, r1
 800c670:	701a      	strb	r2, [r3, #0]
            i++;
 800c672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c674:	3301      	adds	r3, #1
 800c676:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }

        maxAddr = ((uint32_t)ctx->cc.t2t.size * NDEF_T2T_SIZE_DIVIDER) + NDEF_T2T_AREA_OFFSET;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800c67e:	3302      	adds	r3, #2
 800c680:	00db      	lsls	r3, r3, #3
 800c682:	637b      	str	r3, [r7, #52]	@ 0x34
        /* clear dynLock bits for rsvd Areas */
        for( j = 0; (j < ctx->subCtx.t2t.nbrRsvdAreas) && (ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] <  maxAddr); j++ )
 800c684:	2300      	movs	r3, #0
 800c686:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c688:	e067      	b.n	800c75a <ndefT2TPollerSetReadOnly+0x1f2>
        {
            for( addr = ((ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] + ctx->subCtx.t2t.dynLockBytesLockedPerBit - 1U) / ctx->subCtx.t2t.dynLockBytesLockedPerBit) * ctx->subCtx.t2t.dynLockBytesLockedPerBit;
 800c68a:	687a      	ldr	r2, [r7, #4]
 800c68c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c68e:	3338      	adds	r3, #56	@ 0x38
 800c690:	009b      	lsls	r3, r3, #2
 800c692:	4413      	add	r3, r2
 800c694:	685b      	ldr	r3, [r3, #4]
 800c696:	687a      	ldr	r2, [r7, #4]
 800c698:	f8b2 20cc 	ldrh.w	r2, [r2, #204]	@ 0xcc
 800c69c:	4413      	add	r3, r2
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	687a      	ldr	r2, [r7, #4]
 800c6a2:	f8b2 20cc 	ldrh.w	r2, [r2, #204]	@ 0xcc
 800c6a6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6aa:	687a      	ldr	r2, [r7, #4]
 800c6ac:	f8b2 20cc 	ldrh.w	r2, [r2, #204]	@ 0xcc
 800c6b0:	fb02 f303 	mul.w	r3, r2, r3
 800c6b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6b6:	e02a      	b.n	800c70e <ndefT2TPollerSetReadOnly+0x1a6>
                 (addr < (ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] + ctx->subCtx.t2t.rsvdAreaSize[j])) && ((addr + ctx->subCtx.t2t.dynLockBytesLockedPerBit)< (ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] + ctx->subCtx.t2t.rsvdAreaSize[j]));
                 addr += ctx->subCtx.t2t.dynLockBytesLockedPerBit)
            {
                bitPos  = (addr - (NDEF_T2T_STATIC_MEM_SIZE + NDEF_T2T_AREA_OFFSET)) / ctx->subCtx.t2t.dynLockBytesLockedPerBit;
 800c6b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6ba:	3b40      	subs	r3, #64	@ 0x40
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	f8b2 20cc 	ldrh.w	r2, [r2, #204]	@ 0xcc
 800c6c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6c6:	633b      	str	r3, [r7, #48]	@ 0x30
                DynLockByteIndex = bitPos / 8U;
 800c6c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6ca:	08db      	lsrs	r3, r3, #3
 800c6cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                if( DynLockByteIndex < NDEF_T2T_DYN_LOCK_BYTES_MAX )
 800c6ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6d0:	2b1f      	cmp	r3, #31
 800c6d2:	d815      	bhi.n	800c700 <ndefT2TPollerSetReadOnly+0x198>
                {
                    dynLockBits[DynLockByteIndex] &= ~(1U << (bitPos % 8U));
 800c6d4:	f107 020c 	add.w	r2, r7, #12
 800c6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6da:	4413      	add	r3, r2
 800c6dc:	781a      	ldrb	r2, [r3, #0]
 800c6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6e0:	f003 0307 	and.w	r3, r3, #7
 800c6e4:	2101      	movs	r1, #1
 800c6e6:	fa01 f303 	lsl.w	r3, r1, r3
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	43db      	mvns	r3, r3
 800c6ee:	b2db      	uxtb	r3, r3
 800c6f0:	4013      	ands	r3, r2
 800c6f2:	b2d9      	uxtb	r1, r3
 800c6f4:	f107 020c 	add.w	r2, r7, #12
 800c6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6fa:	4413      	add	r3, r2
 800c6fc:	460a      	mov	r2, r1
 800c6fe:	701a      	strb	r2, [r3, #0]
                 addr += ctx->subCtx.t2t.dynLockBytesLockedPerBit)
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 800c706:	461a      	mov	r2, r3
 800c708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c70a:	4413      	add	r3, r2
 800c70c:	647b      	str	r3, [r7, #68]	@ 0x44
                 (addr < (ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] + ctx->subCtx.t2t.rsvdAreaSize[j])) && ((addr + ctx->subCtx.t2t.dynLockBytesLockedPerBit)< (ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] + ctx->subCtx.t2t.rsvdAreaSize[j]));
 800c70e:	687a      	ldr	r2, [r7, #4]
 800c710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c712:	3338      	adds	r3, #56	@ 0x38
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	4413      	add	r3, r2
 800c718:	685b      	ldr	r3, [r3, #4]
 800c71a:	687a      	ldr	r2, [r7, #4]
 800c71c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c71e:	3168      	adds	r1, #104	@ 0x68
 800c720:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800c724:	4413      	add	r3, r2
 800c726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c728:	429a      	cmp	r2, r3
 800c72a:	d213      	bcs.n	800c754 <ndefT2TPollerSetReadOnly+0x1ec>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 800c732:	461a      	mov	r2, r3
 800c734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c736:	441a      	add	r2, r3
 800c738:	6879      	ldr	r1, [r7, #4]
 800c73a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c73c:	3338      	adds	r3, #56	@ 0x38
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	440b      	add	r3, r1
 800c742:	685b      	ldr	r3, [r3, #4]
 800c744:	6879      	ldr	r1, [r7, #4]
 800c746:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c748:	3068      	adds	r0, #104	@ 0x68
 800c74a:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 800c74e:	440b      	add	r3, r1
 800c750:	429a      	cmp	r2, r3
 800c752:	d3b1      	bcc.n	800c6b8 <ndefT2TPollerSetReadOnly+0x150>
        for( j = 0; (j < ctx->subCtx.t2t.nbrRsvdAreas) && (ctx->subCtx.t2t.rsvdAreaFirstByteAddr[j] <  maxAddr); j++ )
 800c754:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c756:	3301      	adds	r3, #1
 800c758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800c760:	461a      	mov	r2, r3
 800c762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c764:	4293      	cmp	r3, r2
 800c766:	d208      	bcs.n	800c77a <ndefT2TPollerSetReadOnly+0x212>
 800c768:	687a      	ldr	r2, [r7, #4]
 800c76a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c76c:	3338      	adds	r3, #56	@ 0x38
 800c76e:	009b      	lsls	r3, r3, #2
 800c770:	4413      	add	r3, r2
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c776:	429a      	cmp	r2, r3
 800c778:	d887      	bhi.n	800c68a <ndefT2TPollerSetReadOnly+0x122>
                }
            }
        }

        ret = ndefT2TPollerWriteBytes(ctx, ctx->subCtx.t2t.dynLockFirstByteAddr, dynLockBits, i, false, false);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800c780:	f107 020c 	add.w	r2, r7, #12
 800c784:	2300      	movs	r3, #0
 800c786:	9301      	str	r3, [sp, #4]
 800c788:	2300      	movs	r3, #0
 800c78a:	9300      	str	r3, [sp, #0]
 800c78c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f7ff fa9f 	bl	800bcd2 <ndefT2TPollerWriteBytes>
 800c794:	4603      	mov	r3, r0
 800c796:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        if( ret != ERR_NONE )
 800c79a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d002      	beq.n	800c7a8 <ndefT2TPollerSetReadOnly+0x240>
        {
            return ret;
 800c7a2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c7a6:	e000      	b.n	800c7aa <ndefT2TPollerSetReadOnly+0x242>
        }
    }

    return ERR_NONE;
 800c7a8:	2300      	movs	r3, #0
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3750      	adds	r7, #80	@ 0x50
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}
 800c7b2:	bf00      	nop
 800c7b4:	0801e5c8 	.word	0x0801e5c8

0800c7b8 <ndefT3TPollerReadBlocks>:
 ******************************************************************************
 */

/*******************************************************************************/
static ReturnCode ndefT3TPollerReadBlocks(ndefContext *ctx, uint16_t blockNum, uint8_t nbBlocks, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rcvLen)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b08e      	sub	sp, #56	@ 0x38
 800c7bc:	af02      	add	r7, sp, #8
 800c7be:	60f8      	str	r0, [r7, #12]
 800c7c0:	607b      	str	r3, [r7, #4]
 800c7c2:	460b      	mov	r3, r1
 800c7c4:	817b      	strh	r3, [r7, #10]
 800c7c6:	4613      	mov	r3, r2
 800c7c8:	727b      	strb	r3, [r7, #9]
    ReturnCode                 ret;
    uint16_t                   requestedDataSize;
    rfalNfcfServBlockListParam servBlock;
    rfalNfcfBlockListElem*     listBlocks;
    uint8_t                    index;
    uint16_t                   rcvdLen = 0U;
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	827b      	strh	r3, [r7, #18]
    rfalNfcfServ               serviceCodeLst = 0x000BU; /* serviceCodeLst */
 800c7ce:	230b      	movs	r3, #11
 800c7d0:	823b      	strh	r3, [r7, #16]

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d003      	beq.n	800c7e0 <ndefT3TPollerReadBlocks+0x28>
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	2b03      	cmp	r3, #3
 800c7de:	d001      	beq.n	800c7e4 <ndefT3TPollerReadBlocks+0x2c>
    {
        return ERR_PARAM;
 800c7e0:	2307      	movs	r3, #7
 800c7e2:	e071      	b.n	800c8c8 <ndefT3TPollerReadBlocks+0x110>
    }

    requestedDataSize = (uint16_t)nbBlocks * NDEF_T3T_BLOCK_SIZE;
 800c7e4:	7a7b      	ldrb	r3, [r7, #9]
 800c7e6:	b29b      	uxth	r3, r3
 800c7e8:	011b      	lsls	r3, r3, #4
 800c7ea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if( rxBufLen < requestedDataSize )
 800c7ec:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800c7ee:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c7f0:	429a      	cmp	r2, r3
 800c7f2:	d201      	bcs.n	800c7f8 <ndefT3TPollerReadBlocks+0x40>
    {
        return ERR_PARAM;
 800c7f4:	2307      	movs	r3, #7
 800c7f6:	e067      	b.n	800c8c8 <ndefT3TPollerReadBlocks+0x110>
    }

    listBlocks = ctx->subCtx.t3t.listBlocks;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c7fe:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (index = 0U; index < nbBlocks; index++ )
 800c800:	2300      	movs	r3, #0
 800c802:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c806:	e022      	b.n	800c84e <ndefT3TPollerReadBlocks+0x96>
    {
        /* Write each block number (16 bits per block address) */
        listBlocks[index].blockNum = (uint16_t)( blockNum + (uint16_t) index);
 800c808:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c80c:	b299      	uxth	r1, r3
 800c80e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c812:	009b      	lsls	r3, r3, #2
 800c814:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c816:	4413      	add	r3, r2
 800c818:	897a      	ldrh	r2, [r7, #10]
 800c81a:	440a      	add	r2, r1
 800c81c:	b292      	uxth	r2, r2
 800c81e:	805a      	strh	r2, [r3, #2]
        listBlocks[index].conf     = ((listBlocks[index].blockNum > 0xFFU) ? 0U : RFAL_NFCF_BLOCKLISTELEM_LEN_BIT);
 800c820:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c828:	4413      	add	r3, r2
 800c82a:	885b      	ldrh	r3, [r3, #2]
 800c82c:	2bff      	cmp	r3, #255	@ 0xff
 800c82e:	d901      	bls.n	800c834 <ndefT3TPollerReadBlocks+0x7c>
 800c830:	2100      	movs	r1, #0
 800c832:	e000      	b.n	800c836 <ndefT3TPollerReadBlocks+0x7e>
 800c834:	2180      	movs	r1, #128	@ 0x80
 800c836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c83e:	4413      	add	r3, r2
 800c840:	460a      	mov	r2, r1
 800c842:	701a      	strb	r2, [r3, #0]
    for (index = 0U; index < nbBlocks; index++ )
 800c844:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c848:	3301      	adds	r3, #1
 800c84a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c84e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c852:	7a7b      	ldrb	r3, [r7, #9]
 800c854:	429a      	cmp	r2, r3
 800c856:	d3d7      	bcc.n	800c808 <ndefT3TPollerReadBlocks+0x50>
    }

    servBlock.numServ   = 1U;
 800c858:	2301      	movs	r3, #1
 800c85a:	753b      	strb	r3, [r7, #20]
    servBlock.servList  = &serviceCodeLst;
 800c85c:	f107 0310 	add.w	r3, r7, #16
 800c860:	61bb      	str	r3, [r7, #24]
    servBlock.numBlock  = nbBlocks;
 800c862:	7a7b      	ldrb	r3, [r7, #9]
 800c864:	773b      	strb	r3, [r7, #28]
    servBlock.blockList = listBlocks;
 800c866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c868:	623b      	str	r3, [r7, #32]

    ret = rfalNfcfPollerCheck(ctx->subCtx.t3t.NFCID2, &servBlock, ctx->subCtx.t3t.rxbuf, (uint16_t)sizeof(ctx->subCtx.t3t.rxbuf), &rcvdLen);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f103 00b8 	add.w	r0, r3, #184	@ 0xb8
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	f503 728d 	add.w	r2, r3, #282	@ 0x11a
 800c876:	f107 0114 	add.w	r1, r7, #20
 800c87a:	f107 0312 	add.w	r3, r7, #18
 800c87e:	9300      	str	r3, [sp, #0]
 800c880:	234d      	movs	r3, #77	@ 0x4d
 800c882:	f00d fe21 	bl	801a4c8 <rfalNfcfPollerCheck>
 800c886:	4603      	mov	r3, r0
 800c888:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (ret != ERR_NONE)
 800c88a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d001      	beq.n	800c894 <ndefT3TPollerReadBlocks+0xdc>
    {
        return ret;
 800c890:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c892:	e019      	b.n	800c8c8 <ndefT3TPollerReadBlocks+0x110>
    }
    if( rcvdLen != (uint16_t)(NDEF_T3T_CHECK_NB_BLOCKS_LEN + requestedDataSize) )
 800c894:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c896:	3301      	adds	r3, #1
 800c898:	b29a      	uxth	r2, r3
 800c89a:	8a7b      	ldrh	r3, [r7, #18]
 800c89c:	429a      	cmp	r2, r3
 800c89e:	d001      	beq.n	800c8a4 <ndefT3TPollerReadBlocks+0xec>
    {
        return ERR_REQUEST;
 800c8a0:	2305      	movs	r3, #5
 800c8a2:	e011      	b.n	800c8c8 <ndefT3TPollerReadBlocks+0x110>
    }
    if( requestedDataSize > 0U )
 800c8a4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d00d      	beq.n	800c8c6 <ndefT3TPollerReadBlocks+0x10e>
    {
        (void)ST_MEMCPY( rxBuf, &ctx->subCtx.t3t.rxbuf[NDEF_T3T_CHECK_NB_BLOCKS_LEN], requestedDataSize );
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	f203 131b 	addw	r3, r3, #283	@ 0x11b
 800c8b0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800c8b2:	4619      	mov	r1, r3
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f00f fdf9 	bl	801c4ac <memcpy>
        if (rcvLen != NULL)
 800c8ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d002      	beq.n	800c8c6 <ndefT3TPollerReadBlocks+0x10e>
        {
            *rcvLen = requestedDataSize;
 800c8c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8c2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800c8c4:	801a      	strh	r2, [r3, #0]
        }
    }
    return ERR_NONE;
 800c8c6:	2300      	movs	r3, #0
}
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	3730      	adds	r7, #48	@ 0x30
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}

0800c8d0 <ndefT3TPollerReadBytes>:

/*******************************************************************************/
ReturnCode ndefT3TPollerReadBytes(ndefContext *ctx, uint32_t offset, uint32_t len, uint8_t *buf, uint32_t *rcvdLen)
{
 800c8d0:	b590      	push	{r4, r7, lr}
 800c8d2:	b08f      	sub	sp, #60	@ 0x3c
 800c8d4:	af02      	add	r7, sp, #8
 800c8d6:	60f8      	str	r0, [r7, #12]
 800c8d8:	60b9      	str	r1, [r7, #8]
 800c8da:	607a      	str	r2, [r7, #4]
 800c8dc:	603b      	str	r3, [r7, #0]
    uint16_t        res;
    uint16_t        nbRead;
    ReturnCode      result     = ERR_NONE;
 800c8de:	2300      	movs	r3, #0
 800c8e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint32_t        currentLen = len;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t        lvRcvLen   = 0U;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint16_t  blockLen   = (uint16_t) NDEF_T3T_BLOCKLEN;
 800c8ea:	2310      	movs	r3, #16
 800c8ec:	83fb      	strh	r3, [r7, #30]
    uint16_t        startBlock = (uint16_t) (offset / blockLen);
 800c8ee:	8bfb      	ldrh	r3, [r7, #30]
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8f6:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t        startAddr  = (uint16_t) (startBlock * blockLen);
 800c8f8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c8fa:	8bfb      	ldrh	r3, [r7, #30]
 800c8fc:	fb12 f303 	smulbb	r3, r2, r3
 800c900:	83bb      	strh	r3, [r7, #28]
    uint16_t        startOffset= (uint16_t) (offset -  (uint32_t) startAddr);
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	b29a      	uxth	r2, r3
 800c906:	8bbb      	ldrh	r3, [r7, #28]
 800c908:	1ad3      	subs	r3, r2, r3
 800c90a:	837b      	strh	r3, [r7, #26]
    uint16_t        nbBlocks   = (uint16_t) NDEF_T3T_MAX_NB_BLOCKS;
 800c90c:	2304      	movs	r3, #4
 800c90e:	843b      	strh	r3, [r7, #32]

    ndefT3TLogD("ndefT3TPollerReadBytes offset: 0x%8.8x, Len %d\r\n", offset, len);
    ndefT3TLogD("ndefT3TPollerReadBytes currentLen: %d, startBlock %d\r\n", currentLen, startBlock);

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) || (len == 0U) )
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d006      	beq.n	800c924 <ndefT3TPollerReadBytes+0x54>
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	781b      	ldrb	r3, [r3, #0]
 800c91a:	2b03      	cmp	r3, #3
 800c91c:	d102      	bne.n	800c924 <ndefT3TPollerReadBytes+0x54>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d101      	bne.n	800c928 <ndefT3TPollerReadBytes+0x58>
    {
        return ERR_PARAM;
 800c924:	2307      	movs	r3, #7
 800c926:	e0e7      	b.n	800caf8 <ndefT3TPollerReadBytes+0x228>
    }
    if (ctx->state != NDEF_STATE_INVALID)
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d007      	beq.n	800c942 <ndefT3TPollerReadBytes+0x72>
    {
        nbBlocks = MIN(ctx->cc.t3t.nbR, NDEF_T3T_MAX_NB_BLOCKS);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800c938:	2b04      	cmp	r3, #4
 800c93a:	bf28      	it	cs
 800c93c:	2304      	movcs	r3, #4
 800c93e:	b2db      	uxtb	r3, r3
 800c940:	843b      	strh	r3, [r7, #32]
    }

    if ( startOffset != 0U )
 800c942:	8b7b      	ldrh	r3, [r7, #26]
 800c944:	2b00      	cmp	r3, #0
 800c946:	f000 808e 	beq.w	800ca66 <ndefT3TPollerReadBytes+0x196>
    {
        /* Unaligned read, need to use a tmp buffer */
        res = ndefT3TPollerReadBlocks(ctx, startBlock, 1U /* One block */ , ctx->subCtx.t3t.rxbuf, blockLen, &nbRead);
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	f503 728d 	add.w	r2, r3, #282	@ 0x11a
 800c950:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800c952:	f107 0316 	add.w	r3, r7, #22
 800c956:	9301      	str	r3, [sp, #4]
 800c958:	8bfb      	ldrh	r3, [r7, #30]
 800c95a:	9300      	str	r3, [sp, #0]
 800c95c:	4613      	mov	r3, r2
 800c95e:	2201      	movs	r2, #1
 800c960:	68f8      	ldr	r0, [r7, #12]
 800c962:	f7ff ff29 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800c966:	4603      	mov	r3, r0
 800c968:	833b      	strh	r3, [r7, #24]
        if (res != ERR_NONE)
 800c96a:	8b3b      	ldrh	r3, [r7, #24]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d002      	beq.n	800c976 <ndefT3TPollerReadBytes+0xa6>
        {
            /* Check result */
            result = res;
 800c970:	8b3b      	ldrh	r3, [r7, #24]
 800c972:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c974:	e077      	b.n	800ca66 <ndefT3TPollerReadBytes+0x196>
        }
        else if (nbRead != NDEF_T3T_BLOCKLEN)
 800c976:	8afb      	ldrh	r3, [r7, #22]
 800c978:	2b10      	cmp	r3, #16
 800c97a:	d002      	beq.n	800c982 <ndefT3TPollerReadBytes+0xb2>
        {
            /* Check length */
            result = ERR_MEM_CORRUPT;
 800c97c:	230e      	movs	r3, #14
 800c97e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800c980:	e071      	b.n	800ca66 <ndefT3TPollerReadBytes+0x196>
        }
        else
        {
            nbRead = (uint16_t) (nbRead - (uint16_t)startOffset);
 800c982:	8afa      	ldrh	r2, [r7, #22]
 800c984:	8b7b      	ldrh	r3, [r7, #26]
 800c986:	1ad3      	subs	r3, r2, r3
 800c988:	b29b      	uxth	r3, r3
 800c98a:	82fb      	strh	r3, [r7, #22]
            if ((uint32_t) nbRead > currentLen)
 800c98c:	8afb      	ldrh	r3, [r7, #22]
 800c98e:	461a      	mov	r2, r3
 800c990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c992:	4293      	cmp	r3, r2
 800c994:	d202      	bcs.n	800c99c <ndefT3TPollerReadBytes+0xcc>
            {
                nbRead = (uint16_t) currentLen;
 800c996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c998:	b29b      	uxth	r3, r3
 800c99a:	82fb      	strh	r3, [r7, #22]
            }
            if (nbRead > 0U)
 800c99c:	8afb      	ldrh	r3, [r7, #22]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d00a      	beq.n	800c9b8 <ndefT3TPollerReadBytes+0xe8>
            {
                (void)ST_MEMCPY(buf, &ctx->subCtx.t3t.rxbuf[offset], (uint32_t)nbRead);
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 800c9a8:	68fa      	ldr	r2, [r7, #12]
 800c9aa:	4413      	add	r3, r2
 800c9ac:	3302      	adds	r3, #2
 800c9ae:	8afa      	ldrh	r2, [r7, #22]
 800c9b0:	4619      	mov	r1, r3
 800c9b2:	6838      	ldr	r0, [r7, #0]
 800c9b4:	f00f fd7a 	bl	801c4ac <memcpy>
            }
            lvRcvLen   += (uint32_t) nbRead;
 800c9b8:	8afb      	ldrh	r3, [r7, #22]
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9be:	4413      	add	r3, r2
 800c9c0:	627b      	str	r3, [r7, #36]	@ 0x24
            currentLen -= (uint32_t) nbRead;
 800c9c2:	8afb      	ldrh	r3, [r7, #22]
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9c8:	1a9b      	subs	r3, r3, r2
 800c9ca:	62bb      	str	r3, [r7, #40]	@ 0x28
            startBlock++;
 800c9cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c9ce:	3301      	adds	r3, #1
 800c9d0:	847b      	strh	r3, [r7, #34]	@ 0x22
            ndefT3TLogD("ndefT3TPollerReadBytes currentLen: %d, startBlock %d\r\n", currentLen, startBlock);
        }
    }

    while ( (currentLen >= (uint32_t)blockLen) && (result == ERR_NONE) )
 800c9d2:	e048      	b.n	800ca66 <ndefT3TPollerReadBytes+0x196>
    {
        if ( currentLen < ((uint32_t)blockLen * nbBlocks) )
 800c9d4:	8bfb      	ldrh	r3, [r7, #30]
 800c9d6:	8c3a      	ldrh	r2, [r7, #32]
 800c9d8:	fb02 f303 	mul.w	r3, r2, r3
 800c9dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9de:	429a      	cmp	r2, r3
 800c9e0:	d204      	bcs.n	800c9ec <ndefT3TPollerReadBytes+0x11c>
        {
              /* Reduce the nb of blocks to read */
              nbBlocks =  (uint16_t) (currentLen / blockLen);
 800c9e2:	8bfb      	ldrh	r3, [r7, #30]
 800c9e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ea:	843b      	strh	r3, [r7, #32]
        }
        res = ndefT3TPollerReadBlocks(ctx, startBlock, (uint8_t)nbBlocks, ctx->subCtx.t3t.rxbuf, blockLen * nbBlocks, &nbRead);
 800c9ec:	8c3b      	ldrh	r3, [r7, #32]
 800c9ee:	b2d8      	uxtb	r0, r3
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	f503 748d 	add.w	r4, r3, #282	@ 0x11a
 800c9f6:	8bfa      	ldrh	r2, [r7, #30]
 800c9f8:	8c3b      	ldrh	r3, [r7, #32]
 800c9fa:	fb12 f303 	smulbb	r3, r2, r3
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800ca02:	f107 0216 	add.w	r2, r7, #22
 800ca06:	9201      	str	r2, [sp, #4]
 800ca08:	9300      	str	r3, [sp, #0]
 800ca0a:	4623      	mov	r3, r4
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	68f8      	ldr	r0, [r7, #12]
 800ca10:	f7ff fed2 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800ca14:	4603      	mov	r3, r0
 800ca16:	833b      	strh	r3, [r7, #24]
        if (res != ERR_NONE)
 800ca18:	8b3b      	ldrh	r3, [r7, #24]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d001      	beq.n	800ca22 <ndefT3TPollerReadBytes+0x152>
        {
            /* Check result */
            return res;
 800ca1e:	8b3b      	ldrh	r3, [r7, #24]
 800ca20:	e06a      	b.n	800caf8 <ndefT3TPollerReadBytes+0x228>
        }
        else if (nbRead != (blockLen * nbBlocks))
 800ca22:	8afb      	ldrh	r3, [r7, #22]
 800ca24:	4619      	mov	r1, r3
 800ca26:	8bfb      	ldrh	r3, [r7, #30]
 800ca28:	8c3a      	ldrh	r2, [r7, #32]
 800ca2a:	fb02 f303 	mul.w	r3, r2, r3
 800ca2e:	4299      	cmp	r1, r3
 800ca30:	d001      	beq.n	800ca36 <ndefT3TPollerReadBytes+0x166>
        {
            /* Check length */
            return ERR_MEM_CORRUPT;
 800ca32:	230e      	movs	r3, #14
 800ca34:	e060      	b.n	800caf8 <ndefT3TPollerReadBytes+0x228>
        }
        else
        {
            (void)ST_MEMCPY(&buf[lvRcvLen], ctx->subCtx.t3t.rxbuf, (uint32_t)currentLen);
 800ca36:	683a      	ldr	r2, [r7, #0]
 800ca38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca3a:	18d0      	adds	r0, r2, r3
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	f503 738d 	add.w	r3, r3, #282	@ 0x11a
 800ca42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca44:	4619      	mov	r1, r3
 800ca46:	f00f fd31 	bl	801c4ac <memcpy>
            lvRcvLen   += nbRead;
 800ca4a:	8afb      	ldrh	r3, [r7, #22]
 800ca4c:	461a      	mov	r2, r3
 800ca4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca50:	4413      	add	r3, r2
 800ca52:	627b      	str	r3, [r7, #36]	@ 0x24
            currentLen -= nbRead;
 800ca54:	8afb      	ldrh	r3, [r7, #22]
 800ca56:	461a      	mov	r2, r3
 800ca58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca5a:	1a9b      	subs	r3, r3, r2
 800ca5c:	62bb      	str	r3, [r7, #40]	@ 0x28
            startBlock += nbBlocks;
 800ca5e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ca60:	8c3b      	ldrh	r3, [r7, #32]
 800ca62:	4413      	add	r3, r2
 800ca64:	847b      	strh	r3, [r7, #34]	@ 0x22
    while ( (currentLen >= (uint32_t)blockLen) && (result == ERR_NONE) )
 800ca66:	8bfb      	ldrh	r3, [r7, #30]
 800ca68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca6a:	429a      	cmp	r2, r3
 800ca6c:	d302      	bcc.n	800ca74 <ndefT3TPollerReadBytes+0x1a4>
 800ca6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d0af      	beq.n	800c9d4 <ndefT3TPollerReadBytes+0x104>
            ndefT3TLogD("ndefT3TPollerReadBytes currentLen: %d, startBlock %d\r\n", currentLen, startBlock);
        }
    }
    if ( (currentLen > 0U) && (result == ERR_NONE) )
 800ca74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d02f      	beq.n	800cada <ndefT3TPollerReadBytes+0x20a>
 800ca7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d12c      	bne.n	800cada <ndefT3TPollerReadBytes+0x20a>
    {
        /* Unaligned read, need to use a tmp buffer */
        res = ndefT3TPollerReadBlocks(ctx, startBlock, 1U /* One block */, ctx->subCtx.t3t.rxbuf, blockLen, &nbRead);
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f503 728d 	add.w	r2, r3, #282	@ 0x11a
 800ca86:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800ca88:	f107 0316 	add.w	r3, r7, #22
 800ca8c:	9301      	str	r3, [sp, #4]
 800ca8e:	8bfb      	ldrh	r3, [r7, #30]
 800ca90:	9300      	str	r3, [sp, #0]
 800ca92:	4613      	mov	r3, r2
 800ca94:	2201      	movs	r2, #1
 800ca96:	68f8      	ldr	r0, [r7, #12]
 800ca98:	f7ff fe8e 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	833b      	strh	r3, [r7, #24]
        if (res != ERR_NONE)
 800caa0:	8b3b      	ldrh	r3, [r7, #24]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d001      	beq.n	800caaa <ndefT3TPollerReadBytes+0x1da>
        {
            /* Check result */
            return res;
 800caa6:	8b3b      	ldrh	r3, [r7, #24]
 800caa8:	e026      	b.n	800caf8 <ndefT3TPollerReadBytes+0x228>
        }
        else if (nbRead != NDEF_T3T_BLOCKLEN)
 800caaa:	8afb      	ldrh	r3, [r7, #22]
 800caac:	2b10      	cmp	r3, #16
 800caae:	d001      	beq.n	800cab4 <ndefT3TPollerReadBytes+0x1e4>
        {
            /* Check length */
            return ERR_MEM_CORRUPT;
 800cab0:	230e      	movs	r3, #14
 800cab2:	e021      	b.n	800caf8 <ndefT3TPollerReadBytes+0x228>
        }
        else
        {
            /* MISRA: PRQA requires to check the length to copy, IAR doesn't */
            if (currentLen > 0U)
 800cab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d009      	beq.n	800cace <ndefT3TPollerReadBytes+0x1fe>
            {
                (void)ST_MEMCPY(&buf[lvRcvLen], ctx->subCtx.t3t.rxbuf, (uint32_t)currentLen);
 800caba:	683a      	ldr	r2, [r7, #0]
 800cabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cabe:	18d0      	adds	r0, r2, r3
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	f503 738d 	add.w	r3, r3, #282	@ 0x11a
 800cac6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cac8:	4619      	mov	r1, r3
 800caca:	f00f fcef 	bl	801c4ac <memcpy>
            }
            lvRcvLen   += (uint32_t) currentLen;
 800cace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad2:	4413      	add	r3, r2
 800cad4:	627b      	str	r3, [r7, #36]	@ 0x24
            currentLen -= (uint32_t) currentLen;
 800cad6:	2300      	movs	r3, #0
 800cad8:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
    }
    if ( (currentLen == 0U) && (result == ERR_NONE) )
 800cada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d104      	bne.n	800caea <ndefT3TPollerReadBytes+0x21a>
 800cae0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d101      	bne.n	800caea <ndefT3TPollerReadBytes+0x21a>
    {
        result = ERR_NONE;
 800cae6:	2300      	movs	r3, #0
 800cae8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }
    if( rcvdLen != NULL )
 800caea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800caec:	2b00      	cmp	r3, #0
 800caee:	d002      	beq.n	800caf6 <ndefT3TPollerReadBytes+0x226>
    {
        *rcvdLen = lvRcvLen;
 800caf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800caf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800caf4:	601a      	str	r2, [r3, #0]
    }
    return result;
 800caf6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3734      	adds	r7, #52	@ 0x34
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd90      	pop	{r4, r7, pc}

0800cb00 <ndefT3TPollerReadAttributeInformationBlock>:

/*******************************************************************************/
static ReturnCode ndefT3TPollerReadAttributeInformationBlock(ndefContext *ctx)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b088      	sub	sp, #32
 800cb04:	af02      	add	r7, sp, #8
 800cb06:	6078      	str	r0, [r7, #4]
    /* Follow 7.4.1 NDEF Detection Procedure */
    ReturnCode   retcode;
    uint8_t*     rxbuf;
    uint16_t     checksum_received;
    uint16_t     checksum_computed = 0U;
 800cb08:	2300      	movs	r3, #0
 800cb0a:	82fb      	strh	r3, [r7, #22]
    uint16_t     rcvLen            = 0U;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	817b      	strh	r3, [r7, #10]
    uint8_t      i;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d003      	beq.n	800cb1e <ndefT3TPollerReadAttributeInformationBlock+0x1e>
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	2b03      	cmp	r3, #3
 800cb1c:	d001      	beq.n	800cb22 <ndefT3TPollerReadAttributeInformationBlock+0x22>
    {
        return ERR_PARAM;
 800cb1e:	2307      	movs	r3, #7
 800cb20:	e079      	b.n	800cc16 <ndefT3TPollerReadAttributeInformationBlock+0x116>
    }
    rxbuf   = ctx->ccBuf;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	33a0      	adds	r3, #160	@ 0xa0
 800cb26:	613b      	str	r3, [r7, #16]
    retcode = ndefT3TPollerReadBlocks( ctx, NDEF_T3T_ATTRIB_INFO_BLOCK_NB, 1U /* One block */, rxbuf, NDEF_T3T_BLOCK_SIZE, &rcvLen );
 800cb28:	f107 030a 	add.w	r3, r7, #10
 800cb2c:	9301      	str	r3, [sp, #4]
 800cb2e:	2310      	movs	r3, #16
 800cb30:	9300      	str	r3, [sp, #0]
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	2201      	movs	r2, #1
 800cb36:	2100      	movs	r1, #0
 800cb38:	6878      	ldr	r0, [r7, #4]
 800cb3a:	f7ff fe3d 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	81fb      	strh	r3, [r7, #14]
    if ( (retcode != ERR_NONE) && (rcvLen != NDEF_T3T_BLOCK_SIZE) )
 800cb42:	89fb      	ldrh	r3, [r7, #14]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d004      	beq.n	800cb52 <ndefT3TPollerReadAttributeInformationBlock+0x52>
 800cb48:	897b      	ldrh	r3, [r7, #10]
 800cb4a:	2b10      	cmp	r3, #16
 800cb4c:	d001      	beq.n	800cb52 <ndefT3TPollerReadAttributeInformationBlock+0x52>
    {
        return retcode;
 800cb4e:	89fb      	ldrh	r3, [r7, #14]
 800cb50:	e061      	b.n	800cc16 <ndefT3TPollerReadAttributeInformationBlock+0x116>
    }
    /* Now compute checksum */
    for(i = 0U; i < NDEF_T3T_ATTRIB_INFO_CHECKSUM_LEN; i++)
 800cb52:	2300      	movs	r3, #0
 800cb54:	757b      	strb	r3, [r7, #21]
 800cb56:	e00a      	b.n	800cb6e <ndefT3TPollerReadAttributeInformationBlock+0x6e>
    {
        checksum_computed += (uint16_t) rxbuf[i];
 800cb58:	7d7b      	ldrb	r3, [r7, #21]
 800cb5a:	693a      	ldr	r2, [r7, #16]
 800cb5c:	4413      	add	r3, r2
 800cb5e:	781b      	ldrb	r3, [r3, #0]
 800cb60:	461a      	mov	r2, r3
 800cb62:	8afb      	ldrh	r3, [r7, #22]
 800cb64:	4413      	add	r3, r2
 800cb66:	82fb      	strh	r3, [r7, #22]
    for(i = 0U; i < NDEF_T3T_ATTRIB_INFO_CHECKSUM_LEN; i++)
 800cb68:	7d7b      	ldrb	r3, [r7, #21]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	757b      	strb	r3, [r7, #21]
 800cb6e:	7d7b      	ldrb	r3, [r7, #21]
 800cb70:	2b0d      	cmp	r3, #13
 800cb72:	d9f1      	bls.n	800cb58 <ndefT3TPollerReadAttributeInformationBlock+0x58>
    }
    checksum_received = ((uint16_t)rxbuf[NDEF_T3T_ATTRIB_INFO_CHECKSUM_LEN] << 8U) + (uint16_t)rxbuf[NDEF_T3T_ATTRIB_INFO_CHECKSUM_LEN+ 1U];
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	330e      	adds	r3, #14
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	021b      	lsls	r3, r3, #8
 800cb7c:	b29b      	uxth	r3, r3
 800cb7e:	693a      	ldr	r2, [r7, #16]
 800cb80:	320f      	adds	r2, #15
 800cb82:	7812      	ldrb	r2, [r2, #0]
 800cb84:	4413      	add	r3, r2
 800cb86:	81bb      	strh	r3, [r7, #12]
    if (checksum_received !=  checksum_computed)
 800cb88:	89ba      	ldrh	r2, [r7, #12]
 800cb8a:	8afb      	ldrh	r3, [r7, #22]
 800cb8c:	429a      	cmp	r2, r3
 800cb8e:	d001      	beq.n	800cb94 <ndefT3TPollerReadAttributeInformationBlock+0x94>
    {
        return ERR_REQUEST;
 800cb90:	2305      	movs	r3, #5
 800cb92:	e040      	b.n	800cc16 <ndefT3TPollerReadAttributeInformationBlock+0x116>
    }

    /* Now copy the attribute struct */
    ctx->cc.t3t.majorVersion  = ( rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_VERSION] >> 4U);
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	781b      	ldrb	r3, [r3, #0]
 800cb98:	091b      	lsrs	r3, r3, #4
 800cb9a:	b2da      	uxtb	r2, r3
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    ctx->cc.t3t.minorVersion  = ( rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_VERSION] & 0xFU);
 800cba2:	693b      	ldr	r3, [r7, #16]
 800cba4:	781b      	ldrb	r3, [r3, #0]
 800cba6:	f003 030f 	and.w	r3, r3, #15
 800cbaa:	b2da      	uxtb	r2, r3
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    ctx->cc.t3t.nbR           = rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_NBR];
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	785a      	ldrb	r2, [r3, #1]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    ctx->cc.t3t.nbW           = rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_NBW];
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	789a      	ldrb	r2, [r3, #2]
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
    ctx->cc.t3t.nMaxB         = ((uint16_t)rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_MAXB] << 8U) + (uint16_t)rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_MAXB + 1U];
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	3303      	adds	r3, #3
 800cbca:	781b      	ldrb	r3, [r3, #0]
 800cbcc:	021b      	lsls	r3, r3, #8
 800cbce:	b29b      	uxth	r3, r3
 800cbd0:	693a      	ldr	r2, [r7, #16]
 800cbd2:	3204      	adds	r2, #4
 800cbd4:	7812      	ldrb	r2, [r2, #0]
 800cbd6:	4413      	add	r3, r2
 800cbd8:	b29a      	uxth	r2, r3
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    ctx->cc.t3t.writeFlag     = rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_FLAG_W];
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	7a5a      	ldrb	r2, [r3, #9]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
    ctx->cc.t3t.rwFlag        = rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_FLAG_RW];
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	7a9a      	ldrb	r2, [r3, #10]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
    ctx->cc.t3t.Ln            =   ((uint32_t)rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_FLAG_LN + 0U] << 0x10U)
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	330b      	adds	r3, #11
 800cbf8:	781b      	ldrb	r3, [r3, #0]
 800cbfa:	041a      	lsls	r2, r3, #16
                                | ((uint32_t)rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_FLAG_LN + 1U] << 0x8U)
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	330c      	adds	r3, #12
 800cc00:	781b      	ldrb	r3, [r3, #0]
 800cc02:	021b      	lsls	r3, r3, #8
 800cc04:	4313      	orrs	r3, r2
                                |  (uint32_t)rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_FLAG_LN + 2U];
 800cc06:	693a      	ldr	r2, [r7, #16]
 800cc08:	320d      	adds	r2, #13
 800cc0a:	7812      	ldrb	r2, [r2, #0]
 800cc0c:	431a      	orrs	r2, r3
    ctx->cc.t3t.Ln            =   ((uint32_t)rxbuf[NDEF_T3T_ATTRIB_INFO_OFFSET_FLAG_LN + 0U] << 0x10U)
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
     return ERR_NONE;
 800cc14:	2300      	movs	r3, #0
}
 800cc16:	4618      	mov	r0, r3
 800cc18:	3718      	adds	r7, #24
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}

0800cc1e <ndefT3TPollerContextInitialization>:

/*******************************************************************************/
ReturnCode ndefT3TPollerContextInitialization(ndefContext *ctx, const ndefDevice *dev)
{
 800cc1e:	b580      	push	{r7, lr}
 800cc20:	b082      	sub	sp, #8
 800cc22:	af00      	add	r7, sp, #0
 800cc24:	6078      	str	r0, [r7, #4]
 800cc26:	6039      	str	r1, [r7, #0]
    if( (ctx == NULL) || (dev == NULL) || !ndefT3TisT3TDevice(dev) )
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d006      	beq.n	800cc3c <ndefT3TPollerContextInitialization+0x1e>
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d003      	beq.n	800cc3c <ndefT3TPollerContextInitialization+0x1e>
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	2b02      	cmp	r3, #2
 800cc3a:	d001      	beq.n	800cc40 <ndefT3TPollerContextInitialization+0x22>
    {
        return ERR_PARAM;
 800cc3c:	2307      	movs	r3, #7
 800cc3e:	e017      	b.n	800cc70 <ndefT3TPollerContextInitialization+0x52>
    }

    (void)ST_MEMCPY(&ctx->device, dev, sizeof(ctx->device));
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	3304      	adds	r3, #4
 800cc44:	2278      	movs	r2, #120	@ 0x78
 800cc46:	6839      	ldr	r1, [r7, #0]
 800cc48:	4618      	mov	r0, r3
 800cc4a:	f00f fc2f 	bl	801c4ac <memcpy>

    ST_MEMCPY(&ctx->subCtx.t3t.NFCID2, dev->dev.nfcf.sensfRes.NFCID2, sizeof(ctx->subCtx.t3t.NFCID2));
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	f103 00b8 	add.w	r0, r3, #184	@ 0xb8
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	3303      	adds	r3, #3
 800cc58:	2208      	movs	r2, #8
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	f00f fc26 	bl	801c4ac <memcpy>

    ctx->type                    = NDEF_DEV_T3T;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2203      	movs	r2, #3
 800cc64:	701a      	strb	r2, [r3, #0]
    ctx->state                   = NDEF_STATE_INVALID;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return ERR_NONE;
 800cc6e:	2300      	movs	r3, #0
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3708      	adds	r7, #8
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <ndefT3TPollerNdefDetect>:

/*******************************************************************************/
ReturnCode ndefT3TPollerNdefDetect(ndefContext *ctx, ndefInfo *info)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b08c      	sub	sp, #48	@ 0x30
 800cc7c:	af02      	add	r7, sp, #8
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6039      	str	r1, [r7, #0]
    ReturnCode        retcode;
    rfalFeliCaPollRes pollRes[NDEF_T3T_MAX_DEVICE];
    uint8_t           devCnt     = NDEF_T3T_MAX_DEVICE;
 800cc82:	2301      	movs	r3, #1
 800cc84:	73fb      	strb	r3, [r7, #15]
    uint8_t           collisions = 0U;
 800cc86:	2300      	movs	r3, #0
 800cc88:	73bb      	strb	r3, [r7, #14]

    if( info != NULL )
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d011      	beq.n	800ccb4 <ndefT3TPollerNdefDetect+0x3c>
    {
        info->state                = NDEF_STATE_INVALID;
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	2200      	movs	r2, #0
 800cc94:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = 0U;
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = 0U;
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	2200      	movs	r2, #0
 800cca0:	705a      	strb	r2, [r3, #1]
        info->areaLen              = 0U;
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	2200      	movs	r2, #0
 800cca6:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = 0U;
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	609a      	str	r2, [r3, #8]
        info->messageLen           = 0U;
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	60da      	str	r2, [r3, #12]
    }

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d003      	beq.n	800ccc2 <ndefT3TPollerNdefDetect+0x4a>
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	781b      	ldrb	r3, [r3, #0]
 800ccbe:	2b03      	cmp	r3, #3
 800ccc0:	d001      	beq.n	800ccc6 <ndefT3TPollerNdefDetect+0x4e>
    {
        return ERR_PARAM;
 800ccc2:	2307      	movs	r3, #7
 800ccc4:	e088      	b.n	800cdd8 <ndefT3TPollerNdefDetect+0x160>
    }
    ctx->state = NDEF_STATE_INVALID;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    /* TS T3T v1.0 7.4.1.1 the Reader/Writer SHALL send a SENSF_REQ Command with System Code set to 12FCh. */
    retcode = rfalNfcfPollerPoll( RFAL_FELICA_1_SLOT, NDEF_T3T_SYSTEMCODE, (uint8_t)RFAL_FELICA_POLL_RC_NO_REQUEST, pollRes, &devCnt, &collisions );
 800ccce:	f107 0210 	add.w	r2, r7, #16
 800ccd2:	f107 030e 	add.w	r3, r7, #14
 800ccd6:	9301      	str	r3, [sp, #4]
 800ccd8:	f107 030f 	add.w	r3, r7, #15
 800ccdc:	9300      	str	r3, [sp, #0]
 800ccde:	4613      	mov	r3, r2
 800cce0:	2200      	movs	r2, #0
 800cce2:	f241 21fc 	movw	r1, #4860	@ 0x12fc
 800cce6:	2000      	movs	r0, #0
 800cce8:	f00d fae6 	bl	801a2b8 <rfalNfcfPollerPoll>
 800ccec:	4603      	mov	r3, r0
 800ccee:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if( retcode != ERR_NONE )
 800ccf0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d001      	beq.n	800ccfa <ndefT3TPollerNdefDetect+0x82>
    {
        /* TS T3T v1.0 7.4.1.2 Conclude procedure. */
        return retcode;
 800ccf6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ccf8:	e06e      	b.n	800cdd8 <ndefT3TPollerNdefDetect+0x160>
    }

    /* Check if UID of the first card is the same */
    if( ST_BYTECMP(&(pollRes[0U][NDEF_T3T_SENSFRES_NFCID2]), ctx->subCtx.t3t.NFCID2, RFAL_NFCF_NFCID2_LEN ) != 0 )
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f103 01b8 	add.w	r1, r3, #184	@ 0xb8
 800cd00:	f107 0310 	add.w	r3, r7, #16
 800cd04:	3302      	adds	r3, #2
 800cd06:	2208      	movs	r2, #8
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f00f fb71 	bl	801c3f0 <memcmp>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d001      	beq.n	800cd18 <ndefT3TPollerNdefDetect+0xa0>
    {
        return ERR_REQUEST; /* Wrong UID */
 800cd14:	2305      	movs	r3, #5
 800cd16:	e05f      	b.n	800cdd8 <ndefT3TPollerNdefDetect+0x160>
    }

    /* TS T3T v1.0 7.4.1.3 The Reader/Writer SHALL read the Attribute Information Block using the CHECK Command. */
    /* TS T3T v1.0 7.4.1.4 The Reader/Writer SHALL verify the value of Checksum of the Attribute Information Block. */
    retcode = ndefT3TPollerReadAttributeInformationBlock(ctx);
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f7ff fef1 	bl	800cb00 <ndefT3TPollerReadAttributeInformationBlock>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if( retcode != ERR_NONE )
 800cd22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d001      	beq.n	800cd2c <ndefT3TPollerNdefDetect+0xb4>
    {
        return retcode;
 800cd28:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cd2a:	e055      	b.n	800cdd8 <ndefT3TPollerNdefDetect+0x160>
    }

    /* TS T3T v1.0 7.4.1.6 The Reader/Writer SHALL check if it supports the NDEF mapping version number based on the rules given in Section 7.3. */
    if( ctx->cc.t3t.majorVersion != ndefMajorVersion(NDEF_T3T_ATTRIB_INFO_VERSION_1_0) )
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d001      	beq.n	800cd3a <ndefT3TPollerNdefDetect+0xc2>
    {
        return ERR_REQUEST;
 800cd36:	2305      	movs	r3, #5
 800cd38:	e04e      	b.n	800cdd8 <ndefT3TPollerNdefDetect+0x160>
    }

    ctx->messageLen     = ctx->cc.t3t.Ln;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset  = NDEF_T3T_AREA_OFFSET;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2210      	movs	r2, #16
 800cd4a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->areaLen        = (uint32_t)ctx->cc.t3t.nMaxB * NDEF_T3T_BLOCK_SIZE;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 800cd54:	011a      	lsls	r2, r3, #4
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    ctx->state          = NDEF_STATE_INITIALIZED;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    if (ctx->messageLen > 0U)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d012      	beq.n	800cd94 <ndefT3TPollerNdefDetect+0x11c>
    {
        if (ctx->cc.t3t.rwFlag == NDEF_T3T_FLAG_RW)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d104      	bne.n	800cd82 <ndefT3TPollerNdefDetect+0x10a>
        {
            ctx->state = NDEF_STATE_READWRITE;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2202      	movs	r2, #2
 800cd7c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800cd80:	e008      	b.n	800cd94 <ndefT3TPollerNdefDetect+0x11c>
        }
        else
        {
            if (ctx->cc.t3t.rwFlag == NDEF_T3T_FLAG_RO)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d103      	bne.n	800cd94 <ndefT3TPollerNdefDetect+0x11c>
            {
                ctx->state = NDEF_STATE_READONLY;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2203      	movs	r2, #3
 800cd90:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            }
        }
    }

    if( info != NULL )
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d01d      	beq.n	800cdd6 <ndefT3TPollerNdefDetect+0x15e>
    {
        info->state                = ctx->state;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = ctx->cc.t3t.majorVersion;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = ctx->cc.t3t.minorVersion;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	705a      	strb	r2, [r3, #1]
        info->areaLen              = ctx->areaLen;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = ctx->areaLen;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	609a      	str	r2, [r3, #8]
        info->messageLen           = ctx->messageLen;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	60da      	str	r2, [r3, #12]
    }

    return ERR_NONE;
 800cdd6:	2300      	movs	r3, #0
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3728      	adds	r7, #40	@ 0x28
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}

0800cde0 <ndefT3TPollerReadRawMessage>:

/*******************************************************************************/
ReturnCode ndefT3TPollerReadRawMessage(ndefContext *ctx, uint8_t *buf, uint32_t bufLen, uint32_t *rcvdLen, bool single)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b088      	sub	sp, #32
 800cde4:	af02      	add	r7, sp, #8
 800cde6:	60f8      	str	r0, [r7, #12]
 800cde8:	60b9      	str	r1, [r7, #8]
 800cdea:	607a      	str	r2, [r7, #4]
 800cdec:	603b      	str	r3, [r7, #0]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) || (buf == NULL) )
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d006      	beq.n	800ce02 <ndefT3TPollerReadRawMessage+0x22>
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	2b03      	cmp	r3, #3
 800cdfa:	d102      	bne.n	800ce02 <ndefT3TPollerReadRawMessage+0x22>
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d101      	bne.n	800ce06 <ndefT3TPollerReadRawMessage+0x26>
    {
        return ERR_PARAM;
 800ce02:	2307      	movs	r3, #7
 800ce04:	e06c      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
    }
    ndefT3TLogD("ndefT3TPollerReadRawMessage messageLen: %d\r\n", ctx->messageLen);

    /* TS T3T v1.0 7.4.2: This procedure assumes that the Reader/Writer has successfully performed the NDEF detection procedure at least once. */
    
    if( !single )
 800ce06:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ce0a:	f083 0301 	eor.w	r3, r3, #1
 800ce0e:	b2db      	uxtb	r3, r3
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d039      	beq.n	800ce88 <ndefT3TPollerReadRawMessage+0xa8>
    {
        ctx->state = NDEF_STATE_INVALID;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2200      	movs	r2, #0
 800ce18:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        ret = ndefT3TPollerReadAttributeInformationBlock(ctx);
 800ce1c:	68f8      	ldr	r0, [r7, #12]
 800ce1e:	f7ff fe6f 	bl	800cb00 <ndefT3TPollerReadAttributeInformationBlock>
 800ce22:	4603      	mov	r3, r0
 800ce24:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800ce26:	8afb      	ldrh	r3, [r7, #22]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d001      	beq.n	800ce30 <ndefT3TPollerReadRawMessage+0x50>
        {
            return ret;
 800ce2c:	8afb      	ldrh	r3, [r7, #22]
 800ce2e:	e057      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
        }
        ctx->messageLen = ctx->cc.t3t.Ln;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        if( ctx->messageLen == 0U )
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d10b      	bne.n	800ce5e <ndefT3TPollerReadRawMessage+0x7e>
        {
            if( ctx->cc.t3t.rwFlag != NDEF_T3T_FLAG_RW )
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	d001      	beq.n	800ce54 <ndefT3TPollerReadRawMessage+0x74>
            {
                return ERR_WRONG_STATE;
 800ce50:	2321      	movs	r3, #33	@ 0x21
 800ce52:	e045      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
            }
            ctx->state = NDEF_STATE_INITIALIZED;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	2201      	movs	r2, #1
 800ce58:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800ce5c:	e014      	b.n	800ce88 <ndefT3TPollerReadRawMessage+0xa8>
        }
        else
        {
            if( ctx->cc.t3t.rwFlag == NDEF_T3T_FLAG_RW )
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d104      	bne.n	800ce72 <ndefT3TPollerReadRawMessage+0x92>
            {
                ctx->state = NDEF_STATE_READWRITE;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2202      	movs	r2, #2
 800ce6c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800ce70:	e00a      	b.n	800ce88 <ndefT3TPollerReadRawMessage+0xa8>
            }
            else
            {
                if (ctx->cc.t3t.rwFlag != NDEF_T3T_FLAG_RO)
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d001      	beq.n	800ce80 <ndefT3TPollerReadRawMessage+0xa0>
                {
                    return ERR_WRONG_STATE;
 800ce7c:	2321      	movs	r3, #33	@ 0x21
 800ce7e:	e02f      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
                }
                ctx->state = NDEF_STATE_READONLY;
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	2203      	movs	r2, #3
 800ce84:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            }
        }
    }
    
    if ( ctx->state <= NDEF_STATE_INITIALIZED )
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d801      	bhi.n	800ce96 <ndefT3TPollerReadRawMessage+0xb6>
    {
        return ERR_WRONG_STATE;
 800ce92:	2321      	movs	r3, #33	@ 0x21
 800ce94:	e024      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
    }
    /* TS T3T v1.0 7.4.2.1: If the WriteFlag remembered during the NDEF detection procedure is set to ON, the NDEF data may be inconsistent ...*/
    if( ndefT3TIsWriteFlagON(ctx->cc.t3t.writeFlag) )
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800ce9c:	2b0f      	cmp	r3, #15
 800ce9e:	d101      	bne.n	800cea4 <ndefT3TPollerReadRawMessage+0xc4>
    {
        /*  TS T3T v1.0 7.4.2.1: ... the Reader/Writer SHALL conclude the NDEF read procedure*/
        return ERR_WRONG_STATE;
 800cea0:	2321      	movs	r3, #33	@ 0x21
 800cea2:	e01d      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
    }

    if( ctx->messageLen > bufLen )
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ceaa:	687a      	ldr	r2, [r7, #4]
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d201      	bcs.n	800ceb4 <ndefT3TPollerReadRawMessage+0xd4>
    {
        return ERR_NOMEM;
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	e015      	b.n	800cee0 <ndefT3TPollerReadRawMessage+0x100>
    }

    /*  TS T3T v1.0 7.4.2.2: Read NDEF data */
    ret = ndefT3TPollerReadBytes( ctx, ctx->messageOffset, ctx->messageLen, buf, rcvdLen );
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	9300      	str	r3, [sp, #0]
 800cec4:	68bb      	ldr	r3, [r7, #8]
 800cec6:	68f8      	ldr	r0, [r7, #12]
 800cec8:	f7ff fd02 	bl	800c8d0 <ndefT3TPollerReadBytes>
 800cecc:	4603      	mov	r3, r0
 800cece:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800ced0:	8afb      	ldrh	r3, [r7, #22]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d003      	beq.n	800cede <ndefT3TPollerReadRawMessage+0xfe>
    {
        ctx->state = NDEF_STATE_INVALID;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2200      	movs	r2, #0
 800ceda:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    return ret;
 800cede:	8afb      	ldrh	r3, [r7, #22]
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3718      	adds	r7, #24
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <ndefT3TPollerWriteBlocks>:

#if NDEF_FEATURE_FULL_API

/*******************************************************************************/
static ReturnCode ndefT3TPollerWriteBlocks(ndefContext *ctx, uint16_t blockNum, uint8_t nbBlocks, const uint8_t* dataBlocks)
{
 800cee8:	b590      	push	{r4, r7, lr}
 800ceea:	b091      	sub	sp, #68	@ 0x44
 800ceec:	af04      	add	r7, sp, #16
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	607b      	str	r3, [r7, #4]
 800cef2:	460b      	mov	r3, r1
 800cef4:	817b      	strh	r3, [r7, #10]
 800cef6:	4613      	mov	r3, r2
 800cef8:	727b      	strb	r3, [r7, #9]
    ReturnCode                 ret;
    rfalNfcfServBlockListParam servBlock;
    rfalNfcfBlockListElem*     listBlocks;
    uint8_t                    index;
    rfalNfcfServ               serviceCodeLst = 0x0009U;
 800cefa:	2309      	movs	r3, #9
 800cefc:	827b      	strh	r3, [r7, #18]

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d003      	beq.n	800cf0c <ndefT3TPollerWriteBlocks+0x24>
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	2b03      	cmp	r3, #3
 800cf0a:	d001      	beq.n	800cf10 <ndefT3TPollerWriteBlocks+0x28>
    {
        return ERR_PARAM;
 800cf0c:	2307      	movs	r3, #7
 800cf0e:	e04e      	b.n	800cfae <ndefT3TPollerWriteBlocks+0xc6>
    }

    listBlocks = ctx->subCtx.t3t.listBlocks;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800cf16:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (index = 0U; index < nbBlocks; index++)
 800cf18:	2300      	movs	r3, #0
 800cf1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cf1e:	e022      	b.n	800cf66 <ndefT3TPollerWriteBlocks+0x7e>
    {
        /* Write each block number (16 bits per block address) */
        listBlocks[index].blockNum = (uint16_t)( blockNum + (uint16_t) index);
 800cf20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf24:	b299      	uxth	r1, r3
 800cf26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf2a:	009b      	lsls	r3, r3, #2
 800cf2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf2e:	4413      	add	r3, r2
 800cf30:	897a      	ldrh	r2, [r7, #10]
 800cf32:	440a      	add	r2, r1
 800cf34:	b292      	uxth	r2, r2
 800cf36:	805a      	strh	r2, [r3, #2]
        listBlocks[index].conf     = ((listBlocks[index].blockNum > 0xFFU) ? 0U : RFAL_NFCF_BLOCKLISTELEM_LEN_BIT);
 800cf38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf3c:	009b      	lsls	r3, r3, #2
 800cf3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf40:	4413      	add	r3, r2
 800cf42:	885b      	ldrh	r3, [r3, #2]
 800cf44:	2bff      	cmp	r3, #255	@ 0xff
 800cf46:	d901      	bls.n	800cf4c <ndefT3TPollerWriteBlocks+0x64>
 800cf48:	2100      	movs	r1, #0
 800cf4a:	e000      	b.n	800cf4e <ndefT3TPollerWriteBlocks+0x66>
 800cf4c:	2180      	movs	r1, #128	@ 0x80
 800cf4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf56:	4413      	add	r3, r2
 800cf58:	460a      	mov	r2, r1
 800cf5a:	701a      	strb	r2, [r3, #0]
    for (index = 0U; index < nbBlocks; index++)
 800cf5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf60:	3301      	adds	r3, #1
 800cf62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cf66:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cf6a:	7a7b      	ldrb	r3, [r7, #9]
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	d3d7      	bcc.n	800cf20 <ndefT3TPollerWriteBlocks+0x38>
    }
    servBlock.numServ   = 1U;
 800cf70:	2301      	movs	r3, #1
 800cf72:	753b      	strb	r3, [r7, #20]
    servBlock.servList  = &serviceCodeLst;
 800cf74:	f107 0312 	add.w	r3, r7, #18
 800cf78:	61bb      	str	r3, [r7, #24]
    servBlock.numBlock  = nbBlocks;
 800cf7a:	7a7b      	ldrb	r3, [r7, #9]
 800cf7c:	773b      	strb	r3, [r7, #28]
    servBlock.blockList = listBlocks;
 800cf7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf80:	623b      	str	r3, [r7, #32]

    ret = rfalNfcfPollerUpdate( ctx->subCtx.t3t.NFCID2, &servBlock, ctx->subCtx.t3t.txbuf, (uint16_t)sizeof(ctx->subCtx.t3t.txbuf), dataBlocks, ctx->subCtx.t3t.rxbuf, (uint16_t)sizeof(ctx->subCtx.t3t.rxbuf));
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	f103 00b8 	add.w	r0, r3, #184	@ 0xb8
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	f503 738d 	add.w	r3, r3, #282	@ 0x11a
 800cf94:	f107 0114 	add.w	r1, r7, #20
 800cf98:	244d      	movs	r4, #77	@ 0x4d
 800cf9a:	9402      	str	r4, [sp, #8]
 800cf9c:	9301      	str	r3, [sp, #4]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	9300      	str	r3, [sp, #0]
 800cfa2:	235a      	movs	r3, #90	@ 0x5a
 800cfa4:	f00d fbd6 	bl	801a754 <rfalNfcfPollerUpdate>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	84fb      	strh	r3, [r7, #38]	@ 0x26

    return ret;
 800cfac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800cfae:	4618      	mov	r0, r3
 800cfb0:	3734      	adds	r7, #52	@ 0x34
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd90      	pop	{r4, r7, pc}

0800cfb6 <ndefT3TPollerWriteBytes>:

/*******************************************************************************/
ReturnCode ndefT3TPollerWriteBytes(ndefContext *ctx, uint32_t offset, const uint8_t *buf, uint32_t len, bool pad, bool writeTerminator)
{
 800cfb6:	b580      	push	{r7, lr}
 800cfb8:	b092      	sub	sp, #72	@ 0x48
 800cfba:	af02      	add	r7, sp, #8
 800cfbc:	60f8      	str	r0, [r7, #12]
 800cfbe:	60b9      	str	r1, [r7, #8]
 800cfc0:	607a      	str	r2, [r7, #4]
 800cfc2:	603b      	str	r3, [r7, #0]
    uint16_t        nbRead;
    uint16_t        nbWrite;
    uint16_t        res;
    uint32_t        currentLen = len;
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t        txtLen     = 0U;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	637b      	str	r3, [r7, #52]	@ 0x34
    const uint16_t  blockLen   = (uint16_t) NDEF_T3T_BLOCKLEN;
 800cfcc:	2310      	movs	r3, #16
 800cfce:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint16_t        nbBlocks   = (uint16_t) NDEF_T3T_MAX_NB_BLOCKS;
 800cfd0:	2304      	movs	r3, #4
 800cfd2:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t        startBlock = (uint16_t) (offset / blockLen);
 800cfd4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cfd6:	68ba      	ldr	r2, [r7, #8]
 800cfd8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfdc:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t        startAddr  = (uint16_t) (startBlock * blockLen);
 800cfde:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800cfe0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cfe2:	fb12 f303 	smulbb	r3, r2, r3
 800cfe6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint16_t        startOffset= (uint16_t) (offset -  (uint32_t) startAddr);
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	b29a      	uxth	r2, r3
 800cfec:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cfee:	1ad3      	subs	r3, r2, r3
 800cff0:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint8_t         tmpBuf[NDEF_T3T_BLOCKLEN];

    NO_WARNING(writeTerminator); /* Unused parameter */
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) || (len == 0U) )
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d006      	beq.n	800d006 <ndefT3TPollerWriteBytes+0x50>
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	781b      	ldrb	r3, [r3, #0]
 800cffc:	2b03      	cmp	r3, #3
 800cffe:	d102      	bne.n	800d006 <ndefT3TPollerWriteBytes+0x50>
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d101      	bne.n	800d00a <ndefT3TPollerWriteBytes+0x54>
    {
        return ERR_PARAM;
 800d006:	2307      	movs	r3, #7
 800d008:	e0e2      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
    }
    if (ctx->state != NDEF_STATE_INVALID)
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d010:	2b00      	cmp	r3, #0
 800d012:	d007      	beq.n	800d024 <ndefT3TPollerWriteBytes+0x6e>
    {
        nbBlocks = MIN(ctx->cc.t3t.nbW, NDEF_T3T_MAX_NB_BLOCKS);
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800d01a:	2b04      	cmp	r3, #4
 800d01c:	bf28      	it	cs
 800d01e:	2304      	movcs	r3, #4
 800d020:	b2db      	uxtb	r3, r3
 800d022:	867b      	strh	r3, [r7, #50]	@ 0x32
    }

    if ( startOffset != 0U )
 800d024:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d026:	2b00      	cmp	r3, #0
 800d028:	f000 808d 	beq.w	800d146 <ndefT3TPollerWriteBytes+0x190>
    {
        /* Unaligned write, need to use a tmp buffer */
        res = ndefT3TPollerReadBlocks(ctx, startBlock, 1, tmpBuf, blockLen, &nbRead);
 800d02c:	f107 0214 	add.w	r2, r7, #20
 800d030:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800d032:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 800d036:	9301      	str	r3, [sp, #4]
 800d038:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	4613      	mov	r3, r2
 800d03e:	2201      	movs	r2, #1
 800d040:	68f8      	ldr	r0, [r7, #12]
 800d042:	f7ff fbb9 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800d046:	4603      	mov	r3, r0
 800d048:	853b      	strh	r3, [r7, #40]	@ 0x28
        if (res != ERR_NONE)
 800d04a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d001      	beq.n	800d054 <ndefT3TPollerWriteBytes+0x9e>
        {
            /* Check result */
            return res;
 800d050:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d052:	e0bd      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
        }
        if (nbRead != blockLen)
 800d054:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d056:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d058:	429a      	cmp	r2, r3
 800d05a:	d001      	beq.n	800d060 <ndefT3TPollerWriteBytes+0xaa>
        {
            /* Check length */
            return ERR_PROTO;
 800d05c:	230b      	movs	r3, #11
 800d05e:	e0b7      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
        }
        /* Fill the rest of the buffer with user data */
        nbWrite =  NDEF_T3T_BLOCKLEN - startOffset;
 800d060:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d062:	f1c3 0310 	rsb	r3, r3, #16
 800d066:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (nbWrite >  len)
 800d068:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d06a:	683a      	ldr	r2, [r7, #0]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d201      	bcs.n	800d074 <ndefT3TPollerWriteBytes+0xbe>
        {
             nbWrite = (uint16_t) len;
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        }
        (void)ST_MEMCPY(&tmpBuf[startOffset], buf, nbWrite);
 800d074:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d076:	f107 0214 	add.w	r2, r7, #20
 800d07a:	4413      	add	r3, r2
 800d07c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800d07e:	6879      	ldr	r1, [r7, #4]
 800d080:	4618      	mov	r0, r3
 800d082:	f00f fa13 	bl	801c4ac <memcpy>
        if ( pad )
 800d086:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d013      	beq.n	800d0b6 <ndefT3TPollerWriteBytes+0x100>
        {
            startOffset += nbWrite;
 800d08e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800d090:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d092:	4413      	add	r3, r2
 800d094:	857b      	strh	r3, [r7, #42]	@ 0x2a
            nbWrite =  NDEF_T3T_BLOCKLEN - startOffset;
 800d096:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d098:	f1c3 0310 	rsb	r3, r3, #16
 800d09c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            if( nbWrite > 0U )
 800d09e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d008      	beq.n	800d0b6 <ndefT3TPollerWriteBytes+0x100>
            {
                (void)ST_MEMSET(&tmpBuf[startOffset], 0x00, nbWrite);
 800d0a4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d0a6:	f107 0214 	add.w	r2, r7, #20
 800d0aa:	4413      	add	r3, r2
 800d0ac:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800d0ae:	2100      	movs	r1, #0
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f00f f9c7 	bl	801c444 <memset>
            }
        }
        res = ndefT3TPollerWriteBlocks(ctx, startBlock, 1U /* One block */, tmpBuf);
 800d0b6:	f107 0314 	add.w	r3, r7, #20
 800d0ba:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800d0bc:	2201      	movs	r2, #1
 800d0be:	68f8      	ldr	r0, [r7, #12]
 800d0c0:	f7ff ff12 	bl	800cee8 <ndefT3TPollerWriteBlocks>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	853b      	strh	r3, [r7, #40]	@ 0x28
        if (res != ERR_NONE)
 800d0c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d001      	beq.n	800d0d2 <ndefT3TPollerWriteBytes+0x11c>
        {
            return res;
 800d0ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d0d0:	e07e      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
        }
        txtLen     += (uint32_t) nbWrite;
 800d0d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d0d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d0d6:	4413      	add	r3, r2
 800d0d8:	637b      	str	r3, [r7, #52]	@ 0x34
        currentLen -= (uint32_t) nbWrite;
 800d0da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d0dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0de:	1ad3      	subs	r3, r2, r3
 800d0e0:	63bb      	str	r3, [r7, #56]	@ 0x38
        startBlock++;
 800d0e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	863b      	strh	r3, [r7, #48]	@ 0x30
    }
    while ( currentLen >= (uint32_t)blockLen )
 800d0e8:	e02d      	b.n	800d146 <ndefT3TPollerWriteBytes+0x190>
    {
        if ( currentLen <  ((uint32_t)blockLen * nbBlocks) )
 800d0ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d0ec:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800d0ee:	fb02 f303 	mul.w	r3, r2, r3
 800d0f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d204      	bcs.n	800d102 <ndefT3TPollerWriteBytes+0x14c>
        {
              /* Reduce the nb of blocks to read */
              nbBlocks = (uint16_t) (currentLen / blockLen);
 800d0f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d0fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d100:	867b      	strh	r3, [r7, #50]	@ 0x32
        }
        nbWrite = blockLen * nbBlocks;
 800d102:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d104:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d106:	fb12 f303 	smulbb	r3, r2, r3
 800d10a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        res     = ndefT3TPollerWriteBlocks(ctx, startBlock, (uint8_t) nbBlocks, &buf[txtLen]);
 800d10c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d10e:	b2d8      	uxtb	r0, r3
 800d110:	687a      	ldr	r2, [r7, #4]
 800d112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d114:	4413      	add	r3, r2
 800d116:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800d118:	4602      	mov	r2, r0
 800d11a:	68f8      	ldr	r0, [r7, #12]
 800d11c:	f7ff fee4 	bl	800cee8 <ndefT3TPollerWriteBlocks>
 800d120:	4603      	mov	r3, r0
 800d122:	853b      	strh	r3, [r7, #40]	@ 0x28
        if (res != ERR_NONE)
 800d124:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d126:	2b00      	cmp	r3, #0
 800d128:	d001      	beq.n	800d12e <ndefT3TPollerWriteBytes+0x178>
        {
            return res;
 800d12a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d12c:	e050      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
        }
        txtLen     += nbWrite;
 800d12e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d132:	4413      	add	r3, r2
 800d134:	637b      	str	r3, [r7, #52]	@ 0x34
        currentLen -= nbWrite;
 800d136:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d138:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d13a:	1ad3      	subs	r3, r2, r3
 800d13c:	63bb      	str	r3, [r7, #56]	@ 0x38
        startBlock += nbBlocks;
 800d13e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d140:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d142:	4413      	add	r3, r2
 800d144:	863b      	strh	r3, [r7, #48]	@ 0x30
    while ( currentLen >= (uint32_t)blockLen )
 800d146:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d148:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d14a:	429a      	cmp	r2, r3
 800d14c:	d2cd      	bcs.n	800d0ea <ndefT3TPollerWriteBytes+0x134>
    }
    if ( currentLen > 0U )
 800d14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d150:	2b00      	cmp	r3, #0
 800d152:	d03c      	beq.n	800d1ce <ndefT3TPollerWriteBytes+0x218>
    {
        /* Unaligned write, need to use a tmp buffer */
        if( pad )
 800d154:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d007      	beq.n	800d16c <ndefT3TPollerWriteBytes+0x1b6>
        {
            (void)ST_MEMSET(tmpBuf, 0x00, NDEF_T3T_BLOCKLEN);
 800d15c:	f107 0314 	add.w	r3, r7, #20
 800d160:	2210      	movs	r2, #16
 800d162:	2100      	movs	r1, #0
 800d164:	4618      	mov	r0, r3
 800d166:	f00f f96d 	bl	801c444 <memset>
 800d16a:	e019      	b.n	800d1a0 <ndefT3TPollerWriteBytes+0x1ea>
        } 
        else
        {
            res = ndefT3TPollerReadBlocks(ctx, startBlock, 1U /* One block */, tmpBuf, blockLen, &nbRead);
 800d16c:	f107 0214 	add.w	r2, r7, #20
 800d170:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800d172:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 800d176:	9301      	str	r3, [sp, #4]
 800d178:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d17a:	9300      	str	r3, [sp, #0]
 800d17c:	4613      	mov	r3, r2
 800d17e:	2201      	movs	r2, #1
 800d180:	68f8      	ldr	r0, [r7, #12]
 800d182:	f7ff fb19 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800d186:	4603      	mov	r3, r0
 800d188:	853b      	strh	r3, [r7, #40]	@ 0x28
            if (res != ERR_NONE)
 800d18a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d001      	beq.n	800d194 <ndefT3TPollerWriteBytes+0x1de>
            {
                /* Check result */
                return res;
 800d190:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d192:	e01d      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
            }
            if (nbRead != blockLen)
 800d194:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d196:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d198:	429a      	cmp	r2, r3
 800d19a:	d001      	beq.n	800d1a0 <ndefT3TPollerWriteBytes+0x1ea>
            {
                /* Check length */
                return ERR_PROTO;
 800d19c:	230b      	movs	r3, #11
 800d19e:	e017      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
            }
        }
        /* Fill the beginning of the buffer with user data */
        (void)ST_MEMCPY( tmpBuf, &buf[txtLen], currentLen);
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1a4:	18d1      	adds	r1, r2, r3
 800d1a6:	f107 0314 	add.w	r3, r7, #20
 800d1aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f00f f97d 	bl	801c4ac <memcpy>
        res = ndefT3TPollerWriteBlocks(ctx, startBlock, 1U /* One block */, tmpBuf);
 800d1b2:	f107 0314 	add.w	r3, r7, #20
 800d1b6:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	68f8      	ldr	r0, [r7, #12]
 800d1bc:	f7ff fe94 	bl	800cee8 <ndefT3TPollerWriteBlocks>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	853b      	strh	r3, [r7, #40]	@ 0x28
        if (res != ERR_NONE)
 800d1c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d001      	beq.n	800d1ce <ndefT3TPollerWriteBytes+0x218>
        {
            return res;
 800d1ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d1cc:	e000      	b.n	800d1d0 <ndefT3TPollerWriteBytes+0x21a>
        }
    }

    return ERR_NONE;
 800d1ce:	2300      	movs	r3, #0
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3740      	adds	r7, #64	@ 0x40
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}

0800d1d8 <ndefT3TPollerWriteAttributeInformationBlock>:

/*******************************************************************************/
static ReturnCode ndefT3TPollerWriteAttributeInformationBlock(ndefContext *ctx)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b086      	sub	sp, #24
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
    uint8_t    dataIt;
    uint16_t   checksum;
    uint8_t*   buf;
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d003      	beq.n	800d1ee <ndefT3TPollerWriteAttributeInformationBlock+0x16>
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	781b      	ldrb	r3, [r3, #0]
 800d1ea:	2b03      	cmp	r3, #3
 800d1ec:	d001      	beq.n	800d1f2 <ndefT3TPollerWriteAttributeInformationBlock+0x1a>
    {
        return ERR_PARAM;
 800d1ee:	2307      	movs	r3, #7
 800d1f0:	e10e      	b.n	800d410 <ndefT3TPollerWriteAttributeInformationBlock+0x238>
    }
    if ( ctx->state < NDEF_STATE_INITIALIZED )
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d101      	bne.n	800d200 <ndefT3TPollerWriteAttributeInformationBlock+0x28>
    {
        return ERR_WRONG_STATE;
 800d1fc:	2321      	movs	r3, #33	@ 0x21
 800d1fe:	e107      	b.n	800d410 <ndefT3TPollerWriteAttributeInformationBlock+0x238>
    }
    dataIt        = 0U;
 800d200:	2300      	movs	r3, #0
 800d202:	75fb      	strb	r3, [r7, #23]
    buf           = ctx->ccBuf;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	33a0      	adds	r3, #160	@ 0xa0
 800d208:	613b      	str	r3, [r7, #16]
    checksum      = 0U;
 800d20a:	2300      	movs	r3, #0
 800d20c:	81fb      	strh	r3, [r7, #14]
    buf[dataIt]   = ((uint8_t)(ctx->cc.t3t.majorVersion << 4U)) |  ctx->cc.t3t.minorVersion; /* Byte  0 Ver          */
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d214:	011b      	lsls	r3, r3, #4
 800d216:	b2d9      	uxtb	r1, r3
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 800d21e:	7dfb      	ldrb	r3, [r7, #23]
 800d220:	6938      	ldr	r0, [r7, #16]
 800d222:	4403      	add	r3, r0
 800d224:	430a      	orrs	r2, r1
 800d226:	b2d2      	uxtb	r2, r2
 800d228:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d22a:	7dfb      	ldrb	r3, [r7, #23]
 800d22c:	693a      	ldr	r2, [r7, #16]
 800d22e:	4413      	add	r3, r2
 800d230:	781b      	ldrb	r3, [r3, #0]
 800d232:	461a      	mov	r2, r3
 800d234:	89fb      	ldrh	r3, [r7, #14]
 800d236:	4413      	add	r3, r2
 800d238:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	3301      	adds	r3, #1
 800d23e:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = ctx->cc.t3t.nbR;                                                         /* Byte  1 Nbr          */
 800d240:	7dfb      	ldrb	r3, [r7, #23]
 800d242:	693a      	ldr	r2, [r7, #16]
 800d244:	4413      	add	r3, r2
 800d246:	687a      	ldr	r2, [r7, #4]
 800d248:	f892 2082 	ldrb.w	r2, [r2, #130]	@ 0x82
 800d24c:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
 800d250:	693a      	ldr	r2, [r7, #16]
 800d252:	4413      	add	r3, r2
 800d254:	781b      	ldrb	r3, [r3, #0]
 800d256:	461a      	mov	r2, r3
 800d258:	89fb      	ldrh	r3, [r7, #14]
 800d25a:	4413      	add	r3, r2
 800d25c:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d25e:	7dfb      	ldrb	r3, [r7, #23]
 800d260:	3301      	adds	r3, #1
 800d262:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = ctx->cc.t3t.nbW;                                                         /* Byte  2 Nbw          */
 800d264:	7dfb      	ldrb	r3, [r7, #23]
 800d266:	693a      	ldr	r2, [r7, #16]
 800d268:	4413      	add	r3, r2
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	f892 2083 	ldrb.w	r2, [r2, #131]	@ 0x83
 800d270:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d272:	7dfb      	ldrb	r3, [r7, #23]
 800d274:	693a      	ldr	r2, [r7, #16]
 800d276:	4413      	add	r3, r2
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	461a      	mov	r2, r3
 800d27c:	89fb      	ldrh	r3, [r7, #14]
 800d27e:	4413      	add	r3, r2
 800d280:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d282:	7dfb      	ldrb	r3, [r7, #23]
 800d284:	3301      	adds	r3, #1
 800d286:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = (uint8_t)(ctx->cc.t3t.nMaxB >> 8U);                                      /* Byte  3 NmaxB  (MSB) */
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 800d28e:	0a1b      	lsrs	r3, r3, #8
 800d290:	b299      	uxth	r1, r3
 800d292:	7dfb      	ldrb	r3, [r7, #23]
 800d294:	693a      	ldr	r2, [r7, #16]
 800d296:	4413      	add	r3, r2
 800d298:	b2ca      	uxtb	r2, r1
 800d29a:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d29c:	7dfb      	ldrb	r3, [r7, #23]
 800d29e:	693a      	ldr	r2, [r7, #16]
 800d2a0:	4413      	add	r3, r2
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	461a      	mov	r2, r3
 800d2a6:	89fb      	ldrh	r3, [r7, #14]
 800d2a8:	4413      	add	r3, r2
 800d2aa:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d2ac:	7dfb      	ldrb	r3, [r7, #23]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = (uint8_t)(ctx->cc.t3t.nMaxB >> 0U);                                      /* Byte  4 NmaxB  (LSB) */
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f8b3 1084 	ldrh.w	r1, [r3, #132]	@ 0x84
 800d2b8:	7dfb      	ldrb	r3, [r7, #23]
 800d2ba:	693a      	ldr	r2, [r7, #16]
 800d2bc:	4413      	add	r3, r2
 800d2be:	b2ca      	uxtb	r2, r1
 800d2c0:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d2c2:	7dfb      	ldrb	r3, [r7, #23]
 800d2c4:	693a      	ldr	r2, [r7, #16]
 800d2c6:	4413      	add	r3, r2
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	461a      	mov	r2, r3
 800d2cc:	89fb      	ldrh	r3, [r7, #14]
 800d2ce:	4413      	add	r3, r2
 800d2d0:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d2d2:	7dfb      	ldrb	r3, [r7, #23]
 800d2d4:	3301      	adds	r3, #1
 800d2d6:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = 0U;                                                                        /* Byte  5 RFU          */
 800d2d8:	7dfb      	ldrb	r3, [r7, #23]
 800d2da:	693a      	ldr	r2, [r7, #16]
 800d2dc:	4413      	add	r3, r2
 800d2de:	2200      	movs	r2, #0
 800d2e0:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800d2e2:	7dfb      	ldrb	r3, [r7, #23]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = 0U;                                                                        /* Byte  6 RFU          */
 800d2e8:	7dfb      	ldrb	r3, [r7, #23]
 800d2ea:	693a      	ldr	r2, [r7, #16]
 800d2ec:	4413      	add	r3, r2
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800d2f2:	7dfb      	ldrb	r3, [r7, #23]
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = 0U;                                                                        /* Byte  7 RFU          */
 800d2f8:	7dfb      	ldrb	r3, [r7, #23]
 800d2fa:	693a      	ldr	r2, [r7, #16]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	2200      	movs	r2, #0
 800d300:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800d302:	7dfb      	ldrb	r3, [r7, #23]
 800d304:	3301      	adds	r3, #1
 800d306:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = 0U;                                                                        /* Byte  8 RFU          */
 800d308:	7dfb      	ldrb	r3, [r7, #23]
 800d30a:	693a      	ldr	r2, [r7, #16]
 800d30c:	4413      	add	r3, r2
 800d30e:	2200      	movs	r2, #0
 800d310:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800d312:	7dfb      	ldrb	r3, [r7, #23]
 800d314:	3301      	adds	r3, #1
 800d316:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = ctx->cc.t3t.writeFlag;                                                   /* Byte  9 WriteFlag    */
 800d318:	7dfb      	ldrb	r3, [r7, #23]
 800d31a:	693a      	ldr	r2, [r7, #16]
 800d31c:	4413      	add	r3, r2
 800d31e:	687a      	ldr	r2, [r7, #4]
 800d320:	f892 2086 	ldrb.w	r2, [r2, #134]	@ 0x86
 800d324:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d326:	7dfb      	ldrb	r3, [r7, #23]
 800d328:	693a      	ldr	r2, [r7, #16]
 800d32a:	4413      	add	r3, r2
 800d32c:	781b      	ldrb	r3, [r3, #0]
 800d32e:	461a      	mov	r2, r3
 800d330:	89fb      	ldrh	r3, [r7, #14]
 800d332:	4413      	add	r3, r2
 800d334:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d336:	7dfb      	ldrb	r3, [r7, #23]
 800d338:	3301      	adds	r3, #1
 800d33a:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = ctx->cc.t3t.rwFlag;                                                      /* Byte 10 RWFlag       */
 800d33c:	7dfb      	ldrb	r3, [r7, #23]
 800d33e:	693a      	ldr	r2, [r7, #16]
 800d340:	4413      	add	r3, r2
 800d342:	687a      	ldr	r2, [r7, #4]
 800d344:	f892 2087 	ldrb.w	r2, [r2, #135]	@ 0x87
 800d348:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d34a:	7dfb      	ldrb	r3, [r7, #23]
 800d34c:	693a      	ldr	r2, [r7, #16]
 800d34e:	4413      	add	r3, r2
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	461a      	mov	r2, r3
 800d354:	89fb      	ldrh	r3, [r7, #14]
 800d356:	4413      	add	r3, r2
 800d358:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d35a:	7dfb      	ldrb	r3, [r7, #23]
 800d35c:	3301      	adds	r3, #1
 800d35e:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = (uint8_t)(ctx->cc.t3t.Ln >> 16U);                                        /* Byte 11 Ln (MSB)     */
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d366:	0c19      	lsrs	r1, r3, #16
 800d368:	7dfb      	ldrb	r3, [r7, #23]
 800d36a:	693a      	ldr	r2, [r7, #16]
 800d36c:	4413      	add	r3, r2
 800d36e:	b2ca      	uxtb	r2, r1
 800d370:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d372:	7dfb      	ldrb	r3, [r7, #23]
 800d374:	693a      	ldr	r2, [r7, #16]
 800d376:	4413      	add	r3, r2
 800d378:	781b      	ldrb	r3, [r3, #0]
 800d37a:	461a      	mov	r2, r3
 800d37c:	89fb      	ldrh	r3, [r7, #14]
 800d37e:	4413      	add	r3, r2
 800d380:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d382:	7dfb      	ldrb	r3, [r7, #23]
 800d384:	3301      	adds	r3, #1
 800d386:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = (uint8_t)(ctx->cc.t3t.Ln >>  8U);                                        /* Byte 12 Ln (middle)  */
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d38e:	0a19      	lsrs	r1, r3, #8
 800d390:	7dfb      	ldrb	r3, [r7, #23]
 800d392:	693a      	ldr	r2, [r7, #16]
 800d394:	4413      	add	r3, r2
 800d396:	b2ca      	uxtb	r2, r1
 800d398:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d39a:	7dfb      	ldrb	r3, [r7, #23]
 800d39c:	693a      	ldr	r2, [r7, #16]
 800d39e:	4413      	add	r3, r2
 800d3a0:	781b      	ldrb	r3, [r3, #0]
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	89fb      	ldrh	r3, [r7, #14]
 800d3a6:	4413      	add	r3, r2
 800d3a8:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d3aa:	7dfb      	ldrb	r3, [r7, #23]
 800d3ac:	3301      	adds	r3, #1
 800d3ae:	75fb      	strb	r3, [r7, #23]
    buf[dataIt]   = (uint8_t)(ctx->cc.t3t.Ln >>  0U);                                        /* Byte 13 Ln (LSB)     */
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 800d3b6:	7dfb      	ldrb	r3, [r7, #23]
 800d3b8:	693a      	ldr	r2, [r7, #16]
 800d3ba:	4413      	add	r3, r2
 800d3bc:	b2ca      	uxtb	r2, r1
 800d3be:	701a      	strb	r2, [r3, #0]
    checksum     += buf[dataIt];
 800d3c0:	7dfb      	ldrb	r3, [r7, #23]
 800d3c2:	693a      	ldr	r2, [r7, #16]
 800d3c4:	4413      	add	r3, r2
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	461a      	mov	r2, r3
 800d3ca:	89fb      	ldrh	r3, [r7, #14]
 800d3cc:	4413      	add	r3, r2
 800d3ce:	81fb      	strh	r3, [r7, #14]
    dataIt++;
 800d3d0:	7dfb      	ldrb	r3, [r7, #23]
 800d3d2:	3301      	adds	r3, #1
 800d3d4:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = (uint8_t)(checksum >> 8U);                                                 /* Byte 14 checksum MSB */
 800d3d6:	89fb      	ldrh	r3, [r7, #14]
 800d3d8:	0a1b      	lsrs	r3, r3, #8
 800d3da:	b299      	uxth	r1, r3
 800d3dc:	7dfb      	ldrb	r3, [r7, #23]
 800d3de:	693a      	ldr	r2, [r7, #16]
 800d3e0:	4413      	add	r3, r2
 800d3e2:	b2ca      	uxtb	r2, r1
 800d3e4:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800d3e6:	7dfb      	ldrb	r3, [r7, #23]
 800d3e8:	3301      	adds	r3, #1
 800d3ea:	75fb      	strb	r3, [r7, #23]
    buf[dataIt] = (uint8_t)(checksum >> 0U);                                                 /* Byte 15 checksum LSB */
 800d3ec:	7dfb      	ldrb	r3, [r7, #23]
 800d3ee:	693a      	ldr	r2, [r7, #16]
 800d3f0:	4413      	add	r3, r2
 800d3f2:	89fa      	ldrh	r2, [r7, #14]
 800d3f4:	b2d2      	uxtb	r2, r2
 800d3f6:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800d3f8:	7dfb      	ldrb	r3, [r7, #23]
 800d3fa:	3301      	adds	r3, #1
 800d3fc:	75fb      	strb	r3, [r7, #23]

    ret = ndefT3TPollerWriteBlocks(ctx, NDEF_T3T_ATTRIB_INFO_BLOCK_NB, 1U /* One block */, buf);
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	2201      	movs	r2, #1
 800d402:	2100      	movs	r1, #0
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f7ff fd6f 	bl	800cee8 <ndefT3TPollerWriteBlocks>
 800d40a:	4603      	mov	r3, r0
 800d40c:	81bb      	strh	r3, [r7, #12]
    return ret;
 800d40e:	89bb      	ldrh	r3, [r7, #12]
}
 800d410:	4618      	mov	r0, r3
 800d412:	3718      	adds	r7, #24
 800d414:	46bd      	mov	sp, r7
 800d416:	bd80      	pop	{r7, pc}

0800d418 <ndefT3TPollerWriteRawMessage>:

/*******************************************************************************/
ReturnCode ndefT3TPollerWriteRawMessage(ndefContext *ctx, const uint8_t *buf, uint32_t bufLen)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b088      	sub	sp, #32
 800d41c:	af02      	add	r7, sp, #8
 800d41e:	60f8      	str	r0, [r7, #12]
 800d420:	60b9      	str	r1, [r7, #8]
 800d422:	607a      	str	r2, [r7, #4]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) || ((buf == NULL) && (bufLen != 0U)) )
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d009      	beq.n	800d43e <ndefT3TPollerWriteRawMessage+0x26>
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	781b      	ldrb	r3, [r3, #0]
 800d42e:	2b03      	cmp	r3, #3
 800d430:	d105      	bne.n	800d43e <ndefT3TPollerWriteRawMessage+0x26>
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d104      	bne.n	800d442 <ndefT3TPollerWriteRawMessage+0x2a>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d001      	beq.n	800d442 <ndefT3TPollerWriteRawMessage+0x2a>
    {
        return ERR_PARAM;
 800d43e:	2307      	movs	r3, #7
 800d440:	e050      	b.n	800d4e4 <ndefT3TPollerWriteRawMessage+0xcc>
    }
    /* TS T3T v1.0 7.4.3: This procedure assumes that the Reader/Writer has successfully performed the NDEF detection procedure... */
    /* Warning: current tag content must not be changed between NDEF Detect procedure and NDEF read procedure*/

    /* TS T3T v1.0 7.4.3: ... and that the RWFlag in the Attribute Information Block is set to 01h. */
    if ( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d448:	2b01      	cmp	r3, #1
 800d44a:	d006      	beq.n	800d45a <ndefT3TPollerWriteRawMessage+0x42>
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d452:	2b02      	cmp	r3, #2
 800d454:	d001      	beq.n	800d45a <ndefT3TPollerWriteRawMessage+0x42>
    {
        /* Conclude procedure */
        return ERR_WRONG_STATE;
 800d456:	2321      	movs	r3, #33	@ 0x21
 800d458:	e044      	b.n	800d4e4 <ndefT3TPollerWriteRawMessage+0xcc>
    }

    /* TS T3T v1.0 7.4.3.2: verify available space */
    ret = ndefT3TPollerCheckAvailableSpace(ctx, bufLen);
 800d45a:	6879      	ldr	r1, [r7, #4]
 800d45c:	68f8      	ldr	r0, [r7, #12]
 800d45e:	f000 f8d0 	bl	800d602 <ndefT3TPollerCheckAvailableSpace>
 800d462:	4603      	mov	r3, r0
 800d464:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800d466:	8afb      	ldrh	r3, [r7, #22]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d001      	beq.n	800d470 <ndefT3TPollerWriteRawMessage+0x58>
    {
        /* Conclude procedure */
        return ERR_PARAM;
 800d46c:	2307      	movs	r3, #7
 800d46e:	e039      	b.n	800d4e4 <ndefT3TPollerWriteRawMessage+0xcc>
    }

    /* TS T3T v1.0 7.4.3.3: update WriteFlag */
    ret = ndefT3TPollerBeginWriteMessage(ctx, bufLen);
 800d470:	6879      	ldr	r1, [r7, #4]
 800d472:	68f8      	ldr	r0, [r7, #12]
 800d474:	f000 f8e9 	bl	800d64a <ndefT3TPollerBeginWriteMessage>
 800d478:	4603      	mov	r3, r0
 800d47a:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800d47c:	8afb      	ldrh	r3, [r7, #22]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d005      	beq.n	800d48e <ndefT3TPollerWriteRawMessage+0x76>
    {
        ctx->state = NDEF_STATE_INVALID;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	2200      	movs	r2, #0
 800d486:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        /* Conclude procedure */
        return ret;
 800d48a:	8afb      	ldrh	r3, [r7, #22]
 800d48c:	e02a      	b.n	800d4e4 <ndefT3TPollerWriteRawMessage+0xcc>
    }

    if( bufLen != 0U )
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d016      	beq.n	800d4c2 <ndefT3TPollerWriteRawMessage+0xaa>
    {
       /* TS T3T v1.0 7.4.3.4: write new NDEF message */
        ret = ndefT3TPollerWriteBytes(ctx, ctx->messageOffset, buf, bufLen, true, false);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800d49a:	2300      	movs	r3, #0
 800d49c:	9301      	str	r3, [sp, #4]
 800d49e:	2301      	movs	r3, #1
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	68ba      	ldr	r2, [r7, #8]
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	f7ff fd85 	bl	800cfb6 <ndefT3TPollerWriteBytes>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	82fb      	strh	r3, [r7, #22]
        if (ret != ERR_NONE)
 800d4b0:	8afb      	ldrh	r3, [r7, #22]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d005      	beq.n	800d4c2 <ndefT3TPollerWriteRawMessage+0xaa>
        {
            /* Conclude procedure */
            ctx->state = NDEF_STATE_INVALID;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return ret;
 800d4be:	8afb      	ldrh	r3, [r7, #22]
 800d4c0:	e010      	b.n	800d4e4 <ndefT3TPollerWriteRawMessage+0xcc>
        }
    }
    /* TS T3T v1.0 7.4.3.5: update Ln value and set WriteFlag to OFF */
    ret = ndefT3TPollerEndWriteMessage(ctx, bufLen, false);
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	6879      	ldr	r1, [r7, #4]
 800d4c6:	68f8      	ldr	r0, [r7, #12]
 800d4c8:	f000 f8f4 	bl	800d6b4 <ndefT3TPollerEndWriteMessage>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800d4d0:	8afb      	ldrh	r3, [r7, #22]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d005      	beq.n	800d4e2 <ndefT3TPollerWriteRawMessage+0xca>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	2200      	movs	r2, #0
 800d4da:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800d4de:	8afb      	ldrh	r3, [r7, #22]
 800d4e0:	e000      	b.n	800d4e4 <ndefT3TPollerWriteRawMessage+0xcc>
    }
    return ret;
 800d4e2:	8afb      	ldrh	r3, [r7, #22]
}
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	3718      	adds	r7, #24
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	bd80      	pop	{r7, pc}

0800d4ec <ndefT3TPollerTagFormat>:

/*******************************************************************************/
ReturnCode ndefT3TPollerTagFormat(ndefContext *ctx, const ndefCapabilityContainer *cc, uint32_t options)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b08e      	sub	sp, #56	@ 0x38
 800d4f0:	af02      	add	r7, sp, #8
 800d4f2:	60f8      	str	r0, [r7, #12]
 800d4f4:	60b9      	str	r1, [r7, #8]
 800d4f6:	607a      	str	r2, [r7, #4]
    ReturnCode        res;
    rfalFeliCaPollRes buffOut[NDEF_T3T_MAX_DEVICE];
    uint8_t           devCnt     = NDEF_T3T_MAX_DEVICE;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	75fb      	strb	r3, [r7, #23]
    uint8_t           collisions = 0U;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	75bb      	strb	r3, [r7, #22]
    NO_WARNING(options); /* options not used in T3T */

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d003      	beq.n	800d50e <ndefT3TPollerTagFormat+0x22>
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	781b      	ldrb	r3, [r3, #0]
 800d50a:	2b03      	cmp	r3, #3
 800d50c:	d001      	beq.n	800d512 <ndefT3TPollerTagFormat+0x26>
    {
        return ERR_PARAM;
 800d50e:	2307      	movs	r3, #7
 800d510:	e051      	b.n	800d5b6 <ndefT3TPollerTagFormat+0xca>
    }
    if( cc == NULL )
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d109      	bne.n	800d52c <ndefT3TPollerTagFormat+0x40>
    {
        /* No default CC found so have to analyse the tag */
        res = ndefT3TPollerReadAttributeInformationBlock(ctx);  /* Read current cc */
 800d518:	68f8      	ldr	r0, [r7, #12]
 800d51a:	f7ff faf1 	bl	800cb00 <ndefT3TPollerReadAttributeInformationBlock>
 800d51e:	4603      	mov	r3, r0
 800d520:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        if (res != ERR_NONE)
 800d522:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d524:	2b00      	cmp	r3, #0
 800d526:	d008      	beq.n	800d53a <ndefT3TPollerTagFormat+0x4e>
        {
            return res;
 800d528:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d52a:	e044      	b.n	800d5b6 <ndefT3TPollerTagFormat+0xca>
        }
    }
    else
    {
        /* Nothing to do */
        (void)ST_MEMCPY(&ctx->cc, cc, sizeof(ndefCapabilityContainer));
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	3380      	adds	r3, #128	@ 0x80
 800d530:	2214      	movs	r2, #20
 800d532:	68b9      	ldr	r1, [r7, #8]
 800d534:	4618      	mov	r0, r3
 800d536:	f00e ffb9 	bl	801c4ac <memcpy>
    }

    /* 4.3.3 System Definition Information for SystemCode = 0x12FC (NDEF) */
    res = rfalNfcfPollerPoll( RFAL_FELICA_1_SLOT, NDEF_T3T_SYSTEMCODE, (uint8_t)RFAL_FELICA_POLL_RC_NO_REQUEST, buffOut, &devCnt, &collisions );
 800d53a:	f107 0218 	add.w	r2, r7, #24
 800d53e:	f107 0316 	add.w	r3, r7, #22
 800d542:	9301      	str	r3, [sp, #4]
 800d544:	f107 0317 	add.w	r3, r7, #23
 800d548:	9300      	str	r3, [sp, #0]
 800d54a:	4613      	mov	r3, r2
 800d54c:	2200      	movs	r2, #0
 800d54e:	f241 21fc 	movw	r1, #4860	@ 0x12fc
 800d552:	2000      	movs	r0, #0
 800d554:	f00c feb0 	bl	801a2b8 <rfalNfcfPollerPoll>
 800d558:	4603      	mov	r3, r0
 800d55a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (res != ERR_NONE)
 800d55c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d001      	beq.n	800d566 <ndefT3TPollerTagFormat+0x7a>
    {
        return res;
 800d562:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d564:	e027      	b.n	800d5b6 <ndefT3TPollerTagFormat+0xca>
    }
    res = rfalNfcfPollerPoll( RFAL_FELICA_1_SLOT, NDEF_T3T_SYSTEMCODE, (uint8_t)RFAL_FELICA_POLL_RC_SYSTEM_CODE, buffOut, &devCnt, &collisions );
 800d566:	f107 0218 	add.w	r2, r7, #24
 800d56a:	f107 0316 	add.w	r3, r7, #22
 800d56e:	9301      	str	r3, [sp, #4]
 800d570:	f107 0317 	add.w	r3, r7, #23
 800d574:	9300      	str	r3, [sp, #0]
 800d576:	4613      	mov	r3, r2
 800d578:	2201      	movs	r2, #1
 800d57a:	f241 21fc 	movw	r1, #4860	@ 0x12fc
 800d57e:	2000      	movs	r0, #0
 800d580:	f00c fe9a 	bl	801a2b8 <rfalNfcfPollerPoll>
 800d584:	4603      	mov	r3, r0
 800d586:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (res != ERR_NONE)
 800d588:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d001      	beq.n	800d592 <ndefT3TPollerTagFormat+0xa6>
    {
        return res;
 800d58e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d590:	e011      	b.n	800d5b6 <ndefT3TPollerTagFormat+0xca>
    }
    ctx->state            = NDEF_STATE_INITIALIZED; /* to be sure that the block will be written */
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	2201      	movs	r2, #1
 800d596:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    ctx->cc.t3t.Ln        = 0U; /* Force actual stored NDEF size to 0 */
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	2200      	movs	r2, #0
 800d59e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    ctx->cc.t3t.writeFlag = 0U; /* Force WriteFlag to 0 */
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
    res = ndefT3TPollerWriteAttributeInformationBlock(ctx);
 800d5aa:	68f8      	ldr	r0, [r7, #12]
 800d5ac:	f7ff fe14 	bl	800d1d8 <ndefT3TPollerWriteAttributeInformationBlock>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    return res;
 800d5b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	3730      	adds	r7, #48	@ 0x30
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bd80      	pop	{r7, pc}

0800d5be <ndefT3TPollerCheckPresence>:

/*******************************************************************************/
ReturnCode ndefT3TPollerCheckPresence(ndefContext *ctx)
{
 800d5be:	b580      	push	{r7, lr}
 800d5c0:	b086      	sub	sp, #24
 800d5c2:	af02      	add	r7, sp, #8
 800d5c4:	6078      	str	r0, [r7, #4]
    ReturnCode        retcode;
    uint16_t          nbRead;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d003      	beq.n	800d5d4 <ndefT3TPollerCheckPresence+0x16>
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	781b      	ldrb	r3, [r3, #0]
 800d5d0:	2b03      	cmp	r3, #3
 800d5d2:	d001      	beq.n	800d5d8 <ndefT3TPollerCheckPresence+0x1a>
    {
        return ERR_PARAM;
 800d5d4:	2307      	movs	r3, #7
 800d5d6:	e010      	b.n	800d5fa <ndefT3TPollerCheckPresence+0x3c>
    }
    /* Perform a simple readblock */
    retcode = ndefT3TPollerReadBlocks(ctx, 0U /* First block */, 1U /* One Block */, ctx->subCtx.t3t.rxbuf, NDEF_T3T_BLOCKLEN, &nbRead);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f503 728d 	add.w	r2, r3, #282	@ 0x11a
 800d5de:	f107 030c 	add.w	r3, r7, #12
 800d5e2:	9301      	str	r3, [sp, #4]
 800d5e4:	2310      	movs	r3, #16
 800d5e6:	9300      	str	r3, [sp, #0]
 800d5e8:	4613      	mov	r3, r2
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	2100      	movs	r1, #0
 800d5ee:	6878      	ldr	r0, [r7, #4]
 800d5f0:	f7ff f8e2 	bl	800c7b8 <ndefT3TPollerReadBlocks>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	81fb      	strh	r3, [r7, #14]
    return retcode;
 800d5f8:	89fb      	ldrh	r3, [r7, #14]
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3710      	adds	r7, #16
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}

0800d602 <ndefT3TPollerCheckAvailableSpace>:

/*******************************************************************************/
ReturnCode ndefT3TPollerCheckAvailableSpace(const ndefContext *ctx, uint32_t messageLen)
{
 800d602:	b480      	push	{r7}
 800d604:	b083      	sub	sp, #12
 800d606:	af00      	add	r7, sp, #0
 800d608:	6078      	str	r0, [r7, #4]
 800d60a:	6039      	str	r1, [r7, #0]
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d003      	beq.n	800d61a <ndefT3TPollerCheckAvailableSpace+0x18>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	2b03      	cmp	r3, #3
 800d618:	d001      	beq.n	800d61e <ndefT3TPollerCheckAvailableSpace+0x1c>
    {
        return ERR_PARAM;
 800d61a:	2307      	movs	r3, #7
 800d61c:	e00f      	b.n	800d63e <ndefT3TPollerCheckAvailableSpace+0x3c>
    }

    if( ctx->state == NDEF_STATE_INVALID )
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d624:	2b00      	cmp	r3, #0
 800d626:	d101      	bne.n	800d62c <ndefT3TPollerCheckAvailableSpace+0x2a>
    {
        return ERR_WRONG_STATE;
 800d628:	2321      	movs	r3, #33	@ 0x21
 800d62a:	e008      	b.n	800d63e <ndefT3TPollerCheckAvailableSpace+0x3c>
    }
    if( messageLen  > ctx->areaLen )
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d632:	683a      	ldr	r2, [r7, #0]
 800d634:	429a      	cmp	r2, r3
 800d636:	d901      	bls.n	800d63c <ndefT3TPollerCheckAvailableSpace+0x3a>
    {
        return ERR_NOMEM;
 800d638:	2301      	movs	r3, #1
 800d63a:	e000      	b.n	800d63e <ndefT3TPollerCheckAvailableSpace+0x3c>
    }
    return ERR_NONE;
 800d63c:	2300      	movs	r3, #0
}
 800d63e:	4618      	mov	r0, r3
 800d640:	370c      	adds	r7, #12
 800d642:	46bd      	mov	sp, r7
 800d644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d648:	4770      	bx	lr

0800d64a <ndefT3TPollerBeginWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT3TPollerBeginWriteMessage(ndefContext *ctx, uint32_t messageLen)
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b084      	sub	sp, #16
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
 800d652:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    NO_WARNING(messageLen);

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d003      	beq.n	800d662 <ndefT3TPollerBeginWriteMessage+0x18>
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	781b      	ldrb	r3, [r3, #0]
 800d65e:	2b03      	cmp	r3, #3
 800d660:	d001      	beq.n	800d666 <ndefT3TPollerBeginWriteMessage+0x1c>
    {
        return ERR_PARAM;
 800d662:	2307      	movs	r3, #7
 800d664:	e022      	b.n	800d6ac <ndefT3TPollerBeginWriteMessage+0x62>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d66c:	2b01      	cmp	r3, #1
 800d66e:	d006      	beq.n	800d67e <ndefT3TPollerBeginWriteMessage+0x34>
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d676:	2b02      	cmp	r3, #2
 800d678:	d001      	beq.n	800d67e <ndefT3TPollerBeginWriteMessage+0x34>
    {
        return ERR_WRONG_STATE;
 800d67a:	2321      	movs	r3, #33	@ 0x21
 800d67c:	e016      	b.n	800d6ac <ndefT3TPollerBeginWriteMessage+0x62>
    }
    /* Update WriteFlag */
    ctx->cc.t3t.writeFlag = NDEF_T3T_WRITEFLAG_ON;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	220f      	movs	r2, #15
 800d682:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
    ret                   = ndefT3TPollerWriteAttributeInformationBlock(ctx);
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f7ff fda6 	bl	800d1d8 <ndefT3TPollerWriteAttributeInformationBlock>
 800d68c:	4603      	mov	r3, r0
 800d68e:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800d690:	89fb      	ldrh	r3, [r7, #14]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d005      	beq.n	800d6a2 <ndefT3TPollerBeginWriteMessage+0x58>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2200      	movs	r2, #0
 800d69a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800d69e:	89fb      	ldrh	r3, [r7, #14]
 800d6a0:	e004      	b.n	800d6ac <ndefT3TPollerBeginWriteMessage+0x62>
    }
    ctx->state = NDEF_STATE_INITIALIZED;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    return ERR_NONE;
 800d6aa:	2300      	movs	r3, #0
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}

0800d6b4 <ndefT3TPollerEndWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT3TPollerEndWriteMessage(ndefContext *ctx, uint32_t messageLen, bool writeTerminator)
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b086      	sub	sp, #24
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	60f8      	str	r0, [r7, #12]
 800d6bc:	60b9      	str	r1, [r7, #8]
 800d6be:	4613      	mov	r3, r2
 800d6c0:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    
    NO_WARNING(writeTerminator); /* Unused parameter */

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d003      	beq.n	800d6d0 <ndefT3TPollerEndWriteMessage+0x1c>
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	2b03      	cmp	r3, #3
 800d6ce:	d001      	beq.n	800d6d4 <ndefT3TPollerEndWriteMessage+0x20>
    {
        return ERR_PARAM;
 800d6d0:	2307      	movs	r3, #7
 800d6d2:	e02c      	b.n	800d72e <ndefT3TPollerEndWriteMessage+0x7a>
    }
    if( ctx->state != NDEF_STATE_INITIALIZED )
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d6da:	2b01      	cmp	r3, #1
 800d6dc:	d001      	beq.n	800d6e2 <ndefT3TPollerEndWriteMessage+0x2e>
    {
        return ERR_WRONG_STATE;
 800d6de:	2321      	movs	r3, #33	@ 0x21
 800d6e0:	e025      	b.n	800d72e <ndefT3TPollerEndWriteMessage+0x7a>
    }
    /* TS T3T v1.0 7.4.3.5 Update Attribute Information Block */
    ctx->cc.t3t.writeFlag = NDEF_T3T_WRITEFLAG_OFF;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
    ctx->cc.t3t.Ln        = messageLen;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	68ba      	ldr	r2, [r7, #8]
 800d6ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    ret                   = ndefT3TPollerWriteAttributeInformationBlock(ctx);
 800d6f2:	68f8      	ldr	r0, [r7, #12]
 800d6f4:	f7ff fd70 	bl	800d1d8 <ndefT3TPollerWriteAttributeInformationBlock>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800d6fc:	8afb      	ldrh	r3, [r7, #22]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d005      	beq.n	800d70e <ndefT3TPollerEndWriteMessage+0x5a>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	2200      	movs	r2, #0
 800d706:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800d70a:	8afb      	ldrh	r3, [r7, #22]
 800d70c:	e00f      	b.n	800d72e <ndefT3TPollerEndWriteMessage+0x7a>
    }
    ctx->messageLen = messageLen;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	68ba      	ldr	r2, [r7, #8]
 800d712:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->state      = (ctx->messageLen == 0U) ? NDEF_STATE_INITIALIZED : NDEF_STATE_READWRITE;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d101      	bne.n	800d724 <ndefT3TPollerEndWriteMessage+0x70>
 800d720:	2201      	movs	r2, #1
 800d722:	e000      	b.n	800d726 <ndefT3TPollerEndWriteMessage+0x72>
 800d724:	2202      	movs	r2, #2
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    return ERR_NONE;
 800d72c:	2300      	movs	r3, #0
}
 800d72e:	4618      	mov	r0, r3
 800d730:	3718      	adds	r7, #24
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}

0800d736 <ndefT3TPollerWriteRawMessageLen>:

/*******************************************************************************/
ReturnCode ndefT3TPollerWriteRawMessageLen(ndefContext *ctx, uint32_t rawMessageLen, bool writeTerminator)
{
 800d736:	b580      	push	{r7, lr}
 800d738:	b084      	sub	sp, #16
 800d73a:	af00      	add	r7, sp, #0
 800d73c:	60f8      	str	r0, [r7, #12]
 800d73e:	60b9      	str	r1, [r7, #8]
 800d740:	4613      	mov	r3, r2
 800d742:	71fb      	strb	r3, [r7, #7]
    NO_WARNING(writeTerminator); /* Unused parameter */
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d003      	beq.n	800d752 <ndefT3TPollerWriteRawMessageLen+0x1c>
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	781b      	ldrb	r3, [r3, #0]
 800d74e:	2b03      	cmp	r3, #3
 800d750:	d001      	beq.n	800d756 <ndefT3TPollerWriteRawMessageLen+0x20>
    {
        return ERR_PARAM;
 800d752:	2307      	movs	r3, #7
 800d754:	e011      	b.n	800d77a <ndefT3TPollerWriteRawMessageLen+0x44>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d75c:	2b01      	cmp	r3, #1
 800d75e:	d006      	beq.n	800d76e <ndefT3TPollerWriteRawMessageLen+0x38>
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d766:	2b02      	cmp	r3, #2
 800d768:	d001      	beq.n	800d76e <ndefT3TPollerWriteRawMessageLen+0x38>
    {
        return ERR_WRONG_STATE;
 800d76a:	2321      	movs	r3, #33	@ 0x21
 800d76c:	e005      	b.n	800d77a <ndefT3TPollerWriteRawMessageLen+0x44>
    }
    return ndefT3TPollerEndWriteMessage(ctx, rawMessageLen, false);
 800d76e:	2200      	movs	r2, #0
 800d770:	68b9      	ldr	r1, [r7, #8]
 800d772:	68f8      	ldr	r0, [r7, #12]
 800d774:	f7ff ff9e 	bl	800d6b4 <ndefT3TPollerEndWriteMessage>
 800d778:	4603      	mov	r3, r0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3710      	adds	r7, #16
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}

0800d782 <ndefT3TPollerSetReadOnly>:

/*******************************************************************************/
ReturnCode ndefT3TPollerSetReadOnly(ndefContext *ctx)
{
 800d782:	b580      	push	{r7, lr}
 800d784:	b084      	sub	sp, #16
 800d786:	af00      	add	r7, sp, #0
 800d788:	6078      	str	r0, [r7, #4]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T3T) )
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d003      	beq.n	800d798 <ndefT3TPollerSetReadOnly+0x16>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	2b03      	cmp	r3, #3
 800d796:	d001      	beq.n	800d79c <ndefT3TPollerSetReadOnly+0x1a>
    {
        return ERR_PARAM;
 800d798:	2307      	movs	r3, #7
 800d79a:	e020      	b.n	800d7de <ndefT3TPollerSetReadOnly+0x5c>
    }

    if( ctx->state != NDEF_STATE_READWRITE )
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d7a2:	2b02      	cmp	r3, #2
 800d7a4:	d001      	beq.n	800d7aa <ndefT3TPollerSetReadOnly+0x28>
    {
        return ERR_WRONG_STATE;
 800d7a6:	2321      	movs	r3, #33	@ 0x21
 800d7a8:	e019      	b.n	800d7de <ndefT3TPollerSetReadOnly+0x5c>
    }

    /* TS T3T v1.0 7.5.2.4 */
    if( ctx->cc.t3t.writeFlag != NDEF_T3T_WRITEFLAG_OFF )
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d001      	beq.n	800d7b8 <ndefT3TPollerSetReadOnly+0x36>
    {
        return ERR_WRONG_STATE;
 800d7b4:	2321      	movs	r3, #33	@ 0x21
 800d7b6:	e012      	b.n	800d7de <ndefT3TPollerSetReadOnly+0x5c>
    }

    /* TS T3T v1.0 7.5.2.4 */
    ctx->cc.t3t.rwFlag = NDEF_T3T_FLAG_RO;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
    ret = ndefT3TPollerWriteAttributeInformationBlock(ctx);
 800d7c0:	6878      	ldr	r0, [r7, #4]
 800d7c2:	f7ff fd09 	bl	800d1d8 <ndefT3TPollerWriteAttributeInformationBlock>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800d7ca:	89fb      	ldrh	r3, [r7, #14]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d001      	beq.n	800d7d4 <ndefT3TPollerSetReadOnly+0x52>
    {
        return ret;
 800d7d0:	89fb      	ldrh	r3, [r7, #14]
 800d7d2:	e004      	b.n	800d7de <ndefT3TPollerSetReadOnly+0x5c>
    }

    ctx->state = NDEF_STATE_READONLY;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2203      	movs	r2, #3
 800d7d8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    return ERR_NONE;
 800d7dc:	2300      	movs	r3, #0
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3710      	adds	r7, #16
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}

0800d7e6 <ndefT4TInitializeIsoDepTxRxParam>:
 ******************************************************************************
 */

/*******************************************************************************/
static void ndefT4TInitializeIsoDepTxRxParam(ndefContext *ctx, rfalIsoDepApduTxRxParam *isoDepAPDU)
{
 800d7e6:	b480      	push	{r7}
 800d7e8:	b083      	sub	sp, #12
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	6078      	str	r0, [r7, #4]
 800d7ee:	6039      	str	r1, [r7, #0]
    /* Initialize the ISO-DEP protocol transceive context */
    isoDepAPDU->txBuf        = &ctx->subCtx.t4t.cApduBuf;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f103 02bb 	add.w	r2, r3, #187	@ 0xbb
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	601a      	str	r2, [r3, #0]
    isoDepAPDU->DID          =  ctx->subCtx.t4t.DID;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f893 25e2 	ldrb.w	r2, [r3, #1506]	@ 0x5e2
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	f883 2020 	strb.w	r2, [r3, #32]
    isoDepAPDU->FWT          =  ctx->subCtx.t4t.FWT;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f8d3 25d8 	ldr.w	r2, [r3, #1496]	@ 0x5d8
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	615a      	str	r2, [r3, #20]
    isoDepAPDU->dFWT         =  ctx->subCtx.t4t.dFWT;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f8d3 25dc 	ldr.w	r2, [r3, #1500]	@ 0x5dc
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	619a      	str	r2, [r3, #24]
    isoDepAPDU->FSx          =  ctx->subCtx.t4t.FSx;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f8b3 25e0 	ldrh.w	r2, [r3, #1504]	@ 0x5e0
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	839a      	strh	r2, [r3, #28]
    isoDepAPDU->ourFSx       = RFAL_ISODEP_FSX_KEEP;
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	22ff      	movs	r2, #255	@ 0xff
 800d828:	83da      	strh	r2, [r3, #30]
    isoDepAPDU->rxBuf        = &ctx->subCtx.t4t.rApduBuf;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f203 22be 	addw	r2, r3, #702	@ 0x2be
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	609a      	str	r2, [r3, #8]
    isoDepAPDU->tmpBuf       = &ctx->subCtx.t4t.tmpBuf;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f503 629a 	add.w	r2, r3, #1232	@ 0x4d0
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	611a      	str	r2, [r3, #16]
}
 800d83e:	bf00      	nop
 800d840:	370c      	adds	r7, #12
 800d842:	46bd      	mov	sp, r7
 800d844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d848:	4770      	bx	lr

0800d84a <ndefT4TTransceiveTxRx>:

/*******************************************************************************/
static ReturnCode ndefT4TTransceiveTxRx(ndefContext *ctx, rfalIsoDepApduTxRxParam *isoDepAPDU)
{
 800d84a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d84c:	b08b      	sub	sp, #44	@ 0x2c
 800d84e:	af06      	add	r7, sp, #24
 800d850:	6078      	str	r0, [r7, #4]
 800d852:	6039      	str	r1, [r7, #0]
    ReturnCode               ret;

    /* Initialize respAPDU */
    ctx->subCtx.t4t.respAPDU.rApduBuf = &ctx->subCtx.t4t.rApduBuf;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f203 22be 	addw	r2, r3, #702	@ 0x2be
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f8c3 24c4 	str.w	r2, [r3, #1220]	@ 0x4c4
    isoDepAPDU->rxLen                 = &ctx->subCtx.t4t.respAPDU.rcvdLen;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f503 6299 	add.w	r2, r3, #1224	@ 0x4c8
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	60da      	str	r2, [r3, #12]

    ret = rfalIsoDepStartApduTransceive(*isoDepAPDU);
 800d86a:	683e      	ldr	r6, [r7, #0]
 800d86c:	466d      	mov	r5, sp
 800d86e:	f106 0410 	add.w	r4, r6, #16
 800d872:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d874:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d876:	6823      	ldr	r3, [r4, #0]
 800d878:	602b      	str	r3, [r5, #0]
 800d87a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800d87e:	f006 f98d 	bl	8013b9c <rfalIsoDepStartApduTransceive>
 800d882:	4603      	mov	r3, r0
 800d884:	81fb      	strh	r3, [r7, #14]
    if( ret == ERR_NONE )
 800d886:	89fb      	ldrh	r3, [r7, #14]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d108      	bne.n	800d89e <ndefT4TTransceiveTxRx+0x54>
    {
        do {
            /* Blocking implementation, T4T may define rather long timeouts */
            rfalWorker();
 800d88c:	f7f5 f958 	bl	8002b40 <rfalWorker>
            ret = rfalIsoDepGetApduTransceiveStatus();
 800d890:	f006 f9da 	bl	8013c48 <rfalIsoDepGetApduTransceiveStatus>
 800d894:	4603      	mov	r3, r0
 800d896:	81fb      	strh	r3, [r7, #14]
        } while (ret == ERR_BUSY);
 800d898:	89fb      	ldrh	r3, [r7, #14]
 800d89a:	2b02      	cmp	r3, #2
 800d89c:	d0f6      	beq.n	800d88c <ndefT4TTransceiveTxRx+0x42>
    }
    
    if (ret != ERR_NONE)
 800d89e:	89fb      	ldrh	r3, [r7, #14]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d001      	beq.n	800d8a8 <ndefT4TTransceiveTxRx+0x5e>
    {
        return ret;
 800d8a4:	89fb      	ldrh	r3, [r7, #14]
 800d8a6:	e00e      	b.n	800d8c6 <ndefT4TTransceiveTxRx+0x7c>
    }

    ret = rfalT4TPollerParseRAPDU(&ctx->subCtx.t4t.respAPDU);
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f00e fb05 	bl	801bebe <rfalT4TPollerParseRAPDU>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	81fb      	strh	r3, [r7, #14]
    ctx->subCtx.t4t.rApduBodyLen = ctx->subCtx.t4t.respAPDU.rApduBodyLen;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f8b3 24ca 	ldrh.w	r2, [r3, #1226]	@ 0x4ca
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f8a3 25d4 	strh.w	r2, [r3, #1492]	@ 0x5d4
    
    return ret;
 800d8c4:	89fb      	ldrh	r3, [r7, #14]
}
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	3714      	adds	r7, #20
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d8ce <ndefT4TReadNlen>:

/*******************************************************************************/
static ReturnCode ndefT4TReadNlen(ndefContext *ctx)
{
 800d8ce:	b580      	push	{r7, lr}
 800d8d0:	b084      	sub	sp, #16
 800d8d2:	af00      	add	r7, sp, #0
 800d8d4:	6078      	str	r0, [r7, #4]
    ReturnCode           ret;
    uint8_t              nlenLen;
    uint8_t*             nLen;
    
    ctx->state = NDEF_STATE_INVALID;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2200      	movs	r2, #0
 800d8da:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    nlenLen = ( ndefMajorVersion(ctx->cc.t4t.vNo) == ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) ) ? NDEF_T4T_ENLEN_LEN : NDEF_T4T_NLEN_LEN;    
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800d8e4:	091b      	lsrs	r3, r3, #4
 800d8e6:	b2db      	uxtb	r3, r3
 800d8e8:	2b03      	cmp	r3, #3
 800d8ea:	d101      	bne.n	800d8f0 <ndefT4TReadNlen+0x22>
 800d8ec:	2304      	movs	r3, #4
 800d8ee:	e000      	b.n	800d8f2 <ndefT4TReadNlen+0x24>
 800d8f0:	2302      	movs	r3, #2
 800d8f2:	73fb      	strb	r3, [r7, #15]
    
    /* Read NLEN/ENLEN TS T4T v1.0 7.2.1.11 */
    ret = ndefT4TPollerReadBinary(ctx, 0U, nlenLen);
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
 800d8f6:	461a      	mov	r2, r3
 800d8f8:	2100      	movs	r1, #0
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f000 fa93 	bl	800de26 <ndefT4TPollerReadBinary>
 800d900:	4603      	mov	r3, r0
 800d902:	81bb      	strh	r3, [r7, #12]
    if( ret != ERR_NONE )
 800d904:	89bb      	ldrh	r3, [r7, #12]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d001      	beq.n	800d90e <ndefT4TReadNlen+0x40>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.11 */
        return ret;
 800d90a:	89bb      	ldrh	r3, [r7, #12]
 800d90c:	e06d      	b.n	800d9ea <ndefT4TReadNlen+0x11c>
    }
    nLen = ctx->subCtx.t4t.rApduBuf.apdu;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f203 23c1 	addw	r3, r3, #705	@ 0x2c1
 800d914:	60bb      	str	r3, [r7, #8]
    ctx->messageLen    = (nlenLen == NDEF_T4T_ENLEN_LEN) ?  GETU32(&nLen[0]) : (uint32_t)ndefBytes2Uint16(nLen[0], nLen[1]);
 800d916:	7bfb      	ldrb	r3, [r7, #15]
 800d918:	2b04      	cmp	r3, #4
 800d91a:	d111      	bne.n	800d940 <ndefT4TReadNlen+0x72>
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	061a      	lsls	r2, r3, #24
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	3301      	adds	r3, #1
 800d926:	781b      	ldrb	r3, [r3, #0]
 800d928:	041b      	lsls	r3, r3, #16
 800d92a:	431a      	orrs	r2, r3
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	3302      	adds	r3, #2
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	021b      	lsls	r3, r3, #8
 800d934:	4313      	orrs	r3, r2
 800d936:	68ba      	ldr	r2, [r7, #8]
 800d938:	3203      	adds	r2, #3
 800d93a:	7812      	ldrb	r2, [r2, #0]
 800d93c:	4313      	orrs	r3, r2
 800d93e:	e008      	b.n	800d952 <ndefT4TReadNlen+0x84>
 800d940:	68bb      	ldr	r3, [r7, #8]
 800d942:	781b      	ldrb	r3, [r3, #0]
 800d944:	021b      	lsls	r3, r3, #8
 800d946:	b29b      	uxth	r3, r3
 800d948:	68ba      	ldr	r2, [r7, #8]
 800d94a:	3201      	adds	r2, #1
 800d94c:	7812      	ldrb	r2, [r2, #0]
 800d94e:	4313      	orrs	r3, r2
 800d950:	b29b      	uxth	r3, r3
 800d952:	687a      	ldr	r2, [r7, #4]
 800d954:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    if ( (ctx->messageLen > (ctx->cc.t4t.fileSize - nlenLen)) || ((ctx->messageLen > 0U) && (ctx->messageLen < NDEF_T4T_MIN_NLEN)) )
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 800d964:	7bfb      	ldrb	r3, [r7, #15]
 800d966:	1acb      	subs	r3, r1, r3
 800d968:	429a      	cmp	r2, r3
 800d96a:	d809      	bhi.n	800d980 <ndefT4TReadNlen+0xb2>
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d972:	2b00      	cmp	r3, #0
 800d974:	d006      	beq.n	800d984 <ndefT4TReadNlen+0xb6>
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d97c:	2b02      	cmp	r3, #2
 800d97e:	d801      	bhi.n	800d984 <ndefT4TReadNlen+0xb6>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.11 */
        return ERR_REQUEST;
 800d980:	2305      	movs	r3, #5
 800d982:	e032      	b.n	800d9ea <ndefT4TReadNlen+0x11c>
    }
    if( ctx->messageLen == 0U ) 
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d116      	bne.n	800d9bc <ndefT4TReadNlen+0xee>
    {
        if( !(ndefT4TIsWriteAccessGranted(ctx->cc.t4t.writeAccess)) )
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d994:	2b00      	cmp	r3, #0
 800d996:	d00c      	beq.n	800d9b2 <ndefT4TReadNlen+0xe4>
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d99e:	b25b      	sxtb	r3, r3
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	da04      	bge.n	800d9ae <ndefT4TReadNlen+0xe0>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d9aa:	2bff      	cmp	r3, #255	@ 0xff
 800d9ac:	d101      	bne.n	800d9b2 <ndefT4TReadNlen+0xe4>
        {
            /* Conclude procedure TS T4T v1.0 7.2.1.11 */
            return ERR_REQUEST;
 800d9ae:	2305      	movs	r3, #5
 800d9b0:	e01b      	b.n	800d9ea <ndefT4TReadNlen+0x11c>
        }
        ctx->state = NDEF_STATE_INITIALIZED;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2201      	movs	r2, #1
 800d9b6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800d9ba:	e015      	b.n	800d9e8 <ndefT4TReadNlen+0x11a>
    }
    else
    {
        ctx->state = (ndefT4TIsWriteAccessGranted(ctx->cc.t4t.writeAccess)) ? NDEF_STATE_READWRITE : NDEF_STATE_READONLY;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d00a      	beq.n	800d9dc <ndefT4TReadNlen+0x10e>
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d9cc:	b25b      	sxtb	r3, r3
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	da06      	bge.n	800d9e0 <ndefT4TReadNlen+0x112>
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d9d8:	2bff      	cmp	r3, #255	@ 0xff
 800d9da:	d001      	beq.n	800d9e0 <ndefT4TReadNlen+0x112>
 800d9dc:	2202      	movs	r2, #2
 800d9de:	e000      	b.n	800d9e2 <ndefT4TReadNlen+0x114>
 800d9e0:	2203      	movs	r2, #3
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    
    return ERR_NONE;
 800d9e8:	2300      	movs	r3, #0
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3710      	adds	r7, #16
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}
	...

0800d9f4 <ndefT4TReadAndParseCCFile>:

/*******************************************************************************/
static ReturnCode ndefT4TReadAndParseCCFile(ndefContext *ctx)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b084      	sub	sp, #16
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
    
    ReturnCode           ret;
    uint8_t              dataIt;
    
    /* Select CCFILE TS T4T v1.0 7.2.1.3 */
    ret =  ndefT4TPollerSelectFile(ctx, RFAL_T4T_FID_CC);
 800d9fc:	499f      	ldr	r1, [pc, #636]	@ (800dc7c <ndefT4TReadAndParseCCFile+0x288>)
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f000 f9da 	bl	800ddb8 <ndefT4TPollerSelectFile>
 800da04:	4603      	mov	r3, r0
 800da06:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800da08:	89fb      	ldrh	r3, [r7, #14]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d001      	beq.n	800da12 <ndefT4TReadAndParseCCFile+0x1e>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.4 */
        return ret;
 800da0e:	89fb      	ldrh	r3, [r7, #14]
 800da10:	e17c      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
    }

    /* Read CCFILE TS T4T v1.0 7.2.1.5 */
    /* read CCFILE assuming at least 15 bytes are available. If V3 found will read the extra bytes in a second step */
    ret = ndefT4TPollerReadBinary(ctx, 0U, NDEF_T4T_CCFILEV2_LEN);
 800da12:	220f      	movs	r2, #15
 800da14:	2100      	movs	r1, #0
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f000 fa05 	bl	800de26 <ndefT4TPollerReadBinary>
 800da1c:	4603      	mov	r3, r0
 800da1e:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800da20:	89fb      	ldrh	r3, [r7, #14]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d001      	beq.n	800da2a <ndefT4TReadAndParseCCFile+0x36>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.6 */
        return ret;
 800da26:	89fb      	ldrh	r3, [r7, #14]
 800da28:	e170      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
    }
    (void)ST_MEMCPY(ctx->ccBuf, ctx->subCtx.t4t.rApduBuf.apdu, NDEF_T4T_CCFILEV2_LEN);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	f103 00a0 	add.w	r0, r3, #160	@ 0xa0
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f203 23c1 	addw	r3, r3, #705	@ 0x2c1
 800da36:	220f      	movs	r2, #15
 800da38:	4619      	mov	r1, r3
 800da3a:	f00e fd37 	bl	801c4ac <memcpy>
    dataIt = 0;
 800da3e:	2300      	movs	r3, #0
 800da40:	737b      	strb	r3, [r7, #13]
    ctx->cc.t4t.ccLen = GETU16(&ctx->ccBuf[dataIt]);
 800da42:	7b7b      	ldrb	r3, [r7, #13]
 800da44:	687a      	ldr	r2, [r7, #4]
 800da46:	4413      	add	r3, r2
 800da48:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800da4c:	b21b      	sxth	r3, r3
 800da4e:	021b      	lsls	r3, r3, #8
 800da50:	b21a      	sxth	r2, r3
 800da52:	7b7b      	ldrb	r3, [r7, #13]
 800da54:	33a0      	adds	r3, #160	@ 0xa0
 800da56:	6879      	ldr	r1, [r7, #4]
 800da58:	440b      	add	r3, r1
 800da5a:	3301      	adds	r3, #1
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	b21b      	sxth	r3, r3
 800da60:	4313      	orrs	r3, r2
 800da62:	b21b      	sxth	r3, r3
 800da64:	b29a      	uxth	r2, r3
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    dataIt += (uint8_t)sizeof(uint16_t);
 800da6c:	7b7b      	ldrb	r3, [r7, #13]
 800da6e:	3302      	adds	r3, #2
 800da70:	737b      	strb	r3, [r7, #13]
    ctx->cc.t4t.vNo   = ctx->ccBuf[dataIt];
 800da72:	7b7b      	ldrb	r3, [r7, #13]
 800da74:	687a      	ldr	r2, [r7, #4]
 800da76:	4413      	add	r3, r2
 800da78:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    dataIt++;
 800da82:	7b7b      	ldrb	r3, [r7, #13]
 800da84:	3301      	adds	r3, #1
 800da86:	737b      	strb	r3, [r7, #13]
    ctx->cc.t4t.mLe   = GETU16(&ctx->ccBuf[dataIt]);
 800da88:	7b7b      	ldrb	r3, [r7, #13]
 800da8a:	687a      	ldr	r2, [r7, #4]
 800da8c:	4413      	add	r3, r2
 800da8e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800da92:	b21b      	sxth	r3, r3
 800da94:	021b      	lsls	r3, r3, #8
 800da96:	b21a      	sxth	r2, r3
 800da98:	7b7b      	ldrb	r3, [r7, #13]
 800da9a:	33a0      	adds	r3, #160	@ 0xa0
 800da9c:	6879      	ldr	r1, [r7, #4]
 800da9e:	440b      	add	r3, r1
 800daa0:	3301      	adds	r3, #1
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	b21b      	sxth	r3, r3
 800daa6:	4313      	orrs	r3, r2
 800daa8:	b21b      	sxth	r3, r3
 800daaa:	b29a      	uxth	r2, r3
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    dataIt += (uint8_t)sizeof(uint16_t);
 800dab2:	7b7b      	ldrb	r3, [r7, #13]
 800dab4:	3302      	adds	r3, #2
 800dab6:	737b      	strb	r3, [r7, #13]
    ctx->cc.t4t.mLc   = GETU16(&ctx->ccBuf[dataIt]);
 800dab8:	7b7b      	ldrb	r3, [r7, #13]
 800daba:	687a      	ldr	r2, [r7, #4]
 800dabc:	4413      	add	r3, r2
 800dabe:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800dac2:	b21b      	sxth	r3, r3
 800dac4:	021b      	lsls	r3, r3, #8
 800dac6:	b21a      	sxth	r2, r3
 800dac8:	7b7b      	ldrb	r3, [r7, #13]
 800daca:	33a0      	adds	r3, #160	@ 0xa0
 800dacc:	6879      	ldr	r1, [r7, #4]
 800dace:	440b      	add	r3, r1
 800dad0:	3301      	adds	r3, #1
 800dad2:	781b      	ldrb	r3, [r3, #0]
 800dad4:	b21b      	sxth	r3, r3
 800dad6:	4313      	orrs	r3, r2
 800dad8:	b21b      	sxth	r3, r3
 800dada:	b29a      	uxth	r2, r3
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    dataIt += (uint8_t)sizeof(uint16_t);
 800dae2:	7b7b      	ldrb	r3, [r7, #13]
 800dae4:	3302      	adds	r3, #2
 800dae6:	737b      	strb	r3, [r7, #13]
    
    /* TS T4T v1.0 7.2.1.7 verify MLe and MLc are within the valid range */
    if( (ctx->cc.t4t.mLe < NDEF_T4T_MIN_VALID_MLE) || (ctx->cc.t4t.mLc < NDEF_T4T_MIN_VALID_MLC) )
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 800daee:	2b0e      	cmp	r3, #14
 800daf0:	d904      	bls.n	800dafc <ndefT4TReadAndParseCCFile+0x108>
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800daf8:	2b0c      	cmp	r3, #12
 800dafa:	d801      	bhi.n	800db00 <ndefT4TReadAndParseCCFile+0x10c>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.8 */
        return ERR_REQUEST;
 800dafc:	2305      	movs	r3, #5
 800dafe:	e105      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
    }

    ctx->subCtx.t4t.curMLe   = (uint8_t)MIN(ctx->cc.t4t.mLe, NDEF_T4T_MAX_MLE); /* Only short field codind supported */
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 800db06:	2bfe      	cmp	r3, #254	@ 0xfe
 800db08:	d804      	bhi.n	800db14 <ndefT4TReadAndParseCCFile+0x120>
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 800db10:	b2da      	uxtb	r2, r3
 800db12:	e000      	b.n	800db16 <ndefT4TReadAndParseCCFile+0x122>
 800db14:	22ff      	movs	r2, #255	@ 0xff
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    ctx->subCtx.t4t.curMLc   = (uint8_t)MIN(ctx->cc.t4t.mLc, NDEF_T4T_MAX_MLC); /* Only short field codind supported */
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800db22:	2bfe      	cmp	r3, #254	@ 0xfe
 800db24:	d804      	bhi.n	800db30 <ndefT4TReadAndParseCCFile+0x13c>
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800db2c:	b2da      	uxtb	r2, r3
 800db2e:	e000      	b.n	800db32 <ndefT4TReadAndParseCCFile+0x13e>
 800db30:	22ff      	movs	r2, #255	@ 0xff
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

    /* TS T4T v1.0 7.2.1.7 and 4.3.2.4 verify support of mapping version */
    if( ndefMajorVersion(ctx->cc.t4t.vNo) > ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) )
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800db3e:	091b      	lsrs	r3, r3, #4
 800db40:	b2db      	uxtb	r3, r3
 800db42:	2b03      	cmp	r3, #3
 800db44:	d901      	bls.n	800db4a <ndefT4TReadAndParseCCFile+0x156>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.8 */
        return ERR_REQUEST;
 800db46:	2305      	movs	r3, #5
 800db48:	e0e0      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
    }
    if( ndefMajorVersion(ctx->cc.t4t.vNo) == ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) )
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800db50:	091b      	lsrs	r3, r3, #4
 800db52:	b2db      	uxtb	r3, r3
 800db54:	2b03      	cmp	r3, #3
 800db56:	d17b      	bne.n	800dc50 <ndefT4TReadAndParseCCFile+0x25c>
    {
        /* V3 found: read remainng bytes */
        ret = ndefT4TPollerReadBinary(ctx, NDEF_T4T_CCFILEV2_LEN, NDEF_T4T_CCFILEV3_LEN - NDEF_T4T_CCFILEV2_LEN);
 800db58:	2202      	movs	r2, #2
 800db5a:	210f      	movs	r1, #15
 800db5c:	6878      	ldr	r0, [r7, #4]
 800db5e:	f000 f962 	bl	800de26 <ndefT4TPollerReadBinary>
 800db62:	4603      	mov	r3, r0
 800db64:	81fb      	strh	r3, [r7, #14]
        if( ret != ERR_NONE )
 800db66:	89fb      	ldrh	r3, [r7, #14]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d001      	beq.n	800db70 <ndefT4TReadAndParseCCFile+0x17c>
        {
            /* Conclude procedure TS T4T v1.0 7.2.1.6 */
            return ret;
 800db6c:	89fb      	ldrh	r3, [r7, #14]
 800db6e:	e0cd      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
        }
        (void)ST_MEMCPY(&ctx->ccBuf[NDEF_T4T_CCFILEV2_LEN], ctx->subCtx.t4t.rApduBuf.apdu, NDEF_T4T_CCFILEV3_LEN - NDEF_T4T_CCFILEV2_LEN);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	33af      	adds	r3, #175	@ 0xaf
 800db74:	687a      	ldr	r2, [r7, #4]
 800db76:	f202 22c1 	addw	r2, r2, #705	@ 0x2c1
 800db7a:	8812      	ldrh	r2, [r2, #0]
 800db7c:	b292      	uxth	r2, r2
 800db7e:	801a      	strh	r2, [r3, #0]
                
        /* TS T4T v1.0 7.2.1.7 verify coding as in table 5 */
        if( ctx->ccBuf[dataIt] != NDEF_T4T_ENDEF_CTLV_T )
 800db80:	7b7b      	ldrb	r3, [r7, #13]
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	4413      	add	r3, r2
 800db86:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800db8a:	2b06      	cmp	r3, #6
 800db8c:	d001      	beq.n	800db92 <ndefT4TReadAndParseCCFile+0x19e>
        {
            /* Conclude procedure TS T4T v1.0 7.2.1.8 */
            return ERR_REQUEST;
 800db8e:	2305      	movs	r3, #5
 800db90:	e0bc      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
        }
        dataIt++;
 800db92:	7b7b      	ldrb	r3, [r7, #13]
 800db94:	3301      	adds	r3, #1
 800db96:	737b      	strb	r3, [r7, #13]
        if( ctx->ccBuf[dataIt] < NDEF_T4T_ENDEF_CTLV_L )
 800db98:	7b7b      	ldrb	r3, [r7, #13]
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	4413      	add	r3, r2
 800db9e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800dba2:	2b07      	cmp	r3, #7
 800dba4:	d801      	bhi.n	800dbaa <ndefT4TReadAndParseCCFile+0x1b6>
        {
            /* Conclude procedure TS T4T v1.0 7.2.1.8 */
            return ERR_REQUEST;
 800dba6:	2305      	movs	r3, #5
 800dba8:	e0b0      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
        }
        dataIt++;
 800dbaa:	7b7b      	ldrb	r3, [r7, #13]
 800dbac:	3301      	adds	r3, #1
 800dbae:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.fileId[0U]   = ctx->ccBuf[dataIt];
 800dbb0:	7b7b      	ldrb	r3, [r7, #13]
 800dbb2:	687a      	ldr	r2, [r7, #4]
 800dbb4:	4413      	add	r3, r2
 800dbb6:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        dataIt++;
 800dbc0:	7b7b      	ldrb	r3, [r7, #13]
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.fileId[1U]   = ctx->ccBuf[dataIt];
 800dbc6:	7b7b      	ldrb	r3, [r7, #13]
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	4413      	add	r3, r2
 800dbcc:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        dataIt++;
 800dbd6:	7b7b      	ldrb	r3, [r7, #13]
 800dbd8:	3301      	adds	r3, #1
 800dbda:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.fileSize    = GETU32(&ctx->ccBuf[dataIt]);
 800dbdc:	7b7b      	ldrb	r3, [r7, #13]
 800dbde:	687a      	ldr	r2, [r7, #4]
 800dbe0:	4413      	add	r3, r2
 800dbe2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800dbe6:	061a      	lsls	r2, r3, #24
 800dbe8:	7b7b      	ldrb	r3, [r7, #13]
 800dbea:	33a0      	adds	r3, #160	@ 0xa0
 800dbec:	6879      	ldr	r1, [r7, #4]
 800dbee:	440b      	add	r3, r1
 800dbf0:	3301      	adds	r3, #1
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	041b      	lsls	r3, r3, #16
 800dbf6:	431a      	orrs	r2, r3
 800dbf8:	7b7b      	ldrb	r3, [r7, #13]
 800dbfa:	33a0      	adds	r3, #160	@ 0xa0
 800dbfc:	6879      	ldr	r1, [r7, #4]
 800dbfe:	440b      	add	r3, r1
 800dc00:	3302      	adds	r3, #2
 800dc02:	781b      	ldrb	r3, [r3, #0]
 800dc04:	021b      	lsls	r3, r3, #8
 800dc06:	4313      	orrs	r3, r2
 800dc08:	7b7a      	ldrb	r2, [r7, #13]
 800dc0a:	32a0      	adds	r2, #160	@ 0xa0
 800dc0c:	6879      	ldr	r1, [r7, #4]
 800dc0e:	440a      	add	r2, r1
 800dc10:	3203      	adds	r2, #3
 800dc12:	7812      	ldrb	r2, [r2, #0]
 800dc14:	431a      	orrs	r2, r3
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        dataIt += (uint8_t)sizeof(uint32_t);
 800dc1c:	7b7b      	ldrb	r3, [r7, #13]
 800dc1e:	3304      	adds	r3, #4
 800dc20:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.readAccess  = ctx->ccBuf[dataIt];
 800dc22:	7b7b      	ldrb	r3, [r7, #13]
 800dc24:	687a      	ldr	r2, [r7, #4]
 800dc26:	4413      	add	r3, r2
 800dc28:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        dataIt++;
 800dc32:	7b7b      	ldrb	r3, [r7, #13]
 800dc34:	3301      	adds	r3, #1
 800dc36:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.writeAccess = ctx->ccBuf[dataIt];
 800dc38:	7b7b      	ldrb	r3, [r7, #13]
 800dc3a:	687a      	ldr	r2, [r7, #4]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
        dataIt++;
 800dc48:	7b7b      	ldrb	r3, [r7, #13]
 800dc4a:	3301      	adds	r3, #1
 800dc4c:	737b      	strb	r3, [r7, #13]
 800dc4e:	e05c      	b.n	800dd0a <ndefT4TReadAndParseCCFile+0x316>
    }
    else
    {
        if( ctx->ccBuf[dataIt] != NDEF_T4T_NDEF_CTLV_T )
 800dc50:	7b7b      	ldrb	r3, [r7, #13]
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	4413      	add	r3, r2
 800dc56:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800dc5a:	2b04      	cmp	r3, #4
 800dc5c:	d001      	beq.n	800dc62 <ndefT4TReadAndParseCCFile+0x26e>
        {
            return ERR_REQUEST;
 800dc5e:	2305      	movs	r3, #5
 800dc60:	e054      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
        }
        dataIt++;
 800dc62:	7b7b      	ldrb	r3, [r7, #13]
 800dc64:	3301      	adds	r3, #1
 800dc66:	737b      	strb	r3, [r7, #13]
        if( ctx->ccBuf[dataIt] < NDEF_T4T_NDEF_CTLV_L )
 800dc68:	7b7b      	ldrb	r3, [r7, #13]
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	4413      	add	r3, r2
 800dc6e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800dc72:	2b05      	cmp	r3, #5
 800dc74:	d804      	bhi.n	800dc80 <ndefT4TReadAndParseCCFile+0x28c>
        {
            return ERR_REQUEST;
 800dc76:	2305      	movs	r3, #5
 800dc78:	e048      	b.n	800dd0c <ndefT4TReadAndParseCCFile+0x318>
 800dc7a:	bf00      	nop
 800dc7c:	0801e5cc 	.word	0x0801e5cc
        }
        dataIt++;
 800dc80:	7b7b      	ldrb	r3, [r7, #13]
 800dc82:	3301      	adds	r3, #1
 800dc84:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.fileId[0U]   = ctx->ccBuf[dataIt];
 800dc86:	7b7b      	ldrb	r3, [r7, #13]
 800dc88:	687a      	ldr	r2, [r7, #4]
 800dc8a:	4413      	add	r3, r2
 800dc8c:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        dataIt++;
 800dc96:	7b7b      	ldrb	r3, [r7, #13]
 800dc98:	3301      	adds	r3, #1
 800dc9a:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.fileId[1U]   = ctx->ccBuf[dataIt];
 800dc9c:	7b7b      	ldrb	r3, [r7, #13]
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	4413      	add	r3, r2
 800dca2:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        dataIt++;
 800dcac:	7b7b      	ldrb	r3, [r7, #13]
 800dcae:	3301      	adds	r3, #1
 800dcb0:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.fileSize    = ndefBytes2Uint16(ctx->ccBuf[dataIt], ctx->ccBuf[dataIt + 1U]);
 800dcb2:	7b7b      	ldrb	r3, [r7, #13]
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	4413      	add	r3, r2
 800dcb8:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800dcbc:	021b      	lsls	r3, r3, #8
 800dcbe:	b29b      	uxth	r3, r3
 800dcc0:	7b7a      	ldrb	r2, [r7, #13]
 800dcc2:	3201      	adds	r2, #1
 800dcc4:	6879      	ldr	r1, [r7, #4]
 800dcc6:	440a      	add	r2, r1
 800dcc8:	f892 20a0 	ldrb.w	r2, [r2, #160]	@ 0xa0
 800dccc:	4313      	orrs	r3, r2
 800dcce:	b29b      	uxth	r3, r3
 800dcd0:	461a      	mov	r2, r3
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        dataIt += (uint8_t)sizeof(uint16_t);
 800dcd8:	7b7b      	ldrb	r3, [r7, #13]
 800dcda:	3302      	adds	r3, #2
 800dcdc:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.readAccess  = ctx->ccBuf[dataIt];
 800dcde:	7b7b      	ldrb	r3, [r7, #13]
 800dce0:	687a      	ldr	r2, [r7, #4]
 800dce2:	4413      	add	r3, r2
 800dce4:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        dataIt++;
 800dcee:	7b7b      	ldrb	r3, [r7, #13]
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	737b      	strb	r3, [r7, #13]
        ctx->cc.t4t.writeAccess = ctx->ccBuf[dataIt];
 800dcf4:	7b7b      	ldrb	r3, [r7, #13]
 800dcf6:	687a      	ldr	r2, [r7, #4]
 800dcf8:	4413      	add	r3, r2
 800dcfa:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
        dataIt++;
 800dd04:	7b7b      	ldrb	r3, [r7, #13]
 800dd06:	3301      	adds	r3, #1
 800dd08:	737b      	strb	r3, [r7, #13]
    }
    return ERR_NONE;
 800dd0a:	2300      	movs	r3, #0
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3710      	adds	r7, #16
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <ndefT4TPollerSelectNdefTagApplication>:

/*******************************************************************************/
ReturnCode ndefT4TPollerSelectNdefTagApplication(ndefContext *ctx)
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b08c      	sub	sp, #48	@ 0x30
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
    ReturnCode               ret;
    rfalIsoDepApduTxRxParam  isoDepAPDU;
    static const uint8_t NDEF_T4T_AID_NDEF[]    = {0xD2, 0x76, 0x00, 0x00, 0x85, 0x01, 0x01};  /*!< AID_NDEF v2.0 or higher   T4T 1.0  4.3.3 */
    static const uint8_t NDEF_T4T_AID_NDEF_V1[] = {0xD2, 0x76, 0x00, 0x00, 0x85, 0x01, 0x00};  /*!< AID_NDEF v1.0             T4T 1.0  4.3.3 */

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d003      	beq.n	800dd2a <ndefT4TPollerSelectNdefTagApplication+0x16>
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	781b      	ldrb	r3, [r3, #0]
 800dd26:	2b04      	cmp	r3, #4
 800dd28:	d001      	beq.n	800dd2e <ndefT4TPollerSelectNdefTagApplication+0x1a>
    {
        return ERR_PARAM;
 800dd2a:	2307      	movs	r3, #7
 800dd2c:	e03b      	b.n	800dda6 <ndefT4TPollerSelectNdefTagApplication+0x92>
    }
    
    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800dd2e:	f107 0308 	add.w	r3, r7, #8
 800dd32:	4619      	mov	r1, r3
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f7ff fd56 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>
    (void)rfalT4TPollerComposeSelectAppl(isoDepAPDU.txBuf, NDEF_T4T_AID_NDEF, (uint8_t)sizeof(NDEF_T4T_AID_NDEF), &isoDepAPDU.txBufLen);
 800dd3a:	68b8      	ldr	r0, [r7, #8]
 800dd3c:	f107 0308 	add.w	r3, r7, #8
 800dd40:	3304      	adds	r3, #4
 800dd42:	2207      	movs	r2, #7
 800dd44:	491a      	ldr	r1, [pc, #104]	@ (800ddb0 <ndefT4TPollerSelectNdefTagApplication+0x9c>)
 800dd46:	f00e f8f8 	bl	801bf3a <rfalT4TPollerComposeSelectAppl>
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800dd4a:	f107 0308 	add.w	r3, r7, #8
 800dd4e:	4619      	mov	r1, r3
 800dd50:	6878      	ldr	r0, [r7, #4]
 800dd52:	f7ff fd7a 	bl	800d84a <ndefT4TTransceiveTxRx>
 800dd56:	4603      	mov	r3, r0
 800dd58:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    
    if( ret == ERR_NONE )
 800dd5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d105      	bne.n	800dd6c <ndefT4TPollerSelectNdefTagApplication+0x58>
    {
        /* application v2 or higher found */
        ctx->subCtx.t4t.mv1Flag = false;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	2200      	movs	r2, #0
 800dd64:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
        return ret;
 800dd68:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd6a:	e01c      	b.n	800dda6 <ndefT4TPollerSelectNdefTagApplication+0x92>
    }
    
    if( ret != ERR_REQUEST )
 800dd6c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd6e:	2b05      	cmp	r3, #5
 800dd70:	d001      	beq.n	800dd76 <ndefT4TPollerSelectNdefTagApplication+0x62>
    {
        return ret;
 800dd72:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd74:	e017      	b.n	800dda6 <ndefT4TPollerSelectNdefTagApplication+0x92>
    }

    /* if v2 application not found, try v1 */
    (void)rfalT4TPollerComposeSelectAppl(isoDepAPDU.txBuf, NDEF_T4T_AID_NDEF_V1, (uint8_t)sizeof(NDEF_T4T_AID_NDEF_V1), &isoDepAPDU.txBufLen);
 800dd76:	68b8      	ldr	r0, [r7, #8]
 800dd78:	f107 0308 	add.w	r3, r7, #8
 800dd7c:	3304      	adds	r3, #4
 800dd7e:	2207      	movs	r2, #7
 800dd80:	490c      	ldr	r1, [pc, #48]	@ (800ddb4 <ndefT4TPollerSelectNdefTagApplication+0xa0>)
 800dd82:	f00e f8da 	bl	801bf3a <rfalT4TPollerComposeSelectAppl>
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800dd86:	f107 0308 	add.w	r3, r7, #8
 800dd8a:	4619      	mov	r1, r3
 800dd8c:	6878      	ldr	r0, [r7, #4]
 800dd8e:	f7ff fd5c 	bl	800d84a <ndefT4TTransceiveTxRx>
 800dd92:	4603      	mov	r3, r0
 800dd94:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    
    if( ret == ERR_NONE )
 800dd96:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d103      	bne.n	800dda4 <ndefT4TPollerSelectNdefTagApplication+0x90>
    {
        /* application v1 found */
        ctx->subCtx.t4t.mv1Flag = true;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2201      	movs	r2, #1
 800dda0:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    }
    return ret;
 800dda4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800dda6:	4618      	mov	r0, r3
 800dda8:	3730      	adds	r7, #48	@ 0x30
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	bd80      	pop	{r7, pc}
 800ddae:	bf00      	nop
 800ddb0:	0801e5d0 	.word	0x0801e5d0
 800ddb4:	0801e5d8 	.word	0x0801e5d8

0800ddb8 <ndefT4TPollerSelectFile>:

/*******************************************************************************/
ReturnCode ndefT4TPollerSelectFile(ndefContext *ctx, const uint8_t *fileId)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b08c      	sub	sp, #48	@ 0x30
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
 800ddc0:	6039      	str	r1, [r7, #0]
    ReturnCode               ret;
    rfalIsoDepApduTxRxParam  isoDepAPDU;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d003      	beq.n	800ddd0 <ndefT4TPollerSelectFile+0x18>
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	2b04      	cmp	r3, #4
 800ddce:	d001      	beq.n	800ddd4 <ndefT4TPollerSelectFile+0x1c>
    {
        return ERR_PARAM;
 800ddd0:	2307      	movs	r3, #7
 800ddd2:	e024      	b.n	800de1e <ndefT4TPollerSelectFile+0x66>
    }

    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800ddd4:	f107 0308 	add.w	r3, r7, #8
 800ddd8:	4619      	mov	r1, r3
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	f7ff fd03 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>

    if (ctx->subCtx.t4t.mv1Flag)
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d008      	beq.n	800ddfc <ndefT4TPollerSelectFile+0x44>
    {
        (void)rfalT4TPollerComposeSelectFileV1Mapping(isoDepAPDU.txBuf, fileId, (uint8_t)sizeof(fileId), &isoDepAPDU.txBufLen);
 800ddea:	68b8      	ldr	r0, [r7, #8]
 800ddec:	f107 0308 	add.w	r3, r7, #8
 800ddf0:	3304      	adds	r3, #4
 800ddf2:	2204      	movs	r2, #4
 800ddf4:	6839      	ldr	r1, [r7, #0]
 800ddf6:	f00e f910 	bl	801c01a <rfalT4TPollerComposeSelectFileV1Mapping>
 800ddfa:	e007      	b.n	800de0c <ndefT4TPollerSelectFile+0x54>
    }
    else
    {
        (void)rfalT4TPollerComposeSelectFile(isoDepAPDU.txBuf, fileId, NDEF_T4T_FID_SIZE, &isoDepAPDU.txBufLen);
 800ddfc:	68b8      	ldr	r0, [r7, #8]
 800ddfe:	f107 0308 	add.w	r3, r7, #8
 800de02:	3304      	adds	r3, #4
 800de04:	2202      	movs	r2, #2
 800de06:	6839      	ldr	r1, [r7, #0]
 800de08:	f00e f8cf 	bl	801bfaa <rfalT4TPollerComposeSelectFile>
    }
       
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800de0c:	f107 0308 	add.w	r3, r7, #8
 800de10:	4619      	mov	r1, r3
 800de12:	6878      	ldr	r0, [r7, #4]
 800de14:	f7ff fd19 	bl	800d84a <ndefT4TTransceiveTxRx>
 800de18:	4603      	mov	r3, r0
 800de1a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    return ret;
 800de1c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800de1e:	4618      	mov	r0, r3
 800de20:	3730      	adds	r7, #48	@ 0x30
 800de22:	46bd      	mov	sp, r7
 800de24:	bd80      	pop	{r7, pc}

0800de26 <ndefT4TPollerReadBinary>:


/*******************************************************************************/
ReturnCode ndefT4TPollerReadBinary(ndefContext *ctx, uint16_t offset, uint8_t len)
{
 800de26:	b580      	push	{r7, lr}
 800de28:	b08c      	sub	sp, #48	@ 0x30
 800de2a:	af00      	add	r7, sp, #0
 800de2c:	6078      	str	r0, [r7, #4]
 800de2e:	460b      	mov	r3, r1
 800de30:	807b      	strh	r3, [r7, #2]
 800de32:	4613      	mov	r3, r2
 800de34:	707b      	strb	r3, [r7, #1]
    ReturnCode               ret;
    rfalIsoDepApduTxRxParam  isoDepAPDU;
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (len >  ctx->subCtx.t4t.curMLe) || (offset > NDEF_T4T_OFFSET_MAX) )
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d00d      	beq.n	800de58 <ndefT4TPollerReadBinary+0x32>
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	2b04      	cmp	r3, #4
 800de42:	d109      	bne.n	800de58 <ndefT4TPollerReadBinary+0x32>
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800de4a:	787a      	ldrb	r2, [r7, #1]
 800de4c:	429a      	cmp	r2, r3
 800de4e:	d803      	bhi.n	800de58 <ndefT4TPollerReadBinary+0x32>
 800de50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800de54:	2b00      	cmp	r3, #0
 800de56:	da01      	bge.n	800de5c <ndefT4TPollerReadBinary+0x36>
    {
        return ERR_PARAM;
 800de58:	2307      	movs	r3, #7
 800de5a:	e016      	b.n	800de8a <ndefT4TPollerReadBinary+0x64>
    }

    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800de5c:	f107 0308 	add.w	r3, r7, #8
 800de60:	4619      	mov	r1, r3
 800de62:	6878      	ldr	r0, [r7, #4]
 800de64:	f7ff fcbf 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>
    (void)rfalT4TPollerComposeReadData(isoDepAPDU.txBuf, offset, len, &isoDepAPDU.txBufLen);
 800de68:	68b8      	ldr	r0, [r7, #8]
 800de6a:	f107 0308 	add.w	r3, r7, #8
 800de6e:	3304      	adds	r3, #4
 800de70:	787a      	ldrb	r2, [r7, #1]
 800de72:	8879      	ldrh	r1, [r7, #2]
 800de74:	f00e f909 	bl	801c08a <rfalT4TPollerComposeReadData>
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800de78:	f107 0308 	add.w	r3, r7, #8
 800de7c:	4619      	mov	r1, r3
 800de7e:	6878      	ldr	r0, [r7, #4]
 800de80:	f7ff fce3 	bl	800d84a <ndefT4TTransceiveTxRx>
 800de84:	4603      	mov	r3, r0
 800de86:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   
    return ret;
 800de88:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800de8a:	4618      	mov	r0, r3
 800de8c:	3730      	adds	r7, #48	@ 0x30
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}

0800de92 <ndefT4TPollerReadBinaryODO>:

/*******************************************************************************/
ReturnCode ndefT4TPollerReadBinaryODO(ndefContext *ctx, uint32_t offset, uint8_t len)
{
 800de92:	b580      	push	{r7, lr}
 800de94:	b08e      	sub	sp, #56	@ 0x38
 800de96:	af00      	add	r7, sp, #0
 800de98:	60f8      	str	r0, [r7, #12]
 800de9a:	60b9      	str	r1, [r7, #8]
 800de9c:	4613      	mov	r3, r2
 800de9e:	71fb      	strb	r3, [r7, #7]
    ReturnCode               ret;
    rfalIsoDepApduTxRxParam  isoDepAPDU;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (len >  ctx->subCtx.t4t.curMLe)  || (offset > NDEF_T4T_ODO_OFFSET_MAX) )
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d00e      	beq.n	800dec4 <ndefT4TPollerReadBinaryODO+0x32>
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	781b      	ldrb	r3, [r3, #0]
 800deaa:	2b04      	cmp	r3, #4
 800deac:	d10a      	bne.n	800dec4 <ndefT4TPollerReadBinaryODO+0x32>
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800deb4:	79fa      	ldrb	r2, [r7, #7]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d804      	bhi.n	800dec4 <ndefT4TPollerReadBinaryODO+0x32>
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d301      	bcc.n	800dec8 <ndefT4TPollerReadBinaryODO+0x36>
    {
        return ERR_PARAM;
 800dec4:	2307      	movs	r3, #7
 800dec6:	e016      	b.n	800def6 <ndefT4TPollerReadBinaryODO+0x64>
    }

    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800dec8:	f107 0310 	add.w	r3, r7, #16
 800decc:	4619      	mov	r1, r3
 800dece:	68f8      	ldr	r0, [r7, #12]
 800ded0:	f7ff fc89 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>
    (void)rfalT4TPollerComposeReadDataODO(isoDepAPDU.txBuf, offset, len, &isoDepAPDU.txBufLen);
 800ded4:	6938      	ldr	r0, [r7, #16]
 800ded6:	f107 0310 	add.w	r3, r7, #16
 800deda:	3304      	adds	r3, #4
 800dedc:	79fa      	ldrb	r2, [r7, #7]
 800dede:	68b9      	ldr	r1, [r7, #8]
 800dee0:	f00e f903 	bl	801c0ea <rfalT4TPollerComposeReadDataODO>
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800dee4:	f107 0310 	add.w	r3, r7, #16
 800dee8:	4619      	mov	r1, r3
 800deea:	68f8      	ldr	r0, [r7, #12]
 800deec:	f7ff fcad 	bl	800d84a <ndefT4TTransceiveTxRx>
 800def0:	4603      	mov	r3, r0
 800def2:	86fb      	strh	r3, [r7, #54]	@ 0x36

    return ret;
 800def4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 800def6:	4618      	mov	r0, r3
 800def8:	3738      	adds	r7, #56	@ 0x38
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}

0800defe <ndefT4TPollerReadBytes>:

/*******************************************************************************/
ReturnCode ndefT4TPollerReadBytes(ndefContext *ctx, uint32_t offset, uint32_t len, uint8_t *buf, uint32_t *rcvdLen)
{
 800defe:	b580      	push	{r7, lr}
 800df00:	b08a      	sub	sp, #40	@ 0x28
 800df02:	af00      	add	r7, sp, #0
 800df04:	60f8      	str	r0, [r7, #12]
 800df06:	60b9      	str	r1, [r7, #8]
 800df08:	607a      	str	r2, [r7, #4]
 800df0a:	603b      	str	r3, [r7, #0]
    ReturnCode           ret;
    uint8_t              le;
    uint32_t             lvOffset = offset;
 800df0c:	68bb      	ldr	r3, [r7, #8]
 800df0e:	623b      	str	r3, [r7, #32]
    uint32_t             lvLen    = len;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	61fb      	str	r3, [r7, #28]
    uint8_t*             lvBuf    = buf;
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	61bb      	str	r3, [r7, #24]

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (lvLen == 0U) )
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d006      	beq.n	800df2c <ndefT4TPollerReadBytes+0x2e>
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	781b      	ldrb	r3, [r3, #0]
 800df22:	2b04      	cmp	r3, #4
 800df24:	d102      	bne.n	800df2c <ndefT4TPollerReadBytes+0x2e>
 800df26:	69fb      	ldr	r3, [r7, #28]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d101      	bne.n	800df30 <ndefT4TPollerReadBytes+0x32>
    {
        return ERR_PARAM;
 800df2c:	2307      	movs	r3, #7
 800df2e:	e06c      	b.n	800e00a <ndefT4TPollerReadBytes+0x10c>
    }
    if( rcvdLen != NULL )
 800df30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df32:	2b00      	cmp	r3, #0
 800df34:	d002      	beq.n	800df3c <ndefT4TPollerReadBytes+0x3e>
    {
        *rcvdLen = 0U;
 800df36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df38:	2200      	movs	r2, #0
 800df3a:	601a      	str	r2, [r3, #0]
    }

    do {
        le = ( lvLen > ctx->subCtx.t4t.curMLe ) ? ctx->subCtx.t4t.curMLe : (uint8_t)lvLen;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800df42:	461a      	mov	r2, r3
 800df44:	69fb      	ldr	r3, [r7, #28]
 800df46:	4293      	cmp	r3, r2
 800df48:	d903      	bls.n	800df52 <ndefT4TPollerReadBytes+0x54>
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800df50:	e001      	b.n	800df56 <ndefT4TPollerReadBytes+0x58>
 800df52:	69fb      	ldr	r3, [r7, #28]
 800df54:	b2db      	uxtb	r3, r3
 800df56:	75fb      	strb	r3, [r7, #23]
        if( lvOffset > NDEF_T4T_MV2_MAX_OFSSET )
 800df58:	6a3b      	ldr	r3, [r7, #32]
 800df5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800df5e:	d308      	bcc.n	800df72 <ndefT4TPollerReadBytes+0x74>
        {
            ret = ndefT4TPollerReadBinaryODO(ctx, lvOffset, le);
 800df60:	7dfb      	ldrb	r3, [r7, #23]
 800df62:	461a      	mov	r2, r3
 800df64:	6a39      	ldr	r1, [r7, #32]
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	f7ff ff93 	bl	800de92 <ndefT4TPollerReadBinaryODO>
 800df6c:	4603      	mov	r3, r0
 800df6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800df70:	e008      	b.n	800df84 <ndefT4TPollerReadBytes+0x86>
        }
        else
        {
            ret = ndefT4TPollerReadBinary(ctx, (uint16_t)lvOffset, le);
 800df72:	6a3b      	ldr	r3, [r7, #32]
 800df74:	b29b      	uxth	r3, r3
 800df76:	7dfa      	ldrb	r2, [r7, #23]
 800df78:	4619      	mov	r1, r3
 800df7a:	68f8      	ldr	r0, [r7, #12]
 800df7c:	f7ff ff53 	bl	800de26 <ndefT4TPollerReadBinary>
 800df80:	4603      	mov	r3, r0
 800df82:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        if( ret != ERR_NONE )
 800df84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800df86:	2b00      	cmp	r3, #0
 800df88:	d001      	beq.n	800df8e <ndefT4TPollerReadBytes+0x90>
        {
            return ret;
 800df8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800df8c:	e03d      	b.n	800e00a <ndefT4TPollerReadBytes+0x10c>
        }
        if( ctx->subCtx.t4t.rApduBodyLen == 0U )
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	f8b3 35d4 	ldrh.w	r3, [r3, #1492]	@ 0x5d4
 800df94:	2b00      	cmp	r3, #0
 800df96:	d036      	beq.n	800e006 <ndefT4TPollerReadBytes+0x108>
        {
            break; /* no more to read */
        }
        if( ctx->subCtx.t4t.rApduBodyLen >  lvLen )
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	f8b3 35d4 	ldrh.w	r3, [r3, #1492]	@ 0x5d4
 800df9e:	461a      	mov	r2, r3
 800dfa0:	69fb      	ldr	r3, [r7, #28]
 800dfa2:	4293      	cmp	r3, r2
 800dfa4:	d201      	bcs.n	800dfaa <ndefT4TPollerReadBytes+0xac>
        {
            return ERR_SYSTEM;
 800dfa6:	2308      	movs	r3, #8
 800dfa8:	e02f      	b.n	800e00a <ndefT4TPollerReadBytes+0x10c>
        }
        (void)ST_MEMCPY(lvBuf, ctx->subCtx.t4t.rApduBuf.apdu, ctx->subCtx.t4t.rApduBodyLen);
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	f203 21c1 	addw	r1, r3, #705	@ 0x2c1
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	f8b3 35d4 	ldrh.w	r3, [r3, #1492]	@ 0x5d4
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	69b8      	ldr	r0, [r7, #24]
 800dfba:	f00e fa77 	bl	801c4ac <memcpy>
        lvBuf     = &lvBuf[ctx->subCtx.t4t.rApduBodyLen];
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	f8b3 35d4 	ldrh.w	r3, [r3, #1492]	@ 0x5d4
 800dfc4:	461a      	mov	r2, r3
 800dfc6:	69bb      	ldr	r3, [r7, #24]
 800dfc8:	4413      	add	r3, r2
 800dfca:	61bb      	str	r3, [r7, #24]
        lvOffset += ctx->subCtx.t4t.rApduBodyLen;
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	f8b3 35d4 	ldrh.w	r3, [r3, #1492]	@ 0x5d4
 800dfd2:	461a      	mov	r2, r3
 800dfd4:	6a3b      	ldr	r3, [r7, #32]
 800dfd6:	4413      	add	r3, r2
 800dfd8:	623b      	str	r3, [r7, #32]
        lvLen    -= ctx->subCtx.t4t.rApduBodyLen;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f8b3 35d4 	ldrh.w	r3, [r3, #1492]	@ 0x5d4
 800dfe0:	461a      	mov	r2, r3
 800dfe2:	69fb      	ldr	r3, [r7, #28]
 800dfe4:	1a9b      	subs	r3, r3, r2
 800dfe6:	61fb      	str	r3, [r7, #28]
        if( rcvdLen != NULL )
 800dfe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d007      	beq.n	800dffe <ndefT4TPollerReadBytes+0x100>
        {
            *rcvdLen += ctx->subCtx.t4t.rApduBodyLen;
 800dfee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	68fa      	ldr	r2, [r7, #12]
 800dff4:	f8b2 25d4 	ldrh.w	r2, [r2, #1492]	@ 0x5d4
 800dff8:	441a      	add	r2, r3
 800dffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dffc:	601a      	str	r2, [r3, #0]
        }
    } while( lvLen != 0U );
 800dffe:	69fb      	ldr	r3, [r7, #28]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d19b      	bne.n	800df3c <ndefT4TPollerReadBytes+0x3e>
 800e004:	e000      	b.n	800e008 <ndefT4TPollerReadBytes+0x10a>
            break; /* no more to read */
 800e006:	bf00      	nop

    return ERR_NONE;
 800e008:	2300      	movs	r3, #0
}
 800e00a:	4618      	mov	r0, r3
 800e00c:	3728      	adds	r7, #40	@ 0x28
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}

0800e012 <ndefT4TPollerContextInitialization>:

/*******************************************************************************/
ReturnCode ndefT4TPollerContextInitialization(ndefContext *ctx, const ndefDevice *dev)
{
 800e012:	b580      	push	{r7, lr}
 800e014:	b082      	sub	sp, #8
 800e016:	af00      	add	r7, sp, #0
 800e018:	6078      	str	r0, [r7, #4]
 800e01a:	6039      	str	r1, [r7, #0]
    if( (ctx == NULL) || (dev == NULL) || !ndefT4TisT4TDevice(dev) )
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d00e      	beq.n	800e040 <ndefT4TPollerContextInitialization+0x2e>
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d00b      	beq.n	800e040 <ndefT4TPollerContextInitialization+0x2e>
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d103      	bne.n	800e038 <ndefT4TPollerContextInitialization+0x26>
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	785b      	ldrb	r3, [r3, #1]
 800e034:	2b20      	cmp	r3, #32
 800e036:	d005      	beq.n	800e044 <ndefT4TPollerContextInitialization+0x32>
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d001      	beq.n	800e044 <ndefT4TPollerContextInitialization+0x32>
    {
        return ERR_PARAM;
 800e040:	2307      	movs	r3, #7
 800e042:	e02c      	b.n	800e09e <ndefT4TPollerContextInitialization+0x8c>
    }

    (void)ST_MEMCPY(&ctx->device, dev, sizeof(ctx->device));
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	3304      	adds	r3, #4
 800e048:	2278      	movs	r2, #120	@ 0x78
 800e04a:	6839      	ldr	r1, [r7, #0]
 800e04c:	4618      	mov	r0, r3
 800e04e:	f00e fa2d 	bl	801c4ac <memcpy>

    ctx->type              = NDEF_DEV_T4T;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2204      	movs	r2, #4
 800e056:	701a      	strb	r2, [r3, #0]
    ctx->state             = NDEF_STATE_INVALID;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2200      	movs	r2, #0
 800e05c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    ctx->subCtx.t4t.curMLc = NDEF_T4T_DEFAULT_MLC;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	220d      	movs	r2, #13
 800e064:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    ctx->subCtx.t4t.curMLe = NDEF_T4T_DEFAULT_MLE;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	220f      	movs	r2, #15
 800e06c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

    ctx->subCtx.t4t.DID    = dev->proto.isoDep.info.DID;
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f883 25e2 	strb.w	r2, [r3, #1506]	@ 0x5e2
    ctx->subCtx.t4t.FWT    = dev->proto.isoDep.info.FWT;
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f8c3 25d8 	str.w	r2, [r3, #1496]	@ 0x5d8
    ctx->subCtx.t4t.dFWT   = dev->proto.isoDep.info.dFWT;
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f8c3 25dc 	str.w	r2, [r3, #1500]	@ 0x5dc
    ctx->subCtx.t4t.FSx    = dev->proto.isoDep.info.FSx;
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	f8a3 25e0 	strh.w	r2, [r3, #1504]	@ 0x5e0

    return ERR_NONE;
 800e09c:	2300      	movs	r3, #0
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3708      	adds	r7, #8
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}

0800e0a6 <ndefT4TPollerNdefDetect>:

/*******************************************************************************/
ReturnCode ndefT4TPollerNdefDetect(ndefContext *ctx, ndefInfo *info)
{
 800e0a6:	b580      	push	{r7, lr}
 800e0a8:	b084      	sub	sp, #16
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	6078      	str	r0, [r7, #4]
 800e0ae:	6039      	str	r1, [r7, #0]
    ReturnCode           ret;
    uint8_t              nlenLen;
    
    if( info != NULL )
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d011      	beq.n	800e0da <ndefT4TPollerNdefDetect+0x34>
    {
        info->state                = NDEF_STATE_INVALID;
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = 0U;
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = 0U;
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	705a      	strb	r2, [r3, #1]
        info->areaLen              = 0U;
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = 0U;
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	609a      	str	r2, [r3, #8]
        info->messageLen           = 0U;
 800e0d4:	683b      	ldr	r3, [r7, #0]
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	60da      	str	r2, [r3, #12]
    }

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d003      	beq.n	800e0e8 <ndefT4TPollerNdefDetect+0x42>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	781b      	ldrb	r3, [r3, #0]
 800e0e4:	2b04      	cmp	r3, #4
 800e0e6:	d001      	beq.n	800e0ec <ndefT4TPollerNdefDetect+0x46>
    {
        return ERR_PARAM;
 800e0e8:	2307      	movs	r3, #7
 800e0ea:	e088      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }

    ctx->state = NDEF_STATE_INVALID;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    /* Select NDEF Tag application TS T4T v1.0 7.2.1.1 */
    ret =  ndefT4TPollerSelectNdefTagApplication(ctx);
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f7ff fe0d 	bl	800dd14 <ndefT4TPollerSelectNdefTagApplication>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800e0fe:	89fb      	ldrh	r3, [r7, #14]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d001      	beq.n	800e108 <ndefT4TPollerNdefDetect+0x62>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.2 */
        return ret; 
 800e104:	89fb      	ldrh	r3, [r7, #14]
 800e106:	e07a      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }
    
    /* TS T4T v1.0 7.2.1.3 and following */
    ret = ndefT4TReadAndParseCCFile(ctx);
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f7ff fc73 	bl	800d9f4 <ndefT4TReadAndParseCCFile>
 800e10e:	4603      	mov	r3, r0
 800e110:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800e112:	89fb      	ldrh	r3, [r7, #14]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d001      	beq.n	800e11c <ndefT4TPollerNdefDetect+0x76>
    {
        return ret;
 800e118:	89fb      	ldrh	r3, [r7, #14]
 800e11a:	e070      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }
    nlenLen = ( ndefMajorVersion(ctx->cc.t4t.vNo) == ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) ) ? NDEF_T4T_ENLEN_LEN : NDEF_T4T_NLEN_LEN;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800e122:	091b      	lsrs	r3, r3, #4
 800e124:	b2db      	uxtb	r3, r3
 800e126:	2b03      	cmp	r3, #3
 800e128:	d101      	bne.n	800e12e <ndefT4TPollerNdefDetect+0x88>
 800e12a:	2304      	movs	r3, #4
 800e12c:	e000      	b.n	800e130 <ndefT4TPollerNdefDetect+0x8a>
 800e12e:	2302      	movs	r3, #2
 800e130:	737b      	strb	r3, [r7, #13]
    
    /* TS T4T v1.0 7.2.1.7 verify file READ access */
    if( !(ndefT4TIsReadAccessGranted(ctx->cc.t4t.readAccess)) )
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d00c      	beq.n	800e156 <ndefT4TPollerNdefDetect+0xb0>
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e142:	b25b      	sxtb	r3, r3
 800e144:	2b00      	cmp	r3, #0
 800e146:	da04      	bge.n	800e152 <ndefT4TPollerNdefDetect+0xac>
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e14e:	2bff      	cmp	r3, #255	@ 0xff
 800e150:	d101      	bne.n	800e156 <ndefT4TPollerNdefDetect+0xb0>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.8 */
        return ERR_REQUEST;
 800e152:	2305      	movs	r3, #5
 800e154:	e053      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }
    /* File size need at least be enough to store NLEN or ENLEN */
    if( ctx->cc.t4t.fileSize < nlenLen)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800e15c:	7b7b      	ldrb	r3, [r7, #13]
 800e15e:	429a      	cmp	r2, r3
 800e160:	d201      	bcs.n	800e166 <ndefT4TPollerNdefDetect+0xc0>
    {
        return ERR_REQUEST;
 800e162:	2305      	movs	r3, #5
 800e164:	e04b      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }

    /* Select NDEF File TS T4T v1.0 7.2.1.9 */
    ret =  ndefT4TPollerSelectFile(ctx, ctx->cc.t4t.fileId);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	3388      	adds	r3, #136	@ 0x88
 800e16a:	4619      	mov	r1, r3
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f7ff fe23 	bl	800ddb8 <ndefT4TPollerSelectFile>
 800e172:	4603      	mov	r3, r0
 800e174:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800e176:	89fb      	ldrh	r3, [r7, #14]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d001      	beq.n	800e180 <ndefT4TPollerNdefDetect+0xda>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.10 */
        return ret;
 800e17c:	89fb      	ldrh	r3, [r7, #14]
 800e17e:	e03e      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }
    /* Read NLEN/ENLEN TS T4T v1.0 7.2.1.11 */
    ret = ndefT4TReadNlen(ctx);
 800e180:	6878      	ldr	r0, [r7, #4]
 800e182:	f7ff fba4 	bl	800d8ce <ndefT4TReadNlen>
 800e186:	4603      	mov	r3, r0
 800e188:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800e18a:	89fb      	ldrh	r3, [r7, #14]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d001      	beq.n	800e194 <ndefT4TPollerNdefDetect+0xee>
    {
        /* Conclude procedure TS T4T v1.0 7.2.1.11 */
        return ret;
 800e190:	89fb      	ldrh	r3, [r7, #14]
 800e192:	e034      	b.n	800e1fe <ndefT4TPollerNdefDetect+0x158>
    }
    ctx->messageOffset = nlenLen;
 800e194:	7b7a      	ldrb	r2, [r7, #13]
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->areaLen       = ctx->cc.t4t.fileSize;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    
    if( info != NULL )
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d026      	beq.n	800e1fc <ndefT4TPollerNdefDetect+0x156>
    {
        info->state                = ctx->state; 
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = ndefMajorVersion(ctx->cc.t4t.vNo);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800e1be:	091b      	lsrs	r3, r3, #4
 800e1c0:	b2da      	uxtb	r2, r3
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = ndefMinorVersion(ctx->cc.t4t.vNo);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800e1cc:	f003 030f 	and.w	r3, r3, #15
 800e1d0:	b2da      	uxtb	r2, r3
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	705a      	strb	r2, [r3, #1]
        info->areaLen              = ctx->areaLen;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = ctx->areaLen - ctx->messageOffset;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e1ec:	1ad2      	subs	r2, r2, r3
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	609a      	str	r2, [r3, #8]
        info->messageLen           = ctx->messageLen;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	60da      	str	r2, [r3, #12]
    }

    return ERR_NONE;
 800e1fc:	2300      	movs	r3, #0
}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3710      	adds	r7, #16
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}

0800e206 <ndefT4TPollerReadRawMessage>:

/*******************************************************************************/
ReturnCode ndefT4TPollerReadRawMessage(ndefContext *ctx, uint8_t *buf, uint32_t bufLen, uint32_t *rcvdLen, bool single)
{
 800e206:	b580      	push	{r7, lr}
 800e208:	b088      	sub	sp, #32
 800e20a:	af02      	add	r7, sp, #8
 800e20c:	60f8      	str	r0, [r7, #12]
 800e20e:	60b9      	str	r1, [r7, #8]
 800e210:	607a      	str	r2, [r7, #4]
 800e212:	603b      	str	r3, [r7, #0]
    ReturnCode           ret;
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (buf == NULL) )
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d006      	beq.n	800e228 <ndefT4TPollerReadRawMessage+0x22>
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	781b      	ldrb	r3, [r3, #0]
 800e21e:	2b04      	cmp	r3, #4
 800e220:	d102      	bne.n	800e228 <ndefT4TPollerReadRawMessage+0x22>
 800e222:	68bb      	ldr	r3, [r7, #8]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d101      	bne.n	800e22c <ndefT4TPollerReadRawMessage+0x26>
    {
        return ERR_PARAM;
 800e228:	2307      	movs	r3, #7
 800e22a:	e035      	b.n	800e298 <ndefT4TPollerReadRawMessage+0x92>
    }
    
    /* TS T4T v1.0 7.2.2.1: T4T NDEF Detect should have been called at least once before NDEF read procedure */
    
    if( !single )
 800e22c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e230:	f083 0301 	eor.w	r3, r3, #1
 800e234:	b2db      	uxtb	r3, r3
 800e236:	2b00      	cmp	r3, #0
 800e238:	d009      	beq.n	800e24e <ndefT4TPollerReadRawMessage+0x48>
    {
        ret = ndefT4TReadNlen(ctx);
 800e23a:	68f8      	ldr	r0, [r7, #12]
 800e23c:	f7ff fb47 	bl	800d8ce <ndefT4TReadNlen>
 800e240:	4603      	mov	r3, r0
 800e242:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800e244:	8afb      	ldrh	r3, [r7, #22]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d001      	beq.n	800e24e <ndefT4TPollerReadRawMessage+0x48>
        {
            /* Conclude procedure */
            return ret;
 800e24a:	8afb      	ldrh	r3, [r7, #22]
 800e24c:	e024      	b.n	800e298 <ndefT4TPollerReadRawMessage+0x92>
        }
    }

    /* TS T4T v1.0 7.3.3.2: check presence of NDEF message */
    if ( ctx->state <= NDEF_STATE_INITIALIZED )
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e254:	2b01      	cmp	r3, #1
 800e256:	d801      	bhi.n	800e25c <ndefT4TPollerReadRawMessage+0x56>
    {
        /* Conclude procedure TS T4T v1.0 7.2.2.2 */
        return ERR_WRONG_STATE;
 800e258:	2321      	movs	r3, #33	@ 0x21
 800e25a:	e01d      	b.n	800e298 <ndefT4TPollerReadRawMessage+0x92>
    }

    if( ctx->messageLen > bufLen )
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e262:	687a      	ldr	r2, [r7, #4]
 800e264:	429a      	cmp	r2, r3
 800e266:	d201      	bcs.n	800e26c <ndefT4TPollerReadRawMessage+0x66>
    {
        return ERR_NOMEM;
 800e268:	2301      	movs	r3, #1
 800e26a:	e015      	b.n	800e298 <ndefT4TPollerReadRawMessage+0x92>
    }

    /* TS T4T v1.0 7.3.3.3: read the NDEF message */
    ret = ndefT4TPollerReadBytes(ctx, ctx->messageOffset, ctx->messageLen, buf, rcvdLen);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	9300      	str	r3, [sp, #0]
 800e27c:	68bb      	ldr	r3, [r7, #8]
 800e27e:	68f8      	ldr	r0, [r7, #12]
 800e280:	f7ff fe3d 	bl	800defe <ndefT4TPollerReadBytes>
 800e284:	4603      	mov	r3, r0
 800e286:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e288:	8afb      	ldrh	r3, [r7, #22]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d003      	beq.n	800e296 <ndefT4TPollerReadRawMessage+0x90>
    {
        ctx->state = NDEF_STATE_INVALID;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	2200      	movs	r2, #0
 800e292:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }

    return ret;
 800e296:	8afb      	ldrh	r3, [r7, #22]
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3718      	adds	r7, #24
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <ndefT4TPollerWriteBinary>:

#if NDEF_FEATURE_FULL_API

/*******************************************************************************/
ReturnCode ndefT4TPollerWriteBinary(ndefContext *ctx, uint16_t offset, const uint8_t *data, uint8_t len)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b090      	sub	sp, #64	@ 0x40
 800e2a4:	af02      	add	r7, sp, #8
 800e2a6:	60f8      	str	r0, [r7, #12]
 800e2a8:	607a      	str	r2, [r7, #4]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	460b      	mov	r3, r1
 800e2ae:	817b      	strh	r3, [r7, #10]
 800e2b0:	4613      	mov	r3, r2
 800e2b2:	727b      	strb	r3, [r7, #9]
    ReturnCode               ret;
    rfalIsoDepApduTxRxParam  isoDepAPDU;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (len >  ctx->subCtx.t4t.curMLc) || (offset > NDEF_T4T_OFFSET_MAX) )
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d00d      	beq.n	800e2d6 <ndefT4TPollerWriteBinary+0x36>
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	781b      	ldrb	r3, [r3, #0]
 800e2be:	2b04      	cmp	r3, #4
 800e2c0:	d109      	bne.n	800e2d6 <ndefT4TPollerWriteBinary+0x36>
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e2c8:	7a7a      	ldrb	r2, [r7, #9]
 800e2ca:	429a      	cmp	r2, r3
 800e2cc:	d803      	bhi.n	800e2d6 <ndefT4TPollerWriteBinary+0x36>
 800e2ce:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	da01      	bge.n	800e2da <ndefT4TPollerWriteBinary+0x3a>
    {
        return ERR_PARAM;
 800e2d6:	2307      	movs	r3, #7
 800e2d8:	e019      	b.n	800e30e <ndefT4TPollerWriteBinary+0x6e>
    }

    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800e2da:	f107 0310 	add.w	r3, r7, #16
 800e2de:	4619      	mov	r1, r3
 800e2e0:	68f8      	ldr	r0, [r7, #12]
 800e2e2:	f7ff fa80 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>
    (void)rfalT4TPollerComposeWriteData(isoDepAPDU.txBuf, offset, data, len, &isoDepAPDU.txBufLen);
 800e2e6:	6938      	ldr	r0, [r7, #16]
 800e2e8:	7a7a      	ldrb	r2, [r7, #9]
 800e2ea:	8979      	ldrh	r1, [r7, #10]
 800e2ec:	f107 0310 	add.w	r3, r7, #16
 800e2f0:	3304      	adds	r3, #4
 800e2f2:	9300      	str	r3, [sp, #0]
 800e2f4:	4613      	mov	r3, r2
 800e2f6:	687a      	ldr	r2, [r7, #4]
 800e2f8:	f00d ff58 	bl	801c1ac <rfalT4TPollerComposeWriteData>
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800e2fc:	f107 0310 	add.w	r3, r7, #16
 800e300:	4619      	mov	r1, r3
 800e302:	68f8      	ldr	r0, [r7, #12]
 800e304:	f7ff faa1 	bl	800d84a <ndefT4TTransceiveTxRx>
 800e308:	4603      	mov	r3, r0
 800e30a:	86fb      	strh	r3, [r7, #54]	@ 0x36
   
    return ret;
 800e30c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 800e30e:	4618      	mov	r0, r3
 800e310:	3738      	adds	r7, #56	@ 0x38
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}

0800e316 <ndefT4TPollerWriteBinaryODO>:

/*******************************************************************************/
ReturnCode ndefT4TPollerWriteBinaryODO(ndefContext *ctx, uint32_t offset, const uint8_t *data, uint8_t len)
{
 800e316:	b580      	push	{r7, lr}
 800e318:	b090      	sub	sp, #64	@ 0x40
 800e31a:	af02      	add	r7, sp, #8
 800e31c:	60f8      	str	r0, [r7, #12]
 800e31e:	60b9      	str	r1, [r7, #8]
 800e320:	607a      	str	r2, [r7, #4]
 800e322:	70fb      	strb	r3, [r7, #3]
    ReturnCode               ret;
    rfalIsoDepApduTxRxParam  isoDepAPDU;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (len >  ctx->subCtx.t4t.curMLc) || (offset > NDEF_T4T_ODO_OFFSET_MAX) )
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	2b00      	cmp	r3, #0
 800e328:	d00e      	beq.n	800e348 <ndefT4TPollerWriteBinaryODO+0x32>
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	781b      	ldrb	r3, [r3, #0]
 800e32e:	2b04      	cmp	r3, #4
 800e330:	d10a      	bne.n	800e348 <ndefT4TPollerWriteBinaryODO+0x32>
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e338:	78fa      	ldrb	r2, [r7, #3]
 800e33a:	429a      	cmp	r2, r3
 800e33c:	d804      	bhi.n	800e348 <ndefT4TPollerWriteBinaryODO+0x32>
 800e33e:	68bb      	ldr	r3, [r7, #8]
 800e340:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800e344:	4293      	cmp	r3, r2
 800e346:	d301      	bcc.n	800e34c <ndefT4TPollerWriteBinaryODO+0x36>
    {
        return ERR_PARAM;
 800e348:	2307      	movs	r3, #7
 800e34a:	e019      	b.n	800e380 <ndefT4TPollerWriteBinaryODO+0x6a>
    }

    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800e34c:	f107 0310 	add.w	r3, r7, #16
 800e350:	4619      	mov	r1, r3
 800e352:	68f8      	ldr	r0, [r7, #12]
 800e354:	f7ff fa47 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>
    (void)rfalT4TPollerComposeWriteDataODO(isoDepAPDU.txBuf, offset, data, len, &isoDepAPDU.txBufLen);
 800e358:	6938      	ldr	r0, [r7, #16]
 800e35a:	78fa      	ldrb	r2, [r7, #3]
 800e35c:	f107 0310 	add.w	r3, r7, #16
 800e360:	3304      	adds	r3, #4
 800e362:	9300      	str	r3, [sp, #0]
 800e364:	4613      	mov	r3, r2
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	68b9      	ldr	r1, [r7, #8]
 800e36a:	f00d ff62 	bl	801c232 <rfalT4TPollerComposeWriteDataODO>
    ret = ndefT4TTransceiveTxRx(ctx, &isoDepAPDU);
 800e36e:	f107 0310 	add.w	r3, r7, #16
 800e372:	4619      	mov	r1, r3
 800e374:	68f8      	ldr	r0, [r7, #12]
 800e376:	f7ff fa68 	bl	800d84a <ndefT4TTransceiveTxRx>
 800e37a:	4603      	mov	r3, r0
 800e37c:	86fb      	strh	r3, [r7, #54]	@ 0x36

    return ret;
 800e37e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 800e380:	4618      	mov	r0, r3
 800e382:	3738      	adds	r7, #56	@ 0x38
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <ndefT4TPollerWriteBytes>:

/*******************************************************************************/
ReturnCode ndefT4TPollerWriteBytes(ndefContext *ctx, uint32_t offset, const uint8_t *buf, uint32_t len, bool pad, bool writeTerminator)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b088      	sub	sp, #32
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	60f8      	str	r0, [r7, #12]
 800e390:	60b9      	str	r1, [r7, #8]
 800e392:	607a      	str	r2, [r7, #4]
 800e394:	603b      	str	r3, [r7, #0]
    ReturnCode           ret;
    uint8_t              lc;
    uint32_t             lvOffset = offset;
 800e396:	68bb      	ldr	r3, [r7, #8]
 800e398:	61bb      	str	r3, [r7, #24]
    uint32_t             lvLen    = len;
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	617b      	str	r3, [r7, #20]
    const uint8_t*       lvBuf    = buf;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	613b      	str	r3, [r7, #16]

    NO_WARNING(pad);             /* Unused parameter */
    NO_WARNING(writeTerminator); /* Unused parameter */
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || (lvLen == 0U) )
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d006      	beq.n	800e3b6 <ndefT4TPollerWriteBytes+0x2e>
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	781b      	ldrb	r3, [r3, #0]
 800e3ac:	2b04      	cmp	r3, #4
 800e3ae:	d102      	bne.n	800e3b6 <ndefT4TPollerWriteBytes+0x2e>
 800e3b0:	697b      	ldr	r3, [r7, #20]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d101      	bne.n	800e3ba <ndefT4TPollerWriteBytes+0x32>
    {
        return ERR_PARAM;
 800e3b6:	2307      	movs	r3, #7
 800e3b8:	e048      	b.n	800e44c <ndefT4TPollerWriteBytes+0xc4>
    }

    do {

        if( lvOffset > NDEF_T4T_MV2_MAX_OFSSET )
 800e3ba:	69bb      	ldr	r3, [r7, #24]
 800e3bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e3c0:	d318      	bcc.n	800e3f4 <ndefT4TPollerWriteBytes+0x6c>
        {
            lc = ( lvLen > ((uint32_t)ctx->subCtx.t4t.curMLc - NDEF_T4T_WRITE_ODO_PREFIX_SIZE) ) ? (uint8_t)(ctx->subCtx.t4t.curMLc - NDEF_T4T_WRITE_ODO_PREFIX_SIZE) : (uint8_t)lvLen;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e3c8:	3b07      	subs	r3, #7
 800e3ca:	697a      	ldr	r2, [r7, #20]
 800e3cc:	429a      	cmp	r2, r3
 800e3ce:	d905      	bls.n	800e3dc <ndefT4TPollerWriteBytes+0x54>
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e3d6:	3b07      	subs	r3, #7
 800e3d8:	b2db      	uxtb	r3, r3
 800e3da:	e001      	b.n	800e3e0 <ndefT4TPollerWriteBytes+0x58>
 800e3dc:	697b      	ldr	r3, [r7, #20]
 800e3de:	b2db      	uxtb	r3, r3
 800e3e0:	777b      	strb	r3, [r7, #29]
            ret = ndefT4TPollerWriteBinaryODO(ctx, lvOffset, lvBuf, lc);
 800e3e2:	7f7b      	ldrb	r3, [r7, #29]
 800e3e4:	693a      	ldr	r2, [r7, #16]
 800e3e6:	69b9      	ldr	r1, [r7, #24]
 800e3e8:	68f8      	ldr	r0, [r7, #12]
 800e3ea:	f7ff ff94 	bl	800e316 <ndefT4TPollerWriteBinaryODO>
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	83fb      	strh	r3, [r7, #30]
 800e3f2:	e016      	b.n	800e422 <ndefT4TPollerWriteBytes+0x9a>
        }
        else
        {
            lc = ( lvLen > ctx->subCtx.t4t.curMLc ) ? ctx->subCtx.t4t.curMLc : (uint8_t)lvLen;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e3fa:	461a      	mov	r2, r3
 800e3fc:	697b      	ldr	r3, [r7, #20]
 800e3fe:	4293      	cmp	r3, r2
 800e400:	d903      	bls.n	800e40a <ndefT4TPollerWriteBytes+0x82>
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800e408:	e001      	b.n	800e40e <ndefT4TPollerWriteBytes+0x86>
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	b2db      	uxtb	r3, r3
 800e40e:	777b      	strb	r3, [r7, #29]
            ret = ndefT4TPollerWriteBinary(ctx, (uint16_t)lvOffset, lvBuf, lc);
 800e410:	69bb      	ldr	r3, [r7, #24]
 800e412:	b299      	uxth	r1, r3
 800e414:	7f7b      	ldrb	r3, [r7, #29]
 800e416:	693a      	ldr	r2, [r7, #16]
 800e418:	68f8      	ldr	r0, [r7, #12]
 800e41a:	f7ff ff41 	bl	800e2a0 <ndefT4TPollerWriteBinary>
 800e41e:	4603      	mov	r3, r0
 800e420:	83fb      	strh	r3, [r7, #30]
        }
        if( ret != ERR_NONE )
 800e422:	8bfb      	ldrh	r3, [r7, #30]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d001      	beq.n	800e42c <ndefT4TPollerWriteBytes+0xa4>
        {
            return ret;
 800e428:	8bfb      	ldrh	r3, [r7, #30]
 800e42a:	e00f      	b.n	800e44c <ndefT4TPollerWriteBytes+0xc4>
        }
        lvBuf     = &lvBuf[lc];
 800e42c:	7f7b      	ldrb	r3, [r7, #29]
 800e42e:	693a      	ldr	r2, [r7, #16]
 800e430:	4413      	add	r3, r2
 800e432:	613b      	str	r3, [r7, #16]
        lvOffset += lc;
 800e434:	7f7b      	ldrb	r3, [r7, #29]
 800e436:	69ba      	ldr	r2, [r7, #24]
 800e438:	4413      	add	r3, r2
 800e43a:	61bb      	str	r3, [r7, #24]
        lvLen    -= lc; 
 800e43c:	7f7b      	ldrb	r3, [r7, #29]
 800e43e:	697a      	ldr	r2, [r7, #20]
 800e440:	1ad3      	subs	r3, r2, r3
 800e442:	617b      	str	r3, [r7, #20]
    } while( lvLen != 0U );
 800e444:	697b      	ldr	r3, [r7, #20]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d1b7      	bne.n	800e3ba <ndefT4TPollerWriteBytes+0x32>

    return ERR_NONE;
 800e44a:	2300      	movs	r3, #0
}
 800e44c:	4618      	mov	r0, r3
 800e44e:	3720      	adds	r7, #32
 800e450:	46bd      	mov	sp, r7
 800e452:	bd80      	pop	{r7, pc}

0800e454 <ndefT4TPollerWriteRawMessageLen>:

/*******************************************************************************/
ReturnCode ndefT4TPollerWriteRawMessageLen(ndefContext *ctx, uint32_t rawMessageLen, bool writeTerminator)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b088      	sub	sp, #32
 800e458:	af02      	add	r7, sp, #8
 800e45a:	60f8      	str	r0, [r7, #12]
 800e45c:	60b9      	str	r1, [r7, #8]
 800e45e:	4613      	mov	r3, r2
 800e460:	71fb      	strb	r3, [r7, #7]
    uint8_t              buf[NDEF_T4T_ENLEN_LEN];
    uint8_t              dataIt;
    
    NO_WARNING(writeTerminator); /* Unused parameter */

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d003      	beq.n	800e470 <ndefT4TPollerWriteRawMessageLen+0x1c>
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	781b      	ldrb	r3, [r3, #0]
 800e46c:	2b04      	cmp	r3, #4
 800e46e:	d001      	beq.n	800e474 <ndefT4TPollerWriteRawMessageLen+0x20>
    {
        return ERR_PARAM;
 800e470:	2307      	movs	r3, #7
 800e472:	e063      	b.n	800e53c <ndefT4TPollerWriteRawMessageLen+0xe8>
    }
    
    if ( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d006      	beq.n	800e48c <ndefT4TPollerWriteRawMessageLen+0x38>
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e484:	2b02      	cmp	r3, #2
 800e486:	d001      	beq.n	800e48c <ndefT4TPollerWriteRawMessageLen+0x38>
    {
        return ERR_WRONG_STATE;
 800e488:	2321      	movs	r3, #33	@ 0x21
 800e48a:	e057      	b.n	800e53c <ndefT4TPollerWriteRawMessageLen+0xe8>
    }

    dataIt = 0U;
 800e48c:	2300      	movs	r3, #0
 800e48e:	75fb      	strb	r3, [r7, #23]
    if( ndefMajorVersion(ctx->cc.t4t.vNo) == ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) )
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800e496:	091b      	lsrs	r3, r3, #4
 800e498:	b2db      	uxtb	r3, r3
 800e49a:	2b03      	cmp	r3, #3
 800e49c:	d12b      	bne.n	800e4f6 <ndefT4TPollerWriteRawMessageLen+0xa2>
    {
        buf[dataIt] = (uint8_t)(rawMessageLen >> 24U);
 800e49e:	68bb      	ldr	r3, [r7, #8]
 800e4a0:	0e1a      	lsrs	r2, r3, #24
 800e4a2:	7dfb      	ldrb	r3, [r7, #23]
 800e4a4:	b2d2      	uxtb	r2, r2
 800e4a6:	3318      	adds	r3, #24
 800e4a8:	443b      	add	r3, r7
 800e4aa:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800e4ae:	7dfb      	ldrb	r3, [r7, #23]
 800e4b0:	3301      	adds	r3, #1
 800e4b2:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = (uint8_t)(rawMessageLen >> 16U);
 800e4b4:	68bb      	ldr	r3, [r7, #8]
 800e4b6:	0c1a      	lsrs	r2, r3, #16
 800e4b8:	7dfb      	ldrb	r3, [r7, #23]
 800e4ba:	b2d2      	uxtb	r2, r2
 800e4bc:	3318      	adds	r3, #24
 800e4be:	443b      	add	r3, r7
 800e4c0:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800e4c4:	7dfb      	ldrb	r3, [r7, #23]
 800e4c6:	3301      	adds	r3, #1
 800e4c8:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = (uint8_t)(rawMessageLen >>  8U);
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	0a1a      	lsrs	r2, r3, #8
 800e4ce:	7dfb      	ldrb	r3, [r7, #23]
 800e4d0:	b2d2      	uxtb	r2, r2
 800e4d2:	3318      	adds	r3, #24
 800e4d4:	443b      	add	r3, r7
 800e4d6:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800e4da:	7dfb      	ldrb	r3, [r7, #23]
 800e4dc:	3301      	adds	r3, #1
 800e4de:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = (uint8_t)(rawMessageLen);
 800e4e0:	7dfb      	ldrb	r3, [r7, #23]
 800e4e2:	68ba      	ldr	r2, [r7, #8]
 800e4e4:	b2d2      	uxtb	r2, r2
 800e4e6:	3318      	adds	r3, #24
 800e4e8:	443b      	add	r3, r7
 800e4ea:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800e4ee:	7dfb      	ldrb	r3, [r7, #23]
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	75fb      	strb	r3, [r7, #23]
 800e4f4:	e014      	b.n	800e520 <ndefT4TPollerWriteRawMessageLen+0xcc>
    }
    else
    {
        buf[dataIt] = (uint8_t)(rawMessageLen >>  8U);
 800e4f6:	68bb      	ldr	r3, [r7, #8]
 800e4f8:	0a1a      	lsrs	r2, r3, #8
 800e4fa:	7dfb      	ldrb	r3, [r7, #23]
 800e4fc:	b2d2      	uxtb	r2, r2
 800e4fe:	3318      	adds	r3, #24
 800e500:	443b      	add	r3, r7
 800e502:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800e506:	7dfb      	ldrb	r3, [r7, #23]
 800e508:	3301      	adds	r3, #1
 800e50a:	75fb      	strb	r3, [r7, #23]
        buf[dataIt] = (uint8_t)(rawMessageLen);
 800e50c:	7dfb      	ldrb	r3, [r7, #23]
 800e50e:	68ba      	ldr	r2, [r7, #8]
 800e510:	b2d2      	uxtb	r2, r2
 800e512:	3318      	adds	r3, #24
 800e514:	443b      	add	r3, r7
 800e516:	f803 2c08 	strb.w	r2, [r3, #-8]
        dataIt++;
 800e51a:	7dfb      	ldrb	r3, [r7, #23]
 800e51c:	3301      	adds	r3, #1
 800e51e:	75fb      	strb	r3, [r7, #23]
    }

    ret = ndefT4TPollerWriteBytes(ctx, 0U, buf, dataIt, false, false);
 800e520:	7dfb      	ldrb	r3, [r7, #23]
 800e522:	f107 0210 	add.w	r2, r7, #16
 800e526:	2100      	movs	r1, #0
 800e528:	9101      	str	r1, [sp, #4]
 800e52a:	2100      	movs	r1, #0
 800e52c:	9100      	str	r1, [sp, #0]
 800e52e:	2100      	movs	r1, #0
 800e530:	68f8      	ldr	r0, [r7, #12]
 800e532:	f7ff ff29 	bl	800e388 <ndefT4TPollerWriteBytes>
 800e536:	4603      	mov	r3, r0
 800e538:	82bb      	strh	r3, [r7, #20]
    return ret;
 800e53a:	8abb      	ldrh	r3, [r7, #20]
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	3718      	adds	r7, #24
 800e540:	46bd      	mov	sp, r7
 800e542:	bd80      	pop	{r7, pc}

0800e544 <ndefT4TPollerWriteRawMessage>:

/*******************************************************************************/
ReturnCode ndefT4TPollerWriteRawMessage(ndefContext *ctx, const uint8_t *buf, uint32_t bufLen)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b088      	sub	sp, #32
 800e548:	af02      	add	r7, sp, #8
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	607a      	str	r2, [r7, #4]
    ReturnCode           ret;
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) || ((buf == NULL) && (bufLen != 0U)) )
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d009      	beq.n	800e56a <ndefT4TPollerWriteRawMessage+0x26>
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	2b04      	cmp	r3, #4
 800e55c:	d105      	bne.n	800e56a <ndefT4TPollerWriteRawMessage+0x26>
 800e55e:	68bb      	ldr	r3, [r7, #8]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d104      	bne.n	800e56e <ndefT4TPollerWriteRawMessage+0x2a>
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d001      	beq.n	800e56e <ndefT4TPollerWriteRawMessage+0x2a>
    {
        return ERR_PARAM;
 800e56a:	2307      	movs	r3, #7
 800e56c:	e050      	b.n	800e610 <ndefT4TPollerWriteRawMessage+0xcc>

    /* TS T4T v1.0 7.2.3.1: T4T NDEF Detect should have been called before NDEF write procedure */
    /* Warning: current selected file must not be changed between NDEF Detect procedure and NDEF Write procedure*/

    /* TS T4T v1.0 7.3.3.2: check write access condition */
    if ( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e574:	2b01      	cmp	r3, #1
 800e576:	d006      	beq.n	800e586 <ndefT4TPollerWriteRawMessage+0x42>
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e57e:	2b02      	cmp	r3, #2
 800e580:	d001      	beq.n	800e586 <ndefT4TPollerWriteRawMessage+0x42>
    {
        /* Conclude procedure TS T4T v1.0 7.2.3.2 */
        return ERR_WRONG_STATE;
 800e582:	2321      	movs	r3, #33	@ 0x21
 800e584:	e044      	b.n	800e610 <ndefT4TPollerWriteRawMessage+0xcc>

    /* TS T4T v1.0 7.2.3.3: check Mapping Version    */
   /* Done automatically inside underlying fucntions */
    
    /* TS T4T v1.0 7.2.3.4/8 verify length of the NDEF message */
    ret = ndefT4TPollerCheckAvailableSpace(ctx, bufLen);
 800e586:	6879      	ldr	r1, [r7, #4]
 800e588:	68f8      	ldr	r0, [r7, #12]
 800e58a:	f000 f8d6 	bl	800e73a <ndefT4TPollerCheckAvailableSpace>
 800e58e:	4603      	mov	r3, r0
 800e590:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e592:	8afb      	ldrh	r3, [r7, #22]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d001      	beq.n	800e59c <ndefT4TPollerWriteRawMessage+0x58>
    {
        /* Conclude procedure TS T4T v1.0 7.2.3.4/8 */
        return ERR_PARAM;
 800e598:	2307      	movs	r3, #7
 800e59a:	e039      	b.n	800e610 <ndefT4TPollerWriteRawMessage+0xcc>
    }

    /* TS T4T v1.0 7.2.3.5/9 Write value 0000h in NLEN field (resp. 00000000h in ENLEN field) */
    ret = ndefT4TPollerBeginWriteMessage(ctx, bufLen);
 800e59c:	6879      	ldr	r1, [r7, #4]
 800e59e:	68f8      	ldr	r0, [r7, #12]
 800e5a0:	f000 f8fc 	bl	800e79c <ndefT4TPollerBeginWriteMessage>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e5a8:	8afb      	ldrh	r3, [r7, #22]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d005      	beq.n	800e5ba <ndefT4TPollerWriteRawMessage+0x76>
    {
        ctx->state = NDEF_STATE_INVALID;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        /* Conclude procedure TS T4T v1.0 7.2.3.5/9 */
        return ret;
 800e5b6:	8afb      	ldrh	r3, [r7, #22]
 800e5b8:	e02a      	b.n	800e610 <ndefT4TPollerWriteRawMessage+0xcc>
    }

    if( bufLen != 0U )
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d026      	beq.n	800e60e <ndefT4TPollerWriteRawMessage+0xca>
    {
        /* TS T4T v1.0 7.2.3.6/10 Write NDEF message) */
        ret = ndefT4TPollerWriteBytes(ctx, ctx->messageOffset, buf, bufLen, false, false); 
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	9301      	str	r3, [sp, #4]
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	9300      	str	r3, [sp, #0]
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	68ba      	ldr	r2, [r7, #8]
 800e5d2:	68f8      	ldr	r0, [r7, #12]
 800e5d4:	f7ff fed8 	bl	800e388 <ndefT4TPollerWriteBytes>
 800e5d8:	4603      	mov	r3, r0
 800e5da:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800e5dc:	8afb      	ldrh	r3, [r7, #22]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d005      	beq.n	800e5ee <ndefT4TPollerWriteRawMessage+0xaa>
        {
            /* Conclude procedure TS T4T v1.0 7.2.3.6/10 */
            ctx->state = NDEF_STATE_INVALID;
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return ret;
 800e5ea:	8afb      	ldrh	r3, [r7, #22]
 800e5ec:	e010      	b.n	800e610 <ndefT4TPollerWriteRawMessage+0xcc>
        }

        /* TS T4T v1.0 7.2.3.7/11 Write value length in NLEN field (resp. in ENLEN field) */
        ret = ndefT4TPollerEndWriteMessage(ctx, bufLen, false);
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	6879      	ldr	r1, [r7, #4]
 800e5f2:	68f8      	ldr	r0, [r7, #12]
 800e5f4:	f000 f905 	bl	800e802 <ndefT4TPollerEndWriteMessage>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	82fb      	strh	r3, [r7, #22]
        if( ret != ERR_NONE )
 800e5fc:	8afb      	ldrh	r3, [r7, #22]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d005      	beq.n	800e60e <ndefT4TPollerWriteRawMessage+0xca>
        {
            /* Conclude procedure TS T4T v1.0 7.2.3.7/11 */
            ctx->state = NDEF_STATE_INVALID;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	2200      	movs	r2, #0
 800e606:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return ret;
 800e60a:	8afb      	ldrh	r3, [r7, #22]
 800e60c:	e000      	b.n	800e610 <ndefT4TPollerWriteRawMessage+0xcc>
        }
    }

    return ret;
 800e60e:	8afb      	ldrh	r3, [r7, #22]
}
 800e610:	4618      	mov	r0, r3
 800e612:	3718      	adds	r7, #24
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <ndefT4TPollerTagFormat>:

/*******************************************************************************/
ReturnCode ndefT4TPollerTagFormat(ndefContext *ctx, const ndefCapabilityContainer *cc, uint32_t options)
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b088      	sub	sp, #32
 800e61c:	af02      	add	r7, sp, #8
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	607a      	str	r2, [r7, #4]
    uint8_t              buf[NDEF_T4T_ENLEN_LEN];

    NO_WARNING(cc);
    NO_WARNING(options);

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d003      	beq.n	800e632 <ndefT4TPollerTagFormat+0x1a>
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	781b      	ldrb	r3, [r3, #0]
 800e62e:	2b04      	cmp	r3, #4
 800e630:	d001      	beq.n	800e636 <ndefT4TPollerTagFormat+0x1e>
    {
        return ERR_PARAM;
 800e632:	2307      	movs	r3, #7
 800e634:	e03e      	b.n	800e6b4 <ndefT4TPollerTagFormat+0x9c>
    }

    ret =  ndefT4TPollerSelectNdefTagApplication(ctx);
 800e636:	68f8      	ldr	r0, [r7, #12]
 800e638:	f7ff fb6c 	bl	800dd14 <ndefT4TPollerSelectNdefTagApplication>
 800e63c:	4603      	mov	r3, r0
 800e63e:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e640:	8afb      	ldrh	r3, [r7, #22]
 800e642:	2b00      	cmp	r3, #0
 800e644:	d001      	beq.n	800e64a <ndefT4TPollerTagFormat+0x32>
    {
        return ret; 
 800e646:	8afb      	ldrh	r3, [r7, #22]
 800e648:	e034      	b.n	800e6b4 <ndefT4TPollerTagFormat+0x9c>
    }

    ret =  ndefT4TReadAndParseCCFile(ctx);
 800e64a:	68f8      	ldr	r0, [r7, #12]
 800e64c:	f7ff f9d2 	bl	800d9f4 <ndefT4TReadAndParseCCFile>
 800e650:	4603      	mov	r3, r0
 800e652:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e654:	8afb      	ldrh	r3, [r7, #22]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d001      	beq.n	800e65e <ndefT4TPollerTagFormat+0x46>
    {
        return ret;
 800e65a:	8afb      	ldrh	r3, [r7, #22]
 800e65c:	e02a      	b.n	800e6b4 <ndefT4TPollerTagFormat+0x9c>
    }

    ret =  ndefT4TPollerSelectFile(ctx, ctx->cc.t4t.fileId);
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	3388      	adds	r3, #136	@ 0x88
 800e662:	4619      	mov	r1, r3
 800e664:	68f8      	ldr	r0, [r7, #12]
 800e666:	f7ff fba7 	bl	800ddb8 <ndefT4TPollerSelectFile>
 800e66a:	4603      	mov	r3, r0
 800e66c:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e66e:	8afb      	ldrh	r3, [r7, #22]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d001      	beq.n	800e678 <ndefT4TPollerTagFormat+0x60>
    {
        return ret;
 800e674:	8afb      	ldrh	r3, [r7, #22]
 800e676:	e01d      	b.n	800e6b4 <ndefT4TPollerTagFormat+0x9c>
    }
    (void)ST_MEMSET(buf, 0x00, sizeof(buf));
 800e678:	f107 0310 	add.w	r3, r7, #16
 800e67c:	2204      	movs	r2, #4
 800e67e:	2100      	movs	r1, #0
 800e680:	4618      	mov	r0, r3
 800e682:	f00d fedf 	bl	801c444 <memset>
    ret = ndefT4TPollerWriteBytes(ctx, 0U, buf, ( ndefMajorVersion(ctx->cc.t4t.vNo) == ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) ) ? NDEF_T4T_ENLEN_LEN : NDEF_T4T_NLEN_LEN, false, false);
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800e68c:	091b      	lsrs	r3, r3, #4
 800e68e:	b2db      	uxtb	r3, r3
 800e690:	2b03      	cmp	r3, #3
 800e692:	d101      	bne.n	800e698 <ndefT4TPollerTagFormat+0x80>
 800e694:	2304      	movs	r3, #4
 800e696:	e000      	b.n	800e69a <ndefT4TPollerTagFormat+0x82>
 800e698:	2302      	movs	r3, #2
 800e69a:	f107 0210 	add.w	r2, r7, #16
 800e69e:	2100      	movs	r1, #0
 800e6a0:	9101      	str	r1, [sp, #4]
 800e6a2:	2100      	movs	r1, #0
 800e6a4:	9100      	str	r1, [sp, #0]
 800e6a6:	2100      	movs	r1, #0
 800e6a8:	68f8      	ldr	r0, [r7, #12]
 800e6aa:	f7ff fe6d 	bl	800e388 <ndefT4TPollerWriteBytes>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	82fb      	strh	r3, [r7, #22]
    return ret;
 800e6b2:	8afb      	ldrh	r3, [r7, #22]
}
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	3718      	adds	r7, #24
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}

0800e6bc <ndefT4TPollerCheckPresence>:

/*******************************************************************************/
ReturnCode ndefT4TPollerCheckPresence(ndefContext *ctx)
{
 800e6bc:	b5b0      	push	{r4, r5, r7, lr}
 800e6be:	b092      	sub	sp, #72	@ 0x48
 800e6c0:	af06      	add	r7, sp, #24
 800e6c2:	6078      	str	r0, [r7, #4]
    rfalIsoDepApduTxRxParam  isoDepAPDU;
    ReturnCode               ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d003      	beq.n	800e6d2 <ndefT4TPollerCheckPresence+0x16>
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	781b      	ldrb	r3, [r3, #0]
 800e6ce:	2b04      	cmp	r3, #4
 800e6d0:	d001      	beq.n	800e6d6 <ndefT4TPollerCheckPresence+0x1a>
    {
        return ERR_PARAM;
 800e6d2:	2307      	movs	r3, #7
 800e6d4:	e02d      	b.n	800e732 <ndefT4TPollerCheckPresence+0x76>
    }

    ndefT4TInitializeIsoDepTxRxParam(ctx, &isoDepAPDU);
 800e6d6:	f107 0308 	add.w	r3, r7, #8
 800e6da:	4619      	mov	r1, r3
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f7ff f882 	bl	800d7e6 <ndefT4TInitializeIsoDepTxRxParam>
    (void)rfalT4TPollerComposeReadData(isoDepAPDU.txBuf, 0, 1, &isoDepAPDU.txBufLen);
 800e6e2:	68b8      	ldr	r0, [r7, #8]
 800e6e4:	f107 0308 	add.w	r3, r7, #8
 800e6e8:	3304      	adds	r3, #4
 800e6ea:	2201      	movs	r2, #1
 800e6ec:	2100      	movs	r1, #0
 800e6ee:	f00d fccc 	bl	801c08a <rfalT4TPollerComposeReadData>

    /* Initialize respAPDU */
    ctx->subCtx.t4t.respAPDU.rApduBuf = &ctx->subCtx.t4t.rApduBuf;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	f203 22be 	addw	r2, r3, #702	@ 0x2be
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f8c3 24c4 	str.w	r2, [r3, #1220]	@ 0x4c4
    isoDepAPDU.rxLen                  = &ctx->subCtx.t4t.respAPDU.rcvdLen;
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f503 6399 	add.w	r3, r3, #1224	@ 0x4c8
 800e704:	617b      	str	r3, [r7, #20]

    (void)rfalIsoDepStartApduTransceive(isoDepAPDU);
 800e706:	466d      	mov	r5, sp
 800e708:	f107 0418 	add.w	r4, r7, #24
 800e70c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e70e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e710:	6823      	ldr	r3, [r4, #0]
 800e712:	602b      	str	r3, [r5, #0]
 800e714:	f107 0308 	add.w	r3, r7, #8
 800e718:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e71a:	f005 fa3f 	bl	8013b9c <rfalIsoDepStartApduTransceive>
    do {
        /* Blocking implementation, T4T may define rather long timeouts */
        rfalWorker();
 800e71e:	f7f4 fa0f 	bl	8002b40 <rfalWorker>
        ret = rfalIsoDepGetApduTransceiveStatus();
 800e722:	f005 fa91 	bl	8013c48 <rfalIsoDepGetApduTransceiveStatus>
 800e726:	4603      	mov	r3, r0
 800e728:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    } while (ret == ERR_BUSY);
 800e72a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e72c:	2b02      	cmp	r3, #2
 800e72e:	d0f6      	beq.n	800e71e <ndefT4TPollerCheckPresence+0x62>

    return ret;
 800e730:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800e732:	4618      	mov	r0, r3
 800e734:	3730      	adds	r7, #48	@ 0x30
 800e736:	46bd      	mov	sp, r7
 800e738:	bdb0      	pop	{r4, r5, r7, pc}

0800e73a <ndefT4TPollerCheckAvailableSpace>:

/*******************************************************************************/
ReturnCode ndefT4TPollerCheckAvailableSpace(const ndefContext *ctx, uint32_t messageLen)
{
 800e73a:	b480      	push	{r7}
 800e73c:	b085      	sub	sp, #20
 800e73e:	af00      	add	r7, sp, #0
 800e740:	6078      	str	r0, [r7, #4]
 800e742:	6039      	str	r1, [r7, #0]
    uint8_t              nlenLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d003      	beq.n	800e752 <ndefT4TPollerCheckAvailableSpace+0x18>
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	2b04      	cmp	r3, #4
 800e750:	d001      	beq.n	800e756 <ndefT4TPollerCheckAvailableSpace+0x1c>
    {
        return ERR_PARAM;
 800e752:	2307      	movs	r3, #7
 800e754:	e01c      	b.n	800e790 <ndefT4TPollerCheckAvailableSpace+0x56>
    }

    if ( ctx->state == NDEF_STATE_INVALID )
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d101      	bne.n	800e764 <ndefT4TPollerCheckAvailableSpace+0x2a>
    {
        return ERR_WRONG_STATE;
 800e760:	2321      	movs	r3, #33	@ 0x21
 800e762:	e015      	b.n	800e790 <ndefT4TPollerCheckAvailableSpace+0x56>
    }

    nlenLen = ( ndefMajorVersion(ctx->cc.t4t.vNo) == ndefMajorVersion(NDEF_T4T_MAPPING_VERSION_3_0) ) ? NDEF_T4T_ENLEN_LEN : NDEF_T4T_NLEN_LEN;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800e76a:	091b      	lsrs	r3, r3, #4
 800e76c:	b2db      	uxtb	r3, r3
 800e76e:	2b03      	cmp	r3, #3
 800e770:	d101      	bne.n	800e776 <ndefT4TPollerCheckAvailableSpace+0x3c>
 800e772:	2304      	movs	r3, #4
 800e774:	e000      	b.n	800e778 <ndefT4TPollerCheckAvailableSpace+0x3e>
 800e776:	2302      	movs	r3, #2
 800e778:	73fb      	strb	r3, [r7, #15]
    if( (messageLen + (uint32_t)nlenLen) > ctx->cc.t4t.fileSize )
 800e77a:	7bfa      	ldrb	r2, [r7, #15]
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	441a      	add	r2, r3
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e786:	429a      	cmp	r2, r3
 800e788:	d901      	bls.n	800e78e <ndefT4TPollerCheckAvailableSpace+0x54>
    {
        return ERR_NOMEM;
 800e78a:	2301      	movs	r3, #1
 800e78c:	e000      	b.n	800e790 <ndefT4TPollerCheckAvailableSpace+0x56>
    }
    return ERR_NONE;
 800e78e:	2300      	movs	r3, #0
}
 800e790:	4618      	mov	r0, r3
 800e792:	3714      	adds	r7, #20
 800e794:	46bd      	mov	sp, r7
 800e796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79a:	4770      	bx	lr

0800e79c <ndefT4TPollerBeginWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT4TPollerBeginWriteMessage(ndefContext *ctx, uint32_t messageLen)
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b084      	sub	sp, #16
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	6078      	str	r0, [r7, #4]
 800e7a4:	6039      	str	r1, [r7, #0]
    ReturnCode           ret;
    NO_WARNING(messageLen);

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d003      	beq.n	800e7b4 <ndefT4TPollerBeginWriteMessage+0x18>
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	2b04      	cmp	r3, #4
 800e7b2:	d001      	beq.n	800e7b8 <ndefT4TPollerBeginWriteMessage+0x1c>
    {
        return ERR_PARAM;
 800e7b4:	2307      	movs	r3, #7
 800e7b6:	e020      	b.n	800e7fa <ndefT4TPollerBeginWriteMessage+0x5e>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d006      	beq.n	800e7d0 <ndefT4TPollerBeginWriteMessage+0x34>
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e7c8:	2b02      	cmp	r3, #2
 800e7ca:	d001      	beq.n	800e7d0 <ndefT4TPollerBeginWriteMessage+0x34>
    {
        return ERR_WRONG_STATE;
 800e7cc:	2321      	movs	r3, #33	@ 0x21
 800e7ce:	e014      	b.n	800e7fa <ndefT4TPollerBeginWriteMessage+0x5e>
    }

    /* TS T4T v1.0 7.2.3.5/9 Write value 0000h in NLEN field (resp. 00000000h in ENLEN field) */
    ret = ndefT4TPollerWriteRawMessageLen(ctx, 0U, false);
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	2100      	movs	r1, #0
 800e7d4:	6878      	ldr	r0, [r7, #4]
 800e7d6:	f7ff fe3d 	bl	800e454 <ndefT4TPollerWriteRawMessageLen>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800e7de:	89fb      	ldrh	r3, [r7, #14]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d005      	beq.n	800e7f0 <ndefT4TPollerBeginWriteMessage+0x54>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800e7ec:	89fb      	ldrh	r3, [r7, #14]
 800e7ee:	e004      	b.n	800e7fa <ndefT4TPollerBeginWriteMessage+0x5e>
    }

    ctx->state = NDEF_STATE_INITIALIZED;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2201      	movs	r2, #1
 800e7f4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return ERR_NONE;
 800e7f8:	2300      	movs	r3, #0
}
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	3710      	adds	r7, #16
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}

0800e802 <ndefT4TPollerEndWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT4TPollerEndWriteMessage(ndefContext *ctx, uint32_t messageLen, bool writeTerminator)
{
 800e802:	b580      	push	{r7, lr}
 800e804:	b086      	sub	sp, #24
 800e806:	af00      	add	r7, sp, #0
 800e808:	60f8      	str	r0, [r7, #12]
 800e80a:	60b9      	str	r1, [r7, #8]
 800e80c:	4613      	mov	r3, r2
 800e80e:	71fb      	strb	r3, [r7, #7]
    ReturnCode           ret;

    NO_WARNING(writeTerminator); /* Unused parameter */
    
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T4T) )
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d003      	beq.n	800e81e <ndefT4TPollerEndWriteMessage+0x1c>
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	2b04      	cmp	r3, #4
 800e81c:	d001      	beq.n	800e822 <ndefT4TPollerEndWriteMessage+0x20>
    {
        return ERR_PARAM;
 800e81e:	2307      	movs	r3, #7
 800e820:	e026      	b.n	800e870 <ndefT4TPollerEndWriteMessage+0x6e>
    }

    if( ctx->state != NDEF_STATE_INITIALIZED )
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e828:	2b01      	cmp	r3, #1
 800e82a:	d001      	beq.n	800e830 <ndefT4TPollerEndWriteMessage+0x2e>
    {
        return ERR_WRONG_STATE;
 800e82c:	2321      	movs	r3, #33	@ 0x21
 800e82e:	e01f      	b.n	800e870 <ndefT4TPollerEndWriteMessage+0x6e>
    }

    /* TS T4T v1.0 7.2.3.7/11 Write value length in NLEN field (resp. in ENLEN field) */
    ret = ndefT4TPollerWriteRawMessageLen(ctx, messageLen, false);
 800e830:	2200      	movs	r2, #0
 800e832:	68b9      	ldr	r1, [r7, #8]
 800e834:	68f8      	ldr	r0, [r7, #12]
 800e836:	f7ff fe0d 	bl	800e454 <ndefT4TPollerWriteRawMessageLen>
 800e83a:	4603      	mov	r3, r0
 800e83c:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800e83e:	8afb      	ldrh	r3, [r7, #22]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d005      	beq.n	800e850 <ndefT4TPollerEndWriteMessage+0x4e>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	2200      	movs	r2, #0
 800e848:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800e84c:	8afb      	ldrh	r3, [r7, #22]
 800e84e:	e00f      	b.n	800e870 <ndefT4TPollerEndWriteMessage+0x6e>
    }
    ctx->messageLen = messageLen;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	68ba      	ldr	r2, [r7, #8]
 800e854:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->state = (ctx->messageLen == 0U) ? NDEF_STATE_INITIALIZED : NDEF_STATE_READWRITE; 
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d101      	bne.n	800e866 <ndefT4TPollerEndWriteMessage+0x64>
 800e862:	2201      	movs	r2, #1
 800e864:	e000      	b.n	800e868 <ndefT4TPollerEndWriteMessage+0x66>
 800e866:	2202      	movs	r2, #2
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    return ERR_NONE;
 800e86e:	2300      	movs	r3, #0
}
 800e870:	4618      	mov	r0, r3
 800e872:	3718      	adds	r7, #24
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <ndefT4TPollerSetReadOnly>:

/*******************************************************************************/
ReturnCode ndefT4TPollerSetReadOnly(ndefContext *ctx)
{
 800e878:	b480      	push	{r7}
 800e87a:	b083      	sub	sp, #12
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
    NO_WARNING(ctx);
    return ERR_NOTSUPP;
 800e880:	2318      	movs	r3, #24
}
 800e882:	4618      	mov	r0, r3
 800e884:	370c      	adds	r7, #12
 800e886:	46bd      	mov	sp, r7
 800e888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88c:	4770      	bx	lr

0800e88e <ndefT5TReadLField>:
}
#endif /* TEST_NDEF */

/*******************************************************************************/
static ReturnCode ndefT5TReadLField(ndefContext *ctx)
{
 800e88e:	b580      	push	{r7, lr}
 800e890:	b088      	sub	sp, #32
 800e892:	af02      	add	r7, sp, #8
 800e894:	6078      	str	r0, [r7, #4]
    ReturnCode           ret;
    uint32_t             offset;
    uint8_t              data[3];
    uint16_t             lenTLV;
    
    ctx->state = NDEF_STATE_INVALID;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2200      	movs	r2, #0
 800e89a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    offset = ctx->subCtx.t5t.TlvNDEFOffset;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e8a4:	617b      	str	r3, [r7, #20]
    offset++;
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	3301      	adds	r3, #1
 800e8aa:	617b      	str	r3, [r7, #20]
    ret = ndefT5TPollerReadBytes(ctx, offset, 1, data, NULL);
 800e8ac:	f107 030c 	add.w	r3, r7, #12
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	9200      	str	r2, [sp, #0]
 800e8b4:	2201      	movs	r2, #1
 800e8b6:	6979      	ldr	r1, [r7, #20]
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f001 fc3b 	bl	8010134 <ndefT5TPollerReadBytes>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	823b      	strh	r3, [r7, #16]
    if( ret != ERR_NONE )
 800e8c2:	8a3b      	ldrh	r3, [r7, #16]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d001      	beq.n	800e8cc <ndefT5TReadLField+0x3e>
    {
        /* Conclude procedure */
        return ret;
 800e8c8:	8a3b      	ldrh	r3, [r7, #16]
 800e8ca:	e055      	b.n	800e978 <ndefT5TReadLField+0xea>
    }
    offset++;
 800e8cc:	697b      	ldr	r3, [r7, #20]
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	617b      	str	r3, [r7, #20]
    lenTLV = data[0];
 800e8d2:	7b3b      	ldrb	r3, [r7, #12]
 800e8d4:	827b      	strh	r3, [r7, #18]
    if( lenTLV == (NDEF_SHORT_VFIELD_MAX_LEN + 1U) )
 800e8d6:	8a7b      	ldrh	r3, [r7, #18]
 800e8d8:	2bff      	cmp	r3, #255	@ 0xff
 800e8da:	d11e      	bne.n	800e91a <ndefT5TReadLField+0x8c>
    {
        ret = ndefT5TPollerReadBytes(ctx, offset, 2, data, NULL);
 800e8dc:	f107 030c 	add.w	r3, r7, #12
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	9200      	str	r2, [sp, #0]
 800e8e4:	2202      	movs	r2, #2
 800e8e6:	6979      	ldr	r1, [r7, #20]
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f001 fc23 	bl	8010134 <ndefT5TPollerReadBytes>
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	823b      	strh	r3, [r7, #16]
        if( ret != ERR_NONE )
 800e8f2:	8a3b      	ldrh	r3, [r7, #16]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d001      	beq.n	800e8fc <ndefT5TReadLField+0x6e>
        {
            /* Conclude procedure */
            return ret;
 800e8f8:	8a3b      	ldrh	r3, [r7, #16]
 800e8fa:	e03d      	b.n	800e978 <ndefT5TReadLField+0xea>
        }
        offset += 2U;
 800e8fc:	697b      	ldr	r3, [r7, #20]
 800e8fe:	3302      	adds	r3, #2
 800e900:	617b      	str	r3, [r7, #20]
        lenTLV = GETU16(&data[0]);
 800e902:	7b3b      	ldrb	r3, [r7, #12]
 800e904:	b21b      	sxth	r3, r3
 800e906:	021b      	lsls	r3, r3, #8
 800e908:	b21a      	sxth	r2, r3
 800e90a:	f107 030c 	add.w	r3, r7, #12
 800e90e:	3301      	adds	r3, #1
 800e910:	781b      	ldrb	r3, [r3, #0]
 800e912:	b21b      	sxth	r3, r3
 800e914:	4313      	orrs	r3, r2
 800e916:	b21b      	sxth	r3, r3
 800e918:	827b      	strh	r3, [r7, #18]
    }
    ctx->messageLen    = lenTLV;
 800e91a:	8a7a      	ldrh	r2, [r7, #18]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset = offset;
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	697a      	ldr	r2, [r7, #20]
 800e926:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    
    if (lenTLV == 0U)
 800e92a:	8a7b      	ldrh	r3, [r7, #18]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d110      	bne.n	800e952 <ndefT5TReadLField+0xc4>
    {
        if ( !((ctx->cc.t5t.readAccess  == NDEF_T5T_ACCESS_ALWAYS) && (ctx->cc.t5t.writeAccess == NDEF_T5T_ACCESS_ALWAYS)) )
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e936:	2b00      	cmp	r3, #0
 800e938:	d104      	bne.n	800e944 <ndefT5TReadLField+0xb6>
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800e940:	2b00      	cmp	r3, #0
 800e942:	d001      	beq.n	800e948 <ndefT5TReadLField+0xba>
        {
            /* Conclude procedure  */
            return ERR_REQUEST;
 800e944:	2305      	movs	r3, #5
 800e946:	e017      	b.n	800e978 <ndefT5TReadLField+0xea>
        }
        ctx->state = NDEF_STATE_INITIALIZED;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	2201      	movs	r2, #1
 800e94c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800e950:	e011      	b.n	800e976 <ndefT5TReadLField+0xe8>
    }
    else
    {
        if( !(ctx->cc.t5t.readAccess == NDEF_T5T_ACCESS_ALWAYS) )
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d001      	beq.n	800e960 <ndefT5TReadLField+0xd2>
        {
            /* Conclude procedure  */
            return ERR_REQUEST;
 800e95c:	2305      	movs	r3, #5
 800e95e:	e00b      	b.n	800e978 <ndefT5TReadLField+0xea>
        }
        ctx->state = (ctx->cc.t5t.writeAccess == NDEF_T5T_ACCESS_ALWAYS) ? NDEF_STATE_READWRITE : NDEF_STATE_READONLY;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800e966:	2b00      	cmp	r3, #0
 800e968:	d101      	bne.n	800e96e <ndefT5TReadLField+0xe0>
 800e96a:	2202      	movs	r2, #2
 800e96c:	e000      	b.n	800e970 <ndefT5TReadLField+0xe2>
 800e96e:	2203      	movs	r2, #3
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    
    return ERR_NONE;
 800e976:	2300      	movs	r3, #0
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3718      	adds	r7, #24
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd80      	pop	{r7, pc}

0800e980 <ndefT5TPollerContextInitialization>:

/*******************************************************************************/
ReturnCode ndefT5TPollerContextInitialization(ndefContext *ctx, const ndefDevice *dev)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b084      	sub	sp, #16
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	6039      	str	r1, [r7, #0]
#if !defined NDEF_SKIP_T5T_SYS_INFO
    ReturnCode    result;
#endif

    if( (ctx == NULL) || (dev == NULL) )
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d002      	beq.n	800e996 <ndefT5TPollerContextInitialization+0x16>
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d101      	bne.n	800e99a <ndefT5TPollerContextInitialization+0x1a>
    {
        return ERR_PARAM;
 800e996:	2307      	movs	r3, #7
 800e998:	e082      	b.n	800eaa0 <ndefT5TPollerContextInitialization+0x120>
    }
    if( !ndefT5TisT5TDevice(dev) )
 800e99a:	6838      	ldr	r0, [r7, #0]
 800e99c:	f001 f988 	bl	800fcb0 <ndefT5TisT5TDevice>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	f083 0301 	eor.w	r3, r3, #1
 800e9a6:	b2db      	uxtb	r3, r3
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d001      	beq.n	800e9b0 <ndefT5TPollerContextInitialization+0x30>
    {
        return ERR_PARAM;
 800e9ac:	2307      	movs	r3, #7
 800e9ae:	e077      	b.n	800eaa0 <ndefT5TPollerContextInitialization+0x120>
    }

    (void)ST_MEMCPY(&ctx->device, dev, sizeof(ctx->device));
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	3304      	adds	r3, #4
 800e9b4:	2278      	movs	r2, #120	@ 0x78
 800e9b6:	6839      	ldr	r1, [r7, #0]
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	f00d fd77 	bl	801c4ac <memcpy>

    ndefT5TInvalidateCache(ctx);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800e9c4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

    /* Reset info about the card */
    ctx->type                     = NDEF_DEV_T5T;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2205      	movs	r2, #5
 800e9cc:	701a      	strb	r2, [r3, #0]
    ctx->state                    = NDEF_STATE_INVALID;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    /* Initialize CC fields, used in NDEF detect */
    ctx->cc.t5t.ccLen             = 0U;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    ctx->cc.t5t.magicNumber       = 0U;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    ctx->cc.t5t.majorVersion      = 0U;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    ctx->cc.t5t.minorVersion      = 0U;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
    ctx->cc.t5t.readAccess        = 0U;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    ctx->cc.t5t.writeAccess       = 0U;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	2200      	movs	r2, #0
 800ea02:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
    ctx->cc.t5t.memoryLen         = 0U;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    ctx->cc.t5t.specialFrame      = false;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	2200      	movs	r2, #0
 800ea12:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    ctx->cc.t5t.lockBlock         = false;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	2200      	movs	r2, #0
 800ea1a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    ctx->cc.t5t.mlenOverflow      = false;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	2200      	movs	r2, #0
 800ea22:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
    ctx->cc.t5t.multipleBlockRead = false;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2200      	movs	r2, #0
 800ea2a:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b

    ctx->subCtx.t5t.blockLen      = 0U;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	2200      	movs	r2, #0
 800ea32:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    ctx->subCtx.t5t.TlvNDEFOffset = 0U; /* Offset for TLV */
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	2200      	movs	r2, #0
 800ea3a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    ctx->subCtx.t5t.useMultipleBlockRead = false;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	2200      	movs	r2, #0
 800ea42:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128

    ndefT5TPollerAccessMode(ctx, dev, gAccessMode);
 800ea46:	4b18      	ldr	r3, [pc, #96]	@ (800eaa8 <ndefT5TPollerContextInitialization+0x128>)
 800ea48:	781b      	ldrb	r3, [r3, #0]
 800ea4a:	461a      	mov	r2, r3
 800ea4c:	6839      	ldr	r1, [r7, #0]
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f001 f944 	bl	800fcdc <ndefT5TPollerAccessMode>

    ctx->subCtx.t5t.stDevice = ndefT5TisSTDevice(dev);
 800ea54:	6838      	ldr	r0, [r7, #0]
 800ea56:	f001 f915 	bl	800fc84 <ndefT5TisSTDevice>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	461a      	mov	r2, r3
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129

    /* Get block length, and set subCtx.t5t.legacySTHighDensity */
    ctx->subCtx.t5t.blockLen = ndefT5TGetBlockLength(ctx);
 800ea64:	6878      	ldr	r0, [r7, #4]
 800ea66:	f001 f98f 	bl	800fd88 <ndefT5TGetBlockLength>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	461a      	mov	r2, r3
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    if( ctx->subCtx.t5t.blockLen == 0U )
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d101      	bne.n	800ea82 <ndefT5TPollerContextInitialization+0x102>
    {
        return ERR_PROTO;
 800ea7e:	230b      	movs	r3, #11
 800ea80:	e00e      	b.n	800eaa0 <ndefT5TPollerContextInitialization+0x120>
    }

    ctx->subCtx.t5t.sysInfoSupported = false;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	2200      	movs	r2, #0
 800ea86:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda

#if !defined NDEF_SKIP_T5T_SYS_INFO
    result = ndefT5TGetMemoryConfig(ctx);
 800ea8a:	6878      	ldr	r0, [r7, #4]
 800ea8c:	f001 f9d4 	bl	800fe38 <ndefT5TGetMemoryConfig>
 800ea90:	4603      	mov	r3, r0
 800ea92:	81fb      	strh	r3, [r7, #14]
    if( result != ERR_NONE )
 800ea94:	89fb      	ldrh	r3, [r7, #14]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d001      	beq.n	800ea9e <ndefT5TPollerContextInitialization+0x11e>
    {
        return result;
 800ea9a:	89fb      	ldrh	r3, [r7, #14]
 800ea9c:	e000      	b.n	800eaa0 <ndefT5TPollerContextInitialization+0x120>
    }
#endif
    return ERR_NONE;
 800ea9e:	2300      	movs	r3, #0
}
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	3710      	adds	r7, #16
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	bd80      	pop	{r7, pc}
 800eaa8:	20002ec0 	.word	0x20002ec0

0800eaac <ndefT5TPollerNdefDetect>:

/*******************************************************************************/
ReturnCode ndefT5TPollerNdefDetect(ndefContext *ctx, ndefInfo *info)
{
 800eaac:	b580      	push	{r7, lr}
 800eaae:	b08a      	sub	sp, #40	@ 0x28
 800eab0:	af02      	add	r7, sp, #8
 800eab2:	6078      	str	r0, [r7, #4]
 800eab4:	6039      	str	r1, [r7, #0]
    ReturnCode result;
    uint8_t    tmpBuf[NDEF_T5T_TL_MAX_SIZE];
    ReturnCode returnCode = ERR_REQUEST; /* Default return code */
 800eab6:	2305      	movs	r3, #5
 800eab8:	83fb      	strh	r3, [r7, #30]
    uint16_t   length;
    uint32_t   TlvOffset;
    bool       exit;
    uint32_t   rcvLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d003      	beq.n	800eac8 <ndefT5TPollerNdefDetect+0x1c>
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	781b      	ldrb	r3, [r3, #0]
 800eac4:	2b05      	cmp	r3, #5
 800eac6:	d001      	beq.n	800eacc <ndefT5TPollerNdefDetect+0x20>
    {
        return ERR_PARAM;
 800eac8:	2307      	movs	r3, #7
 800eaca:	e247      	b.n	800ef5c <ndefT5TPollerNdefDetect+0x4b0>
    }

    ctx->state                           = NDEF_STATE_INVALID;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2200      	movs	r2, #0
 800ead0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    ctx->cc.t5t.ccLen                    = 0U;
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	2200      	movs	r2, #0
 800ead8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    ctx->cc.t5t.memoryLen                = 0U;
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	2200      	movs	r2, #0
 800eae0:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    ctx->cc.t5t.multipleBlockRead        = false;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2200      	movs	r2, #0
 800eae8:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
    ctx->messageLen                      = 0U;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	2200      	movs	r2, #0
 800eaf0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset                   = 0U;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->areaLen                         = 0U;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	2200      	movs	r2, #0
 800eb00:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    if( info != NULL )
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d011      	beq.n	800eb2e <ndefT5TPollerNdefDetect+0x82>
    {
        info->state                = NDEF_STATE_INVALID;
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = 0U;
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	2200      	movs	r2, #0
 800eb14:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = 0U;
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	705a      	strb	r2, [r3, #1]
        info->areaLen              = 0U;
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = 0U;
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	2200      	movs	r2, #0
 800eb26:	609a      	str	r2, [r3, #8]
        info->messageLen           = 0U;
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	60da      	str	r2, [r3, #12]
    }

    result = ndefT5TPollerReadBytes(ctx, 0U, 4U, ctx->ccBuf, &rcvLen);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 800eb34:	f107 0308 	add.w	r3, r7, #8
 800eb38:	9300      	str	r3, [sp, #0]
 800eb3a:	4613      	mov	r3, r2
 800eb3c:	2204      	movs	r2, #4
 800eb3e:	2100      	movs	r1, #0
 800eb40:	6878      	ldr	r0, [r7, #4]
 800eb42:	f001 faf7 	bl	8010134 <ndefT5TPollerReadBytes>
 800eb46:	4603      	mov	r3, r0
 800eb48:	823b      	strh	r3, [r7, #16]
    if ( (result == ERR_NONE) && (rcvLen == 4U) && ( (ctx->ccBuf[0] == (uint8_t)0xE1U) || (ctx->ccBuf[0] == (uint8_t)0xE2U) ) )
 800eb4a:	8a3b      	ldrh	r3, [r7, #16]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	f040 81d1 	bne.w	800eef4 <ndefT5TPollerNdefDetect+0x448>
 800eb52:	68bb      	ldr	r3, [r7, #8]
 800eb54:	2b04      	cmp	r3, #4
 800eb56:	f040 81cd 	bne.w	800eef4 <ndefT5TPollerNdefDetect+0x448>
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800eb60:	2be1      	cmp	r3, #225	@ 0xe1
 800eb62:	d005      	beq.n	800eb70 <ndefT5TPollerNdefDetect+0xc4>
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800eb6a:	2be2      	cmp	r3, #226	@ 0xe2
 800eb6c:	f040 81c2 	bne.w	800eef4 <ndefT5TPollerNdefDetect+0x448>
    {
        ctx->cc.t5t.magicNumber           =  ctx->ccBuf[0U];
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        ctx->cc.t5t.majorVersion          = (ctx->ccBuf[1U] >> 6U ) & 0x03U;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800eb82:	099b      	lsrs	r3, r3, #6
 800eb84:	b2da      	uxtb	r2, r3
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
        ctx->cc.t5t.minorVersion          = (ctx->ccBuf[1U] >> 4U ) & 0x03U;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800eb92:	091b      	lsrs	r3, r3, #4
 800eb94:	b2db      	uxtb	r3, r3
 800eb96:	f003 0303 	and.w	r3, r3, #3
 800eb9a:	b2da      	uxtb	r2, r3
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
        ctx->cc.t5t.readAccess            = (ctx->ccBuf[1U] >> 2U ) & 0x03U;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800eba8:	089b      	lsrs	r3, r3, #2
 800ebaa:	b2db      	uxtb	r3, r3
 800ebac:	f003 0303 	and.w	r3, r3, #3
 800ebb0:	b2da      	uxtb	r2, r3
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        ctx->cc.t5t.writeAccess           = (ctx->ccBuf[1U] >> 0U ) & 0x03U;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800ebbe:	f003 0303 	and.w	r3, r3, #3
 800ebc2:	b2da      	uxtb	r2, r3
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        ctx->cc.t5t.memoryLen             =  ctx->ccBuf[2U];
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 800ebd0:	461a      	mov	r2, r3
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        ctx->cc.t5t.specialFrame          = (((ctx->ccBuf[3U] >> 4U ) & 0x01U) != 0U);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800ebde:	091b      	lsrs	r3, r3, #4
 800ebe0:	b2db      	uxtb	r3, r3
 800ebe2:	f003 0301 	and.w	r3, r3, #1
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	bf14      	ite	ne
 800ebea:	2301      	movne	r3, #1
 800ebec:	2300      	moveq	r3, #0
 800ebee:	b2da      	uxtb	r2, r3
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        ctx->cc.t5t.lockBlock             = (((ctx->ccBuf[3U] >> 3U ) & 0x01U) != 0U);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800ebfc:	08db      	lsrs	r3, r3, #3
 800ebfe:	b2db      	uxtb	r3, r3
 800ec00:	f003 0301 	and.w	r3, r3, #1
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	bf14      	ite	ne
 800ec08:	2301      	movne	r3, #1
 800ec0a:	2300      	moveq	r3, #0
 800ec0c:	b2da      	uxtb	r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        ctx->cc.t5t.mlenOverflow          = (((ctx->ccBuf[3U] >> 2U ) & 0x01U) != 0U);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800ec1a:	089b      	lsrs	r3, r3, #2
 800ec1c:	b2db      	uxtb	r3, r3
 800ec1e:	f003 0301 	and.w	r3, r3, #1
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	bf14      	ite	ne
 800ec26:	2301      	movne	r3, #1
 800ec28:	2300      	moveq	r3, #0
 800ec2a:	b2da      	uxtb	r2, r3
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
        /* Read the CC with Single Block Read command(s) and update multipleBlockRead flag after */
        ctx->state                        = NDEF_STATE_INITIALIZED;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	2201      	movs	r2, #1
 800ec36:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        /* Check Magic Number TS T5T v1.0 - 7.5.1.2 */
        if( (ctx->cc.t5t.magicNumber != NDEF_T5T_CC_MAGIC_1_BYTE_ADDR_MODE) &&
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ec40:	2be1      	cmp	r3, #225	@ 0xe1
 800ec42:	d006      	beq.n	800ec52 <ndefT5TPollerNdefDetect+0x1a6>
            (ctx->cc.t5t.magicNumber != NDEF_T5T_CC_MAGIC_2_BYTE_ADDR_MODE) )
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        if( (ctx->cc.t5t.magicNumber != NDEF_T5T_CC_MAGIC_1_BYTE_ADDR_MODE) &&
 800ec4a:	2be2      	cmp	r3, #226	@ 0xe2
 800ec4c:	d001      	beq.n	800ec52 <ndefT5TPollerNdefDetect+0x1a6>
        {
            return ERR_REQUEST;
 800ec4e:	2305      	movs	r3, #5
 800ec50:	e184      	b.n	800ef5c <ndefT5TPollerNdefDetect+0x4b0>
        }

        /* Check version - 7.5.1.2 */
        if( ctx->cc.t5t.majorVersion > ndefT5TMajorVersion(NDEF_T5T_MAPPING_VERSION_1_0) )
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800ec58:	2b01      	cmp	r3, #1
 800ec5a:	d901      	bls.n	800ec60 <ndefT5TPollerNdefDetect+0x1b4>
        {
            return ERR_REQUEST;
 800ec5c:	2305      	movs	r3, #5
 800ec5e:	e17d      	b.n	800ef5c <ndefT5TPollerNdefDetect+0x4b0>
        }

        /* Check read access - 7.5.1.2 */
        if( ctx->cc.t5t.readAccess != NDEF_T5T_ACCESS_ALWAYS )
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d001      	beq.n	800ec6e <ndefT5TPollerNdefDetect+0x1c2>
        {
            return ERR_REQUEST;
 800ec6a:	2305      	movs	r3, #5
 800ec6c:	e176      	b.n	800ef5c <ndefT5TPollerNdefDetect+0x4b0>
        }

        if( ctx->cc.t5t.memoryLen != 0U )
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d02a      	beq.n	800ecce <ndefT5TPollerNdefDetect+0x222>
        {
            /* 4-byte CC */
            ctx->cc.t5t.ccLen         = NDEF_T5T_CC_LEN_4_BYTES;
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	2204      	movs	r2, #4
 800ec7c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            if( (ctx->cc.t5t.memoryLen == 0xFFU) && ctx->cc.t5t.mlenOverflow )
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800ec86:	2bff      	cmp	r3, #255	@ 0xff
 800ec88:	d146      	bne.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d041      	beq.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
            {
                if( (ctx->subCtx.t5t.sysInfoSupported == true) && (ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U) )
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d03c      	beq.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800eca4:	089b      	lsrs	r3, r3, #2
 800eca6:	b2db      	uxtb	r3, r3
 800eca8:	f003 0301 	and.w	r3, r3, #1
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d033      	beq.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
                {
                    ctx->cc.t5t.memoryLen = (uint16_t)((ctx->subCtx.t5t.sysInfo.numberOfBlock * ctx->subCtx.t5t.sysInfo.blockSize) / NDEF_T5T_MLEN_DIVIDER);
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800ecb6:	461a      	mov	r2, r3
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	f893 30d7 	ldrb.w	r3, [r3, #215]	@ 0xd7
 800ecbe:	fb02 f303 	mul.w	r3, r2, r3
 800ecc2:	08db      	lsrs	r3, r3, #3
 800ecc4:	b29a      	uxth	r2, r3
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
 800eccc:	e024      	b.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
            }
        }
        else
        {
            /* 8-byte CC */
            result = ndefT5TPollerReadBytes(ctx, 4U, 4U, &ctx->ccBuf[4U], &rcvLen);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f103 02a4 	add.w	r2, r3, #164	@ 0xa4
 800ecd4:	f107 0308 	add.w	r3, r7, #8
 800ecd8:	9300      	str	r3, [sp, #0]
 800ecda:	4613      	mov	r3, r2
 800ecdc:	2204      	movs	r2, #4
 800ecde:	2104      	movs	r1, #4
 800ece0:	6878      	ldr	r0, [r7, #4]
 800ece2:	f001 fa27 	bl	8010134 <ndefT5TPollerReadBytes>
 800ece6:	4603      	mov	r3, r0
 800ece8:	823b      	strh	r3, [r7, #16]
            if ( (result == ERR_NONE) && (rcvLen == 4U) )
 800ecea:	8a3b      	ldrh	r3, [r7, #16]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d113      	bne.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	2b04      	cmp	r3, #4
 800ecf4:	d110      	bne.n	800ed18 <ndefT5TPollerNdefDetect+0x26c>
            {
                ctx->cc.t5t.ccLen     = NDEF_T5T_CC_LEN_8_BYTES;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2208      	movs	r2, #8
 800ecfa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                ctx->cc.t5t.memoryLen = ((uint16_t)ctx->ccBuf[6U] << 8U) + (uint16_t)ctx->ccBuf[7U];
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 800ed04:	021b      	lsls	r3, r3, #8
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	687a      	ldr	r2, [r7, #4]
 800ed0a:	f892 20a7 	ldrb.w	r2, [r2, #167]	@ 0xa7
 800ed0e:	4413      	add	r3, r2
 800ed10:	b29a      	uxth	r2, r3
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
            }
        }

        /* Update multipleBlockRead flag after having read the second half of 8-byte CC */
        ctx->cc.t5t.multipleBlockRead     = (((ctx->ccBuf[3U] >> 0U ) & 0x01U) != 0U);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800ed1e:	f003 0301 	and.w	r3, r3, #1
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	bf14      	ite	ne
 800ed26:	2301      	movne	r3, #1
 800ed28:	2300      	moveq	r3, #0
 800ed2a:	b2da      	uxtb	r2, r3
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b

        if( (ctx->subCtx.t5t.sysInfoSupported == true) &&
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d025      	beq.n	800ed88 <ndefT5TPollerNdefDetect+0x2dc>
            (ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U) &&
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800ed42:	089b      	lsrs	r3, r3, #2
 800ed44:	b2db      	uxtb	r3, r3
 800ed46:	f003 0301 	and.w	r3, r3, #1
        if( (ctx->subCtx.t5t.sysInfoSupported == true) &&
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d01c      	beq.n	800ed88 <ndefT5TPollerNdefDetect+0x2dc>
            (ctx->cc.t5t.memoryLen == (uint16_t)((ctx->subCtx.t5t.sysInfo.numberOfBlock * ctx->subCtx.t5t.sysInfo.blockSize) / NDEF_T5T_MLEN_DIVIDER)) &&
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f8b3 2086 	ldrh.w	r2, [r3, #134]	@ 0x86
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800ed5a:	4619      	mov	r1, r3
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	f893 30d7 	ldrb.w	r3, [r3, #215]	@ 0xd7
 800ed62:	fb01 f303 	mul.w	r3, r1, r3
 800ed66:	08db      	lsrs	r3, r3, #3
 800ed68:	b29b      	uxth	r3, r3
            (ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U) &&
 800ed6a:	429a      	cmp	r2, r3
 800ed6c:	d10c      	bne.n	800ed88 <ndefT5TPollerNdefDetect+0x2dc>
            (ctx->cc.t5t.memoryLen > 0U) )
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
            (ctx->cc.t5t.memoryLen == (uint16_t)((ctx->subCtx.t5t.sysInfo.numberOfBlock * ctx->subCtx.t5t.sysInfo.blockSize) / NDEF_T5T_MLEN_DIVIDER)) &&
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d007      	beq.n	800ed88 <ndefT5TPollerNdefDetect+0x2dc>
        {
            ctx->cc.t5t.memoryLen--; /* remove CC area from memory length */
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800ed7e:	3b01      	subs	r3, #1
 800ed80:	b29a      	uxth	r2, r3
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        }

        ctx->messageLen     = 0U;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        ctx->messageOffset  = ctx->cc.t5t.ccLen;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ed96:	461a      	mov	r2, r3
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        /* TS T5T v1.0 4.3.1.17 T5T_Area size is measured in bytes, is equal to MLEN * 8 */
        ctx->areaLen        = (uint32_t)ctx->cc.t5t.memoryLen * NDEF_T5T_MLEN_DIVIDER;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800eda4:	00da      	lsls	r2, r3, #3
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        TlvOffset = ctx->cc.t5t.ccLen;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800edb2:	617b      	str	r3, [r7, #20]
        exit      = false;
 800edb4:	2300      	movs	r3, #0
 800edb6:	74fb      	strb	r3, [r7, #19]
        while( (exit == false) && (TlvOffset < (ctx->cc.t5t.ccLen + ctx->areaLen)) )
 800edb8:	e089      	b.n	800eece <ndefT5TPollerNdefDetect+0x422>
        {
            result = ndefT5TPollerReadBytes(ctx, TlvOffset, NDEF_T5T_TL_MIN_SIZE, tmpBuf, &rcvLen);
 800edba:	f107 020c 	add.w	r2, r7, #12
 800edbe:	f107 0308 	add.w	r3, r7, #8
 800edc2:	9300      	str	r3, [sp, #0]
 800edc4:	4613      	mov	r3, r2
 800edc6:	2202      	movs	r2, #2
 800edc8:	6979      	ldr	r1, [r7, #20]
 800edca:	6878      	ldr	r0, [r7, #4]
 800edcc:	f001 f9b2 	bl	8010134 <ndefT5TPollerReadBytes>
 800edd0:	4603      	mov	r3, r0
 800edd2:	823b      	strh	r3, [r7, #16]
            if ( (result != ERR_NONE) || ( rcvLen != NDEF_T5T_TL_MIN_SIZE) )
 800edd4:	8a3b      	ldrh	r3, [r7, #16]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d102      	bne.n	800ede0 <ndefT5TPollerNdefDetect+0x334>
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	2b02      	cmp	r3, #2
 800edde:	d001      	beq.n	800ede4 <ndefT5TPollerNdefDetect+0x338>
            {
                return result;
 800ede0:	8a3b      	ldrh	r3, [r7, #16]
 800ede2:	e0bb      	b.n	800ef5c <ndefT5TPollerNdefDetect+0x4b0>
            }
            offset = NDEF_T5T_TLV_T_LEN + NDEF_T5T_TLV_L_1_BYTES_LEN;
 800ede4:	2302      	movs	r3, #2
 800ede6:	83bb      	strh	r3, [r7, #28]
            length = tmpBuf[1U];
 800ede8:	7b7b      	ldrb	r3, [r7, #13]
 800edea:	837b      	strh	r3, [r7, #26]
            if ( length == (NDEF_SHORT_VFIELD_MAX_LEN + 1U) )
 800edec:	8b7b      	ldrh	r3, [r7, #26]
 800edee:	2bff      	cmp	r3, #255	@ 0xff
 800edf0:	d11d      	bne.n	800ee2e <ndefT5TPollerNdefDetect+0x382>
            {
                /* Size is encoded in 1 + 2 bytes */
                result = ndefT5TPollerReadBytes(ctx, TlvOffset, NDEF_T5T_TL_MAX_SIZE, tmpBuf, &rcvLen);
 800edf2:	f107 020c 	add.w	r2, r7, #12
 800edf6:	f107 0308 	add.w	r3, r7, #8
 800edfa:	9300      	str	r3, [sp, #0]
 800edfc:	4613      	mov	r3, r2
 800edfe:	2204      	movs	r2, #4
 800ee00:	6979      	ldr	r1, [r7, #20]
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f001 f996 	bl	8010134 <ndefT5TPollerReadBytes>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	823b      	strh	r3, [r7, #16]
                if ( (result != ERR_NONE) || ( rcvLen != NDEF_T5T_TL_MAX_SIZE) )
 800ee0c:	8a3b      	ldrh	r3, [r7, #16]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d102      	bne.n	800ee18 <ndefT5TPollerNdefDetect+0x36c>
 800ee12:	68bb      	ldr	r3, [r7, #8]
 800ee14:	2b04      	cmp	r3, #4
 800ee16:	d001      	beq.n	800ee1c <ndefT5TPollerNdefDetect+0x370>
                {
                    return result;
 800ee18:	8a3b      	ldrh	r3, [r7, #16]
 800ee1a:	e09f      	b.n	800ef5c <ndefT5TPollerNdefDetect+0x4b0>
                }
                length = (((uint16_t)tmpBuf[2U]) << 8U) + (uint16_t)tmpBuf[3U];
 800ee1c:	7bbb      	ldrb	r3, [r7, #14]
 800ee1e:	021b      	lsls	r3, r3, #8
 800ee20:	b29b      	uxth	r3, r3
 800ee22:	7bfa      	ldrb	r2, [r7, #15]
 800ee24:	4413      	add	r3, r2
 800ee26:	837b      	strh	r3, [r7, #26]
                offset += 2U;
 800ee28:	8bbb      	ldrh	r3, [r7, #28]
 800ee2a:	3302      	adds	r3, #2
 800ee2c:	83bb      	strh	r3, [r7, #28]
            }
            if (tmpBuf[0U] == (uint8_t)NDEF_T5T_TLV_NDEF)
 800ee2e:	7b3b      	ldrb	r3, [r7, #12]
 800ee30:	2b03      	cmp	r3, #3
 800ee32:	d140      	bne.n	800eeb6 <ndefT5TPollerNdefDetect+0x40a>
            {
                /* NDEF record return it */
                returnCode                    = ERR_NONE;  /* Default */
 800ee34:	2300      	movs	r3, #0
 800ee36:	83fb      	strh	r3, [r7, #30]
                ctx->subCtx.t5t.TlvNDEFOffset = TlvOffset; /* Offset for TLV */
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	697a      	ldr	r2, [r7, #20]
 800ee3c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
                ctx->messageOffset            = TlvOffset + offset;
 800ee40:	8bba      	ldrh	r2, [r7, #28]
 800ee42:	697b      	ldr	r3, [r7, #20]
 800ee44:	441a      	add	r2, r3
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
                ctx->messageLen               = length;
 800ee4c:	8b7a      	ldrh	r2, [r7, #26]
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
                if (length == 0U)
 800ee54:	8b7b      	ldrh	r3, [r7, #26]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d117      	bne.n	800ee8a <ndefT5TPollerNdefDetect+0x3de>
                {
                    /* Req 40 7.5.1.6 */
                    if ( (ctx->cc.t5t.readAccess  == NDEF_T5T_ACCESS_ALWAYS) &&
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d109      	bne.n	800ee78 <ndefT5TPollerNdefDetect+0x3cc>
                         (ctx->cc.t5t.writeAccess == NDEF_T5T_ACCESS_ALWAYS) )
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
                    if ( (ctx->cc.t5t.readAccess  == NDEF_T5T_ACCESS_ALWAYS) &&
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d104      	bne.n	800ee78 <ndefT5TPollerNdefDetect+0x3cc>
                    {
                        ctx->state = NDEF_STATE_INITIALIZED;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2201      	movs	r2, #1
 800ee72:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800ee76:	e005      	b.n	800ee84 <ndefT5TPollerNdefDetect+0x3d8>
                    }
                    else
                    {
                        ctx->state = NDEF_STATE_INVALID;
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                        returnCode = ERR_REQUEST; /* Default */
 800ee80:	2305      	movs	r3, #5
 800ee82:	83fb      	strh	r3, [r7, #30]
                    }
                    exit = true;
 800ee84:	2301      	movs	r3, #1
 800ee86:	74fb      	strb	r3, [r7, #19]
 800ee88:	e021      	b.n	800eece <ndefT5TPollerNdefDetect+0x422>
                }
                else
                {
                    if (ctx->cc.t5t.readAccess == NDEF_T5T_ACCESS_ALWAYS)
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d10d      	bne.n	800eeb0 <ndefT5TPollerNdefDetect+0x404>
                    {
                        if (ctx->cc.t5t.writeAccess == NDEF_T5T_ACCESS_ALWAYS)
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d104      	bne.n	800eea8 <ndefT5TPollerNdefDetect+0x3fc>
                        {
                            ctx->state = NDEF_STATE_READWRITE;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2202      	movs	r2, #2
 800eea2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800eea6:	e003      	b.n	800eeb0 <ndefT5TPollerNdefDetect+0x404>
                        }
                        else
                        {
                            ctx->state = NDEF_STATE_READONLY;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2203      	movs	r2, #3
 800eeac:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                        }
                    }
                    exit = true;
 800eeb0:	2301      	movs	r3, #1
 800eeb2:	74fb      	strb	r3, [r7, #19]
 800eeb4:	e00b      	b.n	800eece <ndefT5TPollerNdefDetect+0x422>
                }
            }
            else if (tmpBuf[0U]== (uint8_t) NDEF_T5T_TLV_TERMINATOR)
 800eeb6:	7b3b      	ldrb	r3, [r7, #12]
 800eeb8:	2bfe      	cmp	r3, #254	@ 0xfe
 800eeba:	d102      	bne.n	800eec2 <ndefT5TPollerNdefDetect+0x416>
            {
                /* NDEF end */
                exit = true;
 800eebc:	2301      	movs	r3, #1
 800eebe:	74fb      	strb	r3, [r7, #19]
 800eec0:	e005      	b.n	800eece <ndefT5TPollerNdefDetect+0x422>
            }
            else
            {
                /* Skip Proprietary and RFU too */
                TlvOffset += (uint32_t)offset + (uint32_t)length;
 800eec2:	8bba      	ldrh	r2, [r7, #28]
 800eec4:	8b7b      	ldrh	r3, [r7, #26]
 800eec6:	4413      	add	r3, r2
 800eec8:	697a      	ldr	r2, [r7, #20]
 800eeca:	4413      	add	r3, r2
 800eecc:	617b      	str	r3, [r7, #20]
        while( (exit == false) && (TlvOffset < (ctx->cc.t5t.ccLen + ctx->areaLen)) )
 800eece:	7cfb      	ldrb	r3, [r7, #19]
 800eed0:	f083 0301 	eor.w	r3, r3, #1
 800eed4:	b2db      	uxtb	r3, r3
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d014      	beq.n	800ef04 <ndefT5TPollerNdefDetect+0x458>
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800eee0:	461a      	mov	r2, r3
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800eee8:	4413      	add	r3, r2
 800eeea:	697a      	ldr	r2, [r7, #20]
 800eeec:	429a      	cmp	r2, r3
 800eeee:	f4ff af64 	bcc.w	800edba <ndefT5TPollerNdefDetect+0x30e>
    if ( (result == ERR_NONE) && (rcvLen == 4U) && ( (ctx->ccBuf[0] == (uint8_t)0xE1U) || (ctx->ccBuf[0] == (uint8_t)0xE2U) ) )
 800eef2:	e007      	b.n	800ef04 <ndefT5TPollerNdefDetect+0x458>
        }
    }
    else
    {
        /* No CC File */
        returnCode = ERR_REQUEST;
 800eef4:	2305      	movs	r3, #5
 800eef6:	83fb      	strh	r3, [r7, #30]
        if (result != ERR_NONE)
 800eef8:	8a3b      	ldrh	r3, [r7, #16]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d003      	beq.n	800ef06 <ndefT5TPollerNdefDetect+0x45a>
        {
            returnCode = result;
 800eefe:	8a3b      	ldrh	r3, [r7, #16]
 800ef00:	83fb      	strh	r3, [r7, #30]
 800ef02:	e000      	b.n	800ef06 <ndefT5TPollerNdefDetect+0x45a>
    if ( (result == ERR_NONE) && (rcvLen == 4U) && ( (ctx->ccBuf[0] == (uint8_t)0xE1U) || (ctx->ccBuf[0] == (uint8_t)0xE2U) ) )
 800ef04:	bf00      	nop
        }
    }

    if( info != NULL )
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d026      	beq.n	800ef5a <ndefT5TPollerNdefDetect+0x4ae>
    {
        info->state                = ctx->state;
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	741a      	strb	r2, [r3, #16]
        info->majorVersion         = ctx->cc.t5t.majorVersion;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	701a      	strb	r2, [r3, #0]
        info->minorVersion         = ctx->cc.t5t.minorVersion;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	f893 2083 	ldrb.w	r2, [r3, #131]	@ 0x83
 800ef26:	683b      	ldr	r3, [r7, #0]
 800ef28:	705a      	strb	r2, [r3, #1]
        info->areaLen              = ctx->areaLen;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800ef30:	683b      	ldr	r3, [r7, #0]
 800ef32:	605a      	str	r2, [r3, #4]
        info->areaAvalableSpaceLen = (uint32_t)ctx->cc.t5t.ccLen + ctx->areaLen - ctx->messageOffset;
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ef3a:	461a      	mov	r2, r3
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ef42:	441a      	add	r2, r3
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ef4a:	1ad2      	subs	r2, r2, r3
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	609a      	str	r2, [r3, #8]
        info->messageLen           = ctx->messageLen;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	60da      	str	r2, [r3, #12]
    }
    return returnCode;
 800ef5a:	8bfb      	ldrh	r3, [r7, #30]
}
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	3720      	adds	r7, #32
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd80      	pop	{r7, pc}

0800ef64 <ndefT5TPollerReadRawMessage>:

/*******************************************************************************/
ReturnCode ndefT5TPollerReadRawMessage(ndefContext *ctx, uint8_t *buf, uint32_t bufLen, uint32_t *rcvdLen, bool single)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b088      	sub	sp, #32
 800ef68:	af02      	add	r7, sp, #8
 800ef6a:	60f8      	str	r0, [r7, #12]
 800ef6c:	60b9      	str	r1, [r7, #8]
 800ef6e:	607a      	str	r2, [r7, #4]
 800ef70:	603b      	str	r3, [r7, #0]
    ReturnCode result;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) || (buf == NULL) )
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d006      	beq.n	800ef86 <ndefT5TPollerReadRawMessage+0x22>
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	781b      	ldrb	r3, [r3, #0]
 800ef7c:	2b05      	cmp	r3, #5
 800ef7e:	d102      	bne.n	800ef86 <ndefT5TPollerReadRawMessage+0x22>
 800ef80:	68bb      	ldr	r3, [r7, #8]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d101      	bne.n	800ef8a <ndefT5TPollerReadRawMessage+0x26>
    {
        return ERR_PARAM;
 800ef86:	2307      	movs	r3, #7
 800ef88:	e03a      	b.n	800f000 <ndefT5TPollerReadRawMessage+0x9c>
    }
    
    if( !single )
 800ef8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ef8e:	f083 0301 	eor.w	r3, r3, #1
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d00e      	beq.n	800efb6 <ndefT5TPollerReadRawMessage+0x52>
    {
        ndefT5TInvalidateCache(ctx);
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef9e:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
        result = ndefT5TReadLField(ctx);
 800efa2:	68f8      	ldr	r0, [r7, #12]
 800efa4:	f7ff fc73 	bl	800e88e <ndefT5TReadLField>
 800efa8:	4603      	mov	r3, r0
 800efaa:	82fb      	strh	r3, [r7, #22]
        if( result != ERR_NONE )
 800efac:	8afb      	ldrh	r3, [r7, #22]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d001      	beq.n	800efb6 <ndefT5TPollerReadRawMessage+0x52>
        {
            /* Conclude procedure */
            return result;
 800efb2:	8afb      	ldrh	r3, [r7, #22]
 800efb4:	e024      	b.n	800f000 <ndefT5TPollerReadRawMessage+0x9c>
        }
    }
    
    if ( ctx->state <= NDEF_STATE_INITIALIZED )
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800efbc:	2b01      	cmp	r3, #1
 800efbe:	d801      	bhi.n	800efc4 <ndefT5TPollerReadRawMessage+0x60>
    {
        /* Conclude procedure  */
        return ERR_WRONG_STATE;
 800efc0:	2321      	movs	r3, #33	@ 0x21
 800efc2:	e01d      	b.n	800f000 <ndefT5TPollerReadRawMessage+0x9c>
    }
    
    if( ctx->messageLen > bufLen )
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800efca:	687a      	ldr	r2, [r7, #4]
 800efcc:	429a      	cmp	r2, r3
 800efce:	d201      	bcs.n	800efd4 <ndefT5TPollerReadRawMessage+0x70>
    {
        return ERR_NOMEM;
 800efd0:	2301      	movs	r3, #1
 800efd2:	e015      	b.n	800f000 <ndefT5TPollerReadRawMessage+0x9c>
    }

    result = ndefT5TPollerReadBytes(ctx, ctx->messageOffset, ctx->messageLen, buf, rcvdLen);
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800efe0:	683b      	ldr	r3, [r7, #0]
 800efe2:	9300      	str	r3, [sp, #0]
 800efe4:	68bb      	ldr	r3, [r7, #8]
 800efe6:	68f8      	ldr	r0, [r7, #12]
 800efe8:	f001 f8a4 	bl	8010134 <ndefT5TPollerReadBytes>
 800efec:	4603      	mov	r3, r0
 800efee:	82fb      	strh	r3, [r7, #22]
    if( result != ERR_NONE )
 800eff0:	8afb      	ldrh	r3, [r7, #22]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d003      	beq.n	800effe <ndefT5TPollerReadRawMessage+0x9a>
    {
        ctx->state = NDEF_STATE_INVALID;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	2200      	movs	r2, #0
 800effa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    return result;
 800effe:	8afb      	ldrh	r3, [r7, #22]
}
 800f000:	4618      	mov	r0, r3
 800f002:	3718      	adds	r7, #24
 800f004:	46bd      	mov	sp, r7
 800f006:	bd80      	pop	{r7, pc}

0800f008 <ndefT5TPollerWriteRawMessageLen>:
#if NDEF_FEATURE_FULL_API


/*******************************************************************************/
ReturnCode ndefT5TPollerWriteRawMessageLen(ndefContext *ctx, uint32_t rawMessageLen, bool writeTerminator)
{
 800f008:	b590      	push	{r4, r7, lr}
 800f00a:	b08b      	sub	sp, #44	@ 0x2c
 800f00c:	af02      	add	r7, sp, #8
 800f00e:	60f8      	str	r0, [r7, #12]
 800f010:	60b9      	str	r1, [r7, #8]
 800f012:	4613      	mov	r3, r2
 800f014:	71fb      	strb	r3, [r7, #7]
    uint8_t    TLV[8U];
    ReturnCode result;
    uint8_t    len;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d003      	beq.n	800f024 <ndefT5TPollerWriteRawMessageLen+0x1c>
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	781b      	ldrb	r3, [r3, #0]
 800f020:	2b05      	cmp	r3, #5
 800f022:	d001      	beq.n	800f028 <ndefT5TPollerWriteRawMessageLen+0x20>
    {
        return ERR_PARAM;
 800f024:	2307      	movs	r3, #7
 800f026:	e09e      	b.n	800f166 <ndefT5TPollerWriteRawMessageLen+0x15e>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f02e:	2b01      	cmp	r3, #1
 800f030:	d006      	beq.n	800f040 <ndefT5TPollerWriteRawMessageLen+0x38>
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f038:	2b02      	cmp	r3, #2
 800f03a:	d001      	beq.n	800f040 <ndefT5TPollerWriteRawMessageLen+0x38>
    {
        return ERR_WRONG_STATE;
 800f03c:	2321      	movs	r3, #33	@ 0x21
 800f03e:	e092      	b.n	800f166 <ndefT5TPollerWriteRawMessageLen+0x15e>
    }

    if( writeTerminator && (rawMessageLen != 0U) && ((ctx->messageOffset + rawMessageLen) < ctx->areaLen) )
 800f040:	79fb      	ldrb	r3, [r7, #7]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d02d      	beq.n	800f0a2 <ndefT5TPollerWriteRawMessageLen+0x9a>
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d02a      	beq.n	800f0a2 <ndefT5TPollerWriteRawMessageLen+0x9a>
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	441a      	add	r2, r3
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f05c:	429a      	cmp	r2, r3
 800f05e:	d220      	bcs.n	800f0a2 <ndefT5TPollerWriteRawMessageLen+0x9a>
    {
        /* Write T5T TLV terminator */
        len = 0U;
 800f060:	2300      	movs	r3, #0
 800f062:	77fb      	strb	r3, [r7, #31]
        TLV[len] = NDEF_TERMINATOR_TLV_T; /* TLV terminator */
 800f064:	7ffb      	ldrb	r3, [r7, #31]
 800f066:	3320      	adds	r3, #32
 800f068:	443b      	add	r3, r7
 800f06a:	22fe      	movs	r2, #254	@ 0xfe
 800f06c:	f803 2c0c 	strb.w	r2, [r3, #-12]
        len++;
 800f070:	7ffb      	ldrb	r3, [r7, #31]
 800f072:	3301      	adds	r3, #1
 800f074:	77fb      	strb	r3, [r7, #31]
        result = ndefT5TPollerWriteBytes(ctx, ctx->messageOffset + rawMessageLen, TLV, len, true, false);
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	18d1      	adds	r1, r2, r3
 800f080:	7ffb      	ldrb	r3, [r7, #31]
 800f082:	f107 0214 	add.w	r2, r7, #20
 800f086:	2000      	movs	r0, #0
 800f088:	9001      	str	r0, [sp, #4]
 800f08a:	2001      	movs	r0, #1
 800f08c:	9000      	str	r0, [sp, #0]
 800f08e:	68f8      	ldr	r0, [r7, #12]
 800f090:	f001 fa93 	bl	80105ba <ndefT5TPollerWriteBytes>
 800f094:	4603      	mov	r3, r0
 800f096:	83bb      	strh	r3, [r7, #28]
        if (result != ERR_NONE)
 800f098:	8bbb      	ldrh	r3, [r7, #28]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d001      	beq.n	800f0a2 <ndefT5TPollerWriteRawMessageLen+0x9a>
        {
            return result;
 800f09e:	8bbb      	ldrh	r3, [r7, #28]
 800f0a0:	e061      	b.n	800f166 <ndefT5TPollerWriteRawMessageLen+0x15e>
        }
    }

    len = 0U;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	77fb      	strb	r3, [r7, #31]
    TLV[len] = NDEF_T5T_TLV_NDEF;
 800f0a6:	7ffb      	ldrb	r3, [r7, #31]
 800f0a8:	3320      	adds	r3, #32
 800f0aa:	443b      	add	r3, r7
 800f0ac:	2203      	movs	r2, #3
 800f0ae:	f803 2c0c 	strb.w	r2, [r3, #-12]
    len++;
 800f0b2:	7ffb      	ldrb	r3, [r7, #31]
 800f0b4:	3301      	adds	r3, #1
 800f0b6:	77fb      	strb	r3, [r7, #31]
    if( rawMessageLen <= NDEF_SHORT_VFIELD_MAX_LEN )
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	2bfe      	cmp	r3, #254	@ 0xfe
 800f0bc:	d80a      	bhi.n	800f0d4 <ndefT5TPollerWriteRawMessageLen+0xcc>
    {
        TLV[len] = (uint8_t) rawMessageLen;
 800f0be:	7ffb      	ldrb	r3, [r7, #31]
 800f0c0:	68ba      	ldr	r2, [r7, #8]
 800f0c2:	b2d2      	uxtb	r2, r2
 800f0c4:	3320      	adds	r3, #32
 800f0c6:	443b      	add	r3, r7
 800f0c8:	f803 2c0c 	strb.w	r2, [r3, #-12]
        len++;
 800f0cc:	7ffb      	ldrb	r3, [r7, #31]
 800f0ce:	3301      	adds	r3, #1
 800f0d0:	77fb      	strb	r3, [r7, #31]
 800f0d2:	e01d      	b.n	800f110 <ndefT5TPollerWriteRawMessageLen+0x108>
    }
    else
    {
        TLV[len] = (uint8_t)(NDEF_SHORT_VFIELD_MAX_LEN + 1U);
 800f0d4:	7ffb      	ldrb	r3, [r7, #31]
 800f0d6:	3320      	adds	r3, #32
 800f0d8:	443b      	add	r3, r7
 800f0da:	22ff      	movs	r2, #255	@ 0xff
 800f0dc:	f803 2c0c 	strb.w	r2, [r3, #-12]
        len++;        
 800f0e0:	7ffb      	ldrb	r3, [r7, #31]
 800f0e2:	3301      	adds	r3, #1
 800f0e4:	77fb      	strb	r3, [r7, #31]
        TLV[len] = (uint8_t) (rawMessageLen >> 8U);
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	0a1a      	lsrs	r2, r3, #8
 800f0ea:	7ffb      	ldrb	r3, [r7, #31]
 800f0ec:	b2d2      	uxtb	r2, r2
 800f0ee:	3320      	adds	r3, #32
 800f0f0:	443b      	add	r3, r7
 800f0f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
        len++;
 800f0f6:	7ffb      	ldrb	r3, [r7, #31]
 800f0f8:	3301      	adds	r3, #1
 800f0fa:	77fb      	strb	r3, [r7, #31]
        TLV[len] = (uint8_t) rawMessageLen;
 800f0fc:	7ffb      	ldrb	r3, [r7, #31]
 800f0fe:	68ba      	ldr	r2, [r7, #8]
 800f100:	b2d2      	uxtb	r2, r2
 800f102:	3320      	adds	r3, #32
 800f104:	443b      	add	r3, r7
 800f106:	f803 2c0c 	strb.w	r2, [r3, #-12]
        len++;
 800f10a:	7ffb      	ldrb	r3, [r7, #31]
 800f10c:	3301      	adds	r3, #1
 800f10e:	77fb      	strb	r3, [r7, #31]
    }
    if( writeTerminator && (rawMessageLen == 0U) )
 800f110:	79fb      	ldrb	r3, [r7, #7]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d00b      	beq.n	800f12e <ndefT5TPollerWriteRawMessageLen+0x126>
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d108      	bne.n	800f12e <ndefT5TPollerWriteRawMessageLen+0x126>
    {
        TLV[len] = NDEF_TERMINATOR_TLV_T; /* TLV terminator */
 800f11c:	7ffb      	ldrb	r3, [r7, #31]
 800f11e:	3320      	adds	r3, #32
 800f120:	443b      	add	r3, r7
 800f122:	22fe      	movs	r2, #254	@ 0xfe
 800f124:	f803 2c0c 	strb.w	r2, [r3, #-12]
        len++;
 800f128:	7ffb      	ldrb	r3, [r7, #31]
 800f12a:	3301      	adds	r3, #1
 800f12c:	77fb      	strb	r3, [r7, #31]
    }

    result = ndefT5TPollerWriteBytes(ctx, ctx->subCtx.t5t.TlvNDEFOffset, TLV, len, writeTerminator && (rawMessageLen == 0U), false);
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800f134:	7ff8      	ldrb	r0, [r7, #31]
 800f136:	79fb      	ldrb	r3, [r7, #7]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d004      	beq.n	800f146 <ndefT5TPollerWriteRawMessageLen+0x13e>
 800f13c:	68bb      	ldr	r3, [r7, #8]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d101      	bne.n	800f146 <ndefT5TPollerWriteRawMessageLen+0x13e>
 800f142:	2301      	movs	r3, #1
 800f144:	e000      	b.n	800f148 <ndefT5TPollerWriteRawMessageLen+0x140>
 800f146:	2300      	movs	r3, #0
 800f148:	f003 0301 	and.w	r3, r3, #1
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	f107 0214 	add.w	r2, r7, #20
 800f152:	2400      	movs	r4, #0
 800f154:	9401      	str	r4, [sp, #4]
 800f156:	9300      	str	r3, [sp, #0]
 800f158:	4603      	mov	r3, r0
 800f15a:	68f8      	ldr	r0, [r7, #12]
 800f15c:	f001 fa2d 	bl	80105ba <ndefT5TPollerWriteBytes>
 800f160:	4603      	mov	r3, r0
 800f162:	83bb      	strh	r3, [r7, #28]

    return result;
 800f164:	8bbb      	ldrh	r3, [r7, #28]
}
 800f166:	4618      	mov	r0, r3
 800f168:	3724      	adds	r7, #36	@ 0x24
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd90      	pop	{r4, r7, pc}

0800f16e <ndefT5TPollerWriteRawMessage>:

/*******************************************************************************/
ReturnCode ndefT5TPollerWriteRawMessage(ndefContext *ctx, const uint8_t *buf, uint32_t bufLen)
{
 800f16e:	b590      	push	{r4, r7, lr}
 800f170:	b089      	sub	sp, #36	@ 0x24
 800f172:	af02      	add	r7, sp, #8
 800f174:	60f8      	str	r0, [r7, #12]
 800f176:	60b9      	str	r1, [r7, #8]
 800f178:	607a      	str	r2, [r7, #4]
    uint32_t   len = bufLen;
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	613b      	str	r3, [r7, #16]
    ReturnCode result;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) || (buf == NULL) )
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d006      	beq.n	800f192 <ndefT5TPollerWriteRawMessage+0x24>
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	781b      	ldrb	r3, [r3, #0]
 800f188:	2b05      	cmp	r3, #5
 800f18a:	d102      	bne.n	800f192 <ndefT5TPollerWriteRawMessage+0x24>
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d101      	bne.n	800f196 <ndefT5TPollerWriteRawMessage+0x28>
    {
        return ERR_PARAM;
 800f192:	2307      	movs	r3, #7
 800f194:	e05c      	b.n	800f250 <ndefT5TPollerWriteRawMessage+0xe2>

    /* TS T5T v1.0 7.5.3.1/2: T5T NDEF Detect should have been called before NDEF write procedure */
    /* Warning: current tag content must not be changed between NDEF Detect procedure and NDEF Write procedure*/

    /* TS T5T v1.0 7.5.3.3: check write access condition */
    if ( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f19c:	2b01      	cmp	r3, #1
 800f19e:	d006      	beq.n	800f1ae <ndefT5TPollerWriteRawMessage+0x40>
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f1a6:	2b02      	cmp	r3, #2
 800f1a8:	d001      	beq.n	800f1ae <ndefT5TPollerWriteRawMessage+0x40>
    {
        /* Conclude procedure */
        return ERR_WRONG_STATE;
 800f1aa:	2321      	movs	r3, #33	@ 0x21
 800f1ac:	e050      	b.n	800f250 <ndefT5TPollerWriteRawMessage+0xe2>
    }

    /* TS T5T v1.0 7.5.3.3: verify available space */
    result = ndefT5TPollerCheckAvailableSpace(ctx, bufLen);
 800f1ae:	6879      	ldr	r1, [r7, #4]
 800f1b0:	68f8      	ldr	r0, [r7, #12]
 800f1b2:	f000 fa58 	bl	800f666 <ndefT5TPollerCheckAvailableSpace>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	82fb      	strh	r3, [r7, #22]
    if( result != ERR_NONE )
 800f1ba:	8afb      	ldrh	r3, [r7, #22]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d001      	beq.n	800f1c4 <ndefT5TPollerWriteRawMessage+0x56>
    {
        /* Conclude procedure */
        return ERR_PARAM;
 800f1c0:	2307      	movs	r3, #7
 800f1c2:	e045      	b.n	800f250 <ndefT5TPollerWriteRawMessage+0xe2>
    }
    /* TS T5T v1.0 7.5.3.4: reset L-Field to 0 */
    /* and update ctx->messageOffset according to L-field len */
    result = ndefT5TPollerBeginWriteMessage(ctx, bufLen);
 800f1c4:	6879      	ldr	r1, [r7, #4]
 800f1c6:	68f8      	ldr	r0, [r7, #12]
 800f1c8:	f000 fa83 	bl	800f6d2 <ndefT5TPollerBeginWriteMessage>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	82fb      	strh	r3, [r7, #22]
    if (result != ERR_NONE)
 800f1d0:	8afb      	ldrh	r3, [r7, #22]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d005      	beq.n	800f1e2 <ndefT5TPollerWriteRawMessage+0x74>
    {
        ctx->state = NDEF_STATE_INVALID;
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	2200      	movs	r2, #0
 800f1da:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        /* Conclude procedure */
        return result;
 800f1de:	8afb      	ldrh	r3, [r7, #22]
 800f1e0:	e036      	b.n	800f250 <ndefT5TPollerWriteRawMessage+0xe2>
    }
    if( bufLen != 0U )
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d032      	beq.n	800f24e <ndefT5TPollerWriteRawMessage+0xe0>
    {
        /* TS T5T v1.0 7.5.3.5: write new NDEF message and write terminator TLV is enough space for it*/
        result = ndefT5TPollerWriteBytes(ctx, ctx->messageOffset, buf, len, true, ndefT5TPollerCheckAvailableSpace(ctx, bufLen + 1U) == ERR_NONE);
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	f8d3 4098 	ldr.w	r4, [r3, #152]	@ 0x98
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	3301      	adds	r3, #1
 800f1f2:	4619      	mov	r1, r3
 800f1f4:	68f8      	ldr	r0, [r7, #12]
 800f1f6:	f000 fa36 	bl	800f666 <ndefT5TPollerCheckAvailableSpace>
 800f1fa:	4603      	mov	r3, r0
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	bf0c      	ite	eq
 800f200:	2301      	moveq	r3, #1
 800f202:	2300      	movne	r3, #0
 800f204:	b2db      	uxtb	r3, r3
 800f206:	9301      	str	r3, [sp, #4]
 800f208:	2301      	movs	r3, #1
 800f20a:	9300      	str	r3, [sp, #0]
 800f20c:	693b      	ldr	r3, [r7, #16]
 800f20e:	68ba      	ldr	r2, [r7, #8]
 800f210:	4621      	mov	r1, r4
 800f212:	68f8      	ldr	r0, [r7, #12]
 800f214:	f001 f9d1 	bl	80105ba <ndefT5TPollerWriteBytes>
 800f218:	4603      	mov	r3, r0
 800f21a:	82fb      	strh	r3, [r7, #22]
        if (result != ERR_NONE)
 800f21c:	8afb      	ldrh	r3, [r7, #22]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d005      	beq.n	800f22e <ndefT5TPollerWriteRawMessage+0xc0>
        {
            /* Conclude procedure */
            ctx->state = NDEF_STATE_INVALID;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	2200      	movs	r2, #0
 800f226:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return result;
 800f22a:	8afb      	ldrh	r3, [r7, #22]
 800f22c:	e010      	b.n	800f250 <ndefT5TPollerWriteRawMessage+0xe2>
        }
        /* TS T5T v1.0 7.5.3.6 & 7.5.3.7: update L-Field and write Terminator TLV */
        result = ndefT5TPollerEndWriteMessage(ctx, len, false);
 800f22e:	2200      	movs	r2, #0
 800f230:	6939      	ldr	r1, [r7, #16]
 800f232:	68f8      	ldr	r0, [r7, #12]
 800f234:	f000 fa9c 	bl	800f770 <ndefT5TPollerEndWriteMessage>
 800f238:	4603      	mov	r3, r0
 800f23a:	82fb      	strh	r3, [r7, #22]
        if (result != ERR_NONE)
 800f23c:	8afb      	ldrh	r3, [r7, #22]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d005      	beq.n	800f24e <ndefT5TPollerWriteRawMessage+0xe0>
        {
            /* Conclude procedure */
            ctx->state = NDEF_STATE_INVALID;
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	2200      	movs	r2, #0
 800f246:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            return result;
 800f24a:	8afb      	ldrh	r3, [r7, #22]
 800f24c:	e000      	b.n	800f250 <ndefT5TPollerWriteRawMessage+0xe2>
        }
    }
    return result;
 800f24e:	8afb      	ldrh	r3, [r7, #22]
}
 800f250:	4618      	mov	r0, r3
 800f252:	371c      	adds	r7, #28
 800f254:	46bd      	mov	sp, r7
 800f256:	bd90      	pop	{r4, r7, pc}

0800f258 <ndefT5TWriteCC>:

/*******************************************************************************/
static ReturnCode ndefT5TWriteCC(ndefContext *ctx)
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b086      	sub	sp, #24
 800f25c:	af02      	add	r7, sp, #8
 800f25e:	6078      	str	r0, [r7, #4]
    ReturnCode  ret;
    uint8_t*    buf;
    uint8_t     dataIt;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d003      	beq.n	800f26e <ndefT5TWriteCC+0x16>
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	2b05      	cmp	r3, #5
 800f26c:	d001      	beq.n	800f272 <ndefT5TWriteCC+0x1a>
    {
        return ERR_PARAM;
 800f26e:	2307      	movs	r3, #7
 800f270:	e0cf      	b.n	800f412 <ndefT5TWriteCC+0x1ba>
    }

    buf    = ctx->ccBuf;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	33a0      	adds	r3, #160	@ 0xa0
 800f276:	60fb      	str	r3, [r7, #12]
    dataIt = 0U;
 800f278:	2300      	movs	r3, #0
 800f27a:	72fb      	strb	r3, [r7, #11]
    /* Encode CC */
    buf[dataIt] = ctx->cc.t5t.magicNumber;                                                                /* Byte 0 */
 800f27c:	7afb      	ldrb	r3, [r7, #11]
 800f27e:	68fa      	ldr	r2, [r7, #12]
 800f280:	4413      	add	r3, r2
 800f282:	687a      	ldr	r2, [r7, #4]
 800f284:	f892 2081 	ldrb.w	r2, [r2, #129]	@ 0x81
 800f288:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800f28a:	7afb      	ldrb	r3, [r7, #11]
 800f28c:	3301      	adds	r3, #1
 800f28e:	72fb      	strb	r3, [r7, #11]
    buf[dataIt] = (uint8_t)(((ctx->cc.t5t.majorVersion  & 0x03U) << 6) |                                  /* Byte 1 */
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800f296:	019b      	lsls	r3, r3, #6
 800f298:	b2da      	uxtb	r2, r3
                            ((ctx->cc.t5t.minorVersion  & 0x03U) << 4) |                                  /*        */
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800f2a0:	011b      	lsls	r3, r3, #4
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f2a8:	b2db      	uxtb	r3, r3
    buf[dataIt] = (uint8_t)(((ctx->cc.t5t.majorVersion  & 0x03U) << 6) |                                  /* Byte 1 */
 800f2aa:	4313      	orrs	r3, r2
 800f2ac:	b2da      	uxtb	r2, r3
                            ((ctx->cc.t5t.readAccess    & 0x03U) << 2) |                                  /*        */
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f2b4:	009b      	lsls	r3, r3, #2
 800f2b6:	b2db      	uxtb	r3, r3
 800f2b8:	f003 030c 	and.w	r3, r3, #12
 800f2bc:	b2db      	uxtb	r3, r3
                            ((ctx->cc.t5t.minorVersion  & 0x03U) << 4) |                                  /*        */
 800f2be:	4313      	orrs	r3, r2
 800f2c0:	b2d9      	uxtb	r1, r3
                            ((ctx->cc.t5t.writeAccess   & 0x03U) << 0));                                  /*        */
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800f2c8:	f003 0303 	and.w	r3, r3, #3
 800f2cc:	b2da      	uxtb	r2, r3
    buf[dataIt] = (uint8_t)(((ctx->cc.t5t.majorVersion  & 0x03U) << 6) |                                  /* Byte 1 */
 800f2ce:	7afb      	ldrb	r3, [r7, #11]
 800f2d0:	68f8      	ldr	r0, [r7, #12]
 800f2d2:	4403      	add	r3, r0
 800f2d4:	430a      	orrs	r2, r1
 800f2d6:	b2d2      	uxtb	r2, r2
 800f2d8:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800f2da:	7afb      	ldrb	r3, [r7, #11]
 800f2dc:	3301      	adds	r3, #1
 800f2de:	72fb      	strb	r3, [r7, #11]
    buf[dataIt] = (ctx->cc.t5t.ccLen == NDEF_T5T_CC_LEN_8_BYTES) ? 0U : (uint8_t)ctx->cc.t5t.memoryLen;   /* Byte 2 */
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f2e6:	2b08      	cmp	r3, #8
 800f2e8:	d004      	beq.n	800f2f4 <ndefT5TWriteCC+0x9c>
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f2f0:	b2d9      	uxtb	r1, r3
 800f2f2:	e000      	b.n	800f2f6 <ndefT5TWriteCC+0x9e>
 800f2f4:	2100      	movs	r1, #0
 800f2f6:	7afb      	ldrb	r3, [r7, #11]
 800f2f8:	68fa      	ldr	r2, [r7, #12]
 800f2fa:	4413      	add	r3, r2
 800f2fc:	460a      	mov	r2, r1
 800f2fe:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800f300:	7afb      	ldrb	r3, [r7, #11]
 800f302:	3301      	adds	r3, #1
 800f304:	72fb      	strb	r3, [r7, #11]
    buf[dataIt] = 0U;                                                                                     /* Byte 3 */
 800f306:	7afb      	ldrb	r3, [r7, #11]
 800f308:	68fa      	ldr	r2, [r7, #12]
 800f30a:	4413      	add	r3, r2
 800f30c:	2200      	movs	r2, #0
 800f30e:	701a      	strb	r2, [r3, #0]
    if( ctx->cc.t5t.multipleBlockRead ) { buf[dataIt] |= 0x01U; }                                         /* Byte 3  b0 MBREAD                */
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 800f316:	2b00      	cmp	r3, #0
 800f318:	d00a      	beq.n	800f330 <ndefT5TWriteCC+0xd8>
 800f31a:	7afb      	ldrb	r3, [r7, #11]
 800f31c:	68fa      	ldr	r2, [r7, #12]
 800f31e:	4413      	add	r3, r2
 800f320:	781a      	ldrb	r2, [r3, #0]
 800f322:	7afb      	ldrb	r3, [r7, #11]
 800f324:	68f9      	ldr	r1, [r7, #12]
 800f326:	440b      	add	r3, r1
 800f328:	f042 0201 	orr.w	r2, r2, #1
 800f32c:	b2d2      	uxtb	r2, r2
 800f32e:	701a      	strb	r2, [r3, #0]
    if( ctx->cc.t5t.mlenOverflow )      { buf[dataIt] |= 0x04U; }                                         /* Byte 3  b2 Android MLEN overflow */
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800f336:	2b00      	cmp	r3, #0
 800f338:	d00a      	beq.n	800f350 <ndefT5TWriteCC+0xf8>
 800f33a:	7afb      	ldrb	r3, [r7, #11]
 800f33c:	68fa      	ldr	r2, [r7, #12]
 800f33e:	4413      	add	r3, r2
 800f340:	781a      	ldrb	r2, [r3, #0]
 800f342:	7afb      	ldrb	r3, [r7, #11]
 800f344:	68f9      	ldr	r1, [r7, #12]
 800f346:	440b      	add	r3, r1
 800f348:	f042 0204 	orr.w	r2, r2, #4
 800f34c:	b2d2      	uxtb	r2, r2
 800f34e:	701a      	strb	r2, [r3, #0]
    if( ctx->cc.t5t.lockBlock )         { buf[dataIt] |= 0x08U; }                                         /* Byte 3  b3 Lock Block            */
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800f356:	2b00      	cmp	r3, #0
 800f358:	d00a      	beq.n	800f370 <ndefT5TWriteCC+0x118>
 800f35a:	7afb      	ldrb	r3, [r7, #11]
 800f35c:	68fa      	ldr	r2, [r7, #12]
 800f35e:	4413      	add	r3, r2
 800f360:	781a      	ldrb	r2, [r3, #0]
 800f362:	7afb      	ldrb	r3, [r7, #11]
 800f364:	68f9      	ldr	r1, [r7, #12]
 800f366:	440b      	add	r3, r1
 800f368:	f042 0208 	orr.w	r2, r2, #8
 800f36c:	b2d2      	uxtb	r2, r2
 800f36e:	701a      	strb	r2, [r3, #0]
    if( ctx->cc.t5t.specialFrame )      { buf[dataIt] |= 0x10U; }                                         /* Byte 3  b4 Special Frame         */
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800f376:	2b00      	cmp	r3, #0
 800f378:	d00a      	beq.n	800f390 <ndefT5TWriteCC+0x138>
 800f37a:	7afb      	ldrb	r3, [r7, #11]
 800f37c:	68fa      	ldr	r2, [r7, #12]
 800f37e:	4413      	add	r3, r2
 800f380:	781a      	ldrb	r2, [r3, #0]
 800f382:	7afb      	ldrb	r3, [r7, #11]
 800f384:	68f9      	ldr	r1, [r7, #12]
 800f386:	440b      	add	r3, r1
 800f388:	f042 0210 	orr.w	r2, r2, #16
 800f38c:	b2d2      	uxtb	r2, r2
 800f38e:	701a      	strb	r2, [r3, #0]
    dataIt++;
 800f390:	7afb      	ldrb	r3, [r7, #11]
 800f392:	3301      	adds	r3, #1
 800f394:	72fb      	strb	r3, [r7, #11]
    if( ctx->cc.t5t.ccLen == NDEF_T5T_CC_LEN_8_BYTES )
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f39c:	2b08      	cmp	r3, #8
 800f39e:	d127      	bne.n	800f3f0 <ndefT5TWriteCC+0x198>
    {
        buf[dataIt] = 0U;                                                                                 /* Byte 4 */
 800f3a0:	7afb      	ldrb	r3, [r7, #11]
 800f3a2:	68fa      	ldr	r2, [r7, #12]
 800f3a4:	4413      	add	r3, r2
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	701a      	strb	r2, [r3, #0]
        dataIt++;
 800f3aa:	7afb      	ldrb	r3, [r7, #11]
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	72fb      	strb	r3, [r7, #11]
        buf[dataIt] = 0U;                                                                                 /* Byte 5 */
 800f3b0:	7afb      	ldrb	r3, [r7, #11]
 800f3b2:	68fa      	ldr	r2, [r7, #12]
 800f3b4:	4413      	add	r3, r2
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	701a      	strb	r2, [r3, #0]
        dataIt++;
 800f3ba:	7afb      	ldrb	r3, [r7, #11]
 800f3bc:	3301      	adds	r3, #1
 800f3be:	72fb      	strb	r3, [r7, #11]
        buf[dataIt] = (uint8_t)(ctx->cc.t5t.memoryLen >> 8);                                              /* Byte 6 */
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f3c6:	0a1b      	lsrs	r3, r3, #8
 800f3c8:	b299      	uxth	r1, r3
 800f3ca:	7afb      	ldrb	r3, [r7, #11]
 800f3cc:	68fa      	ldr	r2, [r7, #12]
 800f3ce:	4413      	add	r3, r2
 800f3d0:	b2ca      	uxtb	r2, r1
 800f3d2:	701a      	strb	r2, [r3, #0]
        dataIt++;
 800f3d4:	7afb      	ldrb	r3, [r7, #11]
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	72fb      	strb	r3, [r7, #11]
        buf[dataIt] = (uint8_t)(ctx->cc.t5t.memoryLen >> 0);                                              /* Byte 7 */
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8b3 1086 	ldrh.w	r1, [r3, #134]	@ 0x86
 800f3e0:	7afb      	ldrb	r3, [r7, #11]
 800f3e2:	68fa      	ldr	r2, [r7, #12]
 800f3e4:	4413      	add	r3, r2
 800f3e6:	b2ca      	uxtb	r2, r1
 800f3e8:	701a      	strb	r2, [r3, #0]
        dataIt++;
 800f3ea:	7afb      	ldrb	r3, [r7, #11]
 800f3ec:	3301      	adds	r3, #1
 800f3ee:	72fb      	strb	r3, [r7, #11]
    }

    ret = ndefT5TPollerWriteBytes(ctx, 0U, buf, ctx->cc.t5t.ccLen, false, false);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f3f6:	461a      	mov	r2, r3
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	9301      	str	r3, [sp, #4]
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	9300      	str	r3, [sp, #0]
 800f400:	4613      	mov	r3, r2
 800f402:	68fa      	ldr	r2, [r7, #12]
 800f404:	2100      	movs	r1, #0
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f001 f8d7 	bl	80105ba <ndefT5TPollerWriteBytes>
 800f40c:	4603      	mov	r3, r0
 800f40e:	813b      	strh	r3, [r7, #8]
    return ret;
 800f410:	893b      	ldrh	r3, [r7, #8]
}
 800f412:	4618      	mov	r0, r3
 800f414:	3710      	adds	r7, #16
 800f416:	46bd      	mov	sp, r7
 800f418:	bd80      	pop	{r7, pc}
	...

0800f41c <ndefT5TPollerTagFormat>:

/*******************************************************************************/
ReturnCode ndefT5TPollerTagFormat(ndefContext *ctx, const ndefCapabilityContainer *cc, uint32_t options)
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b088      	sub	sp, #32
 800f420:	af02      	add	r7, sp, #8
 800f422:	60f8      	str	r0, [r7, #12]
 800f424:	60b9      	str	r1, [r7, #8]
 800f426:	607a      	str	r2, [r7, #4]
    ReturnCode               result;
    static const uint8_t     emptyNDEF[] = { 0x03U, 0x00U };

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d003      	beq.n	800f436 <ndefT5TPollerTagFormat+0x1a>
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	781b      	ldrb	r3, [r3, #0]
 800f432:	2b05      	cmp	r3, #5
 800f434:	d001      	beq.n	800f43a <ndefT5TPollerTagFormat+0x1e>
    {
        return ERR_PARAM;
 800f436:	2307      	movs	r3, #7
 800f438:	e0f7      	b.n	800f62a <ndefT5TPollerTagFormat+0x20e>
    }

    /* Reset previous potential info about NDEF messages */
    ctx->messageLen               = 0U;
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	2200      	movs	r2, #0
 800f43e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset            = 0U;
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	2200      	movs	r2, #0
 800f446:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->subCtx.t5t.TlvNDEFOffset = 0U;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	2200      	movs	r2, #0
 800f44e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    if( cc != NULL )
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d011      	beq.n	800f47c <ndefT5TPollerTagFormat+0x60>
    {
        if( (cc->t5t.ccLen != NDEF_T5T_CC_LEN_8_BYTES) && (cc->t5t.ccLen != NDEF_T5T_CC_LEN_4_BYTES) )
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	781b      	ldrb	r3, [r3, #0]
 800f45c:	2b08      	cmp	r3, #8
 800f45e:	d005      	beq.n	800f46c <ndefT5TPollerTagFormat+0x50>
 800f460:	68bb      	ldr	r3, [r7, #8]
 800f462:	781b      	ldrb	r3, [r3, #0]
 800f464:	2b04      	cmp	r3, #4
 800f466:	d001      	beq.n	800f46c <ndefT5TPollerTagFormat+0x50>
        {
            return ERR_PARAM;
 800f468:	2307      	movs	r3, #7
 800f46a:	e0de      	b.n	800f62a <ndefT5TPollerTagFormat+0x20e>
        }
        (void)ST_MEMCPY(&ctx->cc, cc, sizeof(ndefCapabilityContainer));
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	3380      	adds	r3, #128	@ 0x80
 800f470:	2214      	movs	r2, #20
 800f472:	68b9      	ldr	r1, [r7, #8]
 800f474:	4618      	mov	r0, r3
 800f476:	f00d f819 	bl	801c4ac <memcpy>
 800f47a:	e08b      	b.n	800f594 <ndefT5TPollerTagFormat+0x178>
    }
    else
    {
        /* Try to find the appropriate cc values */
        ctx->cc.t5t.magicNumber  = NDEF_T5T_CC_MAGIC_1_BYTE_ADDR_MODE; /* E1 */
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	22e1      	movs	r2, #225	@ 0xe1
 800f480:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        ctx->cc.t5t.majorVersion = ndefT5TMajorVersion(NDEF_T5T_MAPPING_VERSION_1_0);
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	2201      	movs	r2, #1
 800f488:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
        ctx->cc.t5t.minorVersion = ndefT5TMinorVersion(NDEF_T5T_MAPPING_VERSION_1_0);
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	2200      	movs	r2, #0
 800f490:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
        ctx->cc.t5t.readAccess   = NDEF_T5T_ACCESS_ALWAYS;
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	2200      	movs	r2, #0
 800f498:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        ctx->cc.t5t.writeAccess  = NDEF_T5T_ACCESS_ALWAYS;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	2200      	movs	r2, #0
 800f4a0:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85

        ctx->cc.t5t.specialFrame = false;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        ctx->cc.t5t.lockBlock    = false;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        ctx->cc.t5t.memoryLen    = 0U;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        ctx->cc.t5t.mlenOverflow = false;
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	2200      	movs	r2, #0
 800f4c0:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a

        ctx->cc.t5t.multipleBlockRead = ndefT5TIsMultipleBlockReadSupported(ctx);
 800f4c4:	68f8      	ldr	r0, [r7, #12]
 800f4c6:	f000 fe0e 	bl	80100e6 <ndefT5TIsMultipleBlockReadSupported>
 800f4ca:	4603      	mov	r3, r0
 800f4cc:	461a      	mov	r2, r3
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b

        /* Try to retrieve the tag's size using getSystemInfo and GetExtSystemInfo */
        if( (ctx->subCtx.t5t.sysInfoSupported == false) || (ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) == 0U) )
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800f4da:	f083 0301 	eor.w	r3, r3, #1
 800f4de:	b2db      	uxtb	r3, r3
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d108      	bne.n	800f4f6 <ndefT5TPollerTagFormat+0xda>
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800f4ea:	089b      	lsrs	r3, r3, #2
 800f4ec:	b2db      	uxtb	r3, r3
 800f4ee:	f003 0301 	and.w	r3, r3, #1
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d101      	bne.n	800f4fa <ndefT5TPollerTagFormat+0xde>
        {
            return ERR_REQUEST;
 800f4f6:	2305      	movs	r3, #5
 800f4f8:	e097      	b.n	800f62a <ndefT5TPollerTagFormat+0x20e>
        }
        ctx->cc.t5t.memoryLen = (uint16_t)((ctx->subCtx.t5t.sysInfo.numberOfBlock * ctx->subCtx.t5t.sysInfo.blockSize) / NDEF_T5T_MLEN_DIVIDER);
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800f500:	461a      	mov	r2, r3
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	f893 30d7 	ldrb.w	r3, [r3, #215]	@ 0xd7
 800f508:	fb02 f303 	mul.w	r3, r2, r3
 800f50c:	08db      	lsrs	r3, r3, #3
 800f50e:	b29a      	uxth	r2, r3
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86

        if( (options & NDEF_T5T_FORMAT_OPTION_NFC_FORUM) == NDEF_T5T_FORMAT_OPTION_NFC_FORUM ) /* NFC Forum format */
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f003 0301 	and.w	r3, r3, #1
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d016      	beq.n	800f54e <ndefT5TPollerTagFormat+0x132>
        {
            if( ctx->cc.t5t.memoryLen >= NDEF_T5T_MAX_MLEN_1_BYTE_ENCODING )
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f526:	2bff      	cmp	r3, #255	@ 0xff
 800f528:	d903      	bls.n	800f532 <ndefT5TPollerTagFormat+0x116>
            {
                ctx->cc.t5t.ccLen = NDEF_T5T_CC_LEN_8_BYTES;
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	2208      	movs	r2, #8
 800f52e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            }
            if( ctx->cc.t5t.memoryLen > 0U )
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d019      	beq.n	800f570 <ndefT5TPollerTagFormat+0x154>
            {
                ctx->cc.t5t.memoryLen--; /* remove CC area from memory length */
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f542:	3b01      	subs	r3, #1
 800f544:	b29a      	uxth	r2, r3
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
 800f54c:	e010      	b.n	800f570 <ndefT5TPollerTagFormat+0x154>
            }
        }
        else /* Android format */
        {
            ctx->cc.t5t.ccLen = NDEF_T5T_CC_LEN_4_BYTES;
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	2204      	movs	r2, #4
 800f552:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
             if( ctx->cc.t5t.memoryLen >= NDEF_T5T_MAX_MLEN_1_BYTE_ENCODING )
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f55c:	2bff      	cmp	r3, #255	@ 0xff
 800f55e:	d907      	bls.n	800f570 <ndefT5TPollerTagFormat+0x154>
            {
                ctx->cc.t5t.mlenOverflow = true;
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	2201      	movs	r2, #1
 800f564:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                ctx->cc.t5t.memoryLen    = 0xFFU;
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	22ff      	movs	r2, #255	@ 0xff
 800f56c:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
            }
        }

        if( !ctx->subCtx.t5t.legacySTHighDensity && (ctx->subCtx.t5t.sysInfo.numberOfBlock > NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR) )
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800f576:	f083 0301 	eor.w	r3, r3, #1
 800f57a:	b2db      	uxtb	r3, r3
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d009      	beq.n	800f594 <ndefT5TPollerTagFormat+0x178>
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800f586:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f58a:	d903      	bls.n	800f594 <ndefT5TPollerTagFormat+0x178>
        {
            ctx->cc.t5t.magicNumber = NDEF_T5T_CC_MAGIC_2_BYTE_ADDR_MODE; /* E2 */
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	22e2      	movs	r2, #226	@ 0xe2
 800f590:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        }
    }

    result = ndefT5TWriteCC(ctx);
 800f594:	68f8      	ldr	r0, [r7, #12]
 800f596:	f7ff fe5f 	bl	800f258 <ndefT5TWriteCC>
 800f59a:	4603      	mov	r3, r0
 800f59c:	82fb      	strh	r3, [r7, #22]
    if( result != ERR_NONE )
 800f59e:	8afb      	ldrh	r3, [r7, #22]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d01e      	beq.n	800f5e2 <ndefT5TPollerTagFormat+0x1c6>
    {
        /* If write fails, try to use special frame if not yet used */
        if( !ctx->cc.t5t.specialFrame )
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800f5aa:	f083 0301 	eor.w	r3, r3, #1
 800f5ae:	b2db      	uxtb	r3, r3
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d014      	beq.n	800f5de <ndefT5TPollerTagFormat+0x1c2>
        {
            platformDelay(20U); /* Wait to be sure that previous command has ended */
 800f5b4:	2014      	movs	r0, #20
 800f5b6:	f7f7 fbd7 	bl	8006d68 <HAL_Delay>
            ctx->cc.t5t.specialFrame = true; /* Add option flag */
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	2201      	movs	r2, #1
 800f5be:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
            result = ndefT5TWriteCC(ctx);
 800f5c2:	68f8      	ldr	r0, [r7, #12]
 800f5c4:	f7ff fe48 	bl	800f258 <ndefT5TWriteCC>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	82fb      	strh	r3, [r7, #22]
            if( result != ERR_NONE )
 800f5cc:	8afb      	ldrh	r3, [r7, #22]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d007      	beq.n	800f5e2 <ndefT5TPollerTagFormat+0x1c6>
            {
                ctx->cc.t5t.specialFrame = false; /* Add option flag */
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                return result;
 800f5da:	8afb      	ldrh	r3, [r7, #22]
 800f5dc:	e025      	b.n	800f62a <ndefT5TPollerTagFormat+0x20e>
            }
        }
        else
        {
           return result;
 800f5de:	8afb      	ldrh	r3, [r7, #22]
 800f5e0:	e023      	b.n	800f62a <ndefT5TPollerTagFormat+0x20e>
        }
    }

    /* Update info about current NDEF */

    ctx->subCtx.t5t.TlvNDEFOffset = ctx->cc.t5t.ccLen;
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f5e8:	461a      	mov	r2, r3
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    result = ndefT5TPollerWriteBytes(ctx, ctx->subCtx.t5t.TlvNDEFOffset, emptyNDEF, sizeof(emptyNDEF), true, true);
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	9301      	str	r3, [sp, #4]
 800f5fa:	2301      	movs	r3, #1
 800f5fc:	9300      	str	r3, [sp, #0]
 800f5fe:	2302      	movs	r3, #2
 800f600:	4a0c      	ldr	r2, [pc, #48]	@ (800f634 <ndefT5TPollerTagFormat+0x218>)
 800f602:	68f8      	ldr	r0, [r7, #12]
 800f604:	f000 ffd9 	bl	80105ba <ndefT5TPollerWriteBytes>
 800f608:	4603      	mov	r3, r0
 800f60a:	82fb      	strh	r3, [r7, #22]
    if( result == ERR_NONE )
 800f60c:	8afb      	ldrh	r3, [r7, #22]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d10a      	bne.n	800f628 <ndefT5TPollerTagFormat+0x20c>
    {
        /* Update info about current NDEF */
        ctx->messageOffset = (uint32_t)ctx->cc.t5t.ccLen + NDEF_T5T_TLV_T_LEN + NDEF_T5T_TLV_L_1_BYTES_LEN;
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f618:	1c9a      	adds	r2, r3, #2
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        ctx->state         = NDEF_STATE_INITIALIZED;
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	2201      	movs	r2, #1
 800f624:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    return result;
 800f628:	8afb      	ldrh	r3, [r7, #22]
}
 800f62a:	4618      	mov	r0, r3
 800f62c:	3718      	adds	r7, #24
 800f62e:	46bd      	mov	sp, r7
 800f630:	bd80      	pop	{r7, pc}
 800f632:	bf00      	nop
 800f634:	0801e5e0 	.word	0x0801e5e0

0800f638 <ndefT5TPollerCheckPresence>:

/*******************************************************************************/
ReturnCode ndefT5TPollerCheckPresence(ndefContext *ctx)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b084      	sub	sp, #16
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d003      	beq.n	800f64e <ndefT5TPollerCheckPresence+0x16>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	781b      	ldrb	r3, [r3, #0]
 800f64a:	2b05      	cmp	r3, #5
 800f64c:	d001      	beq.n	800f652 <ndefT5TPollerCheckPresence+0x1a>
    {
        return ERR_PARAM;
 800f64e:	2307      	movs	r3, #7
 800f650:	e005      	b.n	800f65e <ndefT5TPollerCheckPresence+0x26>
    }

    ret = ndefT5TIsDevicePresent(ctx);
 800f652:	6878      	ldr	r0, [r7, #4]
 800f654:	f001 f8fc 	bl	8010850 <ndefT5TIsDevicePresent>
 800f658:	4603      	mov	r3, r0
 800f65a:	81fb      	strh	r3, [r7, #14]

    return ret;
 800f65c:	89fb      	ldrh	r3, [r7, #14]
}
 800f65e:	4618      	mov	r0, r3
 800f660:	3710      	adds	r7, #16
 800f662:	46bd      	mov	sp, r7
 800f664:	bd80      	pop	{r7, pc}

0800f666 <ndefT5TPollerCheckAvailableSpace>:


/*******************************************************************************/
ReturnCode ndefT5TPollerCheckAvailableSpace(const ndefContext *ctx, uint32_t messageLen)
{
 800f666:	b480      	push	{r7}
 800f668:	b085      	sub	sp, #20
 800f66a:	af00      	add	r7, sp, #0
 800f66c:	6078      	str	r0, [r7, #4]
 800f66e:	6039      	str	r1, [r7, #0]
    uint32_t lLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d003      	beq.n	800f67e <ndefT5TPollerCheckAvailableSpace+0x18>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	781b      	ldrb	r3, [r3, #0]
 800f67a:	2b05      	cmp	r3, #5
 800f67c:	d001      	beq.n	800f682 <ndefT5TPollerCheckAvailableSpace+0x1c>
    {
        return ERR_PARAM;
 800f67e:	2307      	movs	r3, #7
 800f680:	e021      	b.n	800f6c6 <ndefT5TPollerCheckAvailableSpace+0x60>
    }

    if ( ctx->state == NDEF_STATE_INVALID )
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d101      	bne.n	800f690 <ndefT5TPollerCheckAvailableSpace+0x2a>
    {
        return ERR_WRONG_STATE;
 800f68c:	2321      	movs	r3, #33	@ 0x21
 800f68e:	e01a      	b.n	800f6c6 <ndefT5TPollerCheckAvailableSpace+0x60>
    }

    lLen = ( messageLen > NDEF_SHORT_VFIELD_MAX_LEN) ? NDEF_T5T_TLV_L_3_BYTES_LEN : NDEF_T5T_TLV_L_1_BYTES_LEN;
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	2bfe      	cmp	r3, #254	@ 0xfe
 800f694:	d901      	bls.n	800f69a <ndefT5TPollerCheckAvailableSpace+0x34>
 800f696:	2303      	movs	r3, #3
 800f698:	e000      	b.n	800f69c <ndefT5TPollerCheckAvailableSpace+0x36>
 800f69a:	2301      	movs	r3, #1
 800f69c:	60fb      	str	r3, [r7, #12]

    if( (messageLen + ctx->subCtx.t5t.TlvNDEFOffset + NDEF_T5T_TLV_T_LEN + lLen) > (ctx->areaLen + ctx->cc.t5t.ccLen) )
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	441a      	add	r2, r3
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	4413      	add	r3, r2
 800f6ac:	1c5a      	adds	r2, r3, #1
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f6b4:	6879      	ldr	r1, [r7, #4]
 800f6b6:	f891 1080 	ldrb.w	r1, [r1, #128]	@ 0x80
 800f6ba:	440b      	add	r3, r1
 800f6bc:	429a      	cmp	r2, r3
 800f6be:	d901      	bls.n	800f6c4 <ndefT5TPollerCheckAvailableSpace+0x5e>
    {
        return ERR_NOMEM;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	e000      	b.n	800f6c6 <ndefT5TPollerCheckAvailableSpace+0x60>
    }
    return ERR_NONE;
 800f6c4:	2300      	movs	r3, #0
}
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	3714      	adds	r7, #20
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d0:	4770      	bx	lr

0800f6d2 <ndefT5TPollerBeginWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT5TPollerBeginWriteMessage(ndefContext *ctx, uint32_t messageLen)
{
 800f6d2:	b580      	push	{r7, lr}
 800f6d4:	b084      	sub	sp, #16
 800f6d6:	af00      	add	r7, sp, #0
 800f6d8:	6078      	str	r0, [r7, #4]
 800f6da:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    uint32_t   lLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d003      	beq.n	800f6ea <ndefT5TPollerBeginWriteMessage+0x18>
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	2b05      	cmp	r3, #5
 800f6e8:	d001      	beq.n	800f6ee <ndefT5TPollerBeginWriteMessage+0x1c>
    {
        return ERR_PARAM;
 800f6ea:	2307      	movs	r3, #7
 800f6ec:	e03c      	b.n	800f768 <ndefT5TPollerBeginWriteMessage+0x96>
    }

    if( (ctx->state != NDEF_STATE_INITIALIZED) && (ctx->state != NDEF_STATE_READWRITE) )
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f6f4:	2b01      	cmp	r3, #1
 800f6f6:	d006      	beq.n	800f706 <ndefT5TPollerBeginWriteMessage+0x34>
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f6fe:	2b02      	cmp	r3, #2
 800f700:	d001      	beq.n	800f706 <ndefT5TPollerBeginWriteMessage+0x34>
    {
        return ERR_WRONG_STATE;
 800f702:	2321      	movs	r3, #33	@ 0x21
 800f704:	e030      	b.n	800f768 <ndefT5TPollerBeginWriteMessage+0x96>
    }

    /* TS T5T v1.0 7.5.3.4: reset L-Field to 0 */
    ret = ndefT5TPollerWriteRawMessageLen(ctx, 0U, true);
 800f706:	2201      	movs	r2, #1
 800f708:	2100      	movs	r1, #0
 800f70a:	6878      	ldr	r0, [r7, #4]
 800f70c:	f7ff fc7c 	bl	800f008 <ndefT5TPollerWriteRawMessageLen>
 800f710:	4603      	mov	r3, r0
 800f712:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800f714:	89fb      	ldrh	r3, [r7, #14]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d005      	beq.n	800f726 <ndefT5TPollerBeginWriteMessage+0x54>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2200      	movs	r2, #0
 800f71e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800f722:	89fb      	ldrh	r3, [r7, #14]
 800f724:	e020      	b.n	800f768 <ndefT5TPollerBeginWriteMessage+0x96>
    }

    lLen                = ( messageLen > NDEF_SHORT_VFIELD_MAX_LEN) ? NDEF_T5T_TLV_L_3_BYTES_LEN : NDEF_T5T_TLV_L_1_BYTES_LEN;
 800f726:	683b      	ldr	r3, [r7, #0]
 800f728:	2bfe      	cmp	r3, #254	@ 0xfe
 800f72a:	d901      	bls.n	800f730 <ndefT5TPollerBeginWriteMessage+0x5e>
 800f72c:	2303      	movs	r3, #3
 800f72e:	e000      	b.n	800f732 <ndefT5TPollerBeginWriteMessage+0x60>
 800f730:	2301      	movs	r3, #1
 800f732:	60bb      	str	r3, [r7, #8]
    ctx->messageOffset  = ctx->subCtx.t5t.TlvNDEFOffset;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->messageOffset += NDEF_T5T_TLV_T_LEN; /* T Length */
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f746:	1c5a      	adds	r2, r3, #1
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->messageOffset += lLen;               /* L Length */
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800f754:	68bb      	ldr	r3, [r7, #8]
 800f756:	441a      	add	r2, r3
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->state          = NDEF_STATE_INITIALIZED;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	2201      	movs	r2, #1
 800f762:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return ERR_NONE;
 800f766:	2300      	movs	r3, #0
}
 800f768:	4618      	mov	r0, r3
 800f76a:	3710      	adds	r7, #16
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}

0800f770 <ndefT5TPollerEndWriteMessage>:

/*******************************************************************************/
ReturnCode ndefT5TPollerEndWriteMessage(ndefContext *ctx, uint32_t messageLen, bool writeTerminator)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b086      	sub	sp, #24
 800f774:	af00      	add	r7, sp, #0
 800f776:	60f8      	str	r0, [r7, #12]
 800f778:	60b9      	str	r1, [r7, #8]
 800f77a:	4613      	mov	r3, r2
 800f77c:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d003      	beq.n	800f78c <ndefT5TPollerEndWriteMessage+0x1c>
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	781b      	ldrb	r3, [r3, #0]
 800f788:	2b05      	cmp	r3, #5
 800f78a:	d001      	beq.n	800f790 <ndefT5TPollerEndWriteMessage+0x20>
    {
        return ERR_PARAM;
 800f78c:	2307      	movs	r3, #7
 800f78e:	e027      	b.n	800f7e0 <ndefT5TPollerEndWriteMessage+0x70>
    }

    if( ctx->state != NDEF_STATE_INITIALIZED )
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f796:	2b01      	cmp	r3, #1
 800f798:	d001      	beq.n	800f79e <ndefT5TPollerEndWriteMessage+0x2e>
    {
        return ERR_WRONG_STATE;
 800f79a:	2321      	movs	r3, #33	@ 0x21
 800f79c:	e020      	b.n	800f7e0 <ndefT5TPollerEndWriteMessage+0x70>
    }

    /* TS T5T v1.0 7.5.3.6 & 7.5.3.7: update L-Field and write Terminator TLV */
    ret = ndefT5TPollerWriteRawMessageLen(ctx, messageLen, writeTerminator);
 800f79e:	79fb      	ldrb	r3, [r7, #7]
 800f7a0:	461a      	mov	r2, r3
 800f7a2:	68b9      	ldr	r1, [r7, #8]
 800f7a4:	68f8      	ldr	r0, [r7, #12]
 800f7a6:	f7ff fc2f 	bl	800f008 <ndefT5TPollerWriteRawMessageLen>
 800f7aa:	4603      	mov	r3, r0
 800f7ac:	82fb      	strh	r3, [r7, #22]
    if( ret != ERR_NONE )
 800f7ae:	8afb      	ldrh	r3, [r7, #22]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d005      	beq.n	800f7c0 <ndefT5TPollerEndWriteMessage+0x50>
    {
        /* Conclude procedure */
        ctx->state = NDEF_STATE_INVALID;
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        return ret;
 800f7bc:	8afb      	ldrh	r3, [r7, #22]
 800f7be:	e00f      	b.n	800f7e0 <ndefT5TPollerEndWriteMessage+0x70>
    }
    ctx->messageLen = messageLen;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	68ba      	ldr	r2, [r7, #8]
 800f7c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->state      = (ctx->messageLen == 0U) ? NDEF_STATE_INITIALIZED : NDEF_STATE_READWRITE;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d101      	bne.n	800f7d6 <ndefT5TPollerEndWriteMessage+0x66>
 800f7d2:	2201      	movs	r2, #1
 800f7d4:	e000      	b.n	800f7d8 <ndefT5TPollerEndWriteMessage+0x68>
 800f7d6:	2202      	movs	r2, #2
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    return ERR_NONE;
 800f7de:	2300      	movs	r3, #0
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3718      	adds	r7, #24
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <ndefT5TPollerSetReadOnly>:


/*******************************************************************************/
ReturnCode ndefT5TPollerSetReadOnly(ndefContext *ctx)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b084      	sub	sp, #16
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
    ReturnCode ret;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d003      	beq.n	800f7fe <ndefT5TPollerSetReadOnly+0x16>
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	781b      	ldrb	r3, [r3, #0]
 800f7fa:	2b05      	cmp	r3, #5
 800f7fc:	d001      	beq.n	800f802 <ndefT5TPollerSetReadOnly+0x1a>
    {
        return ERR_PARAM;
 800f7fe:	2307      	movs	r3, #7
 800f800:	e01f      	b.n	800f842 <ndefT5TPollerSetReadOnly+0x5a>
    }

    if( ctx->state != NDEF_STATE_READWRITE )
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f808:	2b02      	cmp	r3, #2
 800f80a:	d001      	beq.n	800f810 <ndefT5TPollerSetReadOnly+0x28>
    {
        return ERR_WRONG_STATE;
 800f80c:	2321      	movs	r3, #33	@ 0x21
 800f80e:	e018      	b.n	800f842 <ndefT5TPollerSetReadOnly+0x5a>
    }

    /* Change write access */
    ctx->cc.t5t.writeAccess = NDEF_T5T_ACCESS_NEVER;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2203      	movs	r2, #3
 800f814:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85

    ret = ndefT5TWriteCC(ctx);
 800f818:	6878      	ldr	r0, [r7, #4]
 800f81a:	f7ff fd1d 	bl	800f258 <ndefT5TWriteCC>
 800f81e:	4603      	mov	r3, r0
 800f820:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800f822:	89fb      	ldrh	r3, [r7, #14]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d001      	beq.n	800f82c <ndefT5TPollerSetReadOnly+0x44>
    {
        return ret;
 800f828:	89fb      	ldrh	r3, [r7, #14]
 800f82a:	e00a      	b.n	800f842 <ndefT5TPollerSetReadOnly+0x5a>
    }

    ret = ndefT5TLockDevice(ctx);
 800f82c:	6878      	ldr	r0, [r7, #4]
 800f82e:	f001 f8ef 	bl	8010a10 <ndefT5TLockDevice>
 800f832:	4603      	mov	r3, r0
 800f834:	81fb      	strh	r3, [r7, #14]
    if( ret != ERR_NONE )
 800f836:	89fb      	ldrh	r3, [r7, #14]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d001      	beq.n	800f840 <ndefT5TPollerSetReadOnly+0x58>
    {
        return ret;
 800f83c:	89fb      	ldrh	r3, [r7, #14]
 800f83e:	e000      	b.n	800f842 <ndefT5TPollerSetReadOnly+0x5a>
    }
    return ERR_NONE;
 800f840:	2300      	movs	r3, #0
}
 800f842:	4618      	mov	r0, r3
 800f844:	3710      	adds	r7, #16
 800f846:	46bd      	mov	sp, r7
 800f848:	bd80      	pop	{r7, pc}
	...

0800f84c <appInNdefT5TPollerTagFormat>:



ReturnCode appInNdefT5TPollerTagFormat(ndefContext *ctx, const ndefCapabilityContainer *cc, uint32_t options)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b088      	sub	sp, #32
 800f850:	af02      	add	r7, sp, #8
 800f852:	60f8      	str	r0, [r7, #12]
 800f854:	60b9      	str	r1, [r7, #8]
 800f856:	607a      	str	r2, [r7, #4]
    ReturnCode               result;
    static const uint8_t     emptyNDEF[] = { 0x03U, 0x01U, 0x01U };

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d003      	beq.n	800f866 <appInNdefT5TPollerTagFormat+0x1a>
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	781b      	ldrb	r3, [r3, #0]
 800f862:	2b05      	cmp	r3, #5
 800f864:	d001      	beq.n	800f86a <appInNdefT5TPollerTagFormat+0x1e>
    {
        return ERR_PARAM;
 800f866:	2307      	movs	r3, #7
 800f868:	e0f7      	b.n	800fa5a <appInNdefT5TPollerTagFormat+0x20e>
    }

    /* Reset previous potential info about NDEF messages */
    ctx->messageLen               = 0U;
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	2200      	movs	r2, #0
 800f86e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset            = 0U;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	2200      	movs	r2, #0
 800f876:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->subCtx.t5t.TlvNDEFOffset = 0U;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	2200      	movs	r2, #0
 800f87e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    if( cc != NULL )
 800f882:	68bb      	ldr	r3, [r7, #8]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d011      	beq.n	800f8ac <appInNdefT5TPollerTagFormat+0x60>
    {
        if( (cc->t5t.ccLen != NDEF_T5T_CC_LEN_8_BYTES) && (cc->t5t.ccLen != NDEF_T5T_CC_LEN_4_BYTES) )
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	781b      	ldrb	r3, [r3, #0]
 800f88c:	2b08      	cmp	r3, #8
 800f88e:	d005      	beq.n	800f89c <appInNdefT5TPollerTagFormat+0x50>
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	781b      	ldrb	r3, [r3, #0]
 800f894:	2b04      	cmp	r3, #4
 800f896:	d001      	beq.n	800f89c <appInNdefT5TPollerTagFormat+0x50>
        {
            return ERR_PARAM;
 800f898:	2307      	movs	r3, #7
 800f89a:	e0de      	b.n	800fa5a <appInNdefT5TPollerTagFormat+0x20e>
        }
        (void)ST_MEMCPY(&ctx->cc, cc, sizeof(ndefCapabilityContainer));
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	3380      	adds	r3, #128	@ 0x80
 800f8a0:	2214      	movs	r2, #20
 800f8a2:	68b9      	ldr	r1, [r7, #8]
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f00c fe01 	bl	801c4ac <memcpy>
 800f8aa:	e08b      	b.n	800f9c4 <appInNdefT5TPollerTagFormat+0x178>
    }
    else
    {
        /* Try to find the appropriate cc values */
        ctx->cc.t5t.magicNumber  = NDEF_T5T_CC_MAGIC_1_BYTE_ADDR_MODE; /* E1 */
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	22e1      	movs	r2, #225	@ 0xe1
 800f8b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        ctx->cc.t5t.majorVersion = ndefT5TMajorVersion(NDEF_T5T_MAPPING_VERSION_1_0);
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	2201      	movs	r2, #1
 800f8b8:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
        ctx->cc.t5t.minorVersion = ndefT5TMinorVersion(NDEF_T5T_MAPPING_VERSION_1_0);
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	2200      	movs	r2, #0
 800f8c0:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
        ctx->cc.t5t.readAccess   = NDEF_T5T_ACCESS_ALWAYS;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        ctx->cc.t5t.writeAccess  = NDEF_T5T_ACCESS_ALWAYS;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85

        ctx->cc.t5t.specialFrame = false;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        ctx->cc.t5t.lockBlock    = false;
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	2200      	movs	r2, #0
 800f8e0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        ctx->cc.t5t.memoryLen    = 0U;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        ctx->cc.t5t.mlenOverflow = false;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a

        ctx->cc.t5t.multipleBlockRead = ndefT5TIsMultipleBlockReadSupported(ctx);
 800f8f4:	68f8      	ldr	r0, [r7, #12]
 800f8f6:	f000 fbf6 	bl	80100e6 <ndefT5TIsMultipleBlockReadSupported>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	461a      	mov	r2, r3
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b

        /* Try to retrieve the tag's size using getSystemInfo and GetExtSystemInfo */
        if( (ctx->subCtx.t5t.sysInfoSupported == false) || (ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) == 0U) )
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800f90a:	f083 0301 	eor.w	r3, r3, #1
 800f90e:	b2db      	uxtb	r3, r3
 800f910:	2b00      	cmp	r3, #0
 800f912:	d108      	bne.n	800f926 <appInNdefT5TPollerTagFormat+0xda>
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800f91a:	089b      	lsrs	r3, r3, #2
 800f91c:	b2db      	uxtb	r3, r3
 800f91e:	f003 0301 	and.w	r3, r3, #1
 800f922:	2b00      	cmp	r3, #0
 800f924:	d101      	bne.n	800f92a <appInNdefT5TPollerTagFormat+0xde>
        {
            return ERR_REQUEST;
 800f926:	2305      	movs	r3, #5
 800f928:	e097      	b.n	800fa5a <appInNdefT5TPollerTagFormat+0x20e>
        }
        ctx->cc.t5t.memoryLen = (uint16_t)((ctx->subCtx.t5t.sysInfo.numberOfBlock * ctx->subCtx.t5t.sysInfo.blockSize) / NDEF_T5T_MLEN_DIVIDER);
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800f930:	461a      	mov	r2, r3
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f893 30d7 	ldrb.w	r3, [r3, #215]	@ 0xd7
 800f938:	fb02 f303 	mul.w	r3, r2, r3
 800f93c:	08db      	lsrs	r3, r3, #3
 800f93e:	b29a      	uxth	r2, r3
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86

        if( (options & NDEF_T5T_FORMAT_OPTION_NFC_FORUM) == NDEF_T5T_FORMAT_OPTION_NFC_FORUM ) /* NFC Forum format */
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	f003 0301 	and.w	r3, r3, #1
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d016      	beq.n	800f97e <appInNdefT5TPollerTagFormat+0x132>
        {
            if( ctx->cc.t5t.memoryLen >= NDEF_T5T_MAX_MLEN_1_BYTE_ENCODING )
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f956:	2bff      	cmp	r3, #255	@ 0xff
 800f958:	d903      	bls.n	800f962 <appInNdefT5TPollerTagFormat+0x116>
            {
                ctx->cc.t5t.ccLen = NDEF_T5T_CC_LEN_8_BYTES;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	2208      	movs	r2, #8
 800f95e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            }
            if( ctx->cc.t5t.memoryLen > 0U )
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d019      	beq.n	800f9a0 <appInNdefT5TPollerTagFormat+0x154>
            {
                ctx->cc.t5t.memoryLen--; /* remove CC area from memory length */
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f972:	3b01      	subs	r3, #1
 800f974:	b29a      	uxth	r2, r3
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
 800f97c:	e010      	b.n	800f9a0 <appInNdefT5TPollerTagFormat+0x154>
            }
        }
        else /* Android format */
        {
            ctx->cc.t5t.ccLen = NDEF_T5T_CC_LEN_4_BYTES;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	2204      	movs	r2, #4
 800f982:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
             if( ctx->cc.t5t.memoryLen >= NDEF_T5T_MAX_MLEN_1_BYTE_ENCODING )
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f98c:	2bff      	cmp	r3, #255	@ 0xff
 800f98e:	d907      	bls.n	800f9a0 <appInNdefT5TPollerTagFormat+0x154>
            {
                ctx->cc.t5t.mlenOverflow = true;
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	2201      	movs	r2, #1
 800f994:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                ctx->cc.t5t.memoryLen    = 0xFFU;
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	22ff      	movs	r2, #255	@ 0xff
 800f99c:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
            }
        }

        if( !ctx->subCtx.t5t.legacySTHighDensity && (ctx->subCtx.t5t.sysInfo.numberOfBlock > NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR) )
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800f9a6:	f083 0301 	eor.w	r3, r3, #1
 800f9aa:	b2db      	uxtb	r3, r3
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d009      	beq.n	800f9c4 <appInNdefT5TPollerTagFormat+0x178>
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800f9b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f9ba:	d903      	bls.n	800f9c4 <appInNdefT5TPollerTagFormat+0x178>
        {
            ctx->cc.t5t.magicNumber = NDEF_T5T_CC_MAGIC_2_BYTE_ADDR_MODE; /* E2 */
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	22e2      	movs	r2, #226	@ 0xe2
 800f9c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        }
    }

    result = ndefT5TWriteCC(ctx);
 800f9c4:	68f8      	ldr	r0, [r7, #12]
 800f9c6:	f7ff fc47 	bl	800f258 <ndefT5TWriteCC>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	82fb      	strh	r3, [r7, #22]
    if( result != ERR_NONE )
 800f9ce:	8afb      	ldrh	r3, [r7, #22]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d01e      	beq.n	800fa12 <appInNdefT5TPollerTagFormat+0x1c6>
    {
        /* If write fails, try to use special frame if not yet used */
        if( !ctx->cc.t5t.specialFrame )
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800f9da:	f083 0301 	eor.w	r3, r3, #1
 800f9de:	b2db      	uxtb	r3, r3
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d014      	beq.n	800fa0e <appInNdefT5TPollerTagFormat+0x1c2>
        {
            platformDelay(20U); /* Wait to be sure that previous command has ended */
 800f9e4:	2014      	movs	r0, #20
 800f9e6:	f7f7 f9bf 	bl	8006d68 <HAL_Delay>
            ctx->cc.t5t.specialFrame = true; /* Add option flag */
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	2201      	movs	r2, #1
 800f9ee:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
            result = ndefT5TWriteCC(ctx);
 800f9f2:	68f8      	ldr	r0, [r7, #12]
 800f9f4:	f7ff fc30 	bl	800f258 <ndefT5TWriteCC>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	82fb      	strh	r3, [r7, #22]
            if( result != ERR_NONE )
 800f9fc:	8afb      	ldrh	r3, [r7, #22]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d007      	beq.n	800fa12 <appInNdefT5TPollerTagFormat+0x1c6>
            {
                ctx->cc.t5t.specialFrame = false; /* Add option flag */
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	2200      	movs	r2, #0
 800fa06:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                return result;
 800fa0a:	8afb      	ldrh	r3, [r7, #22]
 800fa0c:	e025      	b.n	800fa5a <appInNdefT5TPollerTagFormat+0x20e>
            }
        }
        else
        {
           return result;
 800fa0e:	8afb      	ldrh	r3, [r7, #22]
 800fa10:	e023      	b.n	800fa5a <appInNdefT5TPollerTagFormat+0x20e>
        }
    }

    /* Update info about current NDEF */

    ctx->subCtx.t5t.TlvNDEFOffset = ctx->cc.t5t.ccLen;
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fa18:	461a      	mov	r2, r3
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    result = ndefT5TPollerWriteBytes(ctx, ctx->subCtx.t5t.TlvNDEFOffset, emptyNDEF, sizeof(emptyNDEF), true, true);
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800fa26:	2301      	movs	r3, #1
 800fa28:	9301      	str	r3, [sp, #4]
 800fa2a:	2301      	movs	r3, #1
 800fa2c:	9300      	str	r3, [sp, #0]
 800fa2e:	2303      	movs	r3, #3
 800fa30:	4a0c      	ldr	r2, [pc, #48]	@ (800fa64 <appInNdefT5TPollerTagFormat+0x218>)
 800fa32:	68f8      	ldr	r0, [r7, #12]
 800fa34:	f000 fdc1 	bl	80105ba <ndefT5TPollerWriteBytes>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	82fb      	strh	r3, [r7, #22]
    if( result == ERR_NONE )
 800fa3c:	8afb      	ldrh	r3, [r7, #22]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d10a      	bne.n	800fa58 <appInNdefT5TPollerTagFormat+0x20c>
    {
        /* Update info about current NDEF */
        ctx->messageOffset = (uint32_t)ctx->cc.t5t.ccLen + NDEF_T5T_TLV_T_LEN + NDEF_T5T_TLV_L_1_BYTES_LEN;
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fa48:	1c9a      	adds	r2, r3, #2
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        ctx->state         = NDEF_STATE_INITIALIZED;
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	2201      	movs	r2, #1
 800fa54:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    return result;
 800fa58:	8afb      	ldrh	r3, [r7, #22]
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	3718      	adds	r7, #24
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}
 800fa62:	bf00      	nop
 800fa64:	0801e5e4 	.word	0x0801e5e4

0800fa68 <appOutNdefT5TPollerTagFormat>:


ReturnCode appOutNdefT5TPollerTagFormat(ndefContext *ctx, const ndefCapabilityContainer *cc, uint32_t options)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b088      	sub	sp, #32
 800fa6c:	af02      	add	r7, sp, #8
 800fa6e:	60f8      	str	r0, [r7, #12]
 800fa70:	60b9      	str	r1, [r7, #8]
 800fa72:	607a      	str	r2, [r7, #4]
    ReturnCode               result;
    static const uint8_t     emptyNDEF[] = { 0x03U, 0x01U, 0x02U };

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d003      	beq.n	800fa82 <appOutNdefT5TPollerTagFormat+0x1a>
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	781b      	ldrb	r3, [r3, #0]
 800fa7e:	2b05      	cmp	r3, #5
 800fa80:	d001      	beq.n	800fa86 <appOutNdefT5TPollerTagFormat+0x1e>
    {
        return ERR_PARAM;
 800fa82:	2307      	movs	r3, #7
 800fa84:	e0f7      	b.n	800fc76 <appOutNdefT5TPollerTagFormat+0x20e>
    }

    /* Reset previous potential info about NDEF messages */
    ctx->messageLen               = 0U;
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    ctx->messageOffset            = 0U;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	2200      	movs	r2, #0
 800fa92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    ctx->subCtx.t5t.TlvNDEFOffset = 0U;
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    if( cc != NULL )
 800fa9e:	68bb      	ldr	r3, [r7, #8]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d011      	beq.n	800fac8 <appOutNdefT5TPollerTagFormat+0x60>
    {
        if( (cc->t5t.ccLen != NDEF_T5T_CC_LEN_8_BYTES) && (cc->t5t.ccLen != NDEF_T5T_CC_LEN_4_BYTES) )
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	781b      	ldrb	r3, [r3, #0]
 800faa8:	2b08      	cmp	r3, #8
 800faaa:	d005      	beq.n	800fab8 <appOutNdefT5TPollerTagFormat+0x50>
 800faac:	68bb      	ldr	r3, [r7, #8]
 800faae:	781b      	ldrb	r3, [r3, #0]
 800fab0:	2b04      	cmp	r3, #4
 800fab2:	d001      	beq.n	800fab8 <appOutNdefT5TPollerTagFormat+0x50>
        {
            return ERR_PARAM;
 800fab4:	2307      	movs	r3, #7
 800fab6:	e0de      	b.n	800fc76 <appOutNdefT5TPollerTagFormat+0x20e>
        }
        (void)ST_MEMCPY(&ctx->cc, cc, sizeof(ndefCapabilityContainer));
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	3380      	adds	r3, #128	@ 0x80
 800fabc:	2214      	movs	r2, #20
 800fabe:	68b9      	ldr	r1, [r7, #8]
 800fac0:	4618      	mov	r0, r3
 800fac2:	f00c fcf3 	bl	801c4ac <memcpy>
 800fac6:	e08b      	b.n	800fbe0 <appOutNdefT5TPollerTagFormat+0x178>
    }
    else
    {
        /* Try to find the appropriate cc values */
        ctx->cc.t5t.magicNumber  = NDEF_T5T_CC_MAGIC_1_BYTE_ADDR_MODE; /* E1 */
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	22e1      	movs	r2, #225	@ 0xe1
 800facc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        ctx->cc.t5t.majorVersion = ndefT5TMajorVersion(NDEF_T5T_MAPPING_VERSION_1_0);
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	2201      	movs	r2, #1
 800fad4:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
        ctx->cc.t5t.minorVersion = ndefT5TMinorVersion(NDEF_T5T_MAPPING_VERSION_1_0);
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	2200      	movs	r2, #0
 800fadc:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
        ctx->cc.t5t.readAccess   = NDEF_T5T_ACCESS_ALWAYS;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	2200      	movs	r2, #0
 800fae4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        ctx->cc.t5t.writeAccess  = NDEF_T5T_ACCESS_ALWAYS;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	2200      	movs	r2, #0
 800faec:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85

        ctx->cc.t5t.specialFrame = false;
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	2200      	movs	r2, #0
 800faf4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        ctx->cc.t5t.lockBlock    = false;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	2200      	movs	r2, #0
 800fafc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        ctx->cc.t5t.memoryLen    = 0U;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	2200      	movs	r2, #0
 800fb04:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        ctx->cc.t5t.mlenOverflow = false;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a

        ctx->cc.t5t.multipleBlockRead = ndefT5TIsMultipleBlockReadSupported(ctx);
 800fb10:	68f8      	ldr	r0, [r7, #12]
 800fb12:	f000 fae8 	bl	80100e6 <ndefT5TIsMultipleBlockReadSupported>
 800fb16:	4603      	mov	r3, r0
 800fb18:	461a      	mov	r2, r3
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b

        /* Try to retrieve the tag's size using getSystemInfo and GetExtSystemInfo */
        if( (ctx->subCtx.t5t.sysInfoSupported == false) || (ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) == 0U) )
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800fb26:	f083 0301 	eor.w	r3, r3, #1
 800fb2a:	b2db      	uxtb	r3, r3
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d108      	bne.n	800fb42 <appOutNdefT5TPollerTagFormat+0xda>
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800fb36:	089b      	lsrs	r3, r3, #2
 800fb38:	b2db      	uxtb	r3, r3
 800fb3a:	f003 0301 	and.w	r3, r3, #1
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d101      	bne.n	800fb46 <appOutNdefT5TPollerTagFormat+0xde>
        {
            return ERR_REQUEST;
 800fb42:	2305      	movs	r3, #5
 800fb44:	e097      	b.n	800fc76 <appOutNdefT5TPollerTagFormat+0x20e>
        }
        ctx->cc.t5t.memoryLen = (uint16_t)((ctx->subCtx.t5t.sysInfo.numberOfBlock * ctx->subCtx.t5t.sysInfo.blockSize) / NDEF_T5T_MLEN_DIVIDER);
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800fb4c:	461a      	mov	r2, r3
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	f893 30d7 	ldrb.w	r3, [r3, #215]	@ 0xd7
 800fb54:	fb02 f303 	mul.w	r3, r2, r3
 800fb58:	08db      	lsrs	r3, r3, #3
 800fb5a:	b29a      	uxth	r2, r3
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86

        if( (options & NDEF_T5T_FORMAT_OPTION_NFC_FORUM) == NDEF_T5T_FORMAT_OPTION_NFC_FORUM ) /* NFC Forum format */
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	f003 0301 	and.w	r3, r3, #1
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d016      	beq.n	800fb9a <appOutNdefT5TPollerTagFormat+0x132>
        {
            if( ctx->cc.t5t.memoryLen >= NDEF_T5T_MAX_MLEN_1_BYTE_ENCODING )
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800fb72:	2bff      	cmp	r3, #255	@ 0xff
 800fb74:	d903      	bls.n	800fb7e <appOutNdefT5TPollerTagFormat+0x116>
            {
                ctx->cc.t5t.ccLen = NDEF_T5T_CC_LEN_8_BYTES;
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	2208      	movs	r2, #8
 800fb7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            }
            if( ctx->cc.t5t.memoryLen > 0U )
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d019      	beq.n	800fbbc <appOutNdefT5TPollerTagFormat+0x154>
            {
                ctx->cc.t5t.memoryLen--; /* remove CC area from memory length */
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	b29a      	uxth	r2, r3
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
 800fb98:	e010      	b.n	800fbbc <appOutNdefT5TPollerTagFormat+0x154>
            }
        }
        else /* Android format */
        {
            ctx->cc.t5t.ccLen = NDEF_T5T_CC_LEN_4_BYTES;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	2204      	movs	r2, #4
 800fb9e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
             if( ctx->cc.t5t.memoryLen >= NDEF_T5T_MAX_MLEN_1_BYTE_ENCODING )
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800fba8:	2bff      	cmp	r3, #255	@ 0xff
 800fbaa:	d907      	bls.n	800fbbc <appOutNdefT5TPollerTagFormat+0x154>
            {
                ctx->cc.t5t.mlenOverflow = true;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	2201      	movs	r2, #1
 800fbb0:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                ctx->cc.t5t.memoryLen    = 0xFFU;
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	22ff      	movs	r2, #255	@ 0xff
 800fbb8:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
            }
        }

        if( !ctx->subCtx.t5t.legacySTHighDensity && (ctx->subCtx.t5t.sysInfo.numberOfBlock > NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR) )
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800fbc2:	f083 0301 	eor.w	r3, r3, #1
 800fbc6:	b2db      	uxtb	r3, r3
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d009      	beq.n	800fbe0 <appOutNdefT5TPollerTagFormat+0x178>
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 800fbd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fbd6:	d903      	bls.n	800fbe0 <appOutNdefT5TPollerTagFormat+0x178>
        {
            ctx->cc.t5t.magicNumber = NDEF_T5T_CC_MAGIC_2_BYTE_ADDR_MODE; /* E2 */
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	22e2      	movs	r2, #226	@ 0xe2
 800fbdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        }
    }

    result = ndefT5TWriteCC(ctx);
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f7ff fb39 	bl	800f258 <ndefT5TWriteCC>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	82fb      	strh	r3, [r7, #22]
    if( result != ERR_NONE )
 800fbea:	8afb      	ldrh	r3, [r7, #22]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d01e      	beq.n	800fc2e <appOutNdefT5TPollerTagFormat+0x1c6>
    {
        /* If write fails, try to use special frame if not yet used */
        if( !ctx->cc.t5t.specialFrame )
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800fbf6:	f083 0301 	eor.w	r3, r3, #1
 800fbfa:	b2db      	uxtb	r3, r3
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d014      	beq.n	800fc2a <appOutNdefT5TPollerTagFormat+0x1c2>
        {
            platformDelay(20U); /* Wait to be sure that previous command has ended */
 800fc00:	2014      	movs	r0, #20
 800fc02:	f7f7 f8b1 	bl	8006d68 <HAL_Delay>
            ctx->cc.t5t.specialFrame = true; /* Add option flag */
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	2201      	movs	r2, #1
 800fc0a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
            result = ndefT5TWriteCC(ctx);
 800fc0e:	68f8      	ldr	r0, [r7, #12]
 800fc10:	f7ff fb22 	bl	800f258 <ndefT5TWriteCC>
 800fc14:	4603      	mov	r3, r0
 800fc16:	82fb      	strh	r3, [r7, #22]
            if( result != ERR_NONE )
 800fc18:	8afb      	ldrh	r3, [r7, #22]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d007      	beq.n	800fc2e <appOutNdefT5TPollerTagFormat+0x1c6>
            {
                ctx->cc.t5t.specialFrame = false; /* Add option flag */
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	2200      	movs	r2, #0
 800fc22:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                return result;
 800fc26:	8afb      	ldrh	r3, [r7, #22]
 800fc28:	e025      	b.n	800fc76 <appOutNdefT5TPollerTagFormat+0x20e>
            }
        }
        else
        {
           return result;
 800fc2a:	8afb      	ldrh	r3, [r7, #22]
 800fc2c:	e023      	b.n	800fc76 <appOutNdefT5TPollerTagFormat+0x20e>
        }
    }

    /* Update info about current NDEF */

    ctx->subCtx.t5t.TlvNDEFOffset = ctx->cc.t5t.ccLen;
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fc34:	461a      	mov	r2, r3
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

    result = ndefT5TPollerWriteBytes(ctx, ctx->subCtx.t5t.TlvNDEFOffset, emptyNDEF, sizeof(emptyNDEF), true, true);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800fc42:	2301      	movs	r3, #1
 800fc44:	9301      	str	r3, [sp, #4]
 800fc46:	2301      	movs	r3, #1
 800fc48:	9300      	str	r3, [sp, #0]
 800fc4a:	2303      	movs	r3, #3
 800fc4c:	4a0c      	ldr	r2, [pc, #48]	@ (800fc80 <appOutNdefT5TPollerTagFormat+0x218>)
 800fc4e:	68f8      	ldr	r0, [r7, #12]
 800fc50:	f000 fcb3 	bl	80105ba <ndefT5TPollerWriteBytes>
 800fc54:	4603      	mov	r3, r0
 800fc56:	82fb      	strh	r3, [r7, #22]
    if( result == ERR_NONE )
 800fc58:	8afb      	ldrh	r3, [r7, #22]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d10a      	bne.n	800fc74 <appOutNdefT5TPollerTagFormat+0x20c>
    {
        /* Update info about current NDEF */
        ctx->messageOffset = (uint32_t)ctx->cc.t5t.ccLen + NDEF_T5T_TLV_T_LEN + NDEF_T5T_TLV_L_1_BYTES_LEN;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800fc64:	1c9a      	adds	r2, r3, #2
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        ctx->state         = NDEF_STATE_INITIALIZED;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2201      	movs	r2, #1
 800fc70:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    }
    return result;
 800fc74:	8afb      	ldrh	r3, [r7, #22]
}
 800fc76:	4618      	mov	r0, r3
 800fc78:	3718      	adds	r7, #24
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	bd80      	pop	{r7, pc}
 800fc7e:	bf00      	nop
 800fc80:	0801e5e8 	.word	0x0801e5e8

0800fc84 <ndefT5TisSTDevice>:
 */


/*******************************************************************************/
bool ndefT5TisSTDevice(const ndefDevice *dev)
{
 800fc84:	b480      	push	{r7}
 800fc86:	b083      	sub	sp, #12
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
    if( dev == NULL )
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d101      	bne.n	800fc96 <ndefT5TisSTDevice+0x12>
    {
        return false;
 800fc92:	2300      	movs	r3, #0
 800fc94:	e006      	b.n	800fca4 <ndefT5TisSTDevice+0x20>
    }

    return (dev->dev.nfcv.InvRes.UID[NDEF_T5T_UID_MANUFACTURER_ID_POS] == NDEF_T5T_MANUFACTURER_ID_ST);
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	7a5b      	ldrb	r3, [r3, #9]
 800fc9a:	2b02      	cmp	r3, #2
 800fc9c:	bf0c      	ite	eq
 800fc9e:	2301      	moveq	r3, #1
 800fca0:	2300      	movne	r3, #0
 800fca2:	b2db      	uxtb	r3, r3
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	370c      	adds	r7, #12
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcae:	4770      	bx	lr

0800fcb0 <ndefT5TisT5TDevice>:


/*******************************************************************************/
bool ndefT5TisT5TDevice(const ndefDevice *dev)
{
 800fcb0:	b480      	push	{r7}
 800fcb2:	b083      	sub	sp, #12
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
    if( dev == NULL )
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d101      	bne.n	800fcc2 <ndefT5TisT5TDevice+0x12>
    {
        return false;
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	e006      	b.n	800fcd0 <ndefT5TisT5TDevice+0x20>
    }

    return dev->type == RFAL_NFC_LISTEN_TYPE_NFCV;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	781b      	ldrb	r3, [r3, #0]
 800fcc6:	2b03      	cmp	r3, #3
 800fcc8:	bf0c      	ite	eq
 800fcca:	2301      	moveq	r3, #1
 800fccc:	2300      	movne	r3, #0
 800fcce:	b2db      	uxtb	r3, r3
}
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	370c      	adds	r7, #12
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcda:	4770      	bx	lr

0800fcdc <ndefT5TPollerAccessMode>:


/*******************************************************************************/
ReturnCode ndefT5TPollerAccessMode(ndefContext *ctx, const ndefDevice *dev, ndefT5TAccessMode mode)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b086      	sub	sp, #24
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	4613      	mov	r3, r2
 800fce8:	71fb      	strb	r3, [r7, #7]
    ndefT5TAccessMode accessMode = mode;
 800fcea:	79fb      	ldrb	r3, [r7, #7]
 800fcec:	75fb      	strb	r3, [r7, #23]

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) ||
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d006      	beq.n	800fd02 <ndefT5TPollerAccessMode+0x26>
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	781b      	ldrb	r3, [r3, #0]
 800fcf8:	2b05      	cmp	r3, #5
 800fcfa:	d102      	bne.n	800fd02 <ndefT5TPollerAccessMode+0x26>
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d101      	bne.n	800fd06 <ndefT5TPollerAccessMode+0x2a>
        (dev == NULL) )
    {
        return ERR_PARAM;
 800fd02:	2307      	movs	r3, #7
 800fd04:	e03c      	b.n	800fd80 <ndefT5TPollerAccessMode+0xa4>
    }

    ctx->subCtx.t5t.flags = (uint8_t)RFAL_NFCV_REQ_FLAG_DEFAULT;
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	2202      	movs	r2, #2
 800fd0a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc

    if (accessMode == NDEF_T5T_ACCESS_MODE_SELECTED)
 800fd0e:	7dfb      	ldrb	r3, [r7, #23]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d11b      	bne.n	800fd4c <ndefT5TPollerAccessMode+0x70>
    {
        if (rfalNfcvPollerSelect(ctx->subCtx.t5t.flags, dev->dev.nfcv.InvRes.UID) == ERR_NONE)
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800fd1a:	68bb      	ldr	r3, [r7, #8]
 800fd1c:	3303      	adds	r3, #3
 800fd1e:	4619      	mov	r1, r3
 800fd20:	4610      	mov	r0, r2
 800fd22:	f00b f8e8 	bl	801aef6 <rfalNfcvPollerSelect>
 800fd26:	4603      	mov	r3, r0
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d10d      	bne.n	800fd48 <ndefT5TPollerAccessMode+0x6c>
        {
            /* Selected mode (AMS = 0, SMS = 1) */
            ctx->subCtx.t5t.uid    = NULL;
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
            ctx->subCtx.t5t.flags |= (uint8_t)RFAL_NFCV_REQ_FLAG_SELECT;
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800fd3a:	f043 0310 	orr.w	r3, r3, #16
 800fd3e:	b2da      	uxtb	r2, r3
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
 800fd46:	e001      	b.n	800fd4c <ndefT5TPollerAccessMode+0x70>
        }
        else
        {
            /* Set Addressed mode if Selected mode failed */
            accessMode = NDEF_T5T_ACCESS_MODE_ADDRESSED;
 800fd48:	2301      	movs	r3, #1
 800fd4a:	75fb      	strb	r3, [r7, #23]
        }
    }
    if (accessMode == NDEF_T5T_ACCESS_MODE_ADDRESSED)
 800fd4c:	7dfb      	ldrb	r3, [r7, #23]
 800fd4e:	2b01      	cmp	r3, #1
 800fd50:	d10e      	bne.n	800fd70 <ndefT5TPollerAccessMode+0x94>
    {
        /* Addressed mode (AMS = 1, SMS = 0) */
        ctx->subCtx.t5t.uid    = dev->dev.nfcv.InvRes.UID;
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	1cda      	adds	r2, r3, #3
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        ctx->subCtx.t5t.flags |= (uint8_t)RFAL_NFCV_REQ_FLAG_ADDRESS;
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800fd62:	f043 0320 	orr.w	r3, r3, #32
 800fd66:	b2da      	uxtb	r2, r3
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
 800fd6e:	e006      	b.n	800fd7e <ndefT5TPollerAccessMode+0xa2>
    }
    else if (accessMode == NDEF_T5T_ACCESS_MODE_NON_ADDRESSED)
 800fd70:	7dfb      	ldrb	r3, [r7, #23]
 800fd72:	2b02      	cmp	r3, #2
 800fd74:	d103      	bne.n	800fd7e <ndefT5TPollerAccessMode+0xa2>
    {
        /* Non-addressed mode (AMS = 0, SMS = 0) */
        ctx->subCtx.t5t.uid = NULL;
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	2200      	movs	r2, #0
 800fd7a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    else
    {
        /* MISRA 15.7 - Empty else */
    }

    return ERR_NONE;
 800fd7e:	2300      	movs	r3, #0
}
 800fd80:	4618      	mov	r0, r3
 800fd82:	3718      	adds	r7, #24
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <ndefT5TGetBlockLength>:


/*******************************************************************************/
uint8_t ndefT5TGetBlockLength(ndefContext *ctx)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b086      	sub	sp, #24
 800fd8c:	af02      	add	r7, sp, #8
 800fd8e:	6078      	str	r0, [r7, #4]
    ReturnCode    result;
    uint16_t      rcvLen;
    uint8_t       blockLen = 0;
 800fd90:	2300      	movs	r3, #0
 800fd92:	73fb      	strb	r3, [r7, #15]

    if ( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d003      	beq.n	800fda2 <ndefT5TGetBlockLength+0x1a>
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	781b      	ldrb	r3, [r3, #0]
 800fd9e:	2b05      	cmp	r3, #5
 800fda0:	d001      	beq.n	800fda6 <ndefT5TGetBlockLength+0x1e>
    {
        return 0;
 800fda2:	2300      	movs	r3, #0
 800fda4:	e044      	b.n	800fe30 <ndefT5TGetBlockLength+0xa8>
    }

    /* GetBlockLength shall be called only once during context initialization */
    if( ctx->subCtx.t5t.blockLen == 0U )
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d13e      	bne.n	800fe2e <ndefT5TGetBlockLength+0xa6>
    {
        /* T5T v1.1 4.1.1.3 Retrieve the Block Length */
        ctx->subCtx.t5t.legacySTHighDensity = false;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	f883 20db 	strb.w	r2, [r3, #219]	@ 0xdb
        result = ndefT5TPollerReadSingleBlock(ctx, 0U, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &rcvLen);
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 800fdbe:	f107 030a 	add.w	r3, r7, #10
 800fdc2:	9300      	str	r3, [sp, #0]
 800fdc4:	2323      	movs	r3, #35	@ 0x23
 800fdc6:	2100      	movs	r1, #0
 800fdc8:	6878      	ldr	r0, [r7, #4]
 800fdca:	f000 faf5 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 800fdce:	4603      	mov	r3, r0
 800fdd0:	81bb      	strh	r3, [r7, #12]
        if( (result != ERR_NONE) && ctx->subCtx.t5t.stDevice)
 800fdd2:	89bb      	ldrh	r3, [r7, #12]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d01e      	beq.n	800fe16 <ndefT5TGetBlockLength+0x8e>
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d019      	beq.n	800fe16 <ndefT5TGetBlockLength+0x8e>
        {
            /* Try High Density Legacy mode */
            ctx->subCtx.t5t.legacySTHighDensity = true;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	2201      	movs	r2, #1
 800fde6:	f883 20db 	strb.w	r2, [r3, #219]	@ 0xdb
            result = ndefT5TPollerReadSingleBlock(ctx, 0U, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &rcvLen);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 800fdf0:	f107 030a 	add.w	r3, r7, #10
 800fdf4:	9300      	str	r3, [sp, #0]
 800fdf6:	2323      	movs	r3, #35	@ 0x23
 800fdf8:	2100      	movs	r1, #0
 800fdfa:	6878      	ldr	r0, [r7, #4]
 800fdfc:	f000 fadc 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 800fe00:	4603      	mov	r3, r0
 800fe02:	81bb      	strh	r3, [r7, #12]
            if( result != ERR_NONE )
 800fe04:	89bb      	ldrh	r3, [r7, #12]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d005      	beq.n	800fe16 <ndefT5TGetBlockLength+0x8e>
            {
                /* High Density Legacy mode not supported */
                ctx->subCtx.t5t.legacySTHighDensity = false;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	f883 20db 	strb.w	r2, [r3, #219]	@ 0xdb
                return 0;
 800fe12:	2300      	movs	r3, #0
 800fe14:	e00c      	b.n	800fe30 <ndefT5TGetBlockLength+0xa8>
            }
        }

        if( (rcvLen > 1U) && (ctx->subCtx.t5t.txrxBuf[0U] == (uint8_t)0U) )
 800fe16:	897b      	ldrh	r3, [r7, #10]
 800fe18:	2b01      	cmp	r3, #1
 800fe1a:	d908      	bls.n	800fe2e <ndefT5TGetBlockLength+0xa6>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d103      	bne.n	800fe2e <ndefT5TGetBlockLength+0xa6>
        {
            blockLen = (uint8_t)(rcvLen - 1U);
 800fe26:	897b      	ldrh	r3, [r7, #10]
 800fe28:	b2db      	uxtb	r3, r3
 800fe2a:	3b01      	subs	r3, #1
 800fe2c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return blockLen;
 800fe2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe30:	4618      	mov	r0, r3
 800fe32:	3710      	adds	r7, #16
 800fe34:	46bd      	mov	sp, r7
 800fe36:	bd80      	pop	{r7, pc}

0800fe38 <ndefT5TGetMemoryConfig>:


#if !defined NDEF_SKIP_T5T_SYS_INFO
/*******************************************************************************/
ReturnCode ndefT5TGetMemoryConfig(ndefContext *ctx)
{
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b082      	sub	sp, #8
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	6078      	str	r0, [r7, #4]
    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d003      	beq.n	800fe4e <ndefT5TGetMemoryConfig+0x16>
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	781b      	ldrb	r3, [r3, #0]
 800fe4a:	2b05      	cmp	r3, #5
 800fe4c:	d001      	beq.n	800fe52 <ndefT5TGetMemoryConfig+0x1a>
    {
        return ERR_PARAM;
 800fe4e:	2307      	movs	r3, #7
 800fe50:	e026      	b.n	800fea0 <ndefT5TGetMemoryConfig+0x68>
    }

    if( !ctx->subCtx.t5t.legacySTHighDensity )
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800fe58:	f083 0301 	eor.w	r3, r3, #1
 800fe5c:	b2db      	uxtb	r3, r3
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d00a      	beq.n	800fe78 <ndefT5TGetMemoryConfig+0x40>
    {
        /* Extended Get System Info */
        if( ndefT5TGetSystemInformation(ctx, true) == ERR_NONE )
 800fe62:	2101      	movs	r1, #1
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f000 f81f 	bl	800fea8 <ndefT5TGetSystemInformation>
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d103      	bne.n	800fe78 <ndefT5TGetMemoryConfig+0x40>
        {
            ctx->subCtx.t5t.sysInfoSupported = true;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	2201      	movs	r2, #1
 800fe74:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
        }
    }
    if( !ctx->subCtx.t5t.sysInfoSupported )
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800fe7e:	f083 0301 	eor.w	r3, r3, #1
 800fe82:	b2db      	uxtb	r3, r3
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d00a      	beq.n	800fe9e <ndefT5TGetMemoryConfig+0x66>
    {
        /* Get System Info */
        if( ndefT5TGetSystemInformation(ctx, false) == ERR_NONE )
 800fe88:	2100      	movs	r1, #0
 800fe8a:	6878      	ldr	r0, [r7, #4]
 800fe8c:	f000 f80c 	bl	800fea8 <ndefT5TGetSystemInformation>
 800fe90:	4603      	mov	r3, r0
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d103      	bne.n	800fe9e <ndefT5TGetMemoryConfig+0x66>
        {
            ctx->subCtx.t5t.sysInfoSupported = true;
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	2201      	movs	r2, #1
 800fe9a:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
        }
    }

    return ERR_NONE;
 800fe9e:	2300      	movs	r3, #0
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3708      	adds	r7, #8
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <ndefT5TGetSystemInformation>:


/*******************************************************************************/
static ReturnCode ndefT5TGetSystemInformation(ndefContext *ctx, bool extended)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b090      	sub	sp, #64	@ 0x40
 800feac:	af02      	add	r7, sp, #8
 800feae:	6078      	str	r0, [r7, #4]
 800feb0:	460b      	mov	r3, r1
 800feb2:	70fb      	strb	r3, [r7, #3]
    uint16_t                  rcvLen;
    uint8_t*                  resp;
    uint8_t                   flags;
    const uint8_t*            uid;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d003      	beq.n	800fec2 <ndefT5TGetSystemInformation+0x1a>
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	781b      	ldrb	r3, [r3, #0]
 800febe:	2b05      	cmp	r3, #5
 800fec0:	d001      	beq.n	800fec6 <ndefT5TGetSystemInformation+0x1e>
    {
        return ERR_PARAM;
 800fec2:	2307      	movs	r3, #7
 800fec4:	e10b      	b.n	80100de <ndefT5TGetSystemInformation+0x236>
    }

    uid   = ctx->subCtx.t5t.uid;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800fecc:	62bb      	str	r3, [r7, #40]	@ 0x28
    flags = ctx->subCtx.t5t.flags;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800fed4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( extended )
 800fed8:	78fb      	ldrb	r3, [r7, #3]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d010      	beq.n	800ff00 <ndefT5TGetSystemInformation+0x58>
    {
        ret = rfalNfcvPollerExtendedGetSystemInformation(flags, uid, (uint8_t)RFAL_NFCV_SYSINFO_REQ_ALL, rxBuf, (uint16_t)sizeof(rxBuf), &rcvLen);
 800fede:	f107 0210 	add.w	r2, r7, #16
 800fee2:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 800fee6:	f107 030e 	add.w	r3, r7, #14
 800feea:	9301      	str	r3, [sp, #4]
 800feec:	2316      	movs	r3, #22
 800feee:	9300      	str	r3, [sp, #0]
 800fef0:	4613      	mov	r3, r2
 800fef2:	227f      	movs	r2, #127	@ 0x7f
 800fef4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fef6:	f00b fa20 	bl	801b33a <rfalNfcvPollerExtendedGetSystemInformation>
 800fefa:	4603      	mov	r3, r0
 800fefc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800fefe:	e017      	b.n	800ff30 <ndefT5TGetSystemInformation+0x88>
    }
    else
    {
        if( ctx->subCtx.t5t.legacySTHighDensity )
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d005      	beq.n	800ff16 <ndefT5TGetSystemInformation+0x6e>
        {
            flags |= (uint8_t)RFAL_NFCV_REQ_FLAG_PROTOCOL_EXT;
 800ff0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ff0e:	f043 0308 	orr.w	r3, r3, #8
 800ff12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
        ret = rfalNfcvPollerGetSystemInformation(flags, uid, rxBuf, (uint16_t)sizeof(rxBuf), &rcvLen);
 800ff16:	f107 0210 	add.w	r2, r7, #16
 800ff1a:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 800ff1e:	f107 030e 	add.w	r3, r7, #14
 800ff22:	9300      	str	r3, [sp, #0]
 800ff24:	2316      	movs	r3, #22
 800ff26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ff28:	f00b f9e8 	bl	801b2fc <rfalNfcvPollerGetSystemInformation>
 800ff2c:	4603      	mov	r3, r0
 800ff2e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }

    if( ret != ERR_NONE )
 800ff30:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d001      	beq.n	800ff3a <ndefT5TGetSystemInformation+0x92>
    {
        return ret;
 800ff36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff38:	e0d1      	b.n	80100de <ndefT5TGetSystemInformation+0x236>
    }

    resp = &rxBuf[0U];
 800ff3a:	f107 0310 	add.w	r3, r7, #16
 800ff3e:	633b      	str	r3, [r7, #48]	@ 0x30
    /* skip Flags */
    resp++;
 800ff40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff42:	3301      	adds	r3, #1
 800ff44:	633b      	str	r3, [r7, #48]	@ 0x30
    /* get Info flags */
    ctx->subCtx.t5t.sysInfo.infoFlags = *resp;
 800ff46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff48:	781a      	ldrb	r2, [r3, #0]
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
    resp++;
 800ff50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff52:	3301      	adds	r3, #1
 800ff54:	633b      	str	r3, [r7, #48]	@ 0x30
    if( extended && (ndefT5TSysInfoLenValue(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U) )
 800ff56:	78fb      	ldrb	r3, [r7, #3]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d00a      	beq.n	800ff72 <ndefT5TGetSystemInformation+0xca>
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800ff62:	09db      	lsrs	r3, r3, #7
 800ff64:	b2db      	uxtb	r3, r3
 800ff66:	f003 0301 	and.w	r3, r3, #1
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d001      	beq.n	800ff72 <ndefT5TGetSystemInformation+0xca>
    {
        return ERR_PROTO;
 800ff6e:	230b      	movs	r3, #11
 800ff70:	e0b5      	b.n	80100de <ndefT5TGetSystemInformation+0x236>
    }
    /* get UID */
    (void)ST_MEMCPY(ctx->subCtx.t5t.sysInfo.UID, resp, RFAL_NFCV_UID_LEN);
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	33c8      	adds	r3, #200	@ 0xc8
 800ff76:	2208      	movs	r2, #8
 800ff78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	f00c fa96 	bl	801c4ac <memcpy>
    resp = &resp[RFAL_NFCV_UID_LEN];
 800ff80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff82:	3308      	adds	r3, #8
 800ff84:	633b      	str	r3, [r7, #48]	@ 0x30
    if( ndefT5TSysInfoDFSIDPresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U )
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800ff8c:	f003 0301 	and.w	r3, r3, #1
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d007      	beq.n	800ffa4 <ndefT5TGetSystemInformation+0xfc>
    {
        ctx->subCtx.t5t.sysInfo.DFSID = *resp;
 800ff94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff96:	781a      	ldrb	r2, [r3, #0]
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f883 20d5 	strb.w	r2, [r3, #213]	@ 0xd5
        resp++;
 800ff9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa0:	3301      	adds	r3, #1
 800ffa2:	633b      	str	r3, [r7, #48]	@ 0x30
    }
    if( ndefT5TSysInfoAFIPresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U )
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800ffaa:	085b      	lsrs	r3, r3, #1
 800ffac:	b2db      	uxtb	r3, r3
 800ffae:	f003 0301 	and.w	r3, r3, #1
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d007      	beq.n	800ffc6 <ndefT5TGetSystemInformation+0x11e>
    {
        ctx->subCtx.t5t.sysInfo.AFI = *resp;
 800ffb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb8:	781a      	ldrb	r2, [r3, #0]
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	f883 20d6 	strb.w	r2, [r3, #214]	@ 0xd6
        resp++;
 800ffc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffc2:	3301      	adds	r3, #1
 800ffc4:	633b      	str	r3, [r7, #48]	@ 0x30
    }
    if( ndefT5TSysInfoMemSizePresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U )
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 800ffcc:	089b      	lsrs	r3, r3, #2
 800ffce:	b2db      	uxtb	r3, r3
 800ffd0:	f003 0301 	and.w	r3, r3, #1
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d044      	beq.n	8010062 <ndefT5TGetSystemInformation+0x1ba>
    {
        if ( ctx->subCtx.t5t.legacySTHighDensity || extended )
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d102      	bne.n	800ffe8 <ndefT5TGetSystemInformation+0x140>
 800ffe2:	78fb      	ldrb	r3, [r7, #3]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d01b      	beq.n	8010020 <ndefT5TGetSystemInformation+0x178>
        {
            /* LRIS64K/M24LR16/M24LR64 */
            ctx->subCtx.t5t.sysInfo.numberOfBlock = *resp;
 800ffe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	461a      	mov	r2, r3
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            resp++;
 800fff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff6:	3301      	adds	r3, #1
 800fff8:	633b      	str	r3, [r7, #48]	@ 0x30
            ctx->subCtx.t5t.sysInfo.numberOfBlock |= (((uint16_t)*resp) << 8U);
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 8010000:	b21a      	sxth	r2, r3
 8010002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010004:	781b      	ldrb	r3, [r3, #0]
 8010006:	b21b      	sxth	r3, r3
 8010008:	021b      	lsls	r3, r3, #8
 801000a:	b21b      	sxth	r3, r3
 801000c:	4313      	orrs	r3, r2
 801000e:	b21b      	sxth	r3, r3
 8010010:	b29a      	uxth	r2, r3
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            resp++;
 8010018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801001a:	3301      	adds	r3, #1
 801001c:	633b      	str	r3, [r7, #48]	@ 0x30
 801001e:	e008      	b.n	8010032 <ndefT5TGetSystemInformation+0x18a>
        }
        else
        {
            ctx->subCtx.t5t.sysInfo.numberOfBlock = *resp;
 8010020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010022:	781b      	ldrb	r3, [r3, #0]
 8010024:	461a      	mov	r2, r3
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            resp++;
 801002c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801002e:	3301      	adds	r3, #1
 8010030:	633b      	str	r3, [r7, #48]	@ 0x30
        }
        ctx->subCtx.t5t.sysInfo.blockSize = *resp;
 8010032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010034:	781a      	ldrb	r2, [r3, #0]
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	f883 20d7 	strb.w	r2, [r3, #215]	@ 0xd7
        resp++;
 801003c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801003e:	3301      	adds	r3, #1
 8010040:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Add 1 to get real values*/
        ctx->subCtx.t5t.sysInfo.numberOfBlock++;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 8010048:	3301      	adds	r3, #1
 801004a:	b29a      	uxth	r2, r3
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ctx->subCtx.t5t.sysInfo.blockSize++;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	f893 30d7 	ldrb.w	r3, [r3, #215]	@ 0xd7
 8010058:	3301      	adds	r3, #1
 801005a:	b2da      	uxtb	r2, r3
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f883 20d7 	strb.w	r2, [r3, #215]	@ 0xd7
    }
    if( ndefT5TSysInfoICRefPresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U )
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8010068:	08db      	lsrs	r3, r3, #3
 801006a:	b2db      	uxtb	r3, r3
 801006c:	f003 0301 	and.w	r3, r3, #1
 8010070:	2b00      	cmp	r3, #0
 8010072:	d007      	beq.n	8010084 <ndefT5TGetSystemInformation+0x1dc>
    {
        ctx->subCtx.t5t.sysInfo.ICRef = *resp;
 8010074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010076:	781a      	ldrb	r2, [r3, #0]
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
        resp++;
 801007e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010080:	3301      	adds	r3, #1
 8010082:	633b      	str	r3, [r7, #48]	@ 0x30
    }
    if( extended && (ndefT5TSysInfoCmdListPresent(ctx->subCtx.t5t.sysInfo.infoFlags) != 0U) )
 8010084:	78fb      	ldrb	r3, [r7, #3]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d028      	beq.n	80100dc <ndefT5TGetSystemInformation+0x234>
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8010090:	095b      	lsrs	r3, r3, #5
 8010092:	b2db      	uxtb	r3, r3
 8010094:	f003 0301 	and.w	r3, r3, #1
 8010098:	2b00      	cmp	r3, #0
 801009a:	d01f      	beq.n	80100dc <ndefT5TGetSystemInformation+0x234>
    {
        ctx->subCtx.t5t.sysInfo.supportedCmd[0U] = *resp;
 801009c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801009e:	781a      	ldrb	r2, [r3, #0]
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
        resp++;
 80100a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100a8:	3301      	adds	r3, #1
 80100aa:	633b      	str	r3, [r7, #48]	@ 0x30
        ctx->subCtx.t5t.sysInfo.supportedCmd[1U] = *resp;
 80100ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ae:	781a      	ldrb	r2, [r3, #0]
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
        resp++;
 80100b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100b8:	3301      	adds	r3, #1
 80100ba:	633b      	str	r3, [r7, #48]	@ 0x30
        ctx->subCtx.t5t.sysInfo.supportedCmd[2U] = *resp;
 80100bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100be:	781a      	ldrb	r2, [r3, #0]
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        resp++;
 80100c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100c8:	3301      	adds	r3, #1
 80100ca:	633b      	str	r3, [r7, #48]	@ 0x30
        ctx->subCtx.t5t.sysInfo.supportedCmd[3U] = *resp;
 80100cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ce:	781a      	ldrb	r2, [r3, #0]
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	f883 20d3 	strb.w	r2, [r3, #211]	@ 0xd3
        resp++;
 80100d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100d8:	3301      	adds	r3, #1
 80100da:	633b      	str	r3, [r7, #48]	@ 0x30
    }
    return ERR_NONE;
 80100dc:	2300      	movs	r3, #0
}
 80100de:	4618      	mov	r0, r3
 80100e0:	3738      	adds	r7, #56	@ 0x38
 80100e2:	46bd      	mov	sp, r7
 80100e4:	bd80      	pop	{r7, pc}

080100e6 <ndefT5TIsMultipleBlockReadSupported>:
#endif /* NDEF_SKIP_T5T_SYS_INFO */


/*******************************************************************************/
bool ndefT5TIsMultipleBlockReadSupported(ndefContext *ctx)
{
 80100e6:	b580      	push	{r7, lr}
 80100e8:	b086      	sub	sp, #24
 80100ea:	af02      	add	r7, sp, #8
 80100ec:	6078      	str	r0, [r7, #4]
    ReturnCode result;
    uint16_t   rcvdLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d003      	beq.n	80100fc <ndefT5TIsMultipleBlockReadSupported+0x16>
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	781b      	ldrb	r3, [r3, #0]
 80100f8:	2b05      	cmp	r3, #5
 80100fa:	d001      	beq.n	8010100 <ndefT5TIsMultipleBlockReadSupported+0x1a>
    {
        return false;
 80100fc:	2300      	movs	r3, #0
 80100fe:	e015      	b.n	801012c <ndefT5TIsMultipleBlockReadSupported+0x46>
    }

    /* Autodetect the Multiple Block Read feature (CC Byte 3 b0: MBREAD) */
    result = ndefT5TPollerReadMultipleBlocks(ctx, 0U, 0U, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &rcvdLen);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 8010106:	f107 030c 	add.w	r3, r7, #12
 801010a:	9301      	str	r3, [sp, #4]
 801010c:	2323      	movs	r3, #35	@ 0x23
 801010e:	9300      	str	r3, [sp, #0]
 8010110:	4613      	mov	r3, r2
 8010112:	2200      	movs	r2, #0
 8010114:	2100      	movs	r1, #0
 8010116:	6878      	ldr	r0, [r7, #4]
 8010118:	f000 f9e4 	bl	80104e4 <ndefT5TPollerReadMultipleBlocks>
 801011c:	4603      	mov	r3, r0
 801011e:	81fb      	strh	r3, [r7, #14]
    return (result == ERR_NONE);
 8010120:	89fb      	ldrh	r3, [r7, #14]
 8010122:	2b00      	cmp	r3, #0
 8010124:	bf0c      	ite	eq
 8010126:	2301      	moveq	r3, #1
 8010128:	2300      	movne	r3, #0
 801012a:	b2db      	uxtb	r3, r3
}
 801012c:	4618      	mov	r0, r3
 801012e:	3710      	adds	r7, #16
 8010130:	46bd      	mov	sp, r7
 8010132:	bd80      	pop	{r7, pc}

08010134 <ndefT5TPollerReadBytes>:


/*******************************************************************************/
ReturnCode ndefT5TPollerReadBytes(ndefContext *ctx, uint32_t offset, uint32_t len, uint8_t *buf, uint32_t *rcvdLen)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b08c      	sub	sp, #48	@ 0x30
 8010138:	af02      	add	r7, sp, #8
 801013a:	60f8      	str	r0, [r7, #12]
 801013c:	60b9      	str	r1, [r7, #8]
 801013e:	607a      	str	r2, [r7, #4]
 8010140:	603b      	str	r3, [r7, #0]
    uint16_t        res;
    uint16_t        nbRead;
    uint16_t        blockLen;
    uint16_t        startBlock;
    uint16_t        startAddr;
    uint32_t        currentLen = len;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	623b      	str	r3, [r7, #32]
    uint32_t        lvRcvLen   = 0U;
 8010146:	2300      	movs	r3, #0
 8010148:	61fb      	str	r3, [r7, #28]

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) || (buf == NULL) )
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d006      	beq.n	801015e <ndefT5TPollerReadBytes+0x2a>
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	781b      	ldrb	r3, [r3, #0]
 8010154:	2b05      	cmp	r3, #5
 8010156:	d102      	bne.n	801015e <ndefT5TPollerReadBytes+0x2a>
 8010158:	683b      	ldr	r3, [r7, #0]
 801015a:	2b00      	cmp	r3, #0
 801015c:	d101      	bne.n	8010162 <ndefT5TPollerReadBytes+0x2e>
    {
        return ERR_PARAM;
 801015e:	2307      	movs	r3, #7
 8010160:	e126      	b.n	80103b0 <ndefT5TPollerReadBytes+0x27c>
    }

    if ( (ctx->subCtx.t5t.blockLen > 0U) && (len > 0U) )
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8010168:	2b00      	cmp	r3, #0
 801016a:	f000 8115 	beq.w	8010398 <ndefT5TPollerReadBytes+0x264>
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	2b00      	cmp	r3, #0
 8010172:	f000 8111 	beq.w	8010398 <ndefT5TPollerReadBytes+0x264>
    {
        blockLen = (uint16_t)ctx->subCtx.t5t.blockLen;
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 801017c:	837b      	strh	r3, [r7, #26]
        if( blockLen == 0U )
 801017e:	8b7b      	ldrh	r3, [r7, #26]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d101      	bne.n	8010188 <ndefT5TPollerReadBytes+0x54>
        {
            return ERR_SYSTEM;
 8010184:	2308      	movs	r3, #8
 8010186:	e113      	b.n	80103b0 <ndefT5TPollerReadBytes+0x27c>
        }
        startBlock = (uint16_t) (offset / blockLen);
 8010188:	8b7b      	ldrh	r3, [r7, #26]
 801018a:	68ba      	ldr	r2, [r7, #8]
 801018c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010190:	84fb      	strh	r3, [r7, #38]	@ 0x26
        startAddr  = (uint16_t) (startBlock * blockLen);
 8010192:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010194:	8b7b      	ldrh	r3, [r7, #26]
 8010196:	fb12 f303 	smulbb	r3, r2, r3
 801019a:	833b      	strh	r3, [r7, #24]

        res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d014      	beq.n	80101d0 <ndefT5TPollerReadBytes+0x9c>
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d00f      	beq.n	80101d0 <ndefT5TPollerReadBytes+0x9c>
              /* Read a single block using the ReadMultipleBlock command... */
              ndefT5TPollerReadMultipleBlocks(ctx, startBlock, 0U, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &nbRead) :
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 80101b6:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80101b8:	f107 0312 	add.w	r3, r7, #18
 80101bc:	9301      	str	r3, [sp, #4]
 80101be:	2323      	movs	r3, #35	@ 0x23
 80101c0:	9300      	str	r3, [sp, #0]
 80101c2:	4613      	mov	r3, r2
 80101c4:	2200      	movs	r2, #0
 80101c6:	68f8      	ldr	r0, [r7, #12]
 80101c8:	f000 f98c 	bl	80104e4 <ndefT5TPollerReadMultipleBlocks>
 80101cc:	4603      	mov	r3, r0
        res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 80101ce:	e00b      	b.n	80101e8 <ndefT5TPollerReadBytes+0xb4>
              ndefT5TPollerReadSingleBlock(ctx, startBlock, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &nbRead);
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 80101d6:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80101d8:	f107 0312 	add.w	r3, r7, #18
 80101dc:	9300      	str	r3, [sp, #0]
 80101de:	2323      	movs	r3, #35	@ 0x23
 80101e0:	68f8      	ldr	r0, [r7, #12]
 80101e2:	f000 f8e9 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 80101e6:	4603      	mov	r3, r0
        res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 80101e8:	82fb      	strh	r3, [r7, #22]
        if (res != ERR_NONE)
 80101ea:	8afb      	ldrh	r3, [r7, #22]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d001      	beq.n	80101f4 <ndefT5TPollerReadBytes+0xc0>
        {
            return res;
 80101f0:	8afb      	ldrh	r3, [r7, #22]
 80101f2:	e0dd      	b.n	80103b0 <ndefT5TPollerReadBytes+0x27c>
        }

        nbRead = (uint16_t) (nbRead  + startAddr - (uint16_t)offset - 1U);
 80101f4:	8a7a      	ldrh	r2, [r7, #18]
 80101f6:	8b3b      	ldrh	r3, [r7, #24]
 80101f8:	4413      	add	r3, r2
 80101fa:	b29a      	uxth	r2, r3
 80101fc:	68bb      	ldr	r3, [r7, #8]
 80101fe:	b29b      	uxth	r3, r3
 8010200:	1ad3      	subs	r3, r2, r3
 8010202:	b29b      	uxth	r3, r3
 8010204:	3b01      	subs	r3, #1
 8010206:	b29b      	uxth	r3, r3
 8010208:	827b      	strh	r3, [r7, #18]
        if ((uint32_t) nbRead > currentLen)
 801020a:	8a7b      	ldrh	r3, [r7, #18]
 801020c:	461a      	mov	r2, r3
 801020e:	6a3b      	ldr	r3, [r7, #32]
 8010210:	4293      	cmp	r3, r2
 8010212:	d202      	bcs.n	801021a <ndefT5TPollerReadBytes+0xe6>
        {
            nbRead = (uint16_t) currentLen;
 8010214:	6a3b      	ldr	r3, [r7, #32]
 8010216:	b29b      	uxth	r3, r3
 8010218:	827b      	strh	r3, [r7, #18]
        }
        if (nbRead > 0U)
 801021a:	8a7b      	ldrh	r3, [r7, #18]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d00e      	beq.n	801023e <ndefT5TPollerReadBytes+0x10a>
        {
            /* Remove the Flag byte */
            (void)ST_MEMCPY(buf, &ctx->subCtx.t5t.txrxBuf[1U - startAddr + (uint16_t)offset], nbRead);
 8010220:	68bb      	ldr	r3, [r7, #8]
 8010222:	b29b      	uxth	r3, r3
 8010224:	461a      	mov	r2, r3
 8010226:	8b3b      	ldrh	r3, [r7, #24]
 8010228:	1ad3      	subs	r3, r2, r3
 801022a:	3301      	adds	r3, #1
 801022c:	33d8      	adds	r3, #216	@ 0xd8
 801022e:	68fa      	ldr	r2, [r7, #12]
 8010230:	4413      	add	r3, r2
 8010232:	3304      	adds	r3, #4
 8010234:	8a7a      	ldrh	r2, [r7, #18]
 8010236:	4619      	mov	r1, r3
 8010238:	6838      	ldr	r0, [r7, #0]
 801023a:	f00c f937 	bl	801c4ac <memcpy>
        }
        lvRcvLen   += (uint32_t)nbRead;
 801023e:	8a7b      	ldrh	r3, [r7, #18]
 8010240:	461a      	mov	r2, r3
 8010242:	69fb      	ldr	r3, [r7, #28]
 8010244:	4413      	add	r3, r2
 8010246:	61fb      	str	r3, [r7, #28]
        currentLen -= (uint32_t)nbRead;
 8010248:	8a7b      	ldrh	r3, [r7, #18]
 801024a:	461a      	mov	r2, r3
 801024c:	6a3b      	ldr	r3, [r7, #32]
 801024e:	1a9b      	subs	r3, r3, r2
 8010250:	623b      	str	r3, [r7, #32]
        /* Process all blocks but not the last one */
        /* Rationale: ndefT5TPollerReadSingleBlock() reads 2 extra CRC bytes and could write after buffer end */
        while (currentLen > (uint32_t)blockLen)
 8010252:	e049      	b.n	80102e8 <ndefT5TPollerReadBytes+0x1b4>
        {
            startBlock++;
 8010254:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010256:	3301      	adds	r3, #1
 8010258:	84fb      	strh	r3, [r7, #38]	@ 0x26
            lastVal = buf[lvRcvLen - 1U]; /* Read previous value that is going to be overwritten by status byte (1st byte in response) */
 801025a:	69fb      	ldr	r3, [r7, #28]
 801025c:	3b01      	subs	r3, #1
 801025e:	683a      	ldr	r2, [r7, #0]
 8010260:	4413      	add	r3, r2
 8010262:	781b      	ldrb	r3, [r3, #0]
 8010264:	757b      	strb	r3, [r7, #21]

            res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 8010266:	68fb      	ldr	r3, [r7, #12]
 8010268:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 801026c:	2b00      	cmp	r3, #0
 801026e:	d017      	beq.n	80102a0 <ndefT5TPollerReadBytes+0x16c>
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8010276:	2b00      	cmp	r3, #0
 8010278:	d012      	beq.n	80102a0 <ndefT5TPollerReadBytes+0x16c>
                  /* Read a single block using the ReadMultipleBlock command... */
                  ndefT5TPollerReadMultipleBlocks(ctx, startBlock, 0U, &buf[lvRcvLen - 1U], blockLen + NDEF_T5T_FLAG_LEN + RFAL_CRC_LEN, &nbRead) :
 801027a:	69fb      	ldr	r3, [r7, #28]
 801027c:	3b01      	subs	r3, #1
 801027e:	683a      	ldr	r2, [r7, #0]
 8010280:	18d0      	adds	r0, r2, r3
 8010282:	8b7b      	ldrh	r3, [r7, #26]
 8010284:	3303      	adds	r3, #3
 8010286:	b29b      	uxth	r3, r3
 8010288:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 801028a:	f107 0212 	add.w	r2, r7, #18
 801028e:	9201      	str	r2, [sp, #4]
 8010290:	9300      	str	r3, [sp, #0]
 8010292:	4603      	mov	r3, r0
 8010294:	2200      	movs	r2, #0
 8010296:	68f8      	ldr	r0, [r7, #12]
 8010298:	f000 f924 	bl	80104e4 <ndefT5TPollerReadMultipleBlocks>
 801029c:	4603      	mov	r3, r0
            res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 801029e:	e00f      	b.n	80102c0 <ndefT5TPollerReadBytes+0x18c>
                  ndefT5TPollerReadSingleBlock(ctx, startBlock, &buf[lvRcvLen - 1U], blockLen + NDEF_T5T_FLAG_LEN + RFAL_CRC_LEN, &nbRead);
 80102a0:	69fb      	ldr	r3, [r7, #28]
 80102a2:	3b01      	subs	r3, #1
 80102a4:	683a      	ldr	r2, [r7, #0]
 80102a6:	441a      	add	r2, r3
 80102a8:	8b7b      	ldrh	r3, [r7, #26]
 80102aa:	3303      	adds	r3, #3
 80102ac:	b298      	uxth	r0, r3
 80102ae:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80102b0:	f107 0312 	add.w	r3, r7, #18
 80102b4:	9300      	str	r3, [sp, #0]
 80102b6:	4603      	mov	r3, r0
 80102b8:	68f8      	ldr	r0, [r7, #12]
 80102ba:	f000 f87d 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 80102be:	4603      	mov	r3, r0
            res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 80102c0:	82fb      	strh	r3, [r7, #22]
            if (res != ERR_NONE)
 80102c2:	8afb      	ldrh	r3, [r7, #22]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d001      	beq.n	80102cc <ndefT5TPollerReadBytes+0x198>
            {
                return res;
 80102c8:	8afb      	ldrh	r3, [r7, #22]
 80102ca:	e071      	b.n	80103b0 <ndefT5TPollerReadBytes+0x27c>
            }

            buf[lvRcvLen - 1U] = lastVal; /* Restore previous value */
 80102cc:	69fb      	ldr	r3, [r7, #28]
 80102ce:	3b01      	subs	r3, #1
 80102d0:	683a      	ldr	r2, [r7, #0]
 80102d2:	4413      	add	r3, r2
 80102d4:	7d7a      	ldrb	r2, [r7, #21]
 80102d6:	701a      	strb	r2, [r3, #0]

            lvRcvLen   += blockLen;
 80102d8:	8b7b      	ldrh	r3, [r7, #26]
 80102da:	69fa      	ldr	r2, [r7, #28]
 80102dc:	4413      	add	r3, r2
 80102de:	61fb      	str	r3, [r7, #28]
            currentLen -= blockLen;
 80102e0:	8b7b      	ldrh	r3, [r7, #26]
 80102e2:	6a3a      	ldr	r2, [r7, #32]
 80102e4:	1ad3      	subs	r3, r2, r3
 80102e6:	623b      	str	r3, [r7, #32]
        while (currentLen > (uint32_t)blockLen)
 80102e8:	8b7b      	ldrh	r3, [r7, #26]
 80102ea:	6a3a      	ldr	r2, [r7, #32]
 80102ec:	429a      	cmp	r2, r3
 80102ee:	d8b1      	bhi.n	8010254 <ndefT5TPollerReadBytes+0x120>
        }
        if (currentLen > 0U)
 80102f0:	6a3b      	ldr	r3, [r7, #32]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d050      	beq.n	8010398 <ndefT5TPollerReadBytes+0x264>
        {
            /* Process the last block. Take care of removing status byte and 2 extra CRC bytes that could write after buffer end */
            startBlock++;
 80102f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80102f8:	3301      	adds	r3, #1
 80102fa:	84fb      	strh	r3, [r7, #38]	@ 0x26

            res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 8010302:	2b00      	cmp	r3, #0
 8010304:	d014      	beq.n	8010330 <ndefT5TPollerReadBytes+0x1fc>
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 801030c:	2b00      	cmp	r3, #0
 801030e:	d00f      	beq.n	8010330 <ndefT5TPollerReadBytes+0x1fc>
                  /* Read a single block using the ReadMultipleBlock command... */
                  ndefT5TPollerReadMultipleBlocks(ctx, startBlock, 0U, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &nbRead) :
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 8010316:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8010318:	f107 0312 	add.w	r3, r7, #18
 801031c:	9301      	str	r3, [sp, #4]
 801031e:	2323      	movs	r3, #35	@ 0x23
 8010320:	9300      	str	r3, [sp, #0]
 8010322:	4613      	mov	r3, r2
 8010324:	2200      	movs	r2, #0
 8010326:	68f8      	ldr	r0, [r7, #12]
 8010328:	f000 f8dc 	bl	80104e4 <ndefT5TPollerReadMultipleBlocks>
 801032c:	4603      	mov	r3, r0
            res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 801032e:	e00b      	b.n	8010348 <ndefT5TPollerReadBytes+0x214>
                  ndefT5TPollerReadSingleBlock(ctx, startBlock, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &nbRead);
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 8010336:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8010338:	f107 0312 	add.w	r3, r7, #18
 801033c:	9300      	str	r3, [sp, #0]
 801033e:	2323      	movs	r3, #35	@ 0x23
 8010340:	68f8      	ldr	r0, [r7, #12]
 8010342:	f000 f839 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 8010346:	4603      	mov	r3, r0
            res = ( (ctx->cc.t5t.multipleBlockRead == true) && (ctx->subCtx.t5t.useMultipleBlockRead == true) ) ?
 8010348:	82fb      	strh	r3, [r7, #22]
            if (res != ERR_NONE)
 801034a:	8afb      	ldrh	r3, [r7, #22]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d001      	beq.n	8010354 <ndefT5TPollerReadBytes+0x220>
            {
                return res;
 8010350:	8afb      	ldrh	r3, [r7, #22]
 8010352:	e02d      	b.n	80103b0 <ndefT5TPollerReadBytes+0x27c>
            }

            nbRead--; /* Remove Flag byte */
 8010354:	8a7b      	ldrh	r3, [r7, #18]
 8010356:	3b01      	subs	r3, #1
 8010358:	b29b      	uxth	r3, r3
 801035a:	827b      	strh	r3, [r7, #18]
            if (nbRead > currentLen)
 801035c:	8a7b      	ldrh	r3, [r7, #18]
 801035e:	461a      	mov	r2, r3
 8010360:	6a3b      	ldr	r3, [r7, #32]
 8010362:	4293      	cmp	r3, r2
 8010364:	d202      	bcs.n	801036c <ndefT5TPollerReadBytes+0x238>
            {
                nbRead = (uint16_t)currentLen;
 8010366:	6a3b      	ldr	r3, [r7, #32]
 8010368:	b29b      	uxth	r3, r3
 801036a:	827b      	strh	r3, [r7, #18]
            }
            if (nbRead > 0U)
 801036c:	8a7b      	ldrh	r3, [r7, #18]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d008      	beq.n	8010384 <ndefT5TPollerReadBytes+0x250>
            {
                (void)ST_MEMCPY(&buf[lvRcvLen], & ctx->subCtx.t5t.txrxBuf[1U], nbRead);
 8010372:	683a      	ldr	r2, [r7, #0]
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	18d0      	adds	r0, r2, r3
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	33dd      	adds	r3, #221	@ 0xdd
 801037c:	8a7a      	ldrh	r2, [r7, #18]
 801037e:	4619      	mov	r1, r3
 8010380:	f00c f894 	bl	801c4ac <memcpy>
            }
            lvRcvLen   += nbRead;
 8010384:	8a7b      	ldrh	r3, [r7, #18]
 8010386:	461a      	mov	r2, r3
 8010388:	69fb      	ldr	r3, [r7, #28]
 801038a:	4413      	add	r3, r2
 801038c:	61fb      	str	r3, [r7, #28]
            currentLen -= nbRead;
 801038e:	8a7b      	ldrh	r3, [r7, #18]
 8010390:	461a      	mov	r2, r3
 8010392:	6a3b      	ldr	r3, [r7, #32]
 8010394:	1a9b      	subs	r3, r3, r2
 8010396:	623b      	str	r3, [r7, #32]
        }
    }
    if (currentLen != 0U)
 8010398:	6a3b      	ldr	r3, [r7, #32]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d001      	beq.n	80103a2 <ndefT5TPollerReadBytes+0x26e>
    {
        return ERR_SYSTEM;
 801039e:	2308      	movs	r3, #8
 80103a0:	e006      	b.n	80103b0 <ndefT5TPollerReadBytes+0x27c>
    }
    if( rcvdLen != NULL )
 80103a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d002      	beq.n	80103ae <ndefT5TPollerReadBytes+0x27a>
    {
        *rcvdLen = lvRcvLen;
 80103a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103aa:	69fa      	ldr	r2, [r7, #28]
 80103ac:	601a      	str	r2, [r3, #0]
    }
    return ERR_NONE;
 80103ae:	2300      	movs	r3, #0
}
 80103b0:	4618      	mov	r0, r3
 80103b2:	3728      	adds	r7, #40	@ 0x28
 80103b4:	46bd      	mov	sp, r7
 80103b6:	bd80      	pop	{r7, pc}

080103b8 <ndefT5TPollerReadSingleBlock>:


/*******************************************************************************/
static ReturnCode ndefT5TPollerReadSingleBlock(ndefContext *ctx, uint16_t blockNum, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rcvLen)
{
 80103b8:	b580      	push	{r7, lr}
 80103ba:	b08a      	sub	sp, #40	@ 0x28
 80103bc:	af02      	add	r7, sp, #8
 80103be:	60f8      	str	r0, [r7, #12]
 80103c0:	607a      	str	r2, [r7, #4]
 80103c2:	461a      	mov	r2, r3
 80103c4:	460b      	mov	r3, r1
 80103c6:	817b      	strh	r3, [r7, #10]
 80103c8:	4613      	mov	r3, r2
 80103ca:	813b      	strh	r3, [r7, #8]
    ReturnCode                ret;
    uint8_t                   flags;
    const uint8_t*            uid;
    uint32_t                  retry;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) || (rxBuf == NULL) || (rcvLen == NULL) )
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d009      	beq.n	80103e6 <ndefT5TPollerReadSingleBlock+0x2e>
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	781b      	ldrb	r3, [r3, #0]
 80103d6:	2b05      	cmp	r3, #5
 80103d8:	d105      	bne.n	80103e6 <ndefT5TPollerReadSingleBlock+0x2e>
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d002      	beq.n	80103e6 <ndefT5TPollerReadSingleBlock+0x2e>
 80103e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d101      	bne.n	80103ea <ndefT5TPollerReadSingleBlock+0x32>
    {
        return ERR_PARAM;
 80103e6:	2307      	movs	r3, #7
 80103e8:	e078      	b.n	80104dc <ndefT5TPollerReadSingleBlock+0x124>
    }

    if( ndefT5TIsValidCache(ctx, blockNum) )
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 80103f0:	897b      	ldrh	r3, [r7, #10]
 80103f2:	429a      	cmp	r2, r3
 80103f4:	d113      	bne.n	801041e <ndefT5TPollerReadSingleBlock+0x66>
    {
        /* Retrieve data from cache */
        (void)ST_MEMCPY(rxBuf, ctx->subCtx.t5t.cacheBuf, NDEF_T5T_TxRx_BUFF_HEADER_SIZE + (uint32_t)ctx->subCtx.t5t.blockLen);
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	f103 01ff 	add.w	r1, r3, #255	@ 0xff
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8010402:	3301      	adds	r3, #1
 8010404:	461a      	mov	r2, r3
 8010406:	6878      	ldr	r0, [r7, #4]
 8010408:	f00c f850 	bl	801c4ac <memcpy>
        *rcvLen = (uint16_t)NDEF_T5T_TxRx_BUFF_HEADER_SIZE + ctx->subCtx.t5t.blockLen;
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8010412:	3301      	adds	r3, #1
 8010414:	b29a      	uxth	r2, r3
 8010416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010418:	801a      	strh	r2, [r3, #0]

        return ERR_NONE;
 801041a:	2300      	movs	r3, #0
 801041c:	e05e      	b.n	80104dc <ndefT5TPollerReadSingleBlock+0x124>
    }

    uid   = ctx->subCtx.t5t.uid;
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8010424:	617b      	str	r3, [r7, #20]
    flags = ctx->subCtx.t5t.flags;
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 801042c:	74fb      	strb	r3, [r7, #19]

    retry = NDEF_T5T_N_RETRY_ERROR;
 801042e:	2302      	movs	r3, #2
 8010430:	61bb      	str	r3, [r7, #24]
    do
    {
        if( ctx->subCtx.t5t.legacySTHighDensity )
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8010438:	2b00      	cmp	r3, #0
 801043a:	d00c      	beq.n	8010456 <ndefT5TPollerReadSingleBlock+0x9e>
        {
#if RFAL_FEATURE_ST25xV
            ret = rfalST25xVPollerM24LRReadSingleBlock(flags, uid, blockNum, rxBuf, rxBufLen, rcvLen);
 801043c:	897a      	ldrh	r2, [r7, #10]
 801043e:	7cf8      	ldrb	r0, [r7, #19]
 8010440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010442:	9301      	str	r3, [sp, #4]
 8010444:	893b      	ldrh	r3, [r7, #8]
 8010446:	9300      	str	r3, [sp, #0]
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	6979      	ldr	r1, [r7, #20]
 801044c:	f00b fa93 	bl	801b976 <rfalST25xVPollerM24LRReadSingleBlock>
 8010450:	4603      	mov	r3, r0
 8010452:	83fb      	strh	r3, [r7, #30]
 8010454:	e01c      	b.n	8010490 <ndefT5TPollerReadSingleBlock+0xd8>
            ret = ERR_NOTSUPP;
#endif
        }
        else
        {
            if( blockNum < NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR )
 8010456:	897b      	ldrh	r3, [r7, #10]
 8010458:	2bff      	cmp	r3, #255	@ 0xff
 801045a:	d80d      	bhi.n	8010478 <ndefT5TPollerReadSingleBlock+0xc0>
            {
                ret = rfalNfcvPollerReadSingleBlock(flags, uid, (uint8_t)blockNum, rxBuf, rxBufLen, rcvLen);
 801045c:	897b      	ldrh	r3, [r7, #10]
 801045e:	b2da      	uxtb	r2, r3
 8010460:	7cf8      	ldrb	r0, [r7, #19]
 8010462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010464:	9301      	str	r3, [sp, #4]
 8010466:	893b      	ldrh	r3, [r7, #8]
 8010468:	9300      	str	r3, [sp, #0]
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6979      	ldr	r1, [r7, #20]
 801046e:	f00a fd64 	bl	801af3a <rfalNfcvPollerReadSingleBlock>
 8010472:	4603      	mov	r3, r0
 8010474:	83fb      	strh	r3, [r7, #30]
 8010476:	e00b      	b.n	8010490 <ndefT5TPollerReadSingleBlock+0xd8>
            }
            else
            {
                ret = rfalNfcvPollerExtendedReadSingleBlock(flags, uid, blockNum, rxBuf, rxBufLen, rcvLen);
 8010478:	897a      	ldrh	r2, [r7, #10]
 801047a:	7cf8      	ldrb	r0, [r7, #19]
 801047c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801047e:	9301      	str	r3, [sp, #4]
 8010480:	893b      	ldrh	r3, [r7, #8]
 8010482:	9300      	str	r3, [sp, #0]
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	6979      	ldr	r1, [r7, #20]
 8010488:	f00a fe1e 	bl	801b0c8 <rfalNfcvPollerExtendedReadSingleBlock>
 801048c:	4603      	mov	r3, r0
 801048e:	83fb      	strh	r3, [r7, #30]
            }
        }
    }
    while( (retry-- != 0U) && ndefT5TIsTransmissionError(ret) );
 8010490:	69bb      	ldr	r3, [r7, #24]
 8010492:	1e5a      	subs	r2, r3, #1
 8010494:	61ba      	str	r2, [r7, #24]
 8010496:	2b00      	cmp	r3, #0
 8010498:	d00b      	beq.n	80104b2 <ndefT5TPollerReadSingleBlock+0xfa>
 801049a:	8bfb      	ldrh	r3, [r7, #30]
 801049c:	2b09      	cmp	r3, #9
 801049e:	d0c8      	beq.n	8010432 <ndefT5TPollerReadSingleBlock+0x7a>
 80104a0:	8bfb      	ldrh	r3, [r7, #30]
 80104a2:	2b15      	cmp	r3, #21
 80104a4:	d0c5      	beq.n	8010432 <ndefT5TPollerReadSingleBlock+0x7a>
 80104a6:	8bfb      	ldrh	r3, [r7, #30]
 80104a8:	2b1b      	cmp	r3, #27
 80104aa:	d0c2      	beq.n	8010432 <ndefT5TPollerReadSingleBlock+0x7a>
 80104ac:	8bfb      	ldrh	r3, [r7, #30]
 80104ae:	2b04      	cmp	r3, #4
 80104b0:	d0bf      	beq.n	8010432 <ndefT5TPollerReadSingleBlock+0x7a>

    if( ret == ERR_NONE )
 80104b2:	8bfb      	ldrh	r3, [r7, #30]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d110      	bne.n	80104da <ndefT5TPollerReadSingleBlock+0x122>
    {
        /* Update cache */
        if( *rcvLen > 0U )
 80104b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ba:	881b      	ldrh	r3, [r3, #0]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d008      	beq.n	80104d2 <ndefT5TPollerReadSingleBlock+0x11a>
        {
            (void)ST_MEMCPY(ctx->subCtx.t5t.cacheBuf, rxBuf, *rcvLen);
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	f103 00ff 	add.w	r0, r3, #255	@ 0xff
 80104c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104c8:	881b      	ldrh	r3, [r3, #0]
 80104ca:	461a      	mov	r2, r3
 80104cc:	6879      	ldr	r1, [r7, #4]
 80104ce:	f00b ffed 	bl	801c4ac <memcpy>
        }
        ctx->subCtx.t5t.cacheBlock = blockNum;
 80104d2:	897a      	ldrh	r2, [r7, #10]
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
    }

    return ret;
 80104da:	8bfb      	ldrh	r3, [r7, #30]
}
 80104dc:	4618      	mov	r0, r3
 80104de:	3720      	adds	r7, #32
 80104e0:	46bd      	mov	sp, r7
 80104e2:	bd80      	pop	{r7, pc}

080104e4 <ndefT5TPollerReadMultipleBlocks>:


/*******************************************************************************/
static ReturnCode ndefT5TPollerReadMultipleBlocks(ndefContext *ctx, uint16_t firstBlockNum, uint8_t numOfBlocks, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rcvLen)
{
 80104e4:	b580      	push	{r7, lr}
 80104e6:	b08c      	sub	sp, #48	@ 0x30
 80104e8:	af04      	add	r7, sp, #16
 80104ea:	60f8      	str	r0, [r7, #12]
 80104ec:	607b      	str	r3, [r7, #4]
 80104ee:	460b      	mov	r3, r1
 80104f0:	817b      	strh	r3, [r7, #10]
 80104f2:	4613      	mov	r3, r2
 80104f4:	727b      	strb	r3, [r7, #9]
    ReturnCode                ret;
    uint8_t                   flags;
    const uint8_t*            uid;
    uint32_t                  retry;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d003      	beq.n	8010504 <ndefT5TPollerReadMultipleBlocks+0x20>
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	781b      	ldrb	r3, [r3, #0]
 8010500:	2b05      	cmp	r3, #5
 8010502:	d001      	beq.n	8010508 <ndefT5TPollerReadMultipleBlocks+0x24>
    {
        return ERR_PARAM;
 8010504:	2307      	movs	r3, #7
 8010506:	e054      	b.n	80105b2 <ndefT5TPollerReadMultipleBlocks+0xce>
    }

    uid   = ctx->subCtx.t5t.uid;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 801050e:	617b      	str	r3, [r7, #20]
    flags = ctx->subCtx.t5t.flags;
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8010516:	74fb      	strb	r3, [r7, #19]

    /* 5.5 The number of data blocks returned by the Type 5 Tag in its response is (NB +1)
       e.g. NumOfBlocks = 0 means reading 1 block */

    retry = NDEF_T5T_N_RETRY_ERROR;
 8010518:	2302      	movs	r3, #2
 801051a:	61bb      	str	r3, [r7, #24]
    do
    {
        if( ctx->subCtx.t5t.legacySTHighDensity )
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8010522:	2b00      	cmp	r3, #0
 8010524:	d00f      	beq.n	8010546 <ndefT5TPollerReadMultipleBlocks+0x62>
        {
#if RFAL_FEATURE_ST25xV
            ret = rfalST25xVPollerM24LRReadMultipleBlocks(flags, uid, firstBlockNum, numOfBlocks, rxBuf, rxBufLen, rcvLen);
 8010526:	7a79      	ldrb	r1, [r7, #9]
 8010528:	897a      	ldrh	r2, [r7, #10]
 801052a:	7cf8      	ldrb	r0, [r7, #19]
 801052c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801052e:	9302      	str	r3, [sp, #8]
 8010530:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010532:	9301      	str	r3, [sp, #4]
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	9300      	str	r3, [sp, #0]
 8010538:	460b      	mov	r3, r1
 801053a:	6979      	ldr	r1, [r7, #20]
 801053c:	f00b fab4 	bl	801baa8 <rfalST25xVPollerM24LRReadMultipleBlocks>
 8010540:	4603      	mov	r3, r0
 8010542:	83fb      	strh	r3, [r7, #30]
 8010544:	e023      	b.n	801058e <ndefT5TPollerReadMultipleBlocks+0xaa>
            ret = ERR_NOTSUPP;
#endif
        }
        else
        {
            if( firstBlockNum < NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR )
 8010546:	897b      	ldrh	r3, [r7, #10]
 8010548:	2bff      	cmp	r3, #255	@ 0xff
 801054a:	d810      	bhi.n	801056e <ndefT5TPollerReadMultipleBlocks+0x8a>
            {
                ret = rfalNfcvPollerReadMultipleBlocks(flags, uid, (uint8_t)firstBlockNum, numOfBlocks, rxBuf, rxBufLen, rcvLen);
 801054c:	897b      	ldrh	r3, [r7, #10]
 801054e:	b2da      	uxtb	r2, r3
 8010550:	7a79      	ldrb	r1, [r7, #9]
 8010552:	7cf8      	ldrb	r0, [r7, #19]
 8010554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010556:	9302      	str	r3, [sp, #8]
 8010558:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801055a:	9301      	str	r3, [sp, #4]
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	9300      	str	r3, [sp, #0]
 8010560:	460b      	mov	r3, r1
 8010562:	6979      	ldr	r1, [r7, #20]
 8010564:	f00a fd7b 	bl	801b05e <rfalNfcvPollerReadMultipleBlocks>
 8010568:	4603      	mov	r3, r0
 801056a:	83fb      	strh	r3, [r7, #30]
 801056c:	e00f      	b.n	801058e <ndefT5TPollerReadMultipleBlocks+0xaa>
            }
            else
            {
                ret = rfalNfcvPollerExtendedReadMultipleBlocks(flags, uid, firstBlockNum, numOfBlocks, rxBuf, rxBufLen, rcvLen);
 801056e:	7a7b      	ldrb	r3, [r7, #9]
 8010570:	b299      	uxth	r1, r3
 8010572:	897a      	ldrh	r2, [r7, #10]
 8010574:	7cf8      	ldrb	r0, [r7, #19]
 8010576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010578:	9302      	str	r3, [sp, #8]
 801057a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801057c:	9301      	str	r3, [sp, #4]
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	9300      	str	r3, [sp, #0]
 8010582:	460b      	mov	r3, r1
 8010584:	6979      	ldr	r1, [r7, #20]
 8010586:	f00a fe6c 	bl	801b262 <rfalNfcvPollerExtendedReadMultipleBlocks>
 801058a:	4603      	mov	r3, r0
 801058c:	83fb      	strh	r3, [r7, #30]
            }
        }
    }
    while( (retry-- != 0U) && ndefT5TIsTransmissionError(ret) );
 801058e:	69bb      	ldr	r3, [r7, #24]
 8010590:	1e5a      	subs	r2, r3, #1
 8010592:	61ba      	str	r2, [r7, #24]
 8010594:	2b00      	cmp	r3, #0
 8010596:	d00b      	beq.n	80105b0 <ndefT5TPollerReadMultipleBlocks+0xcc>
 8010598:	8bfb      	ldrh	r3, [r7, #30]
 801059a:	2b09      	cmp	r3, #9
 801059c:	d0be      	beq.n	801051c <ndefT5TPollerReadMultipleBlocks+0x38>
 801059e:	8bfb      	ldrh	r3, [r7, #30]
 80105a0:	2b15      	cmp	r3, #21
 80105a2:	d0bb      	beq.n	801051c <ndefT5TPollerReadMultipleBlocks+0x38>
 80105a4:	8bfb      	ldrh	r3, [r7, #30]
 80105a6:	2b1b      	cmp	r3, #27
 80105a8:	d0b8      	beq.n	801051c <ndefT5TPollerReadMultipleBlocks+0x38>
 80105aa:	8bfb      	ldrh	r3, [r7, #30]
 80105ac:	2b04      	cmp	r3, #4
 80105ae:	d0b5      	beq.n	801051c <ndefT5TPollerReadMultipleBlocks+0x38>

    return ret;
 80105b0:	8bfb      	ldrh	r3, [r7, #30]
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3720      	adds	r7, #32
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}

080105ba <ndefT5TPollerWriteBytes>:
#if NDEF_FEATURE_FULL_API


/*******************************************************************************/
ReturnCode ndefT5TPollerWriteBytes(ndefContext *ctx, uint32_t offset, const uint8_t *buf, uint32_t len, bool pad, bool writeTerminator)
{
 80105ba:	b580      	push	{r7, lr}
 80105bc:	b08c      	sub	sp, #48	@ 0x30
 80105be:	af02      	add	r7, sp, #8
 80105c0:	60f8      	str	r0, [r7, #12]
 80105c2:	60b9      	str	r1, [r7, #8]
 80105c4:	607a      	str	r2, [r7, #4]
 80105c6:	603b      	str	r3, [r7, #0]
    ReturnCode      res;
    uint16_t        nbRead;
    uint16_t        blockLen;
    uint16_t        startBlock;
    uint16_t        startAddr;
    const uint8_t*  wrbuf      = buf;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	623b      	str	r3, [r7, #32]
    uint32_t        currentLen = len;
 80105cc:	683b      	ldr	r3, [r7, #0]
 80105ce:	61fb      	str	r3, [r7, #28]
    bool            lvWriteTerminator = writeTerminator;
 80105d0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80105d4:	76fb      	strb	r3, [r7, #27]

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) || (len == 0U) || (ctx->subCtx.t5t.blockLen == 0U))
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d00b      	beq.n	80105f4 <ndefT5TPollerWriteBytes+0x3a>
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	781b      	ldrb	r3, [r3, #0]
 80105e0:	2b05      	cmp	r3, #5
 80105e2:	d107      	bne.n	80105f4 <ndefT5TPollerWriteBytes+0x3a>
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d004      	beq.n	80105f4 <ndefT5TPollerWriteBytes+0x3a>
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d101      	bne.n	80105f8 <ndefT5TPollerWriteBytes+0x3e>
    {
        return ERR_PARAM;
 80105f4:	2307      	movs	r3, #7
 80105f6:	e127      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
    }
    blockLen = (uint16_t)ctx->subCtx.t5t.blockLen;
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 80105fe:	833b      	strh	r3, [r7, #24]
    if( blockLen == 0U )
 8010600:	8b3b      	ldrh	r3, [r7, #24]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d101      	bne.n	801060a <ndefT5TPollerWriteBytes+0x50>
    {
        return ERR_SYSTEM;
 8010606:	2308      	movs	r3, #8
 8010608:	e11e      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
    }
    startBlock = (uint16_t) (offset     / blockLen);
 801060a:	8b3b      	ldrh	r3, [r7, #24]
 801060c:	68ba      	ldr	r2, [r7, #8]
 801060e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010612:	84fb      	strh	r3, [r7, #38]	@ 0x26
    startAddr  = (uint16_t) (startBlock * blockLen);
 8010614:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010616:	8b3b      	ldrh	r3, [r7, #24]
 8010618:	fb12 f303 	smulbb	r3, r2, r3
 801061c:	82fb      	strh	r3, [r7, #22]

    if (startAddr != offset)
 801061e:	8afb      	ldrh	r3, [r7, #22]
 8010620:	68ba      	ldr	r2, [r7, #8]
 8010622:	429a      	cmp	r2, r3
 8010624:	f000 80a3 	beq.w	801076e <ndefT5TPollerWriteBytes+0x1b4>
    {
        /* Unaligned start offset must read the first block before */
        res = ndefT5TPollerReadSingleBlock(ctx, startBlock, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &nbRead);
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 801062e:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8010630:	f107 0312 	add.w	r3, r7, #18
 8010634:	9300      	str	r3, [sp, #0]
 8010636:	2323      	movs	r3, #35	@ 0x23
 8010638:	68f8      	ldr	r0, [r7, #12]
 801063a:	f7ff febd 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 801063e:	4603      	mov	r3, r0
 8010640:	82bb      	strh	r3, [r7, #20]
        if( res != ERR_NONE )
 8010642:	8abb      	ldrh	r3, [r7, #20]
 8010644:	2b00      	cmp	r3, #0
 8010646:	d001      	beq.n	801064c <ndefT5TPollerWriteBytes+0x92>
        {
            return res;
 8010648:	8abb      	ldrh	r3, [r7, #20]
 801064a:	e0fd      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
        }
        if( nbRead != (blockLen + 1U) )
 801064c:	8a7b      	ldrh	r3, [r7, #18]
 801064e:	461a      	mov	r2, r3
 8010650:	8b3b      	ldrh	r3, [r7, #24]
 8010652:	3301      	adds	r3, #1
 8010654:	429a      	cmp	r2, r3
 8010656:	d001      	beq.n	801065c <ndefT5TPollerWriteBytes+0xa2>
        {
            return ERR_PROTO;
 8010658:	230b      	movs	r3, #11
 801065a:	e0f5      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
        }
        nbRead = (uint16_t) ((uint32_t)nbRead - 1U  + startAddr - offset);
 801065c:	8a7a      	ldrh	r2, [r7, #18]
 801065e:	8afb      	ldrh	r3, [r7, #22]
 8010660:	4413      	add	r3, r2
 8010662:	b29a      	uxth	r2, r3
 8010664:	68bb      	ldr	r3, [r7, #8]
 8010666:	b29b      	uxth	r3, r3
 8010668:	1ad3      	subs	r3, r2, r3
 801066a:	b29b      	uxth	r3, r3
 801066c:	3b01      	subs	r3, #1
 801066e:	b29b      	uxth	r3, r3
 8010670:	827b      	strh	r3, [r7, #18]
        if (nbRead > (uint32_t)currentLen)
 8010672:	8a7b      	ldrh	r3, [r7, #18]
 8010674:	461a      	mov	r2, r3
 8010676:	69fb      	ldr	r3, [r7, #28]
 8010678:	4293      	cmp	r3, r2
 801067a:	d202      	bcs.n	8010682 <ndefT5TPollerWriteBytes+0xc8>
        {
            nbRead = (uint16_t)currentLen;
 801067c:	69fb      	ldr	r3, [r7, #28]
 801067e:	b29b      	uxth	r3, r3
 8010680:	827b      	strh	r3, [r7, #18]
        }
        if (nbRead > 0U)
 8010682:	8a7b      	ldrh	r3, [r7, #18]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d00c      	beq.n	80106a2 <ndefT5TPollerWriteBytes+0xe8>
        {
            (void)ST_MEMCPY(&ctx->subCtx.t5t.txrxBuf[offset - startAddr + 1U], wrbuf, nbRead);
 8010688:	8afb      	ldrh	r3, [r7, #22]
 801068a:	68ba      	ldr	r2, [r7, #8]
 801068c:	1ad3      	subs	r3, r2, r3
 801068e:	3301      	adds	r3, #1
 8010690:	33d8      	adds	r3, #216	@ 0xd8
 8010692:	68fa      	ldr	r2, [r7, #12]
 8010694:	4413      	add	r3, r2
 8010696:	3304      	adds	r3, #4
 8010698:	8a7a      	ldrh	r2, [r7, #18]
 801069a:	6a39      	ldr	r1, [r7, #32]
 801069c:	4618      	mov	r0, r3
 801069e:	f00b ff05 	bl	801c4ac <memcpy>
        }
        if( (offset - startAddr + nbRead) < blockLen  )
 80106a2:	8afb      	ldrh	r3, [r7, #22]
 80106a4:	68ba      	ldr	r2, [r7, #8]
 80106a6:	1ad3      	subs	r3, r2, r3
 80106a8:	8a7a      	ldrh	r2, [r7, #18]
 80106aa:	441a      	add	r2, r3
 80106ac:	8b3b      	ldrh	r3, [r7, #24]
 80106ae:	429a      	cmp	r2, r3
 80106b0:	d228      	bcs.n	8010704 <ndefT5TPollerWriteBytes+0x14a>
        {
            if( pad )
 80106b2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d014      	beq.n	80106e4 <ndefT5TPollerWriteBytes+0x12a>
            {
                (void)ST_MEMSET(&ctx->subCtx.t5t.txrxBuf[offset - startAddr + nbRead + 1U], 0x00, blockLen - (offset - startAddr + nbRead));
 80106ba:	8afb      	ldrh	r3, [r7, #22]
 80106bc:	68ba      	ldr	r2, [r7, #8]
 80106be:	1ad3      	subs	r3, r2, r3
 80106c0:	8a7a      	ldrh	r2, [r7, #18]
 80106c2:	4413      	add	r3, r2
 80106c4:	3301      	adds	r3, #1
 80106c6:	33d8      	adds	r3, #216	@ 0xd8
 80106c8:	68fa      	ldr	r2, [r7, #12]
 80106ca:	4413      	add	r3, r2
 80106cc:	1d18      	adds	r0, r3, #4
 80106ce:	8b3a      	ldrh	r2, [r7, #24]
 80106d0:	8af9      	ldrh	r1, [r7, #22]
 80106d2:	68bb      	ldr	r3, [r7, #8]
 80106d4:	1acb      	subs	r3, r1, r3
 80106d6:	8a79      	ldrh	r1, [r7, #18]
 80106d8:	1a5b      	subs	r3, r3, r1
 80106da:	4413      	add	r3, r2
 80106dc:	461a      	mov	r2, r3
 80106de:	2100      	movs	r1, #0
 80106e0:	f00b feb0 	bl	801c444 <memset>
            }
            if (lvWriteTerminator )
 80106e4:	7efb      	ldrb	r3, [r7, #27]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d00c      	beq.n	8010704 <ndefT5TPollerWriteBytes+0x14a>
            {
                ctx->subCtx.t5t.txrxBuf[offset - startAddr + nbRead + 1U] = NDEF_TERMINATOR_TLV_T;
 80106ea:	8afb      	ldrh	r3, [r7, #22]
 80106ec:	68ba      	ldr	r2, [r7, #8]
 80106ee:	1ad3      	subs	r3, r2, r3
 80106f0:	8a7a      	ldrh	r2, [r7, #18]
 80106f2:	4413      	add	r3, r2
 80106f4:	3301      	adds	r3, #1
 80106f6:	68fa      	ldr	r2, [r7, #12]
 80106f8:	4413      	add	r3, r2
 80106fa:	22fe      	movs	r2, #254	@ 0xfe
 80106fc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
                lvWriteTerminator = false;
 8010700:	2300      	movs	r3, #0
 8010702:	76fb      	strb	r3, [r7, #27]
            }
        }       
        res = ndefT5TPollerWriteSingleBlock(ctx, startBlock, &ctx->subCtx.t5t.txrxBuf[1U]);
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f103 02dd 	add.w	r2, r3, #221	@ 0xdd
 801070a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801070c:	4619      	mov	r1, r3
 801070e:	68f8      	ldr	r0, [r7, #12]
 8010710:	f000 f8c4 	bl	801089c <ndefT5TPollerWriteSingleBlock>
 8010714:	4603      	mov	r3, r0
 8010716:	82bb      	strh	r3, [r7, #20]
        if (res != ERR_NONE)
 8010718:	8abb      	ldrh	r3, [r7, #20]
 801071a:	2b00      	cmp	r3, #0
 801071c:	d001      	beq.n	8010722 <ndefT5TPollerWriteBytes+0x168>
        {
            return res;
 801071e:	8abb      	ldrh	r3, [r7, #20]
 8010720:	e092      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
        }
        currentLen -= nbRead;
 8010722:	8a7b      	ldrh	r3, [r7, #18]
 8010724:	461a      	mov	r2, r3
 8010726:	69fb      	ldr	r3, [r7, #28]
 8010728:	1a9b      	subs	r3, r3, r2
 801072a:	61fb      	str	r3, [r7, #28]
        wrbuf       = &wrbuf[nbRead];
 801072c:	8a7b      	ldrh	r3, [r7, #18]
 801072e:	461a      	mov	r2, r3
 8010730:	6a3b      	ldr	r3, [r7, #32]
 8010732:	4413      	add	r3, r2
 8010734:	623b      	str	r3, [r7, #32]
        startBlock++;
 8010736:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010738:	3301      	adds	r3, #1
 801073a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }
    while (currentLen >= blockLen)
 801073c:	e017      	b.n	801076e <ndefT5TPollerWriteBytes+0x1b4>
    {
        res = ndefT5TPollerWriteSingleBlock(ctx, startBlock, wrbuf);
 801073e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010740:	6a3a      	ldr	r2, [r7, #32]
 8010742:	4619      	mov	r1, r3
 8010744:	68f8      	ldr	r0, [r7, #12]
 8010746:	f000 f8a9 	bl	801089c <ndefT5TPollerWriteSingleBlock>
 801074a:	4603      	mov	r3, r0
 801074c:	82bb      	strh	r3, [r7, #20]
        if (res != ERR_NONE)
 801074e:	8abb      	ldrh	r3, [r7, #20]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d001      	beq.n	8010758 <ndefT5TPollerWriteBytes+0x19e>
        {
            return res;
 8010754:	8abb      	ldrh	r3, [r7, #20]
 8010756:	e077      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
        }
        currentLen -= blockLen;
 8010758:	8b3b      	ldrh	r3, [r7, #24]
 801075a:	69fa      	ldr	r2, [r7, #28]
 801075c:	1ad3      	subs	r3, r2, r3
 801075e:	61fb      	str	r3, [r7, #28]
        wrbuf       = &wrbuf[blockLen];
 8010760:	8b3b      	ldrh	r3, [r7, #24]
 8010762:	6a3a      	ldr	r2, [r7, #32]
 8010764:	4413      	add	r3, r2
 8010766:	623b      	str	r3, [r7, #32]
        startBlock++;
 8010768:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801076a:	3301      	adds	r3, #1
 801076c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    while (currentLen >= blockLen)
 801076e:	8b3b      	ldrh	r3, [r7, #24]
 8010770:	69fa      	ldr	r2, [r7, #28]
 8010772:	429a      	cmp	r2, r3
 8010774:	d2e3      	bcs.n	801073e <ndefT5TPollerWriteBytes+0x184>
    }
    if ( currentLen != 0U )
 8010776:	69fb      	ldr	r3, [r7, #28]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d04c      	beq.n	8010816 <ndefT5TPollerWriteBytes+0x25c>
    {
        if( pad )
 801077c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8010780:	2b00      	cmp	r3, #0
 8010782:	d009      	beq.n	8010798 <ndefT5TPollerWriteBytes+0x1de>
        {
            (void)ST_MEMSET(ctx->subCtx.t5t.txrxBuf, 0, (uint32_t)blockLen + 1U);
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f103 00dc 	add.w	r0, r3, #220	@ 0xdc
 801078a:	8b3b      	ldrh	r3, [r7, #24]
 801078c:	3301      	adds	r3, #1
 801078e:	461a      	mov	r2, r3
 8010790:	2100      	movs	r1, #0
 8010792:	f00b fe57 	bl	801c444 <memset>
 8010796:	e019      	b.n	80107cc <ndefT5TPollerWriteBytes+0x212>
        }
        else
        {
            /* Unaligned end, must read the existing block before, except if padding  */
            res = ndefT5TPollerReadSingleBlock(ctx, startBlock, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &nbRead);
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 801079e:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80107a0:	f107 0312 	add.w	r3, r7, #18
 80107a4:	9300      	str	r3, [sp, #0]
 80107a6:	2323      	movs	r3, #35	@ 0x23
 80107a8:	68f8      	ldr	r0, [r7, #12]
 80107aa:	f7ff fe05 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 80107ae:	4603      	mov	r3, r0
 80107b0:	82bb      	strh	r3, [r7, #20]
            if( res != ERR_NONE )
 80107b2:	8abb      	ldrh	r3, [r7, #20]
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d001      	beq.n	80107bc <ndefT5TPollerWriteBytes+0x202>
            {
                return res;
 80107b8:	8abb      	ldrh	r3, [r7, #20]
 80107ba:	e045      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
            }
            if( nbRead != (blockLen + 1U) )
 80107bc:	8a7b      	ldrh	r3, [r7, #18]
 80107be:	461a      	mov	r2, r3
 80107c0:	8b3b      	ldrh	r3, [r7, #24]
 80107c2:	3301      	adds	r3, #1
 80107c4:	429a      	cmp	r2, r3
 80107c6:	d001      	beq.n	80107cc <ndefT5TPollerWriteBytes+0x212>
            {
                return ERR_PROTO;
 80107c8:	230b      	movs	r3, #11
 80107ca:	e03d      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
            }
        }
        /* MISRA: PRQA requires to check the length to copy, IAR doesn't */
        if (currentLen > 0U)
 80107cc:	69fb      	ldr	r3, [r7, #28]
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d006      	beq.n	80107e0 <ndefT5TPollerWriteBytes+0x226>
        {
            (void)ST_MEMCPY(&ctx->subCtx.t5t.txrxBuf[1U], wrbuf, currentLen);
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	33dd      	adds	r3, #221	@ 0xdd
 80107d6:	69fa      	ldr	r2, [r7, #28]
 80107d8:	6a39      	ldr	r1, [r7, #32]
 80107da:	4618      	mov	r0, r3
 80107dc:	f00b fe66 	bl	801c4ac <memcpy>
        }
        if( lvWriteTerminator )
 80107e0:	7efb      	ldrb	r3, [r7, #27]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d008      	beq.n	80107f8 <ndefT5TPollerWriteBytes+0x23e>
        {
            ctx->subCtx.t5t.txrxBuf[1U + currentLen] = NDEF_TERMINATOR_TLV_T;
 80107e6:	69fb      	ldr	r3, [r7, #28]
 80107e8:	3301      	adds	r3, #1
 80107ea:	68fa      	ldr	r2, [r7, #12]
 80107ec:	4413      	add	r3, r2
 80107ee:	22fe      	movs	r2, #254	@ 0xfe
 80107f0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            lvWriteTerminator = false;
 80107f4:	2300      	movs	r3, #0
 80107f6:	76fb      	strb	r3, [r7, #27]
        }
        res = ndefT5TPollerWriteSingleBlock(ctx, startBlock, &ctx->subCtx.t5t.txrxBuf[1U]);
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	f103 02dd 	add.w	r2, r3, #221	@ 0xdd
 80107fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010800:	4619      	mov	r1, r3
 8010802:	68f8      	ldr	r0, [r7, #12]
 8010804:	f000 f84a 	bl	801089c <ndefT5TPollerWriteSingleBlock>
 8010808:	4603      	mov	r3, r0
 801080a:	82bb      	strh	r3, [r7, #20]
        if (res != ERR_NONE)
 801080c:	8abb      	ldrh	r3, [r7, #20]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d001      	beq.n	8010816 <ndefT5TPollerWriteBytes+0x25c>
        {
            return res;
 8010812:	8abb      	ldrh	r3, [r7, #20]
 8010814:	e018      	b.n	8010848 <ndefT5TPollerWriteBytes+0x28e>
        }
    }
    if( lvWriteTerminator )
 8010816:	7efb      	ldrb	r3, [r7, #27]
 8010818:	2b00      	cmp	r3, #0
 801081a:	d014      	beq.n	8010846 <ndefT5TPollerWriteBytes+0x28c>
    {
        (void)ST_MEMSET(ctx->subCtx.t5t.txrxBuf, 0, (uint32_t)blockLen + 1U);
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	f103 00dc 	add.w	r0, r3, #220	@ 0xdc
 8010822:	8b3b      	ldrh	r3, [r7, #24]
 8010824:	3301      	adds	r3, #1
 8010826:	461a      	mov	r2, r3
 8010828:	2100      	movs	r1, #0
 801082a:	f00b fe0b 	bl	801c444 <memset>
        ctx->subCtx.t5t.txrxBuf[1U] = NDEF_TERMINATOR_TLV_T;
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	22fe      	movs	r2, #254	@ 0xfe
 8010832:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        (void)ndefT5TPollerWriteSingleBlock(ctx, startBlock, &ctx->subCtx.t5t.txrxBuf[1U]);
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	f103 02dd 	add.w	r2, r3, #221	@ 0xdd
 801083c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801083e:	4619      	mov	r1, r3
 8010840:	68f8      	ldr	r0, [r7, #12]
 8010842:	f000 f82b 	bl	801089c <ndefT5TPollerWriteSingleBlock>
    }
    return ERR_NONE;
 8010846:	2300      	movs	r3, #0
}
 8010848:	4618      	mov	r0, r3
 801084a:	3728      	adds	r7, #40	@ 0x28
 801084c:	46bd      	mov	sp, r7
 801084e:	bd80      	pop	{r7, pc}

08010850 <ndefT5TIsDevicePresent>:


/*******************************************************************************/
ReturnCode ndefT5TIsDevicePresent(ndefContext *ctx)
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b086      	sub	sp, #24
 8010854:	af02      	add	r7, sp, #8
 8010856:	6078      	str	r0, [r7, #4]
    ReturnCode          ret;
    uint16_t            blockAddr;
    uint16_t            rcvLen;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d003      	beq.n	8010866 <ndefT5TIsDevicePresent+0x16>
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	781b      	ldrb	r3, [r3, #0]
 8010862:	2b05      	cmp	r3, #5
 8010864:	d001      	beq.n	801086a <ndefT5TIsDevicePresent+0x1a>
    {
        return ERR_PARAM;
 8010866:	2307      	movs	r3, #7
 8010868:	e014      	b.n	8010894 <ndefT5TIsDevicePresent+0x44>
    }

    ndefT5TInvalidateCache(ctx);
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	f04f 32ff 	mov.w	r2, #4294967295
 8010870:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

    blockAddr = 0U;
 8010874:	2300      	movs	r3, #0
 8010876:	81fb      	strh	r3, [r7, #14]

    ret = ndefT5TPollerReadSingleBlock(ctx, blockAddr, ctx->subCtx.t5t.txrxBuf, (uint16_t)sizeof(ctx->subCtx.t5t.txrxBuf), &rcvLen);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
 801087e:	89f9      	ldrh	r1, [r7, #14]
 8010880:	f107 030a 	add.w	r3, r7, #10
 8010884:	9300      	str	r3, [sp, #0]
 8010886:	2323      	movs	r3, #35	@ 0x23
 8010888:	6878      	ldr	r0, [r7, #4]
 801088a:	f7ff fd95 	bl	80103b8 <ndefT5TPollerReadSingleBlock>
 801088e:	4603      	mov	r3, r0
 8010890:	81bb      	strh	r3, [r7, #12]

    return ret;
 8010892:	89bb      	ldrh	r3, [r7, #12]
}
 8010894:	4618      	mov	r0, r3
 8010896:	3710      	adds	r7, #16
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <ndefT5TPollerWriteSingleBlock>:


/*******************************************************************************/
static ReturnCode ndefT5TPollerWriteSingleBlock(ndefContext *ctx, uint16_t blockNum, const uint8_t* wrData)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b08a      	sub	sp, #40	@ 0x28
 80108a0:	af02      	add	r7, sp, #8
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	460b      	mov	r3, r1
 80108a6:	607a      	str	r2, [r7, #4]
 80108a8:	817b      	strh	r3, [r7, #10]
    ReturnCode                ret;
    uint8_t                   flags;
    const uint8_t*            uid;
    uint32_t                  retry;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d003      	beq.n	80108b8 <ndefT5TPollerWriteSingleBlock+0x1c>
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	781b      	ldrb	r3, [r3, #0]
 80108b4:	2b05      	cmp	r3, #5
 80108b6:	d001      	beq.n	80108bc <ndefT5TPollerWriteSingleBlock+0x20>
    {
        return ERR_PARAM;
 80108b8:	2307      	movs	r3, #7
 80108ba:	e058      	b.n	801096e <ndefT5TPollerWriteSingleBlock+0xd2>
    }

    uid   = ctx->subCtx.t5t.uid;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80108c2:	617b      	str	r3, [r7, #20]
    flags = ctx->subCtx.t5t.flags;
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 80108ca:	777b      	strb	r3, [r7, #29]
    if (ctx->cc.t5t.specialFrame)
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d003      	beq.n	80108de <ndefT5TPollerWriteSingleBlock+0x42>
    {
        flags |= (uint8_t)RFAL_NFCV_REQ_FLAG_OPTION;
 80108d6:	7f7b      	ldrb	r3, [r7, #29]
 80108d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108dc:	777b      	strb	r3, [r7, #29]
    }

    ndefT5TInvalidateCache(ctx);
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	f04f 32ff 	mov.w	r2, #4294967295
 80108e4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

    retry = NDEF_T5T_N_RETRY_ERROR;
 80108e8:	2302      	movs	r3, #2
 80108ea:	61bb      	str	r3, [r7, #24]
    do
    {
        if( ctx->subCtx.t5t.legacySTHighDensity )
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d00c      	beq.n	8010910 <ndefT5TPollerWriteSingleBlock+0x74>
        {
#if RFAL_FEATURE_ST25xV
            ret = rfalST25xVPollerM24LRWriteSingleBlock(flags, uid, blockNum, wrData, ctx->subCtx.t5t.blockLen);
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 80108fc:	897a      	ldrh	r2, [r7, #10]
 80108fe:	7f78      	ldrb	r0, [r7, #29]
 8010900:	9300      	str	r3, [sp, #0]
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	6979      	ldr	r1, [r7, #20]
 8010906:	f00b f86f 	bl	801b9e8 <rfalST25xVPollerM24LRWriteSingleBlock>
 801090a:	4603      	mov	r3, r0
 801090c:	83fb      	strh	r3, [r7, #30]
 801090e:	e01c      	b.n	801094a <ndefT5TPollerWriteSingleBlock+0xae>
            ret = ERR_NOTSUPP;
#endif
        }
        else
        {
            if( blockNum < NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR )
 8010910:	897b      	ldrh	r3, [r7, #10]
 8010912:	2bff      	cmp	r3, #255	@ 0xff
 8010914:	d80d      	bhi.n	8010932 <ndefT5TPollerWriteSingleBlock+0x96>
            {
                ret = rfalNfcvPollerWriteSingleBlock(flags, uid, (uint8_t)blockNum, wrData, ctx->subCtx.t5t.blockLen);
 8010916:	897b      	ldrh	r3, [r7, #10]
 8010918:	b2da      	uxtb	r2, r3
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8010920:	7f78      	ldrb	r0, [r7, #29]
 8010922:	9300      	str	r3, [sp, #0]
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	6979      	ldr	r1, [r7, #20]
 8010928:	f00a fb28 	bl	801af7c <rfalNfcvPollerWriteSingleBlock>
 801092c:	4603      	mov	r3, r0
 801092e:	83fb      	strh	r3, [r7, #30]
 8010930:	e00b      	b.n	801094a <ndefT5TPollerWriteSingleBlock+0xae>
            }
            else
            {
                ret = rfalNfcvPollerExtendedWriteSingleBlock(flags, uid, blockNum, wrData, ctx->subCtx.t5t.blockLen);
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 8010938:	897a      	ldrh	r2, [r7, #10]
 801093a:	7f78      	ldrb	r0, [r7, #29]
 801093c:	9300      	str	r3, [sp, #0]
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	6979      	ldr	r1, [r7, #20]
 8010942:	f00a fbf7 	bl	801b134 <rfalNfcvPollerExtendedWriteSingleBlock>
 8010946:	4603      	mov	r3, r0
 8010948:	83fb      	strh	r3, [r7, #30]
            }
        }
    }
    while( (retry-- != 0U) && ndefT5TIsTransmissionError(ret) );
 801094a:	69bb      	ldr	r3, [r7, #24]
 801094c:	1e5a      	subs	r2, r3, #1
 801094e:	61ba      	str	r2, [r7, #24]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d00b      	beq.n	801096c <ndefT5TPollerWriteSingleBlock+0xd0>
 8010954:	8bfb      	ldrh	r3, [r7, #30]
 8010956:	2b09      	cmp	r3, #9
 8010958:	d0c8      	beq.n	80108ec <ndefT5TPollerWriteSingleBlock+0x50>
 801095a:	8bfb      	ldrh	r3, [r7, #30]
 801095c:	2b15      	cmp	r3, #21
 801095e:	d0c5      	beq.n	80108ec <ndefT5TPollerWriteSingleBlock+0x50>
 8010960:	8bfb      	ldrh	r3, [r7, #30]
 8010962:	2b1b      	cmp	r3, #27
 8010964:	d0c2      	beq.n	80108ec <ndefT5TPollerWriteSingleBlock+0x50>
 8010966:	8bfb      	ldrh	r3, [r7, #30]
 8010968:	2b04      	cmp	r3, #4
 801096a:	d0bf      	beq.n	80108ec <ndefT5TPollerWriteSingleBlock+0x50>

    return ret;
 801096c:	8bfb      	ldrh	r3, [r7, #30]
}
 801096e:	4618      	mov	r0, r3
 8010970:	3720      	adds	r7, #32
 8010972:	46bd      	mov	sp, r7
 8010974:	bd80      	pop	{r7, pc}

08010976 <ndefT5TPollerLockSingleBlock>:


/*******************************************************************************/
static ReturnCode ndefT5TPollerLockSingleBlock(ndefContext *ctx, uint16_t blockNum)
{
 8010976:	b580      	push	{r7, lr}
 8010978:	b086      	sub	sp, #24
 801097a:	af00      	add	r7, sp, #0
 801097c:	6078      	str	r0, [r7, #4]
 801097e:	460b      	mov	r3, r1
 8010980:	807b      	strh	r3, [r7, #2]
    ReturnCode                ret;
    uint8_t                   flags;
    const uint8_t*            uid;
    uint32_t                  retry;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	2b00      	cmp	r3, #0
 8010986:	d003      	beq.n	8010990 <ndefT5TPollerLockSingleBlock+0x1a>
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	781b      	ldrb	r3, [r3, #0]
 801098c:	2b05      	cmp	r3, #5
 801098e:	d001      	beq.n	8010994 <ndefT5TPollerLockSingleBlock+0x1e>
    {
        return ERR_PARAM;
 8010990:	2307      	movs	r3, #7
 8010992:	e039      	b.n	8010a08 <ndefT5TPollerLockSingleBlock+0x92>
    }

    uid   = ctx->subCtx.t5t.uid;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 801099a:	60fb      	str	r3, [r7, #12]
    flags = ctx->subCtx.t5t.flags;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 80109a2:	757b      	strb	r3, [r7, #21]
    if (ctx->cc.t5t.specialFrame)
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d003      	beq.n	80109b6 <ndefT5TPollerLockSingleBlock+0x40>
    {
        flags |= (uint8_t)RFAL_NFCV_REQ_FLAG_OPTION;
 80109ae:	7d7b      	ldrb	r3, [r7, #21]
 80109b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109b4:	757b      	strb	r3, [r7, #21]
    }

    retry = NDEF_T5T_N_RETRY_ERROR;
 80109b6:	2302      	movs	r3, #2
 80109b8:	613b      	str	r3, [r7, #16]
    do
    {
        if( blockNum < NDEF_T5T_MAX_BLOCK_1_BYTE_ADDR )
 80109ba:	887b      	ldrh	r3, [r7, #2]
 80109bc:	2bff      	cmp	r3, #255	@ 0xff
 80109be:	d809      	bhi.n	80109d4 <ndefT5TPollerLockSingleBlock+0x5e>
        {
            ret = rfalNfcvPollerLockBlock(flags, uid, (uint8_t)blockNum);
 80109c0:	887b      	ldrh	r3, [r7, #2]
 80109c2:	b2da      	uxtb	r2, r3
 80109c4:	7d7b      	ldrb	r3, [r7, #21]
 80109c6:	68f9      	ldr	r1, [r7, #12]
 80109c8:	4618      	mov	r0, r3
 80109ca:	f00a fb26 	bl	801b01a <rfalNfcvPollerLockBlock>
 80109ce:	4603      	mov	r3, r0
 80109d0:	82fb      	strh	r3, [r7, #22]
 80109d2:	e007      	b.n	80109e4 <ndefT5TPollerLockSingleBlock+0x6e>
        }
        else
        {
            ret = rfalNfcvPollerExtendedLockSingleBlock(flags, uid, blockNum);
 80109d4:	887a      	ldrh	r2, [r7, #2]
 80109d6:	7d7b      	ldrb	r3, [r7, #21]
 80109d8:	68f9      	ldr	r1, [r7, #12]
 80109da:	4618      	mov	r0, r3
 80109dc:	f00a fc04 	bl	801b1e8 <rfalNfcvPollerExtendedLockSingleBlock>
 80109e0:	4603      	mov	r3, r0
 80109e2:	82fb      	strh	r3, [r7, #22]
        }
    }
    while( (retry-- != 0U) && ndefT5TIsTransmissionError(ret) );
 80109e4:	693b      	ldr	r3, [r7, #16]
 80109e6:	1e5a      	subs	r2, r3, #1
 80109e8:	613a      	str	r2, [r7, #16]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d00b      	beq.n	8010a06 <ndefT5TPollerLockSingleBlock+0x90>
 80109ee:	8afb      	ldrh	r3, [r7, #22]
 80109f0:	2b09      	cmp	r3, #9
 80109f2:	d0e2      	beq.n	80109ba <ndefT5TPollerLockSingleBlock+0x44>
 80109f4:	8afb      	ldrh	r3, [r7, #22]
 80109f6:	2b15      	cmp	r3, #21
 80109f8:	d0df      	beq.n	80109ba <ndefT5TPollerLockSingleBlock+0x44>
 80109fa:	8afb      	ldrh	r3, [r7, #22]
 80109fc:	2b1b      	cmp	r3, #27
 80109fe:	d0dc      	beq.n	80109ba <ndefT5TPollerLockSingleBlock+0x44>
 8010a00:	8afb      	ldrh	r3, [r7, #22]
 8010a02:	2b04      	cmp	r3, #4
 8010a04:	d0d9      	beq.n	80109ba <ndefT5TPollerLockSingleBlock+0x44>

    return ret;
 8010a06:	8afb      	ldrh	r3, [r7, #22]
}
 8010a08:	4618      	mov	r0, r3
 8010a0a:	3718      	adds	r7, #24
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	bd80      	pop	{r7, pc}

08010a10 <ndefT5TLockDevice>:


/*******************************************************************************/
ReturnCode ndefT5TLockDevice(ndefContext *ctx)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b086      	sub	sp, #24
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    uint32_t   numBlocks;
    uint16_t   i;

    if( (ctx == NULL) || (ctx->type != NDEF_DEV_T5T) )
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d003      	beq.n	8010a26 <ndefT5TLockDevice+0x16>
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	781b      	ldrb	r3, [r3, #0]
 8010a22:	2b05      	cmp	r3, #5
 8010a24:	d001      	beq.n	8010a2a <ndefT5TLockDevice+0x1a>
    {
        return ERR_PARAM;
 8010a26:	2307      	movs	r3, #7
 8010a28:	e034      	b.n	8010a94 <ndefT5TLockDevice+0x84>
    }

    ctx->state = NDEF_STATE_READONLY;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	2203      	movs	r2, #3
 8010a2e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    numBlocks = (ctx->areaLen + (uint32_t)ctx->cc.t5t.ccLen)/(uint32_t)ctx->subCtx.t5t.blockLen;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010a38:	687a      	ldr	r2, [r7, #4]
 8010a3a:	f892 2080 	ldrb.w	r2, [r2, #128]	@ 0x80
 8010a3e:	4413      	add	r3, r2
 8010a40:	687a      	ldr	r2, [r7, #4]
 8010a42:	f892 20c4 	ldrb.w	r2, [r2, #196]	@ 0xc4
 8010a46:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a4a:	613b      	str	r3, [r7, #16]
    if( ctx->cc.t5t.lockBlock && !ctx->subCtx.t5t.legacySTHighDensity )
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d01d      	beq.n	8010a92 <ndefT5TLockDevice+0x82>
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8010a5c:	f083 0301 	eor.w	r3, r3, #1
 8010a60:	b2db      	uxtb	r3, r3
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d015      	beq.n	8010a92 <ndefT5TLockDevice+0x82>
    {
        for( i = 0; i < numBlocks; i++ )
 8010a66:	2300      	movs	r3, #0
 8010a68:	82fb      	strh	r3, [r7, #22]
 8010a6a:	e00e      	b.n	8010a8a <ndefT5TLockDevice+0x7a>
        {
            ret = ndefT5TPollerLockSingleBlock(ctx, i);
 8010a6c:	8afb      	ldrh	r3, [r7, #22]
 8010a6e:	4619      	mov	r1, r3
 8010a70:	6878      	ldr	r0, [r7, #4]
 8010a72:	f7ff ff80 	bl	8010976 <ndefT5TPollerLockSingleBlock>
 8010a76:	4603      	mov	r3, r0
 8010a78:	81fb      	strh	r3, [r7, #14]
            if( ret != ERR_NONE )
 8010a7a:	89fb      	ldrh	r3, [r7, #14]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d001      	beq.n	8010a84 <ndefT5TLockDevice+0x74>
            {
                return ret;
 8010a80:	89fb      	ldrh	r3, [r7, #14]
 8010a82:	e007      	b.n	8010a94 <ndefT5TLockDevice+0x84>
        for( i = 0; i < numBlocks; i++ )
 8010a84:	8afb      	ldrh	r3, [r7, #22]
 8010a86:	3301      	adds	r3, #1
 8010a88:	82fb      	strh	r3, [r7, #22]
 8010a8a:	8afb      	ldrh	r3, [r7, #22]
 8010a8c:	693a      	ldr	r2, [r7, #16]
 8010a8e:	429a      	cmp	r2, r3
 8010a90:	d8ec      	bhi.n	8010a6c <ndefT5TLockDevice+0x5c>
            }
        }
    }

    return ERR_NONE;
 8010a92:	2300      	movs	r3, #0
}
 8010a94:	4618      	mov	r0, r3
 8010a96:	3718      	adds	r7, #24
 8010a98:	46bd      	mov	sp, r7
 8010a9a:	bd80      	pop	{r7, pc}

08010a9c <rfalAnalogConfigInitialize>:
 * GLOBAL FUNCTIONS
 ******************************************************************************
 */

void rfalAnalogConfigInitialize( void )
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	af00      	add	r7, sp, #0
    /* Use default Analog configuration settings in Flash by default. */

/* Check whether the Default Analog settings are to be used or custom ones */  
#ifdef RFAL_ANALOG_CONFIG_CUSTOM
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = rfalAnalogConfigCustomSettings;
 8010aa0:	4b07      	ldr	r3, [pc, #28]	@ (8010ac0 <rfalAnalogConfigInitialize+0x24>)
 8010aa2:	4a08      	ldr	r2, [pc, #32]	@ (8010ac4 <rfalAnalogConfigInitialize+0x28>)
 8010aa4:	601a      	str	r2, [r3, #0]
    gRfalAnalogConfigMgmt.configTblSize          = rfalAnalogConfigCustomSettingsLength;
 8010aa6:	4b08      	ldr	r3, [pc, #32]	@ (8010ac8 <rfalAnalogConfigInitialize+0x2c>)
 8010aa8:	881a      	ldrh	r2, [r3, #0]
 8010aaa:	4b05      	ldr	r3, [pc, #20]	@ (8010ac0 <rfalAnalogConfigInitialize+0x24>)
 8010aac:	809a      	strh	r2, [r3, #4]
#else  
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = rfalAnalogConfigDefaultSettings;
    gRfalAnalogConfigMgmt.configTblSize          = sizeof(rfalAnalogConfigDefaultSettings);
#endif
  
  gRfalAnalogConfigMgmt.ready = true;
 8010aae:	4b04      	ldr	r3, [pc, #16]	@ (8010ac0 <rfalAnalogConfigInitialize+0x24>)
 8010ab0:	2201      	movs	r2, #1
 8010ab2:	719a      	strb	r2, [r3, #6]
} /* rfalAnalogConfigInitialize() */
 8010ab4:	bf00      	nop
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010abc:	4770      	bx	lr
 8010abe:	bf00      	nop
 8010ac0:	20002ec4 	.word	0x20002ec4
 8010ac4:	0801e1a0 	.word	0x0801e1a0
 8010ac8:	0801e464 	.word	0x0801e464

08010acc <rfalSetAnalogConfig>:
    return RFAL_ERR_NONE;
} /* rfalAnalogConfigListRead() */


ReturnCode rfalSetAnalogConfig( rfalAnalogConfigId configId )
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	b086      	sub	sp, #24
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	80fb      	strh	r3, [r7, #6]
    rfalAnalogConfigOffset configOffset = 0;
 8010ad6:	2300      	movs	r3, #0
 8010ad8:	81fb      	strh	r3, [r7, #14]
    rfalAnalogConfigNum numConfigSet;
    const rfalAnalogConfigRegAddrMaskVal *configTbl;
    ReturnCode retCode = RFAL_ERR_NONE;
 8010ada:	2300      	movs	r3, #0
 8010adc:	82fb      	strh	r3, [r7, #22]
    rfalAnalogConfigNum i;
    
    if (true != gRfalAnalogConfigMgmt.ready)
 8010ade:	4b4c      	ldr	r3, [pc, #304]	@ (8010c10 <rfalSetAnalogConfig+0x144>)
 8010ae0:	799b      	ldrb	r3, [r3, #6]
 8010ae2:	f083 0301 	eor.w	r3, r3, #1
 8010ae6:	b2db      	uxtb	r3, r3
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d001      	beq.n	8010af0 <rfalSetAnalogConfig+0x24>
    {
        return RFAL_ERR_REQUEST;
 8010aec:	2305      	movs	r3, #5
 8010aee:	e08b      	b.n	8010c08 <rfalSetAnalogConfig+0x13c>
    }
    
    /* Search LUT for the specific Configuration ID. */
    while(true)
    {
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 8010af0:	f107 020e 	add.w	r2, r7, #14
 8010af4:	88fb      	ldrh	r3, [r7, #6]
 8010af6:	4611      	mov	r1, r2
 8010af8:	4618      	mov	r0, r3
 8010afa:	f000 f88b 	bl	8010c14 <rfalAnalogConfigSearch>
 8010afe:	4603      	mov	r3, r0
 8010b00:	753b      	strb	r3, [r7, #20]
        if( RFAL_ANALOG_CONFIG_LUT_NOT_FOUND == numConfigSet )
 8010b02:	7d3b      	ldrb	r3, [r7, #20]
 8010b04:	2bff      	cmp	r3, #255	@ 0xff
 8010b06:	d07d      	beq.n	8010c04 <rfalSetAnalogConfig+0x138>
        {
            break;
        }
        
        configTbl = (rfalAnalogConfigRegAddrMaskVal *)( (uintptr_t)gRfalAnalogConfigMgmt.currentAnalogConfigTbl + (uint32_t)configOffset); 
 8010b08:	4b41      	ldr	r3, [pc, #260]	@ (8010c10 <rfalSetAnalogConfig+0x144>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	461a      	mov	r2, r3
 8010b0e:	89fb      	ldrh	r3, [r7, #14]
 8010b10:	4413      	add	r3, r2
 8010b12:	613b      	str	r3, [r7, #16]
        /* Increment the offset to the next index to search from. */
        configOffset += (uint16_t)(numConfigSet * sizeof(rfalAnalogConfigRegAddrMaskVal)); 
 8010b14:	7d3b      	ldrb	r3, [r7, #20]
 8010b16:	b29b      	uxth	r3, r3
 8010b18:	009b      	lsls	r3, r3, #2
 8010b1a:	b29a      	uxth	r2, r3
 8010b1c:	89fb      	ldrh	r3, [r7, #14]
 8010b1e:	4413      	add	r3, r2
 8010b20:	b29b      	uxth	r3, r3
 8010b22:	81fb      	strh	r3, [r7, #14]
        
        if ((gRfalAnalogConfigMgmt.configTblSize + 1U) < configOffset)
 8010b24:	4b3a      	ldr	r3, [pc, #232]	@ (8010c10 <rfalSetAnalogConfig+0x144>)
 8010b26:	889b      	ldrh	r3, [r3, #4]
 8010b28:	3301      	adds	r3, #1
 8010b2a:	89fa      	ldrh	r2, [r7, #14]
 8010b2c:	4293      	cmp	r3, r2
 8010b2e:	d201      	bcs.n	8010b34 <rfalSetAnalogConfig+0x68>
        {   /* Error check make sure that the we do not access outside the configuration Table Size */
            return RFAL_ERR_NOMEM;
 8010b30:	2301      	movs	r3, #1
 8010b32:	e069      	b.n	8010c08 <rfalSetAnalogConfig+0x13c>
        }
        
        for ( i = 0; i < numConfigSet; i++)
 8010b34:	2300      	movs	r3, #0
 8010b36:	757b      	strb	r3, [r7, #21]
 8010b38:	e05f      	b.n	8010bfa <rfalSetAnalogConfig+0x12e>
        {
            if( (RFAL_GETU16(configTbl[i].addr) & RFAL_TEST_REG) != 0U )
 8010b3a:	7d7b      	ldrb	r3, [r7, #21]
 8010b3c:	009b      	lsls	r3, r3, #2
 8010b3e:	693a      	ldr	r2, [r7, #16]
 8010b40:	4413      	add	r3, r2
 8010b42:	781b      	ldrb	r3, [r3, #0]
 8010b44:	021b      	lsls	r3, r3, #8
 8010b46:	7d7a      	ldrb	r2, [r7, #21]
 8010b48:	0092      	lsls	r2, r2, #2
 8010b4a:	6939      	ldr	r1, [r7, #16]
 8010b4c:	440a      	add	r2, r1
 8010b4e:	7852      	ldrb	r2, [r2, #1]
 8010b50:	4313      	orrs	r3, r2
 8010b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d027      	beq.n	8010baa <rfalSetAnalogConfig+0xde>
            {
                RFAL_EXIT_ON_ERR(retCode, rfalChipChangeTestRegBits( (RFAL_GETU16(configTbl[i].addr) & ~RFAL_TEST_REG), configTbl[i].mask, configTbl[i].val) );
 8010b5a:	7d7b      	ldrb	r3, [r7, #21]
 8010b5c:	009b      	lsls	r3, r3, #2
 8010b5e:	693a      	ldr	r2, [r7, #16]
 8010b60:	4413      	add	r3, r2
 8010b62:	781b      	ldrb	r3, [r3, #0]
 8010b64:	b21b      	sxth	r3, r3
 8010b66:	021b      	lsls	r3, r3, #8
 8010b68:	b21a      	sxth	r2, r3
 8010b6a:	7d7b      	ldrb	r3, [r7, #21]
 8010b6c:	009b      	lsls	r3, r3, #2
 8010b6e:	6939      	ldr	r1, [r7, #16]
 8010b70:	440b      	add	r3, r1
 8010b72:	785b      	ldrb	r3, [r3, #1]
 8010b74:	b21b      	sxth	r3, r3
 8010b76:	4313      	orrs	r3, r2
 8010b78:	b21b      	sxth	r3, r3
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010b80:	b298      	uxth	r0, r3
 8010b82:	7d7b      	ldrb	r3, [r7, #21]
 8010b84:	009b      	lsls	r3, r3, #2
 8010b86:	693a      	ldr	r2, [r7, #16]
 8010b88:	4413      	add	r3, r2
 8010b8a:	7899      	ldrb	r1, [r3, #2]
 8010b8c:	7d7b      	ldrb	r3, [r7, #21]
 8010b8e:	009b      	lsls	r3, r3, #2
 8010b90:	693a      	ldr	r2, [r7, #16]
 8010b92:	4413      	add	r3, r2
 8010b94:	78db      	ldrb	r3, [r3, #3]
 8010b96:	461a      	mov	r2, r3
 8010b98:	f7f4 fed0 	bl	800593c <rfalChipChangeTestRegBits>
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	82fb      	strh	r3, [r7, #22]
 8010ba0:	8afb      	ldrh	r3, [r7, #22]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d026      	beq.n	8010bf4 <rfalSetAnalogConfig+0x128>
 8010ba6:	8afb      	ldrh	r3, [r7, #22]
 8010ba8:	e02e      	b.n	8010c08 <rfalSetAnalogConfig+0x13c>
            }
            else
            {
                RFAL_EXIT_ON_ERR(retCode, rfalChipChangeRegBits( RFAL_GETU16(configTbl[i].addr), configTbl[i].mask, configTbl[i].val) );
 8010baa:	7d7b      	ldrb	r3, [r7, #21]
 8010bac:	009b      	lsls	r3, r3, #2
 8010bae:	693a      	ldr	r2, [r7, #16]
 8010bb0:	4413      	add	r3, r2
 8010bb2:	781b      	ldrb	r3, [r3, #0]
 8010bb4:	b21b      	sxth	r3, r3
 8010bb6:	021b      	lsls	r3, r3, #8
 8010bb8:	b21a      	sxth	r2, r3
 8010bba:	7d7b      	ldrb	r3, [r7, #21]
 8010bbc:	009b      	lsls	r3, r3, #2
 8010bbe:	6939      	ldr	r1, [r7, #16]
 8010bc0:	440b      	add	r3, r1
 8010bc2:	785b      	ldrb	r3, [r3, #1]
 8010bc4:	b21b      	sxth	r3, r3
 8010bc6:	4313      	orrs	r3, r2
 8010bc8:	b21b      	sxth	r3, r3
 8010bca:	b298      	uxth	r0, r3
 8010bcc:	7d7b      	ldrb	r3, [r7, #21]
 8010bce:	009b      	lsls	r3, r3, #2
 8010bd0:	693a      	ldr	r2, [r7, #16]
 8010bd2:	4413      	add	r3, r2
 8010bd4:	7899      	ldrb	r1, [r3, #2]
 8010bd6:	7d7b      	ldrb	r3, [r7, #21]
 8010bd8:	009b      	lsls	r3, r3, #2
 8010bda:	693a      	ldr	r2, [r7, #16]
 8010bdc:	4413      	add	r3, r2
 8010bde:	78db      	ldrb	r3, [r3, #3]
 8010be0:	461a      	mov	r2, r3
 8010be2:	f7f4 fe89 	bl	80058f8 <rfalChipChangeRegBits>
 8010be6:	4603      	mov	r3, r0
 8010be8:	82fb      	strh	r3, [r7, #22]
 8010bea:	8afb      	ldrh	r3, [r7, #22]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d001      	beq.n	8010bf4 <rfalSetAnalogConfig+0x128>
 8010bf0:	8afb      	ldrh	r3, [r7, #22]
 8010bf2:	e009      	b.n	8010c08 <rfalSetAnalogConfig+0x13c>
        for ( i = 0; i < numConfigSet; i++)
 8010bf4:	7d7b      	ldrb	r3, [r7, #21]
 8010bf6:	3301      	adds	r3, #1
 8010bf8:	757b      	strb	r3, [r7, #21]
 8010bfa:	7d7a      	ldrb	r2, [r7, #21]
 8010bfc:	7d3b      	ldrb	r3, [r7, #20]
 8010bfe:	429a      	cmp	r2, r3
 8010c00:	d39b      	bcc.n	8010b3a <rfalSetAnalogConfig+0x6e>
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 8010c02:	e775      	b.n	8010af0 <rfalSetAnalogConfig+0x24>
            break;
 8010c04:	bf00      	nop
            }
        }
        
    } /* while(found Analog Config Id) */
    
    return retCode;
 8010c06:	8afb      	ldrh	r3, [r7, #22]
    
} /* rfalSetAnalogConfig() */
 8010c08:	4618      	mov	r0, r3
 8010c0a:	3718      	adds	r7, #24
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	bd80      	pop	{r7, pc}
 8010c10:	20002ec4 	.word	0x20002ec4

08010c14 <rfalAnalogConfigSearch>:
 * \return number of Configuration Sets
 * \return #RFAL_ANALOG_CONFIG_LUT_NOT_FOUND in case Configuration ID is not found.
 *****************************************************************************
 */
static rfalAnalogConfigNum rfalAnalogConfigSearch( rfalAnalogConfigId configId, uint16_t *configOffset )
{
 8010c14:	b480      	push	{r7}
 8010c16:	b087      	sub	sp, #28
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	6039      	str	r1, [r7, #0]
 8010c1e:	80fb      	strh	r3, [r7, #6]
    rfalAnalogConfigId configIdMaskVal;
    const uint8_t *configTbl;
    const uint8_t *currentConfigTbl;
    uint16_t i;
    
    currentConfigTbl = gRfalAnalogConfigMgmt.currentAnalogConfigTbl;
 8010c20:	4b31      	ldr	r3, [pc, #196]	@ (8010ce8 <rfalAnalogConfigSearch+0xd4>)
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	613b      	str	r3, [r7, #16]
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
                       |((RFAL_ANALOG_CONFIG_TECH_CHIP == RFAL_ANALOG_CONFIG_ID_GET_TECH(configId)) ? (RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_CHIP_SPECIFIC_MASK) : configId)
 8010c26:	88fb      	ldrh	r3, [r7, #6]
 8010c28:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 8010c2c:	b29b      	uxth	r3, r3
                       |((RFAL_ANALOG_CONFIG_NO_DIRECTION == RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId)) ? RFAL_ANALOG_CONFIG_DIRECTION_MASK : configId)
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d00a      	beq.n	8010c48 <rfalAnalogConfigSearch+0x34>
 8010c32:	88fb      	ldrh	r3, [r7, #6]
 8010c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c40:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8010c44:	b29a      	uxth	r2, r3
 8010c46:	e001      	b.n	8010c4c <rfalAnalogConfigSearch+0x38>
 8010c48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010c4c:	88fb      	ldrh	r3, [r7, #6]
 8010c4e:	f003 030f 	and.w	r3, r3, #15
 8010c52:	b29b      	uxth	r3, r3
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d001      	beq.n	8010c5c <rfalAnalogConfigSearch+0x48>
 8010c58:	88fb      	ldrh	r3, [r7, #6]
 8010c5a:	e000      	b.n	8010c5e <rfalAnalogConfigSearch+0x4a>
 8010c5c:	230f      	movs	r3, #15
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
 8010c5e:	4313      	orrs	r3, r2
 8010c60:	82fb      	strh	r3, [r7, #22]
                       );
    
    
    /* When specific ConfigIDs are to be used, override search mask */
    if( (RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId) == RFAL_ANALOG_CONFIG_DPO) )
 8010c62:	88fb      	ldrh	r3, [r7, #6]
 8010c64:	f003 030f 	and.w	r3, r3, #15
 8010c68:	b29b      	uxth	r3, r3
 8010c6a:	2b04      	cmp	r3, #4
 8010c6c:	d102      	bne.n	8010c74 <rfalAnalogConfigSearch+0x60>
    {
        configIdMaskVal = (RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK | RFAL_ANALOG_CONFIG_DIRECTION_MASK);
 8010c6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c72:	82fb      	strh	r3, [r7, #22]
    }
    
    
    i = *configOffset;
 8010c74:	683b      	ldr	r3, [r7, #0]
 8010c76:	881b      	ldrh	r3, [r3, #0]
 8010c78:	82bb      	strh	r3, [r7, #20]
    while (i < gRfalAnalogConfigMgmt.configTblSize)
 8010c7a:	e029      	b.n	8010cd0 <rfalAnalogConfigSearch+0xbc>
    {
        configTbl = &currentConfigTbl[i];
 8010c7c:	8abb      	ldrh	r3, [r7, #20]
 8010c7e:	693a      	ldr	r2, [r7, #16]
 8010c80:	4413      	add	r3, r2
 8010c82:	60fb      	str	r3, [r7, #12]
        foundConfigId = RFAL_GETU16(configTbl);
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	781b      	ldrb	r3, [r3, #0]
 8010c88:	b21b      	sxth	r3, r3
 8010c8a:	021b      	lsls	r3, r3, #8
 8010c8c:	b21a      	sxth	r2, r3
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	3301      	adds	r3, #1
 8010c92:	781b      	ldrb	r3, [r3, #0]
 8010c94:	b21b      	sxth	r3, r3
 8010c96:	4313      	orrs	r3, r2
 8010c98:	b21b      	sxth	r3, r3
 8010c9a:	817b      	strh	r3, [r7, #10]
        if (configId == (foundConfigId & configIdMaskVal))
 8010c9c:	897a      	ldrh	r2, [r7, #10]
 8010c9e:	8afb      	ldrh	r3, [r7, #22]
 8010ca0:	4013      	ands	r3, r2
 8010ca2:	b29b      	uxth	r3, r3
 8010ca4:	88fa      	ldrh	r2, [r7, #6]
 8010ca6:	429a      	cmp	r2, r3
 8010ca8:	d108      	bne.n	8010cbc <rfalAnalogConfigSearch+0xa8>
        {
            *configOffset = (uint16_t)(i + sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum));
 8010caa:	8abb      	ldrh	r3, [r7, #20]
 8010cac:	3303      	adds	r3, #3
 8010cae:	b29a      	uxth	r2, r3
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	801a      	strh	r2, [r3, #0]
            return configTbl[sizeof(rfalAnalogConfigId)];
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	3302      	adds	r3, #2
 8010cb8:	781b      	ldrb	r3, [r3, #0]
 8010cba:	e00f      	b.n	8010cdc <rfalAnalogConfigSearch+0xc8>
        }
        
        /* If Config Id does not match, increment to next Configuration Id */
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
                        + (configTbl[sizeof(rfalAnalogConfigId)] * sizeof(rfalAnalogConfigRegAddrMaskVal) )
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	3302      	adds	r3, #2
 8010cc0:	781b      	ldrb	r3, [r3, #0]
 8010cc2:	009b      	lsls	r3, r3, #2
 8010cc4:	b29a      	uxth	r2, r3
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
 8010cc6:	8abb      	ldrh	r3, [r7, #20]
 8010cc8:	4413      	add	r3, r2
 8010cca:	b29b      	uxth	r3, r3
 8010ccc:	3303      	adds	r3, #3
 8010cce:	82bb      	strh	r3, [r7, #20]
    while (i < gRfalAnalogConfigMgmt.configTblSize)
 8010cd0:	4b05      	ldr	r3, [pc, #20]	@ (8010ce8 <rfalAnalogConfigSearch+0xd4>)
 8010cd2:	889b      	ldrh	r3, [r3, #4]
 8010cd4:	8aba      	ldrh	r2, [r7, #20]
 8010cd6:	429a      	cmp	r2, r3
 8010cd8:	d3d0      	bcc.n	8010c7c <rfalAnalogConfigSearch+0x68>
                        );
    } /* for */
    
    return RFAL_ANALOG_CONFIG_LUT_NOT_FOUND;
 8010cda:	23ff      	movs	r3, #255	@ 0xff
} /* rfalAnalogConfigSearch() */
 8010cdc:	4618      	mov	r0, r3
 8010cde:	371c      	adds	r7, #28
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce6:	4770      	bx	lr
 8010ce8:	20002ec4 	.word	0x20002ec4

08010cec <rfalCrcCalculateCcitt>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
uint16_t rfalCrcCalculateCcitt(uint16_t preloadValue, const uint8_t* buf, uint16_t length)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	6039      	str	r1, [r7, #0]
 8010cf6:	80fb      	strh	r3, [r7, #6]
 8010cf8:	4613      	mov	r3, r2
 8010cfa:	80bb      	strh	r3, [r7, #4]
    uint16_t crc = preloadValue;
 8010cfc:	88fb      	ldrh	r3, [r7, #6]
 8010cfe:	81fb      	strh	r3, [r7, #14]
    uint16_t index;

    for (index = 0; index < length; index++)
 8010d00:	2300      	movs	r3, #0
 8010d02:	81bb      	strh	r3, [r7, #12]
 8010d04:	e00d      	b.n	8010d22 <rfalCrcCalculateCcitt+0x36>
    {
        crc = rfalCrcUpdateCcitt(crc, buf[index]);
 8010d06:	89bb      	ldrh	r3, [r7, #12]
 8010d08:	683a      	ldr	r2, [r7, #0]
 8010d0a:	4413      	add	r3, r2
 8010d0c:	781a      	ldrb	r2, [r3, #0]
 8010d0e:	89fb      	ldrh	r3, [r7, #14]
 8010d10:	4611      	mov	r1, r2
 8010d12:	4618      	mov	r0, r3
 8010d14:	f000 f80e 	bl	8010d34 <rfalCrcUpdateCcitt>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	81fb      	strh	r3, [r7, #14]
    for (index = 0; index < length; index++)
 8010d1c:	89bb      	ldrh	r3, [r7, #12]
 8010d1e:	3301      	adds	r3, #1
 8010d20:	81bb      	strh	r3, [r7, #12]
 8010d22:	89ba      	ldrh	r2, [r7, #12]
 8010d24:	88bb      	ldrh	r3, [r7, #4]
 8010d26:	429a      	cmp	r2, r3
 8010d28:	d3ed      	bcc.n	8010d06 <rfalCrcCalculateCcitt+0x1a>
    }

    return crc;
 8010d2a:	89fb      	ldrh	r3, [r7, #14]
}
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	3710      	adds	r7, #16
 8010d30:	46bd      	mov	sp, r7
 8010d32:	bd80      	pop	{r7, pc}

08010d34 <rfalCrcUpdateCcitt>:
******************************************************************************
* LOCAL FUNCTIONS
******************************************************************************
*/
static uint16_t rfalCrcUpdateCcitt(uint16_t crcSeed, uint8_t dataByte)
{
 8010d34:	b480      	push	{r7}
 8010d36:	b085      	sub	sp, #20
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	460a      	mov	r2, r1
 8010d3e:	80fb      	strh	r3, [r7, #6]
 8010d40:	4613      	mov	r3, r2
 8010d42:	717b      	strb	r3, [r7, #5]
    uint16_t crc = crcSeed;
 8010d44:	88fb      	ldrh	r3, [r7, #6]
 8010d46:	81fb      	strh	r3, [r7, #14]
    uint8_t  dat = dataByte;
 8010d48:	797b      	ldrb	r3, [r7, #5]
 8010d4a:	737b      	strb	r3, [r7, #13]
    
    dat ^= (uint8_t)(crc & 0xFFU);
 8010d4c:	89fb      	ldrh	r3, [r7, #14]
 8010d4e:	b2da      	uxtb	r2, r3
 8010d50:	7b7b      	ldrb	r3, [r7, #13]
 8010d52:	4053      	eors	r3, r2
 8010d54:	737b      	strb	r3, [r7, #13]
    dat ^= (dat << 4);
 8010d56:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010d5a:	011b      	lsls	r3, r3, #4
 8010d5c:	b25a      	sxtb	r2, r3
 8010d5e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010d62:	4053      	eors	r3, r2
 8010d64:	b25b      	sxtb	r3, r3
 8010d66:	737b      	strb	r3, [r7, #13]

    crc = (crc >> 8)^(((uint16_t) dat) << 8)^(((uint16_t) dat) << 3)^(((uint16_t) dat) >> 4);
 8010d68:	89fb      	ldrh	r3, [r7, #14]
 8010d6a:	0a1b      	lsrs	r3, r3, #8
 8010d6c:	b29b      	uxth	r3, r3
 8010d6e:	b21a      	sxth	r2, r3
 8010d70:	7b7b      	ldrb	r3, [r7, #13]
 8010d72:	b21b      	sxth	r3, r3
 8010d74:	021b      	lsls	r3, r3, #8
 8010d76:	b21b      	sxth	r3, r3
 8010d78:	4053      	eors	r3, r2
 8010d7a:	b21a      	sxth	r2, r3
 8010d7c:	7b7b      	ldrb	r3, [r7, #13]
 8010d7e:	b21b      	sxth	r3, r3
 8010d80:	00db      	lsls	r3, r3, #3
 8010d82:	b21b      	sxth	r3, r3
 8010d84:	4053      	eors	r3, r2
 8010d86:	b21a      	sxth	r2, r3
 8010d88:	7b7b      	ldrb	r3, [r7, #13]
 8010d8a:	091b      	lsrs	r3, r3, #4
 8010d8c:	b2db      	uxtb	r3, r3
 8010d8e:	b21b      	sxth	r3, r3
 8010d90:	4053      	eors	r3, r2
 8010d92:	b21b      	sxth	r3, r3
 8010d94:	81fb      	strh	r3, [r7, #14]

    return crc;
 8010d96:	89fb      	ldrh	r3, [r7, #14]
}
 8010d98:	4618      	mov	r0, r3
 8010d9a:	3714      	adds	r7, #20
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da2:	4770      	bx	lr

08010da4 <rfalIso15693PhyConfigure>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
ReturnCode rfalIso15693PhyConfigure(const rfalIso15693PhyConfig_t* config, const struct iso15693StreamConfig ** needed_stream_config  )
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b082      	sub	sp, #8
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
 8010dac:	6039      	str	r1, [r7, #0]
        .report_period_length = 3, /*!< 8=2^3 the length of the reporting period */
    };
    
    
    /* make a copy of the configuration */
    RFAL_MEMCPY( (uint8_t*)&gIso15693PhyConfig, (const uint8_t*)config, sizeof(rfalIso15693PhyConfig_t));
 8010dae:	2208      	movs	r2, #8
 8010db0:	6879      	ldr	r1, [r7, #4]
 8010db2:	480d      	ldr	r0, [pc, #52]	@ (8010de8 <rfalIso15693PhyConfigure+0x44>)
 8010db4:	f00b fb7a 	bl	801c4ac <memcpy>
    
    if ( config->speedMode <= 3U)
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	685b      	ldr	r3, [r3, #4]
 8010dbc:	2b03      	cmp	r3, #3
 8010dbe:	d808      	bhi.n	8010dd2 <rfalIso15693PhyConfigure+0x2e>
    { /* If valid speed mode adjust report period accordingly */
        auxConfig.report_period_length = (3U - (uint8_t)config->speedMode);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	685b      	ldr	r3, [r3, #4]
 8010dc4:	b2db      	uxtb	r3, r3
 8010dc6:	f1c3 0303 	rsb	r3, r3, #3
 8010dca:	b2da      	uxtb	r2, r3
 8010dcc:	4b07      	ldr	r3, [pc, #28]	@ (8010dec <rfalIso15693PhyConfigure+0x48>)
 8010dce:	70da      	strb	r2, [r3, #3]
 8010dd0:	e002      	b.n	8010dd8 <rfalIso15693PhyConfigure+0x34>
    }
    else
    { /* If invalid default to normal (high) speed */
        auxConfig.report_period_length = 3;
 8010dd2:	4b06      	ldr	r3, [pc, #24]	@ (8010dec <rfalIso15693PhyConfigure+0x48>)
 8010dd4:	2203      	movs	r2, #3
 8010dd6:	70da      	strb	r2, [r3, #3]
    }

    *needed_stream_config = &auxConfig;
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	4a04      	ldr	r2, [pc, #16]	@ (8010dec <rfalIso15693PhyConfigure+0x48>)
 8010ddc:	601a      	str	r2, [r3, #0]

    return RFAL_ERR_NONE;
 8010dde:	2300      	movs	r3, #0
}
 8010de0:	4618      	mov	r0, r3
 8010de2:	3708      	adds	r7, #8
 8010de4:	46bd      	mov	sp, r7
 8010de6:	bd80      	pop	{r7, pc}
 8010de8:	20002ecc 	.word	0x20002ecc
 8010dec:	20000048 	.word	0x20000048

08010df0 <rfalIso15693VCDCode>:
}

ReturnCode rfalIso15693VCDCode(uint8_t* buffer, uint16_t length, bool sendCrc, bool sendFlags, bool picopassMode,
                   uint16_t *subbit_total_length, uint16_t *offset,
                   uint8_t* outbuf, uint16_t outBufSize, uint16_t* actOutBufSize)
{
 8010df0:	b590      	push	{r4, r7, lr}
 8010df2:	b08b      	sub	sp, #44	@ 0x2c
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
 8010df8:	4608      	mov	r0, r1
 8010dfa:	4611      	mov	r1, r2
 8010dfc:	461a      	mov	r2, r3
 8010dfe:	4603      	mov	r3, r0
 8010e00:	807b      	strh	r3, [r7, #2]
 8010e02:	460b      	mov	r3, r1
 8010e04:	707b      	strb	r3, [r7, #1]
 8010e06:	4613      	mov	r3, r2
 8010e08:	703b      	strb	r3, [r7, #0]
    ReturnCode err = RFAL_ERR_NONE;
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t eof, sof;
    uint8_t transbuf[2];
    uint16_t crc = 0;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	847b      	strh	r3, [r7, #34]	@ 0x22
    ReturnCode (*txFunc)(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen);
    uint8_t crc_len;
    uint8_t* outputBuf;
    uint16_t outputBufSize;

    crc_len = (uint8_t)((sendCrc)?2:0);
 8010e12:	787b      	ldrb	r3, [r7, #1]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d001      	beq.n	8010e1c <rfalIso15693VCDCode+0x2c>
 8010e18:	2302      	movs	r3, #2
 8010e1a:	e000      	b.n	8010e1e <rfalIso15693VCDCode+0x2e>
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	757b      	strb	r3, [r7, #21]

    *actOutBufSize = 0;
 8010e20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e22:	2200      	movs	r2, #0
 8010e24:	801a      	strh	r2, [r3, #0]

    if (ISO15693_VCD_CODING_1_4 == gIso15693PhyConfig.coding)
 8010e26:	4b95      	ldr	r3, [pc, #596]	@ (801107c <rfalIso15693VCDCode+0x28c>)
 8010e28:	781b      	ldrb	r3, [r3, #0]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d117      	bne.n	8010e5e <rfalIso15693VCDCode+0x6e>
    {
        sof = ISO15693_DAT_SOF_1_4;
 8010e2e:	2321      	movs	r3, #33	@ 0x21
 8010e30:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        eof = ISO15693_DAT_EOF_1_4;
 8010e34:	2304      	movs	r3, #4
 8010e36:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        txFunc = rfalIso15693PhyVCDCode1Of4;
 8010e3a:	4b91      	ldr	r3, [pc, #580]	@ (8011080 <rfalIso15693VCDCode+0x290>)
 8010e3c:	61fb      	str	r3, [r7, #28]
        *subbit_total_length = (
                ( 1U  /* SOF */
                  + ((length + (uint16_t)crc_len) * 4U)
 8010e3e:	887a      	ldrh	r2, [r7, #2]
 8010e40:	7d7b      	ldrb	r3, [r7, #21]
 8010e42:	4413      	add	r3, r2
                  + 1U) /* EOF */
 8010e44:	b29b      	uxth	r3, r3
 8010e46:	009b      	lsls	r3, r3, #2
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	3302      	adds	r3, #2
 8010e4c:	b29a      	uxth	r2, r3
        *subbit_total_length = (
 8010e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e50:	801a      	strh	r2, [r3, #0]
                );
        if (outBufSize < 5U) { /* 5 should be safe: enough for sof + 1byte data in 1of4 */
 8010e52:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8010e56:	2b04      	cmp	r3, #4
 8010e58:	d823      	bhi.n	8010ea2 <rfalIso15693VCDCode+0xb2>
            return RFAL_ERR_NOMEM;
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	e13c      	b.n	80110d8 <rfalIso15693VCDCode+0x2e8>
        }
    }
    else
    {
        sof = ISO15693_DAT_SOF_1_256;
 8010e5e:	2381      	movs	r3, #129	@ 0x81
 8010e60:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        eof = ISO15693_DAT_EOF_1_256;
 8010e64:	2304      	movs	r3, #4
 8010e66:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        txFunc = rfalIso15693PhyVCDCode1Of256;
 8010e6a:	4b86      	ldr	r3, [pc, #536]	@ (8011084 <rfalIso15693VCDCode+0x294>)
 8010e6c:	61fb      	str	r3, [r7, #28]
        *subbit_total_length = (
                ( 1U  /* SOF */
                  + ((length + (uint16_t)crc_len) * 64U) 
 8010e6e:	887a      	ldrh	r2, [r7, #2]
 8010e70:	7d7b      	ldrb	r3, [r7, #21]
 8010e72:	4413      	add	r3, r2
                  + 1U) /* EOF */
 8010e74:	b29b      	uxth	r3, r3
 8010e76:	019b      	lsls	r3, r3, #6
 8010e78:	b29b      	uxth	r3, r3
 8010e7a:	3302      	adds	r3, #2
 8010e7c:	b29a      	uxth	r2, r3
        *subbit_total_length = (
 8010e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e80:	801a      	strh	r2, [r3, #0]
                );

        if (*offset != 0U)
 8010e82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010e84:	881b      	ldrh	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d005      	beq.n	8010e96 <rfalIso15693VCDCode+0xa6>
        {
            if (outBufSize < 64U) { /* 64 should be safe: enough a single byte data in 1of256 */
 8010e8a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8010e8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8010e90:	d807      	bhi.n	8010ea2 <rfalIso15693VCDCode+0xb2>
                return RFAL_ERR_NOMEM;
 8010e92:	2301      	movs	r3, #1
 8010e94:	e120      	b.n	80110d8 <rfalIso15693VCDCode+0x2e8>
            }
        }
        else
        {
            if (outBufSize < 65U) { /* At beginning of a frame we need at least 65 bytes to start: enough for sof + 1byte data in 1of256 */
 8010e96:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8010e9a:	2b40      	cmp	r3, #64	@ 0x40
 8010e9c:	d801      	bhi.n	8010ea2 <rfalIso15693VCDCode+0xb2>
                return RFAL_ERR_NOMEM;
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	e11a      	b.n	80110d8 <rfalIso15693VCDCode+0x2e8>
            }
        }
    }

    if (length == 0U)
 8010ea2:	887b      	ldrh	r3, [r7, #2]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d102      	bne.n	8010eae <rfalIso15693VCDCode+0xbe>
    {
        *subbit_total_length = 1;
 8010ea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010eaa:	2201      	movs	r2, #1
 8010eac:	801a      	strh	r2, [r3, #0]
    }

    if ((length != 0U) && (0U == *offset) && sendFlags && (!picopassMode))
 8010eae:	887b      	ldrh	r3, [r7, #2]
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d01b      	beq.n	8010eec <rfalIso15693VCDCode+0xfc>
 8010eb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eb6:	881b      	ldrh	r3, [r3, #0]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d117      	bne.n	8010eec <rfalIso15693VCDCode+0xfc>
 8010ebc:	783b      	ldrb	r3, [r7, #0]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d014      	beq.n	8010eec <rfalIso15693VCDCode+0xfc>
 8010ec2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8010ec6:	f083 0301 	eor.w	r3, r3, #1
 8010eca:	b2db      	uxtb	r3, r3
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d00d      	beq.n	8010eec <rfalIso15693VCDCode+0xfc>
    {
        /* set high datarate flag */
        buffer[0] |= (uint8_t)ISO15693_REQ_FLAG_HIGH_DATARATE;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	781b      	ldrb	r3, [r3, #0]
 8010ed4:	f043 0302 	orr.w	r3, r3, #2
 8010ed8:	b2da      	uxtb	r2, r3
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	701a      	strb	r2, [r3, #0]
        /* clear sub-carrier flag - we only support single sub-carrier */
        buffer[0] = (uint8_t)(buffer[0] & ~ISO15693_REQ_FLAG_TWO_SUBCARRIERS);  /* MISRA 10.3 */
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	781b      	ldrb	r3, [r3, #0]
 8010ee2:	f023 0301 	bic.w	r3, r3, #1
 8010ee6:	b2da      	uxtb	r2, r3
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	701a      	strb	r2, [r3, #0]
    }

    outputBuf = outbuf;             /* MISRA 17.8: Use intermediate variable */
 8010eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010eee:	61bb      	str	r3, [r7, #24]
    outputBufSize = outBufSize;     /* MISRA 17.8: Use intermediate variable */
 8010ef0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8010ef4:	82fb      	strh	r3, [r7, #22]

    /* Send SOF if at 0 offset */
    if ((length != 0U) && (0U == *offset))
 8010ef6:	887b      	ldrh	r3, [r7, #2]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d03b      	beq.n	8010f74 <rfalIso15693VCDCode+0x184>
 8010efc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010efe:	881b      	ldrh	r3, [r3, #0]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d137      	bne.n	8010f74 <rfalIso15693VCDCode+0x184>
    {
        *outputBuf = sof; 
 8010f04:	69bb      	ldr	r3, [r7, #24]
 8010f06:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8010f0a:	701a      	strb	r2, [r3, #0]
        (*actOutBufSize)++;
 8010f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f0e:	881b      	ldrh	r3, [r3, #0]
 8010f10:	3301      	adds	r3, #1
 8010f12:	b29a      	uxth	r2, r3
 8010f14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f16:	801a      	strh	r2, [r3, #0]
        outputBufSize--;
 8010f18:	8afb      	ldrh	r3, [r7, #22]
 8010f1a:	3b01      	subs	r3, #1
 8010f1c:	82fb      	strh	r3, [r7, #22]
        outputBuf++;
 8010f1e:	69bb      	ldr	r3, [r7, #24]
 8010f20:	3301      	adds	r3, #1
 8010f22:	61bb      	str	r3, [r7, #24]
    }

    while ((*offset < length) && (err == RFAL_ERR_NONE))
 8010f24:	e026      	b.n	8010f74 <rfalIso15693VCDCode+0x184>
    {
        uint16_t filled_size;
        /* send data */
        err = txFunc(buffer[*offset], outputBuf, outputBufSize, &filled_size);
 8010f26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f28:	881b      	ldrh	r3, [r3, #0]
 8010f2a:	461a      	mov	r2, r3
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	4413      	add	r3, r2
 8010f30:	7818      	ldrb	r0, [r3, #0]
 8010f32:	f107 030e 	add.w	r3, r7, #14
 8010f36:	8afa      	ldrh	r2, [r7, #22]
 8010f38:	69fc      	ldr	r4, [r7, #28]
 8010f3a:	69b9      	ldr	r1, [r7, #24]
 8010f3c:	47a0      	blx	r4
 8010f3e:	4603      	mov	r3, r0
 8010f40:	84fb      	strh	r3, [r7, #38]	@ 0x26
        (*actOutBufSize) += filled_size;
 8010f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f44:	881a      	ldrh	r2, [r3, #0]
 8010f46:	89fb      	ldrh	r3, [r7, #14]
 8010f48:	4413      	add	r3, r2
 8010f4a:	b29a      	uxth	r2, r3
 8010f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f4e:	801a      	strh	r2, [r3, #0]
        outputBuf = &outputBuf[filled_size];	/* MISRA 18.4: Avoid pointer arithmetic */
 8010f50:	89fb      	ldrh	r3, [r7, #14]
 8010f52:	461a      	mov	r2, r3
 8010f54:	69bb      	ldr	r3, [r7, #24]
 8010f56:	4413      	add	r3, r2
 8010f58:	61bb      	str	r3, [r7, #24]
        outputBufSize -= filled_size;
 8010f5a:	89fb      	ldrh	r3, [r7, #14]
 8010f5c:	8afa      	ldrh	r2, [r7, #22]
 8010f5e:	1ad3      	subs	r3, r2, r3
 8010f60:	82fb      	strh	r3, [r7, #22]
        if (err == RFAL_ERR_NONE) {
 8010f62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d105      	bne.n	8010f74 <rfalIso15693VCDCode+0x184>
            (*offset)++;
 8010f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f6a:	881b      	ldrh	r3, [r3, #0]
 8010f6c:	3301      	adds	r3, #1
 8010f6e:	b29a      	uxth	r2, r3
 8010f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f72:	801a      	strh	r2, [r3, #0]
    while ((*offset < length) && (err == RFAL_ERR_NONE))
 8010f74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010f76:	881b      	ldrh	r3, [r3, #0]
 8010f78:	887a      	ldrh	r2, [r7, #2]
 8010f7a:	429a      	cmp	r2, r3
 8010f7c:	d902      	bls.n	8010f84 <rfalIso15693VCDCode+0x194>
 8010f7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d0d0      	beq.n	8010f26 <rfalIso15693VCDCode+0x136>
        }
    }
    if (err != RFAL_ERR_NONE) {
 8010f84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d065      	beq.n	8011056 <rfalIso15693VCDCode+0x266>
        return RFAL_ERR_AGAIN;
 8010f8a:	230d      	movs	r3, #13
 8010f8c:	e0a4      	b.n	80110d8 <rfalIso15693VCDCode+0x2e8>
    }

    while ((err == RFAL_ERR_NONE) && sendCrc && (*offset < (length + 2U)))
    {
        uint16_t filled_size;
        if ((0U==crc) && (length != 0U))
 8010f8e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d12e      	bne.n	8010ff2 <rfalIso15693VCDCode+0x202>
 8010f94:	887b      	ldrh	r3, [r7, #2]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d02b      	beq.n	8010ff2 <rfalIso15693VCDCode+0x202>
        {
            crc = rfalCrcCalculateCcitt( (uint16_t) ((picopassMode) ? 0xE012U : 0xFFFFU),        /* In PicoPass Mode a different Preset Value is used   */
 8010f9a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d002      	beq.n	8010fa8 <rfalIso15693VCDCode+0x1b8>
 8010fa2:	f24e 0012 	movw	r0, #57362	@ 0xe012
 8010fa6:	e001      	b.n	8010fac <rfalIso15693VCDCode+0x1bc>
 8010fa8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8010fac:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d002      	beq.n	8010fba <rfalIso15693VCDCode+0x1ca>
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	3301      	adds	r3, #1
 8010fb8:	e000      	b.n	8010fbc <rfalIso15693VCDCode+0x1cc>
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010fc0:	2a00      	cmp	r2, #0
 8010fc2:	d003      	beq.n	8010fcc <rfalIso15693VCDCode+0x1dc>
 8010fc4:	887a      	ldrh	r2, [r7, #2]
 8010fc6:	3a01      	subs	r2, #1
 8010fc8:	b292      	uxth	r2, r2
 8010fca:	e000      	b.n	8010fce <rfalIso15693VCDCode+0x1de>
 8010fcc:	887a      	ldrh	r2, [r7, #2]
 8010fce:	4619      	mov	r1, r3
 8010fd0:	f7ff fe8c 	bl	8010cec <rfalCrcCalculateCcitt>
 8010fd4:	4603      	mov	r3, r0
 8010fd6:	847b      	strh	r3, [r7, #34]	@ 0x22
                                                    ((picopassMode) ? (buffer + 1U) : buffer),   /* CMD byte is not taken into account in PicoPass mode */
                                                    ((picopassMode) ? (length - 1U) : length));  /* CMD byte is not taken into account in PicoPass mode */
            
            crc = (uint16_t)((picopassMode) ? crc : ~crc);
 8010fd8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8010fdc:	f083 0301 	eor.w	r3, r3, #1
 8010fe0:	b2db      	uxtb	r3, r3
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d003      	beq.n	8010fee <rfalIso15693VCDCode+0x1fe>
 8010fe6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010fe8:	43db      	mvns	r3, r3
 8010fea:	b29b      	uxth	r3, r3
 8010fec:	e000      	b.n	8010ff0 <rfalIso15693VCDCode+0x200>
 8010fee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ff0:	847b      	strh	r3, [r7, #34]	@ 0x22
        }
        /* send crc */
        transbuf[0] = (uint8_t)(crc & 0xffU);
 8010ff2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ff4:	b2db      	uxtb	r3, r3
 8010ff6:	743b      	strb	r3, [r7, #16]
        transbuf[1] = (uint8_t)((crc >> 8) & 0xffU);
 8010ff8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ffa:	0a1b      	lsrs	r3, r3, #8
 8010ffc:	b29b      	uxth	r3, r3
 8010ffe:	b2db      	uxtb	r3, r3
 8011000:	747b      	strb	r3, [r7, #17]
        err = txFunc(transbuf[*offset - length], outputBuf, outputBufSize, &filled_size);
 8011002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011004:	881b      	ldrh	r3, [r3, #0]
 8011006:	461a      	mov	r2, r3
 8011008:	887b      	ldrh	r3, [r7, #2]
 801100a:	1ad3      	subs	r3, r2, r3
 801100c:	3328      	adds	r3, #40	@ 0x28
 801100e:	443b      	add	r3, r7
 8011010:	f813 0c18 	ldrb.w	r0, [r3, #-24]
 8011014:	f107 030c 	add.w	r3, r7, #12
 8011018:	8afa      	ldrh	r2, [r7, #22]
 801101a:	69fc      	ldr	r4, [r7, #28]
 801101c:	69b9      	ldr	r1, [r7, #24]
 801101e:	47a0      	blx	r4
 8011020:	4603      	mov	r3, r0
 8011022:	84fb      	strh	r3, [r7, #38]	@ 0x26
        (*actOutBufSize) += filled_size;
 8011024:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011026:	881a      	ldrh	r2, [r3, #0]
 8011028:	89bb      	ldrh	r3, [r7, #12]
 801102a:	4413      	add	r3, r2
 801102c:	b29a      	uxth	r2, r3
 801102e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011030:	801a      	strh	r2, [r3, #0]
        outputBuf = &outputBuf[filled_size];	/* MISRA 18.4: Avoid pointer arithmetic */
 8011032:	89bb      	ldrh	r3, [r7, #12]
 8011034:	461a      	mov	r2, r3
 8011036:	69bb      	ldr	r3, [r7, #24]
 8011038:	4413      	add	r3, r2
 801103a:	61bb      	str	r3, [r7, #24]
        outputBufSize -= filled_size;
 801103c:	89bb      	ldrh	r3, [r7, #12]
 801103e:	8afa      	ldrh	r2, [r7, #22]
 8011040:	1ad3      	subs	r3, r2, r3
 8011042:	82fb      	strh	r3, [r7, #22]
        if (err == RFAL_ERR_NONE) {
 8011044:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011046:	2b00      	cmp	r3, #0
 8011048:	d105      	bne.n	8011056 <rfalIso15693VCDCode+0x266>
            (*offset)++;
 801104a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801104c:	881b      	ldrh	r3, [r3, #0]
 801104e:	3301      	adds	r3, #1
 8011050:	b29a      	uxth	r2, r3
 8011052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011054:	801a      	strh	r2, [r3, #0]
    while ((err == RFAL_ERR_NONE) && sendCrc && (*offset < (length + 2U)))
 8011056:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011058:	2b00      	cmp	r3, #0
 801105a:	d109      	bne.n	8011070 <rfalIso15693VCDCode+0x280>
 801105c:	787b      	ldrb	r3, [r7, #1]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d006      	beq.n	8011070 <rfalIso15693VCDCode+0x280>
 8011062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011064:	881b      	ldrh	r3, [r3, #0]
 8011066:	461a      	mov	r2, r3
 8011068:	887b      	ldrh	r3, [r7, #2]
 801106a:	3302      	adds	r3, #2
 801106c:	429a      	cmp	r2, r3
 801106e:	d38e      	bcc.n	8010f8e <rfalIso15693VCDCode+0x19e>
        }
    }
    if (err != RFAL_ERR_NONE) {
 8011070:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011072:	2b00      	cmp	r3, #0
 8011074:	d008      	beq.n	8011088 <rfalIso15693VCDCode+0x298>
        return RFAL_ERR_AGAIN;
 8011076:	230d      	movs	r3, #13
 8011078:	e02e      	b.n	80110d8 <rfalIso15693VCDCode+0x2e8>
 801107a:	bf00      	nop
 801107c:	20002ecc 	.word	0x20002ecc
 8011080:	0801131d 	.word	0x0801131d
 8011084:	080113c5 	.word	0x080113c5
    }

    if (((!sendCrc) && (*offset == length))
 8011088:	787b      	ldrb	r3, [r7, #1]
 801108a:	f083 0301 	eor.w	r3, r3, #1
 801108e:	b2db      	uxtb	r3, r3
 8011090:	2b00      	cmp	r3, #0
 8011092:	d004      	beq.n	801109e <rfalIso15693VCDCode+0x2ae>
 8011094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011096:	881b      	ldrh	r3, [r3, #0]
 8011098:	887a      	ldrh	r2, [r7, #2]
 801109a:	429a      	cmp	r2, r3
 801109c:	d009      	beq.n	80110b2 <rfalIso15693VCDCode+0x2c2>
            || (sendCrc && (*offset == (length + 2U))))
 801109e:	787b      	ldrb	r3, [r7, #1]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d018      	beq.n	80110d6 <rfalIso15693VCDCode+0x2e6>
 80110a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110a6:	881b      	ldrh	r3, [r3, #0]
 80110a8:	461a      	mov	r2, r3
 80110aa:	887b      	ldrh	r3, [r7, #2]
 80110ac:	3302      	adds	r3, #2
 80110ae:	429a      	cmp	r2, r3
 80110b0:	d111      	bne.n	80110d6 <rfalIso15693VCDCode+0x2e6>
    {
        *outputBuf = eof; 
 80110b2:	69bb      	ldr	r3, [r7, #24]
 80110b4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80110b8:	701a      	strb	r2, [r3, #0]
        (*actOutBufSize)++;
 80110ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110bc:	881b      	ldrh	r3, [r3, #0]
 80110be:	3301      	adds	r3, #1
 80110c0:	b29a      	uxth	r2, r3
 80110c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110c4:	801a      	strh	r2, [r3, #0]
        outputBufSize--;
 80110c6:	8afb      	ldrh	r3, [r7, #22]
 80110c8:	3b01      	subs	r3, #1
 80110ca:	82fb      	strh	r3, [r7, #22]
        outputBuf++;
 80110cc:	69bb      	ldr	r3, [r7, #24]
 80110ce:	3301      	adds	r3, #1
 80110d0:	61bb      	str	r3, [r7, #24]
    else
    {
        return RFAL_ERR_AGAIN;
    }

    return err;
 80110d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80110d4:	e000      	b.n	80110d8 <rfalIso15693VCDCode+0x2e8>
        return RFAL_ERR_AGAIN;
 80110d6:	230d      	movs	r3, #13
}
 80110d8:	4618      	mov	r0, r3
 80110da:	372c      	adds	r7, #44	@ 0x2c
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd90      	pop	{r4, r7, pc}

080110e0 <rfalIso15693VICCDecode>:
                                  uint16_t outBufLen,
                                  uint16_t* outBufPos,
                                  uint16_t* bitsBeforeCol,
                                  uint16_t ignoreBits,
                                  bool picopassMode )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b088      	sub	sp, #32
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	607a      	str	r2, [r7, #4]
 80110ea:	461a      	mov	r2, r3
 80110ec:	460b      	mov	r3, r1
 80110ee:	817b      	strh	r3, [r7, #10]
 80110f0:	4613      	mov	r3, r2
 80110f2:	813b      	strh	r3, [r7, #8]
    ReturnCode err = RFAL_ERR_NONE;
 80110f4:	2300      	movs	r3, #0
 80110f6:	83fb      	strh	r3, [r7, #30]
    uint16_t crc;
    uint16_t mp; /* Current bit position in manchester bit inBuf*/
    uint16_t bp; /* Current bit position in outBuf */

    *bitsBeforeCol = 0;
 80110f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110fa:	2200      	movs	r2, #0
 80110fc:	801a      	strh	r2, [r3, #0]
    *outBufPos = 0;
 80110fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011100:	2200      	movs	r2, #0
 8011102:	801a      	strh	r2, [r3, #0]

    /* first check for valid SOF. Since it starts with 3 unmodulated pulses it is 0x17. */
    if ((inBuf[0] & 0x1fU) != 0x17U)
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	781b      	ldrb	r3, [r3, #0]
 8011108:	f003 031f 	and.w	r3, r3, #31
 801110c:	2b17      	cmp	r3, #23
 801110e:	d001      	beq.n	8011114 <rfalIso15693VICCDecode+0x34>
    {
		ISO_15693_DEBUG("0x%x\n", iso15693PhyBitBuffer[0]);
		return RFAL_ERR_FRAMING;
 8011110:	2309      	movs	r3, #9
 8011112:	e0ff      	b.n	8011314 <rfalIso15693VICCDecode+0x234>
    }
    ISO_15693_DEBUG("SOF\n");

    if (outBufLen == 0U)
 8011114:	893b      	ldrh	r3, [r7, #8]
 8011116:	2b00      	cmp	r3, #0
 8011118:	d101      	bne.n	801111e <rfalIso15693VICCDecode+0x3e>
    {
        return RFAL_ERR_NONE;
 801111a:	2300      	movs	r3, #0
 801111c:	e0fa      	b.n	8011314 <rfalIso15693VICCDecode+0x234>
    }

    mp = 5; /* 5 bits were SOF, now manchester starts: 2 bits per payload bit */
 801111e:	2305      	movs	r3, #5
 8011120:	83bb      	strh	r3, [r7, #28]
    bp = 0;
 8011122:	2300      	movs	r3, #0
 8011124:	837b      	strh	r3, [r7, #26]

    RFAL_MEMSET(outBuf,0,outBufLen);
 8011126:	893b      	ldrh	r3, [r7, #8]
 8011128:	461a      	mov	r2, r3
 801112a:	2100      	movs	r1, #0
 801112c:	6878      	ldr	r0, [r7, #4]
 801112e:	f00b f989 	bl	801c444 <memset>

    if (inBufLen == 0U)
 8011132:	897b      	ldrh	r3, [r7, #10]
 8011134:	2b00      	cmp	r3, #0
 8011136:	f040 808e 	bne.w	8011256 <rfalIso15693VICCDecode+0x176>
    {
        return RFAL_ERR_CRC;
 801113a:	2315      	movs	r3, #21
 801113c:	e0ea      	b.n	8011314 <rfalIso15693VICCDecode+0x234>
    }

    for ( ; mp < ((inBufLen * 8U) - 2U); mp+=2U )
    {
        bool isEOF = false;
 801113e:	2300      	movs	r3, #0
 8011140:	767b      	strb	r3, [r7, #25]
        
        uint8_t man;
        man  = (inBuf[mp/8U] >> (mp%8U)) & 0x1U;
 8011142:	8bbb      	ldrh	r3, [r7, #28]
 8011144:	08db      	lsrs	r3, r3, #3
 8011146:	b29b      	uxth	r3, r3
 8011148:	461a      	mov	r2, r3
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	4413      	add	r3, r2
 801114e:	781b      	ldrb	r3, [r3, #0]
 8011150:	461a      	mov	r2, r3
 8011152:	8bbb      	ldrh	r3, [r7, #28]
 8011154:	f003 0307 	and.w	r3, r3, #7
 8011158:	fa42 f303 	asr.w	r3, r2, r3
 801115c:	b2db      	uxtb	r3, r3
 801115e:	f003 0301 	and.w	r3, r3, #1
 8011162:	763b      	strb	r3, [r7, #24]
        man |= ((inBuf[(mp+1U)/8U] >> ((mp+1U)%8U)) & 0x1U) << 1;
 8011164:	8bbb      	ldrh	r3, [r7, #28]
 8011166:	3301      	adds	r3, #1
 8011168:	08db      	lsrs	r3, r3, #3
 801116a:	68fa      	ldr	r2, [r7, #12]
 801116c:	4413      	add	r3, r2
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	461a      	mov	r2, r3
 8011172:	8bbb      	ldrh	r3, [r7, #28]
 8011174:	3301      	adds	r3, #1
 8011176:	f003 0307 	and.w	r3, r3, #7
 801117a:	fa42 f303 	asr.w	r3, r2, r3
 801117e:	b2db      	uxtb	r3, r3
 8011180:	005b      	lsls	r3, r3, #1
 8011182:	b2db      	uxtb	r3, r3
 8011184:	f003 0302 	and.w	r3, r3, #2
 8011188:	b2da      	uxtb	r2, r3
 801118a:	7e3b      	ldrb	r3, [r7, #24]
 801118c:	4313      	orrs	r3, r2
 801118e:	763b      	strb	r3, [r7, #24]
        if (1U == man)
 8011190:	7e3b      	ldrb	r3, [r7, #24]
 8011192:	2b01      	cmp	r3, #1
 8011194:	d102      	bne.n	801119c <rfalIso15693VICCDecode+0xbc>
        {
            bp++;
 8011196:	8b7b      	ldrh	r3, [r7, #26]
 8011198:	3301      	adds	r3, #1
 801119a:	837b      	strh	r3, [r7, #26]
        }
        if (2U == man)
 801119c:	7e3b      	ldrb	r3, [r7, #24]
 801119e:	2b02      	cmp	r3, #2
 80111a0:	d119      	bne.n	80111d6 <rfalIso15693VICCDecode+0xf6>
        {
            outBuf[bp/8U] = (uint8_t)(outBuf[bp/8U] | (1U <<(bp%8U)));  /* MISRA 10.3 */
 80111a2:	8b7b      	ldrh	r3, [r7, #26]
 80111a4:	08db      	lsrs	r3, r3, #3
 80111a6:	b29b      	uxth	r3, r3
 80111a8:	461a      	mov	r2, r3
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	4413      	add	r3, r2
 80111ae:	7819      	ldrb	r1, [r3, #0]
 80111b0:	8b7b      	ldrh	r3, [r7, #26]
 80111b2:	f003 0307 	and.w	r3, r3, #7
 80111b6:	2201      	movs	r2, #1
 80111b8:	fa02 f303 	lsl.w	r3, r2, r3
 80111bc:	b2da      	uxtb	r2, r3
 80111be:	8b7b      	ldrh	r3, [r7, #26]
 80111c0:	08db      	lsrs	r3, r3, #3
 80111c2:	b29b      	uxth	r3, r3
 80111c4:	4618      	mov	r0, r3
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	4403      	add	r3, r0
 80111ca:	430a      	orrs	r2, r1
 80111cc:	b2d2      	uxtb	r2, r2
 80111ce:	701a      	strb	r2, [r3, #0]
            bp++;
 80111d0:	8b7b      	ldrh	r3, [r7, #26]
 80111d2:	3301      	adds	r3, #1
 80111d4:	837b      	strh	r3, [r7, #26]
        }
        if ((bp%8U) == 0U)
 80111d6:	8b7b      	ldrh	r3, [r7, #26]
 80111d8:	f003 0307 	and.w	r3, r3, #7
 80111dc:	b29b      	uxth	r3, r3
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d115      	bne.n	801120e <rfalIso15693VICCDecode+0x12e>
        { /* Check for EOF */
            ISO_15693_DEBUG("ceof %hhx %hhx\n", inBuf[mp/8U], inBuf[mp/8+1]);
            if ( ((inBuf[mp/8U]   & 0xe0U) == 0xa0U)
 80111e2:	8bbb      	ldrh	r3, [r7, #28]
 80111e4:	08db      	lsrs	r3, r3, #3
 80111e6:	b29b      	uxth	r3, r3
 80111e8:	461a      	mov	r2, r3
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	4413      	add	r3, r2
 80111ee:	781b      	ldrb	r3, [r3, #0]
 80111f0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80111f4:	2ba0      	cmp	r3, #160	@ 0xa0
 80111f6:	d10a      	bne.n	801120e <rfalIso15693VICCDecode+0x12e>
               &&(inBuf[(mp/8U)+1U] == 0x03U))
 80111f8:	8bbb      	ldrh	r3, [r7, #28]
 80111fa:	08db      	lsrs	r3, r3, #3
 80111fc:	b29b      	uxth	r3, r3
 80111fe:	3301      	adds	r3, #1
 8011200:	68fa      	ldr	r2, [r7, #12]
 8011202:	4413      	add	r3, r2
 8011204:	781b      	ldrb	r3, [r3, #0]
 8011206:	2b03      	cmp	r3, #3
 8011208:	d101      	bne.n	801120e <rfalIso15693VICCDecode+0x12e>
            { /* Now we know that it was 10111000 = EOF */
                ISO_15693_DEBUG("EOF\n");
                isEOF = true;
 801120a:	2301      	movs	r3, #1
 801120c:	767b      	strb	r3, [r7, #25]
            }
        }
        if ( ((0U == man) || (3U == man)) && (!isEOF) )
 801120e:	7e3b      	ldrb	r3, [r7, #24]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d002      	beq.n	801121a <rfalIso15693VICCDecode+0x13a>
 8011214:	7e3b      	ldrb	r3, [r7, #24]
 8011216:	2b03      	cmp	r3, #3
 8011218:	d10f      	bne.n	801123a <rfalIso15693VICCDecode+0x15a>
 801121a:	7e7b      	ldrb	r3, [r7, #25]
 801121c:	f083 0301 	eor.w	r3, r3, #1
 8011220:	b2db      	uxtb	r3, r3
 8011222:	2b00      	cmp	r3, #0
 8011224:	d009      	beq.n	801123a <rfalIso15693VICCDecode+0x15a>
        {  
            if (bp >= ignoreBits)
 8011226:	8b7a      	ldrh	r2, [r7, #26]
 8011228:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801122a:	429a      	cmp	r2, r3
 801122c:	d302      	bcc.n	8011234 <rfalIso15693VICCDecode+0x154>
            {
                err = RFAL_ERR_RF_COLLISION;
 801122e:	231d      	movs	r3, #29
 8011230:	83fb      	strh	r3, [r7, #30]
 8011232:	e002      	b.n	801123a <rfalIso15693VICCDecode+0x15a>
            }
            else
            {
                /* ignored collision: leave as 0 */
                bp++;
 8011234:	8b7b      	ldrh	r3, [r7, #26]
 8011236:	3301      	adds	r3, #1
 8011238:	837b      	strh	r3, [r7, #26]
            }
        }
        if ( (bp >= (outBufLen * 8U)) || (err == RFAL_ERR_RF_COLLISION) || isEOF )        
 801123a:	8b7a      	ldrh	r2, [r7, #26]
 801123c:	893b      	ldrh	r3, [r7, #8]
 801123e:	00db      	lsls	r3, r3, #3
 8011240:	429a      	cmp	r2, r3
 8011242:	d20f      	bcs.n	8011264 <rfalIso15693VICCDecode+0x184>
 8011244:	8bfb      	ldrh	r3, [r7, #30]
 8011246:	2b1d      	cmp	r3, #29
 8011248:	d00c      	beq.n	8011264 <rfalIso15693VICCDecode+0x184>
 801124a:	7e7b      	ldrb	r3, [r7, #25]
 801124c:	2b00      	cmp	r3, #0
 801124e:	d109      	bne.n	8011264 <rfalIso15693VICCDecode+0x184>
    for ( ; mp < ((inBufLen * 8U) - 2U); mp+=2U )
 8011250:	8bbb      	ldrh	r3, [r7, #28]
 8011252:	3302      	adds	r3, #2
 8011254:	83bb      	strh	r3, [r7, #28]
 8011256:	8bba      	ldrh	r2, [r7, #28]
 8011258:	897b      	ldrh	r3, [r7, #10]
 801125a:	00db      	lsls	r3, r3, #3
 801125c:	3b02      	subs	r3, #2
 801125e:	429a      	cmp	r2, r3
 8011260:	f4ff af6d 	bcc.w	801113e <rfalIso15693VICCDecode+0x5e>
        { /* Don't write beyond the end */
            break;
        }
    }

    *outBufPos = (bp / 8U);
 8011264:	8b7b      	ldrh	r3, [r7, #26]
 8011266:	08db      	lsrs	r3, r3, #3
 8011268:	b29a      	uxth	r2, r3
 801126a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801126c:	801a      	strh	r2, [r3, #0]
    *bitsBeforeCol = bp;
 801126e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011270:	8b7a      	ldrh	r2, [r7, #26]
 8011272:	801a      	strh	r2, [r3, #0]

    if (err != RFAL_ERR_NONE) 
 8011274:	8bfb      	ldrh	r3, [r7, #30]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d001      	beq.n	801127e <rfalIso15693VICCDecode+0x19e>
    {
        return err;
 801127a:	8bfb      	ldrh	r3, [r7, #30]
 801127c:	e04a      	b.n	8011314 <rfalIso15693VICCDecode+0x234>
    }

    if ((bp%8U) != 0U)
 801127e:	8b7b      	ldrh	r3, [r7, #26]
 8011280:	f003 0307 	and.w	r3, r3, #7
 8011284:	b29b      	uxth	r3, r3
 8011286:	2b00      	cmp	r3, #0
 8011288:	d001      	beq.n	801128e <rfalIso15693VICCDecode+0x1ae>
    {
        return RFAL_ERR_CRC;
 801128a:	2315      	movs	r3, #21
 801128c:	e042      	b.n	8011314 <rfalIso15693VICCDecode+0x234>
    }

    if (*outBufPos > 2U)
 801128e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011290:	881b      	ldrh	r3, [r3, #0]
 8011292:	2b02      	cmp	r3, #2
 8011294:	d93b      	bls.n	801130e <rfalIso15693VICCDecode+0x22e>
    {
        /* finally, check crc */
        ISO_15693_DEBUG("Calculate CRC, val: 0x%x, outBufLen: ", *outBuf);
        ISO_15693_DEBUG("0x%x ", *outBufPos - 2);
        
        crc = rfalCrcCalculateCcitt(((picopassMode) ? 0xE012U : 0xFFFFU), outBuf, *outBufPos - 2U);
 8011296:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801129a:	2b00      	cmp	r3, #0
 801129c:	d002      	beq.n	80112a4 <rfalIso15693VICCDecode+0x1c4>
 801129e:	f24e 0012 	movw	r0, #57362	@ 0xe012
 80112a2:	e001      	b.n	80112a8 <rfalIso15693VICCDecode+0x1c8>
 80112a4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80112a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112aa:	881b      	ldrh	r3, [r3, #0]
 80112ac:	3b02      	subs	r3, #2
 80112ae:	b29b      	uxth	r3, r3
 80112b0:	461a      	mov	r2, r3
 80112b2:	6879      	ldr	r1, [r7, #4]
 80112b4:	f7ff fd1a 	bl	8010cec <rfalCrcCalculateCcitt>
 80112b8:	4603      	mov	r3, r0
 80112ba:	82fb      	strh	r3, [r7, #22]
        crc = (uint16_t)((picopassMode) ? crc : ~crc);
 80112bc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80112c0:	f083 0301 	eor.w	r3, r3, #1
 80112c4:	b2db      	uxtb	r3, r3
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d003      	beq.n	80112d2 <rfalIso15693VICCDecode+0x1f2>
 80112ca:	8afb      	ldrh	r3, [r7, #22]
 80112cc:	43db      	mvns	r3, r3
 80112ce:	b29b      	uxth	r3, r3
 80112d0:	e000      	b.n	80112d4 <rfalIso15693VICCDecode+0x1f4>
 80112d2:	8afb      	ldrh	r3, [r7, #22]
 80112d4:	82fb      	strh	r3, [r7, #22]
        
        if (((crc & 0xffU) == outBuf[*outBufPos-2U]) &&
 80112d6:	8afb      	ldrh	r3, [r7, #22]
 80112d8:	b2db      	uxtb	r3, r3
 80112da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80112dc:	8812      	ldrh	r2, [r2, #0]
 80112de:	3a02      	subs	r2, #2
 80112e0:	6879      	ldr	r1, [r7, #4]
 80112e2:	440a      	add	r2, r1
 80112e4:	7812      	ldrb	r2, [r2, #0]
 80112e6:	4293      	cmp	r3, r2
 80112e8:	d10e      	bne.n	8011308 <rfalIso15693VICCDecode+0x228>
                (((crc >> 8U) & 0xffU) == outBuf[*outBufPos-1U]))
 80112ea:	8afb      	ldrh	r3, [r7, #22]
 80112ec:	0a1b      	lsrs	r3, r3, #8
 80112ee:	b29b      	uxth	r3, r3
 80112f0:	b2db      	uxtb	r3, r3
 80112f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80112f4:	8812      	ldrh	r2, [r2, #0]
 80112f6:	3a01      	subs	r2, #1
 80112f8:	6879      	ldr	r1, [r7, #4]
 80112fa:	440a      	add	r2, r1
 80112fc:	7812      	ldrb	r2, [r2, #0]
        if (((crc & 0xffU) == outBuf[*outBufPos-2U]) &&
 80112fe:	4293      	cmp	r3, r2
 8011300:	d102      	bne.n	8011308 <rfalIso15693VICCDecode+0x228>
        {
            err = RFAL_ERR_NONE;
 8011302:	2300      	movs	r3, #0
 8011304:	83fb      	strh	r3, [r7, #30]
 8011306:	e004      	b.n	8011312 <rfalIso15693VICCDecode+0x232>
        }
        else
        {
            ISO_15693_DEBUG("error! Expected: 0x%x, got ", crc);
            ISO_15693_DEBUG("0x%hhx 0x%hhx\n", outBuf[*outBufPos-2], outBuf[*outBufPos-1]);
            err = RFAL_ERR_CRC;
 8011308:	2315      	movs	r3, #21
 801130a:	83fb      	strh	r3, [r7, #30]
 801130c:	e001      	b.n	8011312 <rfalIso15693VICCDecode+0x232>
        }
    }
    else
    {
        err = RFAL_ERR_CRC;
 801130e:	2315      	movs	r3, #21
 8011310:	83fb      	strh	r3, [r7, #30]
    }

    return err;
 8011312:	8bfb      	ldrh	r3, [r7, #30]
}
 8011314:	4618      	mov	r0, r3
 8011316:	3720      	adds	r7, #32
 8011318:	46bd      	mov	sp, r7
 801131a:	bd80      	pop	{r7, pc}

0801131c <rfalIso15693PhyVCDCode1Of4>:
 *  \return RFAL_ERR_NONE : No error.
 *
 *****************************************************************************
 */
static ReturnCode rfalIso15693PhyVCDCode1Of4(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen)
{
 801131c:	b480      	push	{r7}
 801131e:	b089      	sub	sp, #36	@ 0x24
 8011320:	af00      	add	r7, sp, #0
 8011322:	60b9      	str	r1, [r7, #8]
 8011324:	607b      	str	r3, [r7, #4]
 8011326:	4603      	mov	r3, r0
 8011328:	73fb      	strb	r3, [r7, #15]
 801132a:	4613      	mov	r3, r2
 801132c:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp;
    ReturnCode err = RFAL_ERR_NONE;
 801132e:	2300      	movs	r3, #0
 8011330:	82fb      	strh	r3, [r7, #22]
    uint16_t a;
    uint8_t* outbuf = outbuffer;
 8011332:	68bb      	ldr	r3, [r7, #8]
 8011334:	61bb      	str	r3, [r7, #24]

    *outBufLen = 0;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2200      	movs	r2, #0
 801133a:	801a      	strh	r2, [r3, #0]

    if (maxOutBufLen < 4U) {
 801133c:	89bb      	ldrh	r3, [r7, #12]
 801133e:	2b03      	cmp	r3, #3
 8011340:	d801      	bhi.n	8011346 <rfalIso15693PhyVCDCode1Of4+0x2a>
        return RFAL_ERR_NOMEM;
 8011342:	2301      	movs	r3, #1
 8011344:	e038      	b.n	80113b8 <rfalIso15693PhyVCDCode1Of4+0x9c>
    }

    tmp = data;
 8011346:	7bfb      	ldrb	r3, [r7, #15]
 8011348:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 4U; a++)
 801134a:	2300      	movs	r3, #0
 801134c:	83bb      	strh	r3, [r7, #28]
 801134e:	e02f      	b.n	80113b0 <rfalIso15693PhyVCDCode1Of4+0x94>
    {
        switch (tmp & 0x3U)
 8011350:	7ffb      	ldrb	r3, [r7, #31]
 8011352:	f003 0303 	and.w	r3, r3, #3
 8011356:	2b03      	cmp	r3, #3
 8011358:	d81a      	bhi.n	8011390 <rfalIso15693PhyVCDCode1Of4+0x74>
 801135a:	a201      	add	r2, pc, #4	@ (adr r2, 8011360 <rfalIso15693PhyVCDCode1Of4+0x44>)
 801135c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011360:	08011371 	.word	0x08011371
 8011364:	08011379 	.word	0x08011379
 8011368:	08011381 	.word	0x08011381
 801136c:	08011389 	.word	0x08011389
        {
            case 0:
                *outbuf = ISO15693_DAT_00_1_4;
 8011370:	69bb      	ldr	r3, [r7, #24]
 8011372:	2202      	movs	r2, #2
 8011374:	701a      	strb	r2, [r3, #0]
                break;
 8011376:	e00c      	b.n	8011392 <rfalIso15693PhyVCDCode1Of4+0x76>
            case 1:
                *outbuf = ISO15693_DAT_01_1_4;
 8011378:	69bb      	ldr	r3, [r7, #24]
 801137a:	2208      	movs	r2, #8
 801137c:	701a      	strb	r2, [r3, #0]
                break;
 801137e:	e008      	b.n	8011392 <rfalIso15693PhyVCDCode1Of4+0x76>
            case 2:
                *outbuf = ISO15693_DAT_10_1_4;
 8011380:	69bb      	ldr	r3, [r7, #24]
 8011382:	2220      	movs	r2, #32
 8011384:	701a      	strb	r2, [r3, #0]
                break;
 8011386:	e004      	b.n	8011392 <rfalIso15693PhyVCDCode1Of4+0x76>
            case 3:
                *outbuf = ISO15693_DAT_11_1_4;
 8011388:	69bb      	ldr	r3, [r7, #24]
 801138a:	2280      	movs	r2, #128	@ 0x80
 801138c:	701a      	strb	r2, [r3, #0]
                break;
 801138e:	e000      	b.n	8011392 <rfalIso15693PhyVCDCode1Of4+0x76>
            default:
                /* MISRA 16.4: mandatory default statement */
                break;
 8011390:	bf00      	nop
        }
        outbuf++;
 8011392:	69bb      	ldr	r3, [r7, #24]
 8011394:	3301      	adds	r3, #1
 8011396:	61bb      	str	r3, [r7, #24]
        (*outBufLen)++;
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	881b      	ldrh	r3, [r3, #0]
 801139c:	3301      	adds	r3, #1
 801139e:	b29a      	uxth	r2, r3
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	801a      	strh	r2, [r3, #0]
        tmp >>= 2;
 80113a4:	7ffb      	ldrb	r3, [r7, #31]
 80113a6:	089b      	lsrs	r3, r3, #2
 80113a8:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 4U; a++)
 80113aa:	8bbb      	ldrh	r3, [r7, #28]
 80113ac:	3301      	adds	r3, #1
 80113ae:	83bb      	strh	r3, [r7, #28]
 80113b0:	8bbb      	ldrh	r3, [r7, #28]
 80113b2:	2b03      	cmp	r3, #3
 80113b4:	d9cc      	bls.n	8011350 <rfalIso15693PhyVCDCode1Of4+0x34>
    }
    return err;
 80113b6:	8afb      	ldrh	r3, [r7, #22]
}
 80113b8:	4618      	mov	r0, r3
 80113ba:	3724      	adds	r7, #36	@ 0x24
 80113bc:	46bd      	mov	sp, r7
 80113be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c2:	4770      	bx	lr

080113c4 <rfalIso15693PhyVCDCode1Of256>:
 *  \return RFAL_ERR_NONE : No error.
 *
 *****************************************************************************
 */
static ReturnCode rfalIso15693PhyVCDCode1Of256(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen)
{
 80113c4:	b480      	push	{r7}
 80113c6:	b089      	sub	sp, #36	@ 0x24
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	60b9      	str	r1, [r7, #8]
 80113cc:	607b      	str	r3, [r7, #4]
 80113ce:	4603      	mov	r3, r0
 80113d0:	73fb      	strb	r3, [r7, #15]
 80113d2:	4613      	mov	r3, r2
 80113d4:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp;
    ReturnCode err = RFAL_ERR_NONE;
 80113d6:	2300      	movs	r3, #0
 80113d8:	82fb      	strh	r3, [r7, #22]
    uint16_t a;
    uint8_t* outbuf = outbuffer;
 80113da:	68bb      	ldr	r3, [r7, #8]
 80113dc:	61bb      	str	r3, [r7, #24]

    *outBufLen = 0;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	2200      	movs	r2, #0
 80113e2:	801a      	strh	r2, [r3, #0]

    if (maxOutBufLen < 64U) {
 80113e4:	89bb      	ldrh	r3, [r7, #12]
 80113e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80113e8:	d801      	bhi.n	80113ee <rfalIso15693PhyVCDCode1Of256+0x2a>
        return RFAL_ERR_NOMEM;
 80113ea:	2301      	movs	r3, #1
 80113ec:	e039      	b.n	8011462 <rfalIso15693PhyVCDCode1Of256+0x9e>
    }

    tmp = data;
 80113ee:	7bfb      	ldrb	r3, [r7, #15]
 80113f0:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 64U; a++)
 80113f2:	2300      	movs	r3, #0
 80113f4:	83bb      	strh	r3, [r7, #28]
 80113f6:	e030      	b.n	801145a <rfalIso15693PhyVCDCode1Of256+0x96>
    {
        switch (tmp)
 80113f8:	7ffb      	ldrb	r3, [r7, #31]
 80113fa:	2b03      	cmp	r3, #3
 80113fc:	d81a      	bhi.n	8011434 <rfalIso15693PhyVCDCode1Of256+0x70>
 80113fe:	a201      	add	r2, pc, #4	@ (adr r2, 8011404 <rfalIso15693PhyVCDCode1Of256+0x40>)
 8011400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011404:	08011415 	.word	0x08011415
 8011408:	0801141d 	.word	0x0801141d
 801140c:	08011425 	.word	0x08011425
 8011410:	0801142d 	.word	0x0801142d
        {
            case 0:
                *outbuf = ISO15693_DAT_SLOT0_1_256;
 8011414:	69bb      	ldr	r3, [r7, #24]
 8011416:	2202      	movs	r2, #2
 8011418:	701a      	strb	r2, [r3, #0]
                break;
 801141a:	e00f      	b.n	801143c <rfalIso15693PhyVCDCode1Of256+0x78>
            case 1:
                *outbuf = ISO15693_DAT_SLOT1_1_256;
 801141c:	69bb      	ldr	r3, [r7, #24]
 801141e:	2208      	movs	r2, #8
 8011420:	701a      	strb	r2, [r3, #0]
                break;
 8011422:	e00b      	b.n	801143c <rfalIso15693PhyVCDCode1Of256+0x78>
            case 2:
                *outbuf = ISO15693_DAT_SLOT2_1_256;
 8011424:	69bb      	ldr	r3, [r7, #24]
 8011426:	2220      	movs	r2, #32
 8011428:	701a      	strb	r2, [r3, #0]
                break;
 801142a:	e007      	b.n	801143c <rfalIso15693PhyVCDCode1Of256+0x78>
            case 3:
                *outbuf = ISO15693_DAT_SLOT3_1_256;
 801142c:	69bb      	ldr	r3, [r7, #24]
 801142e:	2280      	movs	r2, #128	@ 0x80
 8011430:	701a      	strb	r2, [r3, #0]
                break;
 8011432:	e003      	b.n	801143c <rfalIso15693PhyVCDCode1Of256+0x78>
            default:
                *outbuf = 0;
 8011434:	69bb      	ldr	r3, [r7, #24]
 8011436:	2200      	movs	r2, #0
 8011438:	701a      	strb	r2, [r3, #0]
                break;               
 801143a:	bf00      	nop
        }
        outbuf++;
 801143c:	69bb      	ldr	r3, [r7, #24]
 801143e:	3301      	adds	r3, #1
 8011440:	61bb      	str	r3, [r7, #24]
        (*outBufLen)++;
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	881b      	ldrh	r3, [r3, #0]
 8011446:	3301      	adds	r3, #1
 8011448:	b29a      	uxth	r2, r3
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	801a      	strh	r2, [r3, #0]
        tmp -= 4U;     /*  PRQA S 2911 # CERT INT30 - Intentional underflow, part of the coding */
 801144e:	7ffb      	ldrb	r3, [r7, #31]
 8011450:	3b04      	subs	r3, #4
 8011452:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 64U; a++)
 8011454:	8bbb      	ldrh	r3, [r7, #28]
 8011456:	3301      	adds	r3, #1
 8011458:	83bb      	strh	r3, [r7, #28]
 801145a:	8bbb      	ldrh	r3, [r7, #28]
 801145c:	2b3f      	cmp	r3, #63	@ 0x3f
 801145e:	d9cb      	bls.n	80113f8 <rfalIso15693PhyVCDCode1Of256+0x34>
    }

    return err;
 8011460:	8afb      	ldrh	r3, [r7, #22]
}
 8011462:	4618      	mov	r0, r3
 8011464:	3724      	adds	r7, #36	@ 0x24
 8011466:	46bd      	mov	sp, r7
 8011468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146c:	4770      	bx	lr
 801146e:	bf00      	nop

08011470 <rfalIsoDepClearCounters>:
 ******************************************************************************
 */

/*******************************************************************************/
static void rfalIsoDepClearCounters( void )
{
 8011470:	b480      	push	{r7}
 8011472:	af00      	add	r7, sp, #0
    gIsoDep.cntIRetrys    = 0;
 8011474:	4b09      	ldr	r3, [pc, #36]	@ (801149c <rfalIsoDepClearCounters+0x2c>)
 8011476:	2200      	movs	r2, #0
 8011478:	715a      	strb	r2, [r3, #5]
    gIsoDep.cntRRetrys    = 0;
 801147a:	4b08      	ldr	r3, [pc, #32]	@ (801149c <rfalIsoDepClearCounters+0x2c>)
 801147c:	2200      	movs	r2, #0
 801147e:	719a      	strb	r2, [r3, #6]
    gIsoDep.cntSDslRetrys = 0;
 8011480:	4b06      	ldr	r3, [pc, #24]	@ (801149c <rfalIsoDepClearCounters+0x2c>)
 8011482:	2200      	movs	r2, #0
 8011484:	71da      	strb	r2, [r3, #7]
    gIsoDep.cntSWtxRetrys = 0;
 8011486:	4b05      	ldr	r3, [pc, #20]	@ (801149c <rfalIsoDepClearCounters+0x2c>)
 8011488:	2200      	movs	r2, #0
 801148a:	721a      	strb	r2, [r3, #8]
    gIsoDep.cntSWtxNack   = 0;
 801148c:	4b03      	ldr	r3, [pc, #12]	@ (801149c <rfalIsoDepClearCounters+0x2c>)
 801148e:	2200      	movs	r2, #0
 8011490:	725a      	strb	r2, [r3, #9]
}
 8011492:	bf00      	nop
 8011494:	46bd      	mov	sp, r7
 8011496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149a:	4770      	bx	lr
 801149c:	20002ed4 	.word	0x20002ed4

080114a0 <rfalIsoDepTx>:

/*******************************************************************************/
static ReturnCode rfalIsoDepTx( uint8_t pcb, const uint8_t* txBuf, uint8_t *infBuf, uint16_t infLen, uint32_t fwt )
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b08e      	sub	sp, #56	@ 0x38
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	60b9      	str	r1, [r7, #8]
 80114a8:	607a      	str	r2, [r7, #4]
 80114aa:	461a      	mov	r2, r3
 80114ac:	4603      	mov	r3, r0
 80114ae:	73fb      	strb	r3, [r7, #15]
 80114b0:	4613      	mov	r3, r2
 80114b2:	81bb      	strh	r3, [r7, #12]
    uint16_t   txBufLen;
    uint8_t    computedPcb;
    rfalTransceiveContext    ctx;

    
    txBlock         = infBuf;                      /* Point to beginning of the INF, and go backwards     */
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	637b      	str	r3, [r7, #52]	@ 0x34
    gIsoDep.lastPCB = pcb;                         /* Store the last PCB sent                             */
 80114b8:	4a4d      	ldr	r2, [pc, #308]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80114ba:	7bfb      	ldrb	r3, [r7, #15]
 80114bc:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
    
    
    if ( infLen > 0U )
 80114c0:	89bb      	ldrh	r3, [r7, #12]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d009      	beq.n	80114da <rfalIsoDepTx+0x3a>
    {
        if ( ((uintptr_t)infBuf - (uintptr_t)txBuf) < gIsoDep.hdrLen ) /* Check that we can fit the header in the given space */
 80114c6:	687a      	ldr	r2, [r7, #4]
 80114c8:	68bb      	ldr	r3, [r7, #8]
 80114ca:	1ad3      	subs	r3, r2, r3
 80114cc:	4a48      	ldr	r2, [pc, #288]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80114ce:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 80114d2:	4293      	cmp	r3, r2
 80114d4:	d201      	bcs.n	80114da <rfalIsoDepTx+0x3a>
        {
            return RFAL_ERR_NOMEM;
 80114d6:	2301      	movs	r3, #1
 80114d8:	e086      	b.n	80115e8 <rfalIsoDepTx+0x148>
    }
    
    
    /*******************************************************************************/
    /* Compute optional PCB bits */
    computedPcb = pcb;
 80114da:	7bfb      	ldrb	r3, [r7, #15]
 80114dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if ((gIsoDep.did != RFAL_ISODEP_NO_DID) || ((gIsoDep.did == RFAL_ISODEP_DID_00) && (gIsoDep.lastDID00)) ) {   computedPcb |= ISODEP_PCB_DID_BIT;            }
 80114e0:	4b43      	ldr	r3, [pc, #268]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80114e2:	78db      	ldrb	r3, [r3, #3]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d108      	bne.n	80114fa <rfalIsoDepTx+0x5a>
 80114e8:	4b41      	ldr	r3, [pc, #260]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80114ea:	78db      	ldrb	r3, [r3, #3]
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d10a      	bne.n	8011506 <rfalIsoDepTx+0x66>
 80114f0:	4b3f      	ldr	r3, [pc, #252]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80114f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d005      	beq.n	8011506 <rfalIsoDepTx+0x66>
 80114fa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80114fe:	f043 0308 	orr.w	r3, r3, #8
 8011502:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (gIsoDep.nad != RFAL_ISODEP_NO_NAD)                                                                  {   computedPcb |= ISODEP_PCB_NAD_BIT;            }
 8011506:	4b3a      	ldr	r3, [pc, #232]	@ (80115f0 <rfalIsoDepTx+0x150>)
 8011508:	791b      	ldrb	r3, [r3, #4]
 801150a:	2bff      	cmp	r3, #255	@ 0xff
 801150c:	d005      	beq.n	801151a <rfalIsoDepTx+0x7a>
 801150e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011512:	f043 0304 	orr.w	r3, r3, #4
 8011516:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if ((gIsoDep.isTxChaining) && (rfalIsoDep_PCBisIBlock(computedPcb)) )                                       {   computedPcb |= ISODEP_PCB_CHAINING_BIT;       } 
 801151a:	4b35      	ldr	r3, [pc, #212]	@ (80115f0 <rfalIsoDepTx+0x150>)
 801151c:	7d9b      	ldrb	r3, [r3, #22]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d00b      	beq.n	801153a <rfalIsoDepTx+0x9a>
 8011522:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011526:	f003 03e2 	and.w	r3, r3, #226	@ 0xe2
 801152a:	2b02      	cmp	r3, #2
 801152c:	d105      	bne.n	801153a <rfalIsoDepTx+0x9a>
 801152e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011532:	f043 0310 	orr.w	r3, r3, #16
 8011536:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    
    /*******************************************************************************/
    /* Compute Payload on the given txBuf, start by the PCB | DID | NAD | before INF */
    
    if (gIsoDep.nad != RFAL_ISODEP_NO_NAD) 
 801153a:	4b2d      	ldr	r3, [pc, #180]	@ (80115f0 <rfalIsoDepTx+0x150>)
 801153c:	791b      	ldrb	r3, [r3, #4]
 801153e:	2bff      	cmp	r3, #255	@ 0xff
 8011540:	d006      	beq.n	8011550 <rfalIsoDepTx+0xb0>
    {
        *(--txBlock) = gIsoDep.nad;                /* NAD is optional */
 8011542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011544:	3b01      	subs	r3, #1
 8011546:	637b      	str	r3, [r7, #52]	@ 0x34
 8011548:	4b29      	ldr	r3, [pc, #164]	@ (80115f0 <rfalIsoDepTx+0x150>)
 801154a:	791a      	ldrb	r2, [r3, #4]
 801154c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801154e:	701a      	strb	r2, [r3, #0]
    }
    
    if ( (gIsoDep.did != RFAL_ISODEP_NO_DID) || ((gIsoDep.did == RFAL_ISODEP_DID_00) && (gIsoDep.lastDID00)) )
 8011550:	4b27      	ldr	r3, [pc, #156]	@ (80115f0 <rfalIsoDepTx+0x150>)
 8011552:	78db      	ldrb	r3, [r3, #3]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d108      	bne.n	801156a <rfalIsoDepTx+0xca>
 8011558:	4b25      	ldr	r3, [pc, #148]	@ (80115f0 <rfalIsoDepTx+0x150>)
 801155a:	78db      	ldrb	r3, [r3, #3]
 801155c:	2b00      	cmp	r3, #0
 801155e:	d10b      	bne.n	8011578 <rfalIsoDepTx+0xd8>
 8011560:	4b23      	ldr	r3, [pc, #140]	@ (80115f0 <rfalIsoDepTx+0x150>)
 8011562:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011566:	2b00      	cmp	r3, #0
 8011568:	d006      	beq.n	8011578 <rfalIsoDepTx+0xd8>
    {
        *(--txBlock)  = gIsoDep.did;               /* DID is optional */
 801156a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801156c:	3b01      	subs	r3, #1
 801156e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011570:	4b1f      	ldr	r3, [pc, #124]	@ (80115f0 <rfalIsoDepTx+0x150>)
 8011572:	78da      	ldrb	r2, [r3, #3]
 8011574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011576:	701a      	strb	r2, [r3, #0]
    }
    
    *(--txBlock)      = computedPcb;               /* PCB always present */
 8011578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801157a:	3b01      	subs	r3, #1
 801157c:	637b      	str	r3, [r7, #52]	@ 0x34
 801157e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011580:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8011584:	701a      	strb	r2, [r3, #0]
    
    txBufLen = (infLen + (uint16_t)((uintptr_t)infBuf - (uintptr_t)txBlock)); /* Calculate overall buffer size */
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801158a:	1ad3      	subs	r3, r2, r3
 801158c:	b29a      	uxth	r2, r3
 801158e:	89bb      	ldrh	r3, [r7, #12]
 8011590:	4413      	add	r3, r2
 8011592:	863b      	strh	r3, [r7, #48]	@ 0x30
    
    if ( txBufLen > (gIsoDep.fsx - ISODEP_CRC_LEN) )                        /* Check if msg length violates the maximum frame size FSC */
 8011594:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011596:	4b16      	ldr	r3, [pc, #88]	@ (80115f0 <rfalIsoDepTx+0x150>)
 8011598:	8a9b      	ldrh	r3, [r3, #20]
 801159a:	3b02      	subs	r3, #2
 801159c:	429a      	cmp	r2, r3
 801159e:	d901      	bls.n	80115a4 <rfalIsoDepTx+0x104>
    {
        return RFAL_ERR_NOTSUPP;
 80115a0:	2318      	movs	r3, #24
 80115a2:	e021      	b.n	80115e8 <rfalIsoDepTx+0x148>
    }
        
    
    rfalCreateByteFlagsTxRxContext( ctx, txBlock, txBufLen, gIsoDep.rxBuf, gIsoDep.rxBufLen, gIsoDep.rxLen, RFAL_TXRX_FLAGS_DEFAULT, ((gIsoDep.role == ISODEP_ROLE_PICC) ? RFAL_FWT_NONE : fwt ) );
 80115a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115a6:	617b      	str	r3, [r7, #20]
 80115a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80115aa:	00db      	lsls	r3, r3, #3
 80115ac:	b29b      	uxth	r3, r3
 80115ae:	833b      	strh	r3, [r7, #24]
 80115b0:	4b0f      	ldr	r3, [pc, #60]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80115b2:	69db      	ldr	r3, [r3, #28]
 80115b4:	61fb      	str	r3, [r7, #28]
 80115b6:	4b0e      	ldr	r3, [pc, #56]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80115b8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80115ba:	00db      	lsls	r3, r3, #3
 80115bc:	b29b      	uxth	r3, r3
 80115be:	843b      	strh	r3, [r7, #32]
 80115c0:	4b0b      	ldr	r3, [pc, #44]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80115c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80115c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80115c6:	2300      	movs	r3, #0
 80115c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80115ca:	4b09      	ldr	r3, [pc, #36]	@ (80115f0 <rfalIsoDepTx+0x150>)
 80115cc:	785b      	ldrb	r3, [r3, #1]
 80115ce:	2b01      	cmp	r3, #1
 80115d0:	d001      	beq.n	80115d6 <rfalIsoDepTx+0x136>
 80115d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80115d4:	e001      	b.n	80115da <rfalIsoDepTx+0x13a>
 80115d6:	f04f 33ff 	mov.w	r3, #4294967295
 80115da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return rfalStartTransceive( &ctx );
 80115dc:	f107 0314 	add.w	r3, r7, #20
 80115e0:	4618      	mov	r0, r3
 80115e2:	f7f1 f83f 	bl	8002664 <rfalStartTransceive>
 80115e6:	4603      	mov	r3, r0
}
 80115e8:	4618      	mov	r0, r3
 80115ea:	3738      	adds	r7, #56	@ 0x38
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}
 80115f0:	20002ed4 	.word	0x20002ed4

080115f4 <rfalIsoDepHandleControlMsg>:

/*******************************************************************************/
static ReturnCode rfalIsoDepHandleControlMsg( rfalIsoDepControlMsg controlMsg, uint8_t param )
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b086      	sub	sp, #24
 80115f8:	af02      	add	r7, sp, #8
 80115fa:	4603      	mov	r3, r0
 80115fc:	460a      	mov	r2, r1
 80115fe:	71fb      	strb	r3, [r7, #7]
 8011600:	4613      	mov	r3, r2
 8011602:	71bb      	strb	r3, [r7, #6]
    uint8_t  pcb;   
    uint8_t  infLen;
    uint32_t fwtTemp;
    
    infLen  = 0;
 8011604:	2300      	movs	r3, #0
 8011606:	73bb      	strb	r3, [r7, #14]
    fwtTemp = (gIsoDep.fwt + gIsoDep.dFwt);
 8011608:	4b59      	ldr	r3, [pc, #356]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 801160a:	68da      	ldr	r2, [r3, #12]
 801160c:	4b58      	ldr	r3, [pc, #352]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 801160e:	691b      	ldr	r3, [r3, #16]
 8011610:	4413      	add	r3, r2
 8011612:	60bb      	str	r3, [r7, #8]
    RFAL_MEMSET( gIsoDep.ctrlBuf, 0x00, ISODEP_CONTROLMSG_BUF_LEN );
 8011614:	2204      	movs	r2, #4
 8011616:	2100      	movs	r1, #0
 8011618:	4856      	ldr	r0, [pc, #344]	@ (8011774 <rfalIsoDepHandleControlMsg+0x180>)
 801161a:	f00a ff13 	bl	801c444 <memset>
    
    switch( controlMsg )
 801161e:	79fb      	ldrb	r3, [r7, #7]
 8011620:	2b03      	cmp	r3, #3
 8011622:	f200 8094 	bhi.w	801174e <rfalIsoDepHandleControlMsg+0x15a>
 8011626:	a201      	add	r2, pc, #4	@ (adr r2, 801162c <rfalIsoDepHandleControlMsg+0x38>)
 8011628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801162c:	0801163d 	.word	0x0801163d
 8011630:	08011669 	.word	0x08011669
 8011634:	080116a3 	.word	0x080116a3
 8011638:	0801171b 	.word	0x0801171b
    {
        /*******************************************************************************/
        case ISODEP_R_ACK:
            
            if( gIsoDep.cntRRetrys++ > gIsoDep.maxRetriesR )
 801163c:	4b4c      	ldr	r3, [pc, #304]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 801163e:	799b      	ldrb	r3, [r3, #6]
 8011640:	1c5a      	adds	r2, r3, #1
 8011642:	b2d1      	uxtb	r1, r2
 8011644:	4a4a      	ldr	r2, [pc, #296]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011646:	7191      	strb	r1, [r2, #6]
 8011648:	4a49      	ldr	r2, [pc, #292]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 801164a:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 801164e:	4293      	cmp	r3, r2
 8011650:	d901      	bls.n	8011656 <rfalIsoDepHandleControlMsg+0x62>
            {
                return RFAL_ERR_TIMEOUT; /* NFC Forum mandates timeout or transmission error depending on previous errors */
 8011652:	2304      	movs	r3, #4
 8011654:	e088      	b.n	8011768 <rfalIsoDepHandleControlMsg+0x174>
            }
            
            pcb = rfalIsoDep_PCBRACK( gIsoDep.blockNumber );
 8011656:	4b46      	ldr	r3, [pc, #280]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011658:	789b      	ldrb	r3, [r3, #2]
 801165a:	f003 0301 	and.w	r3, r3, #1
 801165e:	b2db      	uxtb	r3, r3
 8011660:	f063 035d 	orn	r3, r3, #93	@ 0x5d
 8011664:	73fb      	strb	r3, [r7, #15]
            break;
 8011666:	e074      	b.n	8011752 <rfalIsoDepHandleControlMsg+0x15e>
            
            
        /*******************************************************************************/
        case ISODEP_R_NAK:
            
            if( ( gIsoDep.cntRRetrys++ >  gIsoDep.maxRetriesR   )   ||      /* Max R Block retries reached */
 8011668:	4b41      	ldr	r3, [pc, #260]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 801166a:	799b      	ldrb	r3, [r3, #6]
 801166c:	1c5a      	adds	r2, r3, #1
 801166e:	b2d1      	uxtb	r1, r2
 8011670:	4a3f      	ldr	r2, [pc, #252]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011672:	7191      	strb	r1, [r2, #6]
 8011674:	4a3e      	ldr	r2, [pc, #248]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011676:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 801167a:	4293      	cmp	r3, r2
 801167c:	d806      	bhi.n	801168c <rfalIsoDepHandleControlMsg+0x98>
                ( gIsoDep.cntSWtxNack  >= gIsoDep.maxRetriesSnWTX )   )     /* Max number PICC is allowed to respond with S(WTX) to R(NAK) */
 801167e:	4b3c      	ldr	r3, [pc, #240]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011680:	7a5a      	ldrb	r2, [r3, #9]
 8011682:	4b3b      	ldr	r3, [pc, #236]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011684:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
            if( ( gIsoDep.cntRRetrys++ >  gIsoDep.maxRetriesR   )   ||      /* Max R Block retries reached */
 8011688:	429a      	cmp	r2, r3
 801168a:	d301      	bcc.n	8011690 <rfalIsoDepHandleControlMsg+0x9c>
            {
                return RFAL_ERR_TIMEOUT;
 801168c:	2304      	movs	r3, #4
 801168e:	e06b      	b.n	8011768 <rfalIsoDepHandleControlMsg+0x174>
            }
            
            pcb = rfalIsoDep_PCBRNAK( gIsoDep.blockNumber );
 8011690:	4b37      	ldr	r3, [pc, #220]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011692:	789b      	ldrb	r3, [r3, #2]
 8011694:	f003 0301 	and.w	r3, r3, #1
 8011698:	b2db      	uxtb	r3, r3
 801169a:	f063 034d 	orn	r3, r3, #77	@ 0x4d
 801169e:	73fb      	strb	r3, [r7, #15]
            break;
 80116a0:	e057      	b.n	8011752 <rfalIsoDepHandleControlMsg+0x15e>
            
            
        /*******************************************************************************/
        case ISODEP_S_WTX:

            if( (gIsoDep.cntSWtxRetrys++ > gIsoDep.maxRetriesSWTX) && (gIsoDep.maxRetriesSWTX != RFAL_ISODEP_MAX_WTX_RETRYS_ULTD) )
 80116a2:	4b33      	ldr	r3, [pc, #204]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116a4:	7a1b      	ldrb	r3, [r3, #8]
 80116a6:	1c5a      	adds	r2, r3, #1
 80116a8:	b2d1      	uxtb	r1, r2
 80116aa:	4a31      	ldr	r2, [pc, #196]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116ac:	7211      	strb	r1, [r2, #8]
 80116ae:	4a30      	ldr	r2, [pc, #192]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116b0:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80116b4:	4293      	cmp	r3, r2
 80116b6:	d906      	bls.n	80116c6 <rfalIsoDepHandleControlMsg+0xd2>
 80116b8:	4b2d      	ldr	r3, [pc, #180]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80116be:	2bff      	cmp	r3, #255	@ 0xff
 80116c0:	d001      	beq.n	80116c6 <rfalIsoDepHandleControlMsg+0xd2>
            {
                return RFAL_ERR_PROTO;
 80116c2:	230b      	movs	r3, #11
 80116c4:	e050      	b.n	8011768 <rfalIsoDepHandleControlMsg+0x174>
            }
            
            /* Check if WTXM is valid */
            if( ! rfalIsoDep_isWTXMValid(param) )
 80116c6:	79bb      	ldrb	r3, [r7, #6]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d002      	beq.n	80116d2 <rfalIsoDepHandleControlMsg+0xde>
 80116cc:	79bb      	ldrb	r3, [r7, #6]
 80116ce:	2b3b      	cmp	r3, #59	@ 0x3b
 80116d0:	d901      	bls.n	80116d6 <rfalIsoDepHandleControlMsg+0xe2>
            {
                return RFAL_ERR_PROTO;
 80116d2:	230b      	movs	r3, #11
 80116d4:	e048      	b.n	8011768 <rfalIsoDepHandleControlMsg+0x174>
            }
            
            if( gIsoDep.role == ISODEP_ROLE_PCD )
 80116d6:	4b26      	ldr	r3, [pc, #152]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116d8:	785b      	ldrb	r3, [r3, #1]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d111      	bne.n	8011702 <rfalIsoDepHandleControlMsg+0x10e>
            {
                /* Calculate temp Wait Time eXtension */ 
                fwtTemp = (gIsoDep.fwt * param);
 80116de:	4b24      	ldr	r3, [pc, #144]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116e0:	68db      	ldr	r3, [r3, #12]
 80116e2:	79ba      	ldrb	r2, [r7, #6]
 80116e4:	fb02 f303 	mul.w	r3, r2, r3
 80116e8:	60bb      	str	r3, [r7, #8]
                fwtTemp = RFAL_MIN( RFAL_ISODEP_MAX_FWT, fwtTemp );
 80116ea:	68bb      	ldr	r3, [r7, #8]
 80116ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80116f0:	bf28      	it	cs
 80116f2:	f04f 6380 	movcs.w	r3, #67108864	@ 0x4000000
 80116f6:	60bb      	str	r3, [r7, #8]
                fwtTemp += gIsoDep.dFwt;
 80116f8:	4b1d      	ldr	r3, [pc, #116]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 80116fa:	691b      	ldr	r3, [r3, #16]
 80116fc:	68ba      	ldr	r2, [r7, #8]
 80116fe:	4413      	add	r3, r2
 8011700:	60bb      	str	r3, [r7, #8]
            }
            
            pcb = ISODEP_PCB_SWTX;
 8011702:	23f2      	movs	r3, #242	@ 0xf2
 8011704:	73fb      	strb	r3, [r7, #15]
            gIsoDep.ctrlBuf[ RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN + infLen++] = param;
 8011706:	7bbb      	ldrb	r3, [r7, #14]
 8011708:	1c5a      	adds	r2, r3, #1
 801170a:	73ba      	strb	r2, [r7, #14]
 801170c:	3302      	adds	r3, #2
 801170e:	4a18      	ldr	r2, [pc, #96]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011710:	4413      	add	r3, r2
 8011712:	79ba      	ldrb	r2, [r7, #6]
 8011714:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            break;
 8011718:	e01b      	b.n	8011752 <rfalIsoDepHandleControlMsg+0x15e>
            
            
        /*******************************************************************************/
        case ISODEP_S_DSL:
            
            if( gIsoDep.cntSDslRetrys++ > gIsoDep.maxRetriesSDSL )
 801171a:	4b15      	ldr	r3, [pc, #84]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 801171c:	79db      	ldrb	r3, [r3, #7]
 801171e:	1c5a      	adds	r2, r3, #1
 8011720:	b2d1      	uxtb	r1, r2
 8011722:	4a13      	ldr	r2, [pc, #76]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011724:	71d1      	strb	r1, [r2, #7]
 8011726:	4a12      	ldr	r2, [pc, #72]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011728:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 801172c:	4293      	cmp	r3, r2
 801172e:	d901      	bls.n	8011734 <rfalIsoDepHandleControlMsg+0x140>
            {
                return RFAL_ERR_TIMEOUT; /* NFC Forum mandates timeout or transmission error depending on previous errors */
 8011730:	2304      	movs	r3, #4
 8011732:	e019      	b.n	8011768 <rfalIsoDepHandleControlMsg+0x174>
            }
            
            if( gIsoDep.role == ISODEP_ROLE_PCD )
 8011734:	4b0e      	ldr	r3, [pc, #56]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011736:	785b      	ldrb	r3, [r3, #1]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d105      	bne.n	8011748 <rfalIsoDepHandleControlMsg+0x154>
            {
                /* Digital 1.0 - 13.2.7.3 Poller must wait fwtDEACTIVATION */
                fwtTemp = ISODEP_FWT_DEACTIVATION;
 801173c:	f44f 338c 	mov.w	r3, #71680	@ 0x11800
 8011740:	60bb      	str	r3, [r7, #8]
                gIsoDep.state = ISODEP_ST_PCD_WAIT_DSL;
 8011742:	4b0b      	ldr	r3, [pc, #44]	@ (8011770 <rfalIsoDepHandleControlMsg+0x17c>)
 8011744:	2203      	movs	r2, #3
 8011746:	701a      	strb	r2, [r3, #0]
            }
            pcb = ISODEP_PCB_SDSL;
 8011748:	23c2      	movs	r3, #194	@ 0xc2
 801174a:	73fb      	strb	r3, [r7, #15]
            break;
 801174c:	e001      	b.n	8011752 <rfalIsoDepHandleControlMsg+0x15e>
        
        /*******************************************************************************/
        default:
            return RFAL_ERR_INTERNAL;
 801174e:	230c      	movs	r3, #12
 8011750:	e00a      	b.n	8011768 <rfalIsoDepHandleControlMsg+0x174>
    }
    
    return rfalIsoDepTx( pcb, gIsoDep.ctrlBuf, &gIsoDep.ctrlBuf[RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN], infLen, fwtTemp );
 8011752:	7bbb      	ldrb	r3, [r7, #14]
 8011754:	b29a      	uxth	r2, r3
 8011756:	7bf8      	ldrb	r0, [r7, #15]
 8011758:	68bb      	ldr	r3, [r7, #8]
 801175a:	9300      	str	r3, [sp, #0]
 801175c:	4613      	mov	r3, r2
 801175e:	4a06      	ldr	r2, [pc, #24]	@ (8011778 <rfalIsoDepHandleControlMsg+0x184>)
 8011760:	4904      	ldr	r1, [pc, #16]	@ (8011774 <rfalIsoDepHandleControlMsg+0x180>)
 8011762:	f7ff fe9d 	bl	80114a0 <rfalIsoDepTx>
 8011766:	4603      	mov	r3, r0
}
 8011768:	4618      	mov	r0, r3
 801176a:	3710      	adds	r7, #16
 801176c:	46bd      	mov	sp, r7
 801176e:	bd80      	pop	{r7, pc}
 8011770:	20002ed4 	.word	0x20002ed4
 8011774:	20002f1a 	.word	0x20002f1a
 8011778:	20002f1c 	.word	0x20002f1c

0801177c <rfalIsoDepReSendControlMsg>:

#if RFAL_FEATURE_ISO_DEP_LISTEN
/*******************************************************************************/
static ReturnCode rfalIsoDepReSendControlMsg( void )
{
 801177c:	b580      	push	{r7, lr}
 801177e:	af00      	add	r7, sp, #0
    if( rfalIsoDep_PCBisRACK( gIsoDep.lastPCB ) )
 8011780:	4b2a      	ldr	r3, [pc, #168]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 8011782:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011786:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 801178a:	2ba2      	cmp	r3, #162	@ 0xa2
 801178c:	d10c      	bne.n	80117a8 <rfalIsoDepReSendControlMsg+0x2c>
 801178e:	4b27      	ldr	r3, [pc, #156]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 8011790:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011794:	f003 0310 	and.w	r3, r3, #16
 8011798:	2b00      	cmp	r3, #0
 801179a:	d105      	bne.n	80117a8 <rfalIsoDepReSendControlMsg+0x2c>
    {
        return rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM );
 801179c:	2100      	movs	r1, #0
 801179e:	2000      	movs	r0, #0
 80117a0:	f7ff ff28 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 80117a4:	4603      	mov	r3, r0
 80117a6:	e03f      	b.n	8011828 <rfalIsoDepReSendControlMsg+0xac>
    }
    
    if( rfalIsoDep_PCBisRNAK( gIsoDep.lastPCB ) )
 80117a8:	4b20      	ldr	r3, [pc, #128]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 80117aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117ae:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 80117b2:	2ba2      	cmp	r3, #162	@ 0xa2
 80117b4:	d10c      	bne.n	80117d0 <rfalIsoDepReSendControlMsg+0x54>
 80117b6:	4b1d      	ldr	r3, [pc, #116]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 80117b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117bc:	f003 0310 	and.w	r3, r3, #16
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d005      	beq.n	80117d0 <rfalIsoDepReSendControlMsg+0x54>
    {
        return rfalIsoDepHandleControlMsg( ISODEP_R_NAK, RFAL_ISODEP_NO_PARAM );
 80117c4:	2100      	movs	r1, #0
 80117c6:	2001      	movs	r0, #1
 80117c8:	f7ff ff14 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 80117cc:	4603      	mov	r3, r0
 80117ce:	e02b      	b.n	8011828 <rfalIsoDepReSendControlMsg+0xac>
    }
    
    if( rfalIsoDep_PCBisSDeselect( gIsoDep.lastPCB ) )
 80117d0:	4b16      	ldr	r3, [pc, #88]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 80117d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117d6:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 80117da:	2bc2      	cmp	r3, #194	@ 0xc2
 80117dc:	d10c      	bne.n	80117f8 <rfalIsoDepReSendControlMsg+0x7c>
 80117de:	4b13      	ldr	r3, [pc, #76]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 80117e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d105      	bne.n	80117f8 <rfalIsoDepReSendControlMsg+0x7c>
    {
        return rfalIsoDepHandleControlMsg( ISODEP_S_DSL, RFAL_ISODEP_NO_PARAM );
 80117ec:	2100      	movs	r1, #0
 80117ee:	2003      	movs	r0, #3
 80117f0:	f7ff ff00 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 80117f4:	4603      	mov	r3, r0
 80117f6:	e017      	b.n	8011828 <rfalIsoDepReSendControlMsg+0xac>
    }
    
    if( rfalIsoDep_PCBisSWTX( gIsoDep.lastPCB ) )
 80117f8:	4b0c      	ldr	r3, [pc, #48]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 80117fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117fe:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8011802:	2bc2      	cmp	r3, #194	@ 0xc2
 8011804:	d10f      	bne.n	8011826 <rfalIsoDepReSendControlMsg+0xaa>
 8011806:	4b09      	ldr	r3, [pc, #36]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 8011808:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801180c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8011810:	2b30      	cmp	r3, #48	@ 0x30
 8011812:	d108      	bne.n	8011826 <rfalIsoDepReSendControlMsg+0xaa>
    {
        return rfalIsoDepHandleControlMsg( ISODEP_S_WTX, gIsoDep.lastWTXM );
 8011814:	4b05      	ldr	r3, [pc, #20]	@ (801182c <rfalIsoDepReSendControlMsg+0xb0>)
 8011816:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 801181a:	4619      	mov	r1, r3
 801181c:	2002      	movs	r0, #2
 801181e:	f7ff fee9 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011822:	4603      	mov	r3, r0
 8011824:	e000      	b.n	8011828 <rfalIsoDepReSendControlMsg+0xac>
    }
    return RFAL_ERR_WRONG_STATE; 
 8011826:	2321      	movs	r3, #33	@ 0x21
}
 8011828:	4618      	mov	r0, r3
 801182a:	bd80      	pop	{r7, pc}
 801182c:	20002ed4 	.word	0x20002ed4

08011830 <rfalIsoDepInitialize>:
 */


/*******************************************************************************/
void rfalIsoDepInitialize( void )
{
 8011830:	b580      	push	{r7, lr}
 8011832:	af00      	add	r7, sp, #0
    gIsoDep.state        = ISODEP_ST_IDLE;
 8011834:	4b39      	ldr	r3, [pc, #228]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011836:	2200      	movs	r2, #0
 8011838:	701a      	strb	r2, [r3, #0]
    gIsoDep.role         = ISODEP_ROLE_PCD;
 801183a:	4b38      	ldr	r3, [pc, #224]	@ (801191c <rfalIsoDepInitialize+0xec>)
 801183c:	2200      	movs	r2, #0
 801183e:	705a      	strb	r2, [r3, #1]
    gIsoDep.did          = RFAL_ISODEP_NO_DID;
 8011840:	4b36      	ldr	r3, [pc, #216]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011842:	2200      	movs	r2, #0
 8011844:	70da      	strb	r2, [r3, #3]
    gIsoDep.nad          = RFAL_ISODEP_NO_NAD;
 8011846:	4b35      	ldr	r3, [pc, #212]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011848:	22ff      	movs	r2, #255	@ 0xff
 801184a:	711a      	strb	r2, [r3, #4]
    gIsoDep.blockNumber  = 0;
 801184c:	4b33      	ldr	r3, [pc, #204]	@ (801191c <rfalIsoDepInitialize+0xec>)
 801184e:	2200      	movs	r2, #0
 8011850:	709a      	strb	r2, [r3, #2]
    gIsoDep.isTxChaining = false;
 8011852:	4b32      	ldr	r3, [pc, #200]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011854:	2200      	movs	r2, #0
 8011856:	759a      	strb	r2, [r3, #22]
    gIsoDep.isRxChaining = false;
 8011858:	4b30      	ldr	r3, [pc, #192]	@ (801191c <rfalIsoDepInitialize+0xec>)
 801185a:	2200      	movs	r2, #0
 801185c:	75da      	strb	r2, [r3, #23]
    gIsoDep.lastDID00    = false;
 801185e:	4b2f      	ldr	r3, [pc, #188]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011860:	2200      	movs	r2, #0
 8011862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    gIsoDep.lastPCB      = ISODEP_PCB_INVALID;
 8011866:	4b2d      	ldr	r3, [pc, #180]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011868:	2240      	movs	r2, #64	@ 0x40
 801186a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    gIsoDep.fsx          = (uint16_t)RFAL_ISODEP_FSX_16;
 801186e:	4b2b      	ldr	r3, [pc, #172]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011870:	2210      	movs	r2, #16
 8011872:	829a      	strh	r2, [r3, #20]
    gIsoDep.ourFsx       = (uint16_t)RFAL_ISODEP_FSX_16;
 8011874:	4b29      	ldr	r3, [pc, #164]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011876:	2210      	movs	r2, #16
 8011878:	84da      	strh	r2, [r3, #38]	@ 0x26
    gIsoDep.hdrLen       = RFAL_ISODEP_PCB_LEN;
 801187a:	4b28      	ldr	r3, [pc, #160]	@ (801191c <rfalIsoDepInitialize+0xec>)
 801187c:	2201      	movs	r2, #1
 801187e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    
    gIsoDep.rxLen        = NULL;
 8011882:	4b26      	ldr	r3, [pc, #152]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011884:	2200      	movs	r2, #0
 8011886:	631a      	str	r2, [r3, #48]	@ 0x30
    gIsoDep.rxBuf        = NULL;
 8011888:	4b24      	ldr	r3, [pc, #144]	@ (801191c <rfalIsoDepInitialize+0xec>)
 801188a:	2200      	movs	r2, #0
 801188c:	61da      	str	r2, [r3, #28]
    gIsoDep.rxBufInfPos  = 0U;
 801188e:	4b23      	ldr	r3, [pc, #140]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011890:	2200      	movs	r2, #0
 8011892:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    gIsoDep.txBufInfPos  = 0U;
 8011896:	4b21      	ldr	r3, [pc, #132]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011898:	2200      	movs	r2, #0
 801189a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    gIsoDep.isTxPending  = false;
 801189e:	4b1f      	ldr	r3, [pc, #124]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118a0:	2200      	movs	r2, #0
 80118a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    gIsoDep.isWait4WTX   = false;
 80118a6:	4b1d      	ldr	r3, [pc, #116]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118a8:	2200      	movs	r2, #0
 80118aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    
    gIsoDep.compMode         = RFAL_COMPLIANCE_MODE_NFC;
 80118ae:	4b1b      	ldr	r3, [pc, #108]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118b0:	2200      	movs	r2, #0
 80118b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    gIsoDep.maxRetriesR      = RFAL_ISODEP_MAX_R_RETRYS;
 80118b6:	4b19      	ldr	r3, [pc, #100]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118b8:	2203      	movs	r2, #3
 80118ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    gIsoDep.maxRetriesI      = RFAL_ISODEP_MAX_I_RETRYS;
 80118be:	4b17      	ldr	r3, [pc, #92]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118c0:	2202      	movs	r2, #2
 80118c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    gIsoDep.maxRetriesSDSL   = RFAL_ISODEP_MAX_DSL_RETRYS;
 80118c6:	4b15      	ldr	r3, [pc, #84]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118c8:	2200      	movs	r2, #0
 80118ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    gIsoDep.maxRetriesSWTX   = RFAL_ISODEP_MAX_WTX_RETRYS;
 80118ce:	4b13      	ldr	r3, [pc, #76]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118d0:	2214      	movs	r2, #20
 80118d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    gIsoDep.maxRetriesSnWTX  = RFAL_ISODEP_MAX_WTX_NACK_RETRYS;
 80118d6:	4b11      	ldr	r3, [pc, #68]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118d8:	2203      	movs	r2, #3
 80118da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    gIsoDep.maxRetriesRATS   = RFAL_ISODEP_RATS_RETRIES;
 80118de:	4b0f      	ldr	r3, [pc, #60]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118e0:	2201      	movs	r2, #1
 80118e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    gIsoDep.APDURxPos       = 0;
 80118e6:	4b0d      	ldr	r3, [pc, #52]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118e8:	2200      	movs	r2, #0
 80118ea:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
    gIsoDep.APDUTxPos       = 0;
 80118ee:	4b0b      	ldr	r3, [pc, #44]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118f0:	2200      	movs	r2, #0
 80118f2:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
    gIsoDep.APDUParam.rxLen = NULL;
 80118f6:	4b09      	ldr	r3, [pc, #36]	@ (801191c <rfalIsoDepInitialize+0xec>)
 80118f8:	2200      	movs	r2, #0
 80118fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    gIsoDep.APDUParam.rxBuf = NULL;
 80118fe:	4b07      	ldr	r3, [pc, #28]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011900:	2200      	movs	r2, #0
 8011902:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    gIsoDep.APDUParam.txBuf = NULL;
 8011906:	4b05      	ldr	r3, [pc, #20]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011908:	2200      	movs	r2, #0
 801190a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    
    rfalIsoDepClearCounters();
 801190e:	f7ff fdaf 	bl	8011470 <rfalIsoDepClearCounters>
    
    /* Destroy any ongoing WTX timer */
    rfalIsoDepTimerDestroy( gIsoDep.WTXTimer );
    gIsoDep.WTXTimer = 0U;
 8011912:	4b02      	ldr	r3, [pc, #8]	@ (801191c <rfalIsoDepInitialize+0xec>)
 8011914:	2200      	movs	r2, #0
 8011916:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8011918:	bf00      	nop
 801191a:	bd80      	pop	{r7, pc}
 801191c:	20002ed4 	.word	0x20002ed4

08011920 <rfalIsoDepInitializeWithParams>:
                                     uint8_t maxRetriesSnWTX,
                                     uint8_t maxRetriesSWTX,
                                     uint8_t maxRetriesSDSL,
                                     uint8_t maxRetriesI,
                                     uint8_t maxRetriesRATS )
{
 8011920:	b590      	push	{r4, r7, lr}
 8011922:	b083      	sub	sp, #12
 8011924:	af00      	add	r7, sp, #0
 8011926:	4604      	mov	r4, r0
 8011928:	4608      	mov	r0, r1
 801192a:	4611      	mov	r1, r2
 801192c:	461a      	mov	r2, r3
 801192e:	4623      	mov	r3, r4
 8011930:	71fb      	strb	r3, [r7, #7]
 8011932:	4603      	mov	r3, r0
 8011934:	71bb      	strb	r3, [r7, #6]
 8011936:	460b      	mov	r3, r1
 8011938:	717b      	strb	r3, [r7, #5]
 801193a:	4613      	mov	r3, r2
 801193c:	713b      	strb	r3, [r7, #4]
    rfalIsoDepInitialize();
 801193e:	f7ff ff77 	bl	8011830 <rfalIsoDepInitialize>
    
    gIsoDep.compMode        = compMode;
 8011942:	4a10      	ldr	r2, [pc, #64]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 8011944:	79fb      	ldrb	r3, [r7, #7]
 8011946:	f882 3045 	strb.w	r3, [r2, #69]	@ 0x45
    gIsoDep.maxRetriesR     = maxRetriesR;
 801194a:	4a0e      	ldr	r2, [pc, #56]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 801194c:	79bb      	ldrb	r3, [r7, #6]
 801194e:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
    gIsoDep.maxRetriesSnWTX = maxRetriesSnWTX;
 8011952:	4a0c      	ldr	r2, [pc, #48]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 8011954:	797b      	ldrb	r3, [r7, #5]
 8011956:	f882 3043 	strb.w	r3, [r2, #67]	@ 0x43
    gIsoDep.maxRetriesSWTX  = maxRetriesSWTX;
 801195a:	4a0a      	ldr	r2, [pc, #40]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 801195c:	793b      	ldrb	r3, [r7, #4]
 801195e:	f882 3042 	strb.w	r3, [r2, #66]	@ 0x42
    gIsoDep.maxRetriesSDSL  = maxRetriesSDSL;
 8011962:	4a08      	ldr	r2, [pc, #32]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 8011964:	7e3b      	ldrb	r3, [r7, #24]
 8011966:	f882 3041 	strb.w	r3, [r2, #65]	@ 0x41
    gIsoDep.maxRetriesI     = maxRetriesI;
 801196a:	4a06      	ldr	r2, [pc, #24]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 801196c:	7f3b      	ldrb	r3, [r7, #28]
 801196e:	f882 303f 	strb.w	r3, [r2, #63]	@ 0x3f
    gIsoDep.maxRetriesRATS  = maxRetriesRATS;
 8011972:	4a04      	ldr	r2, [pc, #16]	@ (8011984 <rfalIsoDepInitializeWithParams+0x64>)
 8011974:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011978:	f882 3044 	strb.w	r3, [r2, #68]	@ 0x44
}
 801197c:	bf00      	nop
 801197e:	370c      	adds	r7, #12
 8011980:	46bd      	mov	sp, r7
 8011982:	bd90      	pop	{r4, r7, pc}
 8011984:	20002ed4 	.word	0x20002ed4

08011988 <rfalIsoDepDataExchangePCD>:


#if RFAL_FEATURE_ISO_DEP_POLL
/*******************************************************************************/
static ReturnCode rfalIsoDepDataExchangePCD( uint16_t *outActRxLen, bool *outIsChaining )
{
 8011988:	b5b0      	push	{r4, r5, r7, lr}
 801198a:	b086      	sub	sp, #24
 801198c:	af02      	add	r7, sp, #8
 801198e:	6078      	str	r0, [r7, #4]
 8011990:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    uint8_t    rxPCB;
    
    /* Check out parameters */
    if( (outActRxLen == NULL) || (outIsChaining == NULL) )
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d002      	beq.n	801199e <rfalIsoDepDataExchangePCD+0x16>
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d101      	bne.n	80119a2 <rfalIsoDepDataExchangePCD+0x1a>
    {
        return RFAL_ERR_PARAM;
 801199e:	2307      	movs	r3, #7
 80119a0:	e26e      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
    }    
    
    *outIsChaining = false;
 80119a2:	683b      	ldr	r3, [r7, #0]
 80119a4:	2200      	movs	r2, #0
 80119a6:	701a      	strb	r2, [r3, #0]
        
    /* Calculate header required and check if the buffers InfPositions are suitable */    
    gIsoDep.hdrLen = RFAL_ISODEP_PCB_LEN;
 80119a8:	4b96      	ldr	r3, [pc, #600]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119aa:	2201      	movs	r2, #1
 80119ac:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    if (gIsoDep.did != RFAL_ISODEP_NO_DID)  { gIsoDep.hdrLen  += RFAL_ISODEP_DID_LEN;  }
 80119b0:	4b94      	ldr	r3, [pc, #592]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119b2:	78db      	ldrb	r3, [r3, #3]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d007      	beq.n	80119c8 <rfalIsoDepDataExchangePCD+0x40>
 80119b8:	4b92      	ldr	r3, [pc, #584]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119ba:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80119be:	3301      	adds	r3, #1
 80119c0:	b2da      	uxtb	r2, r3
 80119c2:	4b90      	ldr	r3, [pc, #576]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    if (gIsoDep.nad != RFAL_ISODEP_NO_NAD)  { gIsoDep.hdrLen  += RFAL_ISODEP_NAD_LEN;  }
 80119c8:	4b8e      	ldr	r3, [pc, #568]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119ca:	791b      	ldrb	r3, [r3, #4]
 80119cc:	2bff      	cmp	r3, #255	@ 0xff
 80119ce:	d007      	beq.n	80119e0 <rfalIsoDepDataExchangePCD+0x58>
 80119d0:	4b8c      	ldr	r3, [pc, #560]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119d2:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80119d6:	3301      	adds	r3, #1
 80119d8:	b2da      	uxtb	r2, r3
 80119da:	4b8a      	ldr	r3, [pc, #552]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119dc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    
    /* Check if there is enough space before the infPos to append ISO-DEP headers on rx and tx */
    if( (gIsoDep.rxBufInfPos < gIsoDep.hdrLen) || (gIsoDep.txBufInfPos < gIsoDep.hdrLen) )
 80119e0:	4b88      	ldr	r3, [pc, #544]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119e2:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80119e6:	4b87      	ldr	r3, [pc, #540]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119e8:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80119ec:	429a      	cmp	r2, r3
 80119ee:	d307      	bcc.n	8011a00 <rfalIsoDepDataExchangePCD+0x78>
 80119f0:	4b84      	ldr	r3, [pc, #528]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119f2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80119f6:	4b83      	ldr	r3, [pc, #524]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 80119f8:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80119fc:	429a      	cmp	r2, r3
 80119fe:	d201      	bcs.n	8011a04 <rfalIsoDepDataExchangePCD+0x7c>
    {
        return RFAL_ERR_PARAM;
 8011a00:	2307      	movs	r3, #7
 8011a02:	e23d      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
    }
    
    /*******************************************************************************/
    switch( gIsoDep.state )
 8011a04:	4b7f      	ldr	r3, [pc, #508]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a06:	781b      	ldrb	r3, [r3, #0]
 8011a08:	2b03      	cmp	r3, #3
 8011a0a:	f300 8237 	bgt.w	8011e7c <rfalIsoDepDataExchangePCD+0x4f4>
 8011a0e:	2b02      	cmp	r3, #2
 8011a10:	da2d      	bge.n	8011a6e <rfalIsoDepDataExchangePCD+0xe6>
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d002      	beq.n	8011a1c <rfalIsoDepDataExchangePCD+0x94>
 8011a16:	2b01      	cmp	r3, #1
 8011a18:	d002      	beq.n	8011a20 <rfalIsoDepDataExchangePCD+0x98>
            /* fall through */
          
        /*******************************************************************************/
        default:               /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            /* MISRA 16.4: no empty default (comment will suffice) */
            break;
 8011a1a:	e22f      	b.n	8011e7c <rfalIsoDepDataExchangePCD+0x4f4>
            return RFAL_ERR_NONE;
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	e22f      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            ret = rfalIsoDepTx( rfalIsoDep_PCBIBlock( gIsoDep.blockNumber ), gIsoDep.txBuf, &gIsoDep.txBuf[gIsoDep.txBufInfPos], gIsoDep.txBufLen, (gIsoDep.fwt + gIsoDep.dFwt) );
 8011a20:	4b78      	ldr	r3, [pc, #480]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a22:	789b      	ldrb	r3, [r3, #2]
 8011a24:	f003 0301 	and.w	r3, r3, #1
 8011a28:	b2db      	uxtb	r3, r3
 8011a2a:	f043 0302 	orr.w	r3, r3, #2
 8011a2e:	b2d8      	uxtb	r0, r3
 8011a30:	4b74      	ldr	r3, [pc, #464]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a32:	6999      	ldr	r1, [r3, #24]
 8011a34:	4b73      	ldr	r3, [pc, #460]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a36:	699b      	ldr	r3, [r3, #24]
 8011a38:	4a72      	ldr	r2, [pc, #456]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a3a:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8011a3e:	189c      	adds	r4, r3, r2
 8011a40:	4b70      	ldr	r3, [pc, #448]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a42:	8c1d      	ldrh	r5, [r3, #32]
 8011a44:	4b6f      	ldr	r3, [pc, #444]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a46:	68da      	ldr	r2, [r3, #12]
 8011a48:	4b6e      	ldr	r3, [pc, #440]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a4a:	691b      	ldr	r3, [r3, #16]
 8011a4c:	4413      	add	r3, r2
 8011a4e:	9300      	str	r3, [sp, #0]
 8011a50:	462b      	mov	r3, r5
 8011a52:	4622      	mov	r2, r4
 8011a54:	f7ff fd24 	bl	80114a0 <rfalIsoDepTx>
 8011a58:	4603      	mov	r3, r0
 8011a5a:	81fb      	strh	r3, [r7, #14]
            switch( ret )
 8011a5c:	89fb      	ldrh	r3, [r7, #14]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d103      	bne.n	8011a6a <rfalIsoDepDataExchangePCD+0xe2>
                  gIsoDep.state = ISODEP_ST_PCD_RX;
 8011a62:	4b68      	ldr	r3, [pc, #416]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011a64:	2202      	movs	r2, #2
 8011a66:	701a      	strb	r2, [r3, #0]
                  break;
 8011a68:	e001      	b.n	8011a6e <rfalIsoDepDataExchangePCD+0xe6>
                  return ret;
 8011a6a:	89fb      	ldrh	r3, [r7, #14]
 8011a6c:	e208      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            ret = rfalGetTransceiveStatus();
 8011a6e:	f7f1 f855 	bl	8002b1c <rfalGetTransceiveStatus>
 8011a72:	4603      	mov	r3, r0
 8011a74:	81fb      	strh	r3, [r7, #14]
            switch( ret )
 8011a76:	89fb      	ldrh	r3, [r7, #14]
 8011a78:	2b09      	cmp	r3, #9
 8011a7a:	dc29      	bgt.n	8011ad0 <rfalIsoDepDataExchangePCD+0x148>
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	da0e      	bge.n	8011a9e <rfalIsoDepDataExchangePCD+0x116>
 8011a80:	e058      	b.n	8011b34 <rfalIsoDepDataExchangePCD+0x1ac>
 8011a82:	3b15      	subs	r3, #21
 8011a84:	4a60      	ldr	r2, [pc, #384]	@ (8011c08 <rfalIsoDepDataExchangePCD+0x280>)
 8011a86:	fa22 f303 	lsr.w	r3, r2, r3
 8011a8a:	f003 0301 	and.w	r3, r3, #1
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	bf14      	ite	ne
 8011a92:	2301      	movne	r3, #1
 8011a94:	2300      	moveq	r3, #0
 8011a96:	b2db      	uxtb	r3, r3
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d11e      	bne.n	8011ada <rfalIsoDepDataExchangePCD+0x152>
 8011a9c:	e04a      	b.n	8011b34 <rfalIsoDepDataExchangePCD+0x1ac>
 8011a9e:	2b09      	cmp	r3, #9
 8011aa0:	d848      	bhi.n	8011b34 <rfalIsoDepDataExchangePCD+0x1ac>
 8011aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8011aa8 <rfalIsoDepDataExchangePCD+0x120>)
 8011aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011aa8:	08011b39 	.word	0x08011b39
 8011aac:	08011b35 	.word	0x08011b35
 8011ab0:	08011b31 	.word	0x08011b31
 8011ab4:	08011b35 	.word	0x08011b35
 8011ab8:	08011adb 	.word	0x08011adb
 8011abc:	08011b35 	.word	0x08011b35
 8011ac0:	08011b35 	.word	0x08011b35
 8011ac4:	08011b35 	.word	0x08011b35
 8011ac8:	08011b35 	.word	0x08011b35
 8011acc:	08011adb 	.word	0x08011adb
 8011ad0:	2b28      	cmp	r3, #40	@ 0x28
 8011ad2:	dc2f      	bgt.n	8011b34 <rfalIsoDepDataExchangePCD+0x1ac>
 8011ad4:	2b15      	cmp	r3, #21
 8011ad6:	dad4      	bge.n	8011a82 <rfalIsoDepDataExchangePCD+0xfa>
 8011ad8:	e02c      	b.n	8011b34 <rfalIsoDepDataExchangePCD+0x1ac>
                    if( gIsoDep.isRxChaining )
 8011ada:	4b4a      	ldr	r3, [pc, #296]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011adc:	7ddb      	ldrb	r3, [r3, #23]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d00a      	beq.n	8011af8 <rfalIsoDepDataExchangePCD+0x170>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );
 8011ae2:	2100      	movs	r1, #0
 8011ae4:	2000      	movs	r0, #0
 8011ae6:	f7ff fd85 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011aea:	4603      	mov	r3, r0
 8011aec:	81fb      	strh	r3, [r7, #14]
 8011aee:	89fb      	ldrh	r3, [r7, #14]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d01b      	beq.n	8011b2c <rfalIsoDepDataExchangePCD+0x1a4>
 8011af4:	89fb      	ldrh	r3, [r7, #14]
 8011af6:	e1c3      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    else if( gIsoDep.state == ISODEP_ST_PCD_WAIT_DSL )
 8011af8:	4b42      	ldr	r3, [pc, #264]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011afa:	781b      	ldrb	r3, [r3, #0]
 8011afc:	2b03      	cmp	r3, #3
 8011afe:	d10a      	bne.n	8011b16 <rfalIsoDepDataExchangePCD+0x18e>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_S_DSL, RFAL_ISODEP_NO_PARAM ) );
 8011b00:	2100      	movs	r1, #0
 8011b02:	2003      	movs	r0, #3
 8011b04:	f7ff fd76 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011b08:	4603      	mov	r3, r0
 8011b0a:	81fb      	strh	r3, [r7, #14]
 8011b0c:	89fb      	ldrh	r3, [r7, #14]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d00c      	beq.n	8011b2c <rfalIsoDepDataExchangePCD+0x1a4>
 8011b12:	89fb      	ldrh	r3, [r7, #14]
 8011b14:	e1b4      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_NAK, RFAL_ISODEP_NO_PARAM ) );
 8011b16:	2100      	movs	r1, #0
 8011b18:	2001      	movs	r0, #1
 8011b1a:	f7ff fd6b 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011b1e:	4603      	mov	r3, r0
 8011b20:	81fb      	strh	r3, [r7, #14]
 8011b22:	89fb      	ldrh	r3, [r7, #14]
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d001      	beq.n	8011b2c <rfalIsoDepDataExchangePCD+0x1a4>
 8011b28:	89fb      	ldrh	r3, [r7, #14]
 8011b2a:	e1a9      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return RFAL_ERR_BUSY;
 8011b2c:	2302      	movs	r3, #2
 8011b2e:	e1a7      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return RFAL_ERR_BUSY;  /* Debug purposes */
 8011b30:	2302      	movs	r3, #2
 8011b32:	e1a5      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return ret;
 8011b34:	89fb      	ldrh	r3, [r7, #14]
 8011b36:	e1a3      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    break;
 8011b38:	bf00      	nop
            (*outActRxLen) = rfalConvBitsToBytes( *outActRxLen );
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	881b      	ldrh	r3, [r3, #0]
 8011b3e:	3307      	adds	r3, #7
 8011b40:	08db      	lsrs	r3, r3, #3
 8011b42:	b29a      	uxth	r2, r3
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	801a      	strh	r2, [r3, #0]
            if( ((*outActRxLen) < gIsoDep.hdrLen) || ((*outActRxLen) >= gIsoDep.ourFsx) )
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	881b      	ldrh	r3, [r3, #0]
 8011b4c:	4a2d      	ldr	r2, [pc, #180]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011b4e:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8011b52:	4293      	cmp	r3, r2
 8011b54:	d305      	bcc.n	8011b62 <rfalIsoDepDataExchangePCD+0x1da>
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	881a      	ldrh	r2, [r3, #0]
 8011b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011b5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8011b5e:	429a      	cmp	r2, r3
 8011b60:	d301      	bcc.n	8011b66 <rfalIsoDepDataExchangePCD+0x1de>
                return RFAL_ERR_PROTO;
 8011b62:	230b      	movs	r3, #11
 8011b64:	e18c      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            rxPCB = gIsoDep.rxBuf[ ISODEP_PCB_POS ];
 8011b66:	4b27      	ldr	r3, [pc, #156]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011b68:	69db      	ldr	r3, [r3, #28]
 8011b6a:	781b      	ldrb	r3, [r3, #0]
 8011b6c:	737b      	strb	r3, [r7, #13]
            if( (gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV) && ( rfalIsoDep_PCBhasDID(rxPCB) || rfalIsoDep_PCBhasNAD(rxPCB)) )
 8011b6e:	4b25      	ldr	r3, [pc, #148]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011b70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011b74:	2b01      	cmp	r3, #1
 8011b76:	d10b      	bne.n	8011b90 <rfalIsoDepDataExchangePCD+0x208>
 8011b78:	7b7b      	ldrb	r3, [r7, #13]
 8011b7a:	f003 0308 	and.w	r3, r3, #8
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d104      	bne.n	8011b8c <rfalIsoDepDataExchangePCD+0x204>
 8011b82:	7b7b      	ldrb	r3, [r7, #13]
 8011b84:	f003 0304 	and.w	r3, r3, #4
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d001      	beq.n	8011b90 <rfalIsoDepDataExchangePCD+0x208>
                return RFAL_ERR_PROTO;
 8011b8c:	230b      	movs	r3, #11
 8011b8e:	e177      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            if( (gIsoDep.did != RFAL_ISODEP_NO_DID) && ( (!rfalIsoDep_PCBhasDID(rxPCB)) || (gIsoDep.did != gIsoDep.rxBuf[ ISODEP_DID_POS ])) )
 8011b90:	4b1c      	ldr	r3, [pc, #112]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011b92:	78db      	ldrb	r3, [r3, #3]
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d00e      	beq.n	8011bb6 <rfalIsoDepDataExchangePCD+0x22e>
 8011b98:	7b7b      	ldrb	r3, [r7, #13]
 8011b9a:	f003 0308 	and.w	r3, r3, #8
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d007      	beq.n	8011bb2 <rfalIsoDepDataExchangePCD+0x22a>
 8011ba2:	4b18      	ldr	r3, [pc, #96]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011ba4:	78da      	ldrb	r2, [r3, #3]
 8011ba6:	4b17      	ldr	r3, [pc, #92]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011ba8:	69db      	ldr	r3, [r3, #28]
 8011baa:	3301      	adds	r3, #1
 8011bac:	781b      	ldrb	r3, [r3, #0]
 8011bae:	429a      	cmp	r2, r3
 8011bb0:	d001      	beq.n	8011bb6 <rfalIsoDepDataExchangePCD+0x22e>
                return RFAL_ERR_PROTO;
 8011bb2:	230b      	movs	r3, #11
 8011bb4:	e164      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            if( rfalIsoDep_PCBisSBlock(rxPCB) )
 8011bb6:	7b7b      	ldrb	r3, [r7, #13]
 8011bb8:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8011bbc:	2bc2      	cmp	r3, #194	@ 0xc2
 8011bbe:	d153      	bne.n	8011c68 <rfalIsoDepDataExchangePCD+0x2e0>
                if( rfalIsoDep_PCBisSWTX(rxPCB) )
 8011bc0:	7b7b      	ldrb	r3, [r7, #13]
 8011bc2:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8011bc6:	2bc2      	cmp	r3, #194	@ 0xc2
 8011bc8:	d13a      	bne.n	8011c40 <rfalIsoDepDataExchangePCD+0x2b8>
 8011bca:	7b7b      	ldrb	r3, [r7, #13]
 8011bcc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8011bd0:	2b30      	cmp	r3, #48	@ 0x30
 8011bd2:	d135      	bne.n	8011c40 <rfalIsoDepDataExchangePCD+0x2b8>
                    if( rfalIsoDep_PCBisRNAK( gIsoDep.lastPCB ) )
 8011bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011bd6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011bda:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 8011bde:	2ba2      	cmp	r3, #162	@ 0xa2
 8011be0:	d114      	bne.n	8011c0c <rfalIsoDepDataExchangePCD+0x284>
 8011be2:	4b08      	ldr	r3, [pc, #32]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011be4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011be8:	f003 0310 	and.w	r3, r3, #16
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d00d      	beq.n	8011c0c <rfalIsoDepDataExchangePCD+0x284>
                        gIsoDep.cntSWtxNack++;        /* Count S(WTX) upon R(NAK) */
 8011bf0:	4b04      	ldr	r3, [pc, #16]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011bf2:	7a5b      	ldrb	r3, [r3, #9]
 8011bf4:	3301      	adds	r3, #1
 8011bf6:	b2da      	uxtb	r2, r3
 8011bf8:	4b02      	ldr	r3, [pc, #8]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011bfa:	725a      	strb	r2, [r3, #9]
                        gIsoDep.cntRRetrys = 0;       /* Reset R-Block counter has PICC has responded */
 8011bfc:	4b01      	ldr	r3, [pc, #4]	@ (8011c04 <rfalIsoDepDataExchangePCD+0x27c>)
 8011bfe:	2200      	movs	r2, #0
 8011c00:	719a      	strb	r2, [r3, #6]
 8011c02:	e006      	b.n	8011c12 <rfalIsoDepDataExchangePCD+0x28a>
 8011c04:	20002ed4 	.word	0x20002ed4
 8011c08:	00080041 	.word	0x00080041
                        gIsoDep.cntSWtxNack = 0;      /* Reset R(NACK)->S(WTX) counter */
 8011c0c:	4b9e      	ldr	r3, [pc, #632]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011c0e:	2200      	movs	r2, #0
 8011c10:	725a      	strb	r2, [r3, #9]
                    RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_S_WTX, rfalIsoDep_GetWTXM(gIsoDep.rxBuf[gIsoDep.hdrLen]) ) );                    
 8011c12:	4b9d      	ldr	r3, [pc, #628]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011c14:	69db      	ldr	r3, [r3, #28]
 8011c16:	4a9c      	ldr	r2, [pc, #624]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011c18:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8011c1c:	4413      	add	r3, r2
 8011c1e:	781b      	ldrb	r3, [r3, #0]
 8011c20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011c24:	b2db      	uxtb	r3, r3
 8011c26:	4619      	mov	r1, r3
 8011c28:	2002      	movs	r0, #2
 8011c2a:	f7ff fce3 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011c2e:	4603      	mov	r3, r0
 8011c30:	81fb      	strh	r3, [r7, #14]
 8011c32:	89fb      	ldrh	r3, [r7, #14]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d001      	beq.n	8011c3c <rfalIsoDepDataExchangePCD+0x2b4>
 8011c38:	89fb      	ldrh	r3, [r7, #14]
 8011c3a:	e121      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return RFAL_ERR_BUSY;
 8011c3c:	2302      	movs	r3, #2
 8011c3e:	e11f      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                if( rfalIsoDep_PCBisSDeselect(rxPCB) )
 8011c40:	7b7b      	ldrb	r3, [r7, #13]
 8011c42:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8011c46:	2bc2      	cmp	r3, #194	@ 0xc2
 8011c48:	d10c      	bne.n	8011c64 <rfalIsoDepDataExchangePCD+0x2dc>
 8011c4a:	7b7b      	ldrb	r3, [r7, #13]
 8011c4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d107      	bne.n	8011c64 <rfalIsoDepDataExchangePCD+0x2dc>
                    if( gIsoDep.state == ISODEP_ST_PCD_WAIT_DSL )
 8011c54:	4b8c      	ldr	r3, [pc, #560]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011c56:	781b      	ldrb	r3, [r3, #0]
 8011c58:	2b03      	cmp	r3, #3
 8011c5a:	d103      	bne.n	8011c64 <rfalIsoDepDataExchangePCD+0x2dc>
                        rfalIsoDepInitialize();         /* Session finished reInit vars */
 8011c5c:	f7ff fde8 	bl	8011830 <rfalIsoDepInitialize>
                        return RFAL_ERR_NONE;
 8011c60:	2300      	movs	r3, #0
 8011c62:	e10d      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                return RFAL_ERR_PROTO;
 8011c64:	230b      	movs	r3, #11
 8011c66:	e10b      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            else if( rfalIsoDep_PCBisRBlock(rxPCB) )
 8011c68:	7b7b      	ldrb	r3, [r7, #13]
 8011c6a:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 8011c6e:	2ba2      	cmp	r3, #162	@ 0xa2
 8011c70:	d141      	bne.n	8011cf6 <rfalIsoDepDataExchangePCD+0x36e>
                if( rfalIsoDep_PCBisRACK(rxPCB) )                            /* Check if is a R-ACK */
 8011c72:	7b7b      	ldrb	r3, [r7, #13]
 8011c74:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 8011c78:	2ba2      	cmp	r3, #162	@ 0xa2
 8011c7a:	d13a      	bne.n	8011cf2 <rfalIsoDepDataExchangePCD+0x36a>
 8011c7c:	7b7b      	ldrb	r3, [r7, #13]
 8011c7e:	f003 0310 	and.w	r3, r3, #16
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d135      	bne.n	8011cf2 <rfalIsoDepDataExchangePCD+0x36a>
                    if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )     /* Expected block number  */
 8011c86:	7b7b      	ldrb	r3, [r7, #13]
 8011c88:	f003 0301 	and.w	r3, r3, #1
 8011c8c:	4a7e      	ldr	r2, [pc, #504]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011c8e:	7892      	ldrb	r2, [r2, #2]
 8011c90:	4293      	cmp	r3, r2
 8011c92:	d119      	bne.n	8011cc8 <rfalIsoDepDataExchangePCD+0x340>
                        gIsoDep.blockNumber = rfalIsoDep_PCBNextBN( gIsoDep.blockNumber );
 8011c94:	4b7c      	ldr	r3, [pc, #496]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011c96:	789b      	ldrb	r3, [r3, #2]
 8011c98:	f003 0301 	and.w	r3, r3, #1
 8011c9c:	b2db      	uxtb	r3, r3
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	bf0c      	ite	eq
 8011ca2:	2301      	moveq	r3, #1
 8011ca4:	2300      	movne	r3, #0
 8011ca6:	b2db      	uxtb	r3, r3
 8011ca8:	461a      	mov	r2, r3
 8011caa:	4b77      	ldr	r3, [pc, #476]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011cac:	709a      	strb	r2, [r3, #2]
                        if( !gIsoDep.isTxChaining )
 8011cae:	4b76      	ldr	r3, [pc, #472]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011cb0:	7d9b      	ldrb	r3, [r3, #22]
 8011cb2:	f083 0301 	eor.w	r3, r3, #1
 8011cb6:	b2db      	uxtb	r3, r3
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d001      	beq.n	8011cc0 <rfalIsoDepDataExchangePCD+0x338>
                            return RFAL_ERR_PROTO;
 8011cbc:	230b      	movs	r3, #11
 8011cbe:	e0df      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                        rfalIsoDepClearCounters();
 8011cc0:	f7ff fbd6 	bl	8011470 <rfalIsoDepClearCounters>
                        return RFAL_ERR_NONE;  /* This block has been transmitted */
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	e0db      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                        if( gIsoDep.cntIRetrys++ < gIsoDep.maxRetriesI )
 8011cc8:	4b6f      	ldr	r3, [pc, #444]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011cca:	795b      	ldrb	r3, [r3, #5]
 8011ccc:	1c5a      	adds	r2, r3, #1
 8011cce:	b2d1      	uxtb	r1, r2
 8011cd0:	4a6d      	ldr	r2, [pc, #436]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011cd2:	7151      	strb	r1, [r2, #5]
 8011cd4:	4a6c      	ldr	r2, [pc, #432]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011cd6:	f892 203f 	ldrb.w	r2, [r2, #63]	@ 0x3f
 8011cda:	4293      	cmp	r3, r2
 8011cdc:	d207      	bcs.n	8011cee <rfalIsoDepDataExchangePCD+0x366>
                            gIsoDep.cntRRetrys = 0;            /* Clear R counter only */
 8011cde:	4b6a      	ldr	r3, [pc, #424]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011ce0:	2200      	movs	r2, #0
 8011ce2:	719a      	strb	r2, [r3, #6]
                            gIsoDep.state = ISODEP_ST_PCD_TX;
 8011ce4:	4b68      	ldr	r3, [pc, #416]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011ce6:	2201      	movs	r2, #1
 8011ce8:	701a      	strb	r2, [r3, #0]
                            return RFAL_ERR_BUSY;
 8011cea:	2302      	movs	r3, #2
 8011cec:	e0c8      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                        return RFAL_ERR_TIMEOUT; /* NFC Forum mandates timeout or transmission error depending on previous errors */
 8011cee:	2304      	movs	r3, #4
 8011cf0:	e0c6      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return RFAL_ERR_PROTO;
 8011cf2:	230b      	movs	r3, #11
 8011cf4:	e0c4      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            else if( rfalIsoDep_PCBisIBlock(rxPCB) )
 8011cf6:	7b7b      	ldrb	r3, [r7, #13]
 8011cf8:	f003 03e2 	and.w	r3, r3, #226	@ 0xe2
 8011cfc:	2b02      	cmp	r3, #2
 8011cfe:	f040 80bb 	bne.w	8011e78 <rfalIsoDepDataExchangePCD+0x4f0>
                if( rfalIsoDep_PCBisChaining(rxPCB) )
 8011d02:	7b7b      	ldrb	r3, [r7, #13]
 8011d04:	f003 0310 	and.w	r3, r3, #16
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d05d      	beq.n	8011dc8 <rfalIsoDepDataExchangePCD+0x440>
                    gIsoDep.isRxChaining = true;
 8011d0c:	4b5e      	ldr	r3, [pc, #376]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d0e:	2201      	movs	r2, #1
 8011d10:	75da      	strb	r2, [r3, #23]
                    *outIsChaining       = true;
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	2201      	movs	r2, #1
 8011d16:	701a      	strb	r2, [r3, #0]
                    if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )
 8011d18:	7b7b      	ldrb	r3, [r7, #13]
 8011d1a:	f003 0301 	and.w	r3, r3, #1
 8011d1e:	4a5a      	ldr	r2, [pc, #360]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d20:	7892      	ldrb	r2, [r2, #2]
 8011d22:	4293      	cmp	r3, r2
 8011d24:	d143      	bne.n	8011dae <rfalIsoDepDataExchangePCD+0x426>
                        rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8011d26:	4b58      	ldr	r3, [pc, #352]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d28:	789b      	ldrb	r3, [r3, #2]
 8011d2a:	f003 0301 	and.w	r3, r3, #1
 8011d2e:	b2db      	uxtb	r3, r3
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	bf0c      	ite	eq
 8011d34:	2301      	moveq	r3, #1
 8011d36:	2300      	movne	r3, #0
 8011d38:	b2db      	uxtb	r3, r3
 8011d3a:	461a      	mov	r2, r3
 8011d3c:	4b52      	ldr	r3, [pc, #328]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d3e:	709a      	strb	r2, [r3, #2]
                        rfalIsoDepClearCounters();  /* Clear counters in case R counter is already at max */
 8011d40:	f7ff fb96 	bl	8011470 <rfalIsoDepClearCounters>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );
 8011d44:	2100      	movs	r1, #0
 8011d46:	2000      	movs	r0, #0
 8011d48:	f7ff fc54 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	81fb      	strh	r3, [r7, #14]
 8011d50:	89fb      	ldrh	r3, [r7, #14]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d001      	beq.n	8011d5a <rfalIsoDepDataExchangePCD+0x3d2>
 8011d56:	89fb      	ldrh	r3, [r7, #14]
 8011d58:	e092      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                        *outActRxLen -= gIsoDep.hdrLen;
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	881b      	ldrh	r3, [r3, #0]
 8011d5e:	4a4a      	ldr	r2, [pc, #296]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d60:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8011d64:	1a9b      	subs	r3, r3, r2
 8011d66:	b29a      	uxth	r2, r3
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	801a      	strh	r2, [r3, #0]
                        if( (gIsoDep.hdrLen != gIsoDep.rxBufInfPos) && (*outActRxLen > 0U) )
 8011d6c:	4b46      	ldr	r3, [pc, #280]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d6e:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8011d72:	4b45      	ldr	r3, [pc, #276]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d74:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8011d78:	429a      	cmp	r2, r3
 8011d7a:	d014      	beq.n	8011da6 <rfalIsoDepDataExchangePCD+0x41e>
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	881b      	ldrh	r3, [r3, #0]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d010      	beq.n	8011da6 <rfalIsoDepDataExchangePCD+0x41e>
                            RFAL_MEMMOVE( &gIsoDep.rxBuf[gIsoDep.rxBufInfPos], &gIsoDep.rxBuf[gIsoDep.hdrLen], *outActRxLen );
 8011d84:	4b40      	ldr	r3, [pc, #256]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d86:	69db      	ldr	r3, [r3, #28]
 8011d88:	4a3f      	ldr	r2, [pc, #252]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d8a:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8011d8e:	1898      	adds	r0, r3, r2
 8011d90:	4b3d      	ldr	r3, [pc, #244]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d92:	69db      	ldr	r3, [r3, #28]
 8011d94:	4a3c      	ldr	r2, [pc, #240]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011d96:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8011d9a:	1899      	adds	r1, r3, r2
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	881b      	ldrh	r3, [r3, #0]
 8011da0:	461a      	mov	r2, r3
 8011da2:	f00a fb35 	bl	801c410 <memmove>
                        rfalIsoDepClearCounters();
 8011da6:	f7ff fb63 	bl	8011470 <rfalIsoDepClearCounters>
                        return RFAL_ERR_AGAIN;       /* Send Again signalling to run again, but some chaining data has arrived */
 8011daa:	230d      	movs	r3, #13
 8011dac:	e068      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );                        
 8011dae:	2100      	movs	r1, #0
 8011db0:	2000      	movs	r0, #0
 8011db2:	f7ff fc1f 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011db6:	4603      	mov	r3, r0
 8011db8:	81fb      	strh	r3, [r7, #14]
 8011dba:	89fb      	ldrh	r3, [r7, #14]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d001      	beq.n	8011dc4 <rfalIsoDepDataExchangePCD+0x43c>
 8011dc0:	89fb      	ldrh	r3, [r7, #14]
 8011dc2:	e05d      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return RFAL_ERR_BUSY;
 8011dc4:	2302      	movs	r3, #2
 8011dc6:	e05b      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                gIsoDep.isRxChaining = false; /* clear PICC chaining flag */                
 8011dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011dca:	2200      	movs	r2, #0
 8011dcc:	75da      	strb	r2, [r3, #23]
                if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )
 8011dce:	7b7b      	ldrb	r3, [r7, #13]
 8011dd0:	f003 0301 	and.w	r3, r3, #1
 8011dd4:	4a2c      	ldr	r2, [pc, #176]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011dd6:	7892      	ldrb	r2, [r2, #2]
 8011dd8:	4293      	cmp	r3, r2
 8011dda:	d139      	bne.n	8011e50 <rfalIsoDepDataExchangePCD+0x4c8>
                    rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8011ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011dde:	789b      	ldrb	r3, [r3, #2]
 8011de0:	f003 0301 	and.w	r3, r3, #1
 8011de4:	b2db      	uxtb	r3, r3
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	bf0c      	ite	eq
 8011dea:	2301      	moveq	r3, #1
 8011dec:	2300      	movne	r3, #0
 8011dee:	b2db      	uxtb	r3, r3
 8011df0:	461a      	mov	r2, r3
 8011df2:	4b25      	ldr	r3, [pc, #148]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011df4:	709a      	strb	r2, [r3, #2]
                    *outActRxLen -= gIsoDep.hdrLen;
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	881b      	ldrh	r3, [r3, #0]
 8011dfa:	4a23      	ldr	r2, [pc, #140]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011dfc:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8011e00:	1a9b      	subs	r3, r3, r2
 8011e02:	b29a      	uxth	r2, r3
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	801a      	strh	r2, [r3, #0]
                    if( (gIsoDep.hdrLen != gIsoDep.rxBufInfPos) && (*outActRxLen > 0U) )
 8011e08:	4b1f      	ldr	r3, [pc, #124]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e0a:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8011e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e10:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8011e14:	429a      	cmp	r2, r3
 8011e16:	d014      	beq.n	8011e42 <rfalIsoDepDataExchangePCD+0x4ba>
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	881b      	ldrh	r3, [r3, #0]
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d010      	beq.n	8011e42 <rfalIsoDepDataExchangePCD+0x4ba>
                        RFAL_MEMMOVE( &gIsoDep.rxBuf[gIsoDep.rxBufInfPos], &gIsoDep.rxBuf[gIsoDep.hdrLen], *outActRxLen );
 8011e20:	4b19      	ldr	r3, [pc, #100]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e22:	69db      	ldr	r3, [r3, #28]
 8011e24:	4a18      	ldr	r2, [pc, #96]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e26:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8011e2a:	1898      	adds	r0, r3, r2
 8011e2c:	4b16      	ldr	r3, [pc, #88]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e2e:	69db      	ldr	r3, [r3, #28]
 8011e30:	4a15      	ldr	r2, [pc, #84]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e32:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8011e36:	1899      	adds	r1, r3, r2
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	881b      	ldrh	r3, [r3, #0]
 8011e3c:	461a      	mov	r2, r3
 8011e3e:	f00a fae7 	bl	801c410 <memmove>
                    gIsoDep.state = ISODEP_ST_IDLE;
 8011e42:	4b11      	ldr	r3, [pc, #68]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e44:	2200      	movs	r2, #0
 8011e46:	701a      	strb	r2, [r3, #0]
                    rfalIsoDepClearCounters();
 8011e48:	f7ff fb12 	bl	8011470 <rfalIsoDepClearCounters>
                    return RFAL_ERR_NONE;
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	e017      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    if( (gIsoDep.compMode != RFAL_COMPLIANCE_MODE_ISO) )
 8011e50:	4b0d      	ldr	r3, [pc, #52]	@ (8011e88 <rfalIsoDepDataExchangePCD+0x500>)
 8011e52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011e56:	2b02      	cmp	r3, #2
 8011e58:	d001      	beq.n	8011e5e <rfalIsoDepDataExchangePCD+0x4d6>
                        return RFAL_ERR_PROTO;
 8011e5a:	230b      	movs	r3, #11
 8011e5c:	e010      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_NAK, RFAL_ISODEP_NO_PARAM ) );
 8011e5e:	2100      	movs	r1, #0
 8011e60:	2001      	movs	r0, #1
 8011e62:	f7ff fbc7 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011e66:	4603      	mov	r3, r0
 8011e68:	81fb      	strh	r3, [r7, #14]
 8011e6a:	89fb      	ldrh	r3, [r7, #14]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d001      	beq.n	8011e74 <rfalIsoDepDataExchangePCD+0x4ec>
 8011e70:	89fb      	ldrh	r3, [r7, #14]
 8011e72:	e005      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                    return RFAL_ERR_BUSY;
 8011e74:	2302      	movs	r3, #2
 8011e76:	e003      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
                return RFAL_ERR_PROTO;
 8011e78:	230b      	movs	r3, #11
 8011e7a:	e001      	b.n	8011e80 <rfalIsoDepDataExchangePCD+0x4f8>
            break;
 8011e7c:	bf00      	nop
    }
    
    return RFAL_ERR_INTERNAL;
 8011e7e:	230c      	movs	r3, #12
}
 8011e80:	4618      	mov	r0, r3
 8011e82:	3710      	adds	r7, #16
 8011e84:	46bd      	mov	sp, r7
 8011e86:	bdb0      	pop	{r4, r5, r7, pc}
 8011e88:	20002ed4 	.word	0x20002ed4

08011e8c <rfalIsoDepStartDeselect>:
}


/*******************************************************************************/
ReturnCode rfalIsoDepStartDeselect( void )
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Using local static vars and static config to cope with a Deselect after     *
     * RATS\ATTRIB without any I-Block exchanged                                   */
    gIsoDep.rxLen       = &gIsoDep.ctrlRxLen;
 8011e90:	4b0b      	ldr	r3, [pc, #44]	@ (8011ec0 <rfalIsoDepStartDeselect+0x34>)
 8011e92:	4a0c      	ldr	r2, [pc, #48]	@ (8011ec4 <rfalIsoDepStartDeselect+0x38>)
 8011e94:	631a      	str	r2, [r3, #48]	@ 0x30
    gIsoDep.rxBuf       = gIsoDep.ctrlBuf;
 8011e96:	4b0a      	ldr	r3, [pc, #40]	@ (8011ec0 <rfalIsoDepStartDeselect+0x34>)
 8011e98:	4a0b      	ldr	r2, [pc, #44]	@ (8011ec8 <rfalIsoDepStartDeselect+0x3c>)
 8011e9a:	61da      	str	r2, [r3, #28]
    gIsoDep.rxBufLen    = ISODEP_CONTROLMSG_BUF_LEN - (RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN);
 8011e9c:	4b08      	ldr	r3, [pc, #32]	@ (8011ec0 <rfalIsoDepStartDeselect+0x34>)
 8011e9e:	2202      	movs	r2, #2
 8011ea0:	845a      	strh	r2, [r3, #34]	@ 0x22
    gIsoDep.rxBufInfPos = (RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN);
 8011ea2:	4b07      	ldr	r3, [pc, #28]	@ (8011ec0 <rfalIsoDepStartDeselect+0x34>)
 8011ea4:	2202      	movs	r2, #2
 8011ea6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    gIsoDep.txBufInfPos = (RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN);
 8011eaa:	4b05      	ldr	r3, [pc, #20]	@ (8011ec0 <rfalIsoDepStartDeselect+0x34>)
 8011eac:	2202      	movs	r2, #2
 8011eae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    
    /* Send DSL request */
    return rfalIsoDepHandleControlMsg( ISODEP_S_DSL, RFAL_ISODEP_NO_PARAM );
 8011eb2:	2100      	movs	r1, #0
 8011eb4:	2003      	movs	r0, #3
 8011eb6:	f7ff fb9d 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8011eba:	4603      	mov	r3, r0
}
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	bd80      	pop	{r7, pc}
 8011ec0:	20002ed4 	.word	0x20002ed4
 8011ec4:	20002f1e 	.word	0x20002f1e
 8011ec8:	20002f1a 	.word	0x20002f1a

08011ecc <rfalIsoDepGetDeselectStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepGetDeselectStatus( void )
{
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b082      	sub	sp, #8
 8011ed0:	af00      	add	r7, sp, #0
    ReturnCode  ret;
    bool        dummyB;

    RFAL_EXIT_ON_BUSY( ret, rfalIsoDepDataExchangePCD( gIsoDep.rxLen, &dummyB ) );
 8011ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8011efc <rfalIsoDepGetDeselectStatus+0x30>)
 8011ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ed6:	1d7a      	adds	r2, r7, #5
 8011ed8:	4611      	mov	r1, r2
 8011eda:	4618      	mov	r0, r3
 8011edc:	f7ff fd54 	bl	8011988 <rfalIsoDepDataExchangePCD>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	80fb      	strh	r3, [r7, #6]
 8011ee4:	88fb      	ldrh	r3, [r7, #6]
 8011ee6:	2b02      	cmp	r3, #2
 8011ee8:	d101      	bne.n	8011eee <rfalIsoDepGetDeselectStatus+0x22>
 8011eea:	88fb      	ldrh	r3, [r7, #6]
 8011eec:	e002      	b.n	8011ef4 <rfalIsoDepGetDeselectStatus+0x28>
        
    rfalIsoDepInitialize();
 8011eee:	f7ff fc9f 	bl	8011830 <rfalIsoDepInitialize>
    return ret;
 8011ef2:	88fb      	ldrh	r3, [r7, #6]
}
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	3708      	adds	r7, #8
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	bd80      	pop	{r7, pc}
 8011efc:	20002ed4 	.word	0x20002ed4

08011f00 <rfalIsoDepFWI2FWT>:
#endif /* RFAL_FEATURE_ISO_DEP_POLL */


/*******************************************************************************/
uint32_t rfalIsoDepFWI2FWT( uint8_t fwi )
{
 8011f00:	b480      	push	{r7}
 8011f02:	b085      	sub	sp, #20
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	4603      	mov	r3, r0
 8011f08:	71fb      	strb	r3, [r7, #7]
    uint32_t result;
    uint8_t  tmpFWI;
    
    tmpFWI = fwi;
 8011f0a:	79fb      	ldrb	r3, [r7, #7]
 8011f0c:	73fb      	strb	r3, [r7, #15]
    
    /* RFU values -> take the default value  
     * Digital 1.0  11.6.2.17  FWI[1,14]
     * Digital 1.1  7.6.2.22   FWI[0,14]
     * EMVCo 2.6    Table A.5  FWI[0,14] */
    if( tmpFWI > ISODEP_FWI_MAX )
 8011f0e:	7bfb      	ldrb	r3, [r7, #15]
 8011f10:	2b0e      	cmp	r3, #14
 8011f12:	d901      	bls.n	8011f18 <rfalIsoDepFWI2FWT+0x18>
    {
        tmpFWI = RFAL_ISODEP_FWI_DEFAULT;
 8011f14:	2304      	movs	r3, #4
 8011f16:	73fb      	strb	r3, [r7, #15]
    }

    /* FWT = (256 x 16/fC) x 2^FWI => 2^(FWI+12)  Digital 1.1  13.8.1 & 7.9.1 */
    
    result = ((uint32_t)1U << (tmpFWI + 12U));
 8011f18:	7bfb      	ldrb	r3, [r7, #15]
 8011f1a:	330c      	adds	r3, #12
 8011f1c:	2201      	movs	r2, #1
 8011f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8011f22:	60bb      	str	r3, [r7, #8]
    result = RFAL_MIN( RFAL_ISODEP_MAX_FWT, result);  /* Maximum Frame Waiting Time must be fulfilled */
 8011f24:	68bb      	ldr	r3, [r7, #8]
 8011f26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011f2a:	bf28      	it	cs
 8011f2c:	f04f 6380 	movcs.w	r3, #67108864	@ 0x4000000
 8011f30:	60bb      	str	r3, [r7, #8]
    
    return result;
 8011f32:	68bb      	ldr	r3, [r7, #8]
}
 8011f34:	4618      	mov	r0, r3
 8011f36:	3714      	adds	r7, #20
 8011f38:	46bd      	mov	sp, r7
 8011f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f3e:	4770      	bx	lr

08011f40 <rfalIsoDepFSxI2FSx>:


/*******************************************************************************/
uint16_t rfalIsoDepFSxI2FSx( uint8_t FSxI )
{
 8011f40:	b480      	push	{r7}
 8011f42:	b085      	sub	sp, #20
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	4603      	mov	r3, r0
 8011f48:	71fb      	strb	r3, [r7, #7]
    uint16_t fsx;
    uint8_t  fsi;
    
    /* Enforce maximum FSxI/FSx allowed - NFC Forum and EMVCo differ */
    fsi = (( gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV ) ? RFAL_MIN( FSxI, RFAL_ISODEP_FSDI_MAX_EMV ) : RFAL_MIN( FSxI, RFAL_ISODEP_FSDI_MAX_NFC ));
 8011f4a:	4b34      	ldr	r3, [pc, #208]	@ (801201c <rfalIsoDepFSxI2FSx+0xdc>)
 8011f4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f50:	2b01      	cmp	r3, #1
 8011f52:	d105      	bne.n	8011f60 <rfalIsoDepFSxI2FSx+0x20>
 8011f54:	79fb      	ldrb	r3, [r7, #7]
 8011f56:	2b0c      	cmp	r3, #12
 8011f58:	bf28      	it	cs
 8011f5a:	230c      	movcs	r3, #12
 8011f5c:	b2db      	uxtb	r3, r3
 8011f5e:	e004      	b.n	8011f6a <rfalIsoDepFSxI2FSx+0x2a>
 8011f60:	79fb      	ldrb	r3, [r7, #7]
 8011f62:	2b08      	cmp	r3, #8
 8011f64:	bf28      	it	cs
 8011f66:	2308      	movcs	r3, #8
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	737b      	strb	r3, [r7, #13]
    
    switch( fsi )
 8011f6c:	7b7b      	ldrb	r3, [r7, #13]
 8011f6e:	2b0c      	cmp	r3, #12
 8011f70:	d848      	bhi.n	8012004 <rfalIsoDepFSxI2FSx+0xc4>
 8011f72:	a201      	add	r2, pc, #4	@ (adr r2, 8011f78 <rfalIsoDepFSxI2FSx+0x38>)
 8011f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f78:	08011fad 	.word	0x08011fad
 8011f7c:	08011fb3 	.word	0x08011fb3
 8011f80:	08011fb9 	.word	0x08011fb9
 8011f84:	08011fbf 	.word	0x08011fbf
 8011f88:	08011fc5 	.word	0x08011fc5
 8011f8c:	08011fcb 	.word	0x08011fcb
 8011f90:	08011fd1 	.word	0x08011fd1
 8011f94:	08011fd7 	.word	0x08011fd7
 8011f98:	08011fdd 	.word	0x08011fdd
 8011f9c:	08011fe5 	.word	0x08011fe5
 8011fa0:	08011fed 	.word	0x08011fed
 8011fa4:	08011ff5 	.word	0x08011ff5
 8011fa8:	08011ffd 	.word	0x08011ffd
    {
        case (uint8_t)RFAL_ISODEP_FSXI_16:           fsx = (uint16_t)RFAL_ISODEP_FSX_16;   break;
 8011fac:	2310      	movs	r3, #16
 8011fae:	81fb      	strh	r3, [r7, #14]
 8011fb0:	e02c      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_24:           fsx = (uint16_t)RFAL_ISODEP_FSX_24;   break;
 8011fb2:	2318      	movs	r3, #24
 8011fb4:	81fb      	strh	r3, [r7, #14]
 8011fb6:	e029      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_32:           fsx = (uint16_t)RFAL_ISODEP_FSX_32;   break;
 8011fb8:	2320      	movs	r3, #32
 8011fba:	81fb      	strh	r3, [r7, #14]
 8011fbc:	e026      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_40:           fsx = (uint16_t)RFAL_ISODEP_FSX_40;   break;
 8011fbe:	2328      	movs	r3, #40	@ 0x28
 8011fc0:	81fb      	strh	r3, [r7, #14]
 8011fc2:	e023      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_48:           fsx = (uint16_t)RFAL_ISODEP_FSX_48;   break;
 8011fc4:	2330      	movs	r3, #48	@ 0x30
 8011fc6:	81fb      	strh	r3, [r7, #14]
 8011fc8:	e020      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_64:           fsx = (uint16_t)RFAL_ISODEP_FSX_64;   break;
 8011fca:	2340      	movs	r3, #64	@ 0x40
 8011fcc:	81fb      	strh	r3, [r7, #14]
 8011fce:	e01d      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_96:           fsx = (uint16_t)RFAL_ISODEP_FSX_96;   break;
 8011fd0:	2360      	movs	r3, #96	@ 0x60
 8011fd2:	81fb      	strh	r3, [r7, #14]
 8011fd4:	e01a      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_128:          fsx = (uint16_t)RFAL_ISODEP_FSX_128;  break;
 8011fd6:	2380      	movs	r3, #128	@ 0x80
 8011fd8:	81fb      	strh	r3, [r7, #14]
 8011fda:	e017      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_256:          fsx = (uint16_t)RFAL_ISODEP_FSX_256;  break;
 8011fdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011fe0:	81fb      	strh	r3, [r7, #14]
 8011fe2:	e013      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_512:          fsx = (uint16_t)RFAL_ISODEP_FSX_512;  break;
 8011fe4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011fe8:	81fb      	strh	r3, [r7, #14]
 8011fea:	e00f      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_1024:         fsx = (uint16_t)RFAL_ISODEP_FSX_1024; break;
 8011fec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ff0:	81fb      	strh	r3, [r7, #14]
 8011ff2:	e00b      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_2048:         fsx = (uint16_t)RFAL_ISODEP_FSX_2048; break;
 8011ff4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011ff8:	81fb      	strh	r3, [r7, #14]
 8011ffa:	e007      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        case (uint8_t)RFAL_ISODEP_FSXI_4096:         fsx = (uint16_t)RFAL_ISODEP_FSX_4096; break;
 8011ffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012000:	81fb      	strh	r3, [r7, #14]
 8012002:	e003      	b.n	801200c <rfalIsoDepFSxI2FSx+0xcc>
        default:                                     fsx = (uint16_t)RFAL_ISODEP_FSX_256;  break;
 8012004:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012008:	81fb      	strh	r3, [r7, #14]
 801200a:	bf00      	nop
    }
    return fsx;
 801200c:	89fb      	ldrh	r3, [r7, #14]
}
 801200e:	4618      	mov	r0, r3
 8012010:	3714      	adds	r7, #20
 8012012:	46bd      	mov	sp, r7
 8012014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012018:	4770      	bx	lr
 801201a:	bf00      	nop
 801201c:	20002ed4 	.word	0x20002ed4

08012020 <rfalIsoDepIsRats>:

#if RFAL_FEATURE_ISO_DEP_LISTEN

/*******************************************************************************/
bool rfalIsoDepIsRats( const uint8_t *buf, uint8_t bufLen )
{
 8012020:	b480      	push	{r7}
 8012022:	b083      	sub	sp, #12
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
 8012028:	460b      	mov	r3, r1
 801202a:	70fb      	strb	r3, [r7, #3]
    if(buf != NULL)
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2b00      	cmp	r3, #0
 8012030:	d008      	beq.n	8012044 <rfalIsoDepIsRats+0x24>
    {
        if ((RFAL_ISODEP_CMD_RATS == (uint8_t)*buf) && (sizeof(rfalIsoDepRats) == bufLen))
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	781b      	ldrb	r3, [r3, #0]
 8012036:	2be0      	cmp	r3, #224	@ 0xe0
 8012038:	d104      	bne.n	8012044 <rfalIsoDepIsRats+0x24>
 801203a:	78fb      	ldrb	r3, [r7, #3]
 801203c:	2b02      	cmp	r3, #2
 801203e:	d101      	bne.n	8012044 <rfalIsoDepIsRats+0x24>
        {
            return true;
 8012040:	2301      	movs	r3, #1
 8012042:	e000      	b.n	8012046 <rfalIsoDepIsRats+0x26>
        }
    }
    return false;
 8012044:	2300      	movs	r3, #0
}
 8012046:	4618      	mov	r0, r3
 8012048:	370c      	adds	r7, #12
 801204a:	46bd      	mov	sp, r7
 801204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012050:	4770      	bx	lr
	...

08012054 <rfalIsoDepListenStartActivation>:



/*******************************************************************************/
ReturnCode rfalIsoDepListenStartActivation( rfalIsoDepAtsParam *atsParam, const rfalIsoDepAttribResParam *attribResParam, const uint8_t *buf, uint16_t bufLen, rfalIsoDepListenActvParam actParam)
{
 8012054:	b590      	push	{r4, r7, lr}
 8012056:	b08d      	sub	sp, #52	@ 0x34
 8012058:	af04      	add	r7, sp, #16
 801205a:	60f8      	str	r0, [r7, #12]
 801205c:	60b9      	str	r1, [r7, #8]
 801205e:	607a      	str	r2, [r7, #4]
 8012060:	807b      	strh	r3, [r7, #2]
    uint8_t *txBuf;
    uint8_t bufIt;
    const uint8_t *buffer = buf;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	61bb      	str	r3, [r7, #24]
    
    /*******************************************************************************/
    bufIt        = 0;
 8012066:	2300      	movs	r3, #0
 8012068:	77fb      	strb	r3, [r7, #31]
    txBuf        = (uint8_t*)actParam.rxBuf;      /* Use the rxBuf as TxBuf as well, the struct enforces a size enough RFAL_MAX( NFCA_ATS_MAX_LEN, NFCB_ATTRIB_RES_MAX_LEN ) */
 801206a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801206c:	617b      	str	r3, [r7, #20]
    gIsoDep.txBR = RFAL_BR_106;
 801206e:	4ba1      	ldr	r3, [pc, #644]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012070:	2200      	movs	r2, #0
 8012072:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    gIsoDep.rxBR = RFAL_BR_106;
 8012076:	4b9f      	ldr	r3, [pc, #636]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012078:	2200      	movs	r2, #0
 801207a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        
    /* Check for a valid buffer pointer */
    if( buffer == NULL )
 801207e:	69bb      	ldr	r3, [r7, #24]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d101      	bne.n	8012088 <rfalIsoDepListenStartActivation+0x34>
    {
        return RFAL_ERR_PARAM;
 8012084:	2307      	movs	r3, #7
 8012086:	e131      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
    }
    
    /*******************************************************************************/
    if( *buffer == RFAL_ISODEP_CMD_RATS )
 8012088:	69bb      	ldr	r3, [r7, #24]
 801208a:	781b      	ldrb	r3, [r3, #0]
 801208c:	2be0      	cmp	r3, #224	@ 0xe0
 801208e:	f040 80f3 	bne.w	8012278 <rfalIsoDepListenStartActivation+0x224>
    {
        /* Check ATS parameters */
        if( atsParam == NULL )
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d101      	bne.n	801209c <rfalIsoDepListenStartActivation+0x48>
        {
            return RFAL_ERR_PARAM;
 8012098:	2307      	movs	r3, #7
 801209a:	e127      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
        }
        
        /* If requested copy RATS to device info */
        if( actParam.isoDepDev != NULL )
 801209c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d005      	beq.n	80120ae <rfalIsoDepListenStartActivation+0x5a>
        {
            RFAL_MEMCPY( (uint8_t*)&actParam.isoDepDev->activation.A.Poller.RATS, buffer, sizeof(rfalIsoDepRats) );	/* Copy RATS' CMD + PARAM */
 80120a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80120a4:	461a      	mov	r2, r3
 80120a6:	69bb      	ldr	r3, [r7, #24]
 80120a8:	881b      	ldrh	r3, [r3, #0]
 80120aa:	b29b      	uxth	r3, r3
 80120ac:	8013      	strh	r3, [r2, #0]
        }
        
        
        /*******************************************************************************/
        /* Process RATS                                                                */
        buffer++;
 80120ae:	69bb      	ldr	r3, [r7, #24]
 80120b0:	3301      	adds	r3, #1
 80120b2:	61bb      	str	r3, [r7, #24]
        gIsoDep.fsx = rfalIsoDepFSxI2FSx( (((*buffer) & RFAL_ISODEP_RATS_PARAM_FSDI_MASK) >> RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) );
 80120b4:	69bb      	ldr	r3, [r7, #24]
 80120b6:	781b      	ldrb	r3, [r3, #0]
 80120b8:	091b      	lsrs	r3, r3, #4
 80120ba:	b2db      	uxtb	r3, r3
 80120bc:	4618      	mov	r0, r3
 80120be:	f7ff ff3f 	bl	8011f40 <rfalIsoDepFSxI2FSx>
 80120c2:	4603      	mov	r3, r0
 80120c4:	461a      	mov	r2, r3
 80120c6:	4b8b      	ldr	r3, [pc, #556]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80120c8:	829a      	strh	r2, [r3, #20]
        gIsoDep.did = (*buffer & RFAL_ISODEP_DID_MASK);
 80120ca:	69bb      	ldr	r3, [r7, #24]
 80120cc:	781b      	ldrb	r3, [r3, #0]
 80120ce:	f003 030f 	and.w	r3, r3, #15
 80120d2:	b2da      	uxtb	r2, r3
 80120d4:	4b87      	ldr	r3, [pc, #540]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80120d6:	70da      	strb	r2, [r3, #3]
        
        
        /*******************************************************************************/
        /* Digital 1.1  13.6.1.8 - DID as to between 0 and 14 */
        if( gIsoDep.did > RFAL_ISODEP_DID_MAX )
 80120d8:	4b86      	ldr	r3, [pc, #536]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80120da:	78db      	ldrb	r3, [r3, #3]
 80120dc:	2b0e      	cmp	r3, #14
 80120de:	d901      	bls.n	80120e4 <rfalIsoDepListenStartActivation+0x90>
        {
            return RFAL_ERR_PROTO;
 80120e0:	230b      	movs	r3, #11
 80120e2:	e103      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
        }
        
        /* Check if we are configured to support DID */
        if( (gIsoDep.did != RFAL_ISODEP_DID_00) && (!atsParam->didSupport) )
 80120e4:	4b83      	ldr	r3, [pc, #524]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80120e6:	78db      	ldrb	r3, [r3, #3]
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d008      	beq.n	80120fe <rfalIsoDepListenStartActivation+0xaa>
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	78db      	ldrb	r3, [r3, #3]
 80120f0:	f083 0301 	eor.w	r3, r3, #1
 80120f4:	b2db      	uxtb	r3, r3
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d001      	beq.n	80120fe <rfalIsoDepListenStartActivation+0xaa>
        {
            return RFAL_ERR_NOTSUPP;
 80120fa:	2318      	movs	r3, #24
 80120fc:	e0f6      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
        }

        
        /*******************************************************************************/
        /* Check RFAL supported bit rates  */
        if( ((!RFAL_SUPPORT_BR_CE_A_212) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_212) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_212) != 0U)))  ||
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	791b      	ldrb	r3, [r3, #4]
 8012102:	f003 0301 	and.w	r3, r3, #1
 8012106:	2b00      	cmp	r3, #0
 8012108:	d11d      	bne.n	8012146 <rfalIsoDepListenStartActivation+0xf2>
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	791b      	ldrb	r3, [r3, #4]
 801210e:	f003 0310 	and.w	r3, r3, #16
 8012112:	2b00      	cmp	r3, #0
 8012114:	d117      	bne.n	8012146 <rfalIsoDepListenStartActivation+0xf2>
            ((!RFAL_SUPPORT_BR_CE_A_424) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_424) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_424) != 0U)))  ||
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	791b      	ldrb	r3, [r3, #4]
 801211a:	f003 0302 	and.w	r3, r3, #2
        if( ((!RFAL_SUPPORT_BR_CE_A_212) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_212) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_212) != 0U)))  ||
 801211e:	2b00      	cmp	r3, #0
 8012120:	d111      	bne.n	8012146 <rfalIsoDepListenStartActivation+0xf2>
            ((!RFAL_SUPPORT_BR_CE_A_424) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_424) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_424) != 0U)))  ||
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	791b      	ldrb	r3, [r3, #4]
 8012126:	f003 0320 	and.w	r3, r3, #32
 801212a:	2b00      	cmp	r3, #0
 801212c:	d10b      	bne.n	8012146 <rfalIsoDepListenStartActivation+0xf2>
            ((!RFAL_SUPPORT_BR_CE_A_848) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_848) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_848) != 0U)))   )
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	791b      	ldrb	r3, [r3, #4]
 8012132:	f003 0304 	and.w	r3, r3, #4
            ((!RFAL_SUPPORT_BR_CE_A_424) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_424) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_424) != 0U)))  ||
 8012136:	2b00      	cmp	r3, #0
 8012138:	d105      	bne.n	8012146 <rfalIsoDepListenStartActivation+0xf2>
            ((!RFAL_SUPPORT_BR_CE_A_848) && (((atsParam->ta & RFAL_ISODEP_ATS_TA_DPL_848) != 0U) || ((atsParam->ta & RFAL_ISODEP_ATS_TA_DLP_848) != 0U)))   )
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	791b      	ldrb	r3, [r3, #4]
 801213e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012142:	2b00      	cmp	r3, #0
 8012144:	d001      	beq.n	801214a <rfalIsoDepListenStartActivation+0xf6>
        {
            return RFAL_ERR_NOTSUPP;
 8012146:	2318      	movs	r3, #24
 8012148:	e0d0      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
        }
        
        /* Enforce proper FWI configuration */
        if( atsParam->fwi > ISODEP_FWI_LIS_MAX)
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	785b      	ldrb	r3, [r3, #1]
 801214e:	461a      	mov	r2, r3
 8012150:	4b68      	ldr	r3, [pc, #416]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012152:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012156:	2b01      	cmp	r3, #1
 8012158:	d101      	bne.n	801215e <rfalIsoDepListenStartActivation+0x10a>
 801215a:	2307      	movs	r3, #7
 801215c:	e000      	b.n	8012160 <rfalIsoDepListenStartActivation+0x10c>
 801215e:	2308      	movs	r3, #8
 8012160:	4293      	cmp	r3, r2
 8012162:	da09      	bge.n	8012178 <rfalIsoDepListenStartActivation+0x124>
        {
            atsParam->fwi = ISODEP_FWI_LIS_MAX;
 8012164:	4b63      	ldr	r3, [pc, #396]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012166:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801216a:	2b01      	cmp	r3, #1
 801216c:	d101      	bne.n	8012172 <rfalIsoDepListenStartActivation+0x11e>
 801216e:	2207      	movs	r2, #7
 8012170:	e000      	b.n	8012174 <rfalIsoDepListenStartActivation+0x120>
 8012172:	2208      	movs	r2, #8
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	705a      	strb	r2, [r3, #1]
        }
        
        gIsoDep.atsTA  = atsParam->ta;
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	791a      	ldrb	r2, [r3, #4]
 801217c:	4b5d      	ldr	r3, [pc, #372]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 801217e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        gIsoDep.fwt    = rfalIsoDepFWI2FWT(atsParam->fwi);
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	785b      	ldrb	r3, [r3, #1]
 8012186:	4618      	mov	r0, r3
 8012188:	f7ff feba 	bl	8011f00 <rfalIsoDepFWI2FWT>
 801218c:	4603      	mov	r3, r0
 801218e:	4a59      	ldr	r2, [pc, #356]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012190:	60d3      	str	r3, [r2, #12]
        gIsoDep.ourFsx = rfalIsoDepFSxI2FSx(atsParam->fsci);
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	781b      	ldrb	r3, [r3, #0]
 8012196:	4618      	mov	r0, r3
 8012198:	f7ff fed2 	bl	8011f40 <rfalIsoDepFSxI2FSx>
 801219c:	4603      	mov	r3, r0
 801219e:	461a      	mov	r2, r3
 80121a0:	4b54      	ldr	r3, [pc, #336]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80121a2:	84da      	strh	r2, [r3, #38]	@ 0x26
        
        
        /* Ensure proper/maximum Historical Bytes length  */
        atsParam->hbLen = RFAL_MIN( RFAL_ISODEP_ATS_HB_MAX_LEN, atsParam->hbLen );
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	7b1b      	ldrb	r3, [r3, #12]
 80121a8:	2b0f      	cmp	r3, #15
 80121aa:	bf28      	it	cs
 80121ac:	230f      	movcs	r3, #15
 80121ae:	b2da      	uxtb	r2, r3
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	731a      	strb	r2, [r3, #12]
        
        /*******************************************************************************/
        /* Compute ATS                                                                 */
        
        txBuf[ bufIt++ ] = (RFAL_ISODEP_ATS_HIST_OFFSET + atsParam->hbLen);                                  /* TL */
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	7b1a      	ldrb	r2, [r3, #12]
 80121b8:	7ffb      	ldrb	r3, [r7, #31]
 80121ba:	1c59      	adds	r1, r3, #1
 80121bc:	77f9      	strb	r1, [r7, #31]
 80121be:	4619      	mov	r1, r3
 80121c0:	697b      	ldr	r3, [r7, #20]
 80121c2:	440b      	add	r3, r1
 80121c4:	3205      	adds	r2, #5
 80121c6:	b2d2      	uxtb	r2, r2
 80121c8:	701a      	strb	r2, [r3, #0]
        txBuf[ bufIt++ ] = ( (RFAL_ISODEP_ATS_T0_TA_PRESENCE_MASK | RFAL_ISODEP_ATS_T0_TB_PRESENCE_MASK | 
                              RFAL_ISODEP_ATS_T0_TC_PRESENCE_MASK)| atsParam->fsci       );                  /* T0 */
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	781a      	ldrb	r2, [r3, #0]
        txBuf[ bufIt++ ] = ( (RFAL_ISODEP_ATS_T0_TA_PRESENCE_MASK | RFAL_ISODEP_ATS_T0_TB_PRESENCE_MASK | 
 80121ce:	7ffb      	ldrb	r3, [r7, #31]
 80121d0:	1c59      	adds	r1, r3, #1
 80121d2:	77f9      	strb	r1, [r7, #31]
 80121d4:	4619      	mov	r1, r3
 80121d6:	697b      	ldr	r3, [r7, #20]
 80121d8:	440b      	add	r3, r1
 80121da:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 80121de:	b2d2      	uxtb	r2, r2
 80121e0:	701a      	strb	r2, [r3, #0]
        txBuf[ bufIt++ ] = atsParam->ta;                                                                     /* TA */
 80121e2:	7ffb      	ldrb	r3, [r7, #31]
 80121e4:	1c5a      	adds	r2, r3, #1
 80121e6:	77fa      	strb	r2, [r7, #31]
 80121e8:	461a      	mov	r2, r3
 80121ea:	697b      	ldr	r3, [r7, #20]
 80121ec:	4413      	add	r3, r2
 80121ee:	68fa      	ldr	r2, [r7, #12]
 80121f0:	7912      	ldrb	r2, [r2, #4]
 80121f2:	701a      	strb	r2, [r3, #0]
        txBuf[ bufIt++ ] = ( (atsParam->fwi << RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) | 
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	785b      	ldrb	r3, [r3, #1]
 80121f8:	011b      	lsls	r3, r3, #4
 80121fa:	b2d9      	uxtb	r1, r3
                             (atsParam->sfgi & RFAL_ISODEP_RATS_PARAM_FSDI_MASK) );                          /* TB */
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	789b      	ldrb	r3, [r3, #2]
 8012200:	f023 030f 	bic.w	r3, r3, #15
 8012204:	b2da      	uxtb	r2, r3
        txBuf[ bufIt++ ] = ( (atsParam->fwi << RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) | 
 8012206:	7ffb      	ldrb	r3, [r7, #31]
 8012208:	1c58      	adds	r0, r3, #1
 801220a:	77f8      	strb	r0, [r7, #31]
 801220c:	4618      	mov	r0, r3
 801220e:	697b      	ldr	r3, [r7, #20]
 8012210:	4403      	add	r3, r0
 8012212:	430a      	orrs	r2, r1
 8012214:	b2d2      	uxtb	r2, r2
 8012216:	701a      	strb	r2, [r3, #0]
        txBuf[ bufIt++ ] = (uint8_t)((atsParam->didSupport) ? RFAL_ISODEP_ATS_TC_DID : 0U);                  /* TC */
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	78db      	ldrb	r3, [r3, #3]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d001      	beq.n	8012224 <rfalIsoDepListenStartActivation+0x1d0>
 8012220:	2202      	movs	r2, #2
 8012222:	e000      	b.n	8012226 <rfalIsoDepListenStartActivation+0x1d2>
 8012224:	2200      	movs	r2, #0
 8012226:	7ffb      	ldrb	r3, [r7, #31]
 8012228:	1c59      	adds	r1, r3, #1
 801222a:	77f9      	strb	r1, [r7, #31]
 801222c:	4619      	mov	r1, r3
 801222e:	697b      	ldr	r3, [r7, #20]
 8012230:	440b      	add	r3, r1
 8012232:	701a      	strb	r2, [r3, #0]
        
        if( atsParam->hbLen > 0U )             /* MISRA 21.18 */
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	7b1b      	ldrb	r3, [r3, #12]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d00e      	beq.n	801225a <rfalIsoDepListenStartActivation+0x206>
        {
            RFAL_MEMCPY( &txBuf[bufIt], atsParam->hb, atsParam->hbLen );                                       /* T1-Tk */
 801223c:	7ffb      	ldrb	r3, [r7, #31]
 801223e:	697a      	ldr	r2, [r7, #20]
 8012240:	18d0      	adds	r0, r2, r3
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	6899      	ldr	r1, [r3, #8]
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	7b1b      	ldrb	r3, [r3, #12]
 801224a:	461a      	mov	r2, r3
 801224c:	f00a f92e 	bl	801c4ac <memcpy>
            bufIt += atsParam->hbLen;
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	7b1a      	ldrb	r2, [r3, #12]
 8012254:	7ffb      	ldrb	r3, [r7, #31]
 8012256:	4413      	add	r3, r2
 8012258:	77fb      	strb	r3, [r7, #31]
        }
        
        gIsoDep.state = ISODEP_ST_PICC_ACT_ATS;
 801225a:	4b26      	ldr	r3, [pc, #152]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 801225c:	2204      	movs	r2, #4
 801225e:	701a      	strb	r2, [r3, #0]
    else
    {
        return RFAL_ERR_PARAM;
    }
    
    gIsoDep.actvParam = actParam;
 8012260:	4b24      	ldr	r3, [pc, #144]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012262:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8012266:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801226a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801226c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    
    /*******************************************************************************/
    /* If requested copy to ISO-DEP device info */
    if( actParam.isoDepDev != NULL )
 8012270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012272:	2b00      	cmp	r3, #0
 8012274:	d02a      	beq.n	80122cc <rfalIsoDepListenStartActivation+0x278>
 8012276:	e00c      	b.n	8012292 <rfalIsoDepListenStartActivation+0x23e>
    else if( *buffer == RFAL_ISODEP_CMD_ATTRIB )
 8012278:	69bb      	ldr	r3, [r7, #24]
 801227a:	781b      	ldrb	r3, [r3, #0]
 801227c:	2b1d      	cmp	r3, #29
 801227e:	d106      	bne.n	801228e <rfalIsoDepListenStartActivation+0x23a>
        if( attribResParam == NULL )
 8012280:	68bb      	ldr	r3, [r7, #8]
 8012282:	2b00      	cmp	r3, #0
 8012284:	d101      	bne.n	801228a <rfalIsoDepListenStartActivation+0x236>
            return RFAL_ERR_PARAM;
 8012286:	2307      	movs	r3, #7
 8012288:	e030      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
        return RFAL_ERR_NOT_IMPLEMENTED;
 801228a:	230f      	movs	r3, #15
 801228c:	e02e      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
        return RFAL_ERR_PARAM;
 801228e:	2307      	movs	r3, #7
 8012290:	e02c      	b.n	80122ec <rfalIsoDepListenStartActivation+0x298>
    {
        actParam.isoDepDev->info.DID  = gIsoDep.did;
 8012292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012294:	4a17      	ldr	r2, [pc, #92]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 8012296:	78d2      	ldrb	r2, [r2, #3]
 8012298:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
        actParam.isoDepDev->info.FSx  = gIsoDep.fsx;
 801229c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801229e:	4a15      	ldr	r2, [pc, #84]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80122a0:	8a92      	ldrh	r2, [r2, #20]
 80122a2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
        actParam.isoDepDev->info.FWT  = gIsoDep.fwt;
 80122a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122a8:	4a12      	ldr	r2, [pc, #72]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80122aa:	68d2      	ldr	r2, [r2, #12]
 80122ac:	631a      	str	r2, [r3, #48]	@ 0x30
        actParam.isoDepDev->info.dFWT = 0;
 80122ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122b0:	2200      	movs	r2, #0
 80122b2:	635a      	str	r2, [r3, #52]	@ 0x34
        actParam.isoDepDev->info.DSI  = gIsoDep.txBR;
 80122b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122b6:	4a0f      	ldr	r2, [pc, #60]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80122b8:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 80122bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        actParam.isoDepDev->info.DRI  = gIsoDep.rxBR;
 80122c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122c2:	4a0c      	ldr	r2, [pc, #48]	@ (80122f4 <rfalIsoDepListenStartActivation+0x2a0>)
 80122c4:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 80122c8:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    
    return rfalTransceiveBlockingTx( txBuf, bufIt, (uint8_t*)actParam.rxBuf, sizeof( rfalIsoDepBufFormat ), actParam.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FWT_NONE );
 80122cc:	7ffb      	ldrb	r3, [r7, #31]
 80122ce:	b299      	uxth	r1, r3
 80122d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80122d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122d4:	f04f 30ff 	mov.w	r0, #4294967295
 80122d8:	9002      	str	r0, [sp, #8]
 80122da:	2000      	movs	r0, #0
 80122dc:	9001      	str	r0, [sp, #4]
 80122de:	9300      	str	r3, [sp, #0]
 80122e0:	f240 1303 	movw	r3, #259	@ 0x103
 80122e4:	6978      	ldr	r0, [r7, #20]
 80122e6:	f7f0 fb51 	bl	800298c <rfalTransceiveBlockingTx>
 80122ea:	4603      	mov	r3, r0
}
 80122ec:	4618      	mov	r0, r3
 80122ee:	3724      	adds	r7, #36	@ 0x24
 80122f0:	46bd      	mov	sp, r7
 80122f2:	bd90      	pop	{r4, r7, pc}
 80122f4:	20002ed4 	.word	0x20002ed4

080122f8 <rfalIsoDepListenGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepListenGetActivationStatus( void )
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b088      	sub	sp, #32
 80122fc:	af04      	add	r7, sp, #16
    rfalBitRate dsi;
    rfalBitRate dri;
    
    
    /* Check if Activation is running */
    if( gIsoDep.state < ISODEP_ST_PICC_ACT_ATS )
 80122fe:	4bb9      	ldr	r3, [pc, #740]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012300:	781b      	ldrb	r3, [r3, #0]
 8012302:	2b03      	cmp	r3, #3
 8012304:	d801      	bhi.n	801230a <rfalIsoDepListenGetActivationStatus+0x12>
    {
        return RFAL_ERR_WRONG_STATE;
 8012306:	2321      	movs	r3, #33	@ 0x21
 8012308:	e167      	b.n	80125da <rfalIsoDepListenGetActivationStatus+0x2e2>
    }
    
    /* Check if Activation has finished already */
    if( gIsoDep.state >= ISODEP_ST_PICC_RX )
 801230a:	4bb6      	ldr	r3, [pc, #728]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801230c:	781b      	ldrb	r3, [r3, #0]
 801230e:	2b05      	cmp	r3, #5
 8012310:	d901      	bls.n	8012316 <rfalIsoDepListenGetActivationStatus+0x1e>
    {
        return RFAL_ERR_NONE;
 8012312:	2300      	movs	r3, #0
 8012314:	e161      	b.n	80125da <rfalIsoDepListenGetActivationStatus+0x2e2>
    }
    
    
    /*******************************************************************************/
    /* Check for incoming msg */
    err = rfalGetTransceiveStatus();
 8012316:	f7f0 fc01 	bl	8002b1c <rfalGetTransceiveStatus>
 801231a:	4603      	mov	r3, r0
 801231c:	81bb      	strh	r3, [r7, #12]
    switch( err )
 801231e:	89bb      	ldrh	r3, [r7, #12]
 8012320:	2b25      	cmp	r3, #37	@ 0x25
 8012322:	d859      	bhi.n	80123d8 <rfalIsoDepListenGetActivationStatus+0xe0>
 8012324:	a201      	add	r2, pc, #4	@ (adr r2, 801232c <rfalIsoDepListenGetActivationStatus+0x34>)
 8012326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801232a:	bf00      	nop
 801232c:	08012401 	.word	0x08012401
 8012330:	080123d9 	.word	0x080123d9
 8012334:	080123c5 	.word	0x080123c5
 8012338:	080123d9 	.word	0x080123d9
 801233c:	080123d9 	.word	0x080123d9
 8012340:	080123d9 	.word	0x080123d9
 8012344:	080123d9 	.word	0x080123d9
 8012348:	080123d9 	.word	0x080123d9
 801234c:	080123d9 	.word	0x080123d9
 8012350:	080123c9 	.word	0x080123c9
 8012354:	080123d9 	.word	0x080123d9
 8012358:	080123d9 	.word	0x080123d9
 801235c:	080123d9 	.word	0x080123d9
 8012360:	080123d9 	.word	0x080123d9
 8012364:	080123d9 	.word	0x080123d9
 8012368:	080123d9 	.word	0x080123d9
 801236c:	080123d9 	.word	0x080123d9
 8012370:	080123d9 	.word	0x080123d9
 8012374:	080123d9 	.word	0x080123d9
 8012378:	080123d9 	.word	0x080123d9
 801237c:	080123d9 	.word	0x080123d9
 8012380:	080123c9 	.word	0x080123c9
 8012384:	080123d9 	.word	0x080123d9
 8012388:	080123d9 	.word	0x080123d9
 801238c:	080123d9 	.word	0x080123d9
 8012390:	080123d9 	.word	0x080123d9
 8012394:	080123d9 	.word	0x080123d9
 8012398:	080123c9 	.word	0x080123c9
 801239c:	080123d9 	.word	0x080123d9
 80123a0:	080123d9 	.word	0x080123d9
 80123a4:	080123d9 	.word	0x080123d9
 80123a8:	080123d9 	.word	0x080123d9
 80123ac:	080123d9 	.word	0x080123d9
 80123b0:	080123d9 	.word	0x080123d9
 80123b4:	080123d9 	.word	0x080123d9
 80123b8:	080123d9 	.word	0x080123d9
 80123bc:	080123d9 	.word	0x080123d9
 80123c0:	080123c5 	.word	0x080123c5
            break;
            
        /*******************************************************************************/
        case RFAL_ERR_LINK_LOSS:
        case RFAL_ERR_BUSY:
            return err;
 80123c4:	89bb      	ldrh	r3, [r7, #12]
 80123c6:	e108      	b.n	80125da <rfalIsoDepListenGetActivationStatus+0x2e2>
        case RFAL_ERR_CRC:
        case RFAL_ERR_PAR:
        case RFAL_ERR_FRAMING:
            
            /* ISO14443 4  5.6.2.2 2  If ATS has been replied upon a invalid block, PICC disables the PPS responses */
            if( gIsoDep.state == ISODEP_ST_PICC_ACT_ATS )
 80123c8:	4b86      	ldr	r3, [pc, #536]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80123ca:	781b      	ldrb	r3, [r3, #0]
 80123cc:	2b04      	cmp	r3, #4
 80123ce:	d103      	bne.n	80123d8 <rfalIsoDepListenGetActivationStatus+0xe0>
            {
               gIsoDep.state = ISODEP_ST_PICC_RX;
 80123d0:	4b84      	ldr	r3, [pc, #528]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80123d2:	2206      	movs	r2, #6
 80123d4:	701a      	strb	r2, [r3, #0]
               break;
 80123d6:	e014      	b.n	8012402 <rfalIsoDepListenGetActivationStatus+0x10a>
            /* fall through */
            
        /*******************************************************************************/
        default:               /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            /* ReEnable the receiver and wait for another frame */
            rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.actvParam.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.actvParam.rxLen );
 80123d8:	4b82      	ldr	r3, [pc, #520]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80123da:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80123de:	4b81      	ldr	r3, [pc, #516]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80123e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80123e4:	f04f 31ff 	mov.w	r1, #4294967295
 80123e8:	9102      	str	r1, [sp, #8]
 80123ea:	2100      	movs	r1, #0
 80123ec:	9101      	str	r1, [sp, #4]
 80123ee:	9300      	str	r3, [sp, #0]
 80123f0:	f240 1303 	movw	r3, #259	@ 0x103
 80123f4:	2100      	movs	r1, #0
 80123f6:	2000      	movs	r0, #0
 80123f8:	f7f0 fac8 	bl	800298c <rfalTransceiveBlockingTx>
            
            return RFAL_ERR_BUSY;
 80123fc:	2302      	movs	r3, #2
 80123fe:	e0ec      	b.n	80125da <rfalIsoDepListenGetActivationStatus+0x2e2>
            break;
 8012400:	bf00      	nop
    }
    
    
    txBuf = (uint8_t*)gIsoDep.actvParam.rxBuf;   /* Use the rxBuf as TxBuf as well, the struct enforces a size enough  RFAL_MAX(NFCA_PPS_RES_LEN, ISODEP_DSL_MAX_LEN) */    
 8012402:	4b78      	ldr	r3, [pc, #480]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012408:	60bb      	str	r3, [r7, #8]
    dri   = RFAL_BR_KEEP;                        /* The RFAL_BR_KEEP is used to check if PPS with BR change was requested */
 801240a:	23ff      	movs	r3, #255	@ 0xff
 801240c:	73bb      	strb	r3, [r7, #14]
    dsi   = RFAL_BR_KEEP;                        /* MISRA 9.1 */
 801240e:	23ff      	movs	r3, #255	@ 0xff
 8012410:	73fb      	strb	r3, [r7, #15]
    bufIt = 0;
 8012412:	2300      	movs	r3, #0
 8012414:	71fb      	strb	r3, [r7, #7]
    
    
    /*******************************************************************************/
    gIsoDep.role  = ISODEP_ROLE_PICC;
 8012416:	4b73      	ldr	r3, [pc, #460]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012418:	2201      	movs	r2, #1
 801241a:	705a      	strb	r2, [r3, #1]
    
    /*******************************************************************************/
    if( gIsoDep.state == ISODEP_ST_PICC_ACT_ATS )
 801241c:	4b71      	ldr	r3, [pc, #452]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801241e:	781b      	ldrb	r3, [r3, #0]
 8012420:	2b04      	cmp	r3, #4
 8012422:	f040 80a1 	bne.w	8012568 <rfalIsoDepListenGetActivationStatus+0x270>
    {
        /* Check for a PPS    ISO 14443-4  5.3 */
        if( ( ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_STARTBYTE_POS] & RFAL_ISODEP_PPS_MASK) == RFAL_ISODEP_PPS_SB )
 8012426:	4b6f      	ldr	r3, [pc, #444]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801242c:	781b      	ldrb	r3, [r3, #0]
 801242e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012432:	2bd0      	cmp	r3, #208	@ 0xd0
 8012434:	f040 8098 	bne.w	8012568 <rfalIsoDepListenGetActivationStatus+0x270>
        {
            /* ISO 14443-4  5.3.1  Check if the we are the addressed DID/CID */
            /* ISO 14443-4  5.3.2  Check for a valid PPS0 */
            if( (( ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_STARTBYTE_POS] & RFAL_ISODEP_DID_MASK) != gIsoDep.did)                         ||
 8012438:	4b6a      	ldr	r3, [pc, #424]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801243a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801243e:	781b      	ldrb	r3, [r3, #0]
 8012440:	f003 030f 	and.w	r3, r3, #15
 8012444:	4a67      	ldr	r2, [pc, #412]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012446:	78d2      	ldrb	r2, [r2, #3]
 8012448:	4293      	cmp	r3, r2
 801244a:	d108      	bne.n	801245e <rfalIsoDepListenGetActivationStatus+0x166>
                (( ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_PPS0_POS] & RFAL_ISODEP_PPS0_VALID_MASK) != RFAL_ISODEP_PPS0_PPS1_NOT_PRESENT)   )
 801244c:	4b65      	ldr	r3, [pc, #404]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801244e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012452:	3301      	adds	r3, #1
 8012454:	781b      	ldrb	r3, [r3, #0]
 8012456:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
            if( (( ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_STARTBYTE_POS] & RFAL_ISODEP_DID_MASK) != gIsoDep.did)                         ||
 801245a:	2b01      	cmp	r3, #1
 801245c:	d013      	beq.n	8012486 <rfalIsoDepListenGetActivationStatus+0x18e>
            {
                /* Invalid DID on PPS request or Invalid PPS0, reEnable the receiver and wait another frame */
                rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.actvParam.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.actvParam.rxLen );
 801245e:	4b61      	ldr	r3, [pc, #388]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012460:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8012464:	4b5f      	ldr	r3, [pc, #380]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012466:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801246a:	f04f 31ff 	mov.w	r1, #4294967295
 801246e:	9102      	str	r1, [sp, #8]
 8012470:	2100      	movs	r1, #0
 8012472:	9101      	str	r1, [sp, #4]
 8012474:	9300      	str	r3, [sp, #0]
 8012476:	f240 1303 	movw	r3, #259	@ 0x103
 801247a:	2100      	movs	r1, #0
 801247c:	2000      	movs	r0, #0
 801247e:	f7f0 fa85 	bl	800298c <rfalTransceiveBlockingTx>
                
                return RFAL_ERR_BUSY;
 8012482:	2302      	movs	r3, #2
 8012484:	e0a9      	b.n	80125da <rfalIsoDepListenGetActivationStatus+0x2e2>
            }
            
            /*******************************************************************************/
            /* Check PPS1 presence */
            if( ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_PPS0_POS] == RFAL_ISODEP_PPS0_PPS1_PRESENT )
 8012486:	4b57      	ldr	r3, [pc, #348]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012488:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801248c:	3301      	adds	r3, #1
 801248e:	781b      	ldrb	r3, [r3, #0]
 8012490:	2b11      	cmp	r3, #17
 8012492:	d129      	bne.n	80124e8 <rfalIsoDepListenGetActivationStatus+0x1f0>
            {
                uint8_t newdri = ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_PPS1_POS] & RFAL_ISODEP_PPS1_DxI_MASK;                                 /* MISRA 10.8 */
 8012494:	4b53      	ldr	r3, [pc, #332]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801249a:	3302      	adds	r3, #2
 801249c:	781b      	ldrb	r3, [r3, #0]
 801249e:	f003 0303 	and.w	r3, r3, #3
 80124a2:	71bb      	strb	r3, [r7, #6]
                uint8_t newdsi = (((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_PPS1_POS] >> RFAL_ISODEP_PPS1_DSI_SHIFT) & RFAL_ISODEP_PPS1_DxI_MASK; /* MISRA 10.8 */
 80124a4:	4b4f      	ldr	r3, [pc, #316]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80124a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124aa:	3302      	adds	r3, #2
 80124ac:	781b      	ldrb	r3, [r3, #0]
 80124ae:	089b      	lsrs	r3, r3, #2
 80124b0:	b2db      	uxtb	r3, r3
 80124b2:	f003 0303 	and.w	r3, r3, #3
 80124b6:	717b      	strb	r3, [r7, #5]
				/* PRQA S 4342 2 # MISRA 10.5 - Layout of enum rfalBitRate and above masks guarantee no invalid enum values to be created */
                dri = (rfalBitRate) (newdri); 
 80124b8:	79bb      	ldrb	r3, [r7, #6]
 80124ba:	73bb      	strb	r3, [r7, #14]
                dsi = (rfalBitRate) (newdsi);
 80124bc:	797b      	ldrb	r3, [r7, #5]
 80124be:	73fb      	strb	r3, [r7, #15]
                                
                if( ((!(RFAL_SUPPORT_BR_CE_A_106)) && (( dsi == RFAL_BR_106 ) || ( dri == RFAL_BR_106 )))  ||
 80124c0:	7bfb      	ldrb	r3, [r7, #15]
 80124c2:	2b01      	cmp	r3, #1
 80124c4:	d00e      	beq.n	80124e4 <rfalIsoDepListenGetActivationStatus+0x1ec>
 80124c6:	7bbb      	ldrb	r3, [r7, #14]
 80124c8:	2b01      	cmp	r3, #1
 80124ca:	d00b      	beq.n	80124e4 <rfalIsoDepListenGetActivationStatus+0x1ec>
                    ((!(RFAL_SUPPORT_BR_CE_A_212)) && (( dsi == RFAL_BR_212 ) || ( dri == RFAL_BR_212 )))  ||
 80124cc:	7bfb      	ldrb	r3, [r7, #15]
 80124ce:	2b02      	cmp	r3, #2
 80124d0:	d008      	beq.n	80124e4 <rfalIsoDepListenGetActivationStatus+0x1ec>
                    ((!(RFAL_SUPPORT_BR_CE_A_424)) && (( dsi == RFAL_BR_424 ) || ( dri == RFAL_BR_424 )))  ||
 80124d2:	7bbb      	ldrb	r3, [r7, #14]
 80124d4:	2b02      	cmp	r3, #2
 80124d6:	d005      	beq.n	80124e4 <rfalIsoDepListenGetActivationStatus+0x1ec>
 80124d8:	7bfb      	ldrb	r3, [r7, #15]
 80124da:	2b03      	cmp	r3, #3
 80124dc:	d002      	beq.n	80124e4 <rfalIsoDepListenGetActivationStatus+0x1ec>
                    ((!(RFAL_SUPPORT_BR_CE_A_848)) && (( dsi == RFAL_BR_848 ) || ( dri == RFAL_BR_848 )))     )
 80124de:	7bbb      	ldrb	r3, [r7, #14]
 80124e0:	2b03      	cmp	r3, #3
 80124e2:	d101      	bne.n	80124e8 <rfalIsoDepListenGetActivationStatus+0x1f0>
                {
                    return RFAL_ERR_PROTO;
 80124e4:	230b      	movs	r3, #11
 80124e6:	e078      	b.n	80125da <rfalIsoDepListenGetActivationStatus+0x2e2>
                }
            }
            
            /*******************************************************************************/
            /* Compute and send PPS RES / Ack                                              */
            txBuf[ bufIt++ ] = ((uint8_t*)gIsoDep.actvParam.rxBuf)[RFAL_ISODEP_PPS_STARTBYTE_POS];
 80124e8:	4b3e      	ldr	r3, [pc, #248]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80124ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80124ee:	79fb      	ldrb	r3, [r7, #7]
 80124f0:	1c59      	adds	r1, r3, #1
 80124f2:	71f9      	strb	r1, [r7, #7]
 80124f4:	4619      	mov	r1, r3
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	440b      	add	r3, r1
 80124fa:	7812      	ldrb	r2, [r2, #0]
 80124fc:	701a      	strb	r2, [r3, #0]
            
            rfalTransceiveBlockingTx( txBuf, bufIt, (uint8_t*)gIsoDep.actvParam.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.actvParam.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FWT_NONE );
 80124fe:	79fb      	ldrb	r3, [r7, #7]
 8012500:	b299      	uxth	r1, r3
 8012502:	4b38      	ldr	r3, [pc, #224]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012504:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8012508:	4b36      	ldr	r3, [pc, #216]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801250a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801250e:	f04f 30ff 	mov.w	r0, #4294967295
 8012512:	9002      	str	r0, [sp, #8]
 8012514:	2000      	movs	r0, #0
 8012516:	9001      	str	r0, [sp, #4]
 8012518:	9300      	str	r3, [sp, #0]
 801251a:	f240 1303 	movw	r3, #259	@ 0x103
 801251e:	68b8      	ldr	r0, [r7, #8]
 8012520:	f7f0 fa34 	bl	800298c <rfalTransceiveBlockingTx>

            /*******************************************************************************/
            /* Exchange the bit rates if requested */
            if( dri != RFAL_BR_KEEP )
 8012524:	7bbb      	ldrb	r3, [r7, #14]
 8012526:	2bff      	cmp	r3, #255	@ 0xff
 8012528:	d01e      	beq.n	8012568 <rfalIsoDepListenGetActivationStatus+0x270>
            {
                rfalSetBitRate( dsi, dri );
 801252a:	7bba      	ldrb	r2, [r7, #14]
 801252c:	7bfb      	ldrb	r3, [r7, #15]
 801252e:	4611      	mov	r1, r2
 8012530:	4618      	mov	r0, r3
 8012532:	f7ef fc91 	bl	8001e58 <rfalSetBitRate>
                
                gIsoDep.txBR = dsi;  /* DSI codes the divisor from PICC to PCD */
 8012536:	4a2b      	ldr	r2, [pc, #172]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012538:	7bfb      	ldrb	r3, [r7, #15]
 801253a:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
                gIsoDep.rxBR = dri;  /* DRI codes the divisor from PCD to PICC */
 801253e:	4a29      	ldr	r2, [pc, #164]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012540:	7bbb      	ldrb	r3, [r7, #14]
 8012542:	f882 302d 	strb.w	r3, [r2, #45]	@ 0x2d
                
                
                if(gIsoDep.actvParam.isoDepDev != NULL)
 8012546:	4b27      	ldr	r3, [pc, #156]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012548:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801254c:	2b00      	cmp	r3, #0
 801254e:	d00b      	beq.n	8012568 <rfalIsoDepListenGetActivationStatus+0x270>
                {
                    gIsoDep.actvParam.isoDepDev->info.DSI =  dsi;
 8012550:	4b24      	ldr	r3, [pc, #144]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012556:	7bfa      	ldrb	r2, [r7, #15]
 8012558:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                    gIsoDep.actvParam.isoDepDev->info.DRI =  dri;
 801255c:	4b21      	ldr	r3, [pc, #132]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801255e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012562:	7bba      	ldrb	r2, [r7, #14]
 8012564:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
        }
        /* Check for a S-Deselect is done on Data Exchange Activity                    */
    }
     
     /*******************************************************************************/
     gIsoDep.hdrLen   = RFAL_ISODEP_PCB_LEN;
 8012568:	4b1e      	ldr	r3, [pc, #120]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801256a:	2201      	movs	r2, #1
 801256c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
     gIsoDep.hdrLen  += RFAL_ISODEP_DID_LEN;             /* Always assume DID to be aligned with Digital 1.1  15.1.2 and ISO14443  4 5.6.3    #454 */
 8012570:	4b1c      	ldr	r3, [pc, #112]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012572:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012576:	3301      	adds	r3, #1
 8012578:	b2da      	uxtb	r2, r3
 801257a:	4b1a      	ldr	r3, [pc, #104]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801257c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
     gIsoDep.hdrLen  += (uint8_t)((gIsoDep.nad != RFAL_ISODEP_NO_NAD) ? RFAL_ISODEP_NAD_LEN : 0U);
 8012580:	4b18      	ldr	r3, [pc, #96]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012582:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012586:	4a17      	ldr	r2, [pc, #92]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 8012588:	7912      	ldrb	r2, [r2, #4]
 801258a:	2aff      	cmp	r2, #255	@ 0xff
 801258c:	bf14      	ite	ne
 801258e:	2201      	movne	r2, #1
 8012590:	2200      	moveq	r2, #0
 8012592:	b2d2      	uxtb	r2, r2
 8012594:	4413      	add	r3, r2
 8012596:	b2da      	uxtb	r2, r3
 8012598:	4b12      	ldr	r3, [pc, #72]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 801259a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
     
     /*******************************************************************************/
     /* Rule C - The PICC block number shall be initialized to 1 at activation */
     gIsoDep.blockNumber = 1;
 801259e:	4b11      	ldr	r3, [pc, #68]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125a0:	2201      	movs	r2, #1
 80125a2:	709a      	strb	r2, [r3, #2]
    
    /* Activation done, keep the rcvd data in, reMap the activation buffer to the global to be retrieved by the DEP method */
    gIsoDep.rxBuf       = (uint8_t*)gIsoDep.actvParam.rxBuf;
 80125a4:	4b0f      	ldr	r3, [pc, #60]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80125aa:	4a0e      	ldr	r2, [pc, #56]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125ac:	61d3      	str	r3, [r2, #28]
    gIsoDep.rxBufLen    = sizeof( rfalIsoDepBufFormat );
 80125ae:	4b0d      	ldr	r3, [pc, #52]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125b0:	f240 1203 	movw	r2, #259	@ 0x103
 80125b4:	845a      	strh	r2, [r3, #34]	@ 0x22
    gIsoDep.rxBufInfPos = (uint8_t)((uint32_t)gIsoDep.actvParam.rxBuf->inf - (uint32_t)gIsoDep.actvParam.rxBuf->prologue);
 80125b6:	4b0b      	ldr	r3, [pc, #44]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125b8:	2203      	movs	r2, #3
 80125ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    gIsoDep.rxLen       = gIsoDep.actvParam.rxLen;
 80125be:	4b09      	ldr	r3, [pc, #36]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80125c4:	4a07      	ldr	r2, [pc, #28]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125c6:	6313      	str	r3, [r2, #48]	@ 0x30
    gIsoDep.rxChaining  = gIsoDep.actvParam.isRxChaining;
 80125c8:	4b06      	ldr	r3, [pc, #24]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80125ce:	4a05      	ldr	r2, [pc, #20]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125d0:	6353      	str	r3, [r2, #52]	@ 0x34
    
    gIsoDep.state = ISODEP_ST_PICC_RX;
 80125d2:	4b04      	ldr	r3, [pc, #16]	@ (80125e4 <rfalIsoDepListenGetActivationStatus+0x2ec>)
 80125d4:	2206      	movs	r2, #6
 80125d6:	701a      	strb	r2, [r3, #0]
    return RFAL_ERR_NONE;
 80125d8:	2300      	movs	r3, #0
}
 80125da:	4618      	mov	r0, r3
 80125dc:	3710      	adds	r7, #16
 80125de:	46bd      	mov	sp, r7
 80125e0:	bd80      	pop	{r7, pc}
 80125e2:	bf00      	nop
 80125e4:	20002ed4 	.word	0x20002ed4

080125e8 <rfalIsoDepGetMaxInfLen>:
#endif  /* RFAL_FEATURE_ISO_DEP_LISTEN */


/*******************************************************************************/
uint16_t rfalIsoDepGetMaxInfLen( void )
{
 80125e8:	b480      	push	{r7}
 80125ea:	b083      	sub	sp, #12
 80125ec:	af00      	add	r7, sp, #0
    /* Check whether all parameters are valid, otherwise return minimum default value */
    if( (gIsoDep.fsx < (uint16_t)RFAL_ISODEP_FSX_16) || (gIsoDep.fsx > (uint16_t)RFAL_ISODEP_FSX_4096) || (gIsoDep.hdrLen > ISODEP_HDR_MAX_LEN) )
 80125ee:	4b11      	ldr	r3, [pc, #68]	@ (8012634 <rfalIsoDepGetMaxInfLen+0x4c>)
 80125f0:	8a9b      	ldrh	r3, [r3, #20]
 80125f2:	2b0f      	cmp	r3, #15
 80125f4:	d909      	bls.n	801260a <rfalIsoDepGetMaxInfLen+0x22>
 80125f6:	4b0f      	ldr	r3, [pc, #60]	@ (8012634 <rfalIsoDepGetMaxInfLen+0x4c>)
 80125f8:	8a9b      	ldrh	r3, [r3, #20]
 80125fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80125fe:	d804      	bhi.n	801260a <rfalIsoDepGetMaxInfLen+0x22>
 8012600:	4b0c      	ldr	r3, [pc, #48]	@ (8012634 <rfalIsoDepGetMaxInfLen+0x4c>)
 8012602:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012606:	2b03      	cmp	r3, #3
 8012608:	d905      	bls.n	8012616 <rfalIsoDepGetMaxInfLen+0x2e>
    {
        const uint16_t aux = (uint16_t)RFAL_ISODEP_FSX_16;  /* MISRA 10.1 */
 801260a:	2310      	movs	r3, #16
 801260c:	80fb      	strh	r3, [r7, #6]
        return (aux - RFAL_ISODEP_PCB_LEN - ISODEP_CRC_LEN);
 801260e:	88fb      	ldrh	r3, [r7, #6]
 8012610:	3b03      	subs	r3, #3
 8012612:	b29b      	uxth	r3, r3
 8012614:	e008      	b.n	8012628 <rfalIsoDepGetMaxInfLen+0x40>
    }
    
    return (gIsoDep.fsx - gIsoDep.hdrLen - ISODEP_CRC_LEN);
 8012616:	4b07      	ldr	r3, [pc, #28]	@ (8012634 <rfalIsoDepGetMaxInfLen+0x4c>)
 8012618:	8a9b      	ldrh	r3, [r3, #20]
 801261a:	4a06      	ldr	r2, [pc, #24]	@ (8012634 <rfalIsoDepGetMaxInfLen+0x4c>)
 801261c:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012620:	1a9b      	subs	r3, r3, r2
 8012622:	b29b      	uxth	r3, r3
 8012624:	3b02      	subs	r3, #2
 8012626:	b29b      	uxth	r3, r3
}
 8012628:	4618      	mov	r0, r3
 801262a:	370c      	adds	r7, #12
 801262c:	46bd      	mov	sp, r7
 801262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012632:	4770      	bx	lr
 8012634:	20002ed4 	.word	0x20002ed4

08012638 <rfalIsoDepStartTransceive>:


/*******************************************************************************/
ReturnCode rfalIsoDepStartTransceive( rfalIsoDepTxRxParam param )
{
 8012638:	b084      	sub	sp, #16
 801263a:	b580      	push	{r7, lr}
 801263c:	af00      	add	r7, sp, #0
 801263e:	f107 0c08 	add.w	ip, r7, #8
 8012642:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    gIsoDep.txBuf        = param.txBuf->prologue;
 8012646:	68bb      	ldr	r3, [r7, #8]
 8012648:	461a      	mov	r2, r3
 801264a:	4b30      	ldr	r3, [pc, #192]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 801264c:	619a      	str	r2, [r3, #24]
    gIsoDep.txBufInfPos  = (uint8_t)((uintptr_t)param.txBuf->inf - (uintptr_t)param.txBuf->prologue);
 801264e:	4b2f      	ldr	r3, [pc, #188]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012650:	2203      	movs	r2, #3
 8012652:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    gIsoDep.txBufLen     = param.txBufLen;
 8012656:	89ba      	ldrh	r2, [r7, #12]
 8012658:	4b2c      	ldr	r3, [pc, #176]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 801265a:	841a      	strh	r2, [r3, #32]
    gIsoDep.isTxChaining = param.isTxChaining;
 801265c:	7bba      	ldrb	r2, [r7, #14]
 801265e:	4b2b      	ldr	r3, [pc, #172]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012660:	759a      	strb	r2, [r3, #22]
    
    gIsoDep.rxBuf        = param.rxBuf->prologue;
 8012662:	693b      	ldr	r3, [r7, #16]
 8012664:	461a      	mov	r2, r3
 8012666:	4b29      	ldr	r3, [pc, #164]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012668:	61da      	str	r2, [r3, #28]
    gIsoDep.rxBufInfPos  = (uint8_t)((uintptr_t)param.rxBuf->inf - (uintptr_t)param.rxBuf->prologue);
 801266a:	4b28      	ldr	r3, [pc, #160]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 801266c:	2203      	movs	r2, #3
 801266e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    gIsoDep.rxBufLen     = sizeof(rfalIsoDepBufFormat);
 8012672:	4b26      	ldr	r3, [pc, #152]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012674:	f240 1203 	movw	r2, #259	@ 0x103
 8012678:	845a      	strh	r2, [r3, #34]	@ 0x22
    
    gIsoDep.rxLen        = param.rxLen;
 801267a:	697b      	ldr	r3, [r7, #20]
 801267c:	4a23      	ldr	r2, [pc, #140]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 801267e:	6313      	str	r3, [r2, #48]	@ 0x30
    gIsoDep.rxChaining   = param.isRxChaining;
 8012680:	69bb      	ldr	r3, [r7, #24]
 8012682:	4a22      	ldr	r2, [pc, #136]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012684:	6353      	str	r3, [r2, #52]	@ 0x34
    
    
    gIsoDep.fwt          = param.FWT;
 8012686:	69fb      	ldr	r3, [r7, #28]
 8012688:	4a20      	ldr	r2, [pc, #128]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 801268a:	60d3      	str	r3, [r2, #12]
    gIsoDep.dFwt         = param.dFWT;
 801268c:	6a3b      	ldr	r3, [r7, #32]
 801268e:	4a1f      	ldr	r2, [pc, #124]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012690:	6113      	str	r3, [r2, #16]
    gIsoDep.fsx          = param.FSx;
 8012692:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8012694:	4b1d      	ldr	r3, [pc, #116]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 8012696:	829a      	strh	r2, [r3, #20]
    gIsoDep.did          = param.DID;
 8012698:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801269c:	4b1b      	ldr	r3, [pc, #108]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 801269e:	70da      	strb	r2, [r3, #3]
    
    /* Only change the FSx from activation if no to Keep */
    gIsoDep.ourFsx = (( param.ourFSx != RFAL_ISODEP_FSX_KEEP ) ? param.ourFSx : gIsoDep.ourFsx);
 80126a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80126a2:	2bff      	cmp	r3, #255	@ 0xff
 80126a4:	d001      	beq.n	80126aa <rfalIsoDepStartTransceive+0x72>
 80126a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80126a8:	e001      	b.n	80126ae <rfalIsoDepStartTransceive+0x76>
 80126aa:	4b18      	ldr	r3, [pc, #96]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80126ae:	4a17      	ldr	r2, [pc, #92]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126b0:	84d3      	strh	r3, [r2, #38]	@ 0x26
    
    /* Clear inner control params for next dataExchange */
    gIsoDep.isRxChaining  = false;
 80126b2:	4b16      	ldr	r3, [pc, #88]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126b4:	2200      	movs	r2, #0
 80126b6:	75da      	strb	r2, [r3, #23]
    rfalIsoDepClearCounters();
 80126b8:	f7fe feda 	bl	8011470 <rfalIsoDepClearCounters>
    
    if(gIsoDep.role == ISODEP_ROLE_PICC)
 80126bc:	4b13      	ldr	r3, [pc, #76]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126be:	785b      	ldrb	r3, [r3, #1]
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d119      	bne.n	80126f8 <rfalIsoDepStartTransceive+0xc0>
    {
       if(gIsoDep.txBufLen > 0U)
 80126c4:	4b11      	ldr	r3, [pc, #68]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126c6:	8c1b      	ldrh	r3, [r3, #32]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d010      	beq.n	80126ee <rfalIsoDepStartTransceive+0xb6>
       {
           /* Ensure that an RTOX Ack is not being expected at moment */
           if( !gIsoDep.isWait4WTX )
 80126cc:	4b0f      	ldr	r3, [pc, #60]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80126d2:	f083 0301 	eor.w	r3, r3, #1
 80126d6:	b2db      	uxtb	r3, r3
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d004      	beq.n	80126e6 <rfalIsoDepStartTransceive+0xae>
           {
               gIsoDep.state = ISODEP_ST_PICC_TX;
 80126dc:	4b0b      	ldr	r3, [pc, #44]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126de:	2209      	movs	r2, #9
 80126e0:	701a      	strb	r2, [r3, #0]
               return RFAL_ERR_NONE;
 80126e2:	2300      	movs	r3, #0
 80126e4:	e00c      	b.n	8012700 <rfalIsoDepStartTransceive+0xc8>
           }
           else
           {
               /* If RTOX Ack is expected, signal a pending Tx to be transmitted right after */
               gIsoDep.isTxPending = true;
 80126e6:	4b09      	ldr	r3, [pc, #36]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126e8:	2201      	movs	r2, #1
 80126ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
           }
       }
       
       /* Digital 1.1  15.2.5.1 The first block SHALL be sent by the Reader/Writer */
       gIsoDep.state = ISODEP_ST_PICC_RX;
 80126ee:	4b07      	ldr	r3, [pc, #28]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126f0:	2206      	movs	r2, #6
 80126f2:	701a      	strb	r2, [r3, #0]
       return RFAL_ERR_NONE;
 80126f4:	2300      	movs	r3, #0
 80126f6:	e003      	b.n	8012700 <rfalIsoDepStartTransceive+0xc8>
    }
    
    gIsoDep.state = ISODEP_ST_PCD_TX;
 80126f8:	4b04      	ldr	r3, [pc, #16]	@ (801270c <rfalIsoDepStartTransceive+0xd4>)
 80126fa:	2201      	movs	r2, #1
 80126fc:	701a      	strb	r2, [r3, #0]
    return RFAL_ERR_NONE;
 80126fe:	2300      	movs	r3, #0
}
 8012700:	4618      	mov	r0, r3
 8012702:	46bd      	mov	sp, r7
 8012704:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012708:	b004      	add	sp, #16
 801270a:	4770      	bx	lr
 801270c:	20002ed4 	.word	0x20002ed4

08012710 <rfalIsoDepGetTransceiveStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepGetTransceiveStatus( void )
{
 8012710:	b580      	push	{r7, lr}
 8012712:	af00      	add	r7, sp, #0
    if( gIsoDep.role == ISODEP_ROLE_PICC)
 8012714:	4b09      	ldr	r3, [pc, #36]	@ (801273c <rfalIsoDepGetTransceiveStatus+0x2c>)
 8012716:	785b      	ldrb	r3, [r3, #1]
 8012718:	2b01      	cmp	r3, #1
 801271a:	d103      	bne.n	8012724 <rfalIsoDepGetTransceiveStatus+0x14>
    {
#if RFAL_FEATURE_ISO_DEP_LISTEN
        return rfalIsoDepDataExchangePICC();
 801271c:	f000 f810 	bl	8012740 <rfalIsoDepDataExchangePICC>
 8012720:	4603      	mov	r3, r0
 8012722:	e008      	b.n	8012736 <rfalIsoDepGetTransceiveStatus+0x26>
#endif /* RFAL_FEATURE_ISO_DEP_LISTEN */
    }
    else
    {
#if RFAL_FEATURE_ISO_DEP_POLL
        return rfalIsoDepDataExchangePCD( gIsoDep.rxLen, gIsoDep.rxChaining );
 8012724:	4b05      	ldr	r3, [pc, #20]	@ (801273c <rfalIsoDepGetTransceiveStatus+0x2c>)
 8012726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012728:	4a04      	ldr	r2, [pc, #16]	@ (801273c <rfalIsoDepGetTransceiveStatus+0x2c>)
 801272a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801272c:	4611      	mov	r1, r2
 801272e:	4618      	mov	r0, r3
 8012730:	f7ff f92a 	bl	8011988 <rfalIsoDepDataExchangePCD>
 8012734:	4603      	mov	r3, r0
#else
        return RFAL_ERR_NOTSUPP;
#endif /* RFAL_FEATURE_ISO_DEP_POLL */
    }
}
 8012736:	4618      	mov	r0, r3
 8012738:	bd80      	pop	{r7, pc}
 801273a:	bf00      	nop
 801273c:	20002ed4 	.word	0x20002ed4

08012740 <rfalIsoDepDataExchangePICC>:

#if RFAL_FEATURE_ISO_DEP_LISTEN

/*******************************************************************************/
static ReturnCode rfalIsoDepDataExchangePICC( void )
{
 8012740:	b590      	push	{r4, r7, lr}
 8012742:	b087      	sub	sp, #28
 8012744:	af04      	add	r7, sp, #16
    uint8_t    rxPCB;
    ReturnCode ret;
    
    switch( gIsoDep.state )
 8012746:	4ba7      	ldr	r3, [pc, #668]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012748:	781b      	ldrb	r3, [r3, #0]
 801274a:	2b09      	cmp	r3, #9
 801274c:	f200 8147 	bhi.w	80129de <rfalIsoDepDataExchangePICC+0x29e>
 8012750:	a201      	add	r2, pc, #4	@ (adr r2, 8012758 <rfalIsoDepDataExchangePICC+0x18>)
 8012752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012756:	bf00      	nop
 8012758:	08012781 	.word	0x08012781
 801275c:	080129df 	.word	0x080129df
 8012760:	080129df 	.word	0x080129df
 8012764:	080129df 	.word	0x080129df
 8012768:	080129df 	.word	0x080129df
 801276c:	080129df 	.word	0x080129df
 8012770:	080127d5 	.word	0x080127d5
 8012774:	08012929 	.word	0x08012929
 8012778:	080129c3 	.word	0x080129c3
 801277c:	08012785 	.word	0x08012785
    {
        /*******************************************************************************/
        case ISODEP_ST_IDLE:
            return RFAL_ERR_NONE;
 8012780:	2300      	movs	r3, #0
 8012782:	e3c2      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
        

        /*******************************************************************************/
        case ISODEP_ST_PICC_TX:
        
            ret = rfalIsoDepTx( rfalIsoDep_PCBIBlock( gIsoDep.blockNumber ), gIsoDep.txBuf, &gIsoDep.txBuf[gIsoDep.txBufInfPos], gIsoDep.txBufLen, RFAL_FWT_NONE );
 8012784:	4b97      	ldr	r3, [pc, #604]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012786:	789b      	ldrb	r3, [r3, #2]
 8012788:	f003 0301 	and.w	r3, r3, #1
 801278c:	b2db      	uxtb	r3, r3
 801278e:	f043 0302 	orr.w	r3, r3, #2
 8012792:	b2d8      	uxtb	r0, r3
 8012794:	4b93      	ldr	r3, [pc, #588]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012796:	6999      	ldr	r1, [r3, #24]
 8012798:	4b92      	ldr	r3, [pc, #584]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801279a:	699b      	ldr	r3, [r3, #24]
 801279c:	4a91      	ldr	r2, [pc, #580]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801279e:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 80127a2:	441a      	add	r2, r3
 80127a4:	4b8f      	ldr	r3, [pc, #572]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80127a6:	8c1b      	ldrh	r3, [r3, #32]
 80127a8:	f04f 34ff 	mov.w	r4, #4294967295
 80127ac:	9400      	str	r4, [sp, #0]
 80127ae:	f7fe fe77 	bl	80114a0 <rfalIsoDepTx>
 80127b2:	4603      	mov	r3, r0
 80127b4:	80fb      	strh	r3, [r7, #6]
            
            /* Clear pending Tx flag */
            gIsoDep.isTxPending = false;
 80127b6:	4b8b      	ldr	r3, [pc, #556]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80127b8:	2200      	movs	r2, #0
 80127ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            
            switch( ret )
 80127be:	88fb      	ldrh	r3, [r7, #6]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d104      	bne.n	80127ce <rfalIsoDepDataExchangePICC+0x8e>
            {
             case RFAL_ERR_NONE:
                 gIsoDep.state = ISODEP_ST_PICC_RX;
 80127c4:	4b87      	ldr	r3, [pc, #540]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80127c6:	2206      	movs	r2, #6
 80127c8:	701a      	strb	r2, [r3, #0]
                 return RFAL_ERR_BUSY;
 80127ca:	2302      	movs	r3, #2
 80127cc:	e39d      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
             
             default:
                /* MISRA 16.4: no empty default statement (a comment being enough) */
                break;
 80127ce:	bf00      	nop
            }
            return ret;
 80127d0:	88fb      	ldrh	r3, [r7, #6]
 80127d2:	e39a      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
        
        
        /*******************************************************************************/
        case ISODEP_ST_PICC_RX:
            
            ret = rfalGetTransceiveStatus();
 80127d4:	f7f0 f9a2 	bl	8002b1c <rfalGetTransceiveStatus>
 80127d8:	4603      	mov	r3, r0
 80127da:	80fb      	strh	r3, [r7, #6]
            switch( ret )
 80127dc:	88fb      	ldrh	r3, [r7, #6]
 80127de:	2b25      	cmp	r3, #37	@ 0x25
 80127e0:	f200 80a0 	bhi.w	8012924 <rfalIsoDepDataExchangePICC+0x1e4>
 80127e4:	a201      	add	r2, pc, #4	@ (adr r2, 80127ec <rfalIsoDepDataExchangePICC+0xac>)
 80127e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127ea:	bf00      	nop
 80127ec:	080128b1 	.word	0x080128b1
 80127f0:	08012925 	.word	0x08012925
 80127f4:	080128ad 	.word	0x080128ad
 80127f8:	08012925 	.word	0x08012925
 80127fc:	08012885 	.word	0x08012885
 8012800:	08012925 	.word	0x08012925
 8012804:	08012925 	.word	0x08012925
 8012808:	08012925 	.word	0x08012925
 801280c:	08012925 	.word	0x08012925
 8012810:	08012885 	.word	0x08012885
 8012814:	08012925 	.word	0x08012925
 8012818:	08012925 	.word	0x08012925
 801281c:	08012925 	.word	0x08012925
 8012820:	08012925 	.word	0x08012925
 8012824:	08012925 	.word	0x08012925
 8012828:	08012925 	.word	0x08012925
 801282c:	08012925 	.word	0x08012925
 8012830:	08012925 	.word	0x08012925
 8012834:	08012925 	.word	0x08012925
 8012838:	08012925 	.word	0x08012925
 801283c:	08012925 	.word	0x08012925
 8012840:	08012885 	.word	0x08012885
 8012844:	08012925 	.word	0x08012925
 8012848:	08012925 	.word	0x08012925
 801284c:	08012925 	.word	0x08012925
 8012850:	08012925 	.word	0x08012925
 8012854:	08012925 	.word	0x08012925
 8012858:	08012885 	.word	0x08012885
 801285c:	08012925 	.word	0x08012925
 8012860:	08012925 	.word	0x08012925
 8012864:	08012925 	.word	0x08012925
 8012868:	08012925 	.word	0x08012925
 801286c:	08012925 	.word	0x08012925
 8012870:	08012925 	.word	0x08012925
 8012874:	08012925 	.word	0x08012925
 8012878:	08012925 	.word	0x08012925
 801287c:	08012925 	.word	0x08012925
 8012880:	080128a9 	.word	0x080128a9
                case RFAL_ERR_CRC:
                case RFAL_ERR_PAR:
                case RFAL_ERR_FRAMING:
                    
                    /* Digital 1.1 - 15.2.6.2  The CE SHALL NOT attempt error recovery and remains in Rx mode upon Transmission or a Protocol Error */                                        
                    rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.rxLen );
 8012884:	4b57      	ldr	r3, [pc, #348]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012886:	69da      	ldr	r2, [r3, #28]
 8012888:	4b56      	ldr	r3, [pc, #344]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801288a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801288c:	f04f 31ff 	mov.w	r1, #4294967295
 8012890:	9102      	str	r1, [sp, #8]
 8012892:	2100      	movs	r1, #0
 8012894:	9101      	str	r1, [sp, #4]
 8012896:	9300      	str	r3, [sp, #0]
 8012898:	f240 1303 	movw	r3, #259	@ 0x103
 801289c:	2100      	movs	r1, #0
 801289e:	2000      	movs	r0, #0
 80128a0:	f7f0 f874 	bl	800298c <rfalTransceiveBlockingTx>
                    
                    return RFAL_ERR_BUSY;
 80128a4:	2302      	movs	r3, #2
 80128a6:	e330      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
                    
                /*******************************************************************************/
                case RFAL_ERR_LINK_LOSS:
                    return ret;             /* Debug purposes */
 80128a8:	88fb      	ldrh	r3, [r7, #6]
 80128aa:	e32e      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
                    
                case RFAL_ERR_BUSY:
                    return ret;             /* Debug purposes */
 80128ac:	88fb      	ldrh	r3, [r7, #6]
 80128ae:	e32c      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
                    
                /*******************************************************************************/
                case RFAL_ERR_NONE:
                    *gIsoDep.rxLen = rfalConvBitsToBytes( *gIsoDep.rxLen );
 80128b0:	4b4c      	ldr	r3, [pc, #304]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128b4:	881b      	ldrh	r3, [r3, #0]
 80128b6:	3307      	adds	r3, #7
 80128b8:	08da      	lsrs	r2, r3, #3
 80128ba:	4b4a      	ldr	r3, [pc, #296]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128be:	b292      	uxth	r2, r2
 80128c0:	801a      	strh	r2, [r3, #0]
                    break;
 80128c2:	bf00      	nop

                /*******************************************************************************/
				default:
                    return ret;
            }
            break;
 80128c4:	bf00      	nop
        default:
            return RFAL_ERR_INTERNAL;
    }
    
    /* ISO 14443-4 7.5.6.2 CE SHALL NOT attempt error recovery -> clear counters */
    rfalIsoDepClearCounters();
 80128c6:	f7fe fdd3 	bl	8011470 <rfalIsoDepClearCounters>
    /*******************************************************************************/
    /* No error, process incoming msg                                              */
    /*******************************************************************************/
        
    /* Grab rcvd PCB */
    rxPCB = gIsoDep.rxBuf[ ISODEP_PCB_POS ];
 80128ca:	4b46      	ldr	r3, [pc, #280]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128cc:	69db      	ldr	r3, [r3, #28]
 80128ce:	781b      	ldrb	r3, [r3, #0]
 80128d0:	717b      	strb	r3, [r7, #5]
    /*******************************************************************************/
    /* When DID=0 PCD may or may not use DID, therefore check whether current PCD request 
     * has DID present to be reflected on max INF length                         #454  */            
        
    /* ReCalculate Header Length */
    gIsoDep.hdrLen   = RFAL_ISODEP_PCB_LEN;
 80128d2:	4b44      	ldr	r3, [pc, #272]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128d4:	2201      	movs	r2, #1
 80128d6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    gIsoDep.hdrLen  += (uint8_t)( (rfalIsoDep_PCBhasDID(rxPCB)) ? RFAL_ISODEP_DID_LEN : 0U );
 80128da:	4b42      	ldr	r3, [pc, #264]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128dc:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80128e0:	797a      	ldrb	r2, [r7, #5]
 80128e2:	f002 0208 	and.w	r2, r2, #8
 80128e6:	2a00      	cmp	r2, #0
 80128e8:	bf14      	ite	ne
 80128ea:	2201      	movne	r2, #1
 80128ec:	2200      	moveq	r2, #0
 80128ee:	b2d2      	uxtb	r2, r2
 80128f0:	4413      	add	r3, r2
 80128f2:	b2da      	uxtb	r2, r3
 80128f4:	4b3b      	ldr	r3, [pc, #236]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128f6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    gIsoDep.hdrLen  += (uint8_t)( (rfalIsoDep_PCBhasNAD(rxPCB)) ? RFAL_ISODEP_NAD_LEN : 0U );
 80128fa:	4b3a      	ldr	r3, [pc, #232]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80128fc:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012900:	797a      	ldrb	r2, [r7, #5]
 8012902:	f002 0204 	and.w	r2, r2, #4
 8012906:	2a00      	cmp	r2, #0
 8012908:	bf14      	ite	ne
 801290a:	2201      	movne	r2, #1
 801290c:	2200      	moveq	r2, #0
 801290e:	b2d2      	uxtb	r2, r2
 8012910:	4413      	add	r3, r2
 8012912:	b2da      	uxtb	r2, r3
 8012914:	4b33      	ldr	r3, [pc, #204]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012916:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
        
    /* Store whether last PCD block had DID. for PICC special handling of DID = 0 */
    if( gIsoDep.did == RFAL_ISODEP_DID_00 )
 801291a:	4b32      	ldr	r3, [pc, #200]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801291c:	78db      	ldrb	r3, [r3, #3]
 801291e:	2b00      	cmp	r3, #0
 8012920:	d16e      	bne.n	8012a00 <rfalIsoDepDataExchangePICC+0x2c0>
 8012922:	e061      	b.n	80129e8 <rfalIsoDepDataExchangePICC+0x2a8>
                    return ret;
 8012924:	88fb      	ldrh	r3, [r7, #6]
 8012926:	e2f0      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            if( !rfalIsoDepTimerisExpired( gIsoDep.WTXTimer ) )       /* Do nothing until WTX timer has expired */
 8012928:	4b2e      	ldr	r3, [pc, #184]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801292a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801292c:	4618      	mov	r0, r3
 801292e:	f7f4 f976 	bl	8006c1e <timerIsExpired>
 8012932:	4603      	mov	r3, r0
 8012934:	f083 0301 	eor.w	r3, r3, #1
 8012938:	b2db      	uxtb	r3, r3
 801293a:	2b00      	cmp	r3, #0
 801293c:	d001      	beq.n	8012942 <rfalIsoDepDataExchangePICC+0x202>
               return RFAL_ERR_BUSY;
 801293e:	2302      	movs	r3, #2
 8012940:	e2e3      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            gIsoDep.isWait4WTX = true;
 8012942:	4b28      	ldr	r3, [pc, #160]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012944:	2201      	movs	r2, #1
 8012946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
            gIsoDep.lastWTXM = (uint8_t)rfalIsoDep_WTXMListenerMax( gIsoDep.fwt );
 801294a:	4b26      	ldr	r3, [pc, #152]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801294c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012950:	2b01      	cmp	r3, #1
 8012952:	d101      	bne.n	8012958 <rfalIsoDepDataExchangePICC+0x218>
 8012954:	2307      	movs	r3, #7
 8012956:	e000      	b.n	801295a <rfalIsoDepDataExchangePICC+0x21a>
 8012958:	2308      	movs	r3, #8
 801295a:	4618      	mov	r0, r3
 801295c:	f7ff fad0 	bl	8011f00 <rfalIsoDepFWI2FWT>
 8012960:	4602      	mov	r2, r0
 8012962:	4b20      	ldr	r3, [pc, #128]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012964:	68db      	ldr	r3, [r3, #12]
 8012966:	fbb2 f3f3 	udiv	r3, r2, r3
 801296a:	b2db      	uxtb	r3, r3
 801296c:	2b3a      	cmp	r3, #58	@ 0x3a
 801296e:	d811      	bhi.n	8012994 <rfalIsoDepDataExchangePICC+0x254>
 8012970:	4b1c      	ldr	r3, [pc, #112]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012972:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012976:	2b01      	cmp	r3, #1
 8012978:	d101      	bne.n	801297e <rfalIsoDepDataExchangePICC+0x23e>
 801297a:	2307      	movs	r3, #7
 801297c:	e000      	b.n	8012980 <rfalIsoDepDataExchangePICC+0x240>
 801297e:	2308      	movs	r3, #8
 8012980:	4618      	mov	r0, r3
 8012982:	f7ff fabd 	bl	8011f00 <rfalIsoDepFWI2FWT>
 8012986:	4602      	mov	r2, r0
 8012988:	4b16      	ldr	r3, [pc, #88]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012990:	b2db      	uxtb	r3, r3
 8012992:	e000      	b.n	8012996 <rfalIsoDepDataExchangePICC+0x256>
 8012994:	233b      	movs	r3, #59	@ 0x3b
 8012996:	4a13      	ldr	r2, [pc, #76]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 8012998:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
            RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_S_WTX, gIsoDep.lastWTXM ) );
 801299c:	4b11      	ldr	r3, [pc, #68]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 801299e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80129a2:	4619      	mov	r1, r3
 80129a4:	2002      	movs	r0, #2
 80129a6:	f7fe fe25 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 80129aa:	4603      	mov	r3, r0
 80129ac:	80fb      	strh	r3, [r7, #6]
 80129ae:	88fb      	ldrh	r3, [r7, #6]
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d001      	beq.n	80129b8 <rfalIsoDepDataExchangePICC+0x278>
 80129b4:	88fb      	ldrh	r3, [r7, #6]
 80129b6:	e2a8      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            gIsoDep.state = ISODEP_ST_PICC_RX;                    /* Go back to Rx to process WTX ack        */
 80129b8:	4b0a      	ldr	r3, [pc, #40]	@ (80129e4 <rfalIsoDepDataExchangePICC+0x2a4>)
 80129ba:	2206      	movs	r2, #6
 80129bc:	701a      	strb	r2, [r3, #0]
            return RFAL_ERR_BUSY;
 80129be:	2302      	movs	r3, #2
 80129c0:	e2a3      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            if( !rfalIsTransceiveInTx() )       /* Wait until DSL response has been sent */
 80129c2:	f7ef ffbb 	bl	800293c <rfalIsTransceiveInTx>
 80129c6:	4603      	mov	r3, r0
 80129c8:	f083 0301 	eor.w	r3, r3, #1
 80129cc:	b2db      	uxtb	r3, r3
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d003      	beq.n	80129da <rfalIsoDepDataExchangePICC+0x29a>
                rfalIsoDepInitialize();         /* Session finished reInit vars, go back to ISODEP_ST_IDLE */
 80129d2:	f7fe ff2d 	bl	8011830 <rfalIsoDepInitialize>
                return RFAL_ERR_SLEEP_REQ;           /* Notify Deselect request      */
 80129d6:	2320      	movs	r3, #32
 80129d8:	e297      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            return RFAL_ERR_BUSY;
 80129da:	2302      	movs	r3, #2
 80129dc:	e295      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            return RFAL_ERR_INTERNAL;
 80129de:	230c      	movs	r3, #12
 80129e0:	e293      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
 80129e2:	bf00      	nop
 80129e4:	20002ed4 	.word	0x20002ed4
    {
        gIsoDep.lastDID00 = ( (rfalIsoDep_PCBhasDID(rxPCB)) ? true : false );
 80129e8:	797b      	ldrb	r3, [r7, #5]
 80129ea:	08db      	lsrs	r3, r3, #3
 80129ec:	f003 0301 	and.w	r3, r3, #1
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	bf14      	ite	ne
 80129f4:	2301      	movne	r3, #1
 80129f6:	2300      	moveq	r3, #0
 80129f8:	b2da      	uxtb	r2, r3
 80129fa:	4ba5      	ldr	r3, [pc, #660]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 80129fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    
    /*******************************************************************************/
    /* Check rcvd msg length, cannot be less then the expected header    OR        * 
     * if the rcvd msg exceeds our announced frame size (FSD)                      */
    if( ((*gIsoDep.rxLen) < gIsoDep.hdrLen) || ((*gIsoDep.rxLen) > (gIsoDep.ourFsx - ISODEP_CRC_LEN)) )
 8012a00:	4ba3      	ldr	r3, [pc, #652]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a04:	881b      	ldrh	r3, [r3, #0]
 8012a06:	4aa2      	ldr	r2, [pc, #648]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a08:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012a0c:	4293      	cmp	r3, r2
 8012a0e:	d308      	bcc.n	8012a22 <rfalIsoDepDataExchangePICC+0x2e2>
 8012a10:	4b9f      	ldr	r3, [pc, #636]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a14:	881b      	ldrh	r3, [r3, #0]
 8012a16:	461a      	mov	r2, r3
 8012a18:	4b9d      	ldr	r3, [pc, #628]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012a1c:	3b02      	subs	r3, #2
 8012a1e:	429a      	cmp	r2, r3
 8012a20:	d913      	bls.n	8012a4a <rfalIsoDepDataExchangePICC+0x30a>
    {
        rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.actvParam.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.actvParam.rxLen );
 8012a22:	4b9b      	ldr	r3, [pc, #620]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a24:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8012a28:	4b99      	ldr	r3, [pc, #612]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a2e:	f04f 31ff 	mov.w	r1, #4294967295
 8012a32:	9102      	str	r1, [sp, #8]
 8012a34:	2100      	movs	r1, #0
 8012a36:	9101      	str	r1, [sp, #4]
 8012a38:	9300      	str	r3, [sp, #0]
 8012a3a:	f240 1303 	movw	r3, #259	@ 0x103
 8012a3e:	2100      	movs	r1, #0
 8012a40:	2000      	movs	r0, #0
 8012a42:	f7ef ffa3 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY;  /* RFAL_ERR_PROTO Ignore this protocol request */
 8012a46:	2302      	movs	r3, #2
 8012a48:	e25f      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
    }
    
    /* If we are expecting DID, check if PCB signals its presence and if device ID match OR
     * If our DID=0 and DID is sent but with an incorrect value                              */
    if( ((gIsoDep.did != RFAL_ISODEP_DID_00) && ( (!rfalIsoDep_PCBhasDID(rxPCB)) || (gIsoDep.did != gIsoDep.rxBuf[ ISODEP_DID_POS ])))   ||
 8012a4a:	4b91      	ldr	r3, [pc, #580]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a4c:	78db      	ldrb	r3, [r3, #3]
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d00c      	beq.n	8012a6c <rfalIsoDepDataExchangePICC+0x32c>
 8012a52:	797b      	ldrb	r3, [r7, #5]
 8012a54:	f003 0308 	and.w	r3, r3, #8
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d016      	beq.n	8012a8a <rfalIsoDepDataExchangePICC+0x34a>
 8012a5c:	4b8c      	ldr	r3, [pc, #560]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a5e:	78da      	ldrb	r2, [r3, #3]
 8012a60:	4b8b      	ldr	r3, [pc, #556]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a62:	69db      	ldr	r3, [r3, #28]
 8012a64:	3301      	adds	r3, #1
 8012a66:	781b      	ldrb	r3, [r3, #0]
 8012a68:	429a      	cmp	r2, r3
 8012a6a:	d10e      	bne.n	8012a8a <rfalIsoDepDataExchangePICC+0x34a>
        ((gIsoDep.did == RFAL_ISODEP_DID_00) &&    rfalIsoDep_PCBhasDID(rxPCB) && (RFAL_ISODEP_DID_00 != gIsoDep.rxBuf[ ISODEP_DID_POS ]) )     )
 8012a6c:	4b88      	ldr	r3, [pc, #544]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a6e:	78db      	ldrb	r3, [r3, #3]
    if( ((gIsoDep.did != RFAL_ISODEP_DID_00) && ( (!rfalIsoDep_PCBhasDID(rxPCB)) || (gIsoDep.did != gIsoDep.rxBuf[ ISODEP_DID_POS ])))   ||
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d11e      	bne.n	8012ab2 <rfalIsoDepDataExchangePICC+0x372>
        ((gIsoDep.did == RFAL_ISODEP_DID_00) &&    rfalIsoDep_PCBhasDID(rxPCB) && (RFAL_ISODEP_DID_00 != gIsoDep.rxBuf[ ISODEP_DID_POS ]) )     )
 8012a74:	797b      	ldrb	r3, [r7, #5]
 8012a76:	f003 0308 	and.w	r3, r3, #8
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d019      	beq.n	8012ab2 <rfalIsoDepDataExchangePICC+0x372>
 8012a7e:	4b84      	ldr	r3, [pc, #528]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a80:	69db      	ldr	r3, [r3, #28]
 8012a82:	3301      	adds	r3, #1
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d013      	beq.n	8012ab2 <rfalIsoDepDataExchangePICC+0x372>
    {
        rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.actvParam.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.actvParam.rxLen );
 8012a8a:	4b81      	ldr	r3, [pc, #516]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a8c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8012a90:	4b7f      	ldr	r3, [pc, #508]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a96:	f04f 31ff 	mov.w	r1, #4294967295
 8012a9a:	9102      	str	r1, [sp, #8]
 8012a9c:	2100      	movs	r1, #0
 8012a9e:	9101      	str	r1, [sp, #4]
 8012aa0:	9300      	str	r3, [sp, #0]
 8012aa2:	f240 1303 	movw	r3, #259	@ 0x103
 8012aa6:	2100      	movs	r1, #0
 8012aa8:	2000      	movs	r0, #0
 8012aaa:	f7ef ff6f 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY;  /* Ignore a wrong DID request */
 8012aae:	2302      	movs	r3, #2
 8012ab0:	e22b      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
    }
    
    /* If we aren't expecting NAD and it's received */
    if( (gIsoDep.nad == RFAL_ISODEP_NO_NAD) && rfalIsoDep_PCBhasNAD(rxPCB) )
 8012ab2:	4b77      	ldr	r3, [pc, #476]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012ab4:	791b      	ldrb	r3, [r3, #4]
 8012ab6:	2bff      	cmp	r3, #255	@ 0xff
 8012ab8:	d118      	bne.n	8012aec <rfalIsoDepDataExchangePICC+0x3ac>
 8012aba:	797b      	ldrb	r3, [r7, #5]
 8012abc:	f003 0304 	and.w	r3, r3, #4
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d013      	beq.n	8012aec <rfalIsoDepDataExchangePICC+0x3ac>
    {
        rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.actvParam.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.actvParam.rxLen );
 8012ac4:	4b72      	ldr	r3, [pc, #456]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012ac6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8012aca:	4b71      	ldr	r3, [pc, #452]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8012ad4:	9102      	str	r1, [sp, #8]
 8012ad6:	2100      	movs	r1, #0
 8012ad8:	9101      	str	r1, [sp, #4]
 8012ada:	9300      	str	r3, [sp, #0]
 8012adc:	f240 1303 	movw	r3, #259	@ 0x103
 8012ae0:	2100      	movs	r1, #0
 8012ae2:	2000      	movs	r0, #0
 8012ae4:	f7ef ff52 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY;  /* Ignore a unexpected NAD request */
 8012ae8:	2302      	movs	r3, #2
 8012aea:	e20e      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
    }
        
    /*******************************************************************************/
    /* Process S-Block                                                             */
    /*******************************************************************************/
    if( rfalIsoDep_PCBisSBlock(rxPCB) )
 8012aec:	797b      	ldrb	r3, [r7, #5]
 8012aee:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8012af2:	2bc2      	cmp	r3, #194	@ 0xc2
 8012af4:	f040 8083 	bne.w	8012bfe <rfalIsoDepDataExchangePICC+0x4be>
    {
       /* Check if is a Wait Time eXtension */
       if( rfalIsoDep_PCBisSWTX(rxPCB) )
 8012af8:	797b      	ldrb	r3, [r7, #5]
 8012afa:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8012afe:	2bc2      	cmp	r3, #194	@ 0xc2
 8012b00:	d158      	bne.n	8012bb4 <rfalIsoDepDataExchangePICC+0x474>
 8012b02:	797b      	ldrb	r3, [r7, #5]
 8012b04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8012b08:	2b30      	cmp	r3, #48	@ 0x30
 8012b0a:	d153      	bne.n	8012bb4 <rfalIsoDepDataExchangePICC+0x474>
       {
            /* Check if we're expecting a S-WTX */
            if( rfalIsoDep_PCBisWTX( gIsoDep.lastPCB ) )
 8012b0c:	4b60      	ldr	r3, [pc, #384]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b12:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8012b16:	2b30      	cmp	r3, #48	@ 0x30
 8012b18:	d14c      	bne.n	8012bb4 <rfalIsoDepDataExchangePICC+0x474>
            {
                /* Digital 1.1  15.2.2.11 S(WTX) Ack with different WTXM -> Protocol Error  *
                 *              Power level indication also should be set to 0              */
                if( ( gIsoDep.rxBuf[ gIsoDep.hdrLen ] == gIsoDep.lastWTXM) && ((*gIsoDep.rxLen - gIsoDep.hdrLen) == ISODEP_SWTX_INF_LEN) )
 8012b1a:	4b5d      	ldr	r3, [pc, #372]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b1c:	69db      	ldr	r3, [r3, #28]
 8012b1e:	4a5c      	ldr	r2, [pc, #368]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b20:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012b24:	4413      	add	r3, r2
 8012b26:	781a      	ldrb	r2, [r3, #0]
 8012b28:	4b59      	ldr	r3, [pc, #356]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b2a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8012b2e:	429a      	cmp	r2, r3
 8012b30:	d140      	bne.n	8012bb4 <rfalIsoDepDataExchangePICC+0x474>
 8012b32:	4b57      	ldr	r3, [pc, #348]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b36:	881b      	ldrh	r3, [r3, #0]
 8012b38:	461a      	mov	r2, r3
 8012b3a:	4b55      	ldr	r3, [pc, #340]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b3c:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012b40:	1ad3      	subs	r3, r2, r3
 8012b42:	2b01      	cmp	r3, #1
 8012b44:	d136      	bne.n	8012bb4 <rfalIsoDepDataExchangePICC+0x474>
                {
                    /* Clear waiting for RTOX Ack Flag */
                    gIsoDep.isWait4WTX = false;
 8012b46:	4b52      	ldr	r3, [pc, #328]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b48:	2200      	movs	r2, #0
 8012b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
                    
                    /* Check if a Tx is already pending */
                    if( gIsoDep.isTxPending )
 8012b4e:	4b50      	ldr	r3, [pc, #320]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d004      	beq.n	8012b62 <rfalIsoDepDataExchangePICC+0x422>
                    {
                        /* Has a pending Tx, go immediately to TX */ 
                        gIsoDep.state = ISODEP_ST_PICC_TX;
 8012b58:	4b4d      	ldr	r3, [pc, #308]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b5a:	2209      	movs	r2, #9
 8012b5c:	701a      	strb	r2, [r3, #0]
                        return RFAL_ERR_BUSY;
 8012b5e:	2302      	movs	r3, #2
 8012b60:	e1d3      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
                    }
                    
                    /* Set WTX timer */
                    rfalIsoDepTimerStart( gIsoDep.WTXTimer, rfalIsoDep_WTXAdjust( (gIsoDep.lastWTXM * rfalConv1fcToMs( gIsoDep.fwt )) ) );
 8012b62:	4b4b      	ldr	r3, [pc, #300]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b64:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8012b68:	4619      	mov	r1, r3
 8012b6a:	4b49      	ldr	r3, [pc, #292]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b6c:	68db      	ldr	r3, [r3, #12]
 8012b6e:	4a49      	ldr	r2, [pc, #292]	@ (8012c94 <rfalIsoDepDataExchangePICC+0x554>)
 8012b70:	fba2 2303 	umull	r2, r3, r2, r3
 8012b74:	0b1b      	lsrs	r3, r3, #12
 8012b76:	b29b      	uxth	r3, r3
 8012b78:	fb11 f303 	smulbb	r3, r1, r3
 8012b7c:	b29a      	uxth	r2, r3
 8012b7e:	4b44      	ldr	r3, [pc, #272]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b80:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8012b84:	4618      	mov	r0, r3
 8012b86:	4b42      	ldr	r3, [pc, #264]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012b88:	68db      	ldr	r3, [r3, #12]
 8012b8a:	4942      	ldr	r1, [pc, #264]	@ (8012c94 <rfalIsoDepDataExchangePICC+0x554>)
 8012b8c:	fba1 1303 	umull	r1, r3, r1, r3
 8012b90:	0b1b      	lsrs	r3, r3, #12
 8012b92:	fb00 f303 	mul.w	r3, r0, r3
 8012b96:	08db      	lsrs	r3, r3, #3
 8012b98:	b29b      	uxth	r3, r3
 8012b9a:	1ad3      	subs	r3, r2, r3
 8012b9c:	b29b      	uxth	r3, r3
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	f7f4 f82f 	bl	8006c02 <timerCalculateTimer>
 8012ba4:	4603      	mov	r3, r0
 8012ba6:	4a3a      	ldr	r2, [pc, #232]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012ba8:	6393      	str	r3, [r2, #56]	@ 0x38
                    
                    gIsoDep.state = ISODEP_ST_PICC_SWTX;
 8012baa:	4b39      	ldr	r3, [pc, #228]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012bac:	2207      	movs	r2, #7
 8012bae:	701a      	strb	r2, [r3, #0]
                    return RFAL_ERR_BUSY;
 8012bb0:	2302      	movs	r3, #2
 8012bb2:	e1aa      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            }
            /* Unexpected/Incorrect S-WTX, fall into reRenable */
       }
       
       /* Check if is a Deselect request */
       if( rfalIsoDep_PCBisSDeselect(rxPCB) && ((*gIsoDep.rxLen - gIsoDep.hdrLen) == ISODEP_SDSL_INF_LEN) )
 8012bb4:	797b      	ldrb	r3, [r7, #5]
 8012bb6:	f003 03c7 	and.w	r3, r3, #199	@ 0xc7
 8012bba:	2bc2      	cmp	r3, #194	@ 0xc2
 8012bbc:	f040 8194 	bne.w	8012ee8 <rfalIsoDepDataExchangePICC+0x7a8>
 8012bc0:	797b      	ldrb	r3, [r7, #5]
 8012bc2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	f040 818e 	bne.w	8012ee8 <rfalIsoDepDataExchangePICC+0x7a8>
 8012bcc:	4b30      	ldr	r3, [pc, #192]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012bd0:	881b      	ldrh	r3, [r3, #0]
 8012bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012bd4:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012bd8:	4293      	cmp	r3, r2
 8012bda:	f040 8185 	bne.w	8012ee8 <rfalIsoDepDataExchangePICC+0x7a8>
       {
           RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_S_DSL, RFAL_ISODEP_NO_PARAM ) );
 8012bde:	2100      	movs	r1, #0
 8012be0:	2003      	movs	r0, #3
 8012be2:	f7fe fd07 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8012be6:	4603      	mov	r3, r0
 8012be8:	80fb      	strh	r3, [r7, #6]
 8012bea:	88fb      	ldrh	r3, [r7, #6]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d001      	beq.n	8012bf4 <rfalIsoDepDataExchangePICC+0x4b4>
 8012bf0:	88fb      	ldrh	r3, [r7, #6]
 8012bf2:	e18a      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
           
           /* S-DSL transmission ongoing, wait until complete */
           gIsoDep.state = ISODEP_ST_PICC_SDSL;
 8012bf4:	4b26      	ldr	r3, [pc, #152]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012bf6:	2208      	movs	r2, #8
 8012bf8:	701a      	strb	r2, [r3, #0]
           return RFAL_ERR_BUSY;
 8012bfa:	2302      	movs	r3, #2
 8012bfc:	e185      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
    }
    
    /*******************************************************************************/
    /* Process R-Block                                                             */
    /*******************************************************************************/
    else if( rfalIsoDep_PCBisRBlock(rxPCB) && ((*gIsoDep.rxLen - gIsoDep.hdrLen) == ISODEP_RBLOCK_INF_LEN))
 8012bfe:	797b      	ldrb	r3, [r7, #5]
 8012c00:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 8012c04:	2ba2      	cmp	r3, #162	@ 0xa2
 8012c06:	f040 809f 	bne.w	8012d48 <rfalIsoDepDataExchangePICC+0x608>
 8012c0a:	4b21      	ldr	r3, [pc, #132]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012c0e:	881b      	ldrh	r3, [r3, #0]
 8012c10:	4a1f      	ldr	r2, [pc, #124]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c12:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012c16:	4293      	cmp	r3, r2
 8012c18:	f040 8096 	bne.w	8012d48 <rfalIsoDepDataExchangePICC+0x608>
    {
        if( rfalIsoDep_PCBisRACK(rxPCB) )                             /* Check if is a R-ACK */
 8012c1c:	797b      	ldrb	r3, [r7, #5]
 8012c1e:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 8012c22:	2ba2      	cmp	r3, #162	@ 0xa2
 8012c24:	d161      	bne.n	8012cea <rfalIsoDepDataExchangePICC+0x5aa>
 8012c26:	797b      	ldrb	r3, [r7, #5]
 8012c28:	f003 0310 	and.w	r3, r3, #16
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d15c      	bne.n	8012cea <rfalIsoDepDataExchangePICC+0x5aa>
        {
            if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )      /* Check block number  */
 8012c30:	797b      	ldrb	r3, [r7, #5]
 8012c32:	f003 0301 	and.w	r3, r3, #1
 8012c36:	4a16      	ldr	r2, [pc, #88]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c38:	7892      	ldrb	r2, [r2, #2]
 8012c3a:	4293      	cmp	r3, r2
 8012c3c:	d10e      	bne.n	8012c5c <rfalIsoDepDataExchangePICC+0x51c>
            {
                /* Rule 11 - R(ACK) with current bn -> re-transmit */
                if( !rfalIsoDep_PCBisIBlock(gIsoDep.lastPCB) )
 8012c3e:	4b14      	ldr	r3, [pc, #80]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c44:	f003 03e2 	and.w	r3, r3, #226	@ 0xe2
 8012c48:	2b02      	cmp	r3, #2
 8012c4a:	d002      	beq.n	8012c52 <rfalIsoDepDataExchangePICC+0x512>
                {
                    rfalIsoDepReSendControlMsg();
 8012c4c:	f7fe fd96 	bl	801177c <rfalIsoDepReSendControlMsg>
 8012c50:	e002      	b.n	8012c58 <rfalIsoDepDataExchangePICC+0x518>
                }
                else
                {
                    gIsoDep.state = ISODEP_ST_PICC_TX;
 8012c52:	4b0f      	ldr	r3, [pc, #60]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c54:	2209      	movs	r2, #9
 8012c56:	701a      	strb	r2, [r3, #0]
                }
                
                return RFAL_ERR_BUSY;
 8012c58:	2302      	movs	r3, #2
 8012c5a:	e156      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            }
            else
            {
                if( !gIsoDep.isTxChaining )
 8012c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c5e:	7d9b      	ldrb	r3, [r3, #22]
 8012c60:	f083 0301 	eor.w	r3, r3, #1
 8012c64:	b2db      	uxtb	r3, r3
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d016      	beq.n	8012c98 <rfalIsoDepDataExchangePICC+0x558>
                {
                    /* Rule 13 violation R(ACK) without performing chaining */
                    rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.rxLen );
 8012c6a:	4b09      	ldr	r3, [pc, #36]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c6c:	69da      	ldr	r2, [r3, #28]
 8012c6e:	4b08      	ldr	r3, [pc, #32]	@ (8012c90 <rfalIsoDepDataExchangePICC+0x550>)
 8012c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012c72:	f04f 31ff 	mov.w	r1, #4294967295
 8012c76:	9102      	str	r1, [sp, #8]
 8012c78:	2100      	movs	r1, #0
 8012c7a:	9101      	str	r1, [sp, #4]
 8012c7c:	9300      	str	r3, [sp, #0]
 8012c7e:	f240 1303 	movw	r3, #259	@ 0x103
 8012c82:	2100      	movs	r1, #0
 8012c84:	2000      	movs	r0, #0
 8012c86:	f7ef fe81 	bl	800298c <rfalTransceiveBlockingTx>
                    return RFAL_ERR_BUSY;
 8012c8a:	2302      	movs	r3, #2
 8012c8c:	e13d      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
 8012c8e:	bf00      	nop
 8012c90:	20002ed4 	.word	0x20002ed4
 8012c94:	4d542005 	.word	0x4d542005
                }
                
                /* Rule E -  R(ACK) with not current bn -> toggle bn */
                rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8012c98:	4b9e      	ldr	r3, [pc, #632]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012c9a:	789b      	ldrb	r3, [r3, #2]
 8012c9c:	f003 0301 	and.w	r3, r3, #1
 8012ca0:	b2db      	uxtb	r3, r3
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	bf0c      	ite	eq
 8012ca6:	2301      	moveq	r3, #1
 8012ca8:	2300      	movne	r3, #0
 8012caa:	b2db      	uxtb	r3, r3
 8012cac:	461a      	mov	r2, r3
 8012cae:	4b99      	ldr	r3, [pc, #612]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012cb0:	709a      	strb	r2, [r3, #2]

                /* This block has been transmitted and acknowledged, perform WTX until next data is provided  */

                /* Rule 9 - PICC is allowed to send an S(WTX) instead of an I-block or an R(ACK) */
                rfalIsoDepTimerStart( gIsoDep.WTXTimer, rfalIsoDep_WTXAdjust( rfalConv1fcToMs( gIsoDep.fwt )) );
 8012cb2:	4b98      	ldr	r3, [pc, #608]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012cb4:	68db      	ldr	r3, [r3, #12]
 8012cb6:	4a98      	ldr	r2, [pc, #608]	@ (8012f18 <rfalIsoDepDataExchangePICC+0x7d8>)
 8012cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8012cbc:	0b1b      	lsrs	r3, r3, #12
 8012cbe:	b29a      	uxth	r2, r3
 8012cc0:	4b94      	ldr	r3, [pc, #592]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012cc2:	68db      	ldr	r3, [r3, #12]
 8012cc4:	4994      	ldr	r1, [pc, #592]	@ (8012f18 <rfalIsoDepDataExchangePICC+0x7d8>)
 8012cc6:	fba1 1303 	umull	r1, r3, r1, r3
 8012cca:	0b1b      	lsrs	r3, r3, #12
 8012ccc:	08db      	lsrs	r3, r3, #3
 8012cce:	b29b      	uxth	r3, r3
 8012cd0:	1ad3      	subs	r3, r2, r3
 8012cd2:	b29b      	uxth	r3, r3
 8012cd4:	4618      	mov	r0, r3
 8012cd6:	f7f3 ff94 	bl	8006c02 <timerCalculateTimer>
 8012cda:	4603      	mov	r3, r0
 8012cdc:	4a8d      	ldr	r2, [pc, #564]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012cde:	6393      	str	r3, [r2, #56]	@ 0x38
                gIsoDep.state = ISODEP_ST_PICC_SWTX;
 8012ce0:	4b8c      	ldr	r3, [pc, #560]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012ce2:	2207      	movs	r2, #7
 8012ce4:	701a      	strb	r2, [r3, #0]
                
                /* Rule 13 - R(ACK) with not current bn -> continue chaining */
                return RFAL_ERR_NONE;                                 /* This block has been transmitted */
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	e10f      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            }
        }
        else if( rfalIsoDep_PCBisRNAK(rxPCB) )                       /* Check if is a R-NACK */
 8012cea:	797b      	ldrb	r3, [r7, #5]
 8012cec:	f003 03e6 	and.w	r3, r3, #230	@ 0xe6
 8012cf0:	2ba2      	cmp	r3, #162	@ 0xa2
 8012cf2:	f040 80f8 	bne.w	8012ee6 <rfalIsoDepDataExchangePICC+0x7a6>
 8012cf6:	797b      	ldrb	r3, [r7, #5]
 8012cf8:	f003 0310 	and.w	r3, r3, #16
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	f000 80f2 	beq.w	8012ee6 <rfalIsoDepDataExchangePICC+0x7a6>
        {
            if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )     /* Check block number  */
 8012d02:	797b      	ldrb	r3, [r7, #5]
 8012d04:	f003 0301 	and.w	r3, r3, #1
 8012d08:	4a82      	ldr	r2, [pc, #520]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d0a:	7892      	ldrb	r2, [r2, #2]
 8012d0c:	4293      	cmp	r3, r2
 8012d0e:	d10e      	bne.n	8012d2e <rfalIsoDepDataExchangePICC+0x5ee>
            {
                /* Rule 11 - R(NAK) with current bn -> re-transmit last x-Block */
                if( !rfalIsoDep_PCBisIBlock(gIsoDep.lastPCB) )
 8012d10:	4b80      	ldr	r3, [pc, #512]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012d16:	f003 03e2 	and.w	r3, r3, #226	@ 0xe2
 8012d1a:	2b02      	cmp	r3, #2
 8012d1c:	d002      	beq.n	8012d24 <rfalIsoDepDataExchangePICC+0x5e4>
                {
                    rfalIsoDepReSendControlMsg();
 8012d1e:	f7fe fd2d 	bl	801177c <rfalIsoDepReSendControlMsg>
 8012d22:	e002      	b.n	8012d2a <rfalIsoDepDataExchangePICC+0x5ea>
                }
                else
                {
                    gIsoDep.state = ISODEP_ST_PICC_TX;
 8012d24:	4b7b      	ldr	r3, [pc, #492]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d26:	2209      	movs	r2, #9
 8012d28:	701a      	strb	r2, [r3, #0]
                }
                
                return RFAL_ERR_BUSY;
 8012d2a:	2302      	movs	r3, #2
 8012d2c:	e0ed      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
            }
            else
            {
                /* Rule 12 - R(NAK) with not current bn -> R(ACK) */
                RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );
 8012d2e:	2100      	movs	r1, #0
 8012d30:	2000      	movs	r0, #0
 8012d32:	f7fe fc5f 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8012d36:	4603      	mov	r3, r0
 8012d38:	80fb      	strh	r3, [r7, #6]
 8012d3a:	88fb      	ldrh	r3, [r7, #6]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d001      	beq.n	8012d44 <rfalIsoDepDataExchangePICC+0x604>
 8012d40:	88fb      	ldrh	r3, [r7, #6]
 8012d42:	e0e2      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
                
                return RFAL_ERR_BUSY;
 8012d44:	2302      	movs	r3, #2
 8012d46:	e0e0      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
    }
    
    /*******************************************************************************/
    /* Process I-Block                                                             */
    /*******************************************************************************/
    else if( rfalIsoDep_PCBisIBlock(rxPCB) )
 8012d48:	797b      	ldrb	r3, [r7, #5]
 8012d4a:	f003 03e2 	and.w	r3, r3, #226	@ 0xe2
 8012d4e:	2b02      	cmp	r3, #2
 8012d50:	f040 80ca 	bne.w	8012ee8 <rfalIsoDepDataExchangePICC+0x7a8>
    {
        /* Rule D - When an I-block is received, the PICC shall toggle its block number before sending a block */
        rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8012d54:	4b6f      	ldr	r3, [pc, #444]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d56:	789b      	ldrb	r3, [r3, #2]
 8012d58:	f003 0301 	and.w	r3, r3, #1
 8012d5c:	b2db      	uxtb	r3, r3
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	bf0c      	ite	eq
 8012d62:	2301      	moveq	r3, #1
 8012d64:	2300      	movne	r3, #0
 8012d66:	b2db      	uxtb	r3, r3
 8012d68:	461a      	mov	r2, r3
 8012d6a:	4b6a      	ldr	r3, [pc, #424]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d6c:	709a      	strb	r2, [r3, #2]
        
        /*******************************************************************************/
        /* Check if the block number is the one expected                               */
        /* Check if PCD sent an I-Block instead ACK/NACK when we are chaining          */
        if( (rfalIsoDep_GetBN(rxPCB) != gIsoDep.blockNumber) || (gIsoDep.isTxChaining) )
 8012d6e:	797b      	ldrb	r3, [r7, #5]
 8012d70:	f003 0301 	and.w	r3, r3, #1
 8012d74:	4a67      	ldr	r2, [pc, #412]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d76:	7892      	ldrb	r2, [r2, #2]
 8012d78:	4293      	cmp	r3, r2
 8012d7a:	d103      	bne.n	8012d84 <rfalIsoDepDataExchangePICC+0x644>
 8012d7c:	4b65      	ldr	r3, [pc, #404]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d7e:	7d9b      	ldrb	r3, [r3, #22]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d01e      	beq.n	8012dc2 <rfalIsoDepDataExchangePICC+0x682>
        {
            /* Remain in the same Block Number */
            rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8012d84:	4b63      	ldr	r3, [pc, #396]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d86:	789b      	ldrb	r3, [r3, #2]
 8012d88:	f003 0301 	and.w	r3, r3, #1
 8012d8c:	b2db      	uxtb	r3, r3
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	bf0c      	ite	eq
 8012d92:	2301      	moveq	r3, #1
 8012d94:	2300      	movne	r3, #0
 8012d96:	b2db      	uxtb	r3, r3
 8012d98:	461a      	mov	r2, r3
 8012d9a:	4b5e      	ldr	r3, [pc, #376]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012d9c:	709a      	strb	r2, [r3, #2]
            
            /* ISO 14443-4 7.5.6.2 & Digital 1.1 - 15.2.6.2  The CE SHALL NOT attempt error recovery and remains in Rx mode upon Transmission or a Protocol Error */                                  
            rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.rxLen );
 8012d9e:	4b5d      	ldr	r3, [pc, #372]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012da0:	69da      	ldr	r2, [r3, #28]
 8012da2:	4b5c      	ldr	r3, [pc, #368]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012da6:	f04f 31ff 	mov.w	r1, #4294967295
 8012daa:	9102      	str	r1, [sp, #8]
 8012dac:	2100      	movs	r1, #0
 8012dae:	9101      	str	r1, [sp, #4]
 8012db0:	9300      	str	r3, [sp, #0]
 8012db2:	f240 1303 	movw	r3, #259	@ 0x103
 8012db6:	2100      	movs	r1, #0
 8012db8:	2000      	movs	r0, #0
 8012dba:	f7ef fde7 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;
 8012dbe:	2302      	movs	r3, #2
 8012dc0:	e0a3      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
        }
        
        /*******************************************************************************/
        /* is PCD performing chaining  ?                                               */
        if( rfalIsoDep_PCBisChaining(rxPCB) )
 8012dc2:	797b      	ldrb	r3, [r7, #5]
 8012dc4:	f003 0310 	and.w	r3, r3, #16
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d03e      	beq.n	8012e4a <rfalIsoDepDataExchangePICC+0x70a>
        {
            gIsoDep.isRxChaining  = true;
 8012dcc:	4b51      	ldr	r3, [pc, #324]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012dce:	2201      	movs	r2, #1
 8012dd0:	75da      	strb	r2, [r3, #23]
            *gIsoDep.rxChaining   = true; /* Output Parameter*/            
 8012dd2:	4b50      	ldr	r3, [pc, #320]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012dd6:	2201      	movs	r2, #1
 8012dd8:	701a      	strb	r2, [r3, #0]
                        
            RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );
 8012dda:	2100      	movs	r1, #0
 8012ddc:	2000      	movs	r0, #0
 8012dde:	f7fe fc09 	bl	80115f4 <rfalIsoDepHandleControlMsg>
 8012de2:	4603      	mov	r3, r0
 8012de4:	80fb      	strh	r3, [r7, #6]
 8012de6:	88fb      	ldrh	r3, [r7, #6]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d001      	beq.n	8012df0 <rfalIsoDepDataExchangePICC+0x6b0>
 8012dec:	88fb      	ldrh	r3, [r7, #6]
 8012dee:	e08c      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
                            
            /* Received I-Block with chaining, send current data to DH */
            
            /* remove ISO DEP header, check is necessary to move the INF data on the buffer */
            *gIsoDep.rxLen -= gIsoDep.hdrLen;
 8012df0:	4b48      	ldr	r3, [pc, #288]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012df4:	881a      	ldrh	r2, [r3, #0]
 8012df6:	4b47      	ldr	r3, [pc, #284]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012df8:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012dfc:	4619      	mov	r1, r3
 8012dfe:	4b45      	ldr	r3, [pc, #276]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e02:	1a52      	subs	r2, r2, r1
 8012e04:	b292      	uxth	r2, r2
 8012e06:	801a      	strh	r2, [r3, #0]
            if( (gIsoDep.hdrLen != gIsoDep.rxBufInfPos) && (*gIsoDep.rxLen > 0U) )
 8012e08:	4b42      	ldr	r3, [pc, #264]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e0a:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8012e0e:	4b41      	ldr	r3, [pc, #260]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e10:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8012e14:	429a      	cmp	r2, r3
 8012e16:	d016      	beq.n	8012e46 <rfalIsoDepDataExchangePICC+0x706>
 8012e18:	4b3e      	ldr	r3, [pc, #248]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e1c:	881b      	ldrh	r3, [r3, #0]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d011      	beq.n	8012e46 <rfalIsoDepDataExchangePICC+0x706>
            {
                RFAL_MEMMOVE( &gIsoDep.rxBuf[gIsoDep.rxBufInfPos], &gIsoDep.rxBuf[gIsoDep.hdrLen], *gIsoDep.rxLen );
 8012e22:	4b3c      	ldr	r3, [pc, #240]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e24:	69db      	ldr	r3, [r3, #28]
 8012e26:	4a3b      	ldr	r2, [pc, #236]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e28:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8012e2c:	1898      	adds	r0, r3, r2
 8012e2e:	4b39      	ldr	r3, [pc, #228]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e30:	69db      	ldr	r3, [r3, #28]
 8012e32:	4a38      	ldr	r2, [pc, #224]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e34:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012e38:	1899      	adds	r1, r3, r2
 8012e3a:	4b36      	ldr	r3, [pc, #216]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e3e:	881b      	ldrh	r3, [r3, #0]
 8012e40:	461a      	mov	r2, r3
 8012e42:	f009 fae5 	bl	801c410 <memmove>
            }
            return RFAL_ERR_AGAIN;  /* Send Again signalling to run again, but some chaining data has arrived*/            
 8012e46:	230d      	movs	r3, #13
 8012e48:	e05f      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
        }
        
        
        /*******************************************************************************/
        /* PCD is not performing chaining                                              */
        gIsoDep.isRxChaining  = false; /* clear PCD chaining flag */
 8012e4a:	4b32      	ldr	r3, [pc, #200]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e4c:	2200      	movs	r2, #0
 8012e4e:	75da      	strb	r2, [r3, #23]
        *gIsoDep.rxChaining   = false; /* Output Parameter        */
 8012e50:	4b30      	ldr	r3, [pc, #192]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012e54:	2200      	movs	r2, #0
 8012e56:	701a      	strb	r2, [r3, #0]
        
        /* remove ISO DEP header, check is necessary to move the INF data on the buffer */
        *gIsoDep.rxLen -= gIsoDep.hdrLen;
 8012e58:	4b2e      	ldr	r3, [pc, #184]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e5c:	881a      	ldrh	r2, [r3, #0]
 8012e5e:	4b2d      	ldr	r3, [pc, #180]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e60:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8012e64:	4619      	mov	r1, r3
 8012e66:	4b2b      	ldr	r3, [pc, #172]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e6a:	1a52      	subs	r2, r2, r1
 8012e6c:	b292      	uxth	r2, r2
 8012e6e:	801a      	strh	r2, [r3, #0]
        if( (gIsoDep.hdrLen != gIsoDep.rxBufInfPos) && (*gIsoDep.rxLen > 0U) )
 8012e70:	4b28      	ldr	r3, [pc, #160]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e72:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8012e76:	4b27      	ldr	r3, [pc, #156]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e78:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8012e7c:	429a      	cmp	r2, r3
 8012e7e:	d016      	beq.n	8012eae <rfalIsoDepDataExchangePICC+0x76e>
 8012e80:	4b24      	ldr	r3, [pc, #144]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e84:	881b      	ldrh	r3, [r3, #0]
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d011      	beq.n	8012eae <rfalIsoDepDataExchangePICC+0x76e>
        {
            RFAL_MEMMOVE( &gIsoDep.rxBuf[gIsoDep.rxBufInfPos], &gIsoDep.rxBuf[gIsoDep.hdrLen], *gIsoDep.rxLen );
 8012e8a:	4b22      	ldr	r3, [pc, #136]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e8c:	69db      	ldr	r3, [r3, #28]
 8012e8e:	4a21      	ldr	r2, [pc, #132]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e90:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8012e94:	1898      	adds	r0, r3, r2
 8012e96:	4b1f      	ldr	r3, [pc, #124]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e98:	69db      	ldr	r3, [r3, #28]
 8012e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012e9c:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8012ea0:	1899      	adds	r1, r3, r2
 8012ea2:	4b1c      	ldr	r3, [pc, #112]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ea6:	881b      	ldrh	r3, [r3, #0]
 8012ea8:	461a      	mov	r2, r3
 8012eaa:	f009 fab1 	bl	801c410 <memmove>
        }
        
        
        /*******************************************************************************/
        /* Reception done, send data back and start WTX timer                          */
        rfalIsoDepTimerStart( gIsoDep.WTXTimer, rfalIsoDep_WTXAdjust( rfalConv1fcToMs( gIsoDep.fwt )) );
 8012eae:	4b19      	ldr	r3, [pc, #100]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012eb0:	68db      	ldr	r3, [r3, #12]
 8012eb2:	4a19      	ldr	r2, [pc, #100]	@ (8012f18 <rfalIsoDepDataExchangePICC+0x7d8>)
 8012eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8012eb8:	0b1b      	lsrs	r3, r3, #12
 8012eba:	b29a      	uxth	r2, r3
 8012ebc:	4b15      	ldr	r3, [pc, #84]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012ebe:	68db      	ldr	r3, [r3, #12]
 8012ec0:	4915      	ldr	r1, [pc, #84]	@ (8012f18 <rfalIsoDepDataExchangePICC+0x7d8>)
 8012ec2:	fba1 1303 	umull	r1, r3, r1, r3
 8012ec6:	0b1b      	lsrs	r3, r3, #12
 8012ec8:	08db      	lsrs	r3, r3, #3
 8012eca:	b29b      	uxth	r3, r3
 8012ecc:	1ad3      	subs	r3, r2, r3
 8012ece:	b29b      	uxth	r3, r3
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	f7f3 fe96 	bl	8006c02 <timerCalculateTimer>
 8012ed6:	4603      	mov	r3, r0
 8012ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012eda:	6393      	str	r3, [r2, #56]	@ 0x38
        
        gIsoDep.state = ISODEP_ST_PICC_SWTX;
 8012edc:	4b0d      	ldr	r3, [pc, #52]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012ede:	2207      	movs	r2, #7
 8012ee0:	701a      	strb	r2, [r3, #0]
        return RFAL_ERR_NONE;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	e011      	b.n	8012f0a <rfalIsoDepDataExchangePICC+0x7ca>
        if( rfalIsoDep_PCBisRACK(rxPCB) )                             /* Check if is a R-ACK */
 8012ee6:	bf00      	nop
        /* MISRA 15.7 - Empty else */
    }
    
    /* Unexpected/Unknown Block */
    /* ISO 14443-4 7.5.6.2 & Digital 1.1 - 15.2.6.2  The CE SHALL NOT attempt error recovery and remains in Rx mode upon Transmission or a Protocol Error */
    rfalIsoDepReEnableRx( (uint8_t*)gIsoDep.rxBuf, sizeof( rfalIsoDepBufFormat ), gIsoDep.rxLen );
 8012ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012eea:	69da      	ldr	r2, [r3, #28]
 8012eec:	4b09      	ldr	r3, [pc, #36]	@ (8012f14 <rfalIsoDepDataExchangePICC+0x7d4>)
 8012eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8012ef4:	9102      	str	r1, [sp, #8]
 8012ef6:	2100      	movs	r1, #0
 8012ef8:	9101      	str	r1, [sp, #4]
 8012efa:	9300      	str	r3, [sp, #0]
 8012efc:	f240 1303 	movw	r3, #259	@ 0x103
 8012f00:	2100      	movs	r1, #0
 8012f02:	2000      	movs	r0, #0
 8012f04:	f7ef fd42 	bl	800298c <rfalTransceiveBlockingTx>
    
    return RFAL_ERR_BUSY;
 8012f08:	2302      	movs	r3, #2
}
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	370c      	adds	r7, #12
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	bd90      	pop	{r4, r7, pc}
 8012f12:	bf00      	nop
 8012f14:	20002ed4 	.word	0x20002ed4
 8012f18:	4d542005 	.word	0x4d542005

08012f1c <rfalIsoDepStartRATS>:

#if RFAL_FEATURE_NFCA

/*******************************************************************************/
static ReturnCode rfalIsoDepStartRATS( rfalIsoDepFSxI FSDI, uint8_t DID, rfalIsoDepAts *ats, uint8_t *atsLen )
{
 8012f1c:	b580      	push	{r7, lr}
 8012f1e:	b08c      	sub	sp, #48	@ 0x30
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	60ba      	str	r2, [r7, #8]
 8012f24:	607b      	str	r3, [r7, #4]
 8012f26:	4603      	mov	r3, r0
 8012f28:	73fb      	strb	r3, [r7, #15]
 8012f2a:	460b      	mov	r3, r1
 8012f2c:	73bb      	strb	r3, [r7, #14]
    rfalTransceiveContext ctx;
    
    if( ats == NULL)
 8012f2e:	68bb      	ldr	r3, [r7, #8]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d101      	bne.n	8012f38 <rfalIsoDepStartRATS+0x1c>
    {
        return RFAL_ERR_PARAM;
 8012f34:	2307      	movs	r3, #7
 8012f36:	e02c      	b.n	8012f92 <rfalIsoDepStartRATS+0x76>
    }
    
    gIsoDep.rxBuf   = (uint8_t*) ats;
 8012f38:	4a18      	ldr	r2, [pc, #96]	@ (8012f9c <rfalIsoDepStartRATS+0x80>)
 8012f3a:	68bb      	ldr	r3, [r7, #8]
 8012f3c:	61d3      	str	r3, [r2, #28]
    gIsoDep.rxLen8  = atsLen;
 8012f3e:	4a17      	ldr	r2, [pc, #92]	@ (8012f9c <rfalIsoDepStartRATS+0x80>)
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	6793      	str	r3, [r2, #120]	@ 0x78
    gIsoDep.did     = DID;
 8012f44:	4a15      	ldr	r2, [pc, #84]	@ (8012f9c <rfalIsoDepStartRATS+0x80>)
 8012f46:	7bbb      	ldrb	r3, [r7, #14]
 8012f48:	70d3      	strb	r3, [r2, #3]
    
    /*******************************************************************************/
    /* Compose RATS */
    gIsoDep.actv.ratsReq.CMD   = RFAL_ISODEP_CMD_RATS;
 8012f4a:	4b14      	ldr	r3, [pc, #80]	@ (8012f9c <rfalIsoDepStartRATS+0x80>)
 8012f4c:	22e0      	movs	r2, #224	@ 0xe0
 8012f4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    gIsoDep.actv.ratsReq.PARAM = (((uint8_t)FSDI << RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) & RFAL_ISODEP_RATS_PARAM_FSDI_MASK) | (DID & RFAL_ISODEP_RATS_PARAM_DID_MASK);
 8012f52:	7bfb      	ldrb	r3, [r7, #15]
 8012f54:	011b      	lsls	r3, r3, #4
 8012f56:	b2da      	uxtb	r2, r3
 8012f58:	7bbb      	ldrb	r3, [r7, #14]
 8012f5a:	f003 030f 	and.w	r3, r3, #15
 8012f5e:	b2db      	uxtb	r3, r3
 8012f60:	4313      	orrs	r3, r2
 8012f62:	b2da      	uxtb	r2, r3
 8012f64:	4b0d      	ldr	r3, [pc, #52]	@ (8012f9c <rfalIsoDepStartRATS+0x80>)
 8012f66:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gIsoDep.actv.ratsReq, sizeof(rfalIsoDepRats), (uint8_t*)ats, sizeof(rfalIsoDepAts), &gIsoDep.rxBufLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ISODEP_T4T_FWT_ACTIVATION );
 8012f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8012fa0 <rfalIsoDepStartRATS+0x84>)
 8012f6c:	617b      	str	r3, [r7, #20]
 8012f6e:	2310      	movs	r3, #16
 8012f70:	833b      	strh	r3, [r7, #24]
 8012f72:	68bb      	ldr	r3, [r7, #8]
 8012f74:	61fb      	str	r3, [r7, #28]
 8012f76:	23a0      	movs	r3, #160	@ 0xa0
 8012f78:	843b      	strh	r3, [r7, #32]
 8012f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8012fa4 <rfalIsoDepStartRATS+0x88>)
 8012f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012f7e:	2300      	movs	r3, #0
 8012f80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012f82:	4b09      	ldr	r3, [pc, #36]	@ (8012fa8 <rfalIsoDepStartRATS+0x8c>)
 8012f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return rfalStartTransceive( &ctx );
 8012f86:	f107 0314 	add.w	r3, r7, #20
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	f7ef fb6a 	bl	8002664 <rfalStartTransceive>
 8012f90:	4603      	mov	r3, r0
}
 8012f92:	4618      	mov	r0, r3
 8012f94:	3730      	adds	r7, #48	@ 0x30
 8012f96:	46bd      	mov	sp, r7
 8012f98:	bd80      	pop	{r7, pc}
 8012f9a:	bf00      	nop
 8012f9c:	20002ed4 	.word	0x20002ed4
 8012fa0:	20002f20 	.word	0x20002f20
 8012fa4:	20002ef6 	.word	0x20002ef6
 8012fa8:	00046780 	.word	0x00046780

08012fac <rfalIsoDepGetRATSStatus>:


/*******************************************************************************/
static ReturnCode rfalIsoDepGetRATSStatus( void )
{
 8012fac:	b580      	push	{r7, lr}
 8012fae:	b082      	sub	sp, #8
 8012fb0:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    ret = rfalGetTransceiveStatus();
 8012fb2:	f7ef fdb3 	bl	8002b1c <rfalGetTransceiveStatus>
 8012fb6:	4603      	mov	r3, r0
 8012fb8:	80fb      	strh	r3, [r7, #6]
    if( ret == RFAL_ERR_NONE )
 8012fba:	88fb      	ldrh	r3, [r7, #6]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d12e      	bne.n	801301e <rfalIsoDepGetRATSStatus+0x72>
    {
        gIsoDep.rxBufLen = rfalConvBitsToBytes(gIsoDep.rxBufLen);
 8012fc0:	4b19      	ldr	r3, [pc, #100]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012fc2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012fc4:	3307      	adds	r3, #7
 8012fc6:	08db      	lsrs	r3, r3, #3
 8012fc8:	b29a      	uxth	r2, r3
 8012fca:	4b17      	ldr	r3, [pc, #92]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012fcc:	845a      	strh	r2, [r3, #34]	@ 0x22
        
        /* Check for valid ATS length  Digital 1.1  13.6.2.1 & 13.6.2.3 */
        if( (gIsoDep.rxBufLen < RFAL_ISODEP_ATS_MIN_LEN) || (gIsoDep.rxBufLen > RFAL_ISODEP_ATS_MAX_LEN) || ( gIsoDep.rxBuf[RFAL_ISODEP_ATS_TL_POS] != gIsoDep.rxBufLen) )
 8012fce:	4b16      	ldr	r3, [pc, #88]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012fd0:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d00b      	beq.n	8012fee <rfalIsoDepGetRATSStatus+0x42>
 8012fd6:	4b14      	ldr	r3, [pc, #80]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012fd8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012fda:	2b14      	cmp	r3, #20
 8012fdc:	d807      	bhi.n	8012fee <rfalIsoDepGetRATSStatus+0x42>
 8012fde:	4b12      	ldr	r3, [pc, #72]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012fe0:	69db      	ldr	r3, [r3, #28]
 8012fe2:	781b      	ldrb	r3, [r3, #0]
 8012fe4:	461a      	mov	r2, r3
 8012fe6:	4b10      	ldr	r3, [pc, #64]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012fe8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012fea:	429a      	cmp	r2, r3
 8012fec:	d001      	beq.n	8012ff2 <rfalIsoDepGetRATSStatus+0x46>
        {
            return RFAL_ERR_PROTO;
 8012fee:	230b      	movs	r3, #11
 8012ff0:	e016      	b.n	8013020 <rfalIsoDepGetRATSStatus+0x74>
        }
        
        /* Assign our FSx, in case the a Deselect is send without Transceive */
        gIsoDep.ourFsx = rfalIsoDepFSxI2FSx( (uint8_t) (gIsoDep.actv.ratsReq.PARAM >> RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) );
 8012ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8012ff4:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8012ff8:	091b      	lsrs	r3, r3, #4
 8012ffa:	b2db      	uxtb	r3, r3
 8012ffc:	4618      	mov	r0, r3
 8012ffe:	f7fe ff9f 	bl	8011f40 <rfalIsoDepFSxI2FSx>
 8013002:	4603      	mov	r3, r0
 8013004:	461a      	mov	r2, r3
 8013006:	4b08      	ldr	r3, [pc, #32]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8013008:	84da      	strh	r2, [r3, #38]	@ 0x26
        
        /* Check and assign if ATS length was requested (length also available on TL) */
        if( gIsoDep.rxLen8 != NULL )
 801300a:	4b07      	ldr	r3, [pc, #28]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 801300c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801300e:	2b00      	cmp	r3, #0
 8013010:	d005      	beq.n	801301e <rfalIsoDepGetRATSStatus+0x72>
        {
            *gIsoDep.rxLen8 = (uint8_t)gIsoDep.rxBufLen;
 8013012:	4b05      	ldr	r3, [pc, #20]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8013014:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8013016:	4b04      	ldr	r3, [pc, #16]	@ (8013028 <rfalIsoDepGetRATSStatus+0x7c>)
 8013018:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801301a:	b2d2      	uxtb	r2, r2
 801301c:	701a      	strb	r2, [r3, #0]
        }
    }
    
    return ret;
 801301e:	88fb      	ldrh	r3, [r7, #6]
}
 8013020:	4618      	mov	r0, r3
 8013022:	3708      	adds	r7, #8
 8013024:	46bd      	mov	sp, r7
 8013026:	bd80      	pop	{r7, pc}
 8013028:	20002ed4 	.word	0x20002ed4

0801302c <rfalIsoDepStartPPS>:
}


/*******************************************************************************/
static ReturnCode rfalIsoDepStartPPS( uint8_t DID, rfalBitRate DSI, rfalBitRate DRI, rfalIsoDepPpsRes *ppsRes )
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b08a      	sub	sp, #40	@ 0x28
 8013030:	af00      	add	r7, sp, #0
 8013032:	603b      	str	r3, [r7, #0]
 8013034:	4603      	mov	r3, r0
 8013036:	71fb      	strb	r3, [r7, #7]
 8013038:	460b      	mov	r3, r1
 801303a:	71bb      	strb	r3, [r7, #6]
 801303c:	4613      	mov	r3, r2
 801303e:	717b      	strb	r3, [r7, #5]
    rfalTransceiveContext ctx;
    
    if( (ppsRes == NULL) || (DSI > RFAL_BR_848) || (DRI > RFAL_BR_848) || (DID > RFAL_ISODEP_DID_MAX) )
 8013040:	683b      	ldr	r3, [r7, #0]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d008      	beq.n	8013058 <rfalIsoDepStartPPS+0x2c>
 8013046:	79bb      	ldrb	r3, [r7, #6]
 8013048:	2b03      	cmp	r3, #3
 801304a:	d805      	bhi.n	8013058 <rfalIsoDepStartPPS+0x2c>
 801304c:	797b      	ldrb	r3, [r7, #5]
 801304e:	2b03      	cmp	r3, #3
 8013050:	d802      	bhi.n	8013058 <rfalIsoDepStartPPS+0x2c>
 8013052:	79fb      	ldrb	r3, [r7, #7]
 8013054:	2b0e      	cmp	r3, #14
 8013056:	d901      	bls.n	801305c <rfalIsoDepStartPPS+0x30>
    {
        return RFAL_ERR_PARAM;
 8013058:	2307      	movs	r3, #7
 801305a:	e033      	b.n	80130c4 <rfalIsoDepStartPPS+0x98>
    }
        
    gIsoDep.rxBuf   = (uint8_t*) ppsRes;
 801305c:	4a1b      	ldr	r2, [pc, #108]	@ (80130cc <rfalIsoDepStartPPS+0xa0>)
 801305e:	683b      	ldr	r3, [r7, #0]
 8013060:	61d3      	str	r3, [r2, #28]
    
    /*******************************************************************************/
    /* Compose PPS Request */
    gIsoDep.actv.ppsReq.PPSS = (RFAL_ISODEP_PPS_SB | (DID & RFAL_ISODEP_PPS_SB_DID_MASK));
 8013062:	79fb      	ldrb	r3, [r7, #7]
 8013064:	f003 030f 	and.w	r3, r3, #15
 8013068:	b2db      	uxtb	r3, r3
 801306a:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 801306e:	b2da      	uxtb	r2, r3
 8013070:	4b16      	ldr	r3, [pc, #88]	@ (80130cc <rfalIsoDepStartPPS+0xa0>)
 8013072:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    gIsoDep.actv.ppsReq.PPS0 = RFAL_ISODEP_PPS_PPS0_PPS1_PRESENT;
 8013076:	4b15      	ldr	r3, [pc, #84]	@ (80130cc <rfalIsoDepStartPPS+0xa0>)
 8013078:	2211      	movs	r2, #17
 801307a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    gIsoDep.actv.ppsReq.PPS1 = (RFAL_ISODEP_PPS_PPS1 | ((((uint8_t)DSI<<RFAL_ISODEP_PPS_PPS1_DSI_SHIFT) | (uint8_t)DRI) & RFAL_ISODEP_PPS_PPS1_DXI_MASK)); 
 801307e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013082:	009b      	lsls	r3, r3, #2
 8013084:	b25a      	sxtb	r2, r3
 8013086:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801308a:	4313      	orrs	r3, r2
 801308c:	b25b      	sxtb	r3, r3
 801308e:	b2db      	uxtb	r3, r3
 8013090:	f003 030f 	and.w	r3, r3, #15
 8013094:	b2da      	uxtb	r2, r3
 8013096:	4b0d      	ldr	r3, [pc, #52]	@ (80130cc <rfalIsoDepStartPPS+0xa0>)
 8013098:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gIsoDep.actv.ppsReq, sizeof(rfalIsoDepPpsReq), (uint8_t*)ppsRes, sizeof(rfalIsoDepPpsRes), &gIsoDep.rxBufLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ISODEP_T4T_FWT_ACTIVATION );
 801309c:	4b0c      	ldr	r3, [pc, #48]	@ (80130d0 <rfalIsoDepStartPPS+0xa4>)
 801309e:	60fb      	str	r3, [r7, #12]
 80130a0:	2318      	movs	r3, #24
 80130a2:	823b      	strh	r3, [r7, #16]
 80130a4:	683b      	ldr	r3, [r7, #0]
 80130a6:	617b      	str	r3, [r7, #20]
 80130a8:	2308      	movs	r3, #8
 80130aa:	833b      	strh	r3, [r7, #24]
 80130ac:	4b09      	ldr	r3, [pc, #36]	@ (80130d4 <rfalIsoDepStartPPS+0xa8>)
 80130ae:	61fb      	str	r3, [r7, #28]
 80130b0:	2300      	movs	r3, #0
 80130b2:	623b      	str	r3, [r7, #32]
 80130b4:	4b08      	ldr	r3, [pc, #32]	@ (80130d8 <rfalIsoDepStartPPS+0xac>)
 80130b6:	627b      	str	r3, [r7, #36]	@ 0x24
    return rfalStartTransceive( &ctx );
 80130b8:	f107 030c 	add.w	r3, r7, #12
 80130bc:	4618      	mov	r0, r3
 80130be:	f7ef fad1 	bl	8002664 <rfalStartTransceive>
 80130c2:	4603      	mov	r3, r0
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3728      	adds	r7, #40	@ 0x28
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bd80      	pop	{r7, pc}
 80130cc:	20002ed4 	.word	0x20002ed4
 80130d0:	20002f20 	.word	0x20002f20
 80130d4:	20002ef6 	.word	0x20002ef6
 80130d8:	00046780 	.word	0x00046780

080130dc <rfalIsoDepGetPPSSTatus>:


/*******************************************************************************/
static ReturnCode rfalIsoDepGetPPSSTatus( void )
{
 80130dc:	b580      	push	{r7, lr}
 80130de:	b082      	sub	sp, #8
 80130e0:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    ret = rfalGetTransceiveStatus();
 80130e2:	f7ef fd1b 	bl	8002b1c <rfalGetTransceiveStatus>
 80130e6:	4603      	mov	r3, r0
 80130e8:	80fb      	strh	r3, [r7, #6]
    if( ret == RFAL_ERR_NONE )
 80130ea:	88fb      	ldrh	r3, [r7, #6]
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d114      	bne.n	801311a <rfalIsoDepGetPPSSTatus+0x3e>
    {
        gIsoDep.rxBufLen = rfalConvBitsToBytes(gIsoDep.rxBufLen);
 80130f0:	4b0c      	ldr	r3, [pc, #48]	@ (8013124 <rfalIsoDepGetPPSSTatus+0x48>)
 80130f2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80130f4:	3307      	adds	r3, #7
 80130f6:	08db      	lsrs	r3, r3, #3
 80130f8:	b29a      	uxth	r2, r3
 80130fa:	4b0a      	ldr	r3, [pc, #40]	@ (8013124 <rfalIsoDepGetPPSSTatus+0x48>)
 80130fc:	845a      	strh	r2, [r3, #34]	@ 0x22
        
        /* Check for valid PPS Response   */
        if( (gIsoDep.rxBufLen != RFAL_ISODEP_PPS_RES_LEN) || (*gIsoDep.rxBuf != gIsoDep.actv.ppsReq.PPSS) ) 
 80130fe:	4b09      	ldr	r3, [pc, #36]	@ (8013124 <rfalIsoDepGetPPSSTatus+0x48>)
 8013100:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8013102:	2b01      	cmp	r3, #1
 8013104:	d107      	bne.n	8013116 <rfalIsoDepGetPPSSTatus+0x3a>
 8013106:	4b07      	ldr	r3, [pc, #28]	@ (8013124 <rfalIsoDepGetPPSSTatus+0x48>)
 8013108:	69db      	ldr	r3, [r3, #28]
 801310a:	781a      	ldrb	r2, [r3, #0]
 801310c:	4b05      	ldr	r3, [pc, #20]	@ (8013124 <rfalIsoDepGetPPSSTatus+0x48>)
 801310e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8013112:	429a      	cmp	r2, r3
 8013114:	d001      	beq.n	801311a <rfalIsoDepGetPPSSTatus+0x3e>
        {
            return RFAL_ERR_PROTO;
 8013116:	230b      	movs	r3, #11
 8013118:	e000      	b.n	801311c <rfalIsoDepGetPPSSTatus+0x40>
        }
    }
    return ret;
 801311a:	88fb      	ldrh	r3, [r7, #6]
}
 801311c:	4618      	mov	r0, r3
 801311e:	3708      	adds	r7, #8
 8013120:	46bd      	mov	sp, r7
 8013122:	bd80      	pop	{r7, pc}
 8013124:	20002ed4 	.word	0x20002ed4

08013128 <rfalIsoDepStartATTRIB>:


#if RFAL_FEATURE_NFCB

static ReturnCode rfalIsoDepStartATTRIB( const uint8_t* nfcid0, uint8_t PARAM1, rfalBitRate DSI, rfalBitRate DRI, rfalIsoDepFSxI FSDI, uint8_t PARAM3, uint8_t DID, const uint8_t* HLInfo, uint8_t HLInfoLen, uint32_t fwt, rfalIsoDepAttribRes *attribRes, uint8_t *attribResLen )
{
 8013128:	b580      	push	{r7, lr}
 801312a:	b08a      	sub	sp, #40	@ 0x28
 801312c:	af00      	add	r7, sp, #0
 801312e:	6078      	str	r0, [r7, #4]
 8013130:	4608      	mov	r0, r1
 8013132:	4611      	mov	r1, r2
 8013134:	461a      	mov	r2, r3
 8013136:	4603      	mov	r3, r0
 8013138:	70fb      	strb	r3, [r7, #3]
 801313a:	460b      	mov	r3, r1
 801313c:	70bb      	strb	r3, [r7, #2]
 801313e:	4613      	mov	r3, r2
 8013140:	707b      	strb	r3, [r7, #1]
    rfalTransceiveContext ctx;
    
    if( (attribRes == NULL) || (attribResLen == NULL) || (DSI > RFAL_BR_848) || (DRI > RFAL_BR_848) || (DID > RFAL_ISODEP_DID_MAX) )
 8013142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013144:	2b00      	cmp	r3, #0
 8013146:	d00c      	beq.n	8013162 <rfalIsoDepStartATTRIB+0x3a>
 8013148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801314a:	2b00      	cmp	r3, #0
 801314c:	d009      	beq.n	8013162 <rfalIsoDepStartATTRIB+0x3a>
 801314e:	78bb      	ldrb	r3, [r7, #2]
 8013150:	2b03      	cmp	r3, #3
 8013152:	d806      	bhi.n	8013162 <rfalIsoDepStartATTRIB+0x3a>
 8013154:	787b      	ldrb	r3, [r7, #1]
 8013156:	2b03      	cmp	r3, #3
 8013158:	d803      	bhi.n	8013162 <rfalIsoDepStartATTRIB+0x3a>
 801315a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 801315e:	2b0e      	cmp	r3, #14
 8013160:	d901      	bls.n	8013166 <rfalIsoDepStartATTRIB+0x3e>
    {
        return RFAL_ERR_NONE;
 8013162:	2300      	movs	r3, #0
 8013164:	e071      	b.n	801324a <rfalIsoDepStartATTRIB+0x122>
    }
    
    gIsoDep.rxBuf   = (uint8_t*)  attribRes;
 8013166:	4a3b      	ldr	r2, [pc, #236]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 8013168:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801316a:	61d3      	str	r3, [r2, #28]
    gIsoDep.rxLen8  = attribResLen;
 801316c:	4a39      	ldr	r2, [pc, #228]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 801316e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013170:	6793      	str	r3, [r2, #120]	@ 0x78
    gIsoDep.did     = DID;
 8013172:	4a38      	ldr	r2, [pc, #224]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 8013174:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8013178:	70d3      	strb	r3, [r2, #3]
    
    /*******************************************************************************/
    /* Compose ATTRIB command */
    gIsoDep.actv.attribReq.cmd          = RFAL_ISODEP_CMD_ATTRIB;
 801317a:	4b36      	ldr	r3, [pc, #216]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 801317c:	221d      	movs	r2, #29
 801317e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    gIsoDep.actv.attribReq.Param.PARAM1 = PARAM1;
 8013182:	4a34      	ldr	r2, [pc, #208]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 8013184:	78fb      	ldrb	r3, [r7, #3]
 8013186:	f882 3051 	strb.w	r3, [r2, #81]	@ 0x51
    gIsoDep.actv.attribReq.Param.PARAM2 = ( ((((uint8_t)DSI<<RFAL_ISODEP_ATTRIB_PARAM2_DSI_SHIFT) | ((uint8_t)DRI<<RFAL_ISODEP_ATTRIB_PARAM2_DRI_SHIFT)) & RFAL_ISODEP_ATTRIB_PARAM2_DXI_MASK) | ((uint8_t)FSDI & RFAL_ISODEP_ATTRIB_PARAM2_FSDI_MASK) );
 801318a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801318e:	019b      	lsls	r3, r3, #6
 8013190:	b25a      	sxtb	r2, r3
 8013192:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8013196:	011b      	lsls	r3, r3, #4
 8013198:	b25b      	sxtb	r3, r3
 801319a:	4313      	orrs	r3, r2
 801319c:	b25b      	sxtb	r3, r3
 801319e:	b2db      	uxtb	r3, r3
 80131a0:	f023 030f 	bic.w	r3, r3, #15
 80131a4:	b2da      	uxtb	r2, r3
 80131a6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80131aa:	f003 030f 	and.w	r3, r3, #15
 80131ae:	b2db      	uxtb	r3, r3
 80131b0:	4313      	orrs	r3, r2
 80131b2:	b2da      	uxtb	r2, r3
 80131b4:	4b27      	ldr	r3, [pc, #156]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 80131b6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    gIsoDep.actv.attribReq.Param.PARAM3 = PARAM3;
 80131ba:	4a26      	ldr	r2, [pc, #152]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 80131bc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80131c0:	f882 3053 	strb.w	r3, [r2, #83]	@ 0x53
    gIsoDep.actv.attribReq.Param.PARAM4 = (DID & RFAL_ISODEP_ATTRIB_PARAM4_DID_MASK);
 80131c4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80131c8:	f003 030f 	and.w	r3, r3, #15
 80131cc:	b2da      	uxtb	r2, r3
 80131ce:	4b21      	ldr	r3, [pc, #132]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 80131d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    RFAL_MEMCPY(gIsoDep.actv.attribReq.nfcid0, nfcid0, RFAL_NFCB_NFCID0_LEN);
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	461a      	mov	r2, r3
 80131da:	4b1e      	ldr	r3, [pc, #120]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 80131dc:	f8c3 204d 	str.w	r2, [r3, #77]	@ 0x4d
    
     /* Append the Higher layer Info if provided */
    if( (HLInfo != NULL) && (HLInfoLen > 0U) )
 80131e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d00e      	beq.n	8013204 <rfalIsoDepStartATTRIB+0xdc>
 80131e6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d00a      	beq.n	8013204 <rfalIsoDepStartATTRIB+0xdc>
    {
        RFAL_MEMCPY(gIsoDep.actv.attribReq.HLInfo, HLInfo, RFAL_MIN(HLInfoLen, RFAL_ISODEP_ATTRIB_HLINFO_LEN) );
 80131ee:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80131f2:	2b20      	cmp	r3, #32
 80131f4:	bf28      	it	cs
 80131f6:	2320      	movcs	r3, #32
 80131f8:	b2db      	uxtb	r3, r3
 80131fa:	461a      	mov	r2, r3
 80131fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80131fe:	4816      	ldr	r0, [pc, #88]	@ (8013258 <rfalIsoDepStartATTRIB+0x130>)
 8013200:	f009 f954 	bl	801c4ac <memcpy>
    }
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gIsoDep.actv.attribReq, (uint16_t)(RFAL_ISODEP_ATTRIB_HDR_LEN + RFAL_MIN((uint16_t)HLInfoLen, RFAL_ISODEP_ATTRIB_HLINFO_LEN)), (uint8_t*)gIsoDep.rxBuf, sizeof(rfalIsoDepAttribRes), &gIsoDep.rxBufLen, RFAL_TXRX_FLAGS_DEFAULT, fwt );
 8013204:	4b15      	ldr	r3, [pc, #84]	@ (801325c <rfalIsoDepStartATTRIB+0x134>)
 8013206:	60fb      	str	r3, [r7, #12]
 8013208:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801320c:	2b1f      	cmp	r3, #31
 801320e:	d807      	bhi.n	8013220 <rfalIsoDepStartATTRIB+0xf8>
 8013210:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8013214:	b29b      	uxth	r3, r3
 8013216:	3309      	adds	r3, #9
 8013218:	b29b      	uxth	r3, r3
 801321a:	00db      	lsls	r3, r3, #3
 801321c:	b29b      	uxth	r3, r3
 801321e:	e001      	b.n	8013224 <rfalIsoDepStartATTRIB+0xfc>
 8013220:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 8013224:	823b      	strh	r3, [r7, #16]
 8013226:	4b0b      	ldr	r3, [pc, #44]	@ (8013254 <rfalIsoDepStartATTRIB+0x12c>)
 8013228:	69db      	ldr	r3, [r3, #28]
 801322a:	617b      	str	r3, [r7, #20]
 801322c:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8013230:	833b      	strh	r3, [r7, #24]
 8013232:	4b0b      	ldr	r3, [pc, #44]	@ (8013260 <rfalIsoDepStartATTRIB+0x138>)
 8013234:	61fb      	str	r3, [r7, #28]
 8013236:	2300      	movs	r3, #0
 8013238:	623b      	str	r3, [r7, #32]
 801323a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801323c:	627b      	str	r3, [r7, #36]	@ 0x24
    return rfalStartTransceive( &ctx );
 801323e:	f107 030c 	add.w	r3, r7, #12
 8013242:	4618      	mov	r0, r3
 8013244:	f7ef fa0e 	bl	8002664 <rfalStartTransceive>
 8013248:	4603      	mov	r3, r0
}
 801324a:	4618      	mov	r0, r3
 801324c:	3728      	adds	r7, #40	@ 0x28
 801324e:	46bd      	mov	sp, r7
 8013250:	bd80      	pop	{r7, pc}
 8013252:	bf00      	nop
 8013254:	20002ed4 	.word	0x20002ed4
 8013258:	20002f29 	.word	0x20002f29
 801325c:	20002f20 	.word	0x20002f20
 8013260:	20002ef6 	.word	0x20002ef6

08013264 <rfalIsoDepGetATTRIBStatus>:


/*******************************************************************************/
static ReturnCode rfalIsoDepGetATTRIBStatus( void )
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b082      	sub	sp, #8
 8013268:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    ret = rfalGetTransceiveStatus();
 801326a:	f7ef fc57 	bl	8002b1c <rfalGetTransceiveStatus>
 801326e:	4603      	mov	r3, r0
 8013270:	80fb      	strh	r3, [r7, #6]
    if( ret == RFAL_ERR_NONE )
 8013272:	88fb      	ldrh	r3, [r7, #6]
 8013274:	2b00      	cmp	r3, #0
 8013276:	d12c      	bne.n	80132d2 <rfalIsoDepGetATTRIBStatus+0x6e>
    {
        gIsoDep.rxBufLen = rfalConvBitsToBytes(gIsoDep.rxBufLen);
 8013278:	4b18      	ldr	r3, [pc, #96]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 801327a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801327c:	3307      	adds	r3, #7
 801327e:	08db      	lsrs	r3, r3, #3
 8013280:	b29a      	uxth	r2, r3
 8013282:	4b16      	ldr	r3, [pc, #88]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 8013284:	845a      	strh	r2, [r3, #34]	@ 0x22
        
        /* Check a for valid ATTRIB Response   Digital 1.1  15.6.2.1 */
        if( (gIsoDep.rxBufLen < RFAL_ISODEP_ATTRIB_RES_HDR_LEN) || ((gIsoDep.rxBuf[RFAL_ISODEP_ATTRIB_RES_MBLIDID_POS] & RFAL_ISODEP_ATTRIB_RES_DID_MASK) != gIsoDep.did) )
 8013286:	4b15      	ldr	r3, [pc, #84]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 8013288:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801328a:	2b00      	cmp	r3, #0
 801328c:	d008      	beq.n	80132a0 <rfalIsoDepGetATTRIBStatus+0x3c>
 801328e:	4b13      	ldr	r3, [pc, #76]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 8013290:	69db      	ldr	r3, [r3, #28]
 8013292:	781b      	ldrb	r3, [r3, #0]
 8013294:	f003 030f 	and.w	r3, r3, #15
 8013298:	4a10      	ldr	r2, [pc, #64]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 801329a:	78d2      	ldrb	r2, [r2, #3]
 801329c:	4293      	cmp	r3, r2
 801329e:	d001      	beq.n	80132a4 <rfalIsoDepGetATTRIBStatus+0x40>
        {
           return RFAL_ERR_PROTO;
 80132a0:	230b      	movs	r3, #11
 80132a2:	e017      	b.n	80132d4 <rfalIsoDepGetATTRIBStatus+0x70>
        }
        
        if( gIsoDep.rxLen8 != NULL )
 80132a4:	4b0d      	ldr	r3, [pc, #52]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 80132a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d005      	beq.n	80132b8 <rfalIsoDepGetATTRIBStatus+0x54>
        {
            *gIsoDep.rxLen8 = (uint8_t)gIsoDep.rxBufLen;
 80132ac:	4b0b      	ldr	r3, [pc, #44]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 80132ae:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 80132b0:	4b0a      	ldr	r3, [pc, #40]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 80132b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80132b4:	b2d2      	uxtb	r2, r2
 80132b6:	701a      	strb	r2, [r3, #0]
        }
        
        gIsoDep.ourFsx = rfalIsoDepFSxI2FSx( (uint8_t)(gIsoDep.actv.attribReq.Param.PARAM2 & RFAL_ISODEP_ATTRIB_PARAM2_FSDI_MASK) );
 80132b8:	4b08      	ldr	r3, [pc, #32]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 80132ba:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80132be:	f003 030f 	and.w	r3, r3, #15
 80132c2:	b2db      	uxtb	r3, r3
 80132c4:	4618      	mov	r0, r3
 80132c6:	f7fe fe3b 	bl	8011f40 <rfalIsoDepFSxI2FSx>
 80132ca:	4603      	mov	r3, r0
 80132cc:	461a      	mov	r2, r3
 80132ce:	4b03      	ldr	r3, [pc, #12]	@ (80132dc <rfalIsoDepGetATTRIBStatus+0x78>)
 80132d0:	84da      	strh	r2, [r3, #38]	@ 0x26
    }
   
   return ret;
 80132d2:	88fb      	ldrh	r3, [r7, #6]
}
 80132d4:	4618      	mov	r0, r3
 80132d6:	3708      	adds	r7, #8
 80132d8:	46bd      	mov	sp, r7
 80132da:	bd80      	pop	{r7, pc}
 80132dc:	20002ed4 	.word	0x20002ed4

080132e0 <rfalIsoDepPollAStartActivation>:
}


/*******************************************************************************/
ReturnCode rfalIsoDepPollAStartActivation( rfalIsoDepFSxI FSDI, uint8_t DID, rfalBitRate maxBR, rfalIsoDepDevice *rfalIsoDepDev )
{
 80132e0:	b580      	push	{r7, lr}
 80132e2:	b084      	sub	sp, #16
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	603b      	str	r3, [r7, #0]
 80132e8:	4603      	mov	r3, r0
 80132ea:	71fb      	strb	r3, [r7, #7]
 80132ec:	460b      	mov	r3, r1
 80132ee:	71bb      	strb	r3, [r7, #6]
 80132f0:	4613      	mov	r3, r2
 80132f2:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    
    if( rfalIsoDepDev == NULL )
 80132f4:	683b      	ldr	r3, [r7, #0]
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d101      	bne.n	80132fe <rfalIsoDepPollAStartActivation+0x1e>
    {
        return RFAL_ERR_PARAM;
 80132fa:	2307      	movs	r3, #7
 80132fc:	e020      	b.n	8013340 <rfalIsoDepPollAStartActivation+0x60>
    }
    
    /* Enable EMD suppresssion|handling according to  Digital 2.1  4.1.1.1 ; EMVCo 3.0  4.9.2 ; ISO 14443-3  8.3 */
    rfalSetErrorHandling( RFAL_ERRORHANDLING_EMD );
 80132fe:	2001      	movs	r0, #1
 8013300:	f7ef f88c 	bl	800241c <rfalSetErrorHandling>
    
    /* Start RATS Transceive */
    RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartRATS( FSDI, DID, &rfalIsoDepDev->activation.A.Listener.ATS, &rfalIsoDepDev->activation.A.Listener.ATSLen ) );
 8013304:	683a      	ldr	r2, [r7, #0]
 8013306:	683b      	ldr	r3, [r7, #0]
 8013308:	3314      	adds	r3, #20
 801330a:	79b9      	ldrb	r1, [r7, #6]
 801330c:	79f8      	ldrb	r0, [r7, #7]
 801330e:	f7ff fe05 	bl	8012f1c <rfalIsoDepStartRATS>
 8013312:	4603      	mov	r3, r0
 8013314:	81fb      	strh	r3, [r7, #14]
 8013316:	89fb      	ldrh	r3, [r7, #14]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d001      	beq.n	8013320 <rfalIsoDepPollAStartActivation+0x40>
 801331c:	89fb      	ldrh	r3, [r7, #14]
 801331e:	e00f      	b.n	8013340 <rfalIsoDepPollAStartActivation+0x60>
    
    rfalIsoDepDev->info.DSI = maxBR;
 8013320:	683b      	ldr	r3, [r7, #0]
 8013322:	797a      	ldrb	r2, [r7, #5]
 8013324:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    gIsoDep.actvDev     = rfalIsoDepDev;
 8013328:	4a07      	ldr	r2, [pc, #28]	@ (8013348 <rfalIsoDepPollAStartActivation+0x68>)
 801332a:	683b      	ldr	r3, [r7, #0]
 801332c:	67d3      	str	r3, [r2, #124]	@ 0x7c
    gIsoDep.cntRRetrys  = gIsoDep.maxRetriesRATS;
 801332e:	4b06      	ldr	r3, [pc, #24]	@ (8013348 <rfalIsoDepPollAStartActivation+0x68>)
 8013330:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8013334:	4b04      	ldr	r3, [pc, #16]	@ (8013348 <rfalIsoDepPollAStartActivation+0x68>)
 8013336:	719a      	strb	r2, [r3, #6]
    gIsoDep.state       = ISODEP_ST_PCD_ACT_RATS;
 8013338:	4b03      	ldr	r3, [pc, #12]	@ (8013348 <rfalIsoDepPollAStartActivation+0x68>)
 801333a:	220a      	movs	r2, #10
 801333c:	701a      	strb	r2, [r3, #0]
    
    return ret;
 801333e:	89fb      	ldrh	r3, [r7, #14]
}
 8013340:	4618      	mov	r0, r3
 8013342:	3710      	adds	r7, #16
 8013344:	46bd      	mov	sp, r7
 8013346:	bd80      	pop	{r7, pc}
 8013348:	20002ed4 	.word	0x20002ed4

0801334c <rfalIsoDepPollAGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepPollAGetActivationStatus( void )
{
 801334c:	b590      	push	{r4, r7, lr}
 801334e:	b083      	sub	sp, #12
 8013350:	af00      	add	r7, sp, #0
    ReturnCode  ret;
    uint8_t     msgIt;
    rfalBitRate maxBR;

    switch( gIsoDep.state )
 8013352:	4b2f      	ldr	r3, [pc, #188]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 8013354:	781b      	ldrb	r3, [r3, #0]
 8013356:	2b0b      	cmp	r3, #11
 8013358:	f000 8184 	beq.w	8013664 <rfalIsoDepPollAGetActivationStatus+0x318>
 801335c:	2b0b      	cmp	r3, #11
 801335e:	f300 81b4 	bgt.w	80136ca <rfalIsoDepPollAGetActivationStatus+0x37e>
 8013362:	2b03      	cmp	r3, #3
 8013364:	f000 81a7 	beq.w	80136b6 <rfalIsoDepPollAGetActivationStatus+0x36a>
 8013368:	2b0a      	cmp	r3, #10
 801336a:	f040 81ae 	bne.w	80136ca <rfalIsoDepPollAGetActivationStatus+0x37e>
    {
        /*******************************************************************************/
        case ISODEP_ST_PCD_ACT_RATS:
            
            ret = rfalIsoDepGetRATSStatus();
 801336e:	f7ff fe1d 	bl	8012fac <rfalIsoDepGetRATSStatus>
 8013372:	4603      	mov	r3, r0
 8013374:	80fb      	strh	r3, [r7, #6]
            if( ret != RFAL_ERR_BUSY )
 8013376:	88fb      	ldrh	r3, [r7, #6]
 8013378:	2b02      	cmp	r3, #2
 801337a:	f000 81a9 	beq.w	80136d0 <rfalIsoDepPollAGetActivationStatus+0x384>
            {
                if( ret != RFAL_ERR_NONE )
 801337e:	88fb      	ldrh	r3, [r7, #6]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d047      	beq.n	8013414 <rfalIsoDepPollAGetActivationStatus+0xc8>
                {
                    /* EMVCo 2.6  9.6.1.1 & 9.6.1.2  If a timeout error is detected retransmit, on transmission error abort */
                    if( (gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV) && (ret != RFAL_ERR_TIMEOUT) )
 8013384:	4b22      	ldr	r3, [pc, #136]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 8013386:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801338a:	2b01      	cmp	r3, #1
 801338c:	d103      	bne.n	8013396 <rfalIsoDepPollAGetActivationStatus+0x4a>
 801338e:	88fb      	ldrh	r3, [r7, #6]
 8013390:	2b04      	cmp	r3, #4
 8013392:	f040 819f 	bne.w	80136d4 <rfalIsoDepPollAGetActivationStatus+0x388>
                    {
                        break;
                    }
                    
                    if( gIsoDep.cntRRetrys != 0U )
 8013396:	4b1e      	ldr	r3, [pc, #120]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 8013398:	799b      	ldrb	r3, [r3, #6]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d026      	beq.n	80133ec <rfalIsoDepPollAGetActivationStatus+0xa0>
                    {
                        /* Ensure FDT before retransmission (reuse RFAL GT timer) */
                        rfalSetGT( rfalGetFDTPoll() );
 801339e:	f7ef f873 	bl	8002488 <rfalGetFDTPoll>
 80133a2:	4603      	mov	r3, r0
 80133a4:	4618      	mov	r0, r3
 80133a6:	f7ef f88f 	bl	80024c8 <rfalSetGT>
                        rfalFieldOnAndStartGT();
 80133aa:	f7ef f8bb 	bl	8002524 <rfalFieldOnAndStartGT>
                        
                        /* Send RATS retransmission */  /* PRQA S 4342 1 # MISRA 10.5 - Layout of enum rfalIsoDepFSxI is guaranteed whithin 4bit range */
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartRATS( (rfalIsoDepFSxI)(uint8_t)(gIsoDep.actv.ratsReq.PARAM >> RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT), 
 80133ae:	4b18      	ldr	r3, [pc, #96]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133b0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80133b4:	091b      	lsrs	r3, r3, #4
 80133b6:	b2d8      	uxtb	r0, r3
 80133b8:	4b15      	ldr	r3, [pc, #84]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133ba:	78d9      	ldrb	r1, [r3, #3]
 80133bc:	4b14      	ldr	r3, [pc, #80]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80133c0:	461a      	mov	r2, r3
 80133c2:	4b13      	ldr	r3, [pc, #76]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80133c6:	3314      	adds	r3, #20
 80133c8:	f7ff fda8 	bl	8012f1c <rfalIsoDepStartRATS>
 80133cc:	4603      	mov	r3, r0
 80133ce:	80fb      	strh	r3, [r7, #6]
 80133d0:	88fb      	ldrh	r3, [r7, #6]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d001      	beq.n	80133da <rfalIsoDepPollAGetActivationStatus+0x8e>
 80133d6:	88fb      	ldrh	r3, [r7, #6]
 80133d8:	e182      	b.n	80136e0 <rfalIsoDepPollAGetActivationStatus+0x394>
                                                                                gIsoDep.did,
                                                                                &gIsoDep.actvDev->activation.A.Listener.ATS, 
                                                                                &gIsoDep.actvDev->activation.A.Listener.ATSLen ) );
                        gIsoDep.cntRRetrys--;
 80133da:	4b0d      	ldr	r3, [pc, #52]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133dc:	799b      	ldrb	r3, [r3, #6]
 80133de:	3b01      	subs	r3, #1
 80133e0:	b2da      	uxtb	r2, r3
 80133e2:	4b0b      	ldr	r3, [pc, #44]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133e4:	719a      	strb	r2, [r3, #6]
                        ret = RFAL_ERR_BUSY;
 80133e6:	2302      	movs	r3, #2
 80133e8:	80fb      	strh	r3, [r7, #6]
                    }
                    
                    return RFAL_ERR_NONE;
                }
            }
            break;
 80133ea:	e171      	b.n	80136d0 <rfalIsoDepPollAGetActivationStatus+0x384>
                    else if( gIsoDep.compMode == RFAL_COMPLIANCE_MODE_ISO )
 80133ec:	4b08      	ldr	r3, [pc, #32]	@ (8013410 <rfalIsoDepPollAGetActivationStatus+0xc4>)
 80133ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80133f2:	2b02      	cmp	r3, #2
 80133f4:	f040 816c 	bne.w	80136d0 <rfalIsoDepPollAGetActivationStatus+0x384>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartDeselect() );
 80133f8:	f7fe fd48 	bl	8011e8c <rfalIsoDepStartDeselect>
 80133fc:	4603      	mov	r3, r0
 80133fe:	80fb      	strh	r3, [r7, #6]
 8013400:	88fb      	ldrh	r3, [r7, #6]
 8013402:	2b00      	cmp	r3, #0
 8013404:	d001      	beq.n	801340a <rfalIsoDepPollAGetActivationStatus+0xbe>
 8013406:	88fb      	ldrh	r3, [r7, #6]
 8013408:	e16a      	b.n	80136e0 <rfalIsoDepPollAGetActivationStatus+0x394>
                        return RFAL_ERR_BUSY;
 801340a:	2302      	movs	r3, #2
 801340c:	e168      	b.n	80136e0 <rfalIsoDepPollAGetActivationStatus+0x394>
 801340e:	bf00      	nop
 8013410:	20002ed4 	.word	0x20002ed4
                    maxBR = gIsoDep.actvDev->info.DSI;             /* Retrieve requested max bitrate */
 8013414:	4b9f      	ldr	r3, [pc, #636]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013416:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013418:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801341c:	713b      	strb	r3, [r7, #4]
                    gIsoDep.actvDev->info.FWI  = RFAL_ISODEP_FWI_DEFAULT; /* Default value   EMVCo 2.6  5.7.2.6  */
 801341e:	4b9d      	ldr	r3, [pc, #628]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013420:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013422:	2204      	movs	r2, #4
 8013424:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    gIsoDep.actvDev->info.SFGI = 0U;
 8013428:	4b9a      	ldr	r3, [pc, #616]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801342a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801342c:	2200      	movs	r2, #0
 801342e:	639a      	str	r2, [r3, #56]	@ 0x38
                    gIsoDep.actvDev->info.MBL  = 0U;
 8013430:	4b98      	ldr	r3, [pc, #608]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013432:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013434:	2200      	movs	r2, #0
 8013436:	645a      	str	r2, [r3, #68]	@ 0x44
                    gIsoDep.actvDev->info.DSI  = RFAL_BR_106;
 8013438:	4b96      	ldr	r3, [pc, #600]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801343a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801343c:	2200      	movs	r2, #0
 801343e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                    gIsoDep.actvDev->info.DRI  = RFAL_BR_106;
 8013442:	4b94      	ldr	r3, [pc, #592]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013444:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013446:	2200      	movs	r2, #0
 8013448:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
                    gIsoDep.actvDev->info.FSxI = (uint8_t)RFAL_ISODEP_FSXI_32;     /* FSC default value is 32 bytes  ISO14443-A  5.2.3 */
 801344c:	4b91      	ldr	r3, [pc, #580]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801344e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013450:	2202      	movs	r2, #2
 8013452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                    if( gIsoDep.actvDev->activation.A.Listener.ATS.TL > RFAL_ISODEP_ATS_MIN_LEN )
 8013456:	4b8f      	ldr	r3, [pc, #572]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013458:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801345a:	781b      	ldrb	r3, [r3, #0]
 801345c:	2b01      	cmp	r3, #1
 801345e:	f240 808c 	bls.w	801357a <rfalIsoDepPollAGetActivationStatus+0x22e>
                        msgIt = RFAL_ISODEP_ATS_MIN_LEN;
 8013462:	2301      	movs	r3, #1
 8013464:	717b      	strb	r3, [r7, #5]
                        gIsoDep.actvDev->info.FSxI = (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_FSCI_MASK);
 8013466:	4b8b      	ldr	r3, [pc, #556]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013468:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801346a:	785a      	ldrb	r2, [r3, #1]
 801346c:	4b89      	ldr	r3, [pc, #548]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801346e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013470:	f002 020f 	and.w	r2, r2, #15
 8013474:	b2d2      	uxtb	r2, r2
 8013476:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                        msgIt++; 
 801347a:	797b      	ldrb	r3, [r7, #5]
 801347c:	3301      	adds	r3, #1
 801347e:	717b      	strb	r3, [r7, #5]
                        if( (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_TA_PRESENCE_MASK) != 0U )
 8013480:	4b84      	ldr	r3, [pc, #528]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013482:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013484:	785b      	ldrb	r3, [r3, #1]
 8013486:	f003 0310 	and.w	r3, r3, #16
 801348a:	2b00      	cmp	r3, #0
 801348c:	d011      	beq.n	80134b2 <rfalIsoDepPollAGetActivationStatus+0x166>
                            rfalIsoDepCalcBitRate( maxBR, ((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt++], &gIsoDep.actvDev->info.DSI, &gIsoDep.actvDev->info.DRI );
 801348e:	4b81      	ldr	r3, [pc, #516]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013490:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013492:	461a      	mov	r2, r3
 8013494:	797b      	ldrb	r3, [r7, #5]
 8013496:	1c59      	adds	r1, r3, #1
 8013498:	7179      	strb	r1, [r7, #5]
 801349a:	4413      	add	r3, r2
 801349c:	7819      	ldrb	r1, [r3, #0]
 801349e:	4b7d      	ldr	r3, [pc, #500]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134a2:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80134a6:	4b7b      	ldr	r3, [pc, #492]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134aa:	3349      	adds	r3, #73	@ 0x49
 80134ac:	7938      	ldrb	r0, [r7, #4]
 80134ae:	f000 fa57 	bl	8013960 <rfalIsoDepCalcBitRate>
                        if( (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_TB_PRESENCE_MASK) != 0U )
 80134b2:	4b78      	ldr	r3, [pc, #480]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134b6:	785b      	ldrb	r3, [r3, #1]
 80134b8:	f003 0320 	and.w	r3, r3, #32
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d01e      	beq.n	80134fe <rfalIsoDepPollAGetActivationStatus+0x1b2>
                            gIsoDep.actvDev->info.SFGI  = ((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt++];
 80134c0:	4b74      	ldr	r3, [pc, #464]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134c4:	461a      	mov	r2, r3
 80134c6:	797b      	ldrb	r3, [r7, #5]
 80134c8:	1c59      	adds	r1, r3, #1
 80134ca:	7179      	strb	r1, [r7, #5]
 80134cc:	4413      	add	r3, r2
 80134ce:	781a      	ldrb	r2, [r3, #0]
 80134d0:	4b70      	ldr	r3, [pc, #448]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134d4:	639a      	str	r2, [r3, #56]	@ 0x38
                            gIsoDep.actvDev->info.FWI   = (uint8_t)((gIsoDep.actvDev->info.SFGI >> RFAL_ISODEP_ATS_TB_FWI_SHIFT) & RFAL_ISODEP_ATS_FWI_MASK);
 80134d6:	4b6f      	ldr	r3, [pc, #444]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134dc:	091b      	lsrs	r3, r3, #4
 80134de:	b2da      	uxtb	r2, r3
 80134e0:	4b6c      	ldr	r3, [pc, #432]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134e4:	f002 020f 	and.w	r2, r2, #15
 80134e8:	b2d2      	uxtb	r2, r2
 80134ea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                            gIsoDep.actvDev->info.SFGI &= RFAL_ISODEP_ATS_TB_SFGI_MASK;
 80134ee:	4b69      	ldr	r3, [pc, #420]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80134f4:	4b67      	ldr	r3, [pc, #412]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80134f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134f8:	f002 020f 	and.w	r2, r2, #15
 80134fc:	639a      	str	r2, [r3, #56]	@ 0x38
                        if( (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_TC_PRESENCE_MASK) != 0U )
 80134fe:	4b65      	ldr	r3, [pc, #404]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013502:	785b      	ldrb	r3, [r3, #1]
 8013504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013508:	2b00      	cmp	r3, #0
 801350a:	d036      	beq.n	801357a <rfalIsoDepPollAGetActivationStatus+0x22e>
                            gIsoDep.actvDev->info.supAdFt = (((((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt]   & RFAL_ISODEP_ATS_TC_ADV_FEAT) != 0U)  ? true : false);
 801350c:	4b61      	ldr	r3, [pc, #388]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801350e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013510:	461a      	mov	r2, r3
 8013512:	797b      	ldrb	r3, [r7, #5]
 8013514:	4413      	add	r3, r2
 8013516:	781b      	ldrb	r3, [r3, #0]
 8013518:	091b      	lsrs	r3, r3, #4
 801351a:	f003 0201 	and.w	r2, r3, #1
 801351e:	4b5d      	ldr	r3, [pc, #372]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013520:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013522:	2a00      	cmp	r2, #0
 8013524:	bf14      	ite	ne
 8013526:	2201      	movne	r2, #1
 8013528:	2200      	moveq	r2, #0
 801352a:	b2d2      	uxtb	r2, r2
 801352c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
                            gIsoDep.actvDev->info.supDID  = (((((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt]   & RFAL_ISODEP_ATS_TC_DID)      != 0U)  ? true : false);
 8013530:	4b58      	ldr	r3, [pc, #352]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013532:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013534:	461a      	mov	r2, r3
 8013536:	797b      	ldrb	r3, [r7, #5]
 8013538:	4413      	add	r3, r2
 801353a:	781b      	ldrb	r3, [r3, #0]
 801353c:	085b      	lsrs	r3, r3, #1
 801353e:	f003 0201 	and.w	r2, r3, #1
 8013542:	4b54      	ldr	r3, [pc, #336]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013544:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013546:	2a00      	cmp	r2, #0
 8013548:	bf14      	ite	ne
 801354a:	2201      	movne	r2, #1
 801354c:	2200      	moveq	r2, #0
 801354e:	b2d2      	uxtb	r2, r2
 8013550:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                            gIsoDep.actvDev->info.supNAD  = (((((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt++] & RFAL_ISODEP_ATS_TC_NAD)      != 0U)  ? true : false);
 8013554:	4b4f      	ldr	r3, [pc, #316]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013556:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013558:	461a      	mov	r2, r3
 801355a:	797b      	ldrb	r3, [r7, #5]
 801355c:	1c59      	adds	r1, r3, #1
 801355e:	7179      	strb	r1, [r7, #5]
 8013560:	4413      	add	r3, r2
 8013562:	781b      	ldrb	r3, [r3, #0]
 8013564:	f003 0201 	and.w	r2, r3, #1
 8013568:	4b4a      	ldr	r3, [pc, #296]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801356a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801356c:	2a00      	cmp	r2, #0
 801356e:	bf14      	ite	ne
 8013570:	2201      	movne	r2, #1
 8013572:	2200      	moveq	r2, #0
 8013574:	b2d2      	uxtb	r2, r2
 8013576:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
                    gIsoDep.actvDev->info.FSx  = rfalIsoDepFSxI2FSx(gIsoDep.actvDev->info.FSxI);
 801357a:	4b46      	ldr	r3, [pc, #280]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801357c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801357e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013582:	4a44      	ldr	r2, [pc, #272]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013584:	6fd4      	ldr	r4, [r2, #124]	@ 0x7c
 8013586:	4618      	mov	r0, r3
 8013588:	f7fe fcda 	bl	8011f40 <rfalIsoDepFSxI2FSx>
 801358c:	4603      	mov	r3, r0
 801358e:	f8a4 3042 	strh.w	r3, [r4, #66]	@ 0x42
                    gIsoDep.fsx                = gIsoDep.actvDev->info.FSx;
 8013592:	4b40      	ldr	r3, [pc, #256]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013594:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013596:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 801359a:	4b3e      	ldr	r3, [pc, #248]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801359c:	829a      	strh	r2, [r3, #20]
                    gIsoDep.actvDev->info.SFGT = rfalIsoDepSFGI2SFGT( (uint8_t)gIsoDep.actvDev->info.SFGI );
 801359e:	4b3d      	ldr	r3, [pc, #244]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80135a4:	b2db      	uxtb	r3, r3
 80135a6:	4a3b      	ldr	r2, [pc, #236]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135a8:	6fd4      	ldr	r4, [r2, #124]	@ 0x7c
 80135aa:	4618      	mov	r0, r3
 80135ac:	f000 fa86 	bl	8013abc <rfalIsoDepSFGI2SFGT>
 80135b0:	4603      	mov	r3, r0
 80135b2:	63e3      	str	r3, [r4, #60]	@ 0x3c
                    rfalSetGT( rfalConvMsTo1fc(gIsoDep.actvDev->info.SFGT) );
 80135b4:	4b37      	ldr	r3, [pc, #220]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135ba:	f243 42f8 	movw	r2, #13560	@ 0x34f8
 80135be:	fb02 f303 	mul.w	r3, r2, r3
 80135c2:	4618      	mov	r0, r3
 80135c4:	f7ee ff80 	bl	80024c8 <rfalSetGT>
                    rfalFieldOnAndStartGT();
 80135c8:	f7ee ffac 	bl	8002524 <rfalFieldOnAndStartGT>
                    gIsoDep.actvDev->info.FWT  = rfalIsoDepFWI2FWT( gIsoDep.actvDev->info.FWI );
 80135cc:	4b31      	ldr	r3, [pc, #196]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135d0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80135d4:	4a2f      	ldr	r2, [pc, #188]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135d6:	6fd4      	ldr	r4, [r2, #124]	@ 0x7c
 80135d8:	4618      	mov	r0, r3
 80135da:	f7fe fc91 	bl	8011f00 <rfalIsoDepFWI2FWT>
 80135de:	4603      	mov	r3, r0
 80135e0:	6323      	str	r3, [r4, #48]	@ 0x30
                    gIsoDep.actvDev->info.dFWT = RFAL_ISODEP_DFWT_20;
 80135e2:	4b2c      	ldr	r3, [pc, #176]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135e6:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80135ea:	635a      	str	r2, [r3, #52]	@ 0x34
                    gIsoDep.actvDev->info.DID = ( (gIsoDep.actvDev->info.supDID) ? gIsoDep.did : RFAL_ISODEP_NO_DID);
 80135ec:	4b29      	ldr	r3, [pc, #164]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135f0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d002      	beq.n	80135fe <rfalIsoDepPollAGetActivationStatus+0x2b2>
 80135f8:	4b26      	ldr	r3, [pc, #152]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 80135fa:	78da      	ldrb	r2, [r3, #3]
 80135fc:	e000      	b.n	8013600 <rfalIsoDepPollAGetActivationStatus+0x2b4>
 80135fe:	2200      	movs	r2, #0
 8013600:	4b24      	ldr	r3, [pc, #144]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013602:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013604:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
                    gIsoDep.actvDev->info.NAD = RFAL_ISODEP_NO_NAD;
 8013608:	4b22      	ldr	r3, [pc, #136]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801360a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801360c:	22ff      	movs	r2, #255	@ 0xff
 801360e:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
                    if( (gIsoDep.actvDev->info.DSI != RFAL_BR_106) || (gIsoDep.actvDev->info.DRI != RFAL_BR_106) )
 8013612:	4b20      	ldr	r3, [pc, #128]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013614:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013616:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801361a:	2b00      	cmp	r3, #0
 801361c:	d105      	bne.n	801362a <rfalIsoDepPollAGetActivationStatus+0x2de>
 801361e:	4b1d      	ldr	r3, [pc, #116]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013620:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013622:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8013626:	2b00      	cmp	r3, #0
 8013628:	d01a      	beq.n	8013660 <rfalIsoDepPollAGetActivationStatus+0x314>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartPPS( gIsoDep.actvDev->info.DID, gIsoDep.actvDev->info.DSI, gIsoDep.actvDev->info.DRI, (rfalIsoDepPpsRes*)&gIsoDep.ctrlBuf ));
 801362a:	4b1a      	ldr	r3, [pc, #104]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801362c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801362e:	f893 004a 	ldrb.w	r0, [r3, #74]	@ 0x4a
 8013632:	4b18      	ldr	r3, [pc, #96]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013634:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013636:	f893 1048 	ldrb.w	r1, [r3, #72]	@ 0x48
 801363a:	4b16      	ldr	r3, [pc, #88]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801363c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801363e:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 8013642:	4b15      	ldr	r3, [pc, #84]	@ (8013698 <rfalIsoDepPollAGetActivationStatus+0x34c>)
 8013644:	f7ff fcf2 	bl	801302c <rfalIsoDepStartPPS>
 8013648:	4603      	mov	r3, r0
 801364a:	80fb      	strh	r3, [r7, #6]
 801364c:	88fb      	ldrh	r3, [r7, #6]
 801364e:	2b00      	cmp	r3, #0
 8013650:	d001      	beq.n	8013656 <rfalIsoDepPollAGetActivationStatus+0x30a>
 8013652:	88fb      	ldrh	r3, [r7, #6]
 8013654:	e044      	b.n	80136e0 <rfalIsoDepPollAGetActivationStatus+0x394>
                        gIsoDep.state = ISODEP_ST_PCD_ACT_PPS;
 8013656:	4b0f      	ldr	r3, [pc, #60]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013658:	220b      	movs	r2, #11
 801365a:	701a      	strb	r2, [r3, #0]
                        return RFAL_ERR_BUSY;
 801365c:	2302      	movs	r3, #2
 801365e:	e03f      	b.n	80136e0 <rfalIsoDepPollAGetActivationStatus+0x394>
                    return RFAL_ERR_NONE;
 8013660:	2300      	movs	r3, #0
 8013662:	e03d      	b.n	80136e0 <rfalIsoDepPollAGetActivationStatus+0x394>
        
        /*******************************************************************************/
        case ISODEP_ST_PCD_ACT_PPS:
            
            ret = rfalIsoDepGetPPSSTatus();
 8013664:	f7ff fd3a 	bl	80130dc <rfalIsoDepGetPPSSTatus>
 8013668:	4603      	mov	r3, r0
 801366a:	80fb      	strh	r3, [r7, #6]
            if( ret != RFAL_ERR_BUSY )
 801366c:	88fb      	ldrh	r3, [r7, #6]
 801366e:	2b02      	cmp	r3, #2
 8013670:	d032      	beq.n	80136d8 <rfalIsoDepPollAGetActivationStatus+0x38c>
            {
                /* Check whether PPS has been acknowledge */
                if( ret == RFAL_ERR_NONE )
 8013672:	88fb      	ldrh	r3, [r7, #6]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d111      	bne.n	801369c <rfalIsoDepPollAGetActivationStatus+0x350>
                {
                    /* DSI code the divisor from PICC to PCD */
                    /* DRI code the divisor from PCD to PICC */
                    rfalSetBitRate( gIsoDep.actvDev->info.DRI, gIsoDep.actvDev->info.DSI );
 8013678:	4b06      	ldr	r3, [pc, #24]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 801367a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801367c:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 8013680:	4b04      	ldr	r3, [pc, #16]	@ (8013694 <rfalIsoDepPollAGetActivationStatus+0x348>)
 8013682:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013684:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013688:	4619      	mov	r1, r3
 801368a:	4610      	mov	r0, r2
 801368c:	f7ee fbe4 	bl	8001e58 <rfalSetBitRate>
                    
                    /* Ignore PPS response fail, proceed to data exchange */
                    ret = RFAL_ERR_NONE;
                }
            }
            break;
 8013690:	e022      	b.n	80136d8 <rfalIsoDepPollAGetActivationStatus+0x38c>
 8013692:	bf00      	nop
 8013694:	20002ed4 	.word	0x20002ed4
 8013698:	20002f1a 	.word	0x20002f1a
                    gIsoDep.actvDev->info.DSI = RFAL_BR_106;
 801369c:	4b12      	ldr	r3, [pc, #72]	@ (80136e8 <rfalIsoDepPollAGetActivationStatus+0x39c>)
 801369e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136a0:	2200      	movs	r2, #0
 80136a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                    gIsoDep.actvDev->info.DRI = RFAL_BR_106;
 80136a6:	4b10      	ldr	r3, [pc, #64]	@ (80136e8 <rfalIsoDepPollAGetActivationStatus+0x39c>)
 80136a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136aa:	2200      	movs	r2, #0
 80136ac:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
                    ret = RFAL_ERR_NONE;
 80136b0:	2300      	movs	r3, #0
 80136b2:	80fb      	strh	r3, [r7, #6]
            break;
 80136b4:	e010      	b.n	80136d8 <rfalIsoDepPollAGetActivationStatus+0x38c>
            
        /*******************************************************************************/
        case ISODEP_ST_PCD_WAIT_DSL:
            
            ret = rfalIsoDepGetDeselectStatus();
 80136b6:	f7fe fc09 	bl	8011ecc <rfalIsoDepGetDeselectStatus>
 80136ba:	4603      	mov	r3, r0
 80136bc:	80fb      	strh	r3, [r7, #6]
            if( ret != RFAL_ERR_BUSY )
 80136be:	88fb      	ldrh	r3, [r7, #6]
 80136c0:	2b02      	cmp	r3, #2
 80136c2:	d00b      	beq.n	80136dc <rfalIsoDepPollAGetActivationStatus+0x390>
            {
                /* Report activation failed with generic tranmission error */
                ret = RFAL_ERR_FRAMING;
 80136c4:	2309      	movs	r3, #9
 80136c6:	80fb      	strh	r3, [r7, #6]
            }
            break;
 80136c8:	e008      	b.n	80136dc <rfalIsoDepPollAGetActivationStatus+0x390>

        /*******************************************************************************/    
        default:
            ret = RFAL_ERR_WRONG_STATE;
 80136ca:	2321      	movs	r3, #33	@ 0x21
 80136cc:	80fb      	strh	r3, [r7, #6]
            break;
 80136ce:	e006      	b.n	80136de <rfalIsoDepPollAGetActivationStatus+0x392>
            break;
 80136d0:	bf00      	nop
 80136d2:	e004      	b.n	80136de <rfalIsoDepPollAGetActivationStatus+0x392>
                        break;
 80136d4:	bf00      	nop
 80136d6:	e002      	b.n	80136de <rfalIsoDepPollAGetActivationStatus+0x392>
            break;
 80136d8:	bf00      	nop
 80136da:	e000      	b.n	80136de <rfalIsoDepPollAGetActivationStatus+0x392>
            break;
 80136dc:	bf00      	nop
    }
    
    return ret;
 80136de:	88fb      	ldrh	r3, [r7, #6]
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	370c      	adds	r7, #12
 80136e4:	46bd      	mov	sp, r7
 80136e6:	bd90      	pop	{r4, r7, pc}
 80136e8:	20002ed4 	.word	0x20002ed4

080136ec <rfalIsoDepPollBStartActivation>:
}


/*******************************************************************************/
ReturnCode rfalIsoDepPollBStartActivation( rfalIsoDepFSxI FSDI, uint8_t DID, rfalBitRate maxBR, uint8_t PARAM1, const rfalNfcbListenDevice *nfcbDev, const uint8_t* HLInfo, uint8_t HLInfoLen, rfalIsoDepDevice *rfalIsoDepDev )
{
 80136ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80136ee:	b08d      	sub	sp, #52	@ 0x34
 80136f0:	af08      	add	r7, sp, #32
 80136f2:	4604      	mov	r4, r0
 80136f4:	4608      	mov	r0, r1
 80136f6:	4611      	mov	r1, r2
 80136f8:	461a      	mov	r2, r3
 80136fa:	4623      	mov	r3, r4
 80136fc:	71fb      	strb	r3, [r7, #7]
 80136fe:	4603      	mov	r3, r0
 8013700:	71bb      	strb	r3, [r7, #6]
 8013702:	460b      	mov	r3, r1
 8013704:	717b      	strb	r3, [r7, #5]
 8013706:	4613      	mov	r3, r2
 8013708:	713b      	strb	r3, [r7, #4]
    ReturnCode ret;
    
    /***************************************************************************/
    /* Initialize ISO-DEP Device with info from SENSB_RES                      */
    rfalIsoDepDev->info.FWI     = ((nfcbDev->sensbRes.protInfo.FwiAdcFo >> RFAL_NFCB_SENSB_RES_FWI_SHIFT) & RFAL_NFCB_SENSB_RES_FWI_MASK);
 801370a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801370c:	7b1b      	ldrb	r3, [r3, #12]
 801370e:	091b      	lsrs	r3, r3, #4
 8013710:	b2da      	uxtb	r2, r3
 8013712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013714:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    rfalIsoDepDev->info.FWT     = rfalIsoDepFWI2FWT( rfalIsoDepDev->info.FWI );
 8013718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801371a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801371e:	4618      	mov	r0, r3
 8013720:	f7fe fbee 	bl	8011f00 <rfalIsoDepFWI2FWT>
 8013724:	4602      	mov	r2, r0
 8013726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013728:	631a      	str	r2, [r3, #48]	@ 0x30
    rfalIsoDepDev->info.dFWT    = RFAL_NFCB_DFWT;
 801372a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801372c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8013730:	635a      	str	r2, [r3, #52]	@ 0x34
    rfalIsoDepDev->info.SFGI    = (((uint32_t)nfcbDev->sensbRes.protInfo.SFGI >> RFAL_NFCB_SENSB_RES_SFGI_SHIFT) & RFAL_NFCB_SENSB_RES_SFGI_MASK);
 8013732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013734:	7b5b      	ldrb	r3, [r3, #13]
 8013736:	091b      	lsrs	r3, r3, #4
 8013738:	b2db      	uxtb	r3, r3
 801373a:	f003 020f 	and.w	r2, r3, #15
 801373e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013740:	639a      	str	r2, [r3, #56]	@ 0x38
    rfalIsoDepDev->info.SFGT    = rfalIsoDepSFGI2SFGT( (uint8_t)rfalIsoDepDev->info.SFGI );
 8013742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013746:	b2db      	uxtb	r3, r3
 8013748:	4618      	mov	r0, r3
 801374a:	f000 f9b7 	bl	8013abc <rfalIsoDepSFGI2SFGT>
 801374e:	4602      	mov	r2, r0
 8013750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013752:	63da      	str	r2, [r3, #60]	@ 0x3c
    rfalIsoDepDev->info.FSxI    = ((nfcbDev->sensbRes.protInfo.FsciProType >> RFAL_NFCB_SENSB_RES_FSCI_SHIFT) & RFAL_NFCB_SENSB_RES_FSCI_MASK);
 8013754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013756:	7adb      	ldrb	r3, [r3, #11]
 8013758:	091b      	lsrs	r3, r3, #4
 801375a:	b2da      	uxtb	r2, r3
 801375c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801375e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    rfalIsoDepDev->info.FSx     = rfalIsoDepFSxI2FSx(rfalIsoDepDev->info.FSxI);
 8013762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013764:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013768:	4618      	mov	r0, r3
 801376a:	f7fe fbe9 	bl	8011f40 <rfalIsoDepFSxI2FSx>
 801376e:	4603      	mov	r3, r0
 8013770:	461a      	mov	r2, r3
 8013772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013774:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    rfalIsoDepDev->info.DID     = DID;
 8013778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801377a:	79ba      	ldrb	r2, [r7, #6]
 801377c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    rfalIsoDepDev->info.supDID  = ((( nfcbDev->sensbRes.protInfo.FwiAdcFo & RFAL_NFCB_SENSB_RES_FO_DID_MASK ) != 0U) ? true : false);
 8013780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013782:	7b1b      	ldrb	r3, [r3, #12]
 8013784:	f003 0301 	and.w	r3, r3, #1
 8013788:	2b00      	cmp	r3, #0
 801378a:	bf14      	ite	ne
 801378c:	2301      	movne	r3, #1
 801378e:	2300      	moveq	r3, #0
 8013790:	b2da      	uxtb	r2, r3
 8013792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013794:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    rfalIsoDepDev->info.supNAD  = ((( nfcbDev->sensbRes.protInfo.FwiAdcFo & RFAL_NFCB_SENSB_RES_FO_NAD_MASK ) != 0U) ? true : false);
 8013798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801379a:	7b1b      	ldrb	r3, [r3, #12]
 801379c:	085b      	lsrs	r3, r3, #1
 801379e:	f003 0301 	and.w	r3, r3, #1
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	bf14      	ite	ne
 80137a6:	2301      	movne	r3, #1
 80137a8:	2300      	moveq	r3, #0
 80137aa:	b2da      	uxtb	r2, r3
 80137ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137ae:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    
    
    /* Check if DID requested is supported by PICC */
    if( (DID != RFAL_ISODEP_NO_DID) && (!rfalIsoDepDev->info.supDID) )
 80137b2:	79bb      	ldrb	r3, [r7, #6]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d009      	beq.n	80137cc <rfalIsoDepPollBStartActivation+0xe0>
 80137b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137ba:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80137be:	f083 0301 	eor.w	r3, r3, #1
 80137c2:	b2db      	uxtb	r3, r3
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d001      	beq.n	80137cc <rfalIsoDepPollBStartActivation+0xe0>
    {
        return RFAL_ERR_PARAM;
 80137c8:	2307      	movs	r3, #7
 80137ca:	e066      	b.n	801389a <rfalIsoDepPollBStartActivation+0x1ae>
    }
    
    /* Enable EMD suppresssion|handling according to  Digital 2.1  4.1.1.1 ; EMVCo 3.0  4.9.2 ; ISO 14443-3  8.3 */
    rfalSetErrorHandling( RFAL_ERRORHANDLING_EMD );
 80137cc:	2001      	movs	r0, #1
 80137ce:	f7ee fe25 	bl	800241c <rfalSetErrorHandling>
    
    /***************************************************************************/
    /* Set FDT Poll to be used on upcoming communications                      */
    if( gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV )
 80137d2:	4b34      	ldr	r3, [pc, #208]	@ (80138a4 <rfalIsoDepPollBStartActivation+0x1b8>)
 80137d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80137d8:	2b01      	cmp	r3, #1
 80137da:	d104      	bne.n	80137e6 <rfalIsoDepPollBStartActivation+0xfa>
    {
        /* Disregard Minimum TR2 returned by PICC, always use FDTb MIN   EMVCo 3.0  6.3.2.10  */
        rfalSetFDTPoll( RFAL_FDT_POLL_NFCB_POLLER );
 80137dc:	f641 207c 	movw	r0, #6780	@ 0x1a7c
 80137e0:	f7ee fe3c 	bl	800245c <rfalSetFDTPoll>
 80137e4:	e00d      	b.n	8013802 <rfalIsoDepPollBStartActivation+0x116>
    }
    else
    {
        /* Apply minimum TR2 from SENSB_RES   Digital 2.1  7.6.2.23 */
        rfalSetFDTPoll( rfalNfcbTR2ToFDT(((nfcbDev->sensbRes.protInfo.FsciProType >>RFAL_NFCB_SENSB_RES_PROTO_TR2_SHIFT) & RFAL_NFCB_SENSB_RES_PROTO_TR2_MASK)) );
 80137e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137e8:	7adb      	ldrb	r3, [r3, #11]
 80137ea:	085b      	lsrs	r3, r3, #1
 80137ec:	b2db      	uxtb	r3, r3
 80137ee:	f003 0303 	and.w	r3, r3, #3
 80137f2:	b2db      	uxtb	r3, r3
 80137f4:	4618      	mov	r0, r3
 80137f6:	f006 fc0d 	bl	801a014 <rfalNfcbTR2ToFDT>
 80137fa:	4603      	mov	r3, r0
 80137fc:	4618      	mov	r0, r3
 80137fe:	f7ee fe2d 	bl	800245c <rfalSetFDTPoll>
    }
    
    
    /* Calculate max Bit Rate */
    rfalIsoDepCalcBitRate( maxBR, nfcbDev->sensbRes.protInfo.BRC, &rfalIsoDepDev->info.DSI, &rfalIsoDepDev->info.DRI );
 8013802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013804:	7a99      	ldrb	r1, [r3, #10]
 8013806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013808:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 801380c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801380e:	3349      	adds	r3, #73	@ 0x49
 8013810:	7978      	ldrb	r0, [r7, #5]
 8013812:	f000 f8a5 	bl	8013960 <rfalIsoDepCalcBitRate>
    
    /***************************************************************************/
    /* Send ATTRIB Command                                                     */
    RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartATTRIB( (const uint8_t*)&nfcbDev->sensbRes.nfcid0,
 8013816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013818:	1c9d      	adds	r5, r3, #2
 801381a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801381c:	7b1b      	ldrb	r3, [r3, #12]
 801381e:	f003 0308 	and.w	r3, r3, #8
 8013822:	2b00      	cmp	r3, #0
 8013824:	d001      	beq.n	801382a <rfalIsoDepPollBStartActivation+0x13e>
 8013826:	7939      	ldrb	r1, [r7, #4]
 8013828:	e000      	b.n	801382c <rfalIsoDepPollBStartActivation+0x140>
 801382a:	2100      	movs	r1, #0
 801382c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801382e:	f893 6048 	ldrb.w	r6, [r3, #72]	@ 0x48
 8013832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013834:	f893 c049 	ldrb.w	ip, [r3, #73]	@ 0x49
 8013838:	4b1a      	ldr	r3, [pc, #104]	@ (80138a4 <rfalIsoDepPollBStartActivation+0x1b8>)
 801383a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801383e:	2b01      	cmp	r3, #1
 8013840:	d005      	beq.n	801384e <rfalIsoDepPollBStartActivation+0x162>
 8013842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013844:	7adb      	ldrb	r3, [r3, #11]
 8013846:	f003 0307 	and.w	r3, r3, #7
 801384a:	b2db      	uxtb	r3, r3
 801384c:	e000      	b.n	8013850 <rfalIsoDepPollBStartActivation+0x164>
 801384e:	2301      	movs	r3, #1
 8013850:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013852:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 8013854:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013856:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8013858:	4402      	add	r2, r0
 801385a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801385c:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 801385e:	3421      	adds	r4, #33	@ 0x21
 8013860:	9407      	str	r4, [sp, #28]
 8013862:	9006      	str	r0, [sp, #24]
 8013864:	9205      	str	r2, [sp, #20]
 8013866:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801386a:	9204      	str	r2, [sp, #16]
 801386c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801386e:	9203      	str	r2, [sp, #12]
 8013870:	79ba      	ldrb	r2, [r7, #6]
 8013872:	9202      	str	r2, [sp, #8]
 8013874:	9301      	str	r3, [sp, #4]
 8013876:	79fb      	ldrb	r3, [r7, #7]
 8013878:	9300      	str	r3, [sp, #0]
 801387a:	4663      	mov	r3, ip
 801387c:	4632      	mov	r2, r6
 801387e:	4628      	mov	r0, r5
 8013880:	f7ff fc52 	bl	8013128 <rfalIsoDepStartATTRIB>
 8013884:	4603      	mov	r3, r0
 8013886:	81fb      	strh	r3, [r7, #14]
 8013888:	89fb      	ldrh	r3, [r7, #14]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d001      	beq.n	8013892 <rfalIsoDepPollBStartActivation+0x1a6>
 801388e:	89fb      	ldrh	r3, [r7, #14]
 8013890:	e003      	b.n	801389a <rfalIsoDepPollBStartActivation+0x1ae>
                               &rfalIsoDepDev->activation.B.Listener.ATTRIB_RES,
                               &rfalIsoDepDev->activation.B.Listener.ATTRIB_RESLen
                             ) );
    
    
    gIsoDep.actvDev = rfalIsoDepDev;
 8013892:	4a04      	ldr	r2, [pc, #16]	@ (80138a4 <rfalIsoDepPollBStartActivation+0x1b8>)
 8013894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013896:	67d3      	str	r3, [r2, #124]	@ 0x7c
    return ret;
 8013898:	89fb      	ldrh	r3, [r7, #14]
}
 801389a:	4618      	mov	r0, r3
 801389c:	3714      	adds	r7, #20
 801389e:	46bd      	mov	sp, r7
 80138a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80138a2:	bf00      	nop
 80138a4:	20002ed4 	.word	0x20002ed4

080138a8 <rfalIsoDepPollBGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepPollBGetActivationStatus( void )
{
 80138a8:	b580      	push	{r7, lr}
 80138aa:	b082      	sub	sp, #8
 80138ac:	af00      	add	r7, sp, #0
    ReturnCode ret;
    uint8_t    mbli;

    /***************************************************************************/
    /* Process ATTRIB Response                                                 */
    ret = rfalIsoDepGetATTRIBStatus();
 80138ae:	f7ff fcd9 	bl	8013264 <rfalIsoDepGetATTRIBStatus>
 80138b2:	4603      	mov	r3, r0
 80138b4:	80fb      	strh	r3, [r7, #6]
    if( ret != RFAL_ERR_BUSY)
 80138b6:	88fb      	ldrh	r3, [r7, #6]
 80138b8:	2b02      	cmp	r3, #2
 80138ba:	d04a      	beq.n	8013952 <rfalIsoDepPollBGetActivationStatus+0xaa>
    {
        if( ret == RFAL_ERR_NONE )
 80138bc:	88fb      	ldrh	r3, [r7, #6]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d137      	bne.n	8013932 <rfalIsoDepPollBGetActivationStatus+0x8a>
        {
            /* Digital 1.1 14.6.2.3 - Check if received DID match */
            if( (gIsoDep.actvDev->activation.B.Listener.ATTRIB_RES.mbliDid & RFAL_ISODEP_ATTRIB_RES_DID_MASK) != gIsoDep.did )
 80138c2:	4b26      	ldr	r3, [pc, #152]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 80138c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80138c6:	781b      	ldrb	r3, [r3, #0]
 80138c8:	f003 030f 	and.w	r3, r3, #15
 80138cc:	4a23      	ldr	r2, [pc, #140]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 80138ce:	78d2      	ldrb	r2, [r2, #3]
 80138d0:	4293      	cmp	r3, r2
 80138d2:	d001      	beq.n	80138d8 <rfalIsoDepPollBGetActivationStatus+0x30>
            {
                return RFAL_ERR_PROTO;
 80138d4:	230b      	movs	r3, #11
 80138d6:	e03d      	b.n	8013954 <rfalIsoDepPollBGetActivationStatus+0xac>
            }
                    
            /* Retrieve MBLI and calculate new FDS/MBL (Maximum Buffer Length) */
            mbli = ((gIsoDep.actvDev->activation.B.Listener.ATTRIB_RES.mbliDid >> RFAL_ISODEP_ATTRIB_RES_MBLI_SHIFT) & RFAL_ISODEP_ATTRIB_RES_MBLI_MASK);
 80138d8:	4b20      	ldr	r3, [pc, #128]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 80138da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80138dc:	781b      	ldrb	r3, [r3, #0]
 80138de:	091b      	lsrs	r3, r3, #4
 80138e0:	717b      	strb	r3, [r7, #5]
            if( mbli > 0U)
 80138e2:	797b      	ldrb	r3, [r7, #5]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d00b      	beq.n	8013900 <rfalIsoDepPollBGetActivationStatus+0x58>
            {
                /* Digital 1.1  14.6.2  Calculate Maximum Buffer Length MBL = FSC x 2^(MBLI-1) */
                gIsoDep.actvDev->info.MBL = (gIsoDep.actvDev->info.FSx * ((uint32_t)1U<<(mbli-1U)));
 80138e8:	4b1c      	ldr	r3, [pc, #112]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 80138ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80138ec:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80138f0:	4619      	mov	r1, r3
 80138f2:	797b      	ldrb	r3, [r7, #5]
 80138f4:	1e5a      	subs	r2, r3, #1
 80138f6:	4b19      	ldr	r3, [pc, #100]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 80138f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80138fa:	fa01 f202 	lsl.w	r2, r1, r2
 80138fe:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            
            /* DSI code the divisor from PICC to PCD */
            /* DRI code the divisor from PCD to PICC */
            rfalSetBitRate( gIsoDep.actvDev->info.DRI, gIsoDep.actvDev->info.DSI );
 8013900:	4b16      	ldr	r3, [pc, #88]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 8013902:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013904:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 8013908:	4b14      	ldr	r3, [pc, #80]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 801390a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801390c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013910:	4619      	mov	r1, r3
 8013912:	4610      	mov	r0, r2
 8013914:	f7ee faa0 	bl	8001e58 <rfalSetBitRate>
            
            /* REMARK: SoF EoF TR0 and TR1 are not passed on to RF layer */
            
            
            /* Start the SFGT timer (reuse RFAL GT timer) */
            rfalSetGT( rfalConvMsTo1fc(gIsoDep.actvDev->info.SFGT) );
 8013918:	4b10      	ldr	r3, [pc, #64]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 801391a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801391c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801391e:	f243 42f8 	movw	r2, #13560	@ 0x34f8
 8013922:	fb02 f303 	mul.w	r3, r2, r3
 8013926:	4618      	mov	r0, r3
 8013928:	f7ee fdce 	bl	80024c8 <rfalSetGT>
            rfalFieldOnAndStartGT();
 801392c:	f7ee fdfa 	bl	8002524 <rfalFieldOnAndStartGT>
 8013930:	e009      	b.n	8013946 <rfalIsoDepPollBGetActivationStatus+0x9e>
        }
        else
        {
            gIsoDep.actvDev->info.DSI = RFAL_BR_106;
 8013932:	4b0a      	ldr	r3, [pc, #40]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 8013934:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013936:	2200      	movs	r2, #0
 8013938:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            gIsoDep.actvDev->info.DRI = RFAL_BR_106;
 801393c:	4b07      	ldr	r3, [pc, #28]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 801393e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013940:	2200      	movs	r2, #0
 8013942:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
        }
        
        /*******************************************************************************/
        /* Store already FS info,  rfalIsoDepGetMaxInfLen() may be called before setting TxRx params */
        gIsoDep.fsx    = gIsoDep.actvDev->info.FSx;
 8013946:	4b05      	ldr	r3, [pc, #20]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 8013948:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801394a:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 801394e:	4b03      	ldr	r3, [pc, #12]	@ (801395c <rfalIsoDepPollBGetActivationStatus+0xb4>)
 8013950:	829a      	strh	r2, [r3, #20]
    }
    
    return ret;
 8013952:	88fb      	ldrh	r3, [r7, #6]
}
 8013954:	4618      	mov	r0, r3
 8013956:	3708      	adds	r7, #8
 8013958:	46bd      	mov	sp, r7
 801395a:	bd80      	pop	{r7, pc}
 801395c:	20002ed4 	.word	0x20002ed4

08013960 <rfalIsoDepCalcBitRate>:
}


/*******************************************************************************/
static void rfalIsoDepCalcBitRate( rfalBitRate maxAllowedBR, uint8_t piccBRCapability, rfalBitRate *dsi, rfalBitRate *dri )
{
 8013960:	b480      	push	{r7}
 8013962:	b087      	sub	sp, #28
 8013964:	af00      	add	r7, sp, #0
 8013966:	60ba      	str	r2, [r7, #8]
 8013968:	607b      	str	r3, [r7, #4]
 801396a:	4603      	mov	r3, r0
 801396c:	73fb      	strb	r3, [r7, #15]
 801396e:	460b      	mov	r3, r1
 8013970:	73bb      	strb	r3, [r7, #14]
    uint8_t     dsiMask;
    int16_t      i;
    bool        bitrateFound;
    rfalBitRate curMaxBR;
    
    curMaxBR = maxAllowedBR;
 8013972:	7bfb      	ldrb	r3, [r7, #15]
 8013974:	753b      	strb	r3, [r7, #20]
    
    do
    {
        bitrateFound = true;
 8013976:	2301      	movs	r3, #1
 8013978:	757b      	strb	r3, [r7, #21]
        
        (*dsi) = RFAL_BR_106;
 801397a:	68bb      	ldr	r3, [r7, #8]
 801397c:	2200      	movs	r2, #0
 801397e:	701a      	strb	r2, [r3, #0]
        (*dri) = RFAL_BR_106;
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	2200      	movs	r2, #0
 8013984:	701a      	strb	r2, [r3, #0]
        
        /* Digital 1.0  5.6.2.5 & 11.6.2.14: A received RFU value of b4 = 1b MUST be interpreted as if b7 to b1 ? 0000000b (only 106 kbits/s in both direction) */
        if( ((RFAL_ISODEP_BITRATE_RFU_MASK & piccBRCapability) != 0U) || (curMaxBR > RFAL_BR_848) || (curMaxBR == RFAL_BR_KEEP) )
 8013986:	7bbb      	ldrb	r3, [r7, #14]
 8013988:	f003 0308 	and.w	r3, r3, #8
 801398c:	b2db      	uxtb	r3, r3
 801398e:	2b00      	cmp	r3, #0
 8013990:	f040 808e 	bne.w	8013ab0 <rfalIsoDepCalcBitRate+0x150>
 8013994:	7d3b      	ldrb	r3, [r7, #20]
 8013996:	2b03      	cmp	r3, #3
 8013998:	f200 808a 	bhi.w	8013ab0 <rfalIsoDepCalcBitRate+0x150>
 801399c:	7d3b      	ldrb	r3, [r7, #20]
 801399e:	2bff      	cmp	r3, #255	@ 0xff
 80139a0:	f000 8086 	beq.w	8013ab0 <rfalIsoDepCalcBitRate+0x150>
            return;
        }
        
        /***************************************************************************/
        /* Determine Listen->Poll bit rate */
        dsiMask = (piccBRCapability & RFAL_ISODEP_BSI_MASK);
 80139a4:	7bbb      	ldrb	r3, [r7, #14]
 80139a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80139aa:	74fb      	strb	r3, [r7, #19]
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */
 80139ac:	2302      	movs	r3, #2
 80139ae:	82fb      	strh	r3, [r7, #22]
 80139b0:	e01c      	b.n	80139ec <rfalIsoDepCalcBitRate+0x8c>
        {
            if (((dsiMask & (0x10U << (uint8_t)i)) != 0U) && (((uint8_t)i+1U) <= (uint8_t)curMaxBR))
 80139b2:	7cfa      	ldrb	r2, [r7, #19]
 80139b4:	8afb      	ldrh	r3, [r7, #22]
 80139b6:	b2db      	uxtb	r3, r3
 80139b8:	4619      	mov	r1, r3
 80139ba:	2310      	movs	r3, #16
 80139bc:	408b      	lsls	r3, r1
 80139be:	4013      	ands	r3, r2
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d00d      	beq.n	80139e0 <rfalIsoDepCalcBitRate+0x80>
 80139c4:	8afb      	ldrh	r3, [r7, #22]
 80139c6:	b2db      	uxtb	r3, r3
 80139c8:	1c5a      	adds	r2, r3, #1
 80139ca:	7d3b      	ldrb	r3, [r7, #20]
 80139cc:	429a      	cmp	r2, r3
 80139ce:	d807      	bhi.n	80139e0 <rfalIsoDepCalcBitRate+0x80>
            {
                const uint8_t newdsi = ((uint8_t) i) + 1U;
 80139d0:	8afb      	ldrh	r3, [r7, #22]
 80139d2:	b2db      	uxtb	r3, r3
 80139d4:	3301      	adds	r3, #1
 80139d6:	74bb      	strb	r3, [r7, #18]
                (*dsi) = (rfalBitRate)newdsi; /* PRQA S 4342 # MISRA 10.5 - Layout of enum rfalBitRate and range of loop variable guarantee no invalid enum values to be created */
 80139d8:	68bb      	ldr	r3, [r7, #8]
 80139da:	7cba      	ldrb	r2, [r7, #18]
 80139dc:	701a      	strb	r2, [r3, #0]
                break;
 80139de:	e009      	b.n	80139f4 <rfalIsoDepCalcBitRate+0x94>
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */
 80139e0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80139e4:	b29b      	uxth	r3, r3
 80139e6:	3b01      	subs	r3, #1
 80139e8:	b29b      	uxth	r3, r3
 80139ea:	82fb      	strh	r3, [r7, #22]
 80139ec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	dade      	bge.n	80139b2 <rfalIsoDepCalcBitRate+0x52>
            }
        }
        
        /***************************************************************************/
        /* Determine Poll->Listen bit rate */ 
        driMask = (piccBRCapability & RFAL_ISODEP_BRI_MASK);
 80139f4:	7bbb      	ldrb	r3, [r7, #14]
 80139f6:	f003 0307 	and.w	r3, r3, #7
 80139fa:	747b      	strb	r3, [r7, #17]
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */ 
 80139fc:	2302      	movs	r3, #2
 80139fe:	82fb      	strh	r3, [r7, #22]
 8013a00:	e01b      	b.n	8013a3a <rfalIsoDepCalcBitRate+0xda>
        {
            if (((driMask & (0x01U << (uint8_t)i)) != 0U) && (((uint8_t)i+1U) <= (uint8_t)curMaxBR))
 8013a02:	7c7b      	ldrb	r3, [r7, #17]
 8013a04:	8afa      	ldrh	r2, [r7, #22]
 8013a06:	b2d2      	uxtb	r2, r2
 8013a08:	40d3      	lsrs	r3, r2
 8013a0a:	f003 0301 	and.w	r3, r3, #1
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d00d      	beq.n	8013a2e <rfalIsoDepCalcBitRate+0xce>
 8013a12:	8afb      	ldrh	r3, [r7, #22]
 8013a14:	b2db      	uxtb	r3, r3
 8013a16:	1c5a      	adds	r2, r3, #1
 8013a18:	7d3b      	ldrb	r3, [r7, #20]
 8013a1a:	429a      	cmp	r2, r3
 8013a1c:	d807      	bhi.n	8013a2e <rfalIsoDepCalcBitRate+0xce>
            {
                const uint8_t newdri = ((uint8_t) i) + 1U;
 8013a1e:	8afb      	ldrh	r3, [r7, #22]
 8013a20:	b2db      	uxtb	r3, r3
 8013a22:	3301      	adds	r3, #1
 8013a24:	743b      	strb	r3, [r7, #16]
                (*dri) = (rfalBitRate)newdri; /* PRQA S 4342 # MISRA 10.5 - Layout of enum rfalBitRate and range of loop variable guarantee no invalid enum values to be created */
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	7c3a      	ldrb	r2, [r7, #16]
 8013a2a:	701a      	strb	r2, [r3, #0]
                break;
 8013a2c:	e009      	b.n	8013a42 <rfalIsoDepCalcBitRate+0xe2>
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */ 
 8013a2e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013a32:	b29b      	uxth	r3, r3
 8013a34:	3b01      	subs	r3, #1
 8013a36:	b29b      	uxth	r3, r3
 8013a38:	82fb      	strh	r3, [r7, #22]
 8013a3a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	dadf      	bge.n	8013a02 <rfalIsoDepCalcBitRate+0xa2>
        
        /***************************************************************************/
        /* Check if different bit rate is supported */
        
        /* Digital 1.0 Table 67: if b8=1b, then only the same bit rate divisor for both directions is supported */
        if( (piccBRCapability & RFAL_ISODEP_SAME_BITRATE_MASK) != 0U )
 8013a42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	da2a      	bge.n	8013aa0 <rfalIsoDepCalcBitRate+0x140>
        {   
            (*dsi) = RFAL_MIN((*dsi), (*dri));
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	781a      	ldrb	r2, [r3, #0]
 8013a4e:	68bb      	ldr	r3, [r7, #8]
 8013a50:	781b      	ldrb	r3, [r3, #0]
 8013a52:	4293      	cmp	r3, r2
 8013a54:	bf28      	it	cs
 8013a56:	4613      	movcs	r3, r2
 8013a58:	b2da      	uxtb	r2, r3
 8013a5a:	68bb      	ldr	r3, [r7, #8]
 8013a5c:	701a      	strb	r2, [r3, #0]
            (*dri) = (*dsi);
 8013a5e:	68bb      	ldr	r3, [r7, #8]
 8013a60:	781a      	ldrb	r2, [r3, #0]
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	701a      	strb	r2, [r3, #0]
            /* Check that the baudrate is supported */
            if(  (RFAL_BR_106 != (*dsi)) && ( !(((dsiMask & (0x10U << ((uint8_t)(*dsi) - 1U))) != 0U) && ((driMask & (0x01U << ((uint8_t)(*dri) - 1U))) != 0U)) )  )
 8013a66:	68bb      	ldr	r3, [r7, #8]
 8013a68:	781b      	ldrb	r3, [r3, #0]
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d018      	beq.n	8013aa0 <rfalIsoDepCalcBitRate+0x140>
 8013a6e:	7cfa      	ldrb	r2, [r7, #19]
 8013a70:	68bb      	ldr	r3, [r7, #8]
 8013a72:	781b      	ldrb	r3, [r3, #0]
 8013a74:	3b01      	subs	r3, #1
 8013a76:	2110      	movs	r1, #16
 8013a78:	fa01 f303 	lsl.w	r3, r1, r3
 8013a7c:	4013      	ands	r3, r2
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d009      	beq.n	8013a96 <rfalIsoDepCalcBitRate+0x136>
 8013a82:	7c7a      	ldrb	r2, [r7, #17]
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	781b      	ldrb	r3, [r3, #0]
 8013a88:	3b01      	subs	r3, #1
 8013a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8013a8e:	f003 0301 	and.w	r3, r3, #1
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d104      	bne.n	8013aa0 <rfalIsoDepCalcBitRate+0x140>
            {
                bitrateFound = false;
 8013a96:	2300      	movs	r3, #0
 8013a98:	757b      	strb	r3, [r7, #21]
                curMaxBR     = (*dsi); /* set allowed bitrate to be lowest and determine bit rate again */
 8013a9a:	68bb      	ldr	r3, [r7, #8]
 8013a9c:	781b      	ldrb	r3, [r3, #0]
 8013a9e:	753b      	strb	r3, [r7, #20]
            }
        }
    } while (!(bitrateFound));
 8013aa0:	7d7b      	ldrb	r3, [r7, #21]
 8013aa2:	f083 0301 	eor.w	r3, r3, #1
 8013aa6:	b2db      	uxtb	r3, r3
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	f47f af64 	bne.w	8013976 <rfalIsoDepCalcBitRate+0x16>
 8013aae:	e000      	b.n	8013ab2 <rfalIsoDepCalcBitRate+0x152>
            return;
 8013ab0:	bf00      	nop
    
}
 8013ab2:	371c      	adds	r7, #28
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aba:	4770      	bx	lr

08013abc <rfalIsoDepSFGI2SFGT>:

/*******************************************************************************/
static uint32_t rfalIsoDepSFGI2SFGT( uint8_t sfgi )
{
 8013abc:	b480      	push	{r7}
 8013abe:	b085      	sub	sp, #20
 8013ac0:	af00      	add	r7, sp, #0
 8013ac2:	4603      	mov	r3, r0
 8013ac4:	71fb      	strb	r3, [r7, #7]
    uint32_t sfgt;
    uint8_t tmpSFGI;
    
    tmpSFGI = sfgi;
 8013ac6:	79fb      	ldrb	r3, [r7, #7]
 8013ac8:	72fb      	strb	r3, [r7, #11]
 
    if (tmpSFGI > ISODEP_SFGI_MAX)
 8013aca:	7afb      	ldrb	r3, [r7, #11]
 8013acc:	2b0e      	cmp	r3, #14
 8013ace:	d901      	bls.n	8013ad4 <rfalIsoDepSFGI2SFGT+0x18>
    {
        tmpSFGI = ISODEP_SFGI_MIN;
 8013ad0:	2300      	movs	r3, #0
 8013ad2:	72fb      	strb	r3, [r7, #11]
    }
        
    if (tmpSFGI != ISODEP_SFGI_MIN)
 8013ad4:	7afb      	ldrb	r3, [r7, #11]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d006      	beq.n	8013ae8 <rfalIsoDepSFGI2SFGT+0x2c>
    {
        /* If sfgi != 0 wait SFGT + dSFGT   Digital 1.1  13.8.2.1 */
        sfgt  = rfalIsoDepCalcSGFT(sfgi) + rfalIsoDepCalcdSGFT(sfgi);
 8013ada:	79fb      	ldrb	r3, [r7, #7]
 8013adc:	f44f 528c 	mov.w	r2, #4480	@ 0x1180
 8013ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8013ae4:	60fb      	str	r3, [r7, #12]
 8013ae6:	e002      	b.n	8013aee <rfalIsoDepSFGI2SFGT+0x32>
    }
    /* Otherwise use FDTPoll min Digital  1.1  13.8.2.3*/
    else
    {
        sfgt = RFAL_FDT_POLL_NFCA_POLLER;
 8013ae8:	f641 237c 	movw	r3, #6780	@ 0x1a7c
 8013aec:	60fb      	str	r3, [r7, #12]
    }

    /* Convert carrier cycles to milli seconds */
    return (rfalConv1fcToMs(sfgt) + 1U);
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	4a05      	ldr	r2, [pc, #20]	@ (8013b08 <rfalIsoDepSFGI2SFGT+0x4c>)
 8013af2:	fba2 2303 	umull	r2, r3, r2, r3
 8013af6:	0b1b      	lsrs	r3, r3, #12
 8013af8:	3301      	adds	r3, #1
}
 8013afa:	4618      	mov	r0, r3
 8013afc:	3714      	adds	r7, #20
 8013afe:	46bd      	mov	sp, r7
 8013b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b04:	4770      	bx	lr
 8013b06:	bf00      	nop
 8013b08:	4d542005 	.word	0x4d542005

08013b0c <rfalIsoDepApdu2IBLockParam>:
#endif  /* RFAL_FEATURE_ISO_DEP_POLL */
 

 /*******************************************************************************/
 static void rfalIsoDepApdu2IBLockParam( rfalIsoDepApduTxRxParam apduParam, rfalIsoDepTxRxParam *iBlockParam, uint16_t txPos, uint16_t rxPos )
{
 8013b0c:	b084      	sub	sp, #16
 8013b0e:	b598      	push	{r3, r4, r7, lr}
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	f107 0410 	add.w	r4, r7, #16
 8013b16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
     RFAL_NO_WARNING(rxPos); /* Keep this param for future use */
     
     iBlockParam->DID    = apduParam.DID;
 8013b1a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8013b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b20:	f883 2020 	strb.w	r2, [r3, #32]
     iBlockParam->FSx    = apduParam.FSx;
 8013b24:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8013b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b28:	83da      	strh	r2, [r3, #30]
     iBlockParam->ourFSx = apduParam.ourFSx;
 8013b2a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b2e:	839a      	strh	r2, [r3, #28]
     iBlockParam->FWT    = apduParam.FWT;
 8013b30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b34:	615a      	str	r2, [r3, #20]
     iBlockParam->dFWT   = apduParam.dFWT;
 8013b36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b3a:	619a      	str	r2, [r3, #24]
     
     if( (apduParam.txBufLen - txPos) > rfalIsoDepGetMaxInfLen() )
 8013b3c:	8abb      	ldrh	r3, [r7, #20]
 8013b3e:	461a      	mov	r2, r3
 8013b40:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8013b42:	1ad4      	subs	r4, r2, r3
 8013b44:	f7fe fd50 	bl	80125e8 <rfalIsoDepGetMaxInfLen>
 8013b48:	4603      	mov	r3, r0
 8013b4a:	429c      	cmp	r4, r3
 8013b4c:	dd09      	ble.n	8013b62 <rfalIsoDepApdu2IBLockParam+0x56>
     {
         iBlockParam->isTxChaining = true;
 8013b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b50:	2201      	movs	r2, #1
 8013b52:	719a      	strb	r2, [r3, #6]
         iBlockParam->txBufLen     = rfalIsoDepGetMaxInfLen();
 8013b54:	f7fe fd48 	bl	80125e8 <rfalIsoDepGetMaxInfLen>
 8013b58:	4603      	mov	r3, r0
 8013b5a:	461a      	mov	r2, r3
 8013b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b5e:	809a      	strh	r2, [r3, #4]
 8013b60:	e008      	b.n	8013b74 <rfalIsoDepApdu2IBLockParam+0x68>
     }
     else
     {
         iBlockParam->isTxChaining = false;
 8013b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b64:	2200      	movs	r2, #0
 8013b66:	719a      	strb	r2, [r3, #6]
         iBlockParam->txBufLen     = (apduParam.txBufLen - txPos);
 8013b68:	8aba      	ldrh	r2, [r7, #20]
 8013b6a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8013b6c:	1ad3      	subs	r3, r2, r3
 8013b6e:	b29a      	uxth	r2, r3
 8013b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b72:	809a      	strh	r2, [r3, #4]
     }
     
     /* TxBuf is moved to the beginning for every I-Block */
     iBlockParam->txBuf        = (rfalIsoDepBufFormat*)apduParam.txBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 8013b74:	693a      	ldr	r2, [r7, #16]
 8013b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b78:	601a      	str	r2, [r3, #0]
     iBlockParam->rxBuf        = apduParam.tmpBuf;                        /* Simply using the apdu buffer is not possible because of current ACK handling */
 8013b7a:	6a3a      	ldr	r2, [r7, #32]
 8013b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b7e:	609a      	str	r2, [r3, #8]
     iBlockParam->isRxChaining = &gIsoDep.isAPDURxChaining;
 8013b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b82:	4a05      	ldr	r2, [pc, #20]	@ (8013b98 <rfalIsoDepApdu2IBLockParam+0x8c>)
 8013b84:	611a      	str	r2, [r3, #16]
     iBlockParam->rxLen        = apduParam.rxLen;
 8013b86:	69fa      	ldr	r2, [r7, #28]
 8013b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b8a:	60da      	str	r2, [r3, #12]
}
 8013b8c:	bf00      	nop
 8013b8e:	46bd      	mov	sp, r7
 8013b90:	e8bd 4098 	ldmia.w	sp!, {r3, r4, r7, lr}
 8013b94:	b004      	add	sp, #16
 8013b96:	4770      	bx	lr
 8013b98:	20002f8c 	.word	0x20002f8c

08013b9c <rfalIsoDepStartApduTransceive>:
 
 
/*******************************************************************************/
ReturnCode rfalIsoDepStartApduTransceive( rfalIsoDepApduTxRxParam param )
{
 8013b9c:	b084      	sub	sp, #16
 8013b9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013ba0:	b093      	sub	sp, #76	@ 0x4c
 8013ba2:	af08      	add	r7, sp, #32
 8013ba4:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8013ba8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    rfalIsoDepTxRxParam txRxParam;
    
    /* Initialize and store APDU context */
    gIsoDep.APDUParam = param;
 8013bac:	4b25      	ldr	r3, [pc, #148]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bae:	f103 0490 	add.w	r4, r3, #144	@ 0x90
 8013bb2:	f107 0540 	add.w	r5, r7, #64	@ 0x40
 8013bb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013bb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013bbe:	682b      	ldr	r3, [r5, #0]
 8013bc0:	6023      	str	r3, [r4, #0]
    gIsoDep.APDUTxPos = 0;
 8013bc2:	4b20      	ldr	r3, [pc, #128]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bc4:	2200      	movs	r2, #0
 8013bc6:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
    gIsoDep.APDURxPos = 0;
 8013bca:	4b1e      	ldr	r3, [pc, #120]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bcc:	2200      	movs	r2, #0
 8013bce:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
    
    /* Assign current FSx to calculate INF length (only change the FSx from activation if no to Keep) */
    gIsoDep.ourFsx = (( param.ourFSx != RFAL_ISODEP_FSX_KEEP ) ? param.ourFSx : gIsoDep.ourFsx);
 8013bd2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8013bd6:	2bff      	cmp	r3, #255	@ 0xff
 8013bd8:	d002      	beq.n	8013be0 <rfalIsoDepStartApduTransceive+0x44>
 8013bda:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8013bde:	e001      	b.n	8013be4 <rfalIsoDepStartApduTransceive+0x48>
 8013be0:	4b18      	ldr	r3, [pc, #96]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013be2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8013be4:	4a17      	ldr	r2, [pc, #92]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013be6:	84d3      	strh	r3, [r2, #38]	@ 0x26
    gIsoDep.fsx    = param.FSx;
 8013be8:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8013bec:	4b15      	ldr	r3, [pc, #84]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bee:	829a      	strh	r2, [r3, #20]
    
    /* Convert APDU TxRxParams to I-Block TxRxParams */
    rfalIsoDepApdu2IBLockParam( gIsoDep.APDUParam, &txRxParam, gIsoDep.APDUTxPos, gIsoDep.APDURxPos );
 8013bf0:	4b14      	ldr	r3, [pc, #80]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bf2:	f8b3 30b4 	ldrh.w	r3, [r3, #180]	@ 0xb4
 8013bf6:	4a13      	ldr	r2, [pc, #76]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bf8:	f8b2 20b6 	ldrh.w	r2, [r2, #182]	@ 0xb6
 8013bfc:	4e11      	ldr	r6, [pc, #68]	@ (8013c44 <rfalIsoDepStartApduTransceive+0xa8>)
 8013bfe:	9207      	str	r2, [sp, #28]
 8013c00:	9306      	str	r3, [sp, #24]
 8013c02:	1d3b      	adds	r3, r7, #4
 8013c04:	9305      	str	r3, [sp, #20]
 8013c06:	466d      	mov	r5, sp
 8013c08:	f106 04a0 	add.w	r4, r6, #160	@ 0xa0
 8013c0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013c0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013c10:	6823      	ldr	r3, [r4, #0]
 8013c12:	602b      	str	r3, [r5, #0]
 8013c14:	f106 0390 	add.w	r3, r6, #144	@ 0x90
 8013c18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013c1a:	f7ff ff77 	bl	8013b0c <rfalIsoDepApdu2IBLockParam>
    
    return rfalIsoDepStartTransceive( txRxParam );
 8013c1e:	466d      	mov	r5, sp
 8013c20:	f107 0414 	add.w	r4, r7, #20
 8013c24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013c26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013c28:	6823      	ldr	r3, [r4, #0]
 8013c2a:	602b      	str	r3, [r5, #0]
 8013c2c:	1d3b      	adds	r3, r7, #4
 8013c2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013c30:	f7fe fd02 	bl	8012638 <rfalIsoDepStartTransceive>
 8013c34:	4603      	mov	r3, r0
}
 8013c36:	4618      	mov	r0, r3
 8013c38:	372c      	adds	r7, #44	@ 0x2c
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013c40:	b004      	add	sp, #16
 8013c42:	4770      	bx	lr
 8013c44:	20002ed4 	.word	0x20002ed4

08013c48 <rfalIsoDepGetApduTransceiveStatus>:
 
 
/*******************************************************************************/
ReturnCode rfalIsoDepGetApduTransceiveStatus( void )
{
 8013c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013c4a:	b093      	sub	sp, #76	@ 0x4c
 8013c4c:	af08      	add	r7, sp, #32
    ReturnCode          ret;
    rfalIsoDepTxRxParam txRxParam;
    
    ret = rfalIsoDepGetTransceiveStatus();
 8013c4e:	f7fe fd5f 	bl	8012710 <rfalIsoDepGetTransceiveStatus>
 8013c52:	4603      	mov	r3, r0
 8013c54:	84fb      	strh	r3, [r7, #38]	@ 0x26
    switch( ret )
 8013c56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d004      	beq.n	8013c66 <rfalIsoDepGetApduTransceiveStatus+0x1e>
 8013c5c:	2b0d      	cmp	r3, #13
 8013c5e:	d04e      	beq.n	8013cfe <rfalIsoDepGetApduTransceiveStatus+0xb6>
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
        
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8013c60:	bf00      	nop
    }
    
    return ret;
 8013c62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013c64:	e097      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
            if( gIsoDep.isTxChaining )
 8013c66:	4b4e      	ldr	r3, [pc, #312]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c68:	7d9b      	ldrb	r3, [r3, #22]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d047      	beq.n	8013cfe <rfalIsoDepGetApduTransceiveStatus+0xb6>
                gIsoDep.APDUTxPos += gIsoDep.txBufLen;
 8013c6e:	4b4c      	ldr	r3, [pc, #304]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c70:	f8b3 20b4 	ldrh.w	r2, [r3, #180]	@ 0xb4
 8013c74:	4b4a      	ldr	r3, [pc, #296]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c76:	8c1b      	ldrh	r3, [r3, #32]
 8013c78:	4413      	add	r3, r2
 8013c7a:	b29a      	uxth	r2, r3
 8013c7c:	4b48      	ldr	r3, [pc, #288]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c7e:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
                rfalIsoDepApdu2IBLockParam( gIsoDep.APDUParam, &txRxParam, gIsoDep.APDUTxPos, gIsoDep.APDURxPos );
 8013c82:	4b47      	ldr	r3, [pc, #284]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c84:	f8b3 30b4 	ldrh.w	r3, [r3, #180]	@ 0xb4
 8013c88:	4a45      	ldr	r2, [pc, #276]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c8a:	f8b2 20b6 	ldrh.w	r2, [r2, #182]	@ 0xb6
 8013c8e:	4e44      	ldr	r6, [pc, #272]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013c90:	9207      	str	r2, [sp, #28]
 8013c92:	9306      	str	r3, [sp, #24]
 8013c94:	463b      	mov	r3, r7
 8013c96:	9305      	str	r3, [sp, #20]
 8013c98:	466d      	mov	r5, sp
 8013c9a:	f106 04a0 	add.w	r4, r6, #160	@ 0xa0
 8013c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013ca2:	6823      	ldr	r3, [r4, #0]
 8013ca4:	602b      	str	r3, [r5, #0]
 8013ca6:	f106 0390 	add.w	r3, r6, #144	@ 0x90
 8013caa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013cac:	f7ff ff2e 	bl	8013b0c <rfalIsoDepApdu2IBLockParam>
                if( txRxParam.txBufLen > 0U )      /* MISRA 21.18 */
 8013cb0:	88bb      	ldrh	r3, [r7, #4]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	d00f      	beq.n	8013cd6 <rfalIsoDepGetApduTransceiveStatus+0x8e>
                    RFAL_MEMCPY( gIsoDep.APDUParam.txBuf->apdu, &gIsoDep.APDUParam.txBuf->apdu[gIsoDep.APDUTxPos], txRxParam.txBufLen );
 8013cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013cbc:	1cd8      	adds	r0, r3, #3
 8013cbe:	4b38      	ldr	r3, [pc, #224]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013cc4:	4a36      	ldr	r2, [pc, #216]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013cc6:	f8b2 20b4 	ldrh.w	r2, [r2, #180]	@ 0xb4
 8013cca:	4413      	add	r3, r2
 8013ccc:	3303      	adds	r3, #3
 8013cce:	88ba      	ldrh	r2, [r7, #4]
 8013cd0:	4619      	mov	r1, r3
 8013cd2:	f008 fbeb 	bl	801c4ac <memcpy>
                RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartTransceive( txRxParam ) );
 8013cd6:	466d      	mov	r5, sp
 8013cd8:	f107 0410 	add.w	r4, r7, #16
 8013cdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013cde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013ce0:	6823      	ldr	r3, [r4, #0]
 8013ce2:	602b      	str	r3, [r5, #0]
 8013ce4:	463b      	mov	r3, r7
 8013ce6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013ce8:	f7fe fca6 	bl	8012638 <rfalIsoDepStartTransceive>
 8013cec:	4603      	mov	r3, r0
 8013cee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8013cf0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d001      	beq.n	8013cfa <rfalIsoDepGetApduTransceiveStatus+0xb2>
 8013cf6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013cf8:	e04d      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
                return RFAL_ERR_BUSY;
 8013cfa:	2302      	movs	r3, #2
 8013cfc:	e04b      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
            if( gIsoDep.APDUParam.rxLen == NULL )
 8013cfe:	4b28      	ldr	r3, [pc, #160]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d106      	bne.n	8013d16 <rfalIsoDepGetApduTransceiveStatus+0xce>
                if( ret == RFAL_ERR_AGAIN  )
 8013d08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013d0a:	2b0d      	cmp	r3, #13
 8013d0c:	d101      	bne.n	8013d12 <rfalIsoDepGetApduTransceiveStatus+0xca>
                    return RFAL_ERR_NOTSUPP;
 8013d0e:	2318      	movs	r3, #24
 8013d10:	e041      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
                return RFAL_ERR_NONE;
 8013d12:	2300      	movs	r3, #0
 8013d14:	e03f      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
            if( *gIsoDep.APDUParam.rxLen > 0U )    /* MISRA 21.18 */
 8013d16:	4b22      	ldr	r3, [pc, #136]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013d1c:	881b      	ldrh	r3, [r3, #0]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d02c      	beq.n	8013d7c <rfalIsoDepGetApduTransceiveStatus+0x134>
                if( (gIsoDep.APDURxPos + (*gIsoDep.APDUParam.rxLen)) > (uint16_t)RFAL_FEATURE_ISO_DEP_APDU_MAX_LEN )
 8013d22:	4b1f      	ldr	r3, [pc, #124]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d24:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	@ 0xb6
 8013d28:	461a      	mov	r2, r3
 8013d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013d30:	881b      	ldrh	r3, [r3, #0]
 8013d32:	4413      	add	r3, r2
 8013d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013d38:	dd01      	ble.n	8013d3e <rfalIsoDepGetApduTransceiveStatus+0xf6>
                    return RFAL_ERR_NOMEM;
 8013d3a:	2301      	movs	r3, #1
 8013d3c:	e02b      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
                RFAL_MEMCPY( &gIsoDep.APDUParam.rxBuf->apdu[gIsoDep.APDURxPos], gIsoDep.APDUParam.tmpBuf->inf, *gIsoDep.APDUParam.rxLen );
 8013d3e:	4b18      	ldr	r3, [pc, #96]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8013d44:	4a16      	ldr	r2, [pc, #88]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d46:	f8b2 20b6 	ldrh.w	r2, [r2, #182]	@ 0xb6
 8013d4a:	4413      	add	r3, r2
 8013d4c:	1cd8      	adds	r0, r3, #3
 8013d4e:	4b14      	ldr	r3, [pc, #80]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013d54:	1cd9      	adds	r1, r3, #3
 8013d56:	4b12      	ldr	r3, [pc, #72]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d58:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013d5c:	881b      	ldrh	r3, [r3, #0]
 8013d5e:	461a      	mov	r2, r3
 8013d60:	f008 fba4 	bl	801c4ac <memcpy>
                gIsoDep.APDURxPos += *gIsoDep.APDUParam.rxLen;
 8013d64:	4b0e      	ldr	r3, [pc, #56]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d66:	f8b3 20b6 	ldrh.w	r2, [r3, #182]	@ 0xb6
 8013d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013d70:	881b      	ldrh	r3, [r3, #0]
 8013d72:	4413      	add	r3, r2
 8013d74:	b29a      	uxth	r2, r3
 8013d76:	4b0a      	ldr	r3, [pc, #40]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d78:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
            *gIsoDep.APDUParam.rxLen = gIsoDep.APDURxPos;
 8013d7c:	4b08      	ldr	r3, [pc, #32]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8013d82:	4a07      	ldr	r2, [pc, #28]	@ (8013da0 <rfalIsoDepGetApduTransceiveStatus+0x158>)
 8013d84:	f8b2 20b6 	ldrh.w	r2, [r2, #182]	@ 0xb6
 8013d88:	801a      	strh	r2, [r3, #0]
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
 8013d8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013d8c:	2b0d      	cmp	r3, #13
 8013d8e:	d101      	bne.n	8013d94 <rfalIsoDepGetApduTransceiveStatus+0x14c>
 8013d90:	2302      	movs	r3, #2
 8013d92:	e000      	b.n	8013d96 <rfalIsoDepGetApduTransceiveStatus+0x14e>
 8013d94:	2300      	movs	r3, #0
 }
 8013d96:	4618      	mov	r0, r3
 8013d98:	372c      	adds	r7, #44	@ 0x2c
 8013d9a:	46bd      	mov	sp, r7
 8013d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013d9e:	bf00      	nop
 8013da0:	20002ed4 	.word	0x20002ed4

08013da4 <rfalNfcInitialize>:
#endif /* RFAL_FEATURE_LISTEN_MODE*/


/*******************************************************************************/
ReturnCode rfalNfcInitialize( void )
{
 8013da4:	b580      	push	{r7, lr}
 8013da6:	b082      	sub	sp, #8
 8013da8:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    gNfcDev.state = RFAL_NFC_STATE_NOTINIT;
 8013daa:	4b0e      	ldr	r3, [pc, #56]	@ (8013de4 <rfalNfcInitialize+0x40>)
 8013dac:	2200      	movs	r2, #0
 8013dae:	701a      	strb	r2, [r3, #0]
    
    rfalAnalogConfigInitialize();              /* Initialize RFAL's Analog Configs */
 8013db0:	f7fc fe74 	bl	8010a9c <rfalAnalogConfigInitialize>
    RFAL_EXIT_ON_ERR( err, rfalInitialize() ); /* Initialize RFAL */
 8013db4:	f7ed fe80 	bl	8001ab8 <rfalInitialize>
 8013db8:	4603      	mov	r3, r0
 8013dba:	80fb      	strh	r3, [r7, #6]
 8013dbc:	88fb      	ldrh	r3, [r7, #6]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d001      	beq.n	8013dc6 <rfalNfcInitialize+0x22>
 8013dc2:	88fb      	ldrh	r3, [r7, #6]
 8013dc4:	e009      	b.n	8013dda <rfalNfcInitialize+0x36>
    
    RFAL_MEMSET( &gNfcDev, 0x00, sizeof(gNfcDev) );
 8013dc6:	f640 024c 	movw	r2, #2124	@ 0x84c
 8013dca:	2100      	movs	r1, #0
 8013dcc:	4805      	ldr	r0, [pc, #20]	@ (8013de4 <rfalNfcInitialize+0x40>)
 8013dce:	f008 fb39 	bl	801c444 <memset>
    
    gNfcDev.state = RFAL_NFC_STATE_IDLE;       /* Go to initialized */
 8013dd2:	4b04      	ldr	r3, [pc, #16]	@ (8013de4 <rfalNfcInitialize+0x40>)
 8013dd4:	2201      	movs	r2, #1
 8013dd6:	701a      	strb	r2, [r3, #0]
    return RFAL_ERR_NONE;
 8013dd8:	2300      	movs	r3, #0
}
 8013dda:	4618      	mov	r0, r3
 8013ddc:	3708      	adds	r7, #8
 8013dde:	46bd      	mov	sp, r7
 8013de0:	bd80      	pop	{r7, pc}
 8013de2:	bf00      	nop
 8013de4:	20002f90 	.word	0x20002f90

08013de8 <rfalNfcDiscover>:

/*******************************************************************************/
ReturnCode rfalNfcDiscover( const rfalNfcDiscoverParam *disParams )
{
 8013de8:	b580      	push	{r7, lr}
 8013dea:	b082      	sub	sp, #8
 8013dec:	af00      	add	r7, sp, #0
 8013dee:	6078      	str	r0, [r7, #4]
    /* Check if initialization has been performed */
    if( gNfcDev.state != RFAL_NFC_STATE_IDLE )
 8013df0:	4b51      	ldr	r3, [pc, #324]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013df2:	781b      	ldrb	r3, [r3, #0]
 8013df4:	2b01      	cmp	r3, #1
 8013df6:	d001      	beq.n	8013dfc <rfalNfcDiscover+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 8013df8:	2321      	movs	r3, #33	@ 0x21
 8013dfa:	e099      	b.n	8013f30 <rfalNfcDiscover+0x148>
    }
    
    /* Check valid parameters */
    if( (disParams == NULL) || (disParams->devLimit > RFAL_NFC_MAX_DEVICES) || (disParams->devLimit == 0U)                                                 || 
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d02d      	beq.n	8013e5e <rfalNfcDiscover+0x76>
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	7a1b      	ldrb	r3, [r3, #8]
 8013e06:	2b05      	cmp	r3, #5
 8013e08:	d829      	bhi.n	8013e5e <rfalNfcDiscover+0x76>
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	7a1b      	ldrb	r3, [r3, #8]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d025      	beq.n	8013e5e <rfalNfcDiscover+0x76>
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	7a5b      	ldrb	r3, [r3, #9]
    if( (disParams == NULL) || (disParams->devLimit > RFAL_NFC_MAX_DEVICES) || (disParams->devLimit == 0U)                                                 || 
 8013e16:	2b04      	cmp	r3, #4
 8013e18:	d903      	bls.n	8013e22 <rfalNfcDiscover+0x3a>
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	7a5b      	ldrb	r3, [r3, #9]
 8013e1e:	2bff      	cmp	r3, #255	@ 0xff
 8013e20:	d11d      	bne.n	8013e5e <rfalNfcDiscover+0x76>
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	885b      	ldrh	r3, [r3, #2]
 8013e26:	f003 0304 	and.w	r3, r3, #4
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d007      	beq.n	8013e3e <rfalNfcDiscover+0x56>
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	7a9b      	ldrb	r3, [r3, #10]
 8013e32:	2b01      	cmp	r3, #1
 8013e34:	d003      	beq.n	8013e3e <rfalNfcDiscover+0x56>
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	7a9b      	ldrb	r3, [r3, #10]
 8013e3a:	2b02      	cmp	r3, #2
 8013e3c:	d10f      	bne.n	8013e5e <rfalNfcDiscover+0x76>
        ( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && (disParams->ap2pBR > RFAL_BR_424)) || (disParams->GBLen > RFAL_NFCDEP_GB_MAX_LEN) )  )
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	885b      	ldrh	r3, [r3, #2]
 8013e42:	f003 0310 	and.w	r3, r3, #16
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d004      	beq.n	8013e54 <rfalNfcDiscover+0x6c>
        ( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && (disParams->ap2pBR > RFAL_BR_424)) || (disParams->GBLen > RFAL_NFCDEP_GB_MAX_LEN) )  )
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8013e50:	2b02      	cmp	r3, #2
 8013e52:	d804      	bhi.n	8013e5e <rfalNfcDiscover+0x76>
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013e5a:	2b30      	cmp	r3, #48	@ 0x30
 8013e5c:	d901      	bls.n	8013e62 <rfalNfcDiscover+0x7a>
    {
        return RFAL_ERR_PARAM;
 8013e5e:	2307      	movs	r3, #7
 8013e60:	e066      	b.n	8013f30 <rfalNfcDiscover+0x148>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCF)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_V) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCV)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCB)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_SUPPORT_MODE_POLL_ACTIVE_P2P)))   ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCA)))       ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCB)))       ||
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	885b      	ldrh	r3, [r3, #2]
 8013e66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCA)))         ||
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d001      	beq.n	8013e72 <rfalNfcDiscover+0x8a>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCF)))       ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) && (!((bool)RFAL_SUPPORT_MODE_LISTEN_ACTIVE_P2P)))    )
    {
        return RFAL_ERR_NOTSUPP;   /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset  */ 
 8013e6e:	2318      	movs	r3, #24
 8013e70:	e05e      	b.n	8013f30 <rfalNfcDiscover+0x148>
    }
    
    /* Initialize context for discovery */
    gNfcDev.activeDev       = NULL;
 8013e72:	4b31      	ldr	r3, [pc, #196]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e74:	2200      	movs	r2, #0
 8013e76:	60da      	str	r2, [r3, #12]
    gNfcDev.techsFound      = RFAL_NFC_TECH_NONE;
 8013e78:	4b2f      	ldr	r3, [pc, #188]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	805a      	strh	r2, [r3, #2]
    gNfcDev.techDctCnt      = 0;
 8013e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e80:	2200      	movs	r2, #0
 8013e82:	80da      	strh	r2, [r3, #6]
    gNfcDev.devCnt          = 0;
 8013e84:	4b2c      	ldr	r3, [pc, #176]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e86:	2200      	movs	r2, #0
 8013e88:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
    gNfcDev.deactType       = RFAL_NFC_DEACTIVATE_DISCOVERY;
 8013e8c:	4b2a      	ldr	r3, [pc, #168]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e8e:	2202      	movs	r2, #2
 8013e90:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
    gNfcDev.isTechInit      = false;
 8013e94:	4b28      	ldr	r3, [pc, #160]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e96:	2200      	movs	r2, #0
 8013e98:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    gNfcDev.isFieldOn       = false;
 8013e9c:	4b26      	ldr	r3, [pc, #152]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013e9e:	2200      	movs	r2, #0
 8013ea0:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
    gNfcDev.isDeactivating  = false;
 8013ea4:	4b24      	ldr	r3, [pc, #144]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ea6:	2200      	movs	r2, #0
 8013ea8:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    gNfcDev.disc            = *disParams;
 8013eac:	4b22      	ldr	r3, [pc, #136]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013eae:	687a      	ldr	r2, [r7, #4]
 8013eb0:	3310      	adds	r3, #16
 8013eb2:	4611      	mov	r1, r2
 8013eb4:	22b0      	movs	r2, #176	@ 0xb0
 8013eb6:	4618      	mov	r0, r3
 8013eb8:	f008 faf8 	bl	801c4ac <memcpy>
    
    
    /* Calculate Listen Mask */
    gNfcDev.lmMask  = 0U;
 8013ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ebe:	2200      	movs	r2, #0
 8013ec0:	f8c3 2324 	str.w	r2, [r3, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U) ? RFAL_LM_MASK_NFCA : 0U);
 8013ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ec6:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 8013eca:	4b1b      	ldr	r3, [pc, #108]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ecc:	8a5b      	ldrh	r3, [r3, #18]
 8013ece:	089b      	lsrs	r3, r3, #2
 8013ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013ed4:	4313      	orrs	r3, r2
 8013ed6:	4a18      	ldr	r2, [pc, #96]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ed8:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U) ? RFAL_LM_MASK_NFCB : 0U);
 8013edc:	4b16      	ldr	r3, [pc, #88]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ede:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 8013ee2:	4b15      	ldr	r3, [pc, #84]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ee4:	8a5b      	ldrh	r3, [r3, #18]
 8013ee6:	089b      	lsrs	r3, r3, #2
 8013ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013eec:	4313      	orrs	r3, r2
 8013eee:	4a12      	ldr	r2, [pc, #72]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ef0:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U) ? RFAL_LM_MASK_NFCF : 0U);
 8013ef4:	4b10      	ldr	r3, [pc, #64]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013ef6:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 8013efa:	4b0f      	ldr	r3, [pc, #60]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013efc:	8a5b      	ldrh	r3, [r3, #18]
 8013efe:	089b      	lsrs	r3, r3, #2
 8013f00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8013f04:	4313      	orrs	r3, r2
 8013f06:	4a0c      	ldr	r2, [pc, #48]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013f08:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) ? RFAL_LM_MASK_ACTIVE_P2P : 0U);
 8013f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013f0e:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 8013f12:	4b09      	ldr	r3, [pc, #36]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013f14:	8a5b      	ldrh	r3, [r3, #18]
 8013f16:	b21b      	sxth	r3, r3
 8013f18:	109b      	asrs	r3, r3, #2
 8013f1a:	b21b      	sxth	r3, r3
 8013f1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013f20:	4313      	orrs	r3, r2
 8013f22:	4a05      	ldr	r2, [pc, #20]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013f24:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    {
        return RFAL_ERR_DISABLED;
    }
#endif
    
    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;
 8013f28:	4b03      	ldr	r3, [pc, #12]	@ (8013f38 <rfalNfcDiscover+0x150>)
 8013f2a:	2202      	movs	r2, #2
 8013f2c:	701a      	strb	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 8013f2e:	2300      	movs	r3, #0
}
 8013f30:	4618      	mov	r0, r3
 8013f32:	3708      	adds	r7, #8
 8013f34:	46bd      	mov	sp, r7
 8013f36:	bd80      	pop	{r7, pc}
 8013f38:	20002f90 	.word	0x20002f90

08013f3c <rfalNfcDeactivate>:

/*******************************************************************************/
ReturnCode rfalNfcDeactivate( rfalNfcDeactivateType deactType )
{
 8013f3c:	b580      	push	{r7, lr}
 8013f3e:	b084      	sub	sp, #16
 8013f40:	af00      	add	r7, sp, #0
 8013f42:	4603      	mov	r3, r0
 8013f44:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;

    /* Check for valid state */
    if( (gNfcDev.state <= RFAL_NFC_STATE_IDLE) || ((deactType == RFAL_NFC_DEACTIVATE_SLEEP) && ((gNfcDev.state < RFAL_NFC_STATE_ACTIVATED) || (gNfcDev.activeDev == NULL))) )
 8013f46:	4b23      	ldr	r3, [pc, #140]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f48:	781b      	ldrb	r3, [r3, #0]
 8013f4a:	2b01      	cmp	r3, #1
 8013f4c:	d90a      	bls.n	8013f64 <rfalNfcDeactivate+0x28>
 8013f4e:	79fb      	ldrb	r3, [r7, #7]
 8013f50:	2b01      	cmp	r3, #1
 8013f52:	d109      	bne.n	8013f68 <rfalNfcDeactivate+0x2c>
 8013f54:	4b1f      	ldr	r3, [pc, #124]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f56:	781b      	ldrb	r3, [r3, #0]
 8013f58:	2b1d      	cmp	r3, #29
 8013f5a:	d903      	bls.n	8013f64 <rfalNfcDeactivate+0x28>
 8013f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f5e:	68db      	ldr	r3, [r3, #12]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d101      	bne.n	8013f68 <rfalNfcDeactivate+0x2c>
    {
        return RFAL_ERR_WRONG_STATE;
 8013f64:	2321      	movs	r3, #33	@ 0x21
 8013f66:	e030      	b.n	8013fca <rfalNfcDeactivate+0x8e>
    }
    
    /* Check valid paramters for the deactivation types */
    if( ( (deactType == RFAL_NFC_DEACTIVATE_SLEEP) && rfalNfcIsRemDevPoller(gNfcDev.activeDev->type) )       || 
 8013f68:	79fb      	ldrb	r3, [r7, #7]
 8013f6a:	2b01      	cmp	r3, #1
 8013f6c:	d109      	bne.n	8013f82 <rfalNfcDeactivate+0x46>
 8013f6e:	4b19      	ldr	r3, [pc, #100]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f70:	68db      	ldr	r3, [r3, #12]
 8013f72:	781b      	ldrb	r3, [r3, #0]
 8013f74:	2b09      	cmp	r3, #9
 8013f76:	d904      	bls.n	8013f82 <rfalNfcDeactivate+0x46>
 8013f78:	4b16      	ldr	r3, [pc, #88]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f7a:	68db      	ldr	r3, [r3, #12]
 8013f7c:	781b      	ldrb	r3, [r3, #0]
 8013f7e:	2b0f      	cmp	r3, #15
 8013f80:	d906      	bls.n	8013f90 <rfalNfcDeactivate+0x54>
 8013f82:	79fb      	ldrb	r3, [r7, #7]
 8013f84:	2b02      	cmp	r3, #2
 8013f86:	d105      	bne.n	8013f94 <rfalNfcDeactivate+0x58>
        ( (deactType == RFAL_NFC_DEACTIVATE_DISCOVERY)  && (gNfcDev.disc.techs2Find == RFAL_NFC_TECH_NONE) )    )
 8013f88:	4b12      	ldr	r3, [pc, #72]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f8a:	8a5b      	ldrh	r3, [r3, #18]
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d101      	bne.n	8013f94 <rfalNfcDeactivate+0x58>
    {
        return RFAL_ERR_PARAM;
 8013f90:	2307      	movs	r3, #7
 8013f92:	e01a      	b.n	8013fca <rfalNfcDeactivate+0x8e>
    }

    gNfcDev.deactType = deactType;
 8013f94:	4a0f      	ldr	r2, [pc, #60]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013f96:	79fb      	ldrb	r3, [r7, #7]
 8013f98:	f882 3322 	strb.w	r3, [r2, #802]	@ 0x322
    
    /* Check if Discovery is to continue afterwards or back to Select */
    if( (deactType == RFAL_NFC_DEACTIVATE_DISCOVERY) || (deactType == RFAL_NFC_DEACTIVATE_SLEEP) )
 8013f9c:	79fb      	ldrb	r3, [r7, #7]
 8013f9e:	2b02      	cmp	r3, #2
 8013fa0:	d002      	beq.n	8013fa8 <rfalNfcDeactivate+0x6c>
 8013fa2:	79fb      	ldrb	r3, [r7, #7]
 8013fa4:	2b01      	cmp	r3, #1
 8013fa6:	d103      	bne.n	8013fb0 <rfalNfcDeactivate+0x74>
    {
        /* If so let the state machine continue*/
        gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;
 8013fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013faa:	2222      	movs	r2, #34	@ 0x22
 8013fac:	701a      	strb	r2, [r3, #0]
 8013fae:	e00b      	b.n	8013fc8 <rfalNfcDeactivate+0x8c>
    }
    else
    {
        /* Otherwise deactivate immediately and go to IDLE */
        rfalRunBlocking( ret, rfalNfcDeactivation() );
 8013fb0:	f002 f978 	bl	80162a4 <rfalNfcDeactivation>
 8013fb4:	4603      	mov	r3, r0
 8013fb6:	81fb      	strh	r3, [r7, #14]
 8013fb8:	f7ee fdc2 	bl	8002b40 <rfalWorker>
 8013fbc:	89fb      	ldrh	r3, [r7, #14]
 8013fbe:	2b02      	cmp	r3, #2
 8013fc0:	d0f6      	beq.n	8013fb0 <rfalNfcDeactivate+0x74>
        gNfcDev.state = RFAL_NFC_STATE_IDLE;
 8013fc2:	4b04      	ldr	r3, [pc, #16]	@ (8013fd4 <rfalNfcDeactivate+0x98>)
 8013fc4:	2201      	movs	r2, #1
 8013fc6:	701a      	strb	r2, [r3, #0]
    }
    
    return RFAL_ERR_NONE;
 8013fc8:	2300      	movs	r3, #0
}
 8013fca:	4618      	mov	r0, r3
 8013fcc:	3710      	adds	r7, #16
 8013fce:	46bd      	mov	sp, r7
 8013fd0:	bd80      	pop	{r7, pc}
 8013fd2:	bf00      	nop
 8013fd4:	20002f90 	.word	0x20002f90

08013fd8 <rfalNfcGetState>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
rfalNfcState rfalNfcGetState( void )
{
 8013fd8:	b480      	push	{r7}
 8013fda:	af00      	add	r7, sp, #0
    return gNfcDev.state;
 8013fdc:	4b03      	ldr	r3, [pc, #12]	@ (8013fec <rfalNfcGetState+0x14>)
 8013fde:	781b      	ldrb	r3, [r3, #0]
}
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	46bd      	mov	sp, r7
 8013fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fe8:	4770      	bx	lr
 8013fea:	bf00      	nop
 8013fec:	20002f90 	.word	0x20002f90

08013ff0 <rfalNfcGetActiveDevice>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
ReturnCode rfalNfcGetActiveDevice( rfalNfcDevice **dev )
{
 8013ff0:	b480      	push	{r7}
 8013ff2:	b083      	sub	sp, #12
 8013ff4:	af00      	add	r7, sp, #0
 8013ff6:	6078      	str	r0, [r7, #4]
    /* Check for valid state */
    if( gNfcDev.state < RFAL_NFC_STATE_ACTIVATED )
 8013ff8:	4b10      	ldr	r3, [pc, #64]	@ (801403c <rfalNfcGetActiveDevice+0x4c>)
 8013ffa:	781b      	ldrb	r3, [r3, #0]
 8013ffc:	2b1d      	cmp	r3, #29
 8013ffe:	d801      	bhi.n	8014004 <rfalNfcGetActiveDevice+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 8014000:	2321      	movs	r3, #33	@ 0x21
 8014002:	e014      	b.n	801402e <rfalNfcGetActiveDevice+0x3e>
    }
    
    /* Check valid parameter */
    if( dev == NULL )
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	2b00      	cmp	r3, #0
 8014008:	d101      	bne.n	801400e <rfalNfcGetActiveDevice+0x1e>
    {
        return RFAL_ERR_PARAM;
 801400a:	2307      	movs	r3, #7
 801400c:	e00f      	b.n	801402e <rfalNfcGetActiveDevice+0x3e>
    }
    
    /* Check for valid state */
    if( (gNfcDev.devCnt == 0U) || (gNfcDev.activeDev == NULL)  )
 801400e:	4b0b      	ldr	r3, [pc, #44]	@ (801403c <rfalNfcGetActiveDevice+0x4c>)
 8014010:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014014:	2b00      	cmp	r3, #0
 8014016:	d003      	beq.n	8014020 <rfalNfcGetActiveDevice+0x30>
 8014018:	4b08      	ldr	r3, [pc, #32]	@ (801403c <rfalNfcGetActiveDevice+0x4c>)
 801401a:	68db      	ldr	r3, [r3, #12]
 801401c:	2b00      	cmp	r3, #0
 801401e:	d101      	bne.n	8014024 <rfalNfcGetActiveDevice+0x34>
    {
        return RFAL_ERR_REQUEST;
 8014020:	2305      	movs	r3, #5
 8014022:	e004      	b.n	801402e <rfalNfcGetActiveDevice+0x3e>
    }
    
    *dev = gNfcDev.activeDev;
 8014024:	4b05      	ldr	r3, [pc, #20]	@ (801403c <rfalNfcGetActiveDevice+0x4c>)
 8014026:	68da      	ldr	r2, [r3, #12]
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	601a      	str	r2, [r3, #0]
    return RFAL_ERR_NONE;
 801402c:	2300      	movs	r3, #0
}
 801402e:	4618      	mov	r0, r3
 8014030:	370c      	adds	r7, #12
 8014032:	46bd      	mov	sp, r7
 8014034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014038:	4770      	bx	lr
 801403a:	bf00      	nop
 801403c:	20002f90 	.word	0x20002f90

08014040 <rfalNfcWorker>:


/*******************************************************************************/
void rfalNfcWorker( void )
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b086      	sub	sp, #24
 8014044:	af04      	add	r7, sp, #16
    ReturnCode err;
   
    rfalWorker();                                                                     /* Execute RFAL process  */
 8014046:	f7ee fd7b 	bl	8002b40 <rfalWorker>
    
    switch( gNfcDev.state )
 801404a:	4bb0      	ldr	r3, [pc, #704]	@ (801430c <rfalNfcWorker+0x2cc>)
 801404c:	781b      	ldrb	r3, [r3, #0]
 801404e:	2b22      	cmp	r3, #34	@ 0x22
 8014050:	f200 8265 	bhi.w	801451e <rfalNfcWorker+0x4de>
 8014054:	a201      	add	r2, pc, #4	@ (adr r2, 801405c <rfalNfcWorker+0x1c>)
 8014056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801405a:	bf00      	nop
 801405c:	0801451f 	.word	0x0801451f
 8014060:	0801451f 	.word	0x0801451f
 8014064:	080140e9 	.word	0x080140e9
 8014068:	08014193 	.word	0x08014193
 801406c:	0801451f 	.word	0x0801451f
 8014070:	0801451f 	.word	0x0801451f
 8014074:	0801451f 	.word	0x0801451f
 8014078:	0801451f 	.word	0x0801451f
 801407c:	0801451f 	.word	0x0801451f
 8014080:	0801451f 	.word	0x0801451f
 8014084:	080141dd 	.word	0x080141dd
 8014088:	0801421f 	.word	0x0801421f
 801408c:	0801451f 	.word	0x0801451f
 8014090:	08014287 	.word	0x08014287
 8014094:	0801451f 	.word	0x0801451f
 8014098:	0801451f 	.word	0x0801451f
 801409c:	0801451f 	.word	0x0801451f
 80140a0:	0801451f 	.word	0x0801451f
 80140a4:	0801451f 	.word	0x0801451f
 80140a8:	0801451f 	.word	0x0801451f
 80140ac:	080143c1 	.word	0x080143c1
 80140b0:	0801443f 	.word	0x0801443f
 80140b4:	0801448b 	.word	0x0801448b
 80140b8:	0801448b 	.word	0x0801448b
 80140bc:	0801451f 	.word	0x0801451f
 80140c0:	0801451f 	.word	0x0801451f
 80140c4:	0801451f 	.word	0x0801451f
 80140c8:	0801451f 	.word	0x0801451f
 80140cc:	0801451f 	.word	0x0801451f
 80140d0:	0801451f 	.word	0x0801451f
 80140d4:	0801451f 	.word	0x0801451f
 80140d8:	08014315 	.word	0x08014315
 80140dc:	0801451f 	.word	0x0801451f
 80140e0:	0801451f 	.word	0x0801451f
 80140e4:	0801436f 	.word	0x0801436f
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_START_DISCOVERY:
        
            /* Initialize context for discovery cycle */
            gNfcDev.devCnt         = 0;
 80140e8:	4b88      	ldr	r3, [pc, #544]	@ (801430c <rfalNfcWorker+0x2cc>)
 80140ea:	2200      	movs	r2, #0
 80140ec:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
            gNfcDev.selDevIdx      = 0;
 80140f0:	4b86      	ldr	r3, [pc, #536]	@ (801430c <rfalNfcWorker+0x2cc>)
 80140f2:	2200      	movs	r2, #0
 80140f4:	725a      	strb	r2, [r3, #9]
            gNfcDev.techsFound     = RFAL_NFC_TECH_NONE;
 80140f6:	4b85      	ldr	r3, [pc, #532]	@ (801430c <rfalNfcWorker+0x2cc>)
 80140f8:	2200      	movs	r2, #0
 80140fa:	805a      	strh	r2, [r3, #2]
            gNfcDev.techs2do       = gNfcDev.disc.techs2Find;
 80140fc:	4b83      	ldr	r3, [pc, #524]	@ (801430c <rfalNfcWorker+0x2cc>)
 80140fe:	8a5a      	ldrh	r2, [r3, #18]
 8014100:	4b82      	ldr	r3, [pc, #520]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014102:	809a      	strh	r2, [r3, #4]
            gNfcDev.state          = RFAL_NFC_STATE_POLL_TECHDETECT;
 8014104:	4b81      	ldr	r3, [pc, #516]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014106:	220a      	movs	r2, #10
 8014108:	701a      	strb	r2, [r3, #0]
            gNfcDev.isDeactivating = false;
 801410a:	4b80      	ldr	r3, [pc, #512]	@ (801430c <rfalNfcWorker+0x2cc>)
 801410c:	2200      	movs	r2, #0
 801410e:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
        
            /* Start total duration timer */
            platformTimerDestroy( gNfcDev.discTmr );
            gNfcDev.discTmr = (uint32_t)platformTimerCreate( gNfcDev.disc.totalDuration );
 8014112:	4b7e      	ldr	r3, [pc, #504]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014114:	8adb      	ldrh	r3, [r3, #22]
 8014116:	4618      	mov	r0, r3
 8014118:	f7f2 fd73 	bl	8006c02 <timerCalculateTimer>
 801411c:	4603      	mov	r3, r0
 801411e:	4a7b      	ldr	r2, [pc, #492]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014120:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
        
        #if RFAL_FEATURE_WAKEUP_MODE    
            /* Check if Low power Wake-Up is to be performed */
            if( (gNfcDev.disc.wakeupEnabled) && ((gNfcDev.techDctCnt == 0U) || (gNfcDev.techDctCnt >= gNfcDev.disc.wakeupNPolls)) )
 8014124:	4b79      	ldr	r3, [pc, #484]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014126:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 801412a:	2b00      	cmp	r3, #0
 801412c:	d01d      	beq.n	801416a <rfalNfcWorker+0x12a>
 801412e:	4b77      	ldr	r3, [pc, #476]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014130:	88db      	ldrh	r3, [r3, #6]
 8014132:	2b00      	cmp	r3, #0
 8014134:	d006      	beq.n	8014144 <rfalNfcWorker+0x104>
 8014136:	4b75      	ldr	r3, [pc, #468]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014138:	88da      	ldrh	r2, [r3, #6]
 801413a:	4b74      	ldr	r3, [pc, #464]	@ (801430c <rfalNfcWorker+0x2cc>)
 801413c:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8014140:	429a      	cmp	r2, r3
 8014142:	d312      	bcc.n	801416a <rfalNfcWorker+0x12a>
            {
                /* Initialize Low power Wake-up mode and wait */
                err = rfalWakeUpModeStart( (gNfcDev.disc.wakeupConfigDefault ? NULL : &gNfcDev.disc.wakeupConfig) );
 8014144:	4b71      	ldr	r3, [pc, #452]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014146:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 801414a:	2b00      	cmp	r3, #0
 801414c:	d001      	beq.n	8014152 <rfalNfcWorker+0x112>
 801414e:	2300      	movs	r3, #0
 8014150:	e000      	b.n	8014154 <rfalNfcWorker+0x114>
 8014152:	4b6f      	ldr	r3, [pc, #444]	@ (8014310 <rfalNfcWorker+0x2d0>)
 8014154:	4618      	mov	r0, r3
 8014156:	f7f1 f849 	bl	80051ec <rfalWakeUpModeStart>
 801415a:	4603      	mov	r3, r0
 801415c:	80fb      	strh	r3, [r7, #6]
                if( err == RFAL_ERR_NONE )
 801415e:	88fb      	ldrh	r3, [r7, #6]
 8014160:	2b00      	cmp	r3, #0
 8014162:	d102      	bne.n	801416a <rfalNfcWorker+0x12a>
                {
                    gNfcDev.state = RFAL_NFC_STATE_WAKEUP_MODE;
 8014164:	4b69      	ldr	r3, [pc, #420]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014166:	2203      	movs	r2, #3
 8014168:	701a      	strb	r2, [r3, #0]
                }
            }
            gNfcDev.techDctCnt++;
 801416a:	4b68      	ldr	r3, [pc, #416]	@ (801430c <rfalNfcWorker+0x2cc>)
 801416c:	88db      	ldrh	r3, [r3, #6]
 801416e:	3301      	adds	r3, #1
 8014170:	b29a      	uxth	r2, r3
 8014172:	4b66      	ldr	r3, [pc, #408]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014174:	80da      	strh	r2, [r3, #6]
            
        #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
            rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller that WU or Technology Detection has started  */
 8014176:	4b65      	ldr	r3, [pc, #404]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014178:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801417c:	2b00      	cmp	r3, #0
 801417e:	f000 81d0 	beq.w	8014522 <rfalNfcWorker+0x4e2>
 8014182:	4b62      	ldr	r3, [pc, #392]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014184:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014188:	4a60      	ldr	r2, [pc, #384]	@ (801430c <rfalNfcWorker+0x2cc>)
 801418a:	7812      	ldrb	r2, [r2, #0]
 801418c:	4610      	mov	r0, r2
 801418e:	4798      	blx	r3
            break;
 8014190:	e1c7      	b.n	8014522 <rfalNfcWorker+0x4e2>
        /*******************************************************************************/
        case RFAL_NFC_STATE_WAKEUP_MODE:
            
    #if RFAL_FEATURE_WAKEUP_MODE
            /* Check if the Wake-up mode has woke */
            if( rfalWakeUpModeHasWoke() )
 8014192:	f7f1 f9f5 	bl	8005580 <rfalWakeUpModeHasWoke>
 8014196:	4603      	mov	r3, r0
 8014198:	2b00      	cmp	r3, #0
 801419a:	f000 81c4 	beq.w	8014526 <rfalNfcWorker+0x4e6>
            {
                rfalWakeUpModeStop();                                                 /* Disable Wake-up mode           */
 801419e:	f7f1 fb85 	bl	80058ac <rfalWakeUpModeStop>
                gNfcDev.state      = RFAL_NFC_STATE_POLL_TECHDETECT;                  /* Go to Technology detection     */
 80141a2:	4b5a      	ldr	r3, [pc, #360]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141a4:	220a      	movs	r2, #10
 80141a6:	701a      	strb	r2, [r3, #0]
                gNfcDev.techDctCnt = 1;                                               /* Tech Detect counter (1 woke)   */
 80141a8:	4b58      	ldr	r3, [pc, #352]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141aa:	2201      	movs	r2, #1
 80141ac:	80da      	strh	r2, [r3, #6]
                
                /* (Re)Start total duration timer upon waking up */
                platformTimerDestroy( gNfcDev.discTmr );
                gNfcDev.discTmr = (uint32_t)platformTimerCreate( gNfcDev.disc.totalDuration );
 80141ae:	4b57      	ldr	r3, [pc, #348]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141b0:	8adb      	ldrh	r3, [r3, #22]
 80141b2:	4618      	mov	r0, r3
 80141b4:	f7f2 fd25 	bl	8006c02 <timerCalculateTimer>
 80141b8:	4603      	mov	r3, r0
 80141ba:	4a54      	ldr	r2, [pc, #336]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141bc:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
                
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller that WU has woke */
 80141c0:	4b52      	ldr	r3, [pc, #328]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	f000 81ad 	beq.w	8014526 <rfalNfcWorker+0x4e6>
 80141cc:	4b4f      	ldr	r3, [pc, #316]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80141d2:	4a4e      	ldr	r2, [pc, #312]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141d4:	7812      	ldrb	r2, [r2, #0]
 80141d6:	4610      	mov	r0, r2
 80141d8:	4798      	blx	r3
            }
    #endif /* RFAL_FEATURE_WAKEUP_MODE */

            break;
 80141da:	e1a4      	b.n	8014526 <rfalNfcWorker+0x4e6>
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_TECHDETECT:
        
            err = rfalNfcPollTechDetetection();                                       /* Perform Technology Detection                         */
 80141dc:	f000 fa4e 	bl	801467c <rfalNfcPollTechDetetection>
 80141e0:	4603      	mov	r3, r0
 80141e2:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )                                                /* Wait until all technologies are performed            */
 80141e4:	88fb      	ldrh	r3, [r7, #6]
 80141e6:	2b02      	cmp	r3, #2
 80141e8:	f000 819f 	beq.w	801452a <rfalNfcWorker+0x4ea>
            {
                if( ( err != RFAL_ERR_NONE) || (gNfcDev.techsFound == RFAL_NFC_TECH_NONE) )/* Check if any error occurred or no techs were found   */
 80141ec:	88fb      	ldrh	r3, [r7, #6]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d103      	bne.n	80141fa <rfalNfcWorker+0x1ba>
 80141f2:	4b46      	ldr	r3, [pc, #280]	@ (801430c <rfalNfcWorker+0x2cc>)
 80141f4:	885b      	ldrh	r3, [r3, #2]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d109      	bne.n	801420e <rfalNfcWorker+0x1ce>
                {
                    rfalFieldOff();
 80141fa:	f7ee fa1b 	bl	8002634 <rfalFieldOff>
                    gNfcDev.isFieldOn = false;
 80141fe:	4b43      	ldr	r3, [pc, #268]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014200:	2200      	movs	r2, #0
 8014202:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
                    gNfcDev.state     = RFAL_NFC_STATE_LISTEN_TECHDETECT;             /* Nothing found as poller, go to listener */
 8014206:	4b41      	ldr	r3, [pc, #260]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014208:	2214      	movs	r2, #20
 801420a:	701a      	strb	r2, [r3, #0]
                    break;
 801420c:	e1a2      	b.n	8014554 <rfalNfcWorker+0x514>
                }
                
                gNfcDev.techs2do = gNfcDev.techsFound;                                /* Store the found technologies for collision resolution */
 801420e:	4b3f      	ldr	r3, [pc, #252]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014210:	885a      	ldrh	r2, [r3, #2]
 8014212:	4b3e      	ldr	r3, [pc, #248]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014214:	809a      	strh	r2, [r3, #4]
                gNfcDev.state    = RFAL_NFC_STATE_POLL_COLAVOIDANCE;                  /* One or more devices found, go to Collision Avoidance  */
 8014216:	4b3d      	ldr	r3, [pc, #244]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014218:	220b      	movs	r2, #11
 801421a:	701a      	strb	r2, [r3, #0]
            }
            break;
 801421c:	e185      	b.n	801452a <rfalNfcWorker+0x4ea>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_COLAVOIDANCE:
        
            err = rfalNfcPollCollResolution();                                        /* Resolve any eventual collision                       */
 801421e:	f000 fd1f 	bl	8014c60 <rfalNfcPollCollResolution>
 8014222:	4603      	mov	r3, r0
 8014224:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )                                                /* Wait until all technologies are performed            */
 8014226:	88fb      	ldrh	r3, [r7, #6]
 8014228:	2b02      	cmp	r3, #2
 801422a:	f000 8180 	beq.w	801452e <rfalNfcWorker+0x4ee>
            {
                if( (err != RFAL_ERR_NONE) || (gNfcDev.devCnt == 0U) )                /* Check if any error occurred or no devices were found */
 801422e:	88fb      	ldrh	r3, [r7, #6]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d104      	bne.n	801423e <rfalNfcWorker+0x1fe>
 8014234:	4b35      	ldr	r3, [pc, #212]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014236:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 801423a:	2b00      	cmp	r3, #0
 801423c:	d107      	bne.n	801424e <rfalNfcWorker+0x20e>
                {
                    gNfcDev.deactType = RFAL_NFC_DEACTIVATE_DISCOVERY;
 801423e:	4b33      	ldr	r3, [pc, #204]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014240:	2202      	movs	r2, #2
 8014242:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
                    gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;
 8014246:	4b31      	ldr	r3, [pc, #196]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014248:	2222      	movs	r2, #34	@ 0x22
 801424a:	701a      	strb	r2, [r3, #0]
                    break;                                                            /* Unable to retrieve any device, restart loop          */
 801424c:	e182      	b.n	8014554 <rfalNfcWorker+0x514>
                }
                
                /* Check if more than one device has been found */
                if( gNfcDev.devCnt > 1U )
 801424e:	4b2f      	ldr	r3, [pc, #188]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014250:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014254:	2b01      	cmp	r3, #1
 8014256:	d90f      	bls.n	8014278 <rfalNfcWorker+0x238>
                {
                    /* If more than one device was found inform upper layer to choose which one to activate */
                    if( gNfcDev.disc.notifyCb != NULL )
 8014258:	4b2c      	ldr	r3, [pc, #176]	@ (801430c <rfalNfcWorker+0x2cc>)
 801425a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801425e:	2b00      	cmp	r3, #0
 8014260:	d00a      	beq.n	8014278 <rfalNfcWorker+0x238>
                    {
                        gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 8014262:	4b2a      	ldr	r3, [pc, #168]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014264:	220c      	movs	r2, #12
 8014266:	701a      	strb	r2, [r3, #0]
                        gNfcDev.disc.notifyCb( gNfcDev.state );
 8014268:	4b28      	ldr	r3, [pc, #160]	@ (801430c <rfalNfcWorker+0x2cc>)
 801426a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801426e:	4a27      	ldr	r2, [pc, #156]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014270:	7812      	ldrb	r2, [r2, #0]
 8014272:	4610      	mov	r0, r2
 8014274:	4798      	blx	r3
                        break;
 8014276:	e16d      	b.n	8014554 <rfalNfcWorker+0x514>
                    }
                }
                
                /* If only one device or no callback has been set, activate the first device found */
                gNfcDev.selDevIdx = 0U;
 8014278:	4b24      	ldr	r3, [pc, #144]	@ (801430c <rfalNfcWorker+0x2cc>)
 801427a:	2200      	movs	r2, #0
 801427c:	725a      	strb	r2, [r3, #9]
                gNfcDev.state = RFAL_NFC_STATE_POLL_ACTIVATION;
 801427e:	4b23      	ldr	r3, [pc, #140]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014280:	220d      	movs	r2, #13
 8014282:	701a      	strb	r2, [r3, #0]
            }
            break;
 8014284:	e153      	b.n	801452e <rfalNfcWorker+0x4ee>
        
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_ACTIVATION:
            
            err = rfalNfcPollActivation( gNfcDev.selDevIdx );
 8014286:	4b21      	ldr	r3, [pc, #132]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014288:	7a5b      	ldrb	r3, [r3, #9]
 801428a:	4618      	mov	r0, r3
 801428c:	f001 f948 	bl	8015520 <rfalNfcPollActivation>
 8014290:	4603      	mov	r3, r0
 8014292:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )                                                     /* Wait until all Activation is complete */
 8014294:	88fb      	ldrh	r3, [r7, #6]
 8014296:	2b02      	cmp	r3, #2
 8014298:	f000 814b 	beq.w	8014532 <rfalNfcWorker+0x4f2>
            {
                if( err != RFAL_ERR_NONE )                                                 /* Check if activation has failed        */
 801429c:	88fb      	ldrh	r3, [r7, #6]
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d022      	beq.n	80142e8 <rfalNfcWorker+0x2a8>
                {
                    /* Check if more than one device has been found */
                    if( (gNfcDev.devCnt > 1U) && (gNfcDev.disc.notifyCb != NULL) )
 80142a2:	4b1a      	ldr	r3, [pc, #104]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142a4:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80142a8:	2b01      	cmp	r3, #1
 80142aa:	d915      	bls.n	80142d8 <rfalNfcWorker+0x298>
 80142ac:	4b17      	ldr	r3, [pc, #92]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d010      	beq.n	80142d8 <rfalNfcWorker+0x298>
                    {
                        gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 80142b6:	4b15      	ldr	r3, [pc, #84]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142b8:	220c      	movs	r2, #12
 80142ba:	701a      	strb	r2, [r3, #0]
                        rfalNfcNfcNotify( gNfcDev.state );
 80142bc:	4b13      	ldr	r3, [pc, #76]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	f000 8137 	beq.w	8014536 <rfalNfcWorker+0x4f6>
 80142c8:	4b10      	ldr	r3, [pc, #64]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80142ce:	4a0f      	ldr	r2, [pc, #60]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142d0:	7812      	ldrb	r2, [r2, #0]
 80142d2:	4610      	mov	r0, r2
 80142d4:	4798      	blx	r3
                        break;
 80142d6:	e12e      	b.n	8014536 <rfalNfcWorker+0x4f6>
                    }
                    
                    gNfcDev.deactType = RFAL_NFC_DEACTIVATE_DISCOVERY;                /* Ensure deactivation, not Sleep        */
 80142d8:	4b0c      	ldr	r3, [pc, #48]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142da:	2202      	movs	r2, #2
 80142dc:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
                    gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;                  /* If Activation failed, restart loop    */
 80142e0:	4b0a      	ldr	r3, [pc, #40]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142e2:	2222      	movs	r2, #34	@ 0x22
 80142e4:	701a      	strb	r2, [r3, #0]
                    break;
 80142e6:	e135      	b.n	8014554 <rfalNfcWorker+0x514>
                }
                
                gNfcDev.state = RFAL_NFC_STATE_ACTIVATED;                             /* Device has been properly activated    */
 80142e8:	4b08      	ldr	r3, [pc, #32]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142ea:	221e      	movs	r2, #30
 80142ec:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Inform upper layer that a device has been activated */
 80142ee:	4b07      	ldr	r3, [pc, #28]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	f000 811c 	beq.w	8014532 <rfalNfcWorker+0x4f2>
 80142fa:	4b04      	ldr	r3, [pc, #16]	@ (801430c <rfalNfcWorker+0x2cc>)
 80142fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014300:	4a02      	ldr	r2, [pc, #8]	@ (801430c <rfalNfcWorker+0x2cc>)
 8014302:	7812      	ldrb	r2, [r2, #0]
 8014304:	4610      	mov	r0, r2
 8014306:	4798      	blx	r3
            }
            break;
 8014308:	e113      	b.n	8014532 <rfalNfcWorker+0x4f2>
 801430a:	bf00      	nop
 801430c:	20002f90 	.word	0x20002f90
 8014310:	2000302e 	.word	0x2000302e
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_DATAEXCHANGE:

            rfalNfcDataExchangeGetStatus();                                           /* Run the internal state machine */
 8014314:	f000 f92e 	bl	8014574 <rfalNfcDataExchangeGetStatus>
            
            if( gNfcDev.dataExErr != RFAL_ERR_BUSY )                                  /* If Dataexchange has terminated */
 8014318:	4b90      	ldr	r3, [pc, #576]	@ (801455c <rfalNfcWorker+0x51c>)
 801431a:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 801431e:	2b02      	cmp	r3, #2
 8014320:	d00e      	beq.n	8014340 <rfalNfcWorker+0x300>
            {
                gNfcDev.state = RFAL_NFC_STATE_DATAEXCHANGE_DONE;                     /* Go to done state               */
 8014322:	4b8e      	ldr	r3, [pc, #568]	@ (801455c <rfalNfcWorker+0x51c>)
 8014324:	2221      	movs	r2, #33	@ 0x21
 8014326:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* And notify caller              */
 8014328:	4b8c      	ldr	r3, [pc, #560]	@ (801455c <rfalNfcWorker+0x51c>)
 801432a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801432e:	2b00      	cmp	r3, #0
 8014330:	d006      	beq.n	8014340 <rfalNfcWorker+0x300>
 8014332:	4b8a      	ldr	r3, [pc, #552]	@ (801455c <rfalNfcWorker+0x51c>)
 8014334:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014338:	4a88      	ldr	r2, [pc, #544]	@ (801455c <rfalNfcWorker+0x51c>)
 801433a:	7812      	ldrb	r2, [r2, #0]
 801433c:	4610      	mov	r0, r2
 801433e:	4798      	blx	r3
            }
            if( gNfcDev.dataExErr == RFAL_ERR_SLEEP_REQ )                             /* Check if Listen mode has to go to Sleep */
 8014340:	4b86      	ldr	r3, [pc, #536]	@ (801455c <rfalNfcWorker+0x51c>)
 8014342:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8014346:	2b20      	cmp	r3, #32
 8014348:	f040 80f7 	bne.w	801453a <rfalNfcWorker+0x4fa>
            {
                gNfcDev.state = RFAL_NFC_STATE_LISTEN_SLEEP;                          /* Go to Listen Sleep state       */
 801434c:	4b83      	ldr	r3, [pc, #524]	@ (801455c <rfalNfcWorker+0x51c>)
 801434e:	2217      	movs	r2, #23
 8014350:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* And notify caller              */
 8014352:	4b82      	ldr	r3, [pc, #520]	@ (801455c <rfalNfcWorker+0x51c>)
 8014354:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014358:	2b00      	cmp	r3, #0
 801435a:	f000 80ee 	beq.w	801453a <rfalNfcWorker+0x4fa>
 801435e:	4b7f      	ldr	r3, [pc, #508]	@ (801455c <rfalNfcWorker+0x51c>)
 8014360:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014364:	4a7d      	ldr	r2, [pc, #500]	@ (801455c <rfalNfcWorker+0x51c>)
 8014366:	7812      	ldrb	r2, [r2, #0]
 8014368:	4610      	mov	r0, r2
 801436a:	4798      	blx	r3
            }
            break;
 801436c:	e0e5      	b.n	801453a <rfalNfcWorker+0x4fa>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_DEACTIVATION:
            
            err = rfalNfcDeactivation();                                              /* Deactivate current device */
 801436e:	f001 ff99 	bl	80162a4 <rfalNfcDeactivation>
 8014372:	4603      	mov	r3, r0
 8014374:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )
 8014376:	88fb      	ldrh	r3, [r7, #6]
 8014378:	2b02      	cmp	r3, #2
 801437a:	f000 80e0 	beq.w	801453e <rfalNfcWorker+0x4fe>
            {
                if( gNfcDev.deactType == RFAL_NFC_DEACTIVATE_SLEEP )
 801437e:	4b77      	ldr	r3, [pc, #476]	@ (801455c <rfalNfcWorker+0x51c>)
 8014380:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8014384:	2b01      	cmp	r3, #1
 8014386:	d103      	bne.n	8014390 <rfalNfcWorker+0x350>
                {
                    gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 8014388:	4b74      	ldr	r3, [pc, #464]	@ (801455c <rfalNfcWorker+0x51c>)
 801438a:	220c      	movs	r2, #12
 801438c:	701a      	strb	r2, [r3, #0]
 801438e:	e009      	b.n	80143a4 <rfalNfcWorker+0x364>
                }
                else
                {
                    gNfcDev.state = ( (gNfcDev.deactType == RFAL_NFC_DEACTIVATE_DISCOVERY) ? RFAL_NFC_STATE_START_DISCOVERY : RFAL_NFC_STATE_IDLE );
 8014390:	4b72      	ldr	r3, [pc, #456]	@ (801455c <rfalNfcWorker+0x51c>)
 8014392:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8014396:	2b02      	cmp	r3, #2
 8014398:	d101      	bne.n	801439e <rfalNfcWorker+0x35e>
 801439a:	2202      	movs	r2, #2
 801439c:	e000      	b.n	80143a0 <rfalNfcWorker+0x360>
 801439e:	2201      	movs	r2, #1
 80143a0:	4b6e      	ldr	r3, [pc, #440]	@ (801455c <rfalNfcWorker+0x51c>)
 80143a2:	701a      	strb	r2, [r3, #0]
                }
                
                rfalNfcNfcNotify( gNfcDev.state );                                        /* Notify caller             */
 80143a4:	4b6d      	ldr	r3, [pc, #436]	@ (801455c <rfalNfcWorker+0x51c>)
 80143a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	f000 80c7 	beq.w	801453e <rfalNfcWorker+0x4fe>
 80143b0:	4b6a      	ldr	r3, [pc, #424]	@ (801455c <rfalNfcWorker+0x51c>)
 80143b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80143b6:	4a69      	ldr	r2, [pc, #420]	@ (801455c <rfalNfcWorker+0x51c>)
 80143b8:	7812      	ldrb	r2, [r2, #0]
 80143ba:	4610      	mov	r0, r2
 80143bc:	4798      	blx	r3
            }
            break;
 80143be:	e0be      	b.n	801453e <rfalNfcWorker+0x4fe>
        
        /*******************************************************************************/
        case RFAL_NFC_STATE_LISTEN_TECHDETECT:
            
            if( platformTimerIsExpired( gNfcDev.discTmr ) )
 80143c0:	4b66      	ldr	r3, [pc, #408]	@ (801455c <rfalNfcWorker+0x51c>)
 80143c2:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80143c6:	4618      	mov	r0, r3
 80143c8:	f7f2 fc29 	bl	8006c1e <timerIsExpired>
 80143cc:	4603      	mov	r3, r0
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d016      	beq.n	8014400 <rfalNfcWorker+0x3c0>
            {
                #if RFAL_FEATURE_LISTEN_MODE
                    rfalListenStop();
 80143d2:	f7f0 fcc9 	bl	8004d68 <rfalListenStop>
                #else
                    rfalFieldOff();
                #endif /* RFAL_FEATURE_LISTEN_MODE */
                gNfcDev.isFieldOn = false;
 80143d6:	4b61      	ldr	r3, [pc, #388]	@ (801455c <rfalNfcWorker+0x51c>)
 80143d8:	2200      	movs	r2, #0
 80143da:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
                
                gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                       /* Restart the discovery loop */
 80143de:	4b5f      	ldr	r3, [pc, #380]	@ (801455c <rfalNfcWorker+0x51c>)
 80143e0:	2202      	movs	r2, #2
 80143e2:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller             */
 80143e4:	4b5d      	ldr	r3, [pc, #372]	@ (801455c <rfalNfcWorker+0x51c>)
 80143e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	f000 80a9 	beq.w	8014542 <rfalNfcWorker+0x502>
 80143f0:	4b5a      	ldr	r3, [pc, #360]	@ (801455c <rfalNfcWorker+0x51c>)
 80143f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80143f6:	4a59      	ldr	r2, [pc, #356]	@ (801455c <rfalNfcWorker+0x51c>)
 80143f8:	7812      	ldrb	r2, [r2, #0]
 80143fa:	4610      	mov	r0, r2
 80143fc:	4798      	blx	r3
                break;
 80143fe:	e0a0      	b.n	8014542 <rfalNfcWorker+0x502>
            }

    #if RFAL_FEATURE_LISTEN_MODE
            
            if( gNfcDev.lmMask != 0U )                                                /* Check if configured to perform Listen mode */
 8014400:	4b56      	ldr	r3, [pc, #344]	@ (801455c <rfalNfcWorker+0x51c>)
 8014402:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 8014406:	2b00      	cmp	r3, #0
 8014408:	f000 809d 	beq.w	8014546 <rfalNfcWorker+0x506>
            {
                err = rfalListenStart( gNfcDev.lmMask, &gNfcDev.disc.lmConfigPA, NULL, &gNfcDev.disc.lmConfigPF, (uint8_t*)&gNfcDev.rxBuf.rfBuf, (uint16_t)rfalConvBytesToBits(sizeof(gNfcDev.rxBuf.rfBuf)), &gNfcDev.rxLen );
 801440c:	4b53      	ldr	r3, [pc, #332]	@ (801455c <rfalNfcWorker+0x51c>)
 801440e:	f8d3 0324 	ldr.w	r0, [r3, #804]	@ 0x324
 8014412:	4b53      	ldr	r3, [pc, #332]	@ (8014560 <rfalNfcWorker+0x520>)
 8014414:	9302      	str	r3, [sp, #8]
 8014416:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 801441a:	9301      	str	r3, [sp, #4]
 801441c:	4b51      	ldr	r3, [pc, #324]	@ (8014564 <rfalNfcWorker+0x524>)
 801441e:	9300      	str	r3, [sp, #0]
 8014420:	4b51      	ldr	r3, [pc, #324]	@ (8014568 <rfalNfcWorker+0x528>)
 8014422:	2200      	movs	r2, #0
 8014424:	4951      	ldr	r1, [pc, #324]	@ (801456c <rfalNfcWorker+0x52c>)
 8014426:	f7f0 f819 	bl	800445c <rfalListenStart>
 801442a:	4603      	mov	r3, r0
 801442c:	80fb      	strh	r3, [r7, #6]
                if( err == RFAL_ERR_NONE )
 801442e:	88fb      	ldrh	r3, [r7, #6]
 8014430:	2b00      	cmp	r3, #0
 8014432:	f040 8088 	bne.w	8014546 <rfalNfcWorker+0x506>
                {
                    gNfcDev.state = RFAL_NFC_STATE_LISTEN_COLAVOIDANCE;               /* Wait for listen mode to be activated */
 8014436:	4b49      	ldr	r3, [pc, #292]	@ (801455c <rfalNfcWorker+0x51c>)
 8014438:	2215      	movs	r2, #21
 801443a:	701a      	strb	r2, [r3, #0]
                }
            }
            break;
 801443c:	e083      	b.n	8014546 <rfalNfcWorker+0x506>
        
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_LISTEN_COLAVOIDANCE:
            
            if( platformTimerIsExpired( gNfcDev.discTmr ) )                           /* Check if the total duration has been reached */
 801443e:	4b47      	ldr	r3, [pc, #284]	@ (801455c <rfalNfcWorker+0x51c>)
 8014440:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 8014444:	4618      	mov	r0, r3
 8014446:	f7f2 fbea 	bl	8006c1e <timerIsExpired>
 801444a:	4603      	mov	r3, r0
 801444c:	2b00      	cmp	r3, #0
 801444e:	d011      	beq.n	8014474 <rfalNfcWorker+0x434>
            {
                rfalListenStop();
 8014450:	f7f0 fc8a 	bl	8004d68 <rfalListenStop>
                gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                       /* Restart the discovery loop */
 8014454:	4b41      	ldr	r3, [pc, #260]	@ (801455c <rfalNfcWorker+0x51c>)
 8014456:	2202      	movs	r2, #2
 8014458:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller             */
 801445a:	4b40      	ldr	r3, [pc, #256]	@ (801455c <rfalNfcWorker+0x51c>)
 801445c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014460:	2b00      	cmp	r3, #0
 8014462:	d072      	beq.n	801454a <rfalNfcWorker+0x50a>
 8014464:	4b3d      	ldr	r3, [pc, #244]	@ (801455c <rfalNfcWorker+0x51c>)
 8014466:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801446a:	4a3c      	ldr	r2, [pc, #240]	@ (801455c <rfalNfcWorker+0x51c>)
 801446c:	7812      	ldrb	r2, [r2, #0]
 801446e:	4610      	mov	r0, r2
 8014470:	4798      	blx	r3
                break;
 8014472:	e06a      	b.n	801454a <rfalNfcWorker+0x50a>
            }
            
            /* Check for external field */
            if( rfalListenGetState( NULL, NULL ) >= RFAL_LM_STATE_IDLE )
 8014474:	2100      	movs	r1, #0
 8014476:	2000      	movs	r0, #0
 8014478:	f7f0 fd1c 	bl	8004eb4 <rfalListenGetState>
 801447c:	4603      	mov	r3, r0
 801447e:	2b01      	cmp	r3, #1
 8014480:	d965      	bls.n	801454e <rfalNfcWorker+0x50e>
            {
                gNfcDev.state = RFAL_NFC_STATE_LISTEN_ACTIVATION;                     /* Wait for listen mode to be activated */
 8014482:	4b36      	ldr	r3, [pc, #216]	@ (801455c <rfalNfcWorker+0x51c>)
 8014484:	2216      	movs	r2, #22
 8014486:	701a      	strb	r2, [r3, #0]
            }
            break;
 8014488:	e061      	b.n	801454e <rfalNfcWorker+0x50e>
        
        /*******************************************************************************/    
        case RFAL_NFC_STATE_LISTEN_ACTIVATION:
        case RFAL_NFC_STATE_LISTEN_SLEEP:
            
            err = rfalNfcListenActivation();
 801448a:	f001 fc5f 	bl	8015d4c <rfalNfcListenActivation>
 801448e:	4603      	mov	r3, r0
 8014490:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )
 8014492:	88fb      	ldrh	r3, [r7, #6]
 8014494:	2b02      	cmp	r3, #2
 8014496:	d05c      	beq.n	8014552 <rfalNfcWorker+0x512>
            {
                if( err == RFAL_ERR_NONE )
 8014498:	88fb      	ldrh	r3, [r7, #6]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d11a      	bne.n	80144d4 <rfalNfcWorker+0x494>
                {
                    gNfcDev.activeDev = gNfcDev.devList;                              /* Assign the active device to be used further on */
 801449e:	4b2f      	ldr	r3, [pc, #188]	@ (801455c <rfalNfcWorker+0x51c>)
 80144a0:	4a33      	ldr	r2, [pc, #204]	@ (8014570 <rfalNfcWorker+0x530>)
 80144a2:	60da      	str	r2, [r3, #12]
                    gNfcDev.devCnt++;
 80144a4:	4b2d      	ldr	r3, [pc, #180]	@ (801455c <rfalNfcWorker+0x51c>)
 80144a6:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80144aa:	3301      	adds	r3, #1
 80144ac:	b2da      	uxtb	r2, r3
 80144ae:	4b2b      	ldr	r3, [pc, #172]	@ (801455c <rfalNfcWorker+0x51c>)
 80144b0:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                    
                    gNfcDev.state = RFAL_NFC_STATE_ACTIVATED;                         /* Device has been properly activated */
 80144b4:	4b29      	ldr	r3, [pc, #164]	@ (801455c <rfalNfcWorker+0x51c>)
 80144b6:	221e      	movs	r2, #30
 80144b8:	701a      	strb	r2, [r3, #0]
                    rfalNfcNfcNotify( gNfcDev.state );                                /* Inform upper layer that a device has been activated */
 80144ba:	4b28      	ldr	r3, [pc, #160]	@ (801455c <rfalNfcWorker+0x51c>)
 80144bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d046      	beq.n	8014552 <rfalNfcWorker+0x512>
 80144c4:	4b25      	ldr	r3, [pc, #148]	@ (801455c <rfalNfcWorker+0x51c>)
 80144c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80144ca:	4a24      	ldr	r2, [pc, #144]	@ (801455c <rfalNfcWorker+0x51c>)
 80144cc:	7812      	ldrb	r2, [r2, #0]
 80144ce:	4610      	mov	r0, r2
 80144d0:	4798      	blx	r3
                    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                   /* Restart the discovery loop */
                    rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller             */
                }
            }
    #endif /* RFAL_FEATURE_LISTEN_MODE */
            break;
 80144d2:	e03e      	b.n	8014552 <rfalNfcWorker+0x512>
                else if( (!platformTimerIsExpired( gNfcDev.discTmr )) && (err == RFAL_ERR_LINK_LOSS) && (gNfcDev.state == RFAL_NFC_STATE_LISTEN_ACTIVATION) )
 80144d4:	4b21      	ldr	r3, [pc, #132]	@ (801455c <rfalNfcWorker+0x51c>)
 80144d6:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80144da:	4618      	mov	r0, r3
 80144dc:	f7f2 fb9f 	bl	8006c1e <timerIsExpired>
 80144e0:	4603      	mov	r3, r0
 80144e2:	f083 0301 	eor.w	r3, r3, #1
 80144e6:	b2db      	uxtb	r3, r3
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d006      	beq.n	80144fa <rfalNfcWorker+0x4ba>
 80144ec:	88fb      	ldrh	r3, [r7, #6]
 80144ee:	2b25      	cmp	r3, #37	@ 0x25
 80144f0:	d103      	bne.n	80144fa <rfalNfcWorker+0x4ba>
 80144f2:	4b1a      	ldr	r3, [pc, #104]	@ (801455c <rfalNfcWorker+0x51c>)
 80144f4:	781b      	ldrb	r3, [r3, #0]
 80144f6:	2b16      	cmp	r3, #22
 80144f8:	d02c      	beq.n	8014554 <rfalNfcWorker+0x514>
                    rfalListenStop();
 80144fa:	f7f0 fc35 	bl	8004d68 <rfalListenStop>
                    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                   /* Restart the discovery loop */
 80144fe:	4b17      	ldr	r3, [pc, #92]	@ (801455c <rfalNfcWorker+0x51c>)
 8014500:	2202      	movs	r2, #2
 8014502:	701a      	strb	r2, [r3, #0]
                    rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller             */
 8014504:	4b15      	ldr	r3, [pc, #84]	@ (801455c <rfalNfcWorker+0x51c>)
 8014506:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801450a:	2b00      	cmp	r3, #0
 801450c:	d021      	beq.n	8014552 <rfalNfcWorker+0x512>
 801450e:	4b13      	ldr	r3, [pc, #76]	@ (801455c <rfalNfcWorker+0x51c>)
 8014510:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8014514:	4a11      	ldr	r2, [pc, #68]	@ (801455c <rfalNfcWorker+0x51c>)
 8014516:	7812      	ldrb	r2, [r2, #0]
 8014518:	4610      	mov	r0, r2
 801451a:	4798      	blx	r3
            break;
 801451c:	e019      	b.n	8014552 <rfalNfcWorker+0x512>
        /*******************************************************************************/
        case RFAL_NFC_STATE_ACTIVATED:
        case RFAL_NFC_STATE_POLL_SELECT:
        case RFAL_NFC_STATE_DATAEXCHANGE_DONE:
        default:
            return;
 801451e:	bf00      	nop
 8014520:	e018      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 8014522:	bf00      	nop
 8014524:	e016      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 8014526:	bf00      	nop
 8014528:	e014      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 801452a:	bf00      	nop
 801452c:	e012      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 801452e:	bf00      	nop
 8014530:	e010      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 8014532:	bf00      	nop
 8014534:	e00e      	b.n	8014554 <rfalNfcWorker+0x514>
                        break;
 8014536:	bf00      	nop
 8014538:	e00c      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 801453a:	bf00      	nop
 801453c:	e00a      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 801453e:	bf00      	nop
 8014540:	e008      	b.n	8014554 <rfalNfcWorker+0x514>
                break;
 8014542:	bf00      	nop
 8014544:	e006      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 8014546:	bf00      	nop
 8014548:	e004      	b.n	8014554 <rfalNfcWorker+0x514>
                break;
 801454a:	bf00      	nop
 801454c:	e002      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 801454e:	bf00      	nop
 8014550:	e000      	b.n	8014554 <rfalNfcWorker+0x514>
            break;
 8014552:	bf00      	nop
    }
}
 8014554:	3708      	adds	r7, #8
 8014556:	46bd      	mov	sp, r7
 8014558:	bd80      	pop	{r7, pc}
 801455a:	bf00      	nop
 801455c:	20002f90 	.word	0x20002f90
 8014560:	200036d6 	.word	0x200036d6
 8014564:	200034d1 	.word	0x200034d1
 8014568:	20003010 	.word	0x20003010
 801456c:	20003002 	.word	0x20003002
 8014570:	20003050 	.word	0x20003050

08014574 <rfalNfcDataExchangeGetStatus>:
}


/*******************************************************************************/
ReturnCode rfalNfcDataExchangeGetStatus( void )
{
 8014574:	b580      	push	{r7, lr}
 8014576:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Check if it's the first frame received in Listen mode */
    if( gNfcDev.state == RFAL_NFC_STATE_ACTIVATED )
 8014578:	4b3d      	ldr	r3, [pc, #244]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801457a:	781b      	ldrb	r3, [r3, #0]
 801457c:	2b1e      	cmp	r3, #30
 801457e:	d114      	bne.n	80145aa <rfalNfcDataExchangeGetStatus+0x36>
    {
        /* Continue data exchange as normal */
        gNfcDev.dataExErr = RFAL_ERR_BUSY;
 8014580:	4b3b      	ldr	r3, [pc, #236]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014582:	2202      	movs	r2, #2
 8014584:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
        gNfcDev.state     = RFAL_NFC_STATE_DATAEXCHANGE;
 8014588:	4b39      	ldr	r3, [pc, #228]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801458a:	221f      	movs	r2, #31
 801458c:	701a      	strb	r2, [r3, #0]
        
        /* Check if we performing in T3T CE */
        if( (gNfcDev.activeDev->type == RFAL_NFC_POLL_TYPE_NFCF) && (gNfcDev.activeDev->rfInterface == RFAL_NFC_INTERFACE_RF) )
 801458e:	4b38      	ldr	r3, [pc, #224]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014590:	68db      	ldr	r3, [r3, #12]
 8014592:	781b      	ldrb	r3, [r3, #0]
 8014594:	2b0c      	cmp	r3, #12
 8014596:	d108      	bne.n	80145aa <rfalNfcDataExchangeGetStatus+0x36>
 8014598:	4b35      	ldr	r3, [pc, #212]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801459a:	68db      	ldr	r3, [r3, #12]
 801459c:	7f5b      	ldrb	r3, [r3, #29]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d103      	bne.n	80145aa <rfalNfcDataExchangeGetStatus+0x36>
        {
            /* The first frame has been retrieved by rfalListenMode, flag data immediately                  */
            /* Can only call rfalGetTransceiveStatus() after starting a transceive with rfalStartTransceive */
            gNfcDev.dataExErr = RFAL_ERR_NONE;
 80145a2:	4b33      	ldr	r3, [pc, #204]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145a4:	2200      	movs	r2, #0
 80145a6:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
    }
    
    
    /*******************************************************************************/
    /* Check if we are in we have been placed to sleep, and return last error     */
    if( gNfcDev.state == RFAL_NFC_STATE_LISTEN_SLEEP )
 80145aa:	4b31      	ldr	r3, [pc, #196]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145ac:	781b      	ldrb	r3, [r3, #0]
 80145ae:	2b17      	cmp	r3, #23
 80145b0:	d103      	bne.n	80145ba <rfalNfcDataExchangeGetStatus+0x46>
    {
        return gNfcDev.dataExErr;                                /* RFAL_ERR_SLEEP_REQ */
 80145b2:	4b2f      	ldr	r3, [pc, #188]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145b4:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80145b8:	e058      	b.n	801466c <rfalNfcDataExchangeGetStatus+0xf8>
    }

    
    /*******************************************************************************/    
    /* Check if Data exchange has been started */
    if( (gNfcDev.state != RFAL_NFC_STATE_DATAEXCHANGE) && (gNfcDev.state != RFAL_NFC_STATE_DATAEXCHANGE_DONE) )
 80145ba:	4b2d      	ldr	r3, [pc, #180]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145bc:	781b      	ldrb	r3, [r3, #0]
 80145be:	2b1f      	cmp	r3, #31
 80145c0:	d005      	beq.n	80145ce <rfalNfcDataExchangeGetStatus+0x5a>
 80145c2:	4b2b      	ldr	r3, [pc, #172]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145c4:	781b      	ldrb	r3, [r3, #0]
 80145c6:	2b21      	cmp	r3, #33	@ 0x21
 80145c8:	d001      	beq.n	80145ce <rfalNfcDataExchangeGetStatus+0x5a>
    {
        return RFAL_ERR_WRONG_STATE;
 80145ca:	2321      	movs	r3, #33	@ 0x21
 80145cc:	e04e      	b.n	801466c <rfalNfcDataExchangeGetStatus+0xf8>
    }
    
    /* Check if Data exchange is still ongoing */
    if( gNfcDev.dataExErr == RFAL_ERR_BUSY )
 80145ce:	4b28      	ldr	r3, [pc, #160]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145d0:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80145d4:	2b02      	cmp	r3, #2
 80145d6:	d146      	bne.n	8014666 <rfalNfcDataExchangeGetStatus+0xf2>
    {
        switch( gNfcDev.activeDev->rfInterface )
 80145d8:	4b25      	ldr	r3, [pc, #148]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145da:	68db      	ldr	r3, [r3, #12]
 80145dc:	7f5b      	ldrb	r3, [r3, #29]
 80145de:	2b02      	cmp	r3, #2
 80145e0:	d016      	beq.n	8014610 <rfalNfcDataExchangeGetStatus+0x9c>
 80145e2:	2b02      	cmp	r3, #2
 80145e4:	dc1c      	bgt.n	8014620 <rfalNfcDataExchangeGetStatus+0xac>
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	d002      	beq.n	80145f0 <rfalNfcDataExchangeGetStatus+0x7c>
 80145ea:	2b01      	cmp	r3, #1
 80145ec:	d008      	beq.n	8014600 <rfalNfcDataExchangeGetStatus+0x8c>
 80145ee:	e017      	b.n	8014620 <rfalNfcDataExchangeGetStatus+0xac>
        {
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_RF:
                gNfcDev.dataExErr = rfalGetTransceiveStatus();
 80145f0:	f7ee fa94 	bl	8002b1c <rfalGetTransceiveStatus>
 80145f4:	4603      	mov	r3, r0
 80145f6:	461a      	mov	r2, r3
 80145f8:	4b1d      	ldr	r3, [pc, #116]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 80145fa:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
                break;
 80145fe:	e014      	b.n	801462a <rfalNfcDataExchangeGetStatus+0xb6>
        
        #if RFAL_FEATURE_ISO_DEP
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_ISODEP:
                gNfcDev.dataExErr = rfalIsoDepGetApduTransceiveStatus();
 8014600:	f7ff fb22 	bl	8013c48 <rfalIsoDepGetApduTransceiveStatus>
 8014604:	4603      	mov	r3, r0
 8014606:	461a      	mov	r2, r3
 8014608:	4b19      	ldr	r3, [pc, #100]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801460a:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
                break;
 801460e:	e00c      	b.n	801462a <rfalNfcDataExchangeGetStatus+0xb6>
        #endif /* RFAL_FEATURE_ISO_DEP */
                
            /*******************************************************************************/
        #if RFAL_FEATURE_NFC_DEP
            case RFAL_NFC_INTERFACE_NFCDEP:
                gNfcDev.dataExErr = rfalNfcDepGetPduTransceiveStatus();
 8014610:	f004 f9c4 	bl	801899c <rfalNfcDepGetPduTransceiveStatus>
 8014614:	4603      	mov	r3, r0
 8014616:	461a      	mov	r2, r3
 8014618:	4b15      	ldr	r3, [pc, #84]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801461a:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
                break;
 801461e:	e004      	b.n	801462a <rfalNfcDataExchangeGetStatus+0xb6>
        #endif /* RFAL_FEATURE_NFC_DEP */
                
            /*******************************************************************************/
            default:
                gNfcDev.dataExErr = RFAL_ERR_PARAM;
 8014620:	4b13      	ldr	r3, [pc, #76]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014622:	2207      	movs	r2, #7
 8014624:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
                break;
 8014628:	bf00      	nop
        }
        
    #if  RFAL_FEATURE_LISTEN_MODE
        /*******************************************************************************/
        /* If a Sleep request has been received (Listen Mode) go to sleep immediately  */
        if( gNfcDev.dataExErr == RFAL_ERR_SLEEP_REQ )
 801462a:	4b11      	ldr	r3, [pc, #68]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801462c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8014630:	2b20      	cmp	r3, #32
 8014632:	d118      	bne.n	8014666 <rfalNfcDataExchangeGetStatus+0xf2>
        {
            RFAL_EXIT_ON_ERR( gNfcDev.dataExErr, rfalListenSleepStart( RFAL_LM_STATE_SLEEP_A, gNfcDev.rxBuf.rfBuf, sizeof(gNfcDev.rxBuf.rfBuf), &gNfcDev.rxLen ) );
 8014634:	4b0f      	ldr	r3, [pc, #60]	@ (8014674 <rfalNfcDataExchangeGetStatus+0x100>)
 8014636:	f44f 7281 	mov.w	r2, #258	@ 0x102
 801463a:	490f      	ldr	r1, [pc, #60]	@ (8014678 <rfalNfcDataExchangeGetStatus+0x104>)
 801463c:	200c      	movs	r0, #12
 801463e:	f7f0 fbc5 	bl	8004dcc <rfalListenSleepStart>
 8014642:	4603      	mov	r3, r0
 8014644:	461a      	mov	r2, r3
 8014646:	4b0a      	ldr	r3, [pc, #40]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014648:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
 801464c:	4b08      	ldr	r3, [pc, #32]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 801464e:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8014652:	2b00      	cmp	r3, #0
 8014654:	d003      	beq.n	801465e <rfalNfcDataExchangeGetStatus+0xea>
 8014656:	4b06      	ldr	r3, [pc, #24]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014658:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 801465c:	e006      	b.n	801466c <rfalNfcDataExchangeGetStatus+0xf8>
            
            /* If set Sleep was succesfull keep restore the Sleep request signal */
            gNfcDev.dataExErr = RFAL_ERR_SLEEP_REQ;
 801465e:	4b04      	ldr	r3, [pc, #16]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014660:	2220      	movs	r2, #32
 8014662:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
        }
    #endif /* RFAL_FEATURE_LISTEN_MODE */
        
    }
    
    return gNfcDev.dataExErr;
 8014666:	4b02      	ldr	r3, [pc, #8]	@ (8014670 <rfalNfcDataExchangeGetStatus+0xfc>)
 8014668:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
}
 801466c:	4618      	mov	r0, r3
 801466e:	bd80      	pop	{r7, pc}
 8014670:	20002f90 	.word	0x20002f90
 8014674:	200036d6 	.word	0x200036d6
 8014678:	200034d1 	.word	0x200034d1

0801467c <rfalNfcPollTechDetetection>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollTechDetetection( void )
{
 801467c:	b580      	push	{r7, lr}
 801467e:	b084      	sub	sp, #16
 8014680:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    err = RFAL_ERR_NONE;
 8014682:	2300      	movs	r3, #0
 8014684:	81fb      	strh	r3, [r7, #14]
    
    
    /*******************************************************************************/
    /* AP2P Technology Detection                                                   */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_AP2P) != 0U) )
 8014686:	4ba6      	ldr	r3, [pc, #664]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014688:	8a5b      	ldrh	r3, [r3, #18]
 801468a:	f003 0310 	and.w	r3, r3, #16
 801468e:	2b00      	cmp	r3, #0
 8014690:	d070      	beq.n	8014774 <rfalNfcPollTechDetetection+0xf8>
 8014692:	4ba3      	ldr	r3, [pc, #652]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014694:	889b      	ldrh	r3, [r3, #4]
 8014696:	f003 0310 	and.w	r3, r3, #16
 801469a:	2b00      	cmp	r3, #0
 801469c:	d06a      	beq.n	8014774 <rfalNfcPollTechDetetection+0xf8>
    {
        
    #if RFAL_FEATURE_NFC_DEP
    
        if( !gNfcDev.isTechInit )
 801469e:	4ba0      	ldr	r3, [pc, #640]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80146a0:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80146a4:	f083 0301 	eor.w	r3, r3, #1
 80146a8:	b2db      	uxtb	r3, r3
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d02a      	beq.n	8014704 <rfalNfcPollTechDetetection+0x88>
        {
            RFAL_EXIT_ON_ERR( err, rfalSetMode( RFAL_MODE_POLL_ACTIVE_P2P, gNfcDev.disc.ap2pBR, gNfcDev.disc.ap2pBR ) );
 80146ae:	4b9c      	ldr	r3, [pc, #624]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80146b0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80146b4:	4a9a      	ldr	r2, [pc, #616]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80146b6:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80146ba:	4619      	mov	r1, r3
 80146bc:	2009      	movs	r0, #9
 80146be:	f7ed fa89 	bl	8001bd4 <rfalSetMode>
 80146c2:	4603      	mov	r3, r0
 80146c4:	81fb      	strh	r3, [r7, #14]
 80146c6:	89fb      	ldrh	r3, [r7, #14]
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d001      	beq.n	80146d0 <rfalNfcPollTechDetetection+0x54>
 80146cc:	89fb      	ldrh	r3, [r7, #14]
 80146ce:	e2c0      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 80146d0:	2000      	movs	r0, #0
 80146d2:	f7ed fea3 	bl	800241c <rfalSetErrorHandling>
            rfalSetFDTListen( RFAL_FDT_LISTEN_AP2P_POLLER );
 80146d6:	2040      	movs	r0, #64	@ 0x40
 80146d8:	f7ed fee2 	bl	80024a0 <rfalSetFDTListen>
            rfalSetFDTPoll( RFAL_FDT_POLL_AP2P_POLLER );
 80146dc:	f641 2090 	movw	r0, #6800	@ 0x1a90
 80146e0:	f7ed febc 	bl	800245c <rfalSetFDTPoll>
            rfalSetGT( RFAL_GT_AP2P_ADJUSTED );
 80146e4:	488f      	ldr	r0, [pc, #572]	@ (8014924 <rfalNfcPollTechDetetection+0x2a8>)
 80146e6:	f7ed feef 	bl	80024c8 <rfalSetGT>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                                /* Turns the Field On and starts GT timer */
 80146ea:	f7ed ff1b 	bl	8002524 <rfalFieldOnAndStartGT>
 80146ee:	4603      	mov	r3, r0
 80146f0:	81fb      	strh	r3, [r7, #14]
 80146f2:	89fb      	ldrh	r3, [r7, #14]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d001      	beq.n	80146fc <rfalNfcPollTechDetetection+0x80>
 80146f8:	89fb      	ldrh	r3, [r7, #14]
 80146fa:	e2aa      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            gNfcDev.isTechInit = true;
 80146fc:	4b88      	ldr	r3, [pc, #544]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80146fe:	2201      	movs	r2, #1
 8014700:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
        
        if( rfalIsGTExpired() )                                                              /* Wait until Guard Time is fulfilled */
 8014704:	f7ed fef6 	bl	80024f4 <rfalIsGTExpired>
 8014708:	4603      	mov	r3, r0
 801470a:	2b00      	cmp	r3, #0
 801470c:	d030      	beq.n	8014770 <rfalNfcPollTechDetetection+0xf4>
        {
            gNfcDev.techs2do &= ~RFAL_NFC_POLL_TECH_AP2P;
 801470e:	4b84      	ldr	r3, [pc, #528]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014710:	889b      	ldrh	r3, [r3, #4]
 8014712:	f023 0310 	bic.w	r3, r3, #16
 8014716:	b29a      	uxth	r2, r3
 8014718:	4b81      	ldr	r3, [pc, #516]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 801471a:	809a      	strh	r2, [r3, #4]
            
            err = rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_ACTIVE, NULL, 0 );/* Poll for NFC-A devices */
 801471c:	2300      	movs	r3, #0
 801471e:	2200      	movs	r2, #0
 8014720:	2101      	movs	r1, #1
 8014722:	4881      	ldr	r0, [pc, #516]	@ (8014928 <rfalNfcPollTechDetetection+0x2ac>)
 8014724:	f001 fcf6 	bl	8016114 <rfalNfcNfcDepActivate>
 8014728:	4603      	mov	r3, r0
 801472a:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 801472c:	89fb      	ldrh	r3, [r7, #14]
 801472e:	2b00      	cmp	r3, #0
 8014730:	d118      	bne.n	8014764 <rfalNfcPollTechDetetection+0xe8>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_AP2P;
 8014732:	4b7b      	ldr	r3, [pc, #492]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014734:	885b      	ldrh	r3, [r3, #2]
 8014736:	f043 0310 	orr.w	r3, r3, #16
 801473a:	b29a      	uxth	r2, r3
 801473c:	4b78      	ldr	r3, [pc, #480]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 801473e:	805a      	strh	r2, [r3, #2]
                
                gNfcDev.devList->type        = RFAL_NFC_LISTEN_TYPE_AP2P;
 8014740:	4b77      	ldr	r3, [pc, #476]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014742:	2205      	movs	r2, #5
 8014744:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_NFCDEP;
 8014748:	4b75      	ldr	r3, [pc, #468]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 801474a:	2202      	movs	r2, #2
 801474c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
                gNfcDev.devCnt++;
 8014750:	4b73      	ldr	r3, [pc, #460]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014752:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014756:	3301      	adds	r3, #1
 8014758:	b2da      	uxtb	r2, r3
 801475a:	4b71      	ldr	r3, [pc, #452]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 801475c:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                
                return RFAL_ERR_NONE;
 8014760:	2300      	movs	r3, #0
 8014762:	e276      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            }
            
            gNfcDev.isTechInit = false;
 8014764:	4b6e      	ldr	r3, [pc, #440]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014766:	2200      	movs	r2, #0
 8014768:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            rfalFieldOff();
 801476c:	f7ed ff62 	bl	8002634 <rfalFieldOff>
        }
        return RFAL_ERR_BUSY;
 8014770:	2302      	movs	r3, #2
 8014772:	e26e      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
    
    
    /*******************************************************************************/
    /* Turn Field On if Passive Poll technologies are enabled                      */
    /*******************************************************************************/
    if( (!gNfcDev.isFieldOn) && ( (gNfcDev.disc.techs2Find & (RFAL_NFC_POLL_TECH_A | RFAL_NFC_POLL_TECH_B | RFAL_NFC_POLL_TECH_F | RFAL_NFC_POLL_TECH_V | RFAL_NFC_POLL_TECH_ST25TB | RFAL_NFC_POLL_TECH_PROP)) != 0U) )
 8014774:	4b6a      	ldr	r3, [pc, #424]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014776:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 801477a:	f083 0301 	eor.w	r3, r3, #1
 801477e:	b2db      	uxtb	r3, r3
 8014780:	2b00      	cmp	r3, #0
 8014782:	d014      	beq.n	80147ae <rfalNfcPollTechDetetection+0x132>
 8014784:	4b66      	ldr	r3, [pc, #408]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014786:	8a5b      	ldrh	r3, [r3, #18]
 8014788:	f003 036f 	and.w	r3, r3, #111	@ 0x6f
 801478c:	2b00      	cmp	r3, #0
 801478e:	d00e      	beq.n	80147ae <rfalNfcPollTechDetetection+0x132>
    {
        RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                              /* Turns the Field On  */
 8014790:	f7ed fec8 	bl	8002524 <rfalFieldOnAndStartGT>
 8014794:	4603      	mov	r3, r0
 8014796:	81fb      	strh	r3, [r7, #14]
 8014798:	89fb      	ldrh	r3, [r7, #14]
 801479a:	2b00      	cmp	r3, #0
 801479c:	d001      	beq.n	80147a2 <rfalNfcPollTechDetetection+0x126>
 801479e:	89fb      	ldrh	r3, [r7, #14]
 80147a0:	e257      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
        gNfcDev.isFieldOn = true;
 80147a2:	4b5f      	ldr	r3, [pc, #380]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80147a4:	2201      	movs	r2, #1
 80147a6:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
        return RFAL_ERR_BUSY;
 80147aa:	2302      	movs	r3, #2
 80147ac:	e251      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>

    
    /*******************************************************************************/
    /* Passive NFC-A Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_A) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_A) != 0U) )
 80147ae:	4b5c      	ldr	r3, [pc, #368]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80147b0:	8a5b      	ldrh	r3, [r3, #18]
 80147b2:	f003 0301 	and.w	r3, r3, #1
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	d06a      	beq.n	8014890 <rfalNfcPollTechDetetection+0x214>
 80147ba:	4b59      	ldr	r3, [pc, #356]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80147bc:	889b      	ldrh	r3, [r3, #4]
 80147be:	f003 0301 	and.w	r3, r3, #1
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d064      	beq.n	8014890 <rfalNfcPollTechDetetection+0x214>
    {
        
    #if RFAL_FEATURE_NFCA
        
        if( !gNfcDev.isTechInit )
 80147c6:	4b56      	ldr	r3, [pc, #344]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80147c8:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80147cc:	f083 0301 	eor.w	r3, r3, #1
 80147d0:	b2db      	uxtb	r3, r3
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d019      	beq.n	801480a <rfalNfcPollTechDetetection+0x18e>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcaPollerInitialize() );                       /* Initialize RFAL for NFC-A */
 80147d6:	f004 fc71 	bl	80190bc <rfalNfcaPollerInitialize>
 80147da:	4603      	mov	r3, r0
 80147dc:	81fb      	strh	r3, [r7, #14]
 80147de:	89fb      	ldrh	r3, [r7, #14]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d001      	beq.n	80147e8 <rfalNfcPollTechDetetection+0x16c>
 80147e4:	89fb      	ldrh	r3, [r7, #14]
 80147e6:	e234      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* As field is already On only starts GT timer */
 80147e8:	f7ed fe9c 	bl	8002524 <rfalFieldOnAndStartGT>
 80147ec:	4603      	mov	r3, r0
 80147ee:	81fb      	strh	r3, [r7, #14]
 80147f0:	89fb      	ldrh	r3, [r7, #14]
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d001      	beq.n	80147fa <rfalNfcPollTechDetetection+0x17e>
 80147f6:	89fb      	ldrh	r3, [r7, #14]
 80147f8:	e22b      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            gNfcDev.isTechInit    = true;
 80147fa:	4b49      	ldr	r3, [pc, #292]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80147fc:	2201      	movs	r2, #1
 80147fe:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 8014802:	4b47      	ldr	r3, [pc, #284]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014804:	2200      	movs	r2, #0
 8014806:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( rfalIsGTExpired() )                                                        /* Wait until Guard Time is fulfilled */
 801480a:	f7ed fe73 	bl	80024f4 <rfalIsGTExpired>
 801480e:	4603      	mov	r3, r0
 8014810:	2b00      	cmp	r3, #0
 8014812:	d03b      	beq.n	801488c <rfalNfcPollTechDetetection+0x210>
        {
            if( !gNfcDev.isOperOngoing )
 8014814:	4b42      	ldr	r3, [pc, #264]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014816:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 801481a:	f083 0301 	eor.w	r3, r3, #1
 801481e:	b2db      	uxtb	r3, r3
 8014820:	2b00      	cmp	r3, #0
 8014822:	d00b      	beq.n	801483c <rfalNfcPollTechDetetection+0x1c0>
            {
                rfalNfcaPollerStartTechnologyDetection( gNfcDev.disc.compMode, &gNfcDev.sensRes );/* Poll for NFC-A devices */
 8014824:	4b3e      	ldr	r3, [pc, #248]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014826:	7c1b      	ldrb	r3, [r3, #16]
 8014828:	4940      	ldr	r1, [pc, #256]	@ (801492c <rfalNfcPollTechDetetection+0x2b0>)
 801482a:	4618      	mov	r0, r3
 801482c:	f004 fc96 	bl	801915c <rfalNfcaPollerStartTechnologyDetection>
             
                gNfcDev.isOperOngoing = true;
 8014830:	4b3b      	ldr	r3, [pc, #236]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014832:	2201      	movs	r2, #1
 8014834:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 8014838:	2302      	movs	r3, #2
 801483a:	e20a      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            }
            
            err = rfalNfcaPollerGetTechnologyDetectionStatus();
 801483c:	f004 fcbe 	bl	80191bc <rfalNfcaPollerGetTechnologyDetectionStatus>
 8014840:	4603      	mov	r3, r0
 8014842:	81fb      	strh	r3, [r7, #14]
            if( err != RFAL_ERR_BUSY )
 8014844:	89fb      	ldrh	r3, [r7, #14]
 8014846:	2b02      	cmp	r3, #2
 8014848:	d014      	beq.n	8014874 <rfalNfcPollTechDetetection+0x1f8>
            {
                if( err == RFAL_ERR_NONE )
 801484a:	89fb      	ldrh	r3, [r7, #14]
 801484c:	2b00      	cmp	r3, #0
 801484e:	d106      	bne.n	801485e <rfalNfcPollTechDetetection+0x1e2>
                {
                    gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_A;
 8014850:	4b33      	ldr	r3, [pc, #204]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014852:	885b      	ldrh	r3, [r3, #2]
 8014854:	f043 0301 	orr.w	r3, r3, #1
 8014858:	b29a      	uxth	r2, r3
 801485a:	4b31      	ldr	r3, [pc, #196]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 801485c:	805a      	strh	r2, [r3, #2]
                }
                
                gNfcDev.isTechInit = false;
 801485e:	4b30      	ldr	r3, [pc, #192]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014860:	2200      	movs	r2, #0
 8014862:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_A;
 8014866:	4b2e      	ldr	r3, [pc, #184]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014868:	889b      	ldrh	r3, [r3, #4]
 801486a:	f023 0301 	bic.w	r3, r3, #1
 801486e:	b29a      	uxth	r2, r3
 8014870:	4b2b      	ldr	r3, [pc, #172]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014872:	809a      	strh	r2, [r3, #4]
            }
            
            /* Check if bail-out after NFC-A     Activity 2.1  9.2.3.21 */
            if( ((gNfcDev.disc.techs2Bail & RFAL_NFC_POLL_TECH_A) != 0U) && (gNfcDev.techsFound != 0U) )
 8014874:	4b2a      	ldr	r3, [pc, #168]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014876:	8a9b      	ldrh	r3, [r3, #20]
 8014878:	f003 0301 	and.w	r3, r3, #1
 801487c:	2b00      	cmp	r3, #0
 801487e:	d005      	beq.n	801488c <rfalNfcPollTechDetetection+0x210>
 8014880:	4b27      	ldr	r3, [pc, #156]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014882:	885b      	ldrh	r3, [r3, #2]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d001      	beq.n	801488c <rfalNfcPollTechDetetection+0x210>
            {
                return RFAL_ERR_NONE;
 8014888:	2300      	movs	r3, #0
 801488a:	e1e2      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            }
        }
    
        return RFAL_ERR_BUSY;
 801488c:	2302      	movs	r3, #2
 801488e:	e1e0      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
    
    
    /*******************************************************************************/
    /* Passive NFC-B Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_B) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_B) != 0U) )
 8014890:	4b23      	ldr	r3, [pc, #140]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014892:	8a5b      	ldrh	r3, [r3, #18]
 8014894:	f003 0302 	and.w	r3, r3, #2
 8014898:	2b00      	cmp	r3, #0
 801489a:	d077      	beq.n	801498c <rfalNfcPollTechDetetection+0x310>
 801489c:	4b20      	ldr	r3, [pc, #128]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 801489e:	889b      	ldrh	r3, [r3, #4]
 80148a0:	f003 0302 	and.w	r3, r3, #2
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d071      	beq.n	801498c <rfalNfcPollTechDetetection+0x310>
    {
    #if RFAL_FEATURE_NFCB
        
        if( !gNfcDev.isTechInit )
 80148a8:	4b1d      	ldr	r3, [pc, #116]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80148aa:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80148ae:	f083 0301 	eor.w	r3, r3, #1
 80148b2:	b2db      	uxtb	r3, r3
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d019      	beq.n	80148ec <rfalNfcPollTechDetetection+0x270>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcbPollerInitialize() );                      /* Initialize RFAL for NFC-B */
 80148b8:	f004 ffc4 	bl	8019844 <rfalNfcbPollerInitialize>
 80148bc:	4603      	mov	r3, r0
 80148be:	81fb      	strh	r3, [r7, #14]
 80148c0:	89fb      	ldrh	r3, [r7, #14]
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d001      	beq.n	80148ca <rfalNfcPollTechDetetection+0x24e>
 80148c6:	89fb      	ldrh	r3, [r7, #14]
 80148c8:	e1c3      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 80148ca:	f7ed fe2b 	bl	8002524 <rfalFieldOnAndStartGT>
 80148ce:	4603      	mov	r3, r0
 80148d0:	81fb      	strh	r3, [r7, #14]
 80148d2:	89fb      	ldrh	r3, [r7, #14]
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	d001      	beq.n	80148dc <rfalNfcPollTechDetetection+0x260>
 80148d8:	89fb      	ldrh	r3, [r7, #14]
 80148da:	e1ba      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            gNfcDev.isTechInit    = true;
 80148dc:	4b10      	ldr	r3, [pc, #64]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80148de:	2201      	movs	r2, #1
 80148e0:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                            /* No operation currently ongoing  */
 80148e4:	4b0e      	ldr	r3, [pc, #56]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80148e6:	2200      	movs	r2, #0
 80148e8:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 80148ec:	f7ed fe02 	bl	80024f4 <rfalIsGTExpired>
 80148f0:	4603      	mov	r3, r0
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d048      	beq.n	8014988 <rfalNfcPollTechDetetection+0x30c>
        {
            
            if( !gNfcDev.isOperOngoing )
 80148f6:	4b0a      	ldr	r3, [pc, #40]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 80148f8:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80148fc:	f083 0301 	eor.w	r3, r3, #1
 8014900:	b2db      	uxtb	r3, r3
 8014902:	2b00      	cmp	r3, #0
 8014904:	d018      	beq.n	8014938 <rfalNfcPollTechDetetection+0x2bc>
            {
                rfalNfcbPollerStartTechnologyDetection( gNfcDev.disc.compMode, &gNfcDev.sensbRes, &gNfcDev.sensbResLen );/* Poll for NFC-B devices */
 8014906:	4b06      	ldr	r3, [pc, #24]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014908:	7c1b      	ldrb	r3, [r3, #16]
 801490a:	4a09      	ldr	r2, [pc, #36]	@ (8014930 <rfalNfcPollTechDetetection+0x2b4>)
 801490c:	4909      	ldr	r1, [pc, #36]	@ (8014934 <rfalNfcPollTechDetetection+0x2b8>)
 801490e:	4618      	mov	r0, r3
 8014910:	f005 f910 	bl	8019b34 <rfalNfcbPollerStartTechnologyDetection>
             
                gNfcDev.isOperOngoing = true;
 8014914:	4b02      	ldr	r3, [pc, #8]	@ (8014920 <rfalNfcPollTechDetetection+0x2a4>)
 8014916:	2201      	movs	r2, #1
 8014918:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 801491c:	2302      	movs	r3, #2
 801491e:	e198      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
 8014920:	20002f90 	.word	0x20002f90
 8014924:	00063510 	.word	0x00063510
 8014928:	20003050 	.word	0x20003050
 801492c:	200032bc 	.word	0x200032bc
 8014930:	200032cb 	.word	0x200032cb
 8014934:	200032be 	.word	0x200032be
            }
            
            err = rfalNfcbPollerGetTechnologyDetectionStatus();
 8014938:	f005 f913 	bl	8019b62 <rfalNfcbPollerGetTechnologyDetectionStatus>
 801493c:	4603      	mov	r3, r0
 801493e:	81fb      	strh	r3, [r7, #14]
            if( err != RFAL_ERR_BUSY )
 8014940:	89fb      	ldrh	r3, [r7, #14]
 8014942:	2b02      	cmp	r3, #2
 8014944:	d014      	beq.n	8014970 <rfalNfcPollTechDetetection+0x2f4>
            {
                if( err == RFAL_ERR_NONE )
 8014946:	89fb      	ldrh	r3, [r7, #14]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d106      	bne.n	801495a <rfalNfcPollTechDetetection+0x2de>
                {
                    gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_B;
 801494c:	4b93      	ldr	r3, [pc, #588]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 801494e:	885b      	ldrh	r3, [r3, #2]
 8014950:	f043 0302 	orr.w	r3, r3, #2
 8014954:	b29a      	uxth	r2, r3
 8014956:	4b91      	ldr	r3, [pc, #580]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014958:	805a      	strh	r2, [r3, #2]
                }
                
                gNfcDev.isTechInit = false;
 801495a:	4b90      	ldr	r3, [pc, #576]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 801495c:	2200      	movs	r2, #0
 801495e:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_B;
 8014962:	4b8e      	ldr	r3, [pc, #568]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014964:	889b      	ldrh	r3, [r3, #4]
 8014966:	f023 0302 	bic.w	r3, r3, #2
 801496a:	b29a      	uxth	r2, r3
 801496c:	4b8b      	ldr	r3, [pc, #556]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 801496e:	809a      	strh	r2, [r3, #4]
            }
            
            /* Check if bail-out after NFC-B     Activity 2.1  9.2.3.26 */
            if( ((gNfcDev.disc.techs2Bail & RFAL_NFC_POLL_TECH_B) != 0U) && (gNfcDev.techsFound != 0U) )
 8014970:	4b8a      	ldr	r3, [pc, #552]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014972:	8a9b      	ldrh	r3, [r3, #20]
 8014974:	f003 0302 	and.w	r3, r3, #2
 8014978:	2b00      	cmp	r3, #0
 801497a:	d005      	beq.n	8014988 <rfalNfcPollTechDetetection+0x30c>
 801497c:	4b87      	ldr	r3, [pc, #540]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 801497e:	885b      	ldrh	r3, [r3, #2]
 8014980:	2b00      	cmp	r3, #0
 8014982:	d001      	beq.n	8014988 <rfalNfcPollTechDetetection+0x30c>
            {
                return RFAL_ERR_NONE;
 8014984:	2300      	movs	r3, #0
 8014986:	e164      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            }
        }        
        
        return RFAL_ERR_BUSY;
 8014988:	2302      	movs	r3, #2
 801498a:	e162      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
    }
    
    /*******************************************************************************/
    /* Passive NFC-F Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_F) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_F) != 0U) )
 801498c:	4b83      	ldr	r3, [pc, #524]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 801498e:	8a5b      	ldrh	r3, [r3, #18]
 8014990:	f003 0304 	and.w	r3, r3, #4
 8014994:	2b00      	cmp	r3, #0
 8014996:	d069      	beq.n	8014a6c <rfalNfcPollTechDetetection+0x3f0>
 8014998:	4b80      	ldr	r3, [pc, #512]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 801499a:	889b      	ldrh	r3, [r3, #4]
 801499c:	f003 0304 	and.w	r3, r3, #4
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d063      	beq.n	8014a6c <rfalNfcPollTechDetetection+0x3f0>
    {
    #if RFAL_FEATURE_NFCF
     
        if( !gNfcDev.isTechInit )
 80149a4:	4b7d      	ldr	r3, [pc, #500]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 80149a6:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80149aa:	f083 0301 	eor.w	r3, r3, #1
 80149ae:	b2db      	uxtb	r3, r3
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d01c      	beq.n	80149ee <rfalNfcPollTechDetetection+0x372>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcfPollerInitialize( gNfcDev.disc.nfcfBR ) );/* Initialize RFAL for NFC-F */
 80149b4:	4b79      	ldr	r3, [pc, #484]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 80149b6:	7e9b      	ldrb	r3, [r3, #26]
 80149b8:	4618      	mov	r0, r3
 80149ba:	f005 fc4d 	bl	801a258 <rfalNfcfPollerInitialize>
 80149be:	4603      	mov	r3, r0
 80149c0:	81fb      	strh	r3, [r7, #14]
 80149c2:	89fb      	ldrh	r3, [r7, #14]
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d001      	beq.n	80149cc <rfalNfcPollTechDetetection+0x350>
 80149c8:	89fb      	ldrh	r3, [r7, #14]
 80149ca:	e142      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                        /* As field is already On only starts GT timer */
 80149cc:	f7ed fdaa 	bl	8002524 <rfalFieldOnAndStartGT>
 80149d0:	4603      	mov	r3, r0
 80149d2:	81fb      	strh	r3, [r7, #14]
 80149d4:	89fb      	ldrh	r3, [r7, #14]
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d001      	beq.n	80149de <rfalNfcPollTechDetetection+0x362>
 80149da:	89fb      	ldrh	r3, [r7, #14]
 80149dc:	e139      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            
            gNfcDev.isTechInit    = true;
 80149de:	4b6f      	ldr	r3, [pc, #444]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 80149e0:	2201      	movs	r2, #1
 80149e2:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                           /* No operation currently ongoing  */
 80149e6:	4b6d      	ldr	r3, [pc, #436]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 80149e8:	2200      	movs	r2, #0
 80149ea:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }

        if( rfalIsGTExpired() )                                                      /* Wait until Guard Time is fulfilled */
 80149ee:	f7ed fd81 	bl	80024f4 <rfalIsGTExpired>
 80149f2:	4603      	mov	r3, r0
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d037      	beq.n	8014a68 <rfalNfcPollTechDetetection+0x3ec>
        {
            
            if( !gNfcDev.isOperOngoing )
 80149f8:	4b68      	ldr	r3, [pc, #416]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 80149fa:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80149fe:	f083 0301 	eor.w	r3, r3, #1
 8014a02:	b2db      	uxtb	r3, r3
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d007      	beq.n	8014a18 <rfalNfcPollTechDetetection+0x39c>
            {
                rfalNfcfPollerStartCheckPresence();
 8014a08:	f005 fc74 	bl	801a2f4 <rfalNfcfPollerStartCheckPresence>
             
                gNfcDev.isOperOngoing = true;
 8014a0c:	4b63      	ldr	r3, [pc, #396]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a0e:	2201      	movs	r2, #1
 8014a10:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 8014a14:	2302      	movs	r3, #2
 8014a16:	e11c      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            }
            
            err = rfalNfcfPollerGetCheckPresenceStatus();                            /* Poll for NFC-F devices */
 8014a18:	f005 fc8c 	bl	801a334 <rfalNfcfPollerGetCheckPresenceStatus>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	81fb      	strh	r3, [r7, #14]
            if( err != RFAL_ERR_BUSY )
 8014a20:	89fb      	ldrh	r3, [r7, #14]
 8014a22:	2b02      	cmp	r3, #2
 8014a24:	d014      	beq.n	8014a50 <rfalNfcPollTechDetetection+0x3d4>
            {
                if( err == RFAL_ERR_NONE )
 8014a26:	89fb      	ldrh	r3, [r7, #14]
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d106      	bne.n	8014a3a <rfalNfcPollTechDetetection+0x3be>
                {
                    gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_F;
 8014a2c:	4b5b      	ldr	r3, [pc, #364]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a2e:	885b      	ldrh	r3, [r3, #2]
 8014a30:	f043 0304 	orr.w	r3, r3, #4
 8014a34:	b29a      	uxth	r2, r3
 8014a36:	4b59      	ldr	r3, [pc, #356]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a38:	805a      	strh	r2, [r3, #2]
                }
                
                gNfcDev.isTechInit = false;
 8014a3a:	4b58      	ldr	r3, [pc, #352]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_F;
 8014a42:	4b56      	ldr	r3, [pc, #344]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a44:	889b      	ldrh	r3, [r3, #4]
 8014a46:	f023 0304 	bic.w	r3, r3, #4
 8014a4a:	b29a      	uxth	r2, r3
 8014a4c:	4b53      	ldr	r3, [pc, #332]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a4e:	809a      	strh	r2, [r3, #4]
            }
            
            /* Check if bail-out after NFC-F     Activity 2.1  9.2.3.31 */
            if( ((gNfcDev.disc.techs2Bail & RFAL_NFC_POLL_TECH_F) != 0U) && (gNfcDev.techsFound != 0U) )
 8014a50:	4b52      	ldr	r3, [pc, #328]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a52:	8a9b      	ldrh	r3, [r3, #20]
 8014a54:	f003 0304 	and.w	r3, r3, #4
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d005      	beq.n	8014a68 <rfalNfcPollTechDetetection+0x3ec>
 8014a5c:	4b4f      	ldr	r3, [pc, #316]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a5e:	885b      	ldrh	r3, [r3, #2]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d001      	beq.n	8014a68 <rfalNfcPollTechDetetection+0x3ec>
            {
                return RFAL_ERR_NONE;
 8014a64:	2300      	movs	r3, #0
 8014a66:	e0f4      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            }
        }
        
        return RFAL_ERR_BUSY;
 8014a68:	2302      	movs	r3, #2
 8014a6a:	e0f2      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
    
    
    /*******************************************************************************/
    /* Passive NFC-V Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_V) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_V) != 0U) )
 8014a6c:	4b4b      	ldr	r3, [pc, #300]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a6e:	8a5b      	ldrh	r3, [r3, #18]
 8014a70:	f003 0308 	and.w	r3, r3, #8
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d045      	beq.n	8014b04 <rfalNfcPollTechDetetection+0x488>
 8014a78:	4b48      	ldr	r3, [pc, #288]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a7a:	889b      	ldrh	r3, [r3, #4]
 8014a7c:	f003 0308 	and.w	r3, r3, #8
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d03f      	beq.n	8014b04 <rfalNfcPollTechDetetection+0x488>
    {
    #if RFAL_FEATURE_NFCV
        
        rfalNfcvInventoryRes invRes;
 
        if( !gNfcDev.isTechInit )
 8014a84:	4b45      	ldr	r3, [pc, #276]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014a86:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8014a8a:	f083 0301 	eor.w	r3, r3, #1
 8014a8e:	b2db      	uxtb	r3, r3
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d015      	beq.n	8014ac0 <rfalNfcPollTechDetetection+0x444>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcvPollerInitialize() );                      /* Initialize RFAL for NFC-V */
 8014a94:	f005 ffcc 	bl	801aa30 <rfalNfcvPollerInitialize>
 8014a98:	4603      	mov	r3, r0
 8014a9a:	81fb      	strh	r3, [r7, #14]
 8014a9c:	89fb      	ldrh	r3, [r7, #14]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d001      	beq.n	8014aa6 <rfalNfcPollTechDetetection+0x42a>
 8014aa2:	89fb      	ldrh	r3, [r7, #14]
 8014aa4:	e0d5      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 8014aa6:	f7ed fd3d 	bl	8002524 <rfalFieldOnAndStartGT>
 8014aaa:	4603      	mov	r3, r0
 8014aac:	81fb      	strh	r3, [r7, #14]
 8014aae:	89fb      	ldrh	r3, [r7, #14]
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d001      	beq.n	8014ab8 <rfalNfcPollTechDetetection+0x43c>
 8014ab4:	89fb      	ldrh	r3, [r7, #14]
 8014ab6:	e0cc      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            gNfcDev.isTechInit = true;
 8014ab8:	4b38      	ldr	r3, [pc, #224]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014aba:	2201      	movs	r2, #1
 8014abc:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
                
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 8014ac0:	f7ed fd18 	bl	80024f4 <rfalIsGTExpired>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d01a      	beq.n	8014b00 <rfalNfcPollTechDetetection+0x484>
        {
            err = rfalNfcvPollerCheckPresence( &invRes );                             /* Poll for NFC-V devices */
 8014aca:	463b      	mov	r3, r7
 8014acc:	4618      	mov	r0, r3
 8014ace:	f005 ffd3 	bl	801aa78 <rfalNfcvPollerCheckPresence>
 8014ad2:	4603      	mov	r3, r0
 8014ad4:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 8014ad6:	89fb      	ldrh	r3, [r7, #14]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d106      	bne.n	8014aea <rfalNfcPollTechDetetection+0x46e>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_V;
 8014adc:	4b2f      	ldr	r3, [pc, #188]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014ade:	885b      	ldrh	r3, [r3, #2]
 8014ae0:	f043 0308 	orr.w	r3, r3, #8
 8014ae4:	b29a      	uxth	r2, r3
 8014ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014ae8:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 8014aea:	4b2c      	ldr	r3, [pc, #176]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014aec:	2200      	movs	r2, #0
 8014aee:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_V;
 8014af2:	4b2a      	ldr	r3, [pc, #168]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014af4:	889b      	ldrh	r3, [r3, #4]
 8014af6:	f023 0308 	bic.w	r3, r3, #8
 8014afa:	b29a      	uxth	r2, r3
 8014afc:	4b27      	ldr	r3, [pc, #156]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014afe:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 8014b00:	2302      	movs	r3, #2
 8014b02:	e0a6      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
    
    
    /*******************************************************************************/
    /* Passive Proprietary Technology ST25TB                                       */
    /*******************************************************************************/  
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_ST25TB) != 0U) )
 8014b04:	4b25      	ldr	r3, [pc, #148]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b06:	8a5b      	ldrh	r3, [r3, #18]
 8014b08:	f003 0320 	and.w	r3, r3, #32
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d047      	beq.n	8014ba0 <rfalNfcPollTechDetetection+0x524>
 8014b10:	4b22      	ldr	r3, [pc, #136]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b12:	889b      	ldrh	r3, [r3, #4]
 8014b14:	f003 0320 	and.w	r3, r3, #32
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d041      	beq.n	8014ba0 <rfalNfcPollTechDetetection+0x524>
    {
    #if RFAL_FEATURE_ST25TB
        
        if( !gNfcDev.isTechInit )
 8014b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b1e:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8014b22:	f083 0301 	eor.w	r3, r3, #1
 8014b26:	b2db      	uxtb	r3, r3
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d015      	beq.n	8014b58 <rfalNfcPollTechDetetection+0x4dc>
        {
            RFAL_EXIT_ON_ERR( err, rfalSt25tbPollerInitialize() );                    /* Initialize RFAL for NFC-V */
 8014b2c:	f006 fdb3 	bl	801b696 <rfalSt25tbPollerInitialize>
 8014b30:	4603      	mov	r3, r0
 8014b32:	81fb      	strh	r3, [r7, #14]
 8014b34:	89fb      	ldrh	r3, [r7, #14]
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d001      	beq.n	8014b3e <rfalNfcPollTechDetetection+0x4c2>
 8014b3a:	89fb      	ldrh	r3, [r7, #14]
 8014b3c:	e089      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 8014b3e:	f7ed fcf1 	bl	8002524 <rfalFieldOnAndStartGT>
 8014b42:	4603      	mov	r3, r0
 8014b44:	81fb      	strh	r3, [r7, #14]
 8014b46:	89fb      	ldrh	r3, [r7, #14]
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d001      	beq.n	8014b50 <rfalNfcPollTechDetetection+0x4d4>
 8014b4c:	89fb      	ldrh	r3, [r7, #14]
 8014b4e:	e080      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            gNfcDev.isTechInit = true;
 8014b50:	4b12      	ldr	r3, [pc, #72]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b52:	2201      	movs	r2, #1
 8014b54:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
     
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 8014b58:	f7ed fccc 	bl	80024f4 <rfalIsGTExpired>
 8014b5c:	4603      	mov	r3, r0
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d019      	beq.n	8014b96 <rfalNfcPollTechDetetection+0x51a>
        {
            err = rfalSt25tbPollerCheckPresence( NULL );                              /* Poll for ST25TB devices */
 8014b62:	2000      	movs	r0, #0
 8014b64:	f006 fd9e 	bl	801b6a4 <rfalSt25tbPollerCheckPresence>
 8014b68:	4603      	mov	r3, r0
 8014b6a:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 8014b6c:	89fb      	ldrh	r3, [r7, #14]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d106      	bne.n	8014b80 <rfalNfcPollTechDetetection+0x504>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_ST25TB;
 8014b72:	4b0a      	ldr	r3, [pc, #40]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b74:	885b      	ldrh	r3, [r3, #2]
 8014b76:	f043 0320 	orr.w	r3, r3, #32
 8014b7a:	b29a      	uxth	r2, r3
 8014b7c:	4b07      	ldr	r3, [pc, #28]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b7e:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 8014b80:	4b06      	ldr	r3, [pc, #24]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b82:	2200      	movs	r2, #0
 8014b84:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_ST25TB;
 8014b88:	4b04      	ldr	r3, [pc, #16]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b8a:	889b      	ldrh	r3, [r3, #4]
 8014b8c:	f023 0320 	bic.w	r3, r3, #32
 8014b90:	b29a      	uxth	r2, r3
 8014b92:	4b02      	ldr	r3, [pc, #8]	@ (8014b9c <rfalNfcPollTechDetetection+0x520>)
 8014b94:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 8014b96:	2302      	movs	r3, #2
 8014b98:	e05b      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
 8014b9a:	bf00      	nop
 8014b9c:	20002f90 	.word	0x20002f90
    }
    
    /*******************************************************************************/
    /* Passive Proprietary Technology                                              */
    /*******************************************************************************/  
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_PROP) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_PROP) != 0U) )
 8014ba0:	4b2e      	ldr	r3, [pc, #184]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014ba2:	8a5b      	ldrh	r3, [r3, #18]
 8014ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d051      	beq.n	8014c50 <rfalNfcPollTechDetetection+0x5d4>
 8014bac:	4b2b      	ldr	r3, [pc, #172]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014bae:	889b      	ldrh	r3, [r3, #4]
 8014bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d04b      	beq.n	8014c50 <rfalNfcPollTechDetetection+0x5d4>
    {
        if( !gNfcDev.isTechInit )
 8014bb8:	4b28      	ldr	r3, [pc, #160]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014bba:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8014bbe:	f083 0301 	eor.w	r3, r3, #1
 8014bc2:	b2db      	uxtb	r3, r3
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d01c      	beq.n	8014c02 <rfalNfcPollTechDetetection+0x586>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );                    /* Initialize RFAL for Proprietary NFC */
 8014bc8:	4b24      	ldr	r3, [pc, #144]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d004      	beq.n	8014bda <rfalNfcPollTechDetetection+0x55e>
 8014bd0:	4b22      	ldr	r3, [pc, #136]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014bd4:	4798      	blx	r3
 8014bd6:	4603      	mov	r3, r0
 8014bd8:	e000      	b.n	8014bdc <rfalNfcPollTechDetetection+0x560>
 8014bda:	2318      	movs	r3, #24
 8014bdc:	81fb      	strh	r3, [r7, #14]
 8014bde:	89fb      	ldrh	r3, [r7, #14]
 8014be0:	2b00      	cmp	r3, #0
 8014be2:	d001      	beq.n	8014be8 <rfalNfcPollTechDetetection+0x56c>
 8014be4:	89fb      	ldrh	r3, [r7, #14]
 8014be6:	e034      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field may already be On only starts GT timer */
 8014be8:	f7ed fc9c 	bl	8002524 <rfalFieldOnAndStartGT>
 8014bec:	4603      	mov	r3, r0
 8014bee:	81fb      	strh	r3, [r7, #14]
 8014bf0:	89fb      	ldrh	r3, [r7, #14]
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d001      	beq.n	8014bfa <rfalNfcPollTechDetetection+0x57e>
 8014bf6:	89fb      	ldrh	r3, [r7, #14]
 8014bf8:	e02b      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
            gNfcDev.isTechInit = true;
 8014bfa:	4b18      	ldr	r3, [pc, #96]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014bfc:	2201      	movs	r2, #1
 8014bfe:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
     
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 8014c02:	f7ed fc77 	bl	80024f4 <rfalIsGTExpired>
 8014c06:	4603      	mov	r3, r0
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d01f      	beq.n	8014c4c <rfalNfcPollTechDetetection+0x5d0>
        {
            err = rfalNfcpCbPollerTechnologyDetection();                              /* Poll for devices */
 8014c0c:	4b13      	ldr	r3, [pc, #76]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	d004      	beq.n	8014c1e <rfalNfcPollTechDetetection+0x5a2>
 8014c14:	4b11      	ldr	r3, [pc, #68]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014c18:	4798      	blx	r3
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	e000      	b.n	8014c20 <rfalNfcPollTechDetetection+0x5a4>
 8014c1e:	2304      	movs	r3, #4
 8014c20:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 8014c22:	89fb      	ldrh	r3, [r7, #14]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d106      	bne.n	8014c36 <rfalNfcPollTechDetetection+0x5ba>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_PROP;
 8014c28:	4b0c      	ldr	r3, [pc, #48]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c2a:	885b      	ldrh	r3, [r3, #2]
 8014c2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c30:	b29a      	uxth	r2, r3
 8014c32:	4b0a      	ldr	r3, [pc, #40]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c34:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 8014c36:	4b09      	ldr	r3, [pc, #36]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c38:	2200      	movs	r2, #0
 8014c3a:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_PROP;
 8014c3e:	4b07      	ldr	r3, [pc, #28]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c40:	889b      	ldrh	r3, [r3, #4]
 8014c42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014c46:	b29a      	uxth	r2, r3
 8014c48:	4b04      	ldr	r3, [pc, #16]	@ (8014c5c <rfalNfcPollTechDetetection+0x5e0>)
 8014c4a:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 8014c4c:	2302      	movs	r3, #2
 8014c4e:	e000      	b.n	8014c52 <rfalNfcPollTechDetetection+0x5d6>
    }
    
    return RFAL_ERR_NONE;
 8014c50:	2300      	movs	r3, #0
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	3710      	adds	r7, #16
 8014c56:	46bd      	mov	sp, r7
 8014c58:	bd80      	pop	{r7, pc}
 8014c5a:	bf00      	nop
 8014c5c:	20002f90 	.word	0x20002f90

08014c60 <rfalNfcPollCollResolution>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollCollResolution( void )
{
 8014c60:	b5b0      	push	{r4, r5, r7, lr}
 8014c62:	b092      	sub	sp, #72	@ 0x48
 8014c64:	af00      	add	r7, sp, #0
    uint8_t    i;
    static uint8_t    devCnt;
    ReturnCode err;
    
    err    = RFAL_ERR_NONE;
 8014c66:	2300      	movs	r3, #0
 8014c68:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    i      = 0;
 8014c6c:	2300      	movs	r3, #0
 8014c6e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    RFAL_NO_WARNING(err);
    RFAL_NO_WARNING(devCnt);
    RFAL_NO_WARNING(i);
    
    /* Check if device limit has been reached */
    if( gNfcDev.devCnt >= gNfcDev.disc.devLimit )
 8014c72:	4bac      	ldr	r3, [pc, #688]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014c74:	f893 2318 	ldrb.w	r2, [r3, #792]	@ 0x318
 8014c78:	4baa      	ldr	r3, [pc, #680]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014c7a:	7e1b      	ldrb	r3, [r3, #24]
 8014c7c:	429a      	cmp	r2, r3
 8014c7e:	d302      	bcc.n	8014c86 <rfalNfcPollCollResolution+0x26>
    {
        return RFAL_ERR_NONE;
 8014c80:	2300      	movs	r3, #0
 8014c82:	f000 bc48 	b.w	8015516 <rfalNfcPollCollResolution+0x8b6>
    
    /*******************************************************************************/
    /* NFC-A Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCA
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_A) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_A) != 0U) )   /* If a NFC-A device was found/detected, perform Collision Resolution */
 8014c86:	4ba7      	ldr	r3, [pc, #668]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014c88:	885b      	ldrh	r3, [r3, #2]
 8014c8a:	f003 0301 	and.w	r3, r3, #1
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	f000 80c2 	beq.w	8014e18 <rfalNfcPollCollResolution+0x1b8>
 8014c94:	4ba3      	ldr	r3, [pc, #652]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014c96:	889b      	ldrh	r3, [r3, #4]
 8014c98:	f003 0301 	and.w	r3, r3, #1
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	f000 80bb 	beq.w	8014e18 <rfalNfcPollCollResolution+0x1b8>
    {
        static rfalNfcaListenDevice nfcaDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 8014ca2:	4ba0      	ldr	r3, [pc, #640]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014ca4:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8014ca8:	f083 0301 	eor.w	r3, r3, #1
 8014cac:	b2db      	uxtb	r3, r3
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d021      	beq.n	8014cf6 <rfalNfcPollCollResolution+0x96>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcaPollerInitialize() );                       /* Initialize RFAL for NFC-A */
 8014cb2:	f004 fa03 	bl	80190bc <rfalNfcaPollerInitialize>
 8014cb6:	4603      	mov	r3, r0
 8014cb8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014cbc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014cc0:	2b00      	cmp	r3, #0
 8014cc2:	d003      	beq.n	8014ccc <rfalNfcPollCollResolution+0x6c>
 8014cc4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014cc8:	f000 bc25 	b.w	8015516 <rfalNfcPollCollResolution+0x8b6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Turns the Field On and starts GT timer */
 8014ccc:	f7ed fc2a 	bl	8002524 <rfalFieldOnAndStartGT>
 8014cd0:	4603      	mov	r3, r0
 8014cd2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014cd6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d003      	beq.n	8014ce6 <rfalNfcPollCollResolution+0x86>
 8014cde:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014ce2:	f000 bc18 	b.w	8015516 <rfalNfcPollCollResolution+0x8b6>
            
            gNfcDev.isTechInit    = true;                                              /* Technology has been initialized */
 8014ce6:	4b8f      	ldr	r3, [pc, #572]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014ce8:	2201      	movs	r2, #1
 8014cea:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 8014cee:	4b8d      	ldr	r3, [pc, #564]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014cf0:	2200      	movs	r2, #0
 8014cf2:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( !rfalIsGTExpired() )
 8014cf6:	f7ed fbfd 	bl	80024f4 <rfalIsGTExpired>
 8014cfa:	4603      	mov	r3, r0
 8014cfc:	f083 0301 	eor.w	r3, r3, #1
 8014d00:	b2db      	uxtb	r3, r3
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	d002      	beq.n	8014d0c <rfalNfcPollCollResolution+0xac>
        {
            return RFAL_ERR_BUSY;
 8014d06:	2302      	movs	r3, #2
 8014d08:	f000 bc05 	b.w	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        if( !gNfcDev.isOperOngoing )
 8014d0c:	4b85      	ldr	r3, [pc, #532]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d0e:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8014d12:	f083 0301 	eor.w	r3, r3, #1
 8014d16:	b2db      	uxtb	r3, r3
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d01c      	beq.n	8014d56 <rfalNfcPollCollResolution+0xf6>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcaPollerStartFullCollisionResolution( gNfcDev.disc.compMode, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcaDevList, &devCnt ) );
 8014d1c:	4b81      	ldr	r3, [pc, #516]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d1e:	7c18      	ldrb	r0, [r3, #16]
 8014d20:	4b80      	ldr	r3, [pc, #512]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d22:	7e1a      	ldrb	r2, [r3, #24]
 8014d24:	4b7f      	ldr	r3, [pc, #508]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d26:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014d2a:	1ad3      	subs	r3, r2, r3
 8014d2c:	b2d9      	uxtb	r1, r3
 8014d2e:	4b7e      	ldr	r3, [pc, #504]	@ (8014f28 <rfalNfcPollCollResolution+0x2c8>)
 8014d30:	4a7e      	ldr	r2, [pc, #504]	@ (8014f2c <rfalNfcPollCollResolution+0x2cc>)
 8014d32:	f004 fa5f 	bl	80191f4 <rfalNfcaPollerStartFullCollisionResolution>
 8014d36:	4603      	mov	r3, r0
 8014d38:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014d3c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d002      	beq.n	8014d4a <rfalNfcPollCollResolution+0xea>
 8014d44:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014d48:	e3e5      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
         
            gNfcDev.isOperOngoing = true;
 8014d4a:	4b76      	ldr	r3, [pc, #472]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d4c:	2201      	movs	r2, #1
 8014d4e:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
            return RFAL_ERR_BUSY;
 8014d52:	2302      	movs	r3, #2
 8014d54:	e3df      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        err = rfalNfcaPollerGetFullCollisionResolutionStatus();
 8014d56:	f004 fb0b 	bl	8019370 <rfalNfcaPollerGetFullCollisionResolutionStatus>
 8014d5a:	4603      	mov	r3, r0
 8014d5c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( err != RFAL_ERR_BUSY )
 8014d60:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014d64:	2b02      	cmp	r3, #2
 8014d66:	d055      	beq.n	8014e14 <rfalNfcPollCollResolution+0x1b4>
        {
            gNfcDev.isTechInit = false;
 8014d68:	4b6e      	ldr	r3, [pc, #440]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d6a:	2200      	movs	r2, #0
 8014d6c:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_A;
 8014d70:	4b6c      	ldr	r3, [pc, #432]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d72:	889b      	ldrh	r3, [r3, #4]
 8014d74:	f023 0301 	bic.w	r3, r3, #1
 8014d78:	b29a      	uxth	r2, r3
 8014d7a:	4b6a      	ldr	r3, [pc, #424]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d7c:	809a      	strh	r2, [r3, #4]
            
            if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 8014d7e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d146      	bne.n	8014e14 <rfalNfcPollCollResolution+0x1b4>
 8014d86:	4b68      	ldr	r3, [pc, #416]	@ (8014f28 <rfalNfcPollCollResolution+0x2c8>)
 8014d88:	781b      	ldrb	r3, [r3, #0]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d042      	beq.n	8014e14 <rfalNfcPollCollResolution+0x1b4>
            {
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfca list into global device list */
 8014d8e:	2300      	movs	r3, #0
 8014d90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8014d94:	e038      	b.n	8014e08 <rfalNfcPollCollResolution+0x1a8>
                {
                    gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCA;
 8014d96:	4b63      	ldr	r3, [pc, #396]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014d98:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014d9c:	4619      	mov	r1, r3
 8014d9e:	4a61      	ldr	r2, [pc, #388]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014da0:	460b      	mov	r3, r1
 8014da2:	011b      	lsls	r3, r3, #4
 8014da4:	1a5b      	subs	r3, r3, r1
 8014da6:	00db      	lsls	r3, r3, #3
 8014da8:	4413      	add	r3, r2
 8014daa:	33c0      	adds	r3, #192	@ 0xc0
 8014dac:	2200      	movs	r2, #0
 8014dae:	701a      	strb	r2, [r3, #0]
                    gNfcDev.devList[gNfcDev.devCnt].dev.nfca = nfcaDevList[i];
 8014db0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8014db4:	4b5b      	ldr	r3, [pc, #364]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014db6:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014dba:	4618      	mov	r0, r3
 8014dbc:	4959      	ldr	r1, [pc, #356]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014dbe:	4603      	mov	r3, r0
 8014dc0:	011b      	lsls	r3, r3, #4
 8014dc2:	1a1b      	subs	r3, r3, r0
 8014dc4:	00db      	lsls	r3, r3, #3
 8014dc6:	440b      	add	r3, r1
 8014dc8:	33c0      	adds	r3, #192	@ 0xc0
 8014dca:	4958      	ldr	r1, [pc, #352]	@ (8014f2c <rfalNfcPollCollResolution+0x2cc>)
 8014dcc:	2016      	movs	r0, #22
 8014dce:	fb00 f202 	mul.w	r2, r0, r2
 8014dd2:	440a      	add	r2, r1
 8014dd4:	3301      	adds	r3, #1
 8014dd6:	6811      	ldr	r1, [r2, #0]
 8014dd8:	6855      	ldr	r5, [r2, #4]
 8014dda:	6894      	ldr	r4, [r2, #8]
 8014ddc:	68d0      	ldr	r0, [r2, #12]
 8014dde:	6019      	str	r1, [r3, #0]
 8014de0:	605d      	str	r5, [r3, #4]
 8014de2:	609c      	str	r4, [r3, #8]
 8014de4:	60d8      	str	r0, [r3, #12]
 8014de6:	6911      	ldr	r1, [r2, #16]
 8014de8:	6119      	str	r1, [r3, #16]
 8014dea:	8a92      	ldrh	r2, [r2, #20]
 8014dec:	829a      	strh	r2, [r3, #20]
                    gNfcDev.devCnt++;
 8014dee:	4b4d      	ldr	r3, [pc, #308]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014df0:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014df4:	3301      	adds	r3, #1
 8014df6:	b2da      	uxtb	r2, r3
 8014df8:	4b4a      	ldr	r3, [pc, #296]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014dfa:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfca list into global device list */
 8014dfe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014e02:	3301      	adds	r3, #1
 8014e04:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8014e08:	4b47      	ldr	r3, [pc, #284]	@ (8014f28 <rfalNfcPollCollResolution+0x2c8>)
 8014e0a:	781b      	ldrb	r3, [r3, #0]
 8014e0c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8014e10:	429a      	cmp	r2, r3
 8014e12:	d3c0      	bcc.n	8014d96 <rfalNfcPollCollResolution+0x136>
                }
            }
        }
        
        return RFAL_ERR_BUSY;
 8014e14:	2302      	movs	r3, #2
 8014e16:	e37e      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
    
    /*******************************************************************************/
    /* NFC-B Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCB
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_B) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_B) != 0U) )   /* If a NFC-B device was found/detected, perform Collision Resolution */
 8014e18:	4b42      	ldr	r3, [pc, #264]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014e1a:	885b      	ldrh	r3, [r3, #2]
 8014e1c:	f003 0302 	and.w	r3, r3, #2
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	f000 80c7 	beq.w	8014fb4 <rfalNfcPollCollResolution+0x354>
 8014e26:	4b3f      	ldr	r3, [pc, #252]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014e28:	889b      	ldrh	r3, [r3, #4]
 8014e2a:	f003 0302 	and.w	r3, r3, #2
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	f000 80c0 	beq.w	8014fb4 <rfalNfcPollCollResolution+0x354>
    {
        static rfalNfcbListenDevice nfcbDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 8014e34:	4b3b      	ldr	r3, [pc, #236]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014e36:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8014e3a:	f083 0301 	eor.w	r3, r3, #1
 8014e3e:	b2db      	uxtb	r3, r3
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d01f      	beq.n	8014e84 <rfalNfcPollCollResolution+0x224>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcbPollerInitialize());                        /* Initialize RFAL for NFC-B */
 8014e44:	f004 fcfe 	bl	8019844 <rfalNfcbPollerInitialize>
 8014e48:	4603      	mov	r3, r0
 8014e4a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014e4e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d002      	beq.n	8014e5c <rfalNfcPollCollResolution+0x1fc>
 8014e56:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014e5a:	e35c      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Ensure GT again as other technologies have also been polled */
 8014e5c:	f7ed fb62 	bl	8002524 <rfalFieldOnAndStartGT>
 8014e60:	4603      	mov	r3, r0
 8014e62:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014e66:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	d002      	beq.n	8014e74 <rfalNfcPollCollResolution+0x214>
 8014e6e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014e72:	e350      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            
            gNfcDev.isTechInit    = true;
 8014e74:	4b2b      	ldr	r3, [pc, #172]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014e76:	2201      	movs	r2, #1
 8014e78:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 8014e7c:	4b29      	ldr	r3, [pc, #164]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014e7e:	2200      	movs	r2, #0
 8014e80:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( !rfalIsGTExpired() )
 8014e84:	f7ed fb36 	bl	80024f4 <rfalIsGTExpired>
 8014e88:	4603      	mov	r3, r0
 8014e8a:	f083 0301 	eor.w	r3, r3, #1
 8014e8e:	b2db      	uxtb	r3, r3
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d001      	beq.n	8014e98 <rfalNfcPollCollResolution+0x238>
        {
            return RFAL_ERR_BUSY;
 8014e94:	2302      	movs	r3, #2
 8014e96:	e33e      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        if( !gNfcDev.isOperOngoing )
 8014e98:	4b22      	ldr	r3, [pc, #136]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014e9a:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8014e9e:	f083 0301 	eor.w	r3, r3, #1
 8014ea2:	b2db      	uxtb	r3, r3
 8014ea4:	2b00      	cmp	r3, #0
 8014ea6:	d01c      	beq.n	8014ee2 <rfalNfcPollCollResolution+0x282>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcbPollerStartCollisionResolution( gNfcDev.disc.compMode, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcbDevList, &devCnt ) );
 8014ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014eaa:	7c18      	ldrb	r0, [r3, #16]
 8014eac:	4b1d      	ldr	r3, [pc, #116]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014eae:	7e1a      	ldrb	r2, [r3, #24]
 8014eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014eb2:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014eb6:	1ad3      	subs	r3, r2, r3
 8014eb8:	b2d9      	uxtb	r1, r3
 8014eba:	4b1b      	ldr	r3, [pc, #108]	@ (8014f28 <rfalNfcPollCollResolution+0x2c8>)
 8014ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8014f30 <rfalNfcPollCollResolution+0x2d0>)
 8014ebe:	f004 fe57 	bl	8019b70 <rfalNfcbPollerStartCollisionResolution>
 8014ec2:	4603      	mov	r3, r0
 8014ec4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014ec8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014ecc:	2b00      	cmp	r3, #0
 8014ece:	d002      	beq.n	8014ed6 <rfalNfcPollCollResolution+0x276>
 8014ed0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014ed4:	e31f      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
         
            gNfcDev.isOperOngoing = true;
 8014ed6:	4b13      	ldr	r3, [pc, #76]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014ed8:	2201      	movs	r2, #1
 8014eda:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
            return RFAL_ERR_BUSY;
 8014ede:	2302      	movs	r3, #2
 8014ee0:	e319      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        err = rfalNfcbPollerGetCollisionResolutionStatus();
 8014ee2:	f004 febb 	bl	8019c5c <rfalNfcbPollerGetCollisionResolutionStatus>
 8014ee6:	4603      	mov	r3, r0
 8014ee8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( err != RFAL_ERR_BUSY )
 8014eec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014ef0:	2b02      	cmp	r3, #2
 8014ef2:	d05d      	beq.n	8014fb0 <rfalNfcPollCollResolution+0x350>
        {
            gNfcDev.isTechInit = false;
 8014ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014ef6:	2200      	movs	r2, #0
 8014ef8:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_B;
 8014efc:	4b09      	ldr	r3, [pc, #36]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014efe:	889b      	ldrh	r3, [r3, #4]
 8014f00:	f023 0302 	bic.w	r3, r3, #2
 8014f04:	b29a      	uxth	r2, r3
 8014f06:	4b07      	ldr	r3, [pc, #28]	@ (8014f24 <rfalNfcPollCollResolution+0x2c4>)
 8014f08:	809a      	strh	r2, [r3, #4]
            
            if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 8014f0a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d14e      	bne.n	8014fb0 <rfalNfcPollCollResolution+0x350>
 8014f12:	4b05      	ldr	r3, [pc, #20]	@ (8014f28 <rfalNfcPollCollResolution+0x2c8>)
 8014f14:	781b      	ldrb	r3, [r3, #0]
 8014f16:	2b00      	cmp	r3, #0
 8014f18:	d04a      	beq.n	8014fb0 <rfalNfcPollCollResolution+0x350>
            {
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcb list into global device list */
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8014f20:	e040      	b.n	8014fa4 <rfalNfcPollCollResolution+0x344>
 8014f22:	bf00      	nop
 8014f24:	20002f90 	.word	0x20002f90
 8014f28:	2000384a 	.word	0x2000384a
 8014f2c:	200037dc 	.word	0x200037dc
 8014f30:	2000384c 	.word	0x2000384c
                {
                    gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCB;
 8014f34:	4bb5      	ldr	r3, [pc, #724]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014f36:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014f3a:	4619      	mov	r1, r3
 8014f3c:	4ab3      	ldr	r2, [pc, #716]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014f3e:	460b      	mov	r3, r1
 8014f40:	011b      	lsls	r3, r3, #4
 8014f42:	1a5b      	subs	r3, r3, r1
 8014f44:	00db      	lsls	r3, r3, #3
 8014f46:	4413      	add	r3, r2
 8014f48:	33c0      	adds	r3, #192	@ 0xc0
 8014f4a:	2201      	movs	r2, #1
 8014f4c:	701a      	strb	r2, [r3, #0]
                    gNfcDev.devList[gNfcDev.devCnt].dev.nfcb = nfcbDevList[i];
 8014f4e:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8014f52:	4bae      	ldr	r3, [pc, #696]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014f54:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014f58:	4618      	mov	r0, r3
 8014f5a:	49ac      	ldr	r1, [pc, #688]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014f5c:	4603      	mov	r3, r0
 8014f5e:	011b      	lsls	r3, r3, #4
 8014f60:	1a1b      	subs	r3, r3, r0
 8014f62:	00db      	lsls	r3, r3, #3
 8014f64:	440b      	add	r3, r1
 8014f66:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8014f6a:	48a9      	ldr	r0, [pc, #676]	@ (8015210 <rfalNfcPollCollResolution+0x5b0>)
 8014f6c:	4613      	mov	r3, r2
 8014f6e:	011b      	lsls	r3, r3, #4
 8014f70:	1a9b      	subs	r3, r3, r2
 8014f72:	18c2      	adds	r2, r0, r3
 8014f74:	1c4b      	adds	r3, r1, #1
 8014f76:	6814      	ldr	r4, [r2, #0]
 8014f78:	6850      	ldr	r0, [r2, #4]
 8014f7a:	6891      	ldr	r1, [r2, #8]
 8014f7c:	601c      	str	r4, [r3, #0]
 8014f7e:	6058      	str	r0, [r3, #4]
 8014f80:	6099      	str	r1, [r3, #8]
 8014f82:	8991      	ldrh	r1, [r2, #12]
 8014f84:	7b92      	ldrb	r2, [r2, #14]
 8014f86:	8199      	strh	r1, [r3, #12]
 8014f88:	739a      	strb	r2, [r3, #14]
                    gNfcDev.devCnt++;
 8014f8a:	4ba0      	ldr	r3, [pc, #640]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014f8c:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8014f90:	3301      	adds	r3, #1
 8014f92:	b2da      	uxtb	r2, r3
 8014f94:	4b9d      	ldr	r3, [pc, #628]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014f96:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcb list into global device list */
 8014f9a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014f9e:	3301      	adds	r3, #1
 8014fa0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8014fa4:	4b9b      	ldr	r3, [pc, #620]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 8014fa6:	781b      	ldrb	r3, [r3, #0]
 8014fa8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8014fac:	429a      	cmp	r2, r3
 8014fae:	d3c1      	bcc.n	8014f34 <rfalNfcPollCollResolution+0x2d4>
                }
            }
        }
        
        return RFAL_ERR_BUSY;
 8014fb0:	2302      	movs	r3, #2
 8014fb2:	e2b0      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
    
    /*******************************************************************************/
    /* NFC-F Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCF
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_F) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_F) != 0U) )  /* If a NFC-F device was found/detected, perform Collision Resolution */
 8014fb4:	4b95      	ldr	r3, [pc, #596]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014fb6:	885b      	ldrh	r3, [r3, #2]
 8014fb8:	f003 0304 	and.w	r3, r3, #4
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	f000 80c0 	beq.w	8015142 <rfalNfcPollCollResolution+0x4e2>
 8014fc2:	4b92      	ldr	r3, [pc, #584]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014fc4:	889b      	ldrh	r3, [r3, #4]
 8014fc6:	f003 0304 	and.w	r3, r3, #4
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	f000 80b9 	beq.w	8015142 <rfalNfcPollCollResolution+0x4e2>
    {
        static rfalNfcfListenDevice nfcfDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 8014fd0:	4b8e      	ldr	r3, [pc, #568]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014fd2:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8014fd6:	f083 0301 	eor.w	r3, r3, #1
 8014fda:	b2db      	uxtb	r3, r3
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d022      	beq.n	8015026 <rfalNfcPollCollResolution+0x3c6>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcfPollerInitialize( gNfcDev.disc.nfcfBR ));   /* Initialize RFAL for NFC-F */
 8014fe0:	4b8a      	ldr	r3, [pc, #552]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8014fe2:	7e9b      	ldrb	r3, [r3, #26]
 8014fe4:	4618      	mov	r0, r3
 8014fe6:	f005 f937 	bl	801a258 <rfalNfcfPollerInitialize>
 8014fea:	4603      	mov	r3, r0
 8014fec:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8014ff0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d002      	beq.n	8014ffe <rfalNfcPollCollResolution+0x39e>
 8014ff8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014ffc:	e28b      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Ensure GT again as other technologies have also been polled */
 8014ffe:	f7ed fa91 	bl	8002524 <rfalFieldOnAndStartGT>
 8015002:	4603      	mov	r3, r0
 8015004:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8015008:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801500c:	2b00      	cmp	r3, #0
 801500e:	d002      	beq.n	8015016 <rfalNfcPollCollResolution+0x3b6>
 8015010:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015014:	e27f      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            
            gNfcDev.isTechInit    = true;
 8015016:	4b7d      	ldr	r3, [pc, #500]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015018:	2201      	movs	r2, #1
 801501a:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 801501e:	4b7b      	ldr	r3, [pc, #492]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015020:	2200      	movs	r2, #0
 8015022:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( !rfalIsGTExpired() )
 8015026:	f7ed fa65 	bl	80024f4 <rfalIsGTExpired>
 801502a:	4603      	mov	r3, r0
 801502c:	f083 0301 	eor.w	r3, r3, #1
 8015030:	b2db      	uxtb	r3, r3
 8015032:	2b00      	cmp	r3, #0
 8015034:	d001      	beq.n	801503a <rfalNfcPollCollResolution+0x3da>
        {
            return RFAL_ERR_BUSY;
 8015036:	2302      	movs	r3, #2
 8015038:	e26d      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        if( !gNfcDev.isOperOngoing )
 801503a:	4b74      	ldr	r3, [pc, #464]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 801503c:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8015040:	f083 0301 	eor.w	r3, r3, #1
 8015044:	b2db      	uxtb	r3, r3
 8015046:	2b00      	cmp	r3, #0
 8015048:	d01c      	beq.n	8015084 <rfalNfcPollCollResolution+0x424>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcfPollerStartCollisionResolution( gNfcDev.disc.compMode, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcfDevList, &devCnt ) );
 801504a:	4b70      	ldr	r3, [pc, #448]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 801504c:	7c18      	ldrb	r0, [r3, #16]
 801504e:	4b6f      	ldr	r3, [pc, #444]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015050:	7e1a      	ldrb	r2, [r3, #24]
 8015052:	4b6e      	ldr	r3, [pc, #440]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015054:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8015058:	1ad3      	subs	r3, r2, r3
 801505a:	b2d9      	uxtb	r1, r3
 801505c:	4b6d      	ldr	r3, [pc, #436]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 801505e:	4a6e      	ldr	r2, [pc, #440]	@ (8015218 <rfalNfcPollCollResolution+0x5b8>)
 8015060:	f005 f970 	bl	801a344 <rfalNfcfPollerStartCollisionResolution>
 8015064:	4603      	mov	r3, r0
 8015066:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 801506a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801506e:	2b00      	cmp	r3, #0
 8015070:	d002      	beq.n	8015078 <rfalNfcPollCollResolution+0x418>
 8015072:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015076:	e24e      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
         
            gNfcDev.isOperOngoing = true;
 8015078:	4b64      	ldr	r3, [pc, #400]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 801507a:	2201      	movs	r2, #1
 801507c:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
            return RFAL_ERR_BUSY;
 8015080:	2302      	movs	r3, #2
 8015082:	e248      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        err = rfalNfcfPollerGetCollisionResolutionStatus();
 8015084:	f005 f99c 	bl	801a3c0 <rfalNfcfPollerGetCollisionResolutionStatus>
 8015088:	4603      	mov	r3, r0
 801508a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( err != RFAL_ERR_BUSY )
 801508e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015092:	2b02      	cmp	r3, #2
 8015094:	d053      	beq.n	801513e <rfalNfcPollCollResolution+0x4de>
        {
            gNfcDev.isTechInit = false;
 8015096:	4b5d      	ldr	r3, [pc, #372]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015098:	2200      	movs	r2, #0
 801509a:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_F;
 801509e:	4b5b      	ldr	r3, [pc, #364]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80150a0:	889b      	ldrh	r3, [r3, #4]
 80150a2:	f023 0304 	bic.w	r3, r3, #4
 80150a6:	b29a      	uxth	r2, r3
 80150a8:	4b58      	ldr	r3, [pc, #352]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80150aa:	809a      	strh	r2, [r3, #4]
            
            if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 80150ac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d144      	bne.n	801513e <rfalNfcPollCollResolution+0x4de>
 80150b4:	4b57      	ldr	r3, [pc, #348]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 80150b6:	781b      	ldrb	r3, [r3, #0]
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d040      	beq.n	801513e <rfalNfcPollCollResolution+0x4de>
            {
                for( i=0; i<devCnt; i++ )                                              /* Copy devices found form local Nfcf list into global device list */
 80150bc:	2300      	movs	r3, #0
 80150be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80150c2:	e036      	b.n	8015132 <rfalNfcPollCollResolution+0x4d2>
                {
                    gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCF;
 80150c4:	4b51      	ldr	r3, [pc, #324]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80150c6:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80150ca:	4619      	mov	r1, r3
 80150cc:	4a4f      	ldr	r2, [pc, #316]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80150ce:	460b      	mov	r3, r1
 80150d0:	011b      	lsls	r3, r3, #4
 80150d2:	1a5b      	subs	r3, r3, r1
 80150d4:	00db      	lsls	r3, r3, #3
 80150d6:	4413      	add	r3, r2
 80150d8:	33c0      	adds	r3, #192	@ 0xc0
 80150da:	2202      	movs	r2, #2
 80150dc:	701a      	strb	r2, [r3, #0]
                    gNfcDev.devList[gNfcDev.devCnt].dev.nfcf = nfcfDevList[i];
 80150de:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80150e2:	4b4a      	ldr	r3, [pc, #296]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80150e4:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80150e8:	4618      	mov	r0, r3
 80150ea:	4948      	ldr	r1, [pc, #288]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80150ec:	4603      	mov	r3, r0
 80150ee:	011b      	lsls	r3, r3, #4
 80150f0:	1a1b      	subs	r3, r3, r0
 80150f2:	00db      	lsls	r3, r3, #3
 80150f4:	440b      	add	r3, r1
 80150f6:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 80150fa:	4847      	ldr	r0, [pc, #284]	@ (8015218 <rfalNfcPollCollResolution+0x5b8>)
 80150fc:	4613      	mov	r3, r2
 80150fe:	009b      	lsls	r3, r3, #2
 8015100:	4413      	add	r3, r2
 8015102:	009b      	lsls	r3, r3, #2
 8015104:	4403      	add	r3, r0
 8015106:	1c4d      	adds	r5, r1, #1
 8015108:	461c      	mov	r4, r3
 801510a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801510c:	6028      	str	r0, [r5, #0]
 801510e:	6069      	str	r1, [r5, #4]
 8015110:	60aa      	str	r2, [r5, #8]
 8015112:	60eb      	str	r3, [r5, #12]
 8015114:	6820      	ldr	r0, [r4, #0]
 8015116:	6128      	str	r0, [r5, #16]
                    gNfcDev.devCnt++;
 8015118:	4b3c      	ldr	r3, [pc, #240]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 801511a:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 801511e:	3301      	adds	r3, #1
 8015120:	b2da      	uxtb	r2, r3
 8015122:	4b3a      	ldr	r3, [pc, #232]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015124:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                for( i=0; i<devCnt; i++ )                                              /* Copy devices found form local Nfcf list into global device list */
 8015128:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801512c:	3301      	adds	r3, #1
 801512e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8015132:	4b38      	ldr	r3, [pc, #224]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 8015134:	781b      	ldrb	r3, [r3, #0]
 8015136:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801513a:	429a      	cmp	r2, r3
 801513c:	d3c2      	bcc.n	80150c4 <rfalNfcPollCollResolution+0x464>
                }
            }
        }
        
        return RFAL_ERR_BUSY;
 801513e:	2302      	movs	r3, #2
 8015140:	e1e9      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
    
    /*******************************************************************************/
    /* NFC-V Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCV
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_V) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_V) != 0U) )  /* If a NFC-V device was found/detected, perform Collision Resolution */
 8015142:	4b32      	ldr	r3, [pc, #200]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015144:	885b      	ldrh	r3, [r3, #2]
 8015146:	f003 0308 	and.w	r3, r3, #8
 801514a:	2b00      	cmp	r3, #0
 801514c:	f000 80a8 	beq.w	80152a0 <rfalNfcPollCollResolution+0x640>
 8015150:	4b2e      	ldr	r3, [pc, #184]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015152:	889b      	ldrh	r3, [r3, #4]
 8015154:	f003 0308 	and.w	r3, r3, #8
 8015158:	2b00      	cmp	r3, #0
 801515a:	f000 80a1 	beq.w	80152a0 <rfalNfcPollCollResolution+0x640>
    {
        rfalNfcvListenDevice nfcvDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 801515e:	4b2b      	ldr	r3, [pc, #172]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 8015160:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8015164:	f083 0301 	eor.w	r3, r3, #1
 8015168:	b2db      	uxtb	r3, r3
 801516a:	2b00      	cmp	r3, #0
 801516c:	d01b      	beq.n	80151a6 <rfalNfcPollCollResolution+0x546>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcvPollerInitialize());                       /* Initialize RFAL for NFC-V */
 801516e:	f005 fc5f 	bl	801aa30 <rfalNfcvPollerInitialize>
 8015172:	4603      	mov	r3, r0
 8015174:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8015178:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801517c:	2b00      	cmp	r3, #0
 801517e:	d002      	beq.n	8015186 <rfalNfcPollCollResolution+0x526>
 8015180:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015184:	e1c7      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* Ensure GT again as other technologies have also been polled */
 8015186:	f7ed f9cd 	bl	8002524 <rfalFieldOnAndStartGT>
 801518a:	4603      	mov	r3, r0
 801518c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8015190:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015194:	2b00      	cmp	r3, #0
 8015196:	d002      	beq.n	801519e <rfalNfcPollCollResolution+0x53e>
 8015198:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801519c:	e1bb      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            gNfcDev.isTechInit = true;
 801519e:	4b1b      	ldr	r3, [pc, #108]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80151a0:	2201      	movs	r2, #1
 80151a2:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
        
        if( !rfalIsGTExpired() )
 80151a6:	f7ed f9a5 	bl	80024f4 <rfalIsGTExpired>
 80151aa:	4603      	mov	r3, r0
 80151ac:	f083 0301 	eor.w	r3, r3, #1
 80151b0:	b2db      	uxtb	r3, r3
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d001      	beq.n	80151ba <rfalNfcPollCollResolution+0x55a>
        {
            return RFAL_ERR_BUSY;
 80151b6:	2302      	movs	r3, #2
 80151b8:	e1ad      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        devCnt             = 0;
 80151ba:	4b16      	ldr	r3, [pc, #88]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 80151bc:	2200      	movs	r2, #0
 80151be:	701a      	strb	r2, [r3, #0]
        gNfcDev.isTechInit = false;
 80151c0:	4b12      	ldr	r3, [pc, #72]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80151c2:	2200      	movs	r2, #0
 80151c4:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_V;
 80151c8:	4b10      	ldr	r3, [pc, #64]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80151ca:	889b      	ldrh	r3, [r3, #4]
 80151cc:	f023 0308 	bic.w	r3, r3, #8
 80151d0:	b29a      	uxth	r2, r3
 80151d2:	4b0e      	ldr	r3, [pc, #56]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80151d4:	809a      	strh	r2, [r3, #4]
        
        
        err = rfalNfcvPollerCollisionResolution( RFAL_COMPLIANCE_MODE_NFC, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcvDevList, &devCnt );
 80151d6:	4b0d      	ldr	r3, [pc, #52]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80151d8:	7e1a      	ldrb	r2, [r3, #24]
 80151da:	4b0c      	ldr	r3, [pc, #48]	@ (801520c <rfalNfcPollCollResolution+0x5ac>)
 80151dc:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80151e0:	1ad3      	subs	r3, r2, r3
 80151e2:	b2d9      	uxtb	r1, r3
 80151e4:	463a      	mov	r2, r7
 80151e6:	4b0b      	ldr	r3, [pc, #44]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 80151e8:	2000      	movs	r0, #0
 80151ea:	f005 fcd0 	bl	801ab8e <rfalNfcvPollerCollisionResolution>
 80151ee:	4603      	mov	r3, r0
 80151f0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 80151f4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d14f      	bne.n	801529c <rfalNfcPollCollResolution+0x63c>
 80151fc:	4b05      	ldr	r3, [pc, #20]	@ (8015214 <rfalNfcPollCollResolution+0x5b4>)
 80151fe:	781b      	ldrb	r3, [r3, #0]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d04b      	beq.n	801529c <rfalNfcPollCollResolution+0x63c>
        {
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 8015204:	2300      	movs	r3, #0
 8015206:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801520a:	e041      	b.n	8015290 <rfalNfcPollCollResolution+0x630>
 801520c:	20002f90 	.word	0x20002f90
 8015210:	2000384c 	.word	0x2000384c
 8015214:	2000384a 	.word	0x2000384a
 8015218:	20003898 	.word	0x20003898
            {
                gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCV;
 801521c:	4bbb      	ldr	r3, [pc, #748]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801521e:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8015222:	4619      	mov	r1, r3
 8015224:	4ab9      	ldr	r2, [pc, #740]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015226:	460b      	mov	r3, r1
 8015228:	011b      	lsls	r3, r3, #4
 801522a:	1a5b      	subs	r3, r3, r1
 801522c:	00db      	lsls	r3, r3, #3
 801522e:	4413      	add	r3, r2
 8015230:	33c0      	adds	r3, #192	@ 0xc0
 8015232:	2203      	movs	r2, #3
 8015234:	701a      	strb	r2, [r3, #0]
                gNfcDev.devList[gNfcDev.devCnt].dev.nfcv = nfcvDevList[i];
 8015236:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801523a:	4bb4      	ldr	r3, [pc, #720]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801523c:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8015240:	4618      	mov	r0, r3
 8015242:	49b2      	ldr	r1, [pc, #712]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015244:	4603      	mov	r3, r0
 8015246:	011b      	lsls	r3, r3, #4
 8015248:	1a1b      	subs	r3, r3, r0
 801524a:	00db      	lsls	r3, r3, #3
 801524c:	440b      	add	r3, r1
 801524e:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8015252:	4613      	mov	r3, r2
 8015254:	005b      	lsls	r3, r3, #1
 8015256:	4413      	add	r3, r2
 8015258:	009b      	lsls	r3, r3, #2
 801525a:	4413      	add	r3, r2
 801525c:	3348      	adds	r3, #72	@ 0x48
 801525e:	443b      	add	r3, r7
 8015260:	f1a3 0248 	sub.w	r2, r3, #72	@ 0x48
 8015264:	1c4b      	adds	r3, r1, #1
 8015266:	6814      	ldr	r4, [r2, #0]
 8015268:	6850      	ldr	r0, [r2, #4]
 801526a:	6891      	ldr	r1, [r2, #8]
 801526c:	601c      	str	r4, [r3, #0]
 801526e:	6058      	str	r0, [r3, #4]
 8015270:	6099      	str	r1, [r3, #8]
 8015272:	7b12      	ldrb	r2, [r2, #12]
 8015274:	731a      	strb	r2, [r3, #12]
                gNfcDev.devCnt++;
 8015276:	4ba5      	ldr	r3, [pc, #660]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015278:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 801527c:	3301      	adds	r3, #1
 801527e:	b2da      	uxtb	r2, r3
 8015280:	4ba2      	ldr	r3, [pc, #648]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015282:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 8015286:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801528a:	3301      	adds	r3, #1
 801528c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8015290:	4b9f      	ldr	r3, [pc, #636]	@ (8015510 <rfalNfcPollCollResolution+0x8b0>)
 8015292:	781b      	ldrb	r3, [r3, #0]
 8015294:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8015298:	429a      	cmp	r2, r3
 801529a:	d3bf      	bcc.n	801521c <rfalNfcPollCollResolution+0x5bc>
            }
        }
        
        return RFAL_ERR_BUSY;
 801529c:	2302      	movs	r3, #2
 801529e:	e13a      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
    
    /*******************************************************************************/
    /* ST25TB Collision Resolution                                                 */
    /*******************************************************************************/
#if RFAL_FEATURE_ST25TB
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_ST25TB) != 0U) ) /* If a ST25TB device was found/detected, perform Collision Resolution */
 80152a0:	4b9a      	ldr	r3, [pc, #616]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80152a2:	885b      	ldrh	r3, [r3, #2]
 80152a4:	f003 0320 	and.w	r3, r3, #32
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	f000 809d 	beq.w	80153e8 <rfalNfcPollCollResolution+0x788>
 80152ae:	4b97      	ldr	r3, [pc, #604]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80152b0:	889b      	ldrh	r3, [r3, #4]
 80152b2:	f003 0320 	and.w	r3, r3, #32
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	f000 8096 	beq.w	80153e8 <rfalNfcPollCollResolution+0x788>
    {
        rfalSt25tbListenDevice st25tbDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 80152bc:	4b93      	ldr	r3, [pc, #588]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80152be:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80152c2:	f083 0301 	eor.w	r3, r3, #1
 80152c6:	b2db      	uxtb	r3, r3
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d01b      	beq.n	8015304 <rfalNfcPollCollResolution+0x6a4>
        {
            RFAL_EXIT_ON_ERR( err, rfalSt25tbPollerInitialize() );                    /* Initialize RFAL for ST25TB */
 80152cc:	f006 f9e3 	bl	801b696 <rfalSt25tbPollerInitialize>
 80152d0:	4603      	mov	r3, r0
 80152d2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80152d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d002      	beq.n	80152e4 <rfalNfcPollCollResolution+0x684>
 80152de:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80152e2:	e118      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* Ensure GT again as other technologies have also been polled */
 80152e4:	f7ed f91e 	bl	8002524 <rfalFieldOnAndStartGT>
 80152e8:	4603      	mov	r3, r0
 80152ea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80152ee:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d002      	beq.n	80152fc <rfalNfcPollCollResolution+0x69c>
 80152f6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80152fa:	e10c      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            gNfcDev.isTechInit = true;
 80152fc:	4b83      	ldr	r3, [pc, #524]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80152fe:	2201      	movs	r2, #1
 8015300:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
        
        if( !rfalIsGTExpired() )
 8015304:	f7ed f8f6 	bl	80024f4 <rfalIsGTExpired>
 8015308:	4603      	mov	r3, r0
 801530a:	f083 0301 	eor.w	r3, r3, #1
 801530e:	b2db      	uxtb	r3, r3
 8015310:	2b00      	cmp	r3, #0
 8015312:	d001      	beq.n	8015318 <rfalNfcPollCollResolution+0x6b8>
        {
            return RFAL_ERR_BUSY;
 8015314:	2302      	movs	r3, #2
 8015316:	e0fe      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        devCnt             = 0;
 8015318:	4b7d      	ldr	r3, [pc, #500]	@ (8015510 <rfalNfcPollCollResolution+0x8b0>)
 801531a:	2200      	movs	r2, #0
 801531c:	701a      	strb	r2, [r3, #0]
        gNfcDev.isTechInit = false;
 801531e:	4b7b      	ldr	r3, [pc, #492]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015320:	2200      	movs	r2, #0
 8015322:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_ST25TB;
 8015326:	4b79      	ldr	r3, [pc, #484]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015328:	889b      	ldrh	r3, [r3, #4]
 801532a:	f023 0320 	bic.w	r3, r3, #32
 801532e:	b29a      	uxth	r2, r3
 8015330:	4b76      	ldr	r3, [pc, #472]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015332:	809a      	strh	r2, [r3, #4]
        
        
        err = rfalSt25tbPollerCollisionResolution( (gNfcDev.disc.devLimit - gNfcDev.devCnt), st25tbDevList, &devCnt );
 8015334:	4b75      	ldr	r3, [pc, #468]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015336:	7e1a      	ldrb	r2, [r3, #24]
 8015338:	4b74      	ldr	r3, [pc, #464]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801533a:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 801533e:	1ad3      	subs	r3, r2, r3
 8015340:	b2db      	uxtb	r3, r3
 8015342:	4639      	mov	r1, r7
 8015344:	4a72      	ldr	r2, [pc, #456]	@ (8015510 <rfalNfcPollCollResolution+0x8b0>)
 8015346:	4618      	mov	r0, r3
 8015348:	f006 faa2 	bl	801b890 <rfalSt25tbPollerCollisionResolution>
 801534c:	4603      	mov	r3, r0
 801534e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 8015352:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015356:	2b00      	cmp	r3, #0
 8015358:	d144      	bne.n	80153e4 <rfalNfcPollCollResolution+0x784>
 801535a:	4b6d      	ldr	r3, [pc, #436]	@ (8015510 <rfalNfcPollCollResolution+0x8b0>)
 801535c:	781b      	ldrb	r3, [r3, #0]
 801535e:	2b00      	cmp	r3, #0
 8015360:	d040      	beq.n	80153e4 <rfalNfcPollCollResolution+0x784>
        {
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 8015362:	2300      	movs	r3, #0
 8015364:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8015368:	e036      	b.n	80153d8 <rfalNfcPollCollResolution+0x778>
            {
                gNfcDev.devList[gNfcDev.devCnt].type       = RFAL_NFC_LISTEN_TYPE_ST25TB;
 801536a:	4b68      	ldr	r3, [pc, #416]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801536c:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 8015370:	4619      	mov	r1, r3
 8015372:	4a66      	ldr	r2, [pc, #408]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015374:	460b      	mov	r3, r1
 8015376:	011b      	lsls	r3, r3, #4
 8015378:	1a5b      	subs	r3, r3, r1
 801537a:	00db      	lsls	r3, r3, #3
 801537c:	4413      	add	r3, r2
 801537e:	33c0      	adds	r3, #192	@ 0xc0
 8015380:	2204      	movs	r2, #4
 8015382:	701a      	strb	r2, [r3, #0]
                gNfcDev.devList[gNfcDev.devCnt].dev.st25tb = st25tbDevList[i];
 8015384:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8015388:	4b60      	ldr	r3, [pc, #384]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801538a:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 801538e:	4618      	mov	r0, r3
 8015390:	495e      	ldr	r1, [pc, #376]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015392:	4603      	mov	r3, r0
 8015394:	011b      	lsls	r3, r3, #4
 8015396:	1a1b      	subs	r3, r3, r0
 8015398:	00db      	lsls	r3, r3, #3
 801539a:	440b      	add	r3, r1
 801539c:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 80153a0:	4613      	mov	r3, r2
 80153a2:	009b      	lsls	r3, r3, #2
 80153a4:	4413      	add	r3, r2
 80153a6:	005b      	lsls	r3, r3, #1
 80153a8:	3348      	adds	r3, #72	@ 0x48
 80153aa:	443b      	add	r3, r7
 80153ac:	f1a3 0248 	sub.w	r2, r3, #72	@ 0x48
 80153b0:	1c4b      	adds	r3, r1, #1
 80153b2:	6810      	ldr	r0, [r2, #0]
 80153b4:	6851      	ldr	r1, [r2, #4]
 80153b6:	6018      	str	r0, [r3, #0]
 80153b8:	6059      	str	r1, [r3, #4]
 80153ba:	8912      	ldrh	r2, [r2, #8]
 80153bc:	811a      	strh	r2, [r3, #8]
                gNfcDev.devCnt++;
 80153be:	4b53      	ldr	r3, [pc, #332]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80153c0:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80153c4:	3301      	adds	r3, #1
 80153c6:	b2da      	uxtb	r2, r3
 80153c8:	4b50      	ldr	r3, [pc, #320]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80153ca:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 80153ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80153d2:	3301      	adds	r3, #1
 80153d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80153d8:	4b4d      	ldr	r3, [pc, #308]	@ (8015510 <rfalNfcPollCollResolution+0x8b0>)
 80153da:	781b      	ldrb	r3, [r3, #0]
 80153dc:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80153e0:	429a      	cmp	r2, r3
 80153e2:	d3c2      	bcc.n	801536a <rfalNfcPollCollResolution+0x70a>
            }
        }
        
        return RFAL_ERR_BUSY;
 80153e4:	2302      	movs	r3, #2
 80153e6:	e096      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
    
    
    /*******************************************************************************/
    /* Proprietary NFC Collision Resolution                                        */
    /*******************************************************************************/
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_PROP) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_PROP) != 0U) )   /* If a device was found/detected, perform Collision Resolution */
 80153e8:	4b48      	ldr	r3, [pc, #288]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80153ea:	885b      	ldrh	r3, [r3, #2]
 80153ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	f000 808f 	beq.w	8015514 <rfalNfcPollCollResolution+0x8b4>
 80153f6:	4b45      	ldr	r3, [pc, #276]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80153f8:	889b      	ldrh	r3, [r3, #4]
 80153fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80153fe:	2b00      	cmp	r3, #0
 8015400:	f000 8088 	beq.w	8015514 <rfalNfcPollCollResolution+0x8b4>
    {
        if( !gNfcDev.isTechInit )
 8015404:	4b41      	ldr	r3, [pc, #260]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015406:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 801540a:	f083 0301 	eor.w	r3, r3, #1
 801540e:	b2db      	uxtb	r3, r3
 8015410:	2b00      	cmp	r3, #0
 8015412:	d026      	beq.n	8015462 <rfalNfcPollCollResolution+0x802>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );                     /* Initialize RFAL for Proprietary NFC */
 8015414:	4b3d      	ldr	r3, [pc, #244]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015418:	2b00      	cmp	r3, #0
 801541a:	d004      	beq.n	8015426 <rfalNfcPollCollResolution+0x7c6>
 801541c:	4b3b      	ldr	r3, [pc, #236]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801541e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015420:	4798      	blx	r3
 8015422:	4603      	mov	r3, r0
 8015424:	e000      	b.n	8015428 <rfalNfcPollCollResolution+0x7c8>
 8015426:	2318      	movs	r3, #24
 8015428:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 801542c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015430:	2b00      	cmp	r3, #0
 8015432:	d002      	beq.n	801543a <rfalNfcPollCollResolution+0x7da>
 8015434:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015438:	e06d      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Turns the Field On and starts GT timer */
 801543a:	f7ed f873 	bl	8002524 <rfalFieldOnAndStartGT>
 801543e:	4603      	mov	r3, r0
 8015440:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8015444:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015448:	2b00      	cmp	r3, #0
 801544a:	d002      	beq.n	8015452 <rfalNfcPollCollResolution+0x7f2>
 801544c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015450:	e061      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
            
            gNfcDev.isTechInit    = true;                                              /* Technology has been initialized */
 8015452:	4b2e      	ldr	r3, [pc, #184]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015454:	2201      	movs	r2, #1
 8015456:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 801545a:	4b2c      	ldr	r3, [pc, #176]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 801545c:	2200      	movs	r2, #0
 801545e:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( !rfalIsGTExpired() )
 8015462:	f7ed f847 	bl	80024f4 <rfalIsGTExpired>
 8015466:	4603      	mov	r3, r0
 8015468:	f083 0301 	eor.w	r3, r3, #1
 801546c:	b2db      	uxtb	r3, r3
 801546e:	2b00      	cmp	r3, #0
 8015470:	d001      	beq.n	8015476 <rfalNfcPollCollResolution+0x816>
        {
            return RFAL_ERR_BUSY;
 8015472:	2302      	movs	r3, #2
 8015474:	e04f      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        if( !gNfcDev.isOperOngoing )
 8015476:	4b25      	ldr	r3, [pc, #148]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015478:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 801547c:	f083 0301 	eor.w	r3, r3, #1
 8015480:	b2db      	uxtb	r3, r3
 8015482:	2b00      	cmp	r3, #0
 8015484:	d018      	beq.n	80154b8 <rfalNfcPollCollResolution+0x858>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerStartCollisionResolution() );
 8015486:	4b21      	ldr	r3, [pc, #132]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801548a:	2b00      	cmp	r3, #0
 801548c:	d004      	beq.n	8015498 <rfalNfcPollCollResolution+0x838>
 801548e:	4b1f      	ldr	r3, [pc, #124]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015492:	4798      	blx	r3
 8015494:	4603      	mov	r3, r0
 8015496:	e000      	b.n	801549a <rfalNfcPollCollResolution+0x83a>
 8015498:	2318      	movs	r3, #24
 801549a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 801549e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d002      	beq.n	80154ac <rfalNfcPollCollResolution+0x84c>
 80154a6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80154aa:	e034      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
         
            gNfcDev.isOperOngoing = true;
 80154ac:	4b17      	ldr	r3, [pc, #92]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154ae:	2201      	movs	r2, #1
 80154b0:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
            return RFAL_ERR_BUSY;
 80154b4:	2302      	movs	r3, #2
 80154b6:	e02e      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
        }
        
        err = rfalNfcpCbPollerGetCollisionResolutionStatus();
 80154b8:	4b14      	ldr	r3, [pc, #80]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d004      	beq.n	80154ca <rfalNfcPollCollResolution+0x86a>
 80154c0:	4b12      	ldr	r3, [pc, #72]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80154c4:	4798      	blx	r3
 80154c6:	4603      	mov	r3, r0
 80154c8:	e000      	b.n	80154cc <rfalNfcPollCollResolution+0x86c>
 80154ca:	2318      	movs	r3, #24
 80154cc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( err != RFAL_ERR_BUSY )
 80154d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80154d4:	2b02      	cmp	r3, #2
 80154d6:	d016      	beq.n	8015506 <rfalNfcPollCollResolution+0x8a6>
        {
            gNfcDev.isTechInit = false;
 80154d8:	4b0c      	ldr	r3, [pc, #48]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154da:	2200      	movs	r2, #0
 80154dc:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_PROP;
 80154e0:	4b0a      	ldr	r3, [pc, #40]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154e2:	889b      	ldrh	r3, [r3, #4]
 80154e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80154e8:	b29a      	uxth	r2, r3
 80154ea:	4b08      	ldr	r3, [pc, #32]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154ec:	809a      	strh	r2, [r3, #4]
            
            if( err == RFAL_ERR_NONE )
 80154ee:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d107      	bne.n	8015506 <rfalNfcPollCollResolution+0x8a6>
            {
                gNfcDev.devCnt = 1;                                                   /* Device list held by caller */
 80154f6:	4b05      	ldr	r3, [pc, #20]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 80154f8:	2201      	movs	r2, #1
 80154fa:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                gNfcDev.devList[0].type = RFAL_NFC_LISTEN_TYPE_PROP;
 80154fe:	4b03      	ldr	r3, [pc, #12]	@ (801550c <rfalNfcPollCollResolution+0x8ac>)
 8015500:	2206      	movs	r2, #6
 8015502:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
            }
        }
        return RFAL_ERR_BUSY;
 8015506:	2302      	movs	r3, #2
 8015508:	e005      	b.n	8015516 <rfalNfcPollCollResolution+0x8b6>
 801550a:	bf00      	nop
 801550c:	20002f90 	.word	0x20002f90
 8015510:	2000384a 	.word	0x2000384a
    }

    
    return RFAL_ERR_NONE;                                                             /* All technologies have been performed */
 8015514:	2300      	movs	r3, #0
}
 8015516:	4618      	mov	r0, r3
 8015518:	3748      	adds	r7, #72	@ 0x48
 801551a:	46bd      	mov	sp, r7
 801551c:	bdb0      	pop	{r4, r5, r7, pc}
 801551e:	bf00      	nop

08015520 <rfalNfcPollActivation>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollActivation( uint8_t devIt )
{
 8015520:	b590      	push	{r4, r7, lr}
 8015522:	b089      	sub	sp, #36	@ 0x24
 8015524:	af04      	add	r7, sp, #16
 8015526:	4603      	mov	r3, r0
 8015528:	71fb      	strb	r3, [r7, #7]
    ReturnCode                  err;
    uint8_t                     devIdx;
    rfalNfcaListenDeviceType    nfcaType;
    
    err      = RFAL_ERR_NONE;
 801552a:	2300      	movs	r3, #0
 801552c:	81bb      	strh	r3, [r7, #12]
    devIdx   = 0;
 801552e:	2300      	movs	r3, #0
 8015530:	73fb      	strb	r3, [r7, #15]
    nfcaType = RFAL_NFCA_T1T;
 8015532:	2301      	movs	r3, #1
 8015534:	73bb      	strb	r3, [r7, #14]
    /* Suppress warning when specific RFAL features have been disabled */
    RFAL_NO_WARNING(err);
    RFAL_NO_WARNING(devIdx);
    RFAL_NO_WARNING(nfcaType);
    
    if( devIt > gNfcDev.devCnt )
 8015536:	4bab      	ldr	r3, [pc, #684]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015538:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 801553c:	79fa      	ldrb	r2, [r7, #7]
 801553e:	429a      	cmp	r2, r3
 8015540:	d901      	bls.n	8015546 <rfalNfcPollActivation+0x26>
    {
        return RFAL_ERR_WRONG_STATE;
 8015542:	2321      	movs	r3, #33	@ 0x21
 8015544:	e3fb      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
    }
    
    switch( gNfcDev.devList[devIt].type )
 8015546:	79fa      	ldrb	r2, [r7, #7]
 8015548:	49a6      	ldr	r1, [pc, #664]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 801554a:	4613      	mov	r3, r2
 801554c:	011b      	lsls	r3, r3, #4
 801554e:	1a9b      	subs	r3, r3, r2
 8015550:	00db      	lsls	r3, r3, #3
 8015552:	440b      	add	r3, r1
 8015554:	33c0      	adds	r3, #192	@ 0xc0
 8015556:	781b      	ldrb	r3, [r3, #0]
 8015558:	2b06      	cmp	r3, #6
 801555a:	f200 83df 	bhi.w	8015d1c <rfalNfcPollActivation+0x7fc>
 801555e:	a201      	add	r2, pc, #4	@ (adr r2, 8015564 <rfalNfcPollActivation+0x44>)
 8015560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015564:	080155bb 	.word	0x080155bb
 8015568:	080158f7 	.word	0x080158f7
 801556c:	08015aa1 	.word	0x08015aa1
 8015570:	08015b9b 	.word	0x08015b9b
 8015574:	08015bed 	.word	0x08015bed
 8015578:	08015581 	.word	0x08015581
 801557c:	08015c3f 	.word	0x08015c3f
        /*******************************************************************************/
    #if RFAL_FEATURE_NFC_DEP
        case RFAL_NFC_LISTEN_TYPE_AP2P:
            /* Activation has already been  (ATR_REQ) */
        
            gNfcDev.devList[devIt].nfcid     = gNfcDev.devList[devIt].proto.nfcDep.activation.Target.ATR_RES.NFCID3;
 8015580:	79f9      	ldrb	r1, [r7, #7]
 8015582:	79fa      	ldrb	r2, [r7, #7]
 8015584:	460b      	mov	r3, r1
 8015586:	011b      	lsls	r3, r3, #4
 8015588:	1a5b      	subs	r3, r3, r1
 801558a:	00db      	lsls	r3, r3, #3
 801558c:	33e0      	adds	r3, #224	@ 0xe0
 801558e:	4995      	ldr	r1, [pc, #596]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015590:	440b      	add	r3, r1
 8015592:	1c99      	adds	r1, r3, #2
 8015594:	4893      	ldr	r0, [pc, #588]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015596:	4613      	mov	r3, r2
 8015598:	011b      	lsls	r3, r3, #4
 801559a:	1a9b      	subs	r3, r3, r2
 801559c:	00db      	lsls	r3, r3, #3
 801559e:	4403      	add	r3, r0
 80155a0:	33d8      	adds	r3, #216	@ 0xd8
 80155a2:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen  = RFAL_NFCDEP_NFCID3_LEN;
 80155a4:	79fa      	ldrb	r2, [r7, #7]
 80155a6:	498f      	ldr	r1, [pc, #572]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80155a8:	4613      	mov	r3, r2
 80155aa:	011b      	lsls	r3, r3, #4
 80155ac:	1a9b      	subs	r3, r3, r2
 80155ae:	00db      	lsls	r3, r3, #3
 80155b0:	440b      	add	r3, r1
 80155b2:	33dc      	adds	r3, #220	@ 0xdc
 80155b4:	220a      	movs	r2, #10
 80155b6:	701a      	strb	r2, [r3, #0]
            break;
 80155b8:	e3b2      	b.n	8015d20 <rfalNfcPollActivation+0x800>
        /* Passive NFC-A Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCA
        case RFAL_NFC_LISTEN_TYPE_NFCA:
            
            if( !gNfcDev.isTechInit )
 80155ba:	4b8a      	ldr	r3, [pc, #552]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80155bc:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80155c0:	f083 0301 	eor.w	r3, r3, #1
 80155c4:	b2db      	uxtb	r3, r3
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	d00b      	beq.n	80155e2 <rfalNfcPollActivation+0xc2>
            {
                rfalNfcaPollerInitialize();
 80155ca:	f003 fd77 	bl	80190bc <rfalNfcaPollerInitialize>
                gNfcDev.isTechInit    = true;
 80155ce:	4b85      	ldr	r3, [pc, #532]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80155d0:	2201      	movs	r2, #1
 80155d2:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.isOperOngoing = false;
 80155d6:	4b83      	ldr	r3, [pc, #524]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80155d8:	2200      	movs	r2, #0
 80155da:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 80155de:	2302      	movs	r3, #2
 80155e0:	e3ad      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }
            
            if( gNfcDev.devList[devIt].dev.nfca.isSleep )                             /* Check if desired device is in Sleep */
 80155e2:	79fa      	ldrb	r2, [r7, #7]
 80155e4:	497f      	ldr	r1, [pc, #508]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80155e6:	4613      	mov	r3, r2
 80155e8:	011b      	lsls	r3, r3, #4
 80155ea:	1a9b      	subs	r3, r3, r2
 80155ec:	00db      	lsls	r3, r3, #3
 80155ee:	440b      	add	r3, r1
 80155f0:	33d6      	adds	r3, #214	@ 0xd6
 80155f2:	781b      	ldrb	r3, [r3, #0]
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d076      	beq.n	80156e6 <rfalNfcPollActivation+0x1c6>
            {
                if( !gNfcDev.isOperOngoing )
 80155f8:	4b7a      	ldr	r3, [pc, #488]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80155fa:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80155fe:	f083 0301 	eor.w	r3, r3, #1
 8015602:	b2db      	uxtb	r3, r3
 8015604:	2b00      	cmp	r3, #0
 8015606:	d034      	beq.n	8015672 <rfalNfcPollActivation+0x152>
                {
                    /* Wake up all cards  */
                    RFAL_EXIT_ON_ERR( err, rfalNfcaPollerCheckPresence( RFAL_14443A_SHORTFRAME_CMD_WUPA, &gNfcDev.sensRes ) );
 8015608:	4977      	ldr	r1, [pc, #476]	@ (80157e8 <rfalNfcPollActivation+0x2c8>)
 801560a:	2052      	movs	r0, #82	@ 0x52
 801560c:	f003 fd7a 	bl	8019104 <rfalNfcaPollerCheckPresence>
 8015610:	4603      	mov	r3, r0
 8015612:	81bb      	strh	r3, [r7, #12]
 8015614:	89bb      	ldrh	r3, [r7, #12]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d001      	beq.n	801561e <rfalNfcPollActivation+0xfe>
 801561a:	89bb      	ldrh	r3, [r7, #12]
 801561c:	e38f      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                    
                    /* Select specific device */
                    RFAL_EXIT_ON_ERR( err, rfalNfcaPollerStartSelect( gNfcDev.devList[devIt].dev.nfca.nfcId1, gNfcDev.devList[devIt].dev.nfca.nfcId1Len, &gNfcDev.devList[devIt].dev.nfca.selRes ) ); 
 801561e:	79fa      	ldrb	r2, [r7, #7]
 8015620:	4613      	mov	r3, r2
 8015622:	011b      	lsls	r3, r3, #4
 8015624:	1a9b      	subs	r3, r3, r2
 8015626:	00db      	lsls	r3, r3, #3
 8015628:	33c0      	adds	r3, #192	@ 0xc0
 801562a:	4a6e      	ldr	r2, [pc, #440]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 801562c:	4413      	add	r3, r2
 801562e:	1d98      	adds	r0, r3, #6
 8015630:	79fa      	ldrb	r2, [r7, #7]
 8015632:	496c      	ldr	r1, [pc, #432]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015634:	4613      	mov	r3, r2
 8015636:	011b      	lsls	r3, r3, #4
 8015638:	1a9b      	subs	r3, r3, r2
 801563a:	00db      	lsls	r3, r3, #3
 801563c:	440b      	add	r3, r1
 801563e:	33c5      	adds	r3, #197	@ 0xc5
 8015640:	7819      	ldrb	r1, [r3, #0]
 8015642:	79fa      	ldrb	r2, [r7, #7]
 8015644:	4613      	mov	r3, r2
 8015646:	011b      	lsls	r3, r3, #4
 8015648:	1a9b      	subs	r3, r3, r2
 801564a:	00db      	lsls	r3, r3, #3
 801564c:	33c0      	adds	r3, #192	@ 0xc0
 801564e:	4a65      	ldr	r2, [pc, #404]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015650:	4413      	add	r3, r2
 8015652:	3304      	adds	r3, #4
 8015654:	461a      	mov	r2, r3
 8015656:	f003 ff85 	bl	8019564 <rfalNfcaPollerStartSelect>
 801565a:	4603      	mov	r3, r0
 801565c:	81bb      	strh	r3, [r7, #12]
 801565e:	89bb      	ldrh	r3, [r7, #12]
 8015660:	2b00      	cmp	r3, #0
 8015662:	d001      	beq.n	8015668 <rfalNfcPollActivation+0x148>
 8015664:	89bb      	ldrh	r3, [r7, #12]
 8015666:	e36a      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                    
                    gNfcDev.isOperOngoing = true;
 8015668:	4b5e      	ldr	r3, [pc, #376]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 801566a:	2201      	movs	r2, #1
 801566c:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
 8015670:	e037      	b.n	80156e2 <rfalNfcPollActivation+0x1c2>
                }
                else
                {
                    RFAL_EXIT_ON_ERR( err, rfalNfcaPollerGetSelectStatus() ); 
 8015672:	f003 ffaf 	bl	80195d4 <rfalNfcaPollerGetSelectStatus>
 8015676:	4603      	mov	r3, r0
 8015678:	81bb      	strh	r3, [r7, #12]
 801567a:	89bb      	ldrh	r3, [r7, #12]
 801567c:	2b00      	cmp	r3, #0
 801567e:	d001      	beq.n	8015684 <rfalNfcPollActivation+0x164>
 8015680:	89bb      	ldrh	r3, [r7, #12]
 8015682:	e35c      	b.n	8015d3e <rfalNfcPollActivation+0x81e>

                    /* In case multiple NFC-A devices are present, when activating/waking a device that 
                       is sleeping (not the last one) will make the active one to go back to IDLE.
                       Marking it as in sleep (Activity 2.2  9.4.4 Optional Symbol 2) will ensure that 
                       gets correctly activated afterwards                                              */
                    for( devIdx = 0; devIdx < gNfcDev.devCnt; devIdx++ )
 8015684:	2300      	movs	r3, #0
 8015686:	73fb      	strb	r3, [r7, #15]
 8015688:	e017      	b.n	80156ba <rfalNfcPollActivation+0x19a>
                    {
                        if( gNfcDev.devList[devIdx].type == RFAL_NFC_LISTEN_TYPE_NFCA )
 801568a:	7bfa      	ldrb	r2, [r7, #15]
 801568c:	4955      	ldr	r1, [pc, #340]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 801568e:	4613      	mov	r3, r2
 8015690:	011b      	lsls	r3, r3, #4
 8015692:	1a9b      	subs	r3, r3, r2
 8015694:	00db      	lsls	r3, r3, #3
 8015696:	440b      	add	r3, r1
 8015698:	33c0      	adds	r3, #192	@ 0xc0
 801569a:	781b      	ldrb	r3, [r3, #0]
 801569c:	2b00      	cmp	r3, #0
 801569e:	d109      	bne.n	80156b4 <rfalNfcPollActivation+0x194>
                        {
                            gNfcDev.devList[devIdx].dev.nfca.isSleep = true;
 80156a0:	7bfa      	ldrb	r2, [r7, #15]
 80156a2:	4950      	ldr	r1, [pc, #320]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80156a4:	4613      	mov	r3, r2
 80156a6:	011b      	lsls	r3, r3, #4
 80156a8:	1a9b      	subs	r3, r3, r2
 80156aa:	00db      	lsls	r3, r3, #3
 80156ac:	440b      	add	r3, r1
 80156ae:	33d6      	adds	r3, #214	@ 0xd6
 80156b0:	2201      	movs	r2, #1
 80156b2:	701a      	strb	r2, [r3, #0]
                    for( devIdx = 0; devIdx < gNfcDev.devCnt; devIdx++ )
 80156b4:	7bfb      	ldrb	r3, [r7, #15]
 80156b6:	3301      	adds	r3, #1
 80156b8:	73fb      	strb	r3, [r7, #15]
 80156ba:	4b4a      	ldr	r3, [pc, #296]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80156bc:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 80156c0:	7bfa      	ldrb	r2, [r7, #15]
 80156c2:	429a      	cmp	r2, r3
 80156c4:	d3e1      	bcc.n	801568a <rfalNfcPollActivation+0x16a>
                        }
                    }
                    
                    gNfcDev.devList[devIt].dev.nfca.isSleep = false;
 80156c6:	79fa      	ldrb	r2, [r7, #7]
 80156c8:	4946      	ldr	r1, [pc, #280]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80156ca:	4613      	mov	r3, r2
 80156cc:	011b      	lsls	r3, r3, #4
 80156ce:	1a9b      	subs	r3, r3, r2
 80156d0:	00db      	lsls	r3, r3, #3
 80156d2:	440b      	add	r3, r1
 80156d4:	33d6      	adds	r3, #214	@ 0xd6
 80156d6:	2200      	movs	r2, #0
 80156d8:	701a      	strb	r2, [r3, #0]
                    gNfcDev.isOperOngoing = false;
 80156da:	4b42      	ldr	r3, [pc, #264]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80156dc:	2200      	movs	r2, #0
 80156de:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                }
                return RFAL_ERR_BUSY;
 80156e2:	2302      	movs	r3, #2
 80156e4:	e32b      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }
            
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfca.nfcId1;
 80156e6:	79f9      	ldrb	r1, [r7, #7]
 80156e8:	79fa      	ldrb	r2, [r7, #7]
 80156ea:	460b      	mov	r3, r1
 80156ec:	011b      	lsls	r3, r3, #4
 80156ee:	1a5b      	subs	r3, r3, r1
 80156f0:	00db      	lsls	r3, r3, #3
 80156f2:	33c0      	adds	r3, #192	@ 0xc0
 80156f4:	493b      	ldr	r1, [pc, #236]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80156f6:	440b      	add	r3, r1
 80156f8:	1d99      	adds	r1, r3, #6
 80156fa:	483a      	ldr	r0, [pc, #232]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80156fc:	4613      	mov	r3, r2
 80156fe:	011b      	lsls	r3, r3, #4
 8015700:	1a9b      	subs	r3, r3, r2
 8015702:	00db      	lsls	r3, r3, #3
 8015704:	4403      	add	r3, r0
 8015706:	33d8      	adds	r3, #216	@ 0xd8
 8015708:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = gNfcDev.devList[devIt].dev.nfca.nfcId1Len;
 801570a:	79f9      	ldrb	r1, [r7, #7]
 801570c:	79fa      	ldrb	r2, [r7, #7]
 801570e:	4835      	ldr	r0, [pc, #212]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015710:	460b      	mov	r3, r1
 8015712:	011b      	lsls	r3, r3, #4
 8015714:	1a5b      	subs	r3, r3, r1
 8015716:	00db      	lsls	r3, r3, #3
 8015718:	4403      	add	r3, r0
 801571a:	33c5      	adds	r3, #197	@ 0xc5
 801571c:	7818      	ldrb	r0, [r3, #0]
 801571e:	4931      	ldr	r1, [pc, #196]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015720:	4613      	mov	r3, r2
 8015722:	011b      	lsls	r3, r3, #4
 8015724:	1a9b      	subs	r3, r3, r2
 8015726:	00db      	lsls	r3, r3, #3
 8015728:	440b      	add	r3, r1
 801572a:	33dc      	adds	r3, #220	@ 0xdc
 801572c:	4602      	mov	r2, r0
 801572e:	701a      	strb	r2, [r3, #0]
            
            /* If device supports multiple technologies assign protocol requested */
            nfcaType = gNfcDev.devList[devIt].dev.nfca.type;
 8015730:	79fa      	ldrb	r2, [r7, #7]
 8015732:	492c      	ldr	r1, [pc, #176]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015734:	4613      	mov	r3, r2
 8015736:	011b      	lsls	r3, r3, #4
 8015738:	1a9b      	subs	r3, r3, r2
 801573a:	00db      	lsls	r3, r3, #3
 801573c:	440b      	add	r3, r1
 801573e:	33c1      	adds	r3, #193	@ 0xc1
 8015740:	781b      	ldrb	r3, [r3, #0]
 8015742:	73bb      	strb	r3, [r7, #14]
            if( nfcaType == RFAL_NFCA_T4T_NFCDEP )
 8015744:	7bbb      	ldrb	r3, [r7, #14]
 8015746:	2b60      	cmp	r3, #96	@ 0x60
 8015748:	d108      	bne.n	801575c <rfalNfcPollActivation+0x23c>
            {
                nfcaType = ( (gNfcDev.disc.p2pNfcaPrio) ? RFAL_NFCA_NFCDEP : RFAL_NFCA_T4T);
 801574a:	4b26      	ldr	r3, [pc, #152]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 801574c:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 8015750:	2b00      	cmp	r3, #0
 8015752:	d001      	beq.n	8015758 <rfalNfcPollActivation+0x238>
 8015754:	2340      	movs	r3, #64	@ 0x40
 8015756:	e000      	b.n	801575a <rfalNfcPollActivation+0x23a>
 8015758:	2320      	movs	r3, #32
 801575a:	73bb      	strb	r3, [r7, #14]
            }
            
            /*******************************************************************************/
            /* Perform protocol specific activation                                        */
            switch( nfcaType )
 801575c:	7bbb      	ldrb	r3, [r7, #14]
 801575e:	2b40      	cmp	r3, #64	@ 0x40
 8015760:	f000 808b 	beq.w	801587a <rfalNfcPollActivation+0x35a>
 8015764:	2b40      	cmp	r3, #64	@ 0x40
 8015766:	f300 80c3 	bgt.w	80158f0 <rfalNfcPollActivation+0x3d0>
 801576a:	2b20      	cmp	r3, #32
 801576c:	d03e      	beq.n	80157ec <rfalNfcPollActivation+0x2cc>
 801576e:	2b20      	cmp	r3, #32
 8015770:	f300 80be 	bgt.w	80158f0 <rfalNfcPollActivation+0x3d0>
 8015774:	2b00      	cmp	r3, #0
 8015776:	d02a      	beq.n	80157ce <rfalNfcPollActivation+0x2ae>
 8015778:	2b01      	cmp	r3, #1
 801577a:	f040 80b9 	bne.w	80158f0 <rfalNfcPollActivation+0x3d0>
                /*******************************************************************************/
                case RFAL_NFCA_T1T:
                
                    /* No further activation needed for T1T (RID already performed) */
                
                    gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfca.ridRes.uid;
 801577e:	79f9      	ldrb	r1, [r7, #7]
 8015780:	79fa      	ldrb	r2, [r7, #7]
 8015782:	460b      	mov	r3, r1
 8015784:	011b      	lsls	r3, r3, #4
 8015786:	1a5b      	subs	r3, r3, r1
 8015788:	00db      	lsls	r3, r3, #3
 801578a:	33c8      	adds	r3, #200	@ 0xc8
 801578c:	4915      	ldr	r1, [pc, #84]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 801578e:	440b      	add	r3, r1
 8015790:	f103 010a 	add.w	r1, r3, #10
 8015794:	4813      	ldr	r0, [pc, #76]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 8015796:	4613      	mov	r3, r2
 8015798:	011b      	lsls	r3, r3, #4
 801579a:	1a9b      	subs	r3, r3, r2
 801579c:	00db      	lsls	r3, r3, #3
 801579e:	4403      	add	r3, r0
 80157a0:	33d8      	adds	r3, #216	@ 0xd8
 80157a2:	6019      	str	r1, [r3, #0]
                    gNfcDev.devList[devIt].nfcidLen = RFAL_T1T_UID_LEN;
 80157a4:	79fa      	ldrb	r2, [r7, #7]
 80157a6:	490f      	ldr	r1, [pc, #60]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80157a8:	4613      	mov	r3, r2
 80157aa:	011b      	lsls	r3, r3, #4
 80157ac:	1a9b      	subs	r3, r3, r2
 80157ae:	00db      	lsls	r3, r3, #3
 80157b0:	440b      	add	r3, r1
 80157b2:	33dc      	adds	r3, #220	@ 0xdc
 80157b4:	2204      	movs	r2, #4
 80157b6:	701a      	strb	r2, [r3, #0]
                
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;
 80157b8:	79fa      	ldrb	r2, [r7, #7]
 80157ba:	490a      	ldr	r1, [pc, #40]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80157bc:	4613      	mov	r3, r2
 80157be:	011b      	lsls	r3, r3, #4
 80157c0:	1a9b      	subs	r3, r3, r2
 80157c2:	00db      	lsls	r3, r3, #3
 80157c4:	440b      	add	r3, r1
 80157c6:	33dd      	adds	r3, #221	@ 0xdd
 80157c8:	2200      	movs	r2, #0
 80157ca:	701a      	strb	r2, [r3, #0]
                    break;
 80157cc:	e092      	b.n	80158f4 <rfalNfcPollActivation+0x3d4>
                
                case RFAL_NFCA_T2T:
                    
                    /* No further activation needed for a T2T */

                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;
 80157ce:	79fa      	ldrb	r2, [r7, #7]
 80157d0:	4904      	ldr	r1, [pc, #16]	@ (80157e4 <rfalNfcPollActivation+0x2c4>)
 80157d2:	4613      	mov	r3, r2
 80157d4:	011b      	lsls	r3, r3, #4
 80157d6:	1a9b      	subs	r3, r3, r2
 80157d8:	00db      	lsls	r3, r3, #3
 80157da:	440b      	add	r3, r1
 80157dc:	33dd      	adds	r3, #221	@ 0xdd
 80157de:	2200      	movs	r2, #0
 80157e0:	701a      	strb	r2, [r3, #0]
                    break;
 80157e2:	e087      	b.n	80158f4 <rfalNfcPollActivation+0x3d4>
 80157e4:	20002f90 	.word	0x20002f90
 80157e8:	200032bc 	.word	0x200032bc
                
                /*******************************************************************************/
                case RFAL_NFCA_T4T:                                                   /* Device supports ISO-DEP */
                
                #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_POLL
                    if( !gNfcDev.isOperOngoing )
 80157ec:	4ba9      	ldr	r3, [pc, #676]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80157ee:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80157f2:	f083 0301 	eor.w	r3, r3, #1
 80157f6:	b2db      	uxtb	r3, r3
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d02a      	beq.n	8015852 <rfalNfcPollActivation+0x332>
                    {
                        /* Perform ISO-DEP (ISO14443-4) activation: RATS and PPS if supported */
                        rfalIsoDepInitializeWithParams( gNfcDev.disc.compMode, RFAL_ISODEP_MAX_R_RETRYS, RFAL_ISODEP_MAX_WTX_NACK_RETRYS, RFAL_ISODEP_MAX_WTX_RETRYS, RFAL_ISODEP_MAX_DSL_RETRYS, RFAL_ISODEP_MAX_I_RETRYS, RFAL_ISODEP_RATS_RETRIES);
 80157fc:	4ba5      	ldr	r3, [pc, #660]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80157fe:	7c18      	ldrb	r0, [r3, #16]
 8015800:	2301      	movs	r3, #1
 8015802:	9302      	str	r3, [sp, #8]
 8015804:	2302      	movs	r3, #2
 8015806:	9301      	str	r3, [sp, #4]
 8015808:	2300      	movs	r3, #0
 801580a:	9300      	str	r3, [sp, #0]
 801580c:	2314      	movs	r3, #20
 801580e:	2203      	movs	r2, #3
 8015810:	2103      	movs	r1, #3
 8015812:	f7fc f885 	bl	8011920 <rfalIsoDepInitializeWithParams>
                        RFAL_EXIT_ON_ERR( err, rfalIsoDepPollAStartActivation( gNfcDev.disc.isoDepFS, RFAL_ISODEP_NO_DID, gNfcDev.disc.maxBR, &gNfcDev.devList[devIt].proto.isoDep ) );
 8015816:	4b9f      	ldr	r3, [pc, #636]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015818:	f893 0070 	ldrb.w	r0, [r3, #112]	@ 0x70
 801581c:	4b9d      	ldr	r3, [pc, #628]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 801581e:	7e59      	ldrb	r1, [r3, #25]
 8015820:	79fa      	ldrb	r2, [r7, #7]
 8015822:	4613      	mov	r3, r2
 8015824:	011b      	lsls	r3, r3, #4
 8015826:	1a9b      	subs	r3, r3, r2
 8015828:	00db      	lsls	r3, r3, #3
 801582a:	33e0      	adds	r3, #224	@ 0xe0
 801582c:	4a99      	ldr	r2, [pc, #612]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 801582e:	4413      	add	r3, r2
 8015830:	460a      	mov	r2, r1
 8015832:	2100      	movs	r1, #0
 8015834:	f7fd fd54 	bl	80132e0 <rfalIsoDepPollAStartActivation>
 8015838:	4603      	mov	r3, r0
 801583a:	81bb      	strh	r3, [r7, #12]
 801583c:	89bb      	ldrh	r3, [r7, #12]
 801583e:	2b00      	cmp	r3, #0
 8015840:	d001      	beq.n	8015846 <rfalNfcPollActivation+0x326>
 8015842:	89bb      	ldrh	r3, [r7, #12]
 8015844:	e27b      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                        
                        gNfcDev.isOperOngoing = true;
 8015846:	4b93      	ldr	r3, [pc, #588]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015848:	2201      	movs	r2, #1
 801584a:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                        return RFAL_ERR_BUSY;
 801584e:	2302      	movs	r3, #2
 8015850:	e275      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                    }

                    err = rfalIsoDepPollAGetActivationStatus();
 8015852:	f7fd fd7b 	bl	801334c <rfalIsoDepPollAGetActivationStatus>
 8015856:	4603      	mov	r3, r0
 8015858:	81bb      	strh	r3, [r7, #12]
                    if( err != RFAL_ERR_NONE )
 801585a:	89bb      	ldrh	r3, [r7, #12]
 801585c:	2b00      	cmp	r3, #0
 801585e:	d001      	beq.n	8015864 <rfalNfcPollActivation+0x344>
                    {
                        return err;
 8015860:	89bb      	ldrh	r3, [r7, #12]
 8015862:	e26c      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                    }
                    
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_ISODEP;   /* NFC-A T4T device activated */
 8015864:	79fa      	ldrb	r2, [r7, #7]
 8015866:	498b      	ldr	r1, [pc, #556]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015868:	4613      	mov	r3, r2
 801586a:	011b      	lsls	r3, r3, #4
 801586c:	1a9b      	subs	r3, r3, r2
 801586e:	00db      	lsls	r3, r3, #3
 8015870:	440b      	add	r3, r1
 8015872:	33dd      	adds	r3, #221	@ 0xdd
 8015874:	2201      	movs	r2, #1
 8015876:	701a      	strb	r2, [r3, #0]
                #else
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;       /* No ISO-DEP supported activate using RF interface */
                #endif /* RFAL_FEATURE_ISO_DEP_POLL */
                    break;
 8015878:	e03c      	b.n	80158f4 <rfalNfcPollActivation+0x3d4>
                /*******************************************************************************/
                case RFAL_NFCA_NFCDEP:                                                /* Device supports NFC-DEP */
                
                #if RFAL_FEATURE_NFC_DEP
                    /* Perform NFC-DEP (P2P) activation: ATR and PSL if supported */
                    RFAL_EXIT_ON_ERR( err, rfalNfcNfcDepActivate( &gNfcDev.devList[devIt], RFAL_NFCDEP_COMM_PASSIVE, NULL, 0 ) );
 801587a:	79fa      	ldrb	r2, [r7, #7]
 801587c:	4613      	mov	r3, r2
 801587e:	011b      	lsls	r3, r3, #4
 8015880:	1a9b      	subs	r3, r3, r2
 8015882:	00db      	lsls	r3, r3, #3
 8015884:	33c0      	adds	r3, #192	@ 0xc0
 8015886:	4a83      	ldr	r2, [pc, #524]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015888:	1898      	adds	r0, r3, r2
 801588a:	2300      	movs	r3, #0
 801588c:	2200      	movs	r2, #0
 801588e:	2100      	movs	r1, #0
 8015890:	f000 fc40 	bl	8016114 <rfalNfcNfcDepActivate>
 8015894:	4603      	mov	r3, r0
 8015896:	81bb      	strh	r3, [r7, #12]
 8015898:	89bb      	ldrh	r3, [r7, #12]
 801589a:	2b00      	cmp	r3, #0
 801589c:	d001      	beq.n	80158a2 <rfalNfcPollActivation+0x382>
 801589e:	89bb      	ldrh	r3, [r7, #12]
 80158a0:	e24d      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                
                    gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].proto.nfcDep.activation.Target.ATR_RES.NFCID3;
 80158a2:	79f9      	ldrb	r1, [r7, #7]
 80158a4:	79fa      	ldrb	r2, [r7, #7]
 80158a6:	460b      	mov	r3, r1
 80158a8:	011b      	lsls	r3, r3, #4
 80158aa:	1a5b      	subs	r3, r3, r1
 80158ac:	00db      	lsls	r3, r3, #3
 80158ae:	33e0      	adds	r3, #224	@ 0xe0
 80158b0:	4978      	ldr	r1, [pc, #480]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80158b2:	440b      	add	r3, r1
 80158b4:	1c99      	adds	r1, r3, #2
 80158b6:	4877      	ldr	r0, [pc, #476]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80158b8:	4613      	mov	r3, r2
 80158ba:	011b      	lsls	r3, r3, #4
 80158bc:	1a9b      	subs	r3, r3, r2
 80158be:	00db      	lsls	r3, r3, #3
 80158c0:	4403      	add	r3, r0
 80158c2:	33d8      	adds	r3, #216	@ 0xd8
 80158c4:	6019      	str	r1, [r3, #0]
                    gNfcDev.devList[devIt].nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
 80158c6:	79fa      	ldrb	r2, [r7, #7]
 80158c8:	4972      	ldr	r1, [pc, #456]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80158ca:	4613      	mov	r3, r2
 80158cc:	011b      	lsls	r3, r3, #4
 80158ce:	1a9b      	subs	r3, r3, r2
 80158d0:	00db      	lsls	r3, r3, #3
 80158d2:	440b      	add	r3, r1
 80158d4:	33dc      	adds	r3, #220	@ 0xdc
 80158d6:	220a      	movs	r2, #10
 80158d8:	701a      	strb	r2, [r3, #0]
                
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_NFCDEP;   /* NFC-A P2P device activated */
 80158da:	79fa      	ldrb	r2, [r7, #7]
 80158dc:	496d      	ldr	r1, [pc, #436]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80158de:	4613      	mov	r3, r2
 80158e0:	011b      	lsls	r3, r3, #4
 80158e2:	1a9b      	subs	r3, r3, r2
 80158e4:	00db      	lsls	r3, r3, #3
 80158e6:	440b      	add	r3, r1
 80158e8:	33dd      	adds	r3, #221	@ 0xdd
 80158ea:	2202      	movs	r2, #2
 80158ec:	701a      	strb	r2, [r3, #0]
                #else
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;       /* No NFC-DEP supported activate using RF interface */
                #endif /* RFAL_FEATURE_NFC_DEP */
                    break;
 80158ee:	e001      	b.n	80158f4 <rfalNfcPollActivation+0x3d4>
                
                /*******************************************************************************/
                case RFAL_NFCA_T4T_NFCDEP:                                            /* Multiple proto resolved based on NFCA P2P Prio config */
                default:
                    return RFAL_ERR_WRONG_STATE;
 80158f0:	2321      	movs	r3, #33	@ 0x21
 80158f2:	e224      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }
            break;
 80158f4:	e214      	b.n	8015d20 <rfalNfcPollActivation+0x800>
        /* Passive NFC-B Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCB
        case RFAL_NFC_LISTEN_TYPE_NFCB:
            
            if( !gNfcDev.isTechInit )
 80158f6:	4b67      	ldr	r3, [pc, #412]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80158f8:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80158fc:	f083 0301 	eor.w	r3, r3, #1
 8015900:	b2db      	uxtb	r3, r3
 8015902:	2b00      	cmp	r3, #0
 8015904:	d01c      	beq.n	8015940 <rfalNfcPollActivation+0x420>
            {
                rfalNfcbPollerInitialize();
 8015906:	f003 ff9d 	bl	8019844 <rfalNfcbPollerInitialize>
                gNfcDev.isTechInit    = true;
 801590a:	4b62      	ldr	r3, [pc, #392]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 801590c:	2201      	movs	r2, #1
 801590e:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.isOperOngoing = false;
 8015912:	4b60      	ldr	r3, [pc, #384]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015914:	2200      	movs	r2, #0
 8015916:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
            
                if( gNfcDev.devList[devIt].dev.nfcb.isSleep )                         /* Check if desired device is in Sleep */
 801591a:	79fa      	ldrb	r2, [r7, #7]
 801591c:	495d      	ldr	r1, [pc, #372]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 801591e:	4613      	mov	r3, r2
 8015920:	011b      	lsls	r3, r3, #4
 8015922:	1a9b      	subs	r3, r3, r2
 8015924:	00db      	lsls	r3, r3, #3
 8015926:	440b      	add	r3, r1
 8015928:	33cf      	adds	r3, #207	@ 0xcf
 801592a:	781b      	ldrb	r3, [r3, #0]
 801592c:	2b00      	cmp	r3, #0
 801592e:	d005      	beq.n	801593c <rfalNfcPollActivation+0x41c>
                {
                    /* Wake up all cards. SENSB_RES may return collision but the NFCID0 is available to explicitly select NFC-B card via ATTRIB; so error will be ignored here */
                    rfalNfcbPollerStartCheckPresence( RFAL_NFCB_SENS_CMD_ALLB_REQ, RFAL_NFCB_SLOT_NUM_1, &gNfcDev.sensbRes, &gNfcDev.sensbResLen );
 8015930:	4b59      	ldr	r3, [pc, #356]	@ (8015a98 <rfalNfcPollActivation+0x578>)
 8015932:	4a5a      	ldr	r2, [pc, #360]	@ (8015a9c <rfalNfcPollActivation+0x57c>)
 8015934:	2100      	movs	r1, #0
 8015936:	2008      	movs	r0, #8
 8015938:	f003 ffd4 	bl	80198e4 <rfalNfcbPollerStartCheckPresence>
                }
                
                return RFAL_ERR_BUSY;
 801593c:	2302      	movs	r3, #2
 801593e:	e1fe      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }
            
            if( gNfcDev.devList[devIt].dev.nfcb.isSleep )                             /* Check if desired device is still in Sleep */
 8015940:	79fa      	ldrb	r2, [r7, #7]
 8015942:	4954      	ldr	r1, [pc, #336]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015944:	4613      	mov	r3, r2
 8015946:	011b      	lsls	r3, r3, #4
 8015948:	1a9b      	subs	r3, r3, r2
 801594a:	00db      	lsls	r3, r3, #3
 801594c:	440b      	add	r3, r1
 801594e:	33cf      	adds	r3, #207	@ 0xcf
 8015950:	781b      	ldrb	r3, [r3, #0]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d012      	beq.n	801597c <rfalNfcPollActivation+0x45c>
            {
                /* Wake up all cards. SENSB_RES may return collision but the NFCID0 is available to explicitly select NFC-B card via ATTRIB; so error will be ignored here */
                RFAL_EXIT_ON_BUSY( err, rfalNfcbPollerGetCheckPresenceStatus() );
 8015956:	f004 f815 	bl	8019984 <rfalNfcbPollerGetCheckPresenceStatus>
 801595a:	4603      	mov	r3, r0
 801595c:	81bb      	strh	r3, [r7, #12]
 801595e:	89bb      	ldrh	r3, [r7, #12]
 8015960:	2b02      	cmp	r3, #2
 8015962:	d101      	bne.n	8015968 <rfalNfcPollActivation+0x448>
 8015964:	89bb      	ldrh	r3, [r7, #12]
 8015966:	e1ea      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                
                gNfcDev.devList[devIt].dev.nfcb.isSleep = false;
 8015968:	79fa      	ldrb	r2, [r7, #7]
 801596a:	494a      	ldr	r1, [pc, #296]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 801596c:	4613      	mov	r3, r2
 801596e:	011b      	lsls	r3, r3, #4
 8015970:	1a9b      	subs	r3, r3, r2
 8015972:	00db      	lsls	r3, r3, #3
 8015974:	440b      	add	r3, r1
 8015976:	33cf      	adds	r3, #207	@ 0xcf
 8015978:	2200      	movs	r2, #0
 801597a:	701a      	strb	r2, [r3, #0]
            }
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfcb.sensbRes.nfcid0;
 801597c:	79f9      	ldrb	r1, [r7, #7]
 801597e:	79fa      	ldrb	r2, [r7, #7]
 8015980:	460b      	mov	r3, r1
 8015982:	011b      	lsls	r3, r3, #4
 8015984:	1a5b      	subs	r3, r3, r1
 8015986:	00db      	lsls	r3, r3, #3
 8015988:	33c0      	adds	r3, #192	@ 0xc0
 801598a:	4942      	ldr	r1, [pc, #264]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 801598c:	440b      	add	r3, r1
 801598e:	1cd9      	adds	r1, r3, #3
 8015990:	4840      	ldr	r0, [pc, #256]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015992:	4613      	mov	r3, r2
 8015994:	011b      	lsls	r3, r3, #4
 8015996:	1a9b      	subs	r3, r3, r2
 8015998:	00db      	lsls	r3, r3, #3
 801599a:	4403      	add	r3, r0
 801599c:	33d8      	adds	r3, #216	@ 0xd8
 801599e:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_NFCB_NFCID0_LEN;
 80159a0:	79fa      	ldrb	r2, [r7, #7]
 80159a2:	493c      	ldr	r1, [pc, #240]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80159a4:	4613      	mov	r3, r2
 80159a6:	011b      	lsls	r3, r3, #4
 80159a8:	1a9b      	subs	r3, r3, r2
 80159aa:	00db      	lsls	r3, r3, #3
 80159ac:	440b      	add	r3, r1
 80159ae:	33dc      	adds	r3, #220	@ 0xdc
 80159b0:	2204      	movs	r2, #4
 80159b2:	701a      	strb	r2, [r3, #0]
            
        #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_POLL
            /* Check if device supports  ISO-DEP (ISO14443-4) */
            if( (gNfcDev.devList[devIt].dev.nfcb.sensbRes.protInfo.FsciProType & RFAL_NFCB_SENSB_RES_PROTO_ISO_MASK) != 0U )
 80159b4:	79fa      	ldrb	r2, [r7, #7]
 80159b6:	4937      	ldr	r1, [pc, #220]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80159b8:	4613      	mov	r3, r2
 80159ba:	011b      	lsls	r3, r3, #4
 80159bc:	1a9b      	subs	r3, r3, r2
 80159be:	00db      	lsls	r3, r3, #3
 80159c0:	440b      	add	r3, r1
 80159c2:	33cc      	adds	r3, #204	@ 0xcc
 80159c4:	781b      	ldrb	r3, [r3, #0]
 80159c6:	f003 0301 	and.w	r3, r3, #1
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d056      	beq.n	8015a7c <rfalNfcPollActivation+0x55c>
            {
                if( !gNfcDev.isOperOngoing )
 80159ce:	4b31      	ldr	r3, [pc, #196]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80159d0:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80159d4:	f083 0301 	eor.w	r3, r3, #1
 80159d8:	b2db      	uxtb	r3, r3
 80159da:	2b00      	cmp	r3, #0
 80159dc:	d03a      	beq.n	8015a54 <rfalNfcPollActivation+0x534>
                {
                    rfalIsoDepInitializeWithParams( gNfcDev.disc.compMode, RFAL_ISODEP_MAX_R_RETRYS, RFAL_ISODEP_MAX_WTX_NACK_RETRYS, RFAL_ISODEP_MAX_WTX_RETRYS, RFAL_ISODEP_MAX_DSL_RETRYS, RFAL_ISODEP_MAX_I_RETRYS, RFAL_ISODEP_RATS_RETRIES);
 80159de:	4b2d      	ldr	r3, [pc, #180]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80159e0:	7c18      	ldrb	r0, [r3, #16]
 80159e2:	2301      	movs	r3, #1
 80159e4:	9302      	str	r3, [sp, #8]
 80159e6:	2302      	movs	r3, #2
 80159e8:	9301      	str	r3, [sp, #4]
 80159ea:	2300      	movs	r3, #0
 80159ec:	9300      	str	r3, [sp, #0]
 80159ee:	2314      	movs	r3, #20
 80159f0:	2203      	movs	r2, #3
 80159f2:	2103      	movs	r1, #3
 80159f4:	f7fb ff94 	bl	8011920 <rfalIsoDepInitializeWithParams>
                    /* Perform ISO-DEP (ISO14443-4) activation: ATTRIB    */
                    RFAL_EXIT_ON_ERR( err, rfalIsoDepPollBStartActivation( gNfcDev.disc.isoDepFS, RFAL_ISODEP_NO_DID, gNfcDev.disc.maxBR, 0x00, &gNfcDev.devList[devIt].dev.nfcb, NULL, 0, &gNfcDev.devList[devIt].proto.isoDep ) );
 80159f8:	4b26      	ldr	r3, [pc, #152]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 80159fa:	f893 0070 	ldrb.w	r0, [r3, #112]	@ 0x70
 80159fe:	4b25      	ldr	r3, [pc, #148]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015a00:	7e5c      	ldrb	r4, [r3, #25]
 8015a02:	79fa      	ldrb	r2, [r7, #7]
 8015a04:	4613      	mov	r3, r2
 8015a06:	011b      	lsls	r3, r3, #4
 8015a08:	1a9b      	subs	r3, r3, r2
 8015a0a:	00db      	lsls	r3, r3, #3
 8015a0c:	33c0      	adds	r3, #192	@ 0xc0
 8015a0e:	4a21      	ldr	r2, [pc, #132]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015a10:	4413      	add	r3, r2
 8015a12:	1c59      	adds	r1, r3, #1
 8015a14:	79fa      	ldrb	r2, [r7, #7]
 8015a16:	4613      	mov	r3, r2
 8015a18:	011b      	lsls	r3, r3, #4
 8015a1a:	1a9b      	subs	r3, r3, r2
 8015a1c:	00db      	lsls	r3, r3, #3
 8015a1e:	33e0      	adds	r3, #224	@ 0xe0
 8015a20:	4a1c      	ldr	r2, [pc, #112]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015a22:	4413      	add	r3, r2
 8015a24:	9303      	str	r3, [sp, #12]
 8015a26:	2300      	movs	r3, #0
 8015a28:	9302      	str	r3, [sp, #8]
 8015a2a:	2300      	movs	r3, #0
 8015a2c:	9301      	str	r3, [sp, #4]
 8015a2e:	9100      	str	r1, [sp, #0]
 8015a30:	2300      	movs	r3, #0
 8015a32:	4622      	mov	r2, r4
 8015a34:	2100      	movs	r1, #0
 8015a36:	f7fd fe59 	bl	80136ec <rfalIsoDepPollBStartActivation>
 8015a3a:	4603      	mov	r3, r0
 8015a3c:	81bb      	strh	r3, [r7, #12]
 8015a3e:	89bb      	ldrh	r3, [r7, #12]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d001      	beq.n	8015a48 <rfalNfcPollActivation+0x528>
 8015a44:	89bb      	ldrh	r3, [r7, #12]
 8015a46:	e17a      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                    
                    gNfcDev.isOperOngoing = true;
 8015a48:	4b12      	ldr	r3, [pc, #72]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015a4a:	2201      	movs	r2, #1
 8015a4c:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                    return RFAL_ERR_BUSY;
 8015a50:	2302      	movs	r3, #2
 8015a52:	e174      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                }
                
                err = rfalIsoDepPollBGetActivationStatus();
 8015a54:	f7fd ff28 	bl	80138a8 <rfalIsoDepPollBGetActivationStatus>
 8015a58:	4603      	mov	r3, r0
 8015a5a:	81bb      	strh	r3, [r7, #12]
                if( err != RFAL_ERR_NONE )
 8015a5c:	89bb      	ldrh	r3, [r7, #12]
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d001      	beq.n	8015a66 <rfalNfcPollActivation+0x546>
                {
                    return err;
 8015a62:	89bb      	ldrh	r3, [r7, #12]
 8015a64:	e16b      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                }
                
                gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_ISODEP;       /* NFC-B T4T device activated */
 8015a66:	79fa      	ldrb	r2, [r7, #7]
 8015a68:	490a      	ldr	r1, [pc, #40]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015a6a:	4613      	mov	r3, r2
 8015a6c:	011b      	lsls	r3, r3, #4
 8015a6e:	1a9b      	subs	r3, r3, r2
 8015a70:	00db      	lsls	r3, r3, #3
 8015a72:	440b      	add	r3, r1
 8015a74:	33dd      	adds	r3, #221	@ 0xdd
 8015a76:	2201      	movs	r2, #1
 8015a78:	701a      	strb	r2, [r3, #0]
                break;
 8015a7a:	e151      	b.n	8015d20 <rfalNfcPollActivation+0x800>
            }
                    
        #endif /* RFAL_FEATURE_ISO_DEP_POLL */
            
            gNfcDev.devList[devIt].rfInterface =  RFAL_NFC_INTERFACE_RF;              /* NFC-B device activated     */
 8015a7c:	79fa      	ldrb	r2, [r7, #7]
 8015a7e:	4905      	ldr	r1, [pc, #20]	@ (8015a94 <rfalNfcPollActivation+0x574>)
 8015a80:	4613      	mov	r3, r2
 8015a82:	011b      	lsls	r3, r3, #4
 8015a84:	1a9b      	subs	r3, r3, r2
 8015a86:	00db      	lsls	r3, r3, #3
 8015a88:	440b      	add	r3, r1
 8015a8a:	33dd      	adds	r3, #221	@ 0xdd
 8015a8c:	2200      	movs	r2, #0
 8015a8e:	701a      	strb	r2, [r3, #0]
            break;
 8015a90:	e146      	b.n	8015d20 <rfalNfcPollActivation+0x800>
 8015a92:	bf00      	nop
 8015a94:	20002f90 	.word	0x20002f90
 8015a98:	200032cb 	.word	0x200032cb
 8015a9c:	200032be 	.word	0x200032be
        /* Passive NFC-F Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCF
        case RFAL_NFC_LISTEN_TYPE_NFCF:
            
            rfalNfcfPollerInitialize( gNfcDev.disc.nfcfBR );
 8015aa0:	4ba9      	ldr	r3, [pc, #676]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015aa2:	7e9b      	ldrb	r3, [r3, #26]
 8015aa4:	4618      	mov	r0, r3
 8015aa6:	f004 fbd7 	bl	801a258 <rfalNfcfPollerInitialize>
        
        #if RFAL_FEATURE_NFC_DEP
            if( rfalNfcfIsNfcDepSupported( &gNfcDev.devList[devIt].dev.nfcf ) )
 8015aaa:	79fa      	ldrb	r2, [r7, #7]
 8015aac:	49a6      	ldr	r1, [pc, #664]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015aae:	4613      	mov	r3, r2
 8015ab0:	011b      	lsls	r3, r3, #4
 8015ab2:	1a9b      	subs	r3, r3, r2
 8015ab4:	00db      	lsls	r3, r3, #3
 8015ab6:	440b      	add	r3, r1
 8015ab8:	33c3      	adds	r3, #195	@ 0xc3
 8015aba:	781b      	ldrb	r3, [r3, #0]
 8015abc:	2b01      	cmp	r3, #1
 8015abe:	d145      	bne.n	8015b4c <rfalNfcPollActivation+0x62c>
 8015ac0:	79fa      	ldrb	r2, [r7, #7]
 8015ac2:	49a1      	ldr	r1, [pc, #644]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015ac4:	4613      	mov	r3, r2
 8015ac6:	011b      	lsls	r3, r3, #4
 8015ac8:	1a9b      	subs	r3, r3, r2
 8015aca:	00db      	lsls	r3, r3, #3
 8015acc:	440b      	add	r3, r1
 8015ace:	33c4      	adds	r3, #196	@ 0xc4
 8015ad0:	781b      	ldrb	r3, [r3, #0]
 8015ad2:	2bfe      	cmp	r3, #254	@ 0xfe
 8015ad4:	d13a      	bne.n	8015b4c <rfalNfcPollActivation+0x62c>
            {
                /* Perform NFC-DEP (P2P) activation: ATR and PSL if supported */
                RFAL_EXIT_ON_ERR( err, rfalNfcNfcDepActivate( &gNfcDev.devList[devIt], RFAL_NFCDEP_COMM_PASSIVE, NULL, 0 ) );
 8015ad6:	79fa      	ldrb	r2, [r7, #7]
 8015ad8:	4613      	mov	r3, r2
 8015ada:	011b      	lsls	r3, r3, #4
 8015adc:	1a9b      	subs	r3, r3, r2
 8015ade:	00db      	lsls	r3, r3, #3
 8015ae0:	33c0      	adds	r3, #192	@ 0xc0
 8015ae2:	4a99      	ldr	r2, [pc, #612]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015ae4:	1898      	adds	r0, r3, r2
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	2200      	movs	r2, #0
 8015aea:	2100      	movs	r1, #0
 8015aec:	f000 fb12 	bl	8016114 <rfalNfcNfcDepActivate>
 8015af0:	4603      	mov	r3, r0
 8015af2:	81bb      	strh	r3, [r7, #12]
 8015af4:	89bb      	ldrh	r3, [r7, #12]
 8015af6:	2b00      	cmp	r3, #0
 8015af8:	d001      	beq.n	8015afe <rfalNfcPollActivation+0x5de>
 8015afa:	89bb      	ldrh	r3, [r7, #12]
 8015afc:	e11f      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                
                /* Set NFCID */
                gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].proto.nfcDep.activation.Target.ATR_RES.NFCID3;
 8015afe:	79f9      	ldrb	r1, [r7, #7]
 8015b00:	79fa      	ldrb	r2, [r7, #7]
 8015b02:	460b      	mov	r3, r1
 8015b04:	011b      	lsls	r3, r3, #4
 8015b06:	1a5b      	subs	r3, r3, r1
 8015b08:	00db      	lsls	r3, r3, #3
 8015b0a:	33e0      	adds	r3, #224	@ 0xe0
 8015b0c:	498e      	ldr	r1, [pc, #568]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b0e:	440b      	add	r3, r1
 8015b10:	1c99      	adds	r1, r3, #2
 8015b12:	488d      	ldr	r0, [pc, #564]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b14:	4613      	mov	r3, r2
 8015b16:	011b      	lsls	r3, r3, #4
 8015b18:	1a9b      	subs	r3, r3, r2
 8015b1a:	00db      	lsls	r3, r3, #3
 8015b1c:	4403      	add	r3, r0
 8015b1e:	33d8      	adds	r3, #216	@ 0xd8
 8015b20:	6019      	str	r1, [r3, #0]
                gNfcDev.devList[devIt].nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
 8015b22:	79fa      	ldrb	r2, [r7, #7]
 8015b24:	4988      	ldr	r1, [pc, #544]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b26:	4613      	mov	r3, r2
 8015b28:	011b      	lsls	r3, r3, #4
 8015b2a:	1a9b      	subs	r3, r3, r2
 8015b2c:	00db      	lsls	r3, r3, #3
 8015b2e:	440b      	add	r3, r1
 8015b30:	33dc      	adds	r3, #220	@ 0xdc
 8015b32:	220a      	movs	r2, #10
 8015b34:	701a      	strb	r2, [r3, #0]
                
                gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_NFCDEP;       /* NFC-F P2P device activated */
 8015b36:	79fa      	ldrb	r2, [r7, #7]
 8015b38:	4983      	ldr	r1, [pc, #524]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b3a:	4613      	mov	r3, r2
 8015b3c:	011b      	lsls	r3, r3, #4
 8015b3e:	1a9b      	subs	r3, r3, r2
 8015b40:	00db      	lsls	r3, r3, #3
 8015b42:	440b      	add	r3, r1
 8015b44:	33dd      	adds	r3, #221	@ 0xdd
 8015b46:	2202      	movs	r2, #2
 8015b48:	701a      	strb	r2, [r3, #0]
                break;
 8015b4a:	e0e9      	b.n	8015d20 <rfalNfcPollActivation+0x800>
            }
        #endif /* RFAL_FEATURE_NFC_DEP */
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfcf.sensfRes.NFCID2;
 8015b4c:	79f9      	ldrb	r1, [r7, #7]
 8015b4e:	79fa      	ldrb	r2, [r7, #7]
 8015b50:	460b      	mov	r3, r1
 8015b52:	011b      	lsls	r3, r3, #4
 8015b54:	1a5b      	subs	r3, r3, r1
 8015b56:	00db      	lsls	r3, r3, #3
 8015b58:	33c0      	adds	r3, #192	@ 0xc0
 8015b5a:	497b      	ldr	r1, [pc, #492]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b5c:	440b      	add	r3, r1
 8015b5e:	1cd9      	adds	r1, r3, #3
 8015b60:	4879      	ldr	r0, [pc, #484]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b62:	4613      	mov	r3, r2
 8015b64:	011b      	lsls	r3, r3, #4
 8015b66:	1a9b      	subs	r3, r3, r2
 8015b68:	00db      	lsls	r3, r3, #3
 8015b6a:	4403      	add	r3, r0
 8015b6c:	33d8      	adds	r3, #216	@ 0xd8
 8015b6e:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_NFCF_NFCID2_LEN;
 8015b70:	79fa      	ldrb	r2, [r7, #7]
 8015b72:	4975      	ldr	r1, [pc, #468]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b74:	4613      	mov	r3, r2
 8015b76:	011b      	lsls	r3, r3, #4
 8015b78:	1a9b      	subs	r3, r3, r2
 8015b7a:	00db      	lsls	r3, r3, #3
 8015b7c:	440b      	add	r3, r1
 8015b7e:	33dc      	adds	r3, #220	@ 0xdc
 8015b80:	2208      	movs	r2, #8
 8015b82:	701a      	strb	r2, [r3, #0]
            
            gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;               /* NFC-F T3T device activated */
 8015b84:	79fa      	ldrb	r2, [r7, #7]
 8015b86:	4970      	ldr	r1, [pc, #448]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015b88:	4613      	mov	r3, r2
 8015b8a:	011b      	lsls	r3, r3, #4
 8015b8c:	1a9b      	subs	r3, r3, r2
 8015b8e:	00db      	lsls	r3, r3, #3
 8015b90:	440b      	add	r3, r1
 8015b92:	33dd      	adds	r3, #221	@ 0xdd
 8015b94:	2200      	movs	r2, #0
 8015b96:	701a      	strb	r2, [r3, #0]
            break;
 8015b98:	e0c2      	b.n	8015d20 <rfalNfcPollActivation+0x800>
        /* Passive NFC-V Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCV
        case RFAL_NFC_LISTEN_TYPE_NFCV:
            
            rfalNfcvPollerInitialize();
 8015b9a:	f004 ff49 	bl	801aa30 <rfalNfcvPollerInitialize>
            
            /* No specific activation needed for a T5T */
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfcv.InvRes.UID;
 8015b9e:	79f9      	ldrb	r1, [r7, #7]
 8015ba0:	79fa      	ldrb	r2, [r7, #7]
 8015ba2:	460b      	mov	r3, r1
 8015ba4:	011b      	lsls	r3, r3, #4
 8015ba6:	1a5b      	subs	r3, r3, r1
 8015ba8:	00db      	lsls	r3, r3, #3
 8015baa:	33c0      	adds	r3, #192	@ 0xc0
 8015bac:	4966      	ldr	r1, [pc, #408]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015bae:	440b      	add	r3, r1
 8015bb0:	1cd9      	adds	r1, r3, #3
 8015bb2:	4865      	ldr	r0, [pc, #404]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015bb4:	4613      	mov	r3, r2
 8015bb6:	011b      	lsls	r3, r3, #4
 8015bb8:	1a9b      	subs	r3, r3, r2
 8015bba:	00db      	lsls	r3, r3, #3
 8015bbc:	4403      	add	r3, r0
 8015bbe:	33d8      	adds	r3, #216	@ 0xd8
 8015bc0:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_NFCV_UID_LEN;
 8015bc2:	79fa      	ldrb	r2, [r7, #7]
 8015bc4:	4960      	ldr	r1, [pc, #384]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015bc6:	4613      	mov	r3, r2
 8015bc8:	011b      	lsls	r3, r3, #4
 8015bca:	1a9b      	subs	r3, r3, r2
 8015bcc:	00db      	lsls	r3, r3, #3
 8015bce:	440b      	add	r3, r1
 8015bd0:	33dc      	adds	r3, #220	@ 0xdc
 8015bd2:	2208      	movs	r2, #8
 8015bd4:	701a      	strb	r2, [r3, #0]
        
            gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;               /* NFC-V T5T device activated */
 8015bd6:	79fa      	ldrb	r2, [r7, #7]
 8015bd8:	495b      	ldr	r1, [pc, #364]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015bda:	4613      	mov	r3, r2
 8015bdc:	011b      	lsls	r3, r3, #4
 8015bde:	1a9b      	subs	r3, r3, r2
 8015be0:	00db      	lsls	r3, r3, #3
 8015be2:	440b      	add	r3, r1
 8015be4:	33dd      	adds	r3, #221	@ 0xdd
 8015be6:	2200      	movs	r2, #0
 8015be8:	701a      	strb	r2, [r3, #0]
            break;
 8015bea:	e099      	b.n	8015d20 <rfalNfcPollActivation+0x800>
        /* Passive ST25TB Activation                                                   */
        /*******************************************************************************/
    #if RFAL_FEATURE_ST25TB
        case RFAL_NFC_LISTEN_TYPE_ST25TB:
            
            rfalSt25tbPollerInitialize();
 8015bec:	f005 fd53 	bl	801b696 <rfalSt25tbPollerInitialize>
            
            /* No specific activation needed for a ST25TB */
        
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.st25tb.UID;
 8015bf0:	79f9      	ldrb	r1, [r7, #7]
 8015bf2:	79fa      	ldrb	r2, [r7, #7]
 8015bf4:	460b      	mov	r3, r1
 8015bf6:	011b      	lsls	r3, r3, #4
 8015bf8:	1a5b      	subs	r3, r3, r1
 8015bfa:	00db      	lsls	r3, r3, #3
 8015bfc:	33c0      	adds	r3, #192	@ 0xc0
 8015bfe:	4952      	ldr	r1, [pc, #328]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c00:	440b      	add	r3, r1
 8015c02:	1c99      	adds	r1, r3, #2
 8015c04:	4850      	ldr	r0, [pc, #320]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c06:	4613      	mov	r3, r2
 8015c08:	011b      	lsls	r3, r3, #4
 8015c0a:	1a9b      	subs	r3, r3, r2
 8015c0c:	00db      	lsls	r3, r3, #3
 8015c0e:	4403      	add	r3, r0
 8015c10:	33d8      	adds	r3, #216	@ 0xd8
 8015c12:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_ST25TB_UID_LEN;
 8015c14:	79fa      	ldrb	r2, [r7, #7]
 8015c16:	494c      	ldr	r1, [pc, #304]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c18:	4613      	mov	r3, r2
 8015c1a:	011b      	lsls	r3, r3, #4
 8015c1c:	1a9b      	subs	r3, r3, r2
 8015c1e:	00db      	lsls	r3, r3, #3
 8015c20:	440b      	add	r3, r1
 8015c22:	33dc      	adds	r3, #220	@ 0xdc
 8015c24:	2208      	movs	r2, #8
 8015c26:	701a      	strb	r2, [r3, #0]
        
            gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;               /* ST25TB device activated */
 8015c28:	79fa      	ldrb	r2, [r7, #7]
 8015c2a:	4947      	ldr	r1, [pc, #284]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c2c:	4613      	mov	r3, r2
 8015c2e:	011b      	lsls	r3, r3, #4
 8015c30:	1a9b      	subs	r3, r3, r2
 8015c32:	00db      	lsls	r3, r3, #3
 8015c34:	440b      	add	r3, r1
 8015c36:	33dd      	adds	r3, #221	@ 0xdd
 8015c38:	2200      	movs	r2, #0
 8015c3a:	701a      	strb	r2, [r3, #0]
            break;
 8015c3c:	e070      	b.n	8015d20 <rfalNfcPollActivation+0x800>
        /*******************************************************************************/
        /* Passive Proprietary NFC Activation                                          */
        /*******************************************************************************/
        case RFAL_NFC_LISTEN_TYPE_PROP:
            
            if( !gNfcDev.isTechInit )
 8015c3e:	4b42      	ldr	r3, [pc, #264]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c40:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8015c44:	f083 0301 	eor.w	r3, r3, #1
 8015c48:	b2db      	uxtb	r3, r3
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d019      	beq.n	8015c82 <rfalNfcPollActivation+0x762>
            {
                RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );
 8015c4e:	4b3e      	ldr	r3, [pc, #248]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d004      	beq.n	8015c60 <rfalNfcPollActivation+0x740>
 8015c56:	4b3c      	ldr	r3, [pc, #240]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015c5a:	4798      	blx	r3
 8015c5c:	4603      	mov	r3, r0
 8015c5e:	e000      	b.n	8015c62 <rfalNfcPollActivation+0x742>
 8015c60:	2318      	movs	r3, #24
 8015c62:	81bb      	strh	r3, [r7, #12]
 8015c64:	89bb      	ldrh	r3, [r7, #12]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d001      	beq.n	8015c6e <rfalNfcPollActivation+0x74e>
 8015c6a:	89bb      	ldrh	r3, [r7, #12]
 8015c6c:	e067      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                gNfcDev.isTechInit    = true;
 8015c6e:	4b36      	ldr	r3, [pc, #216]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c70:	2201      	movs	r2, #1
 8015c72:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.isOperOngoing = false;
 8015c76:	4b34      	ldr	r3, [pc, #208]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c78:	2200      	movs	r2, #0
 8015c7a:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 8015c7e:	2302      	movs	r3, #2
 8015c80:	e05d      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }
            

            if( !gNfcDev.isOperOngoing )
 8015c82:	4b31      	ldr	r3, [pc, #196]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c84:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8015c88:	f083 0301 	eor.w	r3, r3, #1
 8015c8c:	b2db      	uxtb	r3, r3
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d015      	beq.n	8015cbe <rfalNfcPollActivation+0x79e>
            {
                /* Start activation  */
                RFAL_EXIT_ON_ERR( err, rfalNfcpCbStartActivation() );
 8015c92:	4b2d      	ldr	r3, [pc, #180]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d004      	beq.n	8015ca4 <rfalNfcPollActivation+0x784>
 8015c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015c9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8015c9e:	4798      	blx	r3
 8015ca0:	4603      	mov	r3, r0
 8015ca2:	e000      	b.n	8015ca6 <rfalNfcPollActivation+0x786>
 8015ca4:	2318      	movs	r3, #24
 8015ca6:	81bb      	strh	r3, [r7, #12]
 8015ca8:	89bb      	ldrh	r3, [r7, #12]
 8015caa:	2b00      	cmp	r3, #0
 8015cac:	d001      	beq.n	8015cb2 <rfalNfcPollActivation+0x792>
 8015cae:	89bb      	ldrh	r3, [r7, #12]
 8015cb0:	e045      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
                
                gNfcDev.isOperOngoing = true;
 8015cb2:	4b25      	ldr	r3, [pc, #148]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015cb4:	2201      	movs	r2, #1
 8015cb6:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 8015cba:	2302      	movs	r3, #2
 8015cbc:	e03f      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }
            
            err = rfalNfcpCbGetActivationStatus();
 8015cbe:	4b22      	ldr	r3, [pc, #136]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015cc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d004      	beq.n	8015cd0 <rfalNfcPollActivation+0x7b0>
 8015cc6:	4b20      	ldr	r3, [pc, #128]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015cc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015cca:	4798      	blx	r3
 8015ccc:	4603      	mov	r3, r0
 8015cce:	e000      	b.n	8015cd2 <rfalNfcPollActivation+0x7b2>
 8015cd0:	2318      	movs	r3, #24
 8015cd2:	81bb      	strh	r3, [r7, #12]
            if( err != RFAL_ERR_NONE )
 8015cd4:	89bb      	ldrh	r3, [r7, #12]
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d001      	beq.n	8015cde <rfalNfcPollActivation+0x7be>
            {
                return err;
 8015cda:	89bb      	ldrh	r3, [r7, #12]
 8015cdc:	e02f      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
            }

            /* Clear NFCID */
            gNfcDev.devList[devIt].nfcid = NULL;
 8015cde:	79fa      	ldrb	r2, [r7, #7]
 8015ce0:	4919      	ldr	r1, [pc, #100]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015ce2:	4613      	mov	r3, r2
 8015ce4:	011b      	lsls	r3, r3, #4
 8015ce6:	1a9b      	subs	r3, r3, r2
 8015ce8:	00db      	lsls	r3, r3, #3
 8015cea:	440b      	add	r3, r1
 8015cec:	33d8      	adds	r3, #216	@ 0xd8
 8015cee:	2200      	movs	r2, #0
 8015cf0:	601a      	str	r2, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = 0;
 8015cf2:	79fa      	ldrb	r2, [r7, #7]
 8015cf4:	4914      	ldr	r1, [pc, #80]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015cf6:	4613      	mov	r3, r2
 8015cf8:	011b      	lsls	r3, r3, #4
 8015cfa:	1a9b      	subs	r3, r3, r2
 8015cfc:	00db      	lsls	r3, r3, #3
 8015cfe:	440b      	add	r3, r1
 8015d00:	33dc      	adds	r3, #220	@ 0xdc
 8015d02:	2200      	movs	r2, #0
 8015d04:	701a      	strb	r2, [r3, #0]
            
            gNfcDev.devList[devIt].rfInterface =  RFAL_NFC_INTERFACE_RF;
 8015d06:	79fa      	ldrb	r2, [r7, #7]
 8015d08:	490f      	ldr	r1, [pc, #60]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015d0a:	4613      	mov	r3, r2
 8015d0c:	011b      	lsls	r3, r3, #4
 8015d0e:	1a9b      	subs	r3, r3, r2
 8015d10:	00db      	lsls	r3, r3, #3
 8015d12:	440b      	add	r3, r1
 8015d14:	33dd      	adds	r3, #221	@ 0xdd
 8015d16:	2200      	movs	r2, #0
 8015d18:	701a      	strb	r2, [r3, #0]
            break;
 8015d1a:	e001      	b.n	8015d20 <rfalNfcPollActivation+0x800>
         
         
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 8015d1c:	2321      	movs	r3, #33	@ 0x21
 8015d1e:	e00e      	b.n	8015d3e <rfalNfcPollActivation+0x81e>
    }
    
    gNfcDev.activeDev     = &gNfcDev.devList[devIt];                                  /* Assign active device to be used further on */
 8015d20:	79fa      	ldrb	r2, [r7, #7]
 8015d22:	4613      	mov	r3, r2
 8015d24:	011b      	lsls	r3, r3, #4
 8015d26:	1a9b      	subs	r3, r3, r2
 8015d28:	00db      	lsls	r3, r3, #3
 8015d2a:	33c0      	adds	r3, #192	@ 0xc0
 8015d2c:	4a06      	ldr	r2, [pc, #24]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015d2e:	4413      	add	r3, r2
 8015d30:	4a05      	ldr	r2, [pc, #20]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015d32:	60d3      	str	r3, [r2, #12]
    gNfcDev.isOperOngoing = false;
 8015d34:	4b04      	ldr	r3, [pc, #16]	@ (8015d48 <rfalNfcPollActivation+0x828>)
 8015d36:	2200      	movs	r2, #0
 8015d38:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
    return RFAL_ERR_NONE;
 8015d3c:	2300      	movs	r3, #0
}
 8015d3e:	4618      	mov	r0, r3
 8015d40:	3714      	adds	r7, #20
 8015d42:	46bd      	mov	sp, r7
 8015d44:	bd90      	pop	{r4, r7, pc}
 8015d46:	bf00      	nop
 8015d48:	20002f90 	.word	0x20002f90

08015d4c <rfalNfcListenActivation>:
 * 
 ******************************************************************************
 */
#if RFAL_FEATURE_LISTEN_MODE
static ReturnCode rfalNfcListenActivation( void )
{
 8015d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015d4e:	b08f      	sub	sp, #60	@ 0x3c
 8015d50:	af04      	add	r7, sp, #16
    rfalBitRate               bitRate;
#if RFAL_FEATURE_NFC_DEP    
    uint8_t                   hdrLen;
    
    /* Set the header length in NFC-A */
    hdrLen = (RFAL_NFCDEP_SB_LEN + RFAL_NFCDEP_LEN_LEN);
 8015d52:	2302      	movs	r3, #2
 8015d54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif /* RFAL_FEATURE_NFC_DEP */

    
    lmSt = rfalListenGetState( &isDataRcvd, &bitRate );
 8015d58:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 8015d5c:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8015d60:	4611      	mov	r1, r2
 8015d62:	4618      	mov	r0, r3
 8015d64:	f7ef f8a6 	bl	8004eb4 <rfalListenGetState>
 8015d68:	4603      	mov	r3, r0
 8015d6a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    switch(lmSt)
 8015d6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015d72:	3b01      	subs	r3, #1
 8015d74:	2b0f      	cmp	r3, #15
 8015d76:	f200 81c2 	bhi.w	80160fe <rfalNfcListenActivation+0x3b2>
 8015d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8015d80 <rfalNfcListenActivation+0x34>)
 8015d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d80:	080160fb 	.word	0x080160fb
 8015d84:	0801601d 	.word	0x0801601d
 8015d88:	080160f7 	.word	0x080160f7
 8015d8c:	080160ff 	.word	0x080160ff
 8015d90:	08015f3d 	.word	0x08015f3d
 8015d94:	08015dc1 	.word	0x08015dc1
 8015d98:	08015f01 	.word	0x08015f01
 8015d9c:	080160ff 	.word	0x080160ff
 8015da0:	08015fcf 	.word	0x08015fcf
 8015da4:	08015ff3 	.word	0x08015ff3
 8015da8:	08015ff3 	.word	0x08015ff3
 8015dac:	080160f7 	.word	0x080160f7
 8015db0:	080160ff 	.word	0x080160ff
 8015db4:	080160f7 	.word	0x080160f7
 8015db8:	08015dc1 	.word	0x08015dc1
 8015dbc:	080160f7 	.word	0x080160f7
    #if RFAL_FEATURE_NFCA
        /*******************************************************************************/
        case RFAL_LM_STATE_ACTIVE_A:                                                  /* NFC-A CE activation */
        case RFAL_LM_STATE_ACTIVE_Ax:
            
            if( isDataRcvd )                                                          /* Check if Reader/Initator has sent some data */
 8015dc0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	f000 8099 	beq.w	8015efc <rfalNfcListenActivation+0x1b0>
            {
                /* Check if received data is a Sleep request */
                if( rfalNfcaListenerIsSleepReq( gNfcDev.rxBuf.rfBuf, rfalConvBitsToBytes(gNfcDev.rxLen)) )     /* Check if received data is a SLP_REQ */
 8015dca:	4b9d      	ldr	r3, [pc, #628]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015dcc:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8015dd0:	3307      	adds	r3, #7
 8015dd2:	08db      	lsrs	r3, r3, #3
 8015dd4:	b29b      	uxth	r3, r3
 8015dd6:	4619      	mov	r1, r3
 8015dd8:	489a      	ldr	r0, [pc, #616]	@ (8016044 <rfalNfcListenActivation+0x2f8>)
 8015dda:	f003 fcce 	bl	801977a <rfalNfcaListenerIsSleepReq>
 8015dde:	4603      	mov	r3, r0
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d00d      	beq.n	8015e00 <rfalNfcListenActivation+0xb4>
                {
                    /* Set the Listen Mode in Sleep state */
                    RFAL_EXIT_ON_ERR( ret, rfalListenSleepStart( RFAL_LM_STATE_SLEEP_A, gNfcDev.rxBuf.rfBuf, sizeof(gNfcDev.rxBuf.rfBuf), &gNfcDev.rxLen ) );
 8015de4:	4b98      	ldr	r3, [pc, #608]	@ (8016048 <rfalNfcListenActivation+0x2fc>)
 8015de6:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8015dea:	4996      	ldr	r1, [pc, #600]	@ (8016044 <rfalNfcListenActivation+0x2f8>)
 8015dec:	200c      	movs	r0, #12
 8015dee:	f7ee ffed 	bl	8004dcc <rfalListenSleepStart>
 8015df2:	4603      	mov	r3, r0
 8015df4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015df6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d07f      	beq.n	8015efc <rfalNfcListenActivation+0x1b0>
 8015dfc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015dfe:	e180      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
                }
                
            #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_LISTEN
                /* Check if received data is a valid RATS */
                else if( rfalIsoDepIsRats( gNfcDev.rxBuf.rfBuf, (uint8_t)rfalConvBitsToBytes(gNfcDev.rxLen) ) )
 8015e00:	4b8f      	ldr	r3, [pc, #572]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015e02:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8015e06:	3307      	adds	r3, #7
 8015e08:	08db      	lsrs	r3, r3, #3
 8015e0a:	b2db      	uxtb	r3, r3
 8015e0c:	4619      	mov	r1, r3
 8015e0e:	488d      	ldr	r0, [pc, #564]	@ (8016044 <rfalNfcListenActivation+0x2f8>)
 8015e10:	f7fc f906 	bl	8012020 <rfalIsoDepIsRats>
 8015e14:	4603      	mov	r3, r0
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d031      	beq.n	8015e7e <rfalNfcListenActivation+0x132>
                {
                    rfalIsoDepAtsParam        atsParam;
                    rfalIsoDepListenActvParam rxParam;
                    
                    /* Set ATS parameters */
                    atsParam.fsci       = (uint8_t)RFAL_ISODEP_DEFAULT_FSCI;
 8015e1a:	2308      	movs	r3, #8
 8015e1c:	743b      	strb	r3, [r7, #16]
                    atsParam.fwi        = RFAL_ISODEP_DEFAULT_FWI;
 8015e1e:	2308      	movs	r3, #8
 8015e20:	747b      	strb	r3, [r7, #17]
                    atsParam.sfgi       = RFAL_ISODEP_DEFAULT_SFGI;
 8015e22:	2300      	movs	r3, #0
 8015e24:	74bb      	strb	r3, [r7, #18]
                    atsParam.didSupport = false;
 8015e26:	2300      	movs	r3, #0
 8015e28:	74fb      	strb	r3, [r7, #19]
                    atsParam.ta         = RFAL_ISODEP_ATS_TA_SAME_D;
 8015e2a:	2380      	movs	r3, #128	@ 0x80
 8015e2c:	753b      	strb	r3, [r7, #20]
                    atsParam.hb         = NULL;
 8015e2e:	2300      	movs	r3, #0
 8015e30:	61bb      	str	r3, [r7, #24]
                    atsParam.hbLen      = 0;
 8015e32:	2300      	movs	r3, #0
 8015e34:	773b      	strb	r3, [r7, #28]

                    /* Set Rx parameters */
                    rxParam.rxBuf        = (rfalIsoDepBufFormat*) &gNfcDev.rxBuf.isoDepBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 8015e36:	4b83      	ldr	r3, [pc, #524]	@ (8016044 <rfalNfcListenActivation+0x2f8>)
 8015e38:	603b      	str	r3, [r7, #0]
                    rxParam.rxLen        = &gNfcDev.rxLen;
 8015e3a:	4b83      	ldr	r3, [pc, #524]	@ (8016048 <rfalNfcListenActivation+0x2fc>)
 8015e3c:	607b      	str	r3, [r7, #4]
                    rxParam.isoDepDev    = &gNfcDev.devList->proto.isoDep;
 8015e3e:	4b83      	ldr	r3, [pc, #524]	@ (801604c <rfalNfcListenActivation+0x300>)
 8015e40:	60fb      	str	r3, [r7, #12]
                    rxParam.isRxChaining = &gNfcDev.isRxChaining;
 8015e42:	4b83      	ldr	r3, [pc, #524]	@ (8016050 <rfalNfcListenActivation+0x304>)
 8015e44:	60bb      	str	r3, [r7, #8]

                    rfalListenSetState( RFAL_LM_STATE_CARDEMU_4A );                   /* Set next state CE T4T */
 8015e46:	2007      	movs	r0, #7
 8015e48:	f7ef f854 	bl	8004ef4 <rfalListenSetState>
                    rfalIsoDepInitialize();                                           /* Initialize ISO-DEP layer to handle ISO14443-a activation / RATS */
 8015e4c:	f7fb fcf0 	bl	8011830 <rfalIsoDepInitialize>
                    
                    /* Set ISO-DEP layer to digest RATS and handle activation */
                    RFAL_EXIT_ON_ERR( ret, rfalIsoDepListenStartActivation( &atsParam, NULL, gNfcDev.rxBuf.rfBuf, gNfcDev.rxLen, rxParam ) );
 8015e50:	4b7b      	ldr	r3, [pc, #492]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015e52:	f8b3 6746 	ldrh.w	r6, [r3, #1862]	@ 0x746
 8015e56:	f107 0510 	add.w	r5, r7, #16
 8015e5a:	466c      	mov	r4, sp
 8015e5c:	463b      	mov	r3, r7
 8015e5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015e60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015e64:	4633      	mov	r3, r6
 8015e66:	4a77      	ldr	r2, [pc, #476]	@ (8016044 <rfalNfcListenActivation+0x2f8>)
 8015e68:	2100      	movs	r1, #0
 8015e6a:	4628      	mov	r0, r5
 8015e6c:	f7fc f8f2 	bl	8012054 <rfalIsoDepListenStartActivation>
 8015e70:	4603      	mov	r3, r0
 8015e72:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015e74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d040      	beq.n	8015efc <rfalNfcListenActivation+0x1b0>
 8015e7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e7c:	e141      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
            #endif /* RFAL_FEATURE_ISO_DEP_LISTEN */
            
            #if RFAL_FEATURE_NFC_DEP

                /* Check if received data is a valid ATR_REQ */
                else if( rfalNfcDepIsAtrReq( &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen), gNfcDev.devList->nfcid ) )
 8015e7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015e82:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 8015e86:	4a6e      	ldr	r2, [pc, #440]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015e88:	4413      	add	r3, r2
 8015e8a:	1c58      	adds	r0, r3, #1
 8015e8c:	4b6c      	ldr	r3, [pc, #432]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015e8e:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8015e92:	3307      	adds	r3, #7
 8015e94:	08db      	lsrs	r3, r3, #3
 8015e96:	b29a      	uxth	r2, r3
 8015e98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015e9c:	b29b      	uxth	r3, r3
 8015e9e:	1ad3      	subs	r3, r2, r3
 8015ea0:	b29b      	uxth	r3, r3
 8015ea2:	4a67      	ldr	r2, [pc, #412]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015ea4:	f8d2 20d8 	ldr.w	r2, [r2, #216]	@ 0xd8
 8015ea8:	4619      	mov	r1, r3
 8015eaa:	f001 fea1 	bl	8017bf0 <rfalNfcDepIsAtrReq>
 8015eae:	4603      	mov	r3, r0
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d021      	beq.n	8015ef8 <rfalNfcListenActivation+0x1ac>
                {
                    gNfcDev.devList->type = RFAL_NFC_POLL_TYPE_NFCA;
 8015eb4:	4b62      	ldr	r3, [pc, #392]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015eb6:	220a      	movs	r2, #10
 8015eb8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    RFAL_EXIT_ON_ERR( ret, rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_PASSIVE, &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen) ) );
 8015ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ec0:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 8015ec4:	4a5e      	ldr	r2, [pc, #376]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015ec6:	4413      	add	r3, r2
 8015ec8:	1c59      	adds	r1, r3, #1
 8015eca:	4b5d      	ldr	r3, [pc, #372]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015ecc:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8015ed0:	3307      	adds	r3, #7
 8015ed2:	08db      	lsrs	r3, r3, #3
 8015ed4:	b29a      	uxth	r2, r3
 8015ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015eda:	b29b      	uxth	r3, r3
 8015edc:	1ad3      	subs	r3, r2, r3
 8015ede:	b29b      	uxth	r3, r3
 8015ee0:	460a      	mov	r2, r1
 8015ee2:	2100      	movs	r1, #0
 8015ee4:	485b      	ldr	r0, [pc, #364]	@ (8016054 <rfalNfcListenActivation+0x308>)
 8015ee6:	f000 f915 	bl	8016114 <rfalNfcNfcDepActivate>
 8015eea:	4603      	mov	r3, r0
 8015eec:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015eee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d003      	beq.n	8015efc <rfalNfcListenActivation+0x1b0>
 8015ef4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ef6:	e104      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
                }
            #endif /* RFAL_FEATURE_NFC_DEP */
                
                else
                {
                    return RFAL_ERR_PROTO;
 8015ef8:	230b      	movs	r3, #11
 8015efa:	e102      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
                }
            }
            return RFAL_ERR_BUSY;
 8015efc:	2302      	movs	r3, #2
 8015efe:	e100      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
            
    #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_LISTEN
        /*******************************************************************************/
        case RFAL_LM_STATE_CARDEMU_4A:                                                /* T4T ISO-DEP activation */
            
            ret = rfalIsoDepListenGetActivationStatus();
 8015f00:	f7fc f9fa 	bl	80122f8 <rfalIsoDepListenGetActivationStatus>
 8015f04:	4603      	mov	r3, r0
 8015f06:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if( ret == RFAL_ERR_NONE )
 8015f08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d10f      	bne.n	8015f2e <rfalNfcListenActivation+0x1e2>
            {
                gNfcDev.devList->type        = RFAL_NFC_POLL_TYPE_NFCA;
 8015f0e:	4b4c      	ldr	r3, [pc, #304]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f10:	220a      	movs	r2, #10
 8015f12:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_ISODEP;
 8015f16:	4b4a      	ldr	r3, [pc, #296]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f18:	2201      	movs	r2, #1
 8015f1a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
                gNfcDev.devList->nfcid       = NULL;
 8015f1e:	4b48      	ldr	r3, [pc, #288]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f20:	2200      	movs	r2, #0
 8015f22:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                gNfcDev.devList->nfcidLen    = 0;
 8015f26:	4b46      	ldr	r3, [pc, #280]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f28:	2200      	movs	r2, #0
 8015f2a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            return ( (ret == RFAL_ERR_LINK_LOSS) ? RFAL_ERR_PROTO : ret);             /* Link loss during protocol activation, reMap error */
 8015f2e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f30:	2b25      	cmp	r3, #37	@ 0x25
 8015f32:	d001      	beq.n	8015f38 <rfalNfcListenActivation+0x1ec>
 8015f34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f36:	e0e4      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
 8015f38:	230b      	movs	r3, #11
 8015f3a:	e0e2      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
    #endif /* RFAL_FEATURE_ISO_DEP_LISTEN */
        
        /*******************************************************************************/
        case RFAL_LM_STATE_READY_F:                                                   /* NFC-F CE activation */
            
            if( isDataRcvd )                                                          /* Wait for the first received data */
 8015f3c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	d042      	beq.n	8015fca <rfalNfcListenActivation+0x27e>
            {
            #if RFAL_FEATURE_NFC_DEP
                /* Set the header length in NFC-F */
                hdrLen = RFAL_NFCDEP_LEN_LEN;
 8015f44:	2301      	movs	r3, #1
 8015f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                
                if( rfalNfcDepIsAtrReq( &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen), gNfcDev.devList->nfcid ) )
 8015f4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f4e:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 8015f52:	4a3b      	ldr	r2, [pc, #236]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f54:	4413      	add	r3, r2
 8015f56:	1c58      	adds	r0, r3, #1
 8015f58:	4b39      	ldr	r3, [pc, #228]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f5a:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8015f5e:	3307      	adds	r3, #7
 8015f60:	08db      	lsrs	r3, r3, #3
 8015f62:	b29a      	uxth	r2, r3
 8015f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f68:	b29b      	uxth	r3, r3
 8015f6a:	1ad3      	subs	r3, r2, r3
 8015f6c:	b29b      	uxth	r3, r3
 8015f6e:	4a34      	ldr	r2, [pc, #208]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f70:	f8d2 20d8 	ldr.w	r2, [r2, #216]	@ 0xd8
 8015f74:	4619      	mov	r1, r3
 8015f76:	f001 fe3b 	bl	8017bf0 <rfalNfcDepIsAtrReq>
 8015f7a:	4603      	mov	r3, r0
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d021      	beq.n	8015fc4 <rfalNfcListenActivation+0x278>
                {
                    gNfcDev.devList->type = RFAL_NFC_POLL_TYPE_NFCF;
 8015f80:	4b2f      	ldr	r3, [pc, #188]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f82:	220c      	movs	r2, #12
 8015f84:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    RFAL_EXIT_ON_ERR( ret, rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_PASSIVE, &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen) ) );
 8015f88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f8c:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 8015f90:	4a2b      	ldr	r2, [pc, #172]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f92:	4413      	add	r3, r2
 8015f94:	1c59      	adds	r1, r3, #1
 8015f96:	4b2a      	ldr	r3, [pc, #168]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015f98:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8015f9c:	3307      	adds	r3, #7
 8015f9e:	08db      	lsrs	r3, r3, #3
 8015fa0:	b29a      	uxth	r2, r3
 8015fa2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015fa6:	b29b      	uxth	r3, r3
 8015fa8:	1ad3      	subs	r3, r2, r3
 8015faa:	b29b      	uxth	r3, r3
 8015fac:	460a      	mov	r2, r1
 8015fae:	2100      	movs	r1, #0
 8015fb0:	4828      	ldr	r0, [pc, #160]	@ (8016054 <rfalNfcListenActivation+0x308>)
 8015fb2:	f000 f8af 	bl	8016114 <rfalNfcNfcDepActivate>
 8015fb6:	4603      	mov	r3, r0
 8015fb8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015fba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d004      	beq.n	8015fca <rfalNfcListenActivation+0x27e>
 8015fc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fc2:	e09e      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
                }
                else
            #endif /* RFAL_FEATURE_NFC_DEP */
                {
                    rfalListenSetState( RFAL_LM_STATE_CARDEMU_3 );                    /* First data already received - set T3T CE */
 8015fc4:	2009      	movs	r0, #9
 8015fc6:	f7ee ff95 	bl	8004ef4 <rfalListenSetState>
                }
            }
            return RFAL_ERR_BUSY;
 8015fca:	2302      	movs	r3, #2
 8015fcc:	e099      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
            
        /*******************************************************************************/
        case RFAL_LM_STATE_CARDEMU_3:                                                 /* T3T activated */
            
            gNfcDev.devList->type        = RFAL_NFC_POLL_TYPE_NFCF;
 8015fce:	4b1c      	ldr	r3, [pc, #112]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015fd0:	220c      	movs	r2, #12
 8015fd2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
            gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_RF;
 8015fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015fd8:	2200      	movs	r2, #0
 8015fda:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            gNfcDev.devList->nfcid       = NULL;
 8015fde:	4b18      	ldr	r3, [pc, #96]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            gNfcDev.devList->nfcidLen    = 0;
 8015fe6:	4b16      	ldr	r3, [pc, #88]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8015fe8:	2200      	movs	r2, #0
 8015fea:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            
            return RFAL_ERR_NONE;
 8015fee:	2300      	movs	r3, #0
 8015ff0:	e087      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
    #if RFAL_FEATURE_NFC_DEP
        /*******************************************************************************/
        case RFAL_LM_STATE_TARGET_A:                                                  /* NFC-DEP activation */
        case RFAL_LM_STATE_TARGET_F:
            
            ret = rfalNfcDepListenGetActivationStatus();
 8015ff2:	f002 fbd7 	bl	80187a4 <rfalNfcDepListenGetActivationStatus>
 8015ff6:	4603      	mov	r3, r0
 8015ff8:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if( ret == RFAL_ERR_NONE )
 8015ffa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d10b      	bne.n	8016018 <rfalNfcListenActivation+0x2cc>
            {
                gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_NFCDEP;
 8016000:	4b0f      	ldr	r3, [pc, #60]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8016002:	2202      	movs	r2, #2
 8016004:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
                gNfcDev.devList->nfcid       = gNfcDev.devList->proto.nfcDep.activation.Initiator.ATR_REQ.NFCID3;
 8016008:	4a13      	ldr	r2, [pc, #76]	@ (8016058 <rfalNfcListenActivation+0x30c>)
 801600a:	4b0d      	ldr	r3, [pc, #52]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 801600c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                gNfcDev.devList->nfcidLen    = RFAL_NFCDEP_NFCID3_LEN;
 8016010:	4b0b      	ldr	r3, [pc, #44]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8016012:	220a      	movs	r2, #10
 8016014:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            return ret;
 8016018:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801601a:	e072      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
    #endif /* RFAL_FEATURE_NFC_DEP */
        
        /*******************************************************************************/
        case RFAL_LM_STATE_IDLE:                                                      /* AP2P activation */
            if( isDataRcvd )                                                          /* Check if Reader/Initator has sent some data */
 801601c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016020:	2b00      	cmp	r3, #0
 8016022:	d066      	beq.n	80160f2 <rfalNfcListenActivation+0x3a6>
            {
                if( (gNfcDev.lmMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )                /* Check if AP2P is enabled */
 8016024:	4b06      	ldr	r3, [pc, #24]	@ (8016040 <rfalNfcListenActivation+0x2f4>)
 8016026:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 801602a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801602e:	2b00      	cmp	r3, #0
 8016030:	d05f      	beq.n	80160f2 <rfalNfcListenActivation+0x3a6>
                {
                    
                #if RFAL_FEATURE_NFC_DEP
                    /* Calculate the header length in NFC-A or NFC-F mode*/
                    hdrLen = ( (bitRate == RFAL_BR_106) ? (RFAL_NFCDEP_SB_LEN + RFAL_NFCDEP_LEN_LEN) : RFAL_NFCDEP_LEN_LEN );
 8016032:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016036:	2b00      	cmp	r3, #0
 8016038:	d110      	bne.n	801605c <rfalNfcListenActivation+0x310>
 801603a:	2302      	movs	r3, #2
 801603c:	e00f      	b.n	801605e <rfalNfcListenActivation+0x312>
 801603e:	bf00      	nop
 8016040:	20002f90 	.word	0x20002f90
 8016044:	200034d1 	.word	0x200034d1
 8016048:	200036d6 	.word	0x200036d6
 801604c:	20003070 	.word	0x20003070
 8016050:	200032b3 	.word	0x200032b3
 8016054:	20003050 	.word	0x20003050
 8016058:	20003072 	.word	0x20003072
 801605c:	2301      	movs	r3, #1
 801605e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    
                    if( rfalNfcDepIsAtrReq( &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen), NULL) )
 8016062:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016066:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 801606a:	4a28      	ldr	r2, [pc, #160]	@ (801610c <rfalNfcListenActivation+0x3c0>)
 801606c:	4413      	add	r3, r2
 801606e:	1c58      	adds	r0, r3, #1
 8016070:	4b26      	ldr	r3, [pc, #152]	@ (801610c <rfalNfcListenActivation+0x3c0>)
 8016072:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 8016076:	3307      	adds	r3, #7
 8016078:	08db      	lsrs	r3, r3, #3
 801607a:	b29a      	uxth	r2, r3
 801607c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016080:	b29b      	uxth	r3, r3
 8016082:	1ad3      	subs	r3, r2, r3
 8016084:	b29b      	uxth	r3, r3
 8016086:	2200      	movs	r2, #0
 8016088:	4619      	mov	r1, r3
 801608a:	f001 fdb1 	bl	8017bf0 <rfalNfcDepIsAtrReq>
 801608e:	4603      	mov	r3, r0
 8016090:	2b00      	cmp	r3, #0
 8016092:	d02c      	beq.n	80160ee <rfalNfcListenActivation+0x3a2>
                    {
                        gNfcDev.devList->type = RFAL_NFC_POLL_TYPE_AP2P;
 8016094:	4b1d      	ldr	r3, [pc, #116]	@ (801610c <rfalNfcListenActivation+0x3c0>)
 8016096:	220f      	movs	r2, #15
 8016098:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                        rfalSetMode( (RFAL_MODE_LISTEN_ACTIVE_P2P), bitRate, bitRate );
 801609c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80160a0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80160a4:	4619      	mov	r1, r3
 80160a6:	200d      	movs	r0, #13
 80160a8:	f7eb fd94 	bl	8001bd4 <rfalSetMode>
                        rfalSetFDTListen( RFAL_FDT_LISTEN_AP2P_LISTENER );
 80160ac:	2040      	movs	r0, #64	@ 0x40
 80160ae:	f7ec f9f7 	bl	80024a0 <rfalSetFDTListen>
                        RFAL_EXIT_ON_ERR( ret, rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_ACTIVE, &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen) ) );
 80160b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160b6:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 80160ba:	4a14      	ldr	r2, [pc, #80]	@ (801610c <rfalNfcListenActivation+0x3c0>)
 80160bc:	4413      	add	r3, r2
 80160be:	1c59      	adds	r1, r3, #1
 80160c0:	4b12      	ldr	r3, [pc, #72]	@ (801610c <rfalNfcListenActivation+0x3c0>)
 80160c2:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 80160c6:	3307      	adds	r3, #7
 80160c8:	08db      	lsrs	r3, r3, #3
 80160ca:	b29a      	uxth	r2, r3
 80160cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160d0:	b29b      	uxth	r3, r3
 80160d2:	1ad3      	subs	r3, r2, r3
 80160d4:	b29b      	uxth	r3, r3
 80160d6:	460a      	mov	r2, r1
 80160d8:	2101      	movs	r1, #1
 80160da:	480d      	ldr	r0, [pc, #52]	@ (8016110 <rfalNfcListenActivation+0x3c4>)
 80160dc:	f000 f81a 	bl	8016114 <rfalNfcNfcDepActivate>
 80160e0:	4603      	mov	r3, r0
 80160e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80160e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d003      	beq.n	80160f2 <rfalNfcListenActivation+0x3a6>
 80160ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160ec:	e009      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
                    }
                    else
                #endif /* RFAL_FEATURE_NFC_DEP */
                    {
                        return RFAL_ERR_PROTO;
 80160ee:	230b      	movs	r3, #11
 80160f0:	e007      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
                    }
                }
            }
            return RFAL_ERR_BUSY;
 80160f2:	2302      	movs	r3, #2
 80160f4:	e005      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
        /*******************************************************************************/
        case RFAL_LM_STATE_READY_A:
        case RFAL_LM_STATE_READY_Ax:
        case RFAL_LM_STATE_SLEEP_A:
        case RFAL_LM_STATE_SLEEP_AF:
            return RFAL_ERR_BUSY;
 80160f6:	2302      	movs	r3, #2
 80160f8:	e003      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
        
        /*******************************************************************************/
        case RFAL_LM_STATE_POWER_OFF:
            return RFAL_ERR_LINK_LOSS;
 80160fa:	2325      	movs	r3, #37	@ 0x25
 80160fc:	e001      	b.n	8016102 <rfalNfcListenActivation+0x3b6>
        
        default:                                                                      /* Wait for activation */
            break;
 80160fe:	bf00      	nop
    }

    return RFAL_ERR_INTERNAL;
 8016100:	230c      	movs	r3, #12
}
 8016102:	4618      	mov	r0, r3
 8016104:	372c      	adds	r7, #44	@ 0x2c
 8016106:	46bd      	mov	sp, r7
 8016108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801610a:	bf00      	nop
 801610c:	20002f90 	.word	0x20002f90
 8016110:	20003050 	.word	0x20003050

08016114 <rfalNfcNfcDepActivate>:
 * 
 ******************************************************************************
 */
#if RFAL_FEATURE_NFC_DEP
static ReturnCode rfalNfcNfcDepActivate( rfalNfcDevice *device, rfalNfcDepCommMode commMode, const uint8_t *atrReq, uint16_t atrReqLen )
{
 8016114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016116:	b0a5      	sub	sp, #148	@ 0x94
 8016118:	af04      	add	r7, sp, #16
 801611a:	60f8      	str	r0, [r7, #12]
 801611c:	607a      	str	r2, [r7, #4]
 801611e:	461a      	mov	r2, r3
 8016120:	460b      	mov	r3, r1
 8016122:	72fb      	strb	r3, [r7, #11]
 8016124:	4613      	mov	r3, r2
 8016126:	813b      	strh	r3, [r7, #8]
    /* Suppress warnings if Listen mode is disabled */
    RFAL_NO_WARNING(atrReq);
    RFAL_NO_WARNING(atrReqLen);
    
    /* If we are in Poll mode */
    if( rfalNfcIsRemDevListener( device->type ) )
 8016128:	68fb      	ldr	r3, [r7, #12]
 801612a:	781b      	ldrb	r3, [r3, #0]
 801612c:	2b05      	cmp	r3, #5
 801612e:	d83b      	bhi.n	80161a8 <rfalNfcNfcDepActivate+0x94>
    {
        /*******************************************************************************/
        /* If Passive F use the NFCID2 retrieved from SENSF                            */
        if( device->type == RFAL_NFC_LISTEN_TYPE_NFCF )
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	781b      	ldrb	r3, [r3, #0]
 8016134:	2b02      	cmp	r3, #2
 8016136:	d106      	bne.n	8016146 <rfalNfcNfcDepActivate+0x32>
        {
            initParam.nfcid    = device->dev.nfcf.sensfRes.NFCID2;
 8016138:	68fb      	ldr	r3, [r7, #12]
 801613a:	3303      	adds	r3, #3
 801613c:	66fb      	str	r3, [r7, #108]	@ 0x6c
            initParam.nfcidLen = RFAL_NFCF_NFCID2_LEN;
 801613e:	2308      	movs	r3, #8
 8016140:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 8016144:	e004      	b.n	8016150 <rfalNfcNfcDepActivate+0x3c>
        }
        else
        {
            initParam.nfcid    = gNfcDev.disc.nfcid3; 
 8016146:	4b50      	ldr	r3, [pc, #320]	@ (8016288 <rfalNfcNfcDepActivate+0x174>)
 8016148:	66fb      	str	r3, [r7, #108]	@ 0x6c
            initParam.nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
 801614a:	230a      	movs	r3, #10
 801614c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
        }    
        
        initParam.BS        = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 8016150:	2300      	movs	r3, #0
 8016152:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
        initParam.BR        = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 8016156:	2300      	movs	r3, #0
 8016158:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
        initParam.DID       = RFAL_NFCDEP_DID_NO;
 801615c:	2300      	movs	r3, #0
 801615e:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
        initParam.NAD       = RFAL_NFCDEP_NAD_NO;
 8016162:	2300      	movs	r3, #0
 8016164:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        initParam.LR        = gNfcDev.disc.nfcDepLR;
 8016168:	4b48      	ldr	r3, [pc, #288]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 801616a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 801616e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
        initParam.GB        = gNfcDev.disc.GB;
 8016172:	4b47      	ldr	r3, [pc, #284]	@ (8016290 <rfalNfcNfcDepActivate+0x17c>)
 8016174:	67bb      	str	r3, [r7, #120]	@ 0x78
        initParam.GBLen     = gNfcDev.disc.GBLen;
 8016176:	4b45      	ldr	r3, [pc, #276]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 8016178:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801617c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
        initParam.commMode  = commMode;
 8016180:	7afb      	ldrb	r3, [r7, #11]
 8016182:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
        initParam.operParam = (RFAL_NFCDEP_OPER_FULL_MI_EN | RFAL_NFCDEP_OPER_EMPTY_DEP_DIS | RFAL_NFCDEP_OPER_ATN_EN | RFAL_NFCDEP_OPER_RTOX_REQ_EN);
 8016186:	230e      	movs	r3, #14
 8016188:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
        
        rfalNfcDepInitialize();
 801618c:	f001 fc5e 	bl	8017a4c <rfalNfcDepInitialize>
        /* Perform NFC-DEP (P2P) activation: ATR and PSL if supported */
        return rfalNfcDepInitiatorHandleActivation( &initParam, gNfcDev.disc.maxBR, &device->proto.nfcDep );
 8016190:	4b3e      	ldr	r3, [pc, #248]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 8016192:	7e59      	ldrb	r1, [r3, #25]
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	f103 0220 	add.w	r2, r3, #32
 801619a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801619e:	4618      	mov	r0, r3
 80161a0:	f002 f87a 	bl	8018298 <rfalNfcDepInitiatorHandleActivation>
 80161a4:	4603      	mov	r3, r0
 80161a6:	e06b      	b.n	8016280 <rfalNfcNfcDepActivate+0x16c>
    }
    
    /* If we are in Listen mode */
#if RFAL_FEATURE_LISTEN_MODE
    else if( rfalNfcIsRemDevPoller( device->type ) )
 80161a8:	68fb      	ldr	r3, [r7, #12]
 80161aa:	781b      	ldrb	r3, [r3, #0]
 80161ac:	2b09      	cmp	r3, #9
 80161ae:	d966      	bls.n	801627e <rfalNfcNfcDepActivate+0x16a>
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	781b      	ldrb	r3, [r3, #0]
 80161b4:	2b0f      	cmp	r3, #15
 80161b6:	d862      	bhi.n	801627e <rfalNfcNfcDepActivate+0x16a>
    {
        rfalNfcDepListenActvParam   actvParams;
        rfalNfcDepTargetParam       targetParam;
        
        RFAL_MEMCPY(targetParam.nfcid3, (uint8_t*)gNfcDev.disc.nfcid3, RFAL_NFCDEP_NFCID3_LEN);
 80161b8:	4a34      	ldr	r2, [pc, #208]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 80161ba:	f107 0315 	add.w	r3, r7, #21
 80161be:	321b      	adds	r2, #27
 80161c0:	6810      	ldr	r0, [r2, #0]
 80161c2:	6851      	ldr	r1, [r2, #4]
 80161c4:	6018      	str	r0, [r3, #0]
 80161c6:	6059      	str	r1, [r3, #4]
 80161c8:	8912      	ldrh	r2, [r2, #8]
 80161ca:	811a      	strh	r2, [r3, #8]
        targetParam.bst       = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 80161cc:	2300      	movs	r3, #0
 80161ce:	77fb      	strb	r3, [r7, #31]
        targetParam.brt       = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 80161d0:	2300      	movs	r3, #0
 80161d2:	f887 3020 	strb.w	r3, [r7, #32]
        targetParam.to        = RFAL_NFCDEP_WT_TRG_MAX_L13; /* [LLCP] 1.3 6.2.1 */ 
 80161d6:	230a      	movs	r3, #10
 80161d8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        targetParam.ppt       = rfalNfcDepLR2PP(gNfcDev.disc.nfcDepLR);
 80161dc:	4b2b      	ldr	r3, [pc, #172]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 80161de:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80161e2:	011b      	lsls	r3, r3, #4
 80161e4:	b2db      	uxtb	r3, r3
 80161e6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80161ea:	b2db      	uxtb	r3, r3
 80161ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if( gNfcDev.disc.GBLen >= RFAL_NFCDEP_GB_MAX_LEN )
 80161f0:	4b26      	ldr	r3, [pc, #152]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 80161f2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80161f6:	2b2f      	cmp	r3, #47	@ 0x2f
 80161f8:	d901      	bls.n	80161fe <rfalNfcNfcDepActivate+0xea>
        {
            return RFAL_ERR_PARAM;
 80161fa:	2307      	movs	r3, #7
 80161fc:	e040      	b.n	8016280 <rfalNfcNfcDepActivate+0x16c>
        }
        targetParam.GBtLen    = gNfcDev.disc.GBLen;
 80161fe:	4b23      	ldr	r3, [pc, #140]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 8016200:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016204:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        if( gNfcDev.disc.GBLen > 0U )
 8016208:	4b20      	ldr	r3, [pc, #128]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 801620a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801620e:	2b00      	cmp	r3, #0
 8016210:	d00a      	beq.n	8016228 <rfalNfcNfcDepActivate+0x114>
        {
            RFAL_MEMCPY(targetParam.GBt, gNfcDev.disc.GB, gNfcDev.disc.GBLen);
 8016212:	4b1e      	ldr	r3, [pc, #120]	@ (801628c <rfalNfcNfcDepActivate+0x178>)
 8016214:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016218:	461a      	mov	r2, r3
 801621a:	f107 0314 	add.w	r3, r7, #20
 801621e:	330f      	adds	r3, #15
 8016220:	491b      	ldr	r1, [pc, #108]	@ (8016290 <rfalNfcNfcDepActivate+0x17c>)
 8016222:	4618      	mov	r0, r3
 8016224:	f006 f942 	bl	801c4ac <memcpy>
        }
        targetParam.operParam = (RFAL_NFCDEP_OPER_FULL_MI_EN | RFAL_NFCDEP_OPER_EMPTY_DEP_DIS | RFAL_NFCDEP_OPER_ATN_EN | RFAL_NFCDEP_OPER_RTOX_REQ_EN);
 8016228:	230e      	movs	r3, #14
 801622a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
        targetParam.commMode  = commMode;
 801622e:	7afb      	ldrb	r3, [r7, #11]
 8016230:	753b      	strb	r3, [r7, #20]
            
        
        /* Set activation buffer (including header) for NFC-DEP */
        actvParams.rxBuf        = (rfalNfcDepBufFormat*) &gNfcDev.rxBuf.nfcDepBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 8016232:	4b18      	ldr	r3, [pc, #96]	@ (8016294 <rfalNfcNfcDepActivate+0x180>)
 8016234:	65bb      	str	r3, [r7, #88]	@ 0x58
        actvParams.rxLen        = &gNfcDev.rxLen;
 8016236:	4b18      	ldr	r3, [pc, #96]	@ (8016298 <rfalNfcNfcDepActivate+0x184>)
 8016238:	65fb      	str	r3, [r7, #92]	@ 0x5c
        actvParams.isRxChaining = &gNfcDev.isRxChaining;
 801623a:	4b18      	ldr	r3, [pc, #96]	@ (801629c <rfalNfcNfcDepActivate+0x188>)
 801623c:	663b      	str	r3, [r7, #96]	@ 0x60
        actvParams.nfcDepDev    = &gNfcDev.devList->proto.nfcDep;
 801623e:	4b18      	ldr	r3, [pc, #96]	@ (80162a0 <rfalNfcNfcDepActivate+0x18c>)
 8016240:	667b      	str	r3, [r7, #100]	@ 0x64

        rfalListenSetState( ((device->type == RFAL_NFC_POLL_TYPE_NFCA) ? RFAL_LM_STATE_TARGET_A : RFAL_LM_STATE_TARGET_F) );
 8016242:	68fb      	ldr	r3, [r7, #12]
 8016244:	781b      	ldrb	r3, [r3, #0]
 8016246:	2b0a      	cmp	r3, #10
 8016248:	d101      	bne.n	801624e <rfalNfcNfcDepActivate+0x13a>
 801624a:	230a      	movs	r3, #10
 801624c:	e000      	b.n	8016250 <rfalNfcNfcDepActivate+0x13c>
 801624e:	230b      	movs	r3, #11
 8016250:	4618      	mov	r0, r3
 8016252:	f7ee fe4f 	bl	8004ef4 <rfalListenSetState>
        
        rfalNfcDepInitialize();
 8016256:	f001 fbf9 	bl	8017a4c <rfalNfcDepInitialize>
        /* Perform NFC-DEP (P2P) activation: send ATR_RES and handle activation */
        return rfalNfcDepListenStartActivation( &targetParam, atrReq, atrReqLen, actvParams );
 801625a:	893e      	ldrh	r6, [r7, #8]
 801625c:	f107 0514 	add.w	r5, r7, #20
 8016260:	466c      	mov	r4, sp
 8016262:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8016266:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801626a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801626e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016270:	4632      	mov	r2, r6
 8016272:	6879      	ldr	r1, [r7, #4]
 8016274:	4628      	mov	r0, r5
 8016276:	f002 f983 	bl	8018580 <rfalNfcDepListenStartActivation>
 801627a:	4603      	mov	r3, r0
 801627c:	e000      	b.n	8016280 <rfalNfcNfcDepActivate+0x16c>
    }
#endif  /* RFAL_FEATURE_LISTEN_MODE */
    
    else
    {
        return RFAL_ERR_INTERNAL;
 801627e:	230c      	movs	r3, #12
    }
}
 8016280:	4618      	mov	r0, r3
 8016282:	3784      	adds	r7, #132	@ 0x84
 8016284:	46bd      	mov	sp, r7
 8016286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016288:	20002fab 	.word	0x20002fab
 801628c:	20002f90 	.word	0x20002f90
 8016290:	20002fb5 	.word	0x20002fb5
 8016294:	200034d1 	.word	0x200034d1
 8016298:	200036d6 	.word	0x200036d6
 801629c:	200032b3 	.word	0x200032b3
 80162a0:	20003070 	.word	0x20003070

080162a4 <rfalNfcDeactivation>:
 * \return  RFAL_ERR_XXXX  : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcDeactivation( void )
{
 80162a4:	b580      	push	{r7, lr}
 80162a6:	b082      	sub	sp, #8
 80162a8:	af00      	add	r7, sp, #0
    bool       aux;
    ReturnCode ret;
    
    ret = RFAL_ERR_NONE;
 80162aa:	2300      	movs	r3, #0
 80162ac:	80bb      	strh	r3, [r7, #4]
    aux = false;
 80162ae:	2300      	movs	r3, #0
 80162b0:	71fb      	strb	r3, [r7, #7]
    /* Suppress warning when specific RFAL features have been disabled */
    RFAL_NO_WARNING( ret );
    
    
    /* Check if a device has been activated */
    if( gNfcDev.activeDev != NULL )
 80162b2:	4b65      	ldr	r3, [pc, #404]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80162b4:	68db      	ldr	r3, [r3, #12]
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d047      	beq.n	801634a <rfalNfcDeactivation+0xa6>
    {
        if( rfalNfcIsRemDevListener( gNfcDev.activeDev->type ) )                          /* Listen mode no additional deactivation to be performed*/
 80162ba:	4b63      	ldr	r3, [pc, #396]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80162bc:	68db      	ldr	r3, [r3, #12]
 80162be:	781b      	ldrb	r3, [r3, #0]
 80162c0:	2b05      	cmp	r3, #5
 80162c2:	d842      	bhi.n	801634a <rfalNfcDeactivation+0xa6>
        {
            switch( gNfcDev.activeDev->rfInterface )
 80162c4:	4b60      	ldr	r3, [pc, #384]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80162c6:	68db      	ldr	r3, [r3, #12]
 80162c8:	7f5b      	ldrb	r3, [r3, #29]
 80162ca:	2b02      	cmp	r3, #2
 80162cc:	d02a      	beq.n	8016324 <rfalNfcDeactivation+0x80>
 80162ce:	2b02      	cmp	r3, #2
 80162d0:	dc36      	bgt.n	8016340 <rfalNfcDeactivation+0x9c>
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d036      	beq.n	8016344 <rfalNfcDeactivation+0xa0>
 80162d6:	2b01      	cmp	r3, #1
 80162d8:	d132      	bne.n	8016340 <rfalNfcDeactivation+0x9c>
                
                /*******************************************************************************/
            #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_POLL
                case RFAL_NFC_INTERFACE_ISODEP:
                    
                    if( !gNfcDev.isOperOngoing )
 80162da:	4b5b      	ldr	r3, [pc, #364]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80162dc:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80162e0:	f083 0301 	eor.w	r3, r3, #1
 80162e4:	b2db      	uxtb	r3, r3
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d00c      	beq.n	8016304 <rfalNfcDeactivation+0x60>
                    {
                        ret = rfalIsoDepStartDeselect();
 80162ea:	f7fb fdcf 	bl	8011e8c <rfalIsoDepStartDeselect>
 80162ee:	4603      	mov	r3, r0
 80162f0:	80bb      	strh	r3, [r7, #4]
                        if( ret == RFAL_ERR_NONE )                                        /* Send a Deselect to device */
 80162f2:	88bb      	ldrh	r3, [r7, #4]
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d127      	bne.n	8016348 <rfalNfcDeactivation+0xa4>
                        {
                            gNfcDev.isOperOngoing = true;
 80162f8:	4b53      	ldr	r3, [pc, #332]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80162fa:	2201      	movs	r2, #1
 80162fc:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                            return RFAL_ERR_BUSY;
 8016300:	2302      	movs	r3, #2
 8016302:	e09d      	b.n	8016440 <rfalNfcDeactivation+0x19c>
                        }
                    }
                    else
                    {
                        RFAL_EXIT_ON_BUSY( ret, rfalIsoDepGetDeselectStatus() );          /* Check if deselection has finished */
 8016304:	f7fb fde2 	bl	8011ecc <rfalIsoDepGetDeselectStatus>
 8016308:	4603      	mov	r3, r0
 801630a:	80bb      	strh	r3, [r7, #4]
 801630c:	88bb      	ldrh	r3, [r7, #4]
 801630e:	2b02      	cmp	r3, #2
 8016310:	d101      	bne.n	8016316 <rfalNfcDeactivation+0x72>
 8016312:	88bb      	ldrh	r3, [r7, #4]
 8016314:	e094      	b.n	8016440 <rfalNfcDeactivation+0x19c>
                        
                        aux                   = true;                                     /* Mark device as deselected */
 8016316:	2301      	movs	r3, #1
 8016318:	71fb      	strb	r3, [r7, #7]
                        gNfcDev.isOperOngoing = false;
 801631a:	4b4b      	ldr	r3, [pc, #300]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 801631c:	2200      	movs	r2, #0
 801631e:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                    }
                    break;
 8016322:	e011      	b.n	8016348 <rfalNfcDeactivation+0xa4>
            #endif /* RFAL_FEATURE_ISO_DEP_POLL */
                    
                /*******************************************************************************/
            #if RFAL_FEATURE_NFC_DEP
                case RFAL_NFC_INTERFACE_NFCDEP:
                    switch ( gNfcDev.activeDev->type )
 8016324:	4b48      	ldr	r3, [pc, #288]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016326:	68db      	ldr	r3, [r3, #12]
 8016328:	781b      	ldrb	r3, [r3, #0]
 801632a:	2b05      	cmp	r3, #5
 801632c:	d102      	bne.n	8016334 <rfalNfcDeactivation+0x90>
                    {
                        case RFAL_NFC_LISTEN_TYPE_AP2P:
                            rfalNfcDepRLS();                                              /* Send a Release to device */
 801632e:	f001 ff51 	bl	80181d4 <rfalNfcDepRLS>
                            break;
 8016332:	e004      	b.n	801633e <rfalNfcDeactivation+0x9a>

                        default:
                            rfalNfcDepDSL();                                              /* Send a Deselect to device */
 8016334:	f001 feec 	bl	8018110 <rfalNfcDepDSL>
                            aux = true;                                                   /* Mark device as deselected */
 8016338:	2301      	movs	r3, #1
 801633a:	71fb      	strb	r3, [r7, #7]
                            break;
 801633c:	bf00      	nop
            
                    }
                    break;
 801633e:	e004      	b.n	801634a <rfalNfcDeactivation+0xa6>
            #endif /* RFAL_FEATURE_NFC_DEP */
                    
                default:
                    return RFAL_ERR_REQUEST;
 8016340:	2305      	movs	r3, #5
 8016342:	e07d      	b.n	8016440 <rfalNfcDeactivation+0x19c>
                    break;                                                                /* No specific deactivation to be performed */
 8016344:	bf00      	nop
 8016346:	e000      	b.n	801634a <rfalNfcDeactivation+0xa6>
                    break;
 8016348:	bf00      	nop
            }
        }
    }
    
    /* If deactivation type is only to Sleep, mark it and keep Field On  */
    if( (gNfcDev.deactType == RFAL_NFC_DEACTIVATE_SLEEP) && (gNfcDev.activeDev != NULL) && (aux) )
 801634a:	4b3f      	ldr	r3, [pc, #252]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 801634c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8016350:	2b01      	cmp	r3, #1
 8016352:	d11e      	bne.n	8016392 <rfalNfcDeactivation+0xee>
 8016354:	4b3c      	ldr	r3, [pc, #240]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016356:	68db      	ldr	r3, [r3, #12]
 8016358:	2b00      	cmp	r3, #0
 801635a:	d01a      	beq.n	8016392 <rfalNfcDeactivation+0xee>
 801635c:	79fb      	ldrb	r3, [r7, #7]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d017      	beq.n	8016392 <rfalNfcDeactivation+0xee>
    {
        gNfcDev.isOperOngoing = false;
 8016362:	4b39      	ldr	r3, [pc, #228]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016364:	2200      	movs	r2, #0
 8016366:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        
        
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 801636a:	4b37      	ldr	r3, [pc, #220]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 801636c:	68db      	ldr	r3, [r3, #12]
 801636e:	781b      	ldrb	r3, [r3, #0]
 8016370:	2b00      	cmp	r3, #0
 8016372:	d104      	bne.n	801637e <rfalNfcDeactivation+0xda>
        {
            gNfcDev.activeDev->dev.nfca.isSleep = true;
 8016374:	4b34      	ldr	r3, [pc, #208]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016376:	68db      	ldr	r3, [r3, #12]
 8016378:	2201      	movs	r2, #1
 801637a:	759a      	strb	r2, [r3, #22]
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 801637c:	e04f      	b.n	801641e <rfalNfcDeactivation+0x17a>
        }
        else if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCB )
 801637e:	4b32      	ldr	r3, [pc, #200]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016380:	68db      	ldr	r3, [r3, #12]
 8016382:	781b      	ldrb	r3, [r3, #0]
 8016384:	2b01      	cmp	r3, #1
 8016386:	d14a      	bne.n	801641e <rfalNfcDeactivation+0x17a>
        {
            gNfcDev.activeDev->dev.nfcb.isSleep = true;
 8016388:	4b2f      	ldr	r3, [pc, #188]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 801638a:	68db      	ldr	r3, [r3, #12]
 801638c:	2201      	movs	r2, #1
 801638e:	73da      	strb	r2, [r3, #15]
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 8016390:	e045      	b.n	801641e <rfalNfcDeactivation+0x17a>
            /* MISRA 15.7 - Empty else */
        }
    }
    else
    {
        if( !gNfcDev.isDeactivating )                                                            /* Check if the Field deactivation has not started */
 8016392:	4b2d      	ldr	r3, [pc, #180]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016394:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 8016398:	f083 0301 	eor.w	r3, r3, #1
 801639c:	b2db      	uxtb	r3, r3
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d02f      	beq.n	8016402 <rfalNfcDeactivation+0x15e>
        {
        #if RFAL_FEATURE_WAKEUP_MODE
            rfalWakeUpModeStop();
 80163a2:	f7ef fa83 	bl	80058ac <rfalWakeUpModeStop>
        #endif /* RFAL_FEATURE_WAKEUP_MODE */
        
        #if RFAL_FEATURE_LISTEN_MODE
            rfalListenStop();
 80163a6:	f7ee fcdf 	bl	8004d68 <rfalListenStop>
        #else
            rfalFieldOff();
        #endif
         
            if( (gNfcDev.isFieldOn) && rfalNfcHasPollerTechs() )                                 /* Check if configured to Poll modes and the Field is On */
 80163aa:	4b27      	ldr	r3, [pc, #156]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80163ac:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d035      	beq.n	8016420 <rfalNfcDeactivation+0x17c>
 80163b4:	4b24      	ldr	r3, [pc, #144]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80163b6:	8a5b      	ldrh	r3, [r3, #18]
 80163b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d02f      	beq.n	8016420 <rfalNfcDeactivation+0x17c>
            {
                aux = platformTimerIsExpired(gNfcDev.discTmr);                                   /* Check total duration timer is already expired */
 80163c0:	4b21      	ldr	r3, [pc, #132]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80163c2:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80163c6:	4618      	mov	r0, r3
 80163c8:	f7f0 fc29 	bl	8006c1e <timerIsExpired>
 80163cc:	4603      	mov	r3, r0
 80163ce:	71fb      	strb	r3, [r7, #7]
                if( ((platformGetSysTick() + RFAL_NFC_T_FIELD_OFF) > gNfcDev.discTmr) || (aux) ) /* In case Total Duration has expired or expring in less than tFIELD_OFF */
 80163d0:	f7eb fa94 	bl	80018fc <BSP_GetTick>
 80163d4:	4603      	mov	r3, r0
 80163d6:	1d5a      	adds	r2, r3, #5
 80163d8:	4b1b      	ldr	r3, [pc, #108]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80163da:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 80163de:	429a      	cmp	r2, r3
 80163e0:	d802      	bhi.n	80163e8 <rfalNfcDeactivation+0x144>
 80163e2:	79fb      	ldrb	r3, [r7, #7]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d006      	beq.n	80163f6 <rfalNfcDeactivation+0x152>
                {
                    platformTimerDestroy( gNfcDev.discTmr );
                    gNfcDev.discTmr = (uint32_t)platformTimerCreate( RFAL_NFC_T_FIELD_OFF );     /* Ensure that Operating Field is in Off condition at least tFIELD_OFF */
 80163e8:	2005      	movs	r0, #5
 80163ea:	f7f0 fc0a 	bl	8006c02 <timerCalculateTimer>
 80163ee:	4603      	mov	r3, r0
 80163f0:	4a15      	ldr	r2, [pc, #84]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80163f2:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
                }
                
                gNfcDev.isDeactivating = true;
 80163f6:	4b14      	ldr	r3, [pc, #80]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 80163f8:	2201      	movs	r2, #1
 80163fa:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
                return RFAL_ERR_BUSY;
 80163fe:	2302      	movs	r3, #2
 8016400:	e01e      	b.n	8016440 <rfalNfcDeactivation+0x19c>
            }
        }
        else                                                                                     /* The Field deactivation has started */
        {
            if( !platformTimerIsExpired(gNfcDev.discTmr) )
 8016402:	4b11      	ldr	r3, [pc, #68]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016404:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 8016408:	4618      	mov	r0, r3
 801640a:	f7f0 fc08 	bl	8006c1e <timerIsExpired>
 801640e:	4603      	mov	r3, r0
 8016410:	f083 0301 	eor.w	r3, r3, #1
 8016414:	b2db      	uxtb	r3, r3
 8016416:	2b00      	cmp	r3, #0
 8016418:	d002      	beq.n	8016420 <rfalNfcDeactivation+0x17c>
            {
                return RFAL_ERR_BUSY;                                                            /* Ensure Operating Field in Off condition for the time remaining */
 801641a:	2302      	movs	r3, #2
 801641c:	e010      	b.n	8016440 <rfalNfcDeactivation+0x19c>
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 801641e:	bf00      	nop
            }
        }
    }
    
    gNfcDev.activeDev      = NULL;                                                               /* Clear Active Device info */
 8016420:	4b09      	ldr	r3, [pc, #36]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016422:	2200      	movs	r2, #0
 8016424:	60da      	str	r2, [r3, #12]
    gNfcDev.isDeactivating = false;
 8016426:	4b08      	ldr	r3, [pc, #32]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016428:	2200      	movs	r2, #0
 801642a:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    gNfcDev.isTechInit     = false;
 801642e:	4b06      	ldr	r3, [pc, #24]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016430:	2200      	movs	r2, #0
 8016432:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    gNfcDev.isFieldOn      = false;
 8016436:	4b04      	ldr	r3, [pc, #16]	@ (8016448 <rfalNfcDeactivation+0x1a4>)
 8016438:	2200      	movs	r2, #0
 801643a:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
    return RFAL_ERR_NONE;
 801643e:	2300      	movs	r3, #0
}
 8016440:	4618      	mov	r0, r3
 8016442:	3708      	adds	r7, #8
 8016444:	46bd      	mov	sp, r7
 8016446:	bd80      	pop	{r7, pc}
 8016448:	20002f90 	.word	0x20002f90

0801644c <nfcipDxIsSupported>:
/*******************************************************************************/


/*******************************************************************************/
static bool nfcipDxIsSupported( uint8_t Dx, uint8_t BRx, uint8_t BSx )
{
 801644c:	b480      	push	{r7}
 801644e:	b085      	sub	sp, #20
 8016450:	af00      	add	r7, sp, #0
 8016452:	4603      	mov	r3, r0
 8016454:	71fb      	strb	r3, [r7, #7]
 8016456:	460b      	mov	r3, r1
 8016458:	71bb      	strb	r3, [r7, #6]
 801645a:	4613      	mov	r3, r2
 801645c:	717b      	strb	r3, [r7, #5]
	uint8_t Bx;
	
	/* Take the min of the possible bit rates, we'll use one for both directions */
	Bx = RFAL_MIN(BRx, BSx);
 801645e:	797a      	ldrb	r2, [r7, #5]
 8016460:	79bb      	ldrb	r3, [r7, #6]
 8016462:	4293      	cmp	r3, r2
 8016464:	bf28      	it	cs
 8016466:	4613      	movcs	r3, r2
 8016468:	73fb      	strb	r3, [r7, #15]
	
	/* Lower bit rates must be supported for P2P */
	if( (Dx <= (uint8_t)RFAL_NFCDEP_Dx_04_424) )
 801646a:	79fb      	ldrb	r3, [r7, #7]
 801646c:	2b02      	cmp	r3, #2
 801646e:	d801      	bhi.n	8016474 <nfcipDxIsSupported+0x28>
	{
		return true;
 8016470:	2301      	movs	r3, #1
 8016472:	e008      	b.n	8016486 <nfcipDxIsSupported+0x3a>
	}
	
	if( (Dx == (uint8_t)RFAL_NFCDEP_Dx_08_848) && (Bx >= (uint8_t)RFAL_NFCDEP_Bx_08_848) )
 8016474:	79fb      	ldrb	r3, [r7, #7]
 8016476:	2b03      	cmp	r3, #3
 8016478:	d104      	bne.n	8016484 <nfcipDxIsSupported+0x38>
 801647a:	7bfb      	ldrb	r3, [r7, #15]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d001      	beq.n	8016484 <nfcipDxIsSupported+0x38>
	{
		return true;
 8016480:	2301      	movs	r3, #1
 8016482:	e000      	b.n	8016486 <nfcipDxIsSupported+0x3a>
	}

	return false;
 8016484:	2300      	movs	r3, #0
}
 8016486:	4618      	mov	r0, r3
 8016488:	3714      	adds	r7, #20
 801648a:	46bd      	mov	sp, r7
 801648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016490:	4770      	bx	lr
	...

08016494 <nfcipTxRx>:


/*******************************************************************************/
static ReturnCode nfcipTxRx( rfalNfcDepCmd cmd, uint8_t* txBuf, uint32_t fwt, uint8_t* paylBuf, uint8_t paylBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rxActLen )
{
 8016494:	b580      	push	{r7, lr}
 8016496:	b088      	sub	sp, #32
 8016498:	af02      	add	r7, sp, #8
 801649a:	60b9      	str	r1, [r7, #8]
 801649c:	607a      	str	r2, [r7, #4]
 801649e:	603b      	str	r3, [r7, #0]
 80164a0:	4603      	mov	r3, r0
 80164a2:	73fb      	strb	r3, [r7, #15]
    ReturnCode ret;
    
    if( (cmd == NFCIP_CMD_DEP_REQ) || (cmd == NFCIP_CMD_DEP_RES) ) /* this method cannot be used for DEPs */
 80164a4:	7bfb      	ldrb	r3, [r7, #15]
 80164a6:	2b06      	cmp	r3, #6
 80164a8:	d002      	beq.n	80164b0 <nfcipTxRx+0x1c>
 80164aa:	7bfb      	ldrb	r3, [r7, #15]
 80164ac:	2b07      	cmp	r3, #7
 80164ae:	d101      	bne.n	80164b4 <nfcipTxRx+0x20>
    {
        return RFAL_ERR_PARAM;
 80164b0:	2307      	movs	r3, #7
 80164b2:	e030      	b.n	8016516 <nfcipTxRx+0x82>
    }
    
    /* Assign the global params for this TxRx */
    gNfcip.rxBuf       = rxBuf;
 80164b4:	4a1a      	ldr	r2, [pc, #104]	@ (8016520 <nfcipTxRx+0x8c>)
 80164b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164b8:	6653      	str	r3, [r2, #100]	@ 0x64
    gNfcip.rxBufLen    = rxBufLen;
 80164ba:	4a19      	ldr	r2, [pc, #100]	@ (8016520 <nfcipTxRx+0x8c>)
 80164bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80164be:	f8a2 306a 	strh.w	r3, [r2, #106]	@ 0x6a
    gNfcip.rxRcvdLen   = rxActLen;
 80164c2:	4a17      	ldr	r2, [pc, #92]	@ (8016520 <nfcipTxRx+0x8c>)
 80164c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164c6:	66d3      	str	r3, [r2, #108]	@ 0x6c
    
    
    /*******************************************************************************/
	/* Transmission                                                                */
	/*******************************************************************************/
    if(txBuf != NULL)                                              /* if nothing to Tx, just do Rx */               
 80164c8:	68bb      	ldr	r3, [r7, #8]
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d013      	beq.n	80164f6 <nfcipTxRx+0x62>
    {
        RFAL_EXIT_ON_ERR( ret, nfcipTx( cmd, txBuf, paylBuf, paylBufLen, 0, fwt ) ); 
 80164ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80164d2:	b29a      	uxth	r2, r3
 80164d4:	7bf8      	ldrb	r0, [r7, #15]
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	9301      	str	r3, [sp, #4]
 80164da:	2300      	movs	r3, #0
 80164dc:	9300      	str	r3, [sp, #0]
 80164de:	4613      	mov	r3, r2
 80164e0:	683a      	ldr	r2, [r7, #0]
 80164e2:	68b9      	ldr	r1, [r7, #8]
 80164e4:	f000 ffac 	bl	8017440 <nfcipTx>
 80164e8:	4603      	mov	r3, r0
 80164ea:	82fb      	strh	r3, [r7, #22]
 80164ec:	8afb      	ldrh	r3, [r7, #22]
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d001      	beq.n	80164f6 <nfcipTxRx+0x62>
 80164f2:	8afb      	ldrh	r3, [r7, #22]
 80164f4:	e00f      	b.n	8016516 <nfcipTxRx+0x82>
    }
    
    /*******************************************************************************/
	/* Reception                                                                   */
	/*******************************************************************************/
    ret = nfcipDataRx( true );
 80164f6:	2001      	movs	r0, #1
 80164f8:	f001 fffe 	bl	80184f8 <nfcipDataRx>
 80164fc:	4603      	mov	r3, r0
 80164fe:	82fb      	strh	r3, [r7, #22]
    if( ret != RFAL_ERR_NONE )
 8016500:	8afb      	ldrh	r3, [r7, #22]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d001      	beq.n	801650a <nfcipTxRx+0x76>
    {
        return ret;
 8016506:	8afb      	ldrh	r3, [r7, #22]
 8016508:	e005      	b.n	8016516 <nfcipTxRx+0x82>
    }
    
    /*******************************************************************************/    
    *rxActLen = *rxBuf;                                      		/* Use LEN byte instead due to with/without CRC modes */
 801650a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801650c:	781b      	ldrb	r3, [r3, #0]
 801650e:	461a      	mov	r2, r3
 8016510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016512:	801a      	strh	r2, [r3, #0]
    return RFAL_ERR_NONE;                                         		/* Tx and Rx completed successfully                   */
 8016514:	2300      	movs	r3, #0
}
 8016516:	4618      	mov	r0, r3
 8016518:	3718      	adds	r7, #24
 801651a:	46bd      	mov	sp, r7
 801651c:	bd80      	pop	{r7, pc}
 801651e:	bf00      	nop
 8016520:	200038fc 	.word	0x200038fc

08016524 <nfcipDEPControlMsg>:


/*******************************************************************************/
static ReturnCode nfcipDEPControlMsg( uint8_t pfb, uint8_t RTOX  )
{
 8016524:	b580      	push	{r7, lr}
 8016526:	b08c      	sub	sp, #48	@ 0x30
 8016528:	af02      	add	r7, sp, #8
 801652a:	4603      	mov	r3, r0
 801652c:	460a      	mov	r2, r1
 801652e:	71fb      	strb	r3, [r7, #7]
 8016530:	4613      	mov	r3, r2
 8016532:	71bb      	strb	r3, [r7, #6]


    /*******************************************************************************/
    /* Calculate Cmd and fwt to be used                                            */
    /*******************************************************************************/
    const rfalNfcDepCmd depCmd = ((gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET) ? NFCIP_CMD_DEP_RES : NFCIP_CMD_DEP_REQ);
 8016534:	4b2a      	ldr	r3, [pc, #168]	@ (80165e0 <nfcipDEPControlMsg+0xbc>)
 8016536:	781b      	ldrb	r3, [r3, #0]
 8016538:	2b01      	cmp	r3, #1
 801653a:	d101      	bne.n	8016540 <nfcipDEPControlMsg+0x1c>
 801653c:	2307      	movs	r3, #7
 801653e:	e000      	b.n	8016542 <nfcipDEPControlMsg+0x1e>
 8016540:	2306      	movs	r3, #6
 8016542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    fwt    = ((gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET) ? NFCIP_NO_FWT : (nfcip_PFBisSTO( pfb ) ? ( (RTOX*gNfcip.cfg.fwt) + gNfcip.cfg.dFwt) : (gNfcip.cfg.fwt + gNfcip.cfg.dFwt) ) );
 8016546:	4b26      	ldr	r3, [pc, #152]	@ (80165e0 <nfcipDEPControlMsg+0xbc>)
 8016548:	781b      	ldrb	r3, [r3, #0]
 801654a:	2b01      	cmp	r3, #1
 801654c:	d018      	beq.n	8016580 <nfcipDEPControlMsg+0x5c>
 801654e:	79fb      	ldrb	r3, [r7, #7]
 8016550:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016554:	2b80      	cmp	r3, #128	@ 0x80
 8016556:	d10d      	bne.n	8016574 <nfcipDEPControlMsg+0x50>
 8016558:	79fb      	ldrb	r3, [r7, #7]
 801655a:	f003 0310 	and.w	r3, r3, #16
 801655e:	2b00      	cmp	r3, #0
 8016560:	d008      	beq.n	8016574 <nfcipDEPControlMsg+0x50>
 8016562:	79bb      	ldrb	r3, [r7, #6]
 8016564:	4a1e      	ldr	r2, [pc, #120]	@ (80165e0 <nfcipDEPControlMsg+0xbc>)
 8016566:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8016568:	fb03 f202 	mul.w	r2, r3, r2
 801656c:	4b1c      	ldr	r3, [pc, #112]	@ (80165e0 <nfcipDEPControlMsg+0xbc>)
 801656e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016570:	4413      	add	r3, r2
 8016572:	e007      	b.n	8016584 <nfcipDEPControlMsg+0x60>
 8016574:	4b1a      	ldr	r3, [pc, #104]	@ (80165e0 <nfcipDEPControlMsg+0xbc>)
 8016576:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8016578:	4b19      	ldr	r3, [pc, #100]	@ (80165e0 <nfcipDEPControlMsg+0xbc>)
 801657a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801657c:	4413      	add	r3, r2
 801657e:	e001      	b.n	8016584 <nfcipDEPControlMsg+0x60>
 8016580:	f04f 33ff 	mov.w	r3, #4294967295
 8016584:	623b      	str	r3, [r7, #32]
    
    if( nfcip_PFBisSTO( pfb ) )
 8016586:	79fb      	ldrb	r3, [r7, #7]
 8016588:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801658c:	2b80      	cmp	r3, #128	@ 0x80
 801658e:	d116      	bne.n	80165be <nfcipDEPControlMsg+0x9a>
 8016590:	79fb      	ldrb	r3, [r7, #7]
 8016592:	f003 0310 	and.w	r3, r3, #16
 8016596:	2b00      	cmp	r3, #0
 8016598:	d011      	beq.n	80165be <nfcipDEPControlMsg+0x9a>
    {
        ctrlMsg[RFAL_NFCDEP_DEPREQ_HEADER_LEN] = RTOX;
 801659a:	79bb      	ldrb	r3, [r7, #6]
 801659c:	747b      	strb	r3, [r7, #17]
        return nfcipTx( depCmd, ctrlMsg, &ctrlMsg[RFAL_NFCDEP_DEPREQ_HEADER_LEN], sizeof(uint8_t), pfb, fwt );
 801659e:	f107 030c 	add.w	r3, r7, #12
 80165a2:	1d5a      	adds	r2, r3, #5
 80165a4:	f107 010c 	add.w	r1, r7, #12
 80165a8:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80165ac:	6a3b      	ldr	r3, [r7, #32]
 80165ae:	9301      	str	r3, [sp, #4]
 80165b0:	79fb      	ldrb	r3, [r7, #7]
 80165b2:	9300      	str	r3, [sp, #0]
 80165b4:	2301      	movs	r3, #1
 80165b6:	f000 ff43 	bl	8017440 <nfcipTx>
 80165ba:	4603      	mov	r3, r0
 80165bc:	e00c      	b.n	80165d8 <nfcipDEPControlMsg+0xb4>
    }
    else
    {
        return nfcipTx( depCmd, ctrlMsg, NULL, 0, pfb, fwt );
 80165be:	f107 010c 	add.w	r1, r7, #12
 80165c2:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80165c6:	6a3b      	ldr	r3, [r7, #32]
 80165c8:	9301      	str	r3, [sp, #4]
 80165ca:	79fb      	ldrb	r3, [r7, #7]
 80165cc:	9300      	str	r3, [sp, #0]
 80165ce:	2300      	movs	r3, #0
 80165d0:	2200      	movs	r2, #0
 80165d2:	f000 ff35 	bl	8017440 <nfcipTx>
 80165d6:	4603      	mov	r3, r0
    }
}
 80165d8:	4618      	mov	r0, r3
 80165da:	3728      	adds	r7, #40	@ 0x28
 80165dc:	46bd      	mov	sp, r7
 80165de:	bd80      	pop	{r7, pc}
 80165e0:	200038fc 	.word	0x200038fc

080165e4 <nfcipClearCounters>:

/*******************************************************************************/
static void nfcipClearCounters( void )
{
 80165e4:	b480      	push	{r7}
 80165e6:	af00      	add	r7, sp, #0
    gNfcip.cntATNRetrys  = 0;
 80165e8:	4b0c      	ldr	r3, [pc, #48]	@ (801661c <nfcipClearCounters+0x38>)
 80165ea:	2200      	movs	r2, #0
 80165ec:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    gNfcip.cntNACKRetrys = 0;
 80165f0:	4b0a      	ldr	r3, [pc, #40]	@ (801661c <nfcipClearCounters+0x38>)
 80165f2:	2200      	movs	r2, #0
 80165f4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    gNfcip.cntTORetrys   = 0;
 80165f8:	4b08      	ldr	r3, [pc, #32]	@ (801661c <nfcipClearCounters+0x38>)
 80165fa:	2200      	movs	r2, #0
 80165fc:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
    gNfcip.cntTxRetrys   = 0;
 8016600:	4b06      	ldr	r3, [pc, #24]	@ (801661c <nfcipClearCounters+0x38>)
 8016602:	2200      	movs	r2, #0
 8016604:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    gNfcip.cntRTOXRetrys = 0;
 8016608:	4b04      	ldr	r3, [pc, #16]	@ (801661c <nfcipClearCounters+0x38>)
 801660a:	2200      	movs	r2, #0
 801660c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8016610:	bf00      	nop
 8016612:	46bd      	mov	sp, r7
 8016614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016618:	4770      	bx	lr
 801661a:	bf00      	nop
 801661c:	200038fc 	.word	0x200038fc

08016620 <nfcipInitiatorHandleDEP>:

/*******************************************************************************/
static ReturnCode nfcipInitiatorHandleDEP( ReturnCode rxRes, uint16_t rxLen, uint16_t *outActRxLen, bool *outIsChaining )
{
 8016620:	b580      	push	{r7, lr}
 8016622:	b086      	sub	sp, #24
 8016624:	af00      	add	r7, sp, #0
 8016626:	60ba      	str	r2, [r7, #8]
 8016628:	607b      	str	r3, [r7, #4]
 801662a:	4603      	mov	r3, r0
 801662c:	81fb      	strh	r3, [r7, #14]
 801662e:	460b      	mov	r3, r1
 8016630:	81bb      	strh	r3, [r7, #12]
    uint8_t    rxMsgIt;
    uint8_t    rxPFB;
    uint8_t    rxRTOX;
    uint8_t    optHdrLen;
    
    ret        = RFAL_ERR_INTERNAL;
 8016632:	230c      	movs	r3, #12
 8016634:	82fb      	strh	r3, [r7, #22]
    rxMsgIt    = 0;
 8016636:	2300      	movs	r3, #0
 8016638:	757b      	strb	r3, [r7, #21]
    optHdrLen  = 0;
 801663a:	2300      	movs	r3, #0
 801663c:	753b      	strb	r3, [r7, #20]
    
    *outActRxLen    = 0;
 801663e:	68bb      	ldr	r3, [r7, #8]
 8016640:	2200      	movs	r2, #0
 8016642:	801a      	strh	r2, [r3, #0]
    *outIsChaining  = false;
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	2200      	movs	r2, #0
 8016648:	701a      	strb	r2, [r3, #0]
    
    
    /*******************************************************************************/
    /* Handle reception errors                                                     */
    /*******************************************************************************/
    switch( rxRes )
 801664a:	89fb      	ldrh	r3, [r7, #14]
 801664c:	2b00      	cmp	r3, #0
 801664e:	f000 80b2 	beq.w	80167b6 <nfcipInitiatorHandleDEP+0x196>
 8016652:	2b00      	cmp	r3, #0
 8016654:	f2c0 80ad 	blt.w	80167b2 <nfcipInitiatorHandleDEP+0x192>
 8016658:	2b1d      	cmp	r3, #29
 801665a:	f300 80aa 	bgt.w	80167b2 <nfcipInitiatorHandleDEP+0x192>
 801665e:	2b02      	cmp	r3, #2
 8016660:	f2c0 80a7 	blt.w	80167b2 <nfcipInitiatorHandleDEP+0x192>
 8016664:	461a      	mov	r2, r3
 8016666:	2301      	movs	r3, #1
 8016668:	4093      	lsls	r3, r2
 801666a:	4a93      	ldr	r2, [pc, #588]	@ (80168b8 <nfcipInitiatorHandleDEP+0x298>)
 801666c:	401a      	ands	r2, r3
 801666e:	2a00      	cmp	r2, #0
 8016670:	bf14      	ite	ne
 8016672:	2201      	movne	r2, #1
 8016674:	2200      	moveq	r2, #0
 8016676:	b2d2      	uxtb	r2, r2
 8016678:	2a00      	cmp	r2, #0
 801667a:	d176      	bne.n	801676a <nfcipInitiatorHandleDEP+0x14a>
 801667c:	f003 0204 	and.w	r2, r3, #4
 8016680:	2a00      	cmp	r2, #0
 8016682:	bf14      	ite	ne
 8016684:	2201      	movne	r2, #1
 8016686:	2200      	moveq	r2, #0
 8016688:	b2d2      	uxtb	r2, r2
 801668a:	2a00      	cmp	r2, #0
 801668c:	f040 808f 	bne.w	80167ae <nfcipInitiatorHandleDEP+0x18e>
 8016690:	f003 0310 	and.w	r3, r3, #16
 8016694:	2b00      	cmp	r3, #0
 8016696:	bf14      	ite	ne
 8016698:	2301      	movne	r3, #1
 801669a:	2300      	moveq	r3, #0
 801669c:	b2db      	uxtb	r3, r3
 801669e:	2b00      	cmp	r3, #0
 80166a0:	f000 8087 	beq.w	80167b2 <nfcipInitiatorHandleDEP+0x192>
        case RFAL_ERR_TIMEOUT:
            
            nfcipLogI( " NFCIP(I) TIMEOUT  TORetrys:%d \r\n", gNfcip.cntTORetrys );
            
            /* Digital 1.0 14.15.5.6 - If nTO >= Max raise protocol error */
            if( gNfcip.cntTORetrys++ >= RFAL_NFCDEP_TO_RETRYS )
 80166a4:	4b85      	ldr	r3, [pc, #532]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166a6:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 80166aa:	1c5a      	adds	r2, r3, #1
 80166ac:	b2d1      	uxtb	r1, r2
 80166ae:	4a83      	ldr	r2, [pc, #524]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166b0:	f882 1057 	strb.w	r1, [r2, #87]	@ 0x57
 80166b4:	2b02      	cmp	r3, #2
 80166b6:	d901      	bls.n	80166bc <nfcipInitiatorHandleDEP+0x9c>
            {
                return RFAL_ERR_PROTO;
 80166b8:	230b      	movs	r3, #11
 80166ba:	e270      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
             * will be done #54. 
             * This is used to address the issue some devices that havea big TO. 
             * Normally LLCP layer has timeout already, and NFCIP layer is still
             * running error handling, retrying ATN/NACKs                                  */
            /*******************************************************************************/
            if( nfcipIsDeactivationPending() )
 80166bc:	4b7f      	ldr	r3, [pc, #508]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d008      	beq.n	80166d8 <nfcipInitiatorHandleDEP+0xb8>
 80166c6:	4b7d      	ldr	r3, [pc, #500]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80166cc:	4798      	blx	r3
 80166ce:	4603      	mov	r3, r0
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d001      	beq.n	80166d8 <nfcipInitiatorHandleDEP+0xb8>
            {
                nfcipLogI( " skipping error recovery due deactivation pending \r\n");
                return RFAL_ERR_TIMEOUT;
 80166d4:	2304      	movs	r3, #4
 80166d6:	e262      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
            
            /* Digital 1.0 14.15.5.6 1)  If last PDU was NACK */
            if( nfcip_PFBisRNACK(gNfcip.lastPFB) )
 80166d8:	4b78      	ldr	r3, [pc, #480]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166da:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80166de:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80166e2:	2b40      	cmp	r3, #64	@ 0x40
 80166e4:	d128      	bne.n	8016738 <nfcipInitiatorHandleDEP+0x118>
 80166e6:	4b75      	ldr	r3, [pc, #468]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166e8:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80166ec:	f003 0310 	and.w	r3, r3, #16
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d021      	beq.n	8016738 <nfcipInitiatorHandleDEP+0x118>
            {
                /* Digital 1.0 14.15.5.6 2)  if NACKs failed raise protocol error  */
                if( gNfcip.cntNACKRetrys++ >= RFAL_NFCDEP_MAX_NACK_RETRYS )
 80166f4:	4b71      	ldr	r3, [pc, #452]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80166f6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80166fa:	1c5a      	adds	r2, r3, #1
 80166fc:	b2d1      	uxtb	r1, r2
 80166fe:	4a6f      	ldr	r2, [pc, #444]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016700:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 8016704:	2b02      	cmp	r3, #2
 8016706:	d901      	bls.n	801670c <nfcipInitiatorHandleDEP+0xec>
                {
                    return RFAL_ERR_PROTO;
 8016708:	230b      	movs	r3, #11
 801670a:	e248      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                }
                
                /* Send NACK */
                nfcipLogI( " NFCIP(I) Sending NACK retry: %d \r\n", gNfcip.cntNACKRetrys );
                RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_NACK(gNfcip.pni), 0 ) );
 801670c:	4b6b      	ldr	r3, [pc, #428]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801670e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016712:	f003 0303 	and.w	r3, r3, #3
 8016716:	b2db      	uxtb	r3, r3
 8016718:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 801671c:	b2db      	uxtb	r3, r3
 801671e:	2100      	movs	r1, #0
 8016720:	4618      	mov	r0, r3
 8016722:	f7ff feff 	bl	8016524 <nfcipDEPControlMsg>
 8016726:	4603      	mov	r3, r0
 8016728:	82fb      	strh	r3, [r7, #22]
 801672a:	8afb      	ldrh	r3, [r7, #22]
 801672c:	2b00      	cmp	r3, #0
 801672e:	d001      	beq.n	8016734 <nfcipInitiatorHandleDEP+0x114>
 8016730:	8afb      	ldrh	r3, [r7, #22]
 8016732:	e234      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                return RFAL_ERR_BUSY;
 8016734:	2302      	movs	r3, #2
 8016736:	e232      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
            
            nfcipLogI( " NFCIP(I) Checking if to send ATN  ATNRetrys: %d \r\n", gNfcip.cntATNRetrys );
            
            /* Digital 1.0 14.15.5.6 3)  Otherwise send ATN */                            
            if( gNfcip.cntATNRetrys++ >= RFAL_NFCDEP_MAX_ATN_RETRYS )
 8016738:	4b60      	ldr	r3, [pc, #384]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801673a:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 801673e:	1c5a      	adds	r2, r3, #1
 8016740:	b2d1      	uxtb	r1, r2
 8016742:	4a5e      	ldr	r2, [pc, #376]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016744:	f882 105a 	strb.w	r1, [r2, #90]	@ 0x5a
 8016748:	2b02      	cmp	r3, #2
 801674a:	d901      	bls.n	8016750 <nfcipInitiatorHandleDEP+0x130>
            {
                return RFAL_ERR_PROTO;
 801674c:	230b      	movs	r3, #11
 801674e:	e226      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
                            
            /* Send ATN */
            nfcipLogI( " NFCIP(I) Sending ATN \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_ATN(), 0 ) );
 8016750:	2100      	movs	r1, #0
 8016752:	2080      	movs	r0, #128	@ 0x80
 8016754:	f7ff fee6 	bl	8016524 <nfcipDEPControlMsg>
 8016758:	4603      	mov	r3, r0
 801675a:	82fb      	strh	r3, [r7, #22]
 801675c:	8afb      	ldrh	r3, [r7, #22]
 801675e:	2b00      	cmp	r3, #0
 8016760:	d001      	beq.n	8016766 <nfcipInitiatorHandleDEP+0x146>
 8016762:	8afb      	ldrh	r3, [r7, #22]
 8016764:	e21b      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            return RFAL_ERR_BUSY;
 8016766:	2302      	movs	r3, #2
 8016768:	e219      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                }
#endif /* 0 */
            }

            /* Digital 1.1 16.12.5.4  if NACKs failed raise Transmission error  */
            if( gNfcip.cntNACKRetrys++ >= RFAL_NFCDEP_MAX_NACK_RETRYS )
 801676a:	4b54      	ldr	r3, [pc, #336]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801676c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016770:	1c5a      	adds	r2, r3, #1
 8016772:	b2d1      	uxtb	r1, r2
 8016774:	4a51      	ldr	r2, [pc, #324]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016776:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 801677a:	2b02      	cmp	r3, #2
 801677c:	d901      	bls.n	8016782 <nfcipInitiatorHandleDEP+0x162>
            {
                return RFAL_ERR_FRAMING;
 801677e:	2309      	movs	r3, #9
 8016780:	e20d      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
                            
            /* Send NACK */
            nfcipLogI( " NFCIP(I) Sending NACK  \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_NACK(gNfcip.pni), 0 ) );
 8016782:	4b4e      	ldr	r3, [pc, #312]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016784:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016788:	f003 0303 	and.w	r3, r3, #3
 801678c:	b2db      	uxtb	r3, r3
 801678e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8016792:	b2db      	uxtb	r3, r3
 8016794:	2100      	movs	r1, #0
 8016796:	4618      	mov	r0, r3
 8016798:	f7ff fec4 	bl	8016524 <nfcipDEPControlMsg>
 801679c:	4603      	mov	r3, r0
 801679e:	82fb      	strh	r3, [r7, #22]
 80167a0:	8afb      	ldrh	r3, [r7, #22]
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d001      	beq.n	80167aa <nfcipInitiatorHandleDEP+0x18a>
 80167a6:	8afb      	ldrh	r3, [r7, #22]
 80167a8:	e1f9      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            return RFAL_ERR_BUSY;
 80167aa:	2302      	movs	r3, #2
 80167ac:	e1f7      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            
        case RFAL_ERR_NONE:
            break;
            
        case RFAL_ERR_BUSY:
            return RFAL_ERR_BUSY;  /* Debug purposes */
 80167ae:	2302      	movs	r3, #2
 80167b0:	e1f5      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            
        default:
            nfcipLogW( " NFCIP(I) Error: %d \r\n", rxRes );
            return rxRes;
 80167b2:	89fb      	ldrh	r3, [r7, #14]
 80167b4:	e1f3      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            break;
 80167b6:	bf00      	nop
        
    /*******************************************************************************/
    /* Rx OK check if valid DEP PDU                                                */
    /*******************************************************************************/
    
    if( gNfcip.rxBuf == NULL )
 80167b8:	4b40      	ldr	r3, [pc, #256]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80167ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d101      	bne.n	80167c4 <nfcipInitiatorHandleDEP+0x1a4>
    {
        return RFAL_ERR_IO;
 80167c0:	2303      	movs	r3, #3
 80167c2:	e1ec      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /* Due to different modes on ST25R391x (with/without CRC) use NFC-DEP LEN instead of bytes retrieved */
    nfcDepLen = gNfcip.rxBuf[rxMsgIt++];
 80167c4:	4b3d      	ldr	r3, [pc, #244]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80167c6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80167c8:	7d7b      	ldrb	r3, [r7, #21]
 80167ca:	1c59      	adds	r1, r3, #1
 80167cc:	7579      	strb	r1, [r7, #21]
 80167ce:	4413      	add	r3, r2
 80167d0:	781b      	ldrb	r3, [r3, #0]
 80167d2:	74fb      	strb	r3, [r7, #19]
    
    nfcipLogD( " NFCIP(I) rx OK: %d bytes \r\n", nfcDepLen );
    
    /* Digital 1.0 14.15.5.5 Protocol Error  */
    if( gNfcip.rxBuf[rxMsgIt++] != NFCIP_RES )
 80167d4:	4b39      	ldr	r3, [pc, #228]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80167d6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80167d8:	7d7b      	ldrb	r3, [r7, #21]
 80167da:	1c59      	adds	r1, r3, #1
 80167dc:	7579      	strb	r1, [r7, #21]
 80167de:	4413      	add	r3, r2
 80167e0:	781b      	ldrb	r3, [r3, #0]
 80167e2:	2bd5      	cmp	r3, #213	@ 0xd5
 80167e4:	d001      	beq.n	80167ea <nfcipInitiatorHandleDEP+0x1ca>
    {
    	nfcipLogW( " NFCIP(I) error %02X instead of %02X \r\n", gNfcip.rxBuf[(rxMsgIt-1U)], NFCIP_RES );
        return RFAL_ERR_PROTO;
 80167e6:	230b      	movs	r3, #11
 80167e8:	e1d9      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /* Digital 1.0 14.15.5.5 Protocol Error  */
    if( gNfcip.rxBuf[rxMsgIt++] != (uint8_t)NFCIP_CMD_DEP_RES )
 80167ea:	4b34      	ldr	r3, [pc, #208]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 80167ec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80167ee:	7d7b      	ldrb	r3, [r7, #21]
 80167f0:	1c59      	adds	r1, r3, #1
 80167f2:	7579      	strb	r1, [r7, #21]
 80167f4:	4413      	add	r3, r2
 80167f6:	781b      	ldrb	r3, [r3, #0]
 80167f8:	2b07      	cmp	r3, #7
 80167fa:	d001      	beq.n	8016800 <nfcipInitiatorHandleDEP+0x1e0>
    {
    	nfcipLogW( " NFCIP(I) error %02X instead of %02X \r\n", gNfcip.rxBuf[(rxMsgIt-1U)], NFCIP_CMD_DEP_RES );
        return RFAL_ERR_PROTO;
 80167fc:	230b      	movs	r3, #11
 80167fe:	e1ce      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
    }
    
    rxPFB = gNfcip.rxBuf[rxMsgIt++];
 8016800:	4b2e      	ldr	r3, [pc, #184]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016802:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016804:	7d7b      	ldrb	r3, [r7, #21]
 8016806:	1c59      	adds	r1, r3, #1
 8016808:	7579      	strb	r1, [r7, #21]
 801680a:	4413      	add	r3, r2
 801680c:	781b      	ldrb	r3, [r3, #0]
 801680e:	74bb      	strb	r3, [r7, #18]
    
    /*******************************************************************************/
    /* Check for valid PFB type                                                    */
    if( !(nfcip_PFBisSPDU( rxPFB ) || nfcip_PFBisRPDU( rxPFB ) || nfcip_PFBisIPDU( rxPFB )) )
 8016810:	7cbb      	ldrb	r3, [r7, #18]
 8016812:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016816:	2b80      	cmp	r3, #128	@ 0x80
 8016818:	d00b      	beq.n	8016832 <nfcipInitiatorHandleDEP+0x212>
 801681a:	7cbb      	ldrb	r3, [r7, #18]
 801681c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016820:	2b40      	cmp	r3, #64	@ 0x40
 8016822:	d006      	beq.n	8016832 <nfcipInitiatorHandleDEP+0x212>
 8016824:	7cbb      	ldrb	r3, [r7, #18]
 8016826:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801682a:	2b00      	cmp	r3, #0
 801682c:	d001      	beq.n	8016832 <nfcipInitiatorHandleDEP+0x212>
    {
        return RFAL_ERR_PROTO;
 801682e:	230b      	movs	r3, #11
 8016830:	e1b5      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
    }
        
    /*******************************************************************************/
    /* Digital 1.0 14.8.2.1  check if DID is expected and match -> Protocol Error  */
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 8016832:	4b22      	ldr	r3, [pc, #136]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016834:	78db      	ldrb	r3, [r3, #3]
 8016836:	2b00      	cmp	r3, #0
 8016838:	d015      	beq.n	8016866 <nfcipInitiatorHandleDEP+0x246>
    {
        if( (gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (!nfcip_PFBhasDID( rxPFB )) )
 801683a:	4b20      	ldr	r3, [pc, #128]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801683c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801683e:	7d7b      	ldrb	r3, [r7, #21]
 8016840:	1c59      	adds	r1, r3, #1
 8016842:	7579      	strb	r1, [r7, #21]
 8016844:	4413      	add	r3, r2
 8016846:	781a      	ldrb	r2, [r3, #0]
 8016848:	4b1c      	ldr	r3, [pc, #112]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801684a:	78db      	ldrb	r3, [r3, #3]
 801684c:	429a      	cmp	r2, r3
 801684e:	d104      	bne.n	801685a <nfcipInitiatorHandleDEP+0x23a>
 8016850:	7cbb      	ldrb	r3, [r7, #18]
 8016852:	f003 0304 	and.w	r3, r3, #4
 8016856:	2b00      	cmp	r3, #0
 8016858:	d101      	bne.n	801685e <nfcipInitiatorHandleDEP+0x23e>
        {
            return RFAL_ERR_PROTO;
 801685a:	230b      	movs	r3, #11
 801685c:	e19f      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
        }
        optHdrLen++;                                    /* Inc header optional field cnt*/
 801685e:	7d3b      	ldrb	r3, [r7, #20]
 8016860:	3301      	adds	r3, #1
 8016862:	753b      	strb	r3, [r7, #20]
 8016864:	e006      	b.n	8016874 <nfcipInitiatorHandleDEP+0x254>
    }
    else if( nfcip_PFBhasDID( rxPFB ) )                 /* DID not expected but rcv */
 8016866:	7cbb      	ldrb	r3, [r7, #18]
 8016868:	f003 0304 	and.w	r3, r3, #4
 801686c:	2b00      	cmp	r3, #0
 801686e:	d001      	beq.n	8016874 <nfcipInitiatorHandleDEP+0x254>
    {
        return RFAL_ERR_PROTO;
 8016870:	230b      	movs	r3, #11
 8016872:	e194      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
        /* MISRA 15.7 - Empty else */
    }
    
    /*******************************************************************************/
    /* Digital 1.0 14.6.2.8 & 14.6.3.11 NAD must not be used  */
    if( gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO ) 
 8016874:	4b11      	ldr	r3, [pc, #68]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 8016876:	791b      	ldrb	r3, [r3, #4]
 8016878:	2b00      	cmp	r3, #0
 801687a:	d015      	beq.n	80168a8 <nfcipInitiatorHandleDEP+0x288>
    {
        if( (gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.nad) || (!nfcip_PFBhasNAD( rxPFB )) )
 801687c:	4b0f      	ldr	r3, [pc, #60]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801687e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016880:	7d7b      	ldrb	r3, [r7, #21]
 8016882:	1c59      	adds	r1, r3, #1
 8016884:	7579      	strb	r1, [r7, #21]
 8016886:	4413      	add	r3, r2
 8016888:	781a      	ldrb	r2, [r3, #0]
 801688a:	4b0c      	ldr	r3, [pc, #48]	@ (80168bc <nfcipInitiatorHandleDEP+0x29c>)
 801688c:	791b      	ldrb	r3, [r3, #4]
 801688e:	429a      	cmp	r2, r3
 8016890:	d104      	bne.n	801689c <nfcipInitiatorHandleDEP+0x27c>
 8016892:	7cbb      	ldrb	r3, [r7, #18]
 8016894:	f003 0308 	and.w	r3, r3, #8
 8016898:	2b00      	cmp	r3, #0
 801689a:	d101      	bne.n	80168a0 <nfcipInitiatorHandleDEP+0x280>
        {
            return RFAL_ERR_PROTO;
 801689c:	230b      	movs	r3, #11
 801689e:	e17e      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
        }        
        optHdrLen++;                                    /* Inc header optional field cnt*/
 80168a0:	7d3b      	ldrb	r3, [r7, #20]
 80168a2:	3301      	adds	r3, #1
 80168a4:	753b      	strb	r3, [r7, #20]
 80168a6:	e00b      	b.n	80168c0 <nfcipInitiatorHandleDEP+0x2a0>
    }
    else if( nfcip_PFBhasNAD( rxPFB ) )                 /* NAD not expected but rcv */
 80168a8:	7cbb      	ldrb	r3, [r7, #18]
 80168aa:	f003 0308 	and.w	r3, r3, #8
 80168ae:	2b00      	cmp	r3, #0
 80168b0:	d006      	beq.n	80168c0 <nfcipInitiatorHandleDEP+0x2a0>
    {
        return RFAL_ERR_PROTO;
 80168b2:	230b      	movs	r3, #11
 80168b4:	e173      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
 80168b6:	bf00      	nop
 80168b8:	28200200 	.word	0x28200200
 80168bc:	200038fc 	.word	0x200038fc
    }
       
    /*******************************************************************************/
    /* Process R-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisRPDU( rxPFB ) )
 80168c0:	7cbb      	ldrb	r3, [r7, #18]
 80168c2:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80168c6:	2b40      	cmp	r3, #64	@ 0x40
 80168c8:	d151      	bne.n	801696e <nfcipInitiatorHandleDEP+0x34e>
    {
        /*******************************************************************************/
        /* R ACK                                                                       */
        /*******************************************************************************/
        if( nfcip_PFBisRACK( rxPFB ) )
 80168ca:	7cbb      	ldrb	r3, [r7, #18]
 80168cc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80168d0:	2b40      	cmp	r3, #64	@ 0x40
 80168d2:	d14a      	bne.n	801696a <nfcipInitiatorHandleDEP+0x34a>
 80168d4:	7cbb      	ldrb	r3, [r7, #18]
 80168d6:	f003 0310 	and.w	r3, r3, #16
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d145      	bne.n	801696a <nfcipInitiatorHandleDEP+0x34a>
        {
            nfcipLogI( " NFCIP(I) Rcvd ACK  \r\n" );
            if( gNfcip.pni == nfcip_PBF_PNI( rxPFB ) )
 80168de:	4ba9      	ldr	r3, [pc, #676]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80168e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80168e4:	461a      	mov	r2, r3
 80168e6:	7cbb      	ldrb	r3, [r7, #18]
 80168e8:	f003 0303 	and.w	r3, r3, #3
 80168ec:	429a      	cmp	r2, r3
 80168ee:	d11c      	bne.n	801692a <nfcipInitiatorHandleDEP+0x30a>
            {
                /* 14.12.3.3 R-ACK with correct PNI -> Increment */
                gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 80168f0:	4ba4      	ldr	r3, [pc, #656]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80168f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80168f6:	3301      	adds	r3, #1
 80168f8:	b2db      	uxtb	r3, r3
 80168fa:	f003 0303 	and.w	r3, r3, #3
 80168fe:	b2da      	uxtb	r2, r3
 8016900:	4ba0      	ldr	r3, [pc, #640]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                                
                /* R-ACK while not performing chaining -> Protocol error*/
                if( !gNfcip.isTxChaining )
 8016906:	4b9f      	ldr	r3, [pc, #636]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016908:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 801690c:	f083 0301 	eor.w	r3, r3, #1
 8016910:	b2db      	uxtb	r3, r3
 8016912:	2b00      	cmp	r3, #0
 8016914:	d001      	beq.n	801691a <nfcipInitiatorHandleDEP+0x2fa>
                {
                    return RFAL_ERR_PROTO;
 8016916:	230b      	movs	r3, #11
 8016918:	e141      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                }
                
                nfcipClearCounters();
 801691a:	f7ff fe63 	bl	80165e4 <nfcipClearCounters>
                gNfcip.state = NFCIP_ST_INIT_DEP_IDLE;
 801691e:	4b99      	ldr	r3, [pc, #612]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016920:	2204      	movs	r2, #4
 8016922:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                return RFAL_ERR_NONE;                            /* This block has been transmitted */
 8016926:	2300      	movs	r3, #0
 8016928:	e139      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
            else  /* Digital 1.0 14.12.4.5 ACK with wrong PNI Initiator may retransmit */
            {
                if( gNfcip.cntTxRetrys++ >= RFAL_NFCDEP_MAX_TX_RETRYS )
 801692a:	4b96      	ldr	r3, [pc, #600]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 801692c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8016930:	1c5a      	adds	r2, r3, #1
 8016932:	b2d1      	uxtb	r1, r2
 8016934:	4a93      	ldr	r2, [pc, #588]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016936:	f882 1056 	strb.w	r1, [r2, #86]	@ 0x56
 801693a:	2b02      	cmp	r3, #2
 801693c:	d901      	bls.n	8016942 <nfcipInitiatorHandleDEP+0x322>
                {
                    return RFAL_ERR_PROTO;
 801693e:	230b      	movs	r3, #11
 8016940:	e12d      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                /* Extended the MAY in Digital 1.0 14.12.4.5 to only reTransmit if the ACK
                 * is for the previous DEP, otherwise raise Protocol immediately 
                 * If the PNI difference is more than 1 it is worthless to reTransmit 3x
                 * and after raise the error                                              */
                
                if( nfcip_PNIDec( gNfcip.pni ) ==  nfcip_PBF_PNI( rxPFB ) )
 8016942:	4b90      	ldr	r3, [pc, #576]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016944:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016948:	3b01      	subs	r3, #1
 801694a:	b2da      	uxtb	r2, r3
 801694c:	7cbb      	ldrb	r3, [r7, #18]
 801694e:	4053      	eors	r3, r2
 8016950:	b2db      	uxtb	r3, r3
 8016952:	f003 0303 	and.w	r3, r3, #3
 8016956:	2b00      	cmp	r3, #0
 8016958:	d105      	bne.n	8016966 <nfcipInitiatorHandleDEP+0x346>
                {
                    /* ReTransmit */
                    nfcipLogI( " NFCIP(I) Rcvd ACK prev PNI -> reTx \r\n" );
                    gNfcip.state = NFCIP_ST_INIT_DEP_TX;
 801695a:	4b8a      	ldr	r3, [pc, #552]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 801695c:	2205      	movs	r2, #5
 801695e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return RFAL_ERR_BUSY;
 8016962:	2302      	movs	r3, #2
 8016964:	e11b      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                }
                
                nfcipLogI( " NFCIP(I) Rcvd ACK unexpected far PNI -> Error \r\n" );
                return RFAL_ERR_PROTO;
 8016966:	230b      	movs	r3, #11
 8016968:	e119      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
        }
        else /* Digital 1.0 - 14.12.5.2 Target must never send NACK  */
        {            
            return RFAL_ERR_PROTO;
 801696a:	230b      	movs	r3, #11
 801696c:	e117      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /*******************************************************************************/
    /* Process S-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisSPDU( rxPFB ) )                                
 801696e:	7cbb      	ldrb	r3, [r7, #18]
 8016970:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016974:	2b80      	cmp	r3, #128	@ 0x80
 8016976:	f040 8094 	bne.w	8016aa2 <nfcipInitiatorHandleDEP+0x482>
    {
        nfcipLogI( " NFCIP(I) Rcvd S-PDU  \r\n" );
        /*******************************************************************************/
        /* S ATN                                                                       */
        /*******************************************************************************/
        if( nfcip_PFBisSATN( rxPFB ) )                         /* If is a S-ATN        */
 801697a:	7cbb      	ldrb	r3, [r7, #18]
 801697c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016980:	2b80      	cmp	r3, #128	@ 0x80
 8016982:	d146      	bne.n	8016a12 <nfcipInitiatorHandleDEP+0x3f2>
 8016984:	7cbb      	ldrb	r3, [r7, #18]
 8016986:	f003 0310 	and.w	r3, r3, #16
 801698a:	2b00      	cmp	r3, #0
 801698c:	d141      	bne.n	8016a12 <nfcipInitiatorHandleDEP+0x3f2>
        {
            nfcipLogI( " NFCIP(I) Rcvd ATN  \r\n" );
            if( nfcip_PFBisSATN( gNfcip.lastPFB ) )            /* Check if is expected */
 801698e:	4b7d      	ldr	r3, [pc, #500]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016990:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8016994:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016998:	2b80      	cmp	r3, #128	@ 0x80
 801699a:	d138      	bne.n	8016a0e <nfcipInitiatorHandleDEP+0x3ee>
 801699c:	4b79      	ldr	r3, [pc, #484]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 801699e:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80169a2:	f003 0310 	and.w	r3, r3, #16
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d131      	bne.n	8016a0e <nfcipInitiatorHandleDEP+0x3ee>
            {  
                gNfcip.cntATNRetrys = 0;                       /* Clear ATN counter    */
 80169aa:	4b76      	ldr	r3, [pc, #472]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80169ac:	2200      	movs	r2, #0
 80169ae:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
                
                /* Although spec is not clear NFC Forum Digital test is expecting to
                 * retransmit upon receiving ATN_RES */
                if( nfcip_PFBisSTO( gNfcip.lastPFBnATN ) )
 80169b2:	4b74      	ldr	r3, [pc, #464]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80169b4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80169b8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80169bc:	2b80      	cmp	r3, #128	@ 0x80
 80169be:	d114      	bne.n	80169ea <nfcipInitiatorHandleDEP+0x3ca>
 80169c0:	4b70      	ldr	r3, [pc, #448]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80169c2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80169c6:	f003 0310 	and.w	r3, r3, #16
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	d00d      	beq.n	80169ea <nfcipInitiatorHandleDEP+0x3ca>
                {
                    nfcipLogI( " NFCIP(I) Rcvd ATN  -> reTx RTOX_RES \r\n" );
                    RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_TO(), gNfcip.lastRTOX ) );
 80169ce:	4b6d      	ldr	r3, [pc, #436]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80169d0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80169d4:	4619      	mov	r1, r3
 80169d6:	2090      	movs	r0, #144	@ 0x90
 80169d8:	f7ff fda4 	bl	8016524 <nfcipDEPControlMsg>
 80169dc:	4603      	mov	r3, r0
 80169de:	82fb      	strh	r3, [r7, #22]
 80169e0:	8afb      	ldrh	r3, [r7, #22]
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d011      	beq.n	8016a0a <nfcipInitiatorHandleDEP+0x3ea>
 80169e6:	8afb      	ldrh	r3, [r7, #22]
 80169e8:	e0d9      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                }
                else
                {
                    /* ReTransmit ? */
                    if( gNfcip.cntTxRetrys++ >= RFAL_NFCDEP_MAX_TX_RETRYS )
 80169ea:	4b66      	ldr	r3, [pc, #408]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80169ec:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80169f0:	1c5a      	adds	r2, r3, #1
 80169f2:	b2d1      	uxtb	r1, r2
 80169f4:	4a63      	ldr	r2, [pc, #396]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 80169f6:	f882 1056 	strb.w	r1, [r2, #86]	@ 0x56
 80169fa:	2b02      	cmp	r3, #2
 80169fc:	d901      	bls.n	8016a02 <nfcipInitiatorHandleDEP+0x3e2>
                    {
                        return RFAL_ERR_PROTO;
 80169fe:	230b      	movs	r3, #11
 8016a00:	e0cd      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
                    }
                    
                    nfcipLogI( " NFCIP(I) Rcvd ATN  -> reTx  PNI: %d \r\n", gNfcip.pni );
                    gNfcip.state = NFCIP_ST_INIT_DEP_TX;
 8016a02:	4b60      	ldr	r3, [pc, #384]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a04:	2205      	movs	r2, #5
 8016a06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                }
                
                return RFAL_ERR_BUSY;
 8016a0a:	2302      	movs	r3, #2
 8016a0c:	e0c7      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
            else                                               /* Digital 1.0  14.12.4.4 & 14.12.4.8 */
            {
                return RFAL_ERR_PROTO;
 8016a0e:	230b      	movs	r3, #11
 8016a10:	e0c5      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
        }
        /*******************************************************************************/
        /* S TO                                                                        */
        /*******************************************************************************/
        else if( nfcip_PFBisSTO( rxPFB ) )                     /* If is a S-TO (RTOX)  */
 8016a12:	7cbb      	ldrb	r3, [r7, #18]
 8016a14:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016a18:	2b80      	cmp	r3, #128	@ 0x80
 8016a1a:	d140      	bne.n	8016a9e <nfcipInitiatorHandleDEP+0x47e>
 8016a1c:	7cbb      	ldrb	r3, [r7, #18]
 8016a1e:	f003 0310 	and.w	r3, r3, #16
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d03b      	beq.n	8016a9e <nfcipInitiatorHandleDEP+0x47e>
        {
            nfcipLogI( " NFCIP(I) Rcvd TO  \r\n" );
            
            rxRTOX = gNfcip.rxBuf[rxMsgIt++];
 8016a26:	4b57      	ldr	r3, [pc, #348]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a28:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016a2a:	7d7b      	ldrb	r3, [r7, #21]
 8016a2c:	1c59      	adds	r1, r3, #1
 8016a2e:	7579      	strb	r1, [r7, #21]
 8016a30:	4413      	add	r3, r2
 8016a32:	781b      	ldrb	r3, [r3, #0]
 8016a34:	747b      	strb	r3, [r7, #17]
            
            /* Digital 1.1 16.12.4.3 - Initiator MAY stop accepting subsequent RTOX Req   *
             *                       - RTOX request to an ATN -> Protocol error           */
            if( (gNfcip.cntRTOXRetrys++ > RFAL_NFCDEP_MAX_RTOX_RETRYS) || nfcip_PFBisSATN( gNfcip.lastPFB ) )
 8016a36:	4b53      	ldr	r3, [pc, #332]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a38:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8016a3c:	1c5a      	adds	r2, r3, #1
 8016a3e:	b2d1      	uxtb	r1, r2
 8016a40:	4a50      	ldr	r2, [pc, #320]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a42:	f882 1058 	strb.w	r1, [r2, #88]	@ 0x58
 8016a46:	2b0a      	cmp	r3, #10
 8016a48:	d80d      	bhi.n	8016a66 <nfcipInitiatorHandleDEP+0x446>
 8016a4a:	4b4e      	ldr	r3, [pc, #312]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a4c:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8016a50:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016a54:	2b80      	cmp	r3, #128	@ 0x80
 8016a56:	d108      	bne.n	8016a6a <nfcipInitiatorHandleDEP+0x44a>
 8016a58:	4b4a      	ldr	r3, [pc, #296]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a5a:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8016a5e:	f003 0310 	and.w	r3, r3, #16
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d101      	bne.n	8016a6a <nfcipInitiatorHandleDEP+0x44a>
            {
                return RFAL_ERR_PROTO;
 8016a66:	230b      	movs	r3, #11
 8016a68:	e099      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
            
            /* Digital 1.1 16.8.4.1 RTOX must be between [1,59] */
            if( (rxRTOX < NFCIP_INIT_MIN_RTOX) || (rxRTOX > NFCIP_INIT_MAX_RTOX) )
 8016a6a:	7c7b      	ldrb	r3, [r7, #17]
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d002      	beq.n	8016a76 <nfcipInitiatorHandleDEP+0x456>
 8016a70:	7c7b      	ldrb	r3, [r7, #17]
 8016a72:	2b3b      	cmp	r3, #59	@ 0x3b
 8016a74:	d901      	bls.n	8016a7a <nfcipInitiatorHandleDEP+0x45a>
            {
                return RFAL_ERR_PROTO;
 8016a76:	230b      	movs	r3, #11
 8016a78:	e091      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            }
            
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_TO(), rxRTOX ) );
 8016a7a:	7c7b      	ldrb	r3, [r7, #17]
 8016a7c:	4619      	mov	r1, r3
 8016a7e:	2090      	movs	r0, #144	@ 0x90
 8016a80:	f7ff fd50 	bl	8016524 <nfcipDEPControlMsg>
 8016a84:	4603      	mov	r3, r0
 8016a86:	82fb      	strh	r3, [r7, #22]
 8016a88:	8afb      	ldrh	r3, [r7, #22]
 8016a8a:	2b00      	cmp	r3, #0
 8016a8c:	d001      	beq.n	8016a92 <nfcipInitiatorHandleDEP+0x472>
 8016a8e:	8afb      	ldrh	r3, [r7, #22]
 8016a90:	e085      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            gNfcip.lastRTOX = rxRTOX;
 8016a92:	4a3c      	ldr	r2, [pc, #240]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016a94:	7c7b      	ldrb	r3, [r7, #17]
 8016a96:	f882 3055 	strb.w	r3, [r2, #85]	@ 0x55
            
            return RFAL_ERR_BUSY;
 8016a9a:	2302      	movs	r3, #2
 8016a9c:	e07f      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
        }
        else
        {
            /* Unexpected S-PDU */
            return RFAL_ERR_PROTO;
 8016a9e:	230b      	movs	r3, #11
 8016aa0:	e07d      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /*******************************************************************************/
    /* Process I-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisIPDU( rxPFB ) )
 8016aa2:	7cbb      	ldrb	r3, [r7, #18]
 8016aa4:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d177      	bne.n	8016b9c <nfcipInitiatorHandleDEP+0x57c>
    {
        if( gNfcip.pni != nfcip_PBF_PNI( rxPFB ) )
 8016aac:	4b35      	ldr	r3, [pc, #212]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016aae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016ab2:	461a      	mov	r2, r3
 8016ab4:	7cbb      	ldrb	r3, [r7, #18]
 8016ab6:	f003 0303 	and.w	r3, r3, #3
 8016aba:	429a      	cmp	r2, r3
 8016abc:	d001      	beq.n	8016ac2 <nfcipInitiatorHandleDEP+0x4a2>
        {
            nfcipLogI( " NFCIP(I) Rcvd IPDU wrong PNI     curPNI: %d rxPNI: %d \r\n", gNfcip.pni  , nfcip_PBF_PNI( rxPFB ) );
            return RFAL_ERR_PROTO;
 8016abe:	230b      	movs	r3, #11
 8016ac0:	e06d      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
        }
        
        nfcipLogD( " NFCIP(I) Rcvd IPDU OK    PNI: %d \r\n", gNfcip.pni );
        
        /* 14.12.3.3 I-PDU with correct PNI -> Increment */
        gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 8016ac2:	4b30      	ldr	r3, [pc, #192]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016ac8:	3301      	adds	r3, #1
 8016aca:	b2db      	uxtb	r3, r3
 8016acc:	f003 0303 	and.w	r3, r3, #3
 8016ad0:	b2da      	uxtb	r2, r3
 8016ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016ad4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                
        
        /* Successful data Exchange */
        nfcipClearCounters();
 8016ad8:	f7ff fd84 	bl	80165e4 <nfcipClearCounters>
        *outActRxLen  = ((uint16_t)nfcDepLen - RFAL_NFCDEP_DEP_HEADER - (uint16_t)optHdrLen);
 8016adc:	7cfb      	ldrb	r3, [r7, #19]
 8016ade:	b29a      	uxth	r2, r3
 8016ae0:	7d3b      	ldrb	r3, [r7, #20]
 8016ae2:	b29b      	uxth	r3, r3
 8016ae4:	1ad3      	subs	r3, r2, r3
 8016ae6:	b29b      	uxth	r3, r3
 8016ae8:	3b04      	subs	r3, #4
 8016aea:	b29a      	uxth	r2, r3
 8016aec:	68bb      	ldr	r3, [r7, #8]
 8016aee:	801a      	strh	r2, [r3, #0]
        
        if( (&gNfcip.rxBuf[gNfcip.rxBufPaylPos] != &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen]) && (*outActRxLen > 0U) )
 8016af0:	4b24      	ldr	r3, [pc, #144]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016af2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8016af6:	461a      	mov	r2, r3
 8016af8:	7d3b      	ldrb	r3, [r7, #20]
 8016afa:	3304      	adds	r3, #4
 8016afc:	429a      	cmp	r2, r3
 8016afe:	d013      	beq.n	8016b28 <nfcipInitiatorHandleDEP+0x508>
 8016b00:	68bb      	ldr	r3, [r7, #8]
 8016b02:	881b      	ldrh	r3, [r3, #0]
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	d00f      	beq.n	8016b28 <nfcipInitiatorHandleDEP+0x508>
        {
            RFAL_MEMMOVE( &gNfcip.rxBuf[gNfcip.rxBufPaylPos], &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen], *outActRxLen );
 8016b08:	4b1e      	ldr	r3, [pc, #120]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8016b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016b0e:	f892 2071 	ldrb.w	r2, [r2, #113]	@ 0x71
 8016b12:	1898      	adds	r0, r3, r2
 8016b14:	4b1b      	ldr	r3, [pc, #108]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016b16:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016b18:	7d3b      	ldrb	r3, [r7, #20]
 8016b1a:	3304      	adds	r3, #4
 8016b1c:	18d1      	adds	r1, r2, r3
 8016b1e:	68bb      	ldr	r3, [r7, #8]
 8016b20:	881b      	ldrh	r3, [r3, #0]
 8016b22:	461a      	mov	r2, r3
 8016b24:	f005 fc74 	bl	801c410 <memmove>
        }

        /*******************************************************************************/
        /* Check if target is indicating chaining MI                                   */
        /*******************************************************************************/
        if( nfcip_PFBisIMI( rxPFB ) )
 8016b28:	7cbb      	ldrb	r3, [r7, #18]
 8016b2a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d12a      	bne.n	8016b88 <nfcipInitiatorHandleDEP+0x568>
 8016b32:	7cbb      	ldrb	r3, [r7, #18]
 8016b34:	f003 0310 	and.w	r3, r3, #16
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d025      	beq.n	8016b88 <nfcipInitiatorHandleDEP+0x568>
        {
            gNfcip.isRxChaining = true;
 8016b3c:	4b11      	ldr	r3, [pc, #68]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016b3e:	2201      	movs	r2, #1
 8016b40:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            *outIsChaining      = true;
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	2201      	movs	r2, #1
 8016b48:	701a      	strb	r2, [r3, #0]
            
            nfcipLogD( " NFCIP(I) Rcvd IPDU OK w MI -> ACK \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_ACK( gNfcip.pni ), gNfcip.rxBuf[rxMsgIt++] ) );
 8016b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016b4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016b50:	f003 0303 	and.w	r3, r3, #3
 8016b54:	b2db      	uxtb	r3, r3
 8016b56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016b5a:	b2d8      	uxtb	r0, r3
 8016b5c:	4b09      	ldr	r3, [pc, #36]	@ (8016b84 <nfcipInitiatorHandleDEP+0x564>)
 8016b5e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016b60:	7d7b      	ldrb	r3, [r7, #21]
 8016b62:	1c59      	adds	r1, r3, #1
 8016b64:	7579      	strb	r1, [r7, #21]
 8016b66:	4413      	add	r3, r2
 8016b68:	781b      	ldrb	r3, [r3, #0]
 8016b6a:	4619      	mov	r1, r3
 8016b6c:	f7ff fcda 	bl	8016524 <nfcipDEPControlMsg>
 8016b70:	4603      	mov	r3, r0
 8016b72:	82fb      	strh	r3, [r7, #22]
 8016b74:	8afb      	ldrh	r3, [r7, #22]
 8016b76:	2b00      	cmp	r3, #0
 8016b78:	d001      	beq.n	8016b7e <nfcipInitiatorHandleDEP+0x55e>
 8016b7a:	8afb      	ldrh	r3, [r7, #22]
 8016b7c:	e00f      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
            
            return RFAL_ERR_AGAIN;  /* Send Again signalling to run again, but some chaining data has arrived*/
 8016b7e:	230d      	movs	r3, #13
 8016b80:	e00d      	b.n	8016b9e <nfcipInitiatorHandleDEP+0x57e>
 8016b82:	bf00      	nop
 8016b84:	200038fc 	.word	0x200038fc
        }
        else
        {
            gNfcip.isRxChaining = false;
 8016b88:	4b07      	ldr	r3, [pc, #28]	@ (8016ba8 <nfcipInitiatorHandleDEP+0x588>)
 8016b8a:	2200      	movs	r2, #0
 8016b8c:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            gNfcip.state        = NFCIP_ST_INIT_DEP_IDLE;
 8016b90:	4b05      	ldr	r3, [pc, #20]	@ (8016ba8 <nfcipInitiatorHandleDEP+0x588>)
 8016b92:	2204      	movs	r2, #4
 8016b94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            
            ret = RFAL_ERR_NONE;    /* Data exchange done */
 8016b98:	2300      	movs	r3, #0
 8016b9a:	82fb      	strh	r3, [r7, #22]
        }
    }
    return ret;
 8016b9c:	8afb      	ldrh	r3, [r7, #22]
}
 8016b9e:	4618      	mov	r0, r3
 8016ba0:	3718      	adds	r7, #24
 8016ba2:	46bd      	mov	sp, r7
 8016ba4:	bd80      	pop	{r7, pc}
 8016ba6:	bf00      	nop
 8016ba8:	200038fc 	.word	0x200038fc

08016bac <nfcipTargetHandleRX>:


/*******************************************************************************/
static ReturnCode nfcipTargetHandleRX( ReturnCode rxRes, uint16_t *outActRxLen, bool *outIsChaining )
{
 8016bac:	b580      	push	{r7, lr}
 8016bae:	b08c      	sub	sp, #48	@ 0x30
 8016bb0:	af04      	add	r7, sp, #16
 8016bb2:	4603      	mov	r3, r0
 8016bb4:	60b9      	str	r1, [r7, #8]
 8016bb6:	607a      	str	r2, [r7, #4]
 8016bb8:	81fb      	strh	r3, [r7, #14]
    uint8_t    rxPFB;
    uint8_t    optHdrLen;
    uint8_t    resBuf[RFAL_NFCDEP_HEADER_PAD + NFCIP_TARGET_RES_MAX];
        
    
    ret        = RFAL_ERR_INTERNAL;
 8016bba:	230c      	movs	r3, #12
 8016bbc:	83fb      	strh	r3, [r7, #30]
    rxMsgIt    = 0;
 8016bbe:	2300      	movs	r3, #0
 8016bc0:	777b      	strb	r3, [r7, #29]
    optHdrLen  = 0;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	773b      	strb	r3, [r7, #28]
    
    *outActRxLen    = 0;
 8016bc6:	68bb      	ldr	r3, [r7, #8]
 8016bc8:	2200      	movs	r2, #0
 8016bca:	801a      	strh	r2, [r3, #0]
    *outIsChaining  = false;
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	2200      	movs	r2, #0
 8016bd0:	701a      	strb	r2, [r3, #0]
    
    
    /*******************************************************************************/
    /* Handle reception errors                                                     */
    /*******************************************************************************/
    switch( rxRes )
 8016bd2:	89fb      	ldrh	r3, [r7, #14]
 8016bd4:	2b25      	cmp	r3, #37	@ 0x25
 8016bd6:	d006      	beq.n	8016be6 <nfcipTargetHandleRX+0x3a>
 8016bd8:	2b25      	cmp	r3, #37	@ 0x25
 8016bda:	dc0a      	bgt.n	8016bf2 <nfcipTargetHandleRX+0x46>
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d01d      	beq.n	8016c1c <nfcipTargetHandleRX+0x70>
 8016be0:	2b02      	cmp	r3, #2
 8016be2:	d003      	beq.n	8016bec <nfcipTargetHandleRX+0x40>
 8016be4:	e005      	b.n	8016bf2 <nfcipTargetHandleRX+0x46>
        case RFAL_ERR_NONE:
            break;
            
        case RFAL_ERR_LINK_LOSS:
            nfcipLogW( " NFCIP(T) Error: %d \r\n", rxRes );
            return rxRes;
 8016be6:	89fb      	ldrh	r3, [r7, #14]
 8016be8:	f000 bc22 	b.w	8017430 <nfcipTargetHandleRX+0x884>
            
        case RFAL_ERR_BUSY:
            return RFAL_ERR_BUSY;  /* Debug purposes */
 8016bec:	2302      	movs	r3, #2
 8016bee:	f000 bc1f 	b.w	8017430 <nfcipTargetHandleRX+0x884>
             * The Target MUST always stay in receive mode when a                          *
             * Transmission Error or a Protocol Error occurs.                              *
             *                                                                             *
             * Do not push Transmission/Protocol Errors to upper layer in Listen Mode #766 */
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016bf2:	4ba2      	ldr	r3, [pc, #648]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016bf4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016bf6:	4ba1      	ldr	r3, [pc, #644]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016bf8:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016bfc:	4b9f      	ldr	r3, [pc, #636]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016c00:	f04f 30ff 	mov.w	r0, #4294967295
 8016c04:	9002      	str	r0, [sp, #8]
 8016c06:	2004      	movs	r0, #4
 8016c08:	9001      	str	r0, [sp, #4]
 8016c0a:	9300      	str	r3, [sp, #0]
 8016c0c:	460b      	mov	r3, r1
 8016c0e:	2100      	movs	r1, #0
 8016c10:	2000      	movs	r0, #0
 8016c12:	f7eb febb 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;
 8016c16:	2302      	movs	r3, #2
 8016c18:	f000 bc0a 	b.w	8017430 <nfcipTargetHandleRX+0x884>
            break;
 8016c1c:	bf00      	nop
        
    /*******************************************************************************/
    /* Rx OK check if valid DEP PDU                                                */
    /*******************************************************************************/
    
    if( gNfcip.rxBuf == NULL )
 8016c1e:	4b97      	ldr	r3, [pc, #604]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8016c22:	2b00      	cmp	r3, #0
 8016c24:	d102      	bne.n	8016c2c <nfcipTargetHandleRX+0x80>
    {
        return RFAL_ERR_IO;
 8016c26:	2303      	movs	r3, #3
 8016c28:	f000 bc02 	b.w	8017430 <nfcipTargetHandleRX+0x884>
    }
    
    /* Due to different modes on ST25R391x (with/without CRC) use NFC-DEP LEN instead of bytes retrieved */
    nfcDepLen = gNfcip.rxBuf[rxMsgIt++];
 8016c2c:	4b93      	ldr	r3, [pc, #588]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c2e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016c30:	7f7b      	ldrb	r3, [r7, #29]
 8016c32:	1c59      	adds	r1, r3, #1
 8016c34:	7779      	strb	r1, [r7, #29]
 8016c36:	4413      	add	r3, r2
 8016c38:	781b      	ldrb	r3, [r3, #0]
 8016c3a:	76fb      	strb	r3, [r7, #27]
        
    nfcipLogD( " NFCIP(T) rx OK: %d bytes \r\n", nfcDepLen );
    
    if( gNfcip.rxBuf[rxMsgIt++] != NFCIP_REQ )
 8016c3c:	4b8f      	ldr	r3, [pc, #572]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c3e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016c40:	7f7b      	ldrb	r3, [r7, #29]
 8016c42:	1c59      	adds	r1, r3, #1
 8016c44:	7779      	strb	r1, [r7, #29]
 8016c46:	4413      	add	r3, r2
 8016c48:	781b      	ldrb	r3, [r3, #0]
 8016c4a:	2bd4      	cmp	r3, #212	@ 0xd4
 8016c4c:	d013      	beq.n	8016c76 <nfcipTargetHandleRX+0xca>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016c4e:	4b8b      	ldr	r3, [pc, #556]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c50:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016c52:	4b8a      	ldr	r3, [pc, #552]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c54:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016c58:	4b88      	ldr	r3, [pc, #544]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8016c60:	9002      	str	r0, [sp, #8]
 8016c62:	2004      	movs	r0, #4
 8016c64:	9001      	str	r0, [sp, #4]
 8016c66:	9300      	str	r3, [sp, #0]
 8016c68:	460b      	mov	r3, r1
 8016c6a:	2100      	movs	r1, #0
 8016c6c:	2000      	movs	r0, #0
 8016c6e:	f7eb fe8d 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad request */
 8016c72:	2302      	movs	r3, #2
 8016c74:	e3dc      	b.n	8017430 <nfcipTargetHandleRX+0x884>
    
    
    /*******************************************************************************/
    /* Check whether target rcvd a normal DEP or deactivation request              */
    /*******************************************************************************/
    switch( gNfcip.rxBuf[rxMsgIt++] )
 8016c76:	4b81      	ldr	r3, [pc, #516]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c78:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016c7a:	7f7b      	ldrb	r3, [r7, #29]
 8016c7c:	1c59      	adds	r1, r3, #1
 8016c7e:	7779      	strb	r1, [r7, #29]
 8016c80:	4413      	add	r3, r2
 8016c82:	781b      	ldrb	r3, [r3, #0]
 8016c84:	2b0a      	cmp	r3, #10
 8016c86:	d032      	beq.n	8016cee <nfcipTargetHandleRX+0x142>
 8016c88:	2b0a      	cmp	r3, #10
 8016c8a:	dc5d      	bgt.n	8016d48 <nfcipTargetHandleRX+0x19c>
 8016c8c:	2b06      	cmp	r3, #6
 8016c8e:	d06f      	beq.n	8016d70 <nfcipTargetHandleRX+0x1c4>
 8016c90:	2b08      	cmp	r3, #8
 8016c92:	d159      	bne.n	8016d48 <nfcipTargetHandleRX+0x19c>
            
            nfcipLogI( " NFCIP(T) rx DSL \r\n" );
            
            /* Digital 1.0  14.9.1.2 If DID is used and incorrect ignore it */
            /* [Digital 1.0, 16.9.1.2]: If DID == 0, Target SHALL ignore DSL_REQ with DID */
            if (   (((gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (nfcDepLen != RFAL_NFCDEP_DSL_RLS_LEN_DID)) && (gNfcip.cfg.did != RFAL_NFCDEP_DID_NO) )
 8016c94:	4b79      	ldr	r3, [pc, #484]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016c96:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016c98:	7f7b      	ldrb	r3, [r7, #29]
 8016c9a:	1c59      	adds	r1, r3, #1
 8016c9c:	7779      	strb	r1, [r7, #29]
 8016c9e:	4413      	add	r3, r2
 8016ca0:	781a      	ldrb	r2, [r3, #0]
 8016ca2:	4b76      	ldr	r3, [pc, #472]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016ca4:	78db      	ldrb	r3, [r3, #3]
 8016ca6:	429a      	cmp	r2, r3
 8016ca8:	d102      	bne.n	8016cb0 <nfcipTargetHandleRX+0x104>
 8016caa:	7efb      	ldrb	r3, [r7, #27]
 8016cac:	2b04      	cmp	r3, #4
 8016cae:	d003      	beq.n	8016cb8 <nfcipTargetHandleRX+0x10c>
 8016cb0:	4b72      	ldr	r3, [pc, #456]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016cb2:	78db      	ldrb	r3, [r3, #3]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d106      	bne.n	8016cc6 <nfcipTargetHandleRX+0x11a>
                || ((gNfcip.cfg.did == RFAL_NFCDEP_DID_NO) && (nfcDepLen != RFAL_NFCDEP_DSL_RLS_LEN_NO_DID))
 8016cb8:	4b70      	ldr	r3, [pc, #448]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016cba:	78db      	ldrb	r3, [r3, #3]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d104      	bne.n	8016cca <nfcipTargetHandleRX+0x11e>
 8016cc0:	7efb      	ldrb	r3, [r7, #27]
 8016cc2:	2b03      	cmp	r3, #3
 8016cc4:	d001      	beq.n	8016cca <nfcipTargetHandleRX+0x11e>
               )
            {
                nfcipLogI( " NFCIP(T) DSL wrong DID, ignoring \r\n" );
                return RFAL_ERR_BUSY;
 8016cc6:	2302      	movs	r3, #2
 8016cc8:	e3b2      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            }
            
            nfcipTx( NFCIP_CMD_DSL_RES, resBuf, NULL, 0, 0, NFCIP_NO_FWT );
 8016cca:	f107 0114 	add.w	r1, r7, #20
 8016cce:	f04f 33ff 	mov.w	r3, #4294967295
 8016cd2:	9301      	str	r3, [sp, #4]
 8016cd4:	2300      	movs	r3, #0
 8016cd6:	9300      	str	r3, [sp, #0]
 8016cd8:	2300      	movs	r3, #0
 8016cda:	2200      	movs	r2, #0
 8016cdc:	2009      	movs	r0, #9
 8016cde:	f000 fbaf 	bl	8017440 <nfcipTx>
            
            gNfcip.state = NFCIP_ST_TARG_DEP_SLEEP;
 8016ce2:	4b66      	ldr	r3, [pc, #408]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016ce4:	2210      	movs	r2, #16
 8016ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_SLEEP_REQ;
 8016cea:	2320      	movs	r3, #32
 8016cec:	e3a0      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            
            nfcipLogI( " NFCIP(T) rx RLS \r\n" );
            
            /* Digital 1.0  14.10.1.2 If DID is used and incorrect ignore it */
            /* [Digital 1.0, 16.10.2.2]: If DID == 0, Target SHALL ignore DSL_REQ with DID */
            if (   (((gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (nfcDepLen != RFAL_NFCDEP_DSL_RLS_LEN_DID)) && (gNfcip.cfg.did != RFAL_NFCDEP_DID_NO) )
 8016cee:	4b63      	ldr	r3, [pc, #396]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016cf0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016cf2:	7f7b      	ldrb	r3, [r7, #29]
 8016cf4:	1c59      	adds	r1, r3, #1
 8016cf6:	7779      	strb	r1, [r7, #29]
 8016cf8:	4413      	add	r3, r2
 8016cfa:	781a      	ldrb	r2, [r3, #0]
 8016cfc:	4b5f      	ldr	r3, [pc, #380]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016cfe:	78db      	ldrb	r3, [r3, #3]
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d102      	bne.n	8016d0a <nfcipTargetHandleRX+0x15e>
 8016d04:	7efb      	ldrb	r3, [r7, #27]
 8016d06:	2b04      	cmp	r3, #4
 8016d08:	d003      	beq.n	8016d12 <nfcipTargetHandleRX+0x166>
 8016d0a:	4b5c      	ldr	r3, [pc, #368]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d0c:	78db      	ldrb	r3, [r3, #3]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d106      	bne.n	8016d20 <nfcipTargetHandleRX+0x174>
                || ((gNfcip.cfg.did == RFAL_NFCDEP_DID_NO) && (nfcDepLen > RFAL_NFCDEP_DSL_RLS_LEN_NO_DID))
 8016d12:	4b5a      	ldr	r3, [pc, #360]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d14:	78db      	ldrb	r3, [r3, #3]
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d104      	bne.n	8016d24 <nfcipTargetHandleRX+0x178>
 8016d1a:	7efb      	ldrb	r3, [r7, #27]
 8016d1c:	2b03      	cmp	r3, #3
 8016d1e:	d901      	bls.n	8016d24 <nfcipTargetHandleRX+0x178>
               )
            {
                nfcipLogI( " NFCIP(T) RLS wrong DID, ignoring \r\n" );
                return RFAL_ERR_BUSY;
 8016d20:	2302      	movs	r3, #2
 8016d22:	e385      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            }
                
            nfcipTx( NFCIP_CMD_RLS_RES, resBuf, NULL, 0, 0, NFCIP_NO_FWT );
 8016d24:	f107 0114 	add.w	r1, r7, #20
 8016d28:	f04f 33ff 	mov.w	r3, #4294967295
 8016d2c:	9301      	str	r3, [sp, #4]
 8016d2e:	2300      	movs	r3, #0
 8016d30:	9300      	str	r3, [sp, #0]
 8016d32:	2300      	movs	r3, #0
 8016d34:	2200      	movs	r2, #0
 8016d36:	200b      	movs	r0, #11
 8016d38:	f000 fb82 	bl	8017440 <nfcipTx>
            
            gNfcip.state = NFCIP_ST_TARG_DEP_IDLE;
 8016d3c:	4b4f      	ldr	r3, [pc, #316]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d3e:	220c      	movs	r2, #12
 8016d40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_RELEASE_REQ;
 8016d44:	231f      	movs	r3, #31
 8016d46:	e373      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        default:
            
            /* Don't go to NFCIP_ST_TARG_DEP_IDLE state as it needs to ignore this    *
             * invalid frame, and keep waiting for more frames                        */
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016d48:	4b4c      	ldr	r3, [pc, #304]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d4a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016d4c:	4b4b      	ldr	r3, [pc, #300]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d4e:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016d52:	4b4a      	ldr	r3, [pc, #296]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d56:	f04f 30ff 	mov.w	r0, #4294967295
 8016d5a:	9002      	str	r0, [sp, #8]
 8016d5c:	2004      	movs	r0, #4
 8016d5e:	9001      	str	r0, [sp, #4]
 8016d60:	9300      	str	r3, [sp, #0]
 8016d62:	460b      	mov	r3, r1
 8016d64:	2100      	movs	r1, #0
 8016d66:	2000      	movs	r0, #0
 8016d68:	f7eb fe10 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad frame */
 8016d6c:	2302      	movs	r3, #2
 8016d6e:	e35f      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            break;                                /* Continue to normal DEP processing */
 8016d70:	bf00      	nop
    }
    
    /*******************************************************************************/
    
    rxPFB = gNfcip.rxBuf[rxMsgIt++];                    /* Store rcvd PFB  */
 8016d72:	4b42      	ldr	r3, [pc, #264]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016d74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016d76:	7f7b      	ldrb	r3, [r7, #29]
 8016d78:	1c59      	adds	r1, r3, #1
 8016d7a:	7779      	strb	r1, [r7, #29]
 8016d7c:	4413      	add	r3, r2
 8016d7e:	781b      	ldrb	r3, [r3, #0]
 8016d80:	76bb      	strb	r3, [r7, #26]
    
    /*******************************************************************************/
    /* Check for valid PFB type                                                    */
    if( !(nfcip_PFBisSPDU( rxPFB ) || nfcip_PFBisRPDU( rxPFB ) || nfcip_PFBisIPDU( rxPFB )) )
 8016d82:	7ebb      	ldrb	r3, [r7, #26]
 8016d84:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016d88:	2b80      	cmp	r3, #128	@ 0x80
 8016d8a:	d01d      	beq.n	8016dc8 <nfcipTargetHandleRX+0x21c>
 8016d8c:	7ebb      	ldrb	r3, [r7, #26]
 8016d8e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016d92:	2b40      	cmp	r3, #64	@ 0x40
 8016d94:	d018      	beq.n	8016dc8 <nfcipTargetHandleRX+0x21c>
 8016d96:	7ebb      	ldrb	r3, [r7, #26]
 8016d98:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016d9c:	2b00      	cmp	r3, #0
 8016d9e:	d013      	beq.n	8016dc8 <nfcipTargetHandleRX+0x21c>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016da0:	4b36      	ldr	r3, [pc, #216]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016da2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016da4:	4b35      	ldr	r3, [pc, #212]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016da6:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016daa:	4b34      	ldr	r3, [pc, #208]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016dac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016dae:	f04f 30ff 	mov.w	r0, #4294967295
 8016db2:	9002      	str	r0, [sp, #8]
 8016db4:	2004      	movs	r0, #4
 8016db6:	9001      	str	r0, [sp, #4]
 8016db8:	9300      	str	r3, [sp, #0]
 8016dba:	460b      	mov	r3, r1
 8016dbc:	2100      	movs	r1, #0
 8016dbe:	2000      	movs	r0, #0
 8016dc0:	f7eb fde4 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore invalid PFB  */
 8016dc4:	2302      	movs	r3, #2
 8016dc6:	e333      	b.n	8017430 <nfcipTargetHandleRX+0x884>
    }
    
    /*******************************************************************************/   
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 8016dc8:	4b2c      	ldr	r3, [pc, #176]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016dca:	78db      	ldrb	r3, [r3, #3]
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d03b      	beq.n	8016e48 <nfcipTargetHandleRX+0x29c>
    {
        if( !nfcip_PFBhasDID( rxPFB ) )
 8016dd0:	7ebb      	ldrb	r3, [r7, #26]
 8016dd2:	f003 0304 	and.w	r3, r3, #4
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	d113      	bne.n	8016e02 <nfcipTargetHandleRX+0x256>
        {
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016dda:	4b28      	ldr	r3, [pc, #160]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016ddc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016dde:	4b27      	ldr	r3, [pc, #156]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016de0:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016de4:	4b25      	ldr	r3, [pc, #148]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016de6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016de8:	f04f 30ff 	mov.w	r0, #4294967295
 8016dec:	9002      	str	r0, [sp, #8]
 8016dee:	2004      	movs	r0, #4
 8016df0:	9001      	str	r0, [sp, #4]
 8016df2:	9300      	str	r3, [sp, #0]
 8016df4:	460b      	mov	r3, r1
 8016df6:	2100      	movs	r1, #0
 8016df8:	2000      	movs	r0, #0
 8016dfa:	f7eb fdc7 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad/missing DID  */
 8016dfe:	2302      	movs	r3, #2
 8016e00:	e316      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        }
        if( gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did ) /* MISRA 13.5 */
 8016e02:	4b1e      	ldr	r3, [pc, #120]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e04:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016e06:	7f7b      	ldrb	r3, [r7, #29]
 8016e08:	1c59      	adds	r1, r3, #1
 8016e0a:	7779      	strb	r1, [r7, #29]
 8016e0c:	4413      	add	r3, r2
 8016e0e:	781a      	ldrb	r2, [r3, #0]
 8016e10:	4b1a      	ldr	r3, [pc, #104]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e12:	78db      	ldrb	r3, [r3, #3]
 8016e14:	429a      	cmp	r2, r3
 8016e16:	d013      	beq.n	8016e40 <nfcipTargetHandleRX+0x294>
        {
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016e18:	4b18      	ldr	r3, [pc, #96]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e1a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016e1c:	4b17      	ldr	r3, [pc, #92]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e1e:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016e22:	4b16      	ldr	r3, [pc, #88]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016e26:	f04f 30ff 	mov.w	r0, #4294967295
 8016e2a:	9002      	str	r0, [sp, #8]
 8016e2c:	2004      	movs	r0, #4
 8016e2e:	9001      	str	r0, [sp, #4]
 8016e30:	9300      	str	r3, [sp, #0]
 8016e32:	460b      	mov	r3, r1
 8016e34:	2100      	movs	r1, #0
 8016e36:	2000      	movs	r0, #0
 8016e38:	f7eb fda8 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad/missing DID  */
 8016e3c:	2302      	movs	r3, #2
 8016e3e:	e2f7      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        }
        optHdrLen++;                                    /* Inc header optional field cnt*/
 8016e40:	7f3b      	ldrb	r3, [r7, #28]
 8016e42:	3301      	adds	r3, #1
 8016e44:	773b      	strb	r3, [r7, #28]
 8016e46:	e01b      	b.n	8016e80 <nfcipTargetHandleRX+0x2d4>
    }
    else if( nfcip_PFBhasDID( rxPFB ) )                 /* DID not expected but rcv     */
 8016e48:	7ebb      	ldrb	r3, [r7, #26]
 8016e4a:	f003 0304 	and.w	r3, r3, #4
 8016e4e:	2b00      	cmp	r3, #0
 8016e50:	d016      	beq.n	8016e80 <nfcipTargetHandleRX+0x2d4>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016e52:	4b0a      	ldr	r3, [pc, #40]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e54:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016e56:	4b09      	ldr	r3, [pc, #36]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e58:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016e5c:	4b07      	ldr	r3, [pc, #28]	@ (8016e7c <nfcipTargetHandleRX+0x2d0>)
 8016e5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016e60:	f04f 30ff 	mov.w	r0, #4294967295
 8016e64:	9002      	str	r0, [sp, #8]
 8016e66:	2004      	movs	r0, #4
 8016e68:	9001      	str	r0, [sp, #4]
 8016e6a:	9300      	str	r3, [sp, #0]
 8016e6c:	460b      	mov	r3, r1
 8016e6e:	2100      	movs	r1, #0
 8016e70:	2000      	movs	r0, #0
 8016e72:	f7eb fd8b 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected DID  */
 8016e76:	2302      	movs	r3, #2
 8016e78:	e2da      	b.n	8017430 <nfcipTargetHandleRX+0x884>
 8016e7a:	bf00      	nop
 8016e7c:	200038fc 	.word	0x200038fc
        /* MISRA 15.7 - Empty else */
    }
                                  
        
    /*******************************************************************************/
    if( gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO ) 
 8016e80:	4b96      	ldr	r3, [pc, #600]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016e82:	791b      	ldrb	r3, [r3, #4]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d027      	beq.n	8016ed8 <nfcipTargetHandleRX+0x32c>
    {
        if( (gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (!nfcip_PFBhasDID( rxPFB )) )
 8016e88:	4b94      	ldr	r3, [pc, #592]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016e8a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016e8c:	7f7b      	ldrb	r3, [r7, #29]
 8016e8e:	1c59      	adds	r1, r3, #1
 8016e90:	7779      	strb	r1, [r7, #29]
 8016e92:	4413      	add	r3, r2
 8016e94:	781a      	ldrb	r2, [r3, #0]
 8016e96:	4b91      	ldr	r3, [pc, #580]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016e98:	78db      	ldrb	r3, [r3, #3]
 8016e9a:	429a      	cmp	r2, r3
 8016e9c:	d104      	bne.n	8016ea8 <nfcipTargetHandleRX+0x2fc>
 8016e9e:	7ebb      	ldrb	r3, [r7, #26]
 8016ea0:	f003 0304 	and.w	r3, r3, #4
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d113      	bne.n	8016ed0 <nfcipTargetHandleRX+0x324>
        {
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016ea8:	4b8c      	ldr	r3, [pc, #560]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016eaa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016eac:	4b8b      	ldr	r3, [pc, #556]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016eae:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016eb2:	4b8a      	ldr	r3, [pc, #552]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016eb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8016eba:	9002      	str	r0, [sp, #8]
 8016ebc:	2004      	movs	r0, #4
 8016ebe:	9001      	str	r0, [sp, #4]
 8016ec0:	9300      	str	r3, [sp, #0]
 8016ec2:	460b      	mov	r3, r1
 8016ec4:	2100      	movs	r1, #0
 8016ec6:	2000      	movs	r0, #0
 8016ec8:	f7eb fd60 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;                            /* RFAL_ERR_PROTO - Ignore bad/missing DID  */
 8016ecc:	2302      	movs	r3, #2
 8016ece:	e2af      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        }
        optHdrLen++;                                    /* Inc header optional field cnt*/
 8016ed0:	7f3b      	ldrb	r3, [r7, #28]
 8016ed2:	3301      	adds	r3, #1
 8016ed4:	773b      	strb	r3, [r7, #28]
 8016ed6:	e018      	b.n	8016f0a <nfcipTargetHandleRX+0x35e>
    }
    else if( nfcip_PFBhasNAD( rxPFB ) )                 /* NAD not expected but rcv */
 8016ed8:	7ebb      	ldrb	r3, [r7, #26]
 8016eda:	f003 0308 	and.w	r3, r3, #8
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d013      	beq.n	8016f0a <nfcipTargetHandleRX+0x35e>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016ee2:	4b7e      	ldr	r3, [pc, #504]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016ee4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016ee6:	4b7d      	ldr	r3, [pc, #500]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016ee8:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016eec:	4b7b      	ldr	r3, [pc, #492]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016eee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8016ef4:	9002      	str	r0, [sp, #8]
 8016ef6:	2004      	movs	r0, #4
 8016ef8:	9001      	str	r0, [sp, #4]
 8016efa:	9300      	str	r3, [sp, #0]
 8016efc:	460b      	mov	r3, r1
 8016efe:	2100      	movs	r1, #0
 8016f00:	2000      	movs	r0, #0
 8016f02:	f7eb fd43 	bl	800298c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY;                                /* RFAL_ERR_PROTO - Ignore unexpected NAD  */
 8016f06:	2302      	movs	r3, #2
 8016f08:	e292      	b.n	8017430 <nfcipTargetHandleRX+0x884>
    
       
    /*******************************************************************************/
    /* Process R-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisRPDU( rxPFB ) )
 8016f0a:	7ebb      	ldrb	r3, [r7, #26]
 8016f0c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016f10:	2b40      	cmp	r3, #64	@ 0x40
 8016f12:	f040 80c5 	bne.w	80170a0 <nfcipTargetHandleRX+0x4f4>
    {
        nfcipLogD( " NFCIP(T) Rcvd R-PDU  \r\n" );
        /*******************************************************************************/
        /* R ACK                                                                       */
        /*******************************************************************************/
        if( nfcip_PFBisRACK( rxPFB ) )
 8016f16:	7ebb      	ldrb	r3, [r7, #26]
 8016f18:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016f1c:	2b40      	cmp	r3, #64	@ 0x40
 8016f1e:	f040 8083 	bne.w	8017028 <nfcipTargetHandleRX+0x47c>
 8016f22:	7ebb      	ldrb	r3, [r7, #26]
 8016f24:	f003 0310 	and.w	r3, r3, #16
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d17d      	bne.n	8017028 <nfcipTargetHandleRX+0x47c>
        {
            nfcipLogI( " NFCIP(T) Rcvd ACK  \r\n" );
            if( gNfcip.pni == nfcip_PBF_PNI( rxPFB ) )
 8016f2c:	4b6b      	ldr	r3, [pc, #428]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016f32:	461a      	mov	r2, r3
 8016f34:	7ebb      	ldrb	r3, [r7, #26]
 8016f36:	f003 0303 	and.w	r3, r3, #3
 8016f3a:	429a      	cmp	r2, r3
 8016f3c:	d149      	bne.n	8016fd2 <nfcipTargetHandleRX+0x426>
            {
                /* R-ACK while not performing chaining -> Protocol error */
                if( !gNfcip.isTxChaining )
 8016f3e:	4b67      	ldr	r3, [pc, #412]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f40:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8016f44:	f083 0301 	eor.w	r3, r3, #1
 8016f48:	b2db      	uxtb	r3, r3
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	d013      	beq.n	8016f76 <nfcipTargetHandleRX+0x3ca>
                {
                    nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8016f4e:	4b63      	ldr	r3, [pc, #396]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f50:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8016f52:	4b62      	ldr	r3, [pc, #392]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f54:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8016f58:	4b60      	ldr	r3, [pc, #384]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8016f60:	9002      	str	r0, [sp, #8]
 8016f62:	2004      	movs	r0, #4
 8016f64:	9001      	str	r0, [sp, #4]
 8016f66:	9300      	str	r3, [sp, #0]
 8016f68:	460b      	mov	r3, r1
 8016f6a:	2100      	movs	r1, #0
 8016f6c:	2000      	movs	r0, #0
 8016f6e:	f7eb fd0d 	bl	800298c <rfalTransceiveBlockingTx>
                    return RFAL_ERR_BUSY;                    /* RFAL_ERR_PROTO - Ignore unexpected ACK  */
 8016f72:	2302      	movs	r3, #2
 8016f74:	e25c      	b.n	8017430 <nfcipTargetHandleRX+0x884>
                }
                
                /* This block has been transmitted and acknowledged, perform RTOX until next data is provided  */
                
                /* Digital 1.1  16.12.4.7 - If ACK rcvd continue with chaining or an RTOX */
                nfcipTimerStart( gNfcip.RTOXTimer, nfcipRTOXAdjust( nfcipConv1FcToMs( rfalNfcDepWT2RWT( gNfcip.cfg.to ) )) );
 8016f76:	4b59      	ldr	r3, [pc, #356]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016f7c:	f003 030f 	and.w	r3, r3, #15
 8016f80:	330c      	adds	r3, #12
 8016f82:	2201      	movs	r2, #1
 8016f84:	fa02 f303 	lsl.w	r3, r2, r3
 8016f88:	4a55      	ldr	r2, [pc, #340]	@ (80170e0 <nfcipTargetHandleRX+0x534>)
 8016f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8016f8e:	0b1b      	lsrs	r3, r3, #12
 8016f90:	b29a      	uxth	r2, r3
 8016f92:	4b52      	ldr	r3, [pc, #328]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016f94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016f98:	f003 030f 	and.w	r3, r3, #15
 8016f9c:	330c      	adds	r3, #12
 8016f9e:	2101      	movs	r1, #1
 8016fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8016fa4:	494e      	ldr	r1, [pc, #312]	@ (80170e0 <nfcipTargetHandleRX+0x534>)
 8016fa6:	fba1 1303 	umull	r1, r3, r1, r3
 8016faa:	0b1b      	lsrs	r3, r3, #12
 8016fac:	3301      	adds	r3, #1
 8016fae:	08db      	lsrs	r3, r3, #3
 8016fb0:	b29b      	uxth	r3, r3
 8016fb2:	1ad3      	subs	r3, r2, r3
 8016fb4:	b29b      	uxth	r3, r3
 8016fb6:	3301      	adds	r3, #1
 8016fb8:	b29b      	uxth	r3, r3
 8016fba:	4618      	mov	r0, r3
 8016fbc:	f7ef fe21 	bl	8006c02 <timerCalculateTimer>
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	4a46      	ldr	r2, [pc, #280]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016fc4:	67d3      	str	r3, [r2, #124]	@ 0x7c
                gNfcip.state = NFCIP_ST_TARG_DEP_RTOX;
 8016fc6:	4b45      	ldr	r3, [pc, #276]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016fc8:	220e      	movs	r2, #14
 8016fca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                
                return RFAL_ERR_NONE;                        /* This block has been transmitted */
 8016fce:	2300      	movs	r3, #0
 8016fd0:	e22e      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            }
            
            /* Digital 1.0 14.12.3.4 - If last send was ATN and rx PNI is minus 1 */
            else if( nfcip_PFBisSATN( gNfcip.lastPFB ) &&  (nfcip_PNIDec(gNfcip.pni) == nfcip_PBF_PNI( rxPFB )) )    
 8016fd2:	4b42      	ldr	r3, [pc, #264]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016fd4:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8016fd8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8016fdc:	2b80      	cmp	r3, #128	@ 0x80
 8016fde:	d15e      	bne.n	801709e <nfcipTargetHandleRX+0x4f2>
 8016fe0:	4b3e      	ldr	r3, [pc, #248]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016fe2:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8016fe6:	f003 0310 	and.w	r3, r3, #16
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d157      	bne.n	801709e <nfcipTargetHandleRX+0x4f2>
 8016fee:	4b3b      	ldr	r3, [pc, #236]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8016ff0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8016ff4:	3b01      	subs	r3, #1
 8016ff6:	b2da      	uxtb	r2, r3
 8016ff8:	7ebb      	ldrb	r3, [r7, #26]
 8016ffa:	4053      	eors	r3, r2
 8016ffc:	b2db      	uxtb	r3, r3
 8016ffe:	f003 0303 	and.w	r3, r3, #3
 8017002:	2b00      	cmp	r3, #0
 8017004:	d14b      	bne.n	801709e <nfcipTargetHandleRX+0x4f2>
            {   
                nfcipLogI( " NFCIP(T) wrong PNI, last was ATN reTx  \r\n" );
                /* Spec says to leave current PNI as is, but will be Inc after Tx, remaining the same */
                gNfcip.pni = nfcip_PNIDec( gNfcip.pni );
 8017006:	4b35      	ldr	r3, [pc, #212]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8017008:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801700c:	3b01      	subs	r3, #1
 801700e:	b2db      	uxtb	r3, r3
 8017010:	f003 0303 	and.w	r3, r3, #3
 8017014:	b2da      	uxtb	r2, r3
 8017016:	4b31      	ldr	r3, [pc, #196]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8017018:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                
                gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 801701c:	4b2f      	ldr	r3, [pc, #188]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 801701e:	220f      	movs	r2, #15
 8017020:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                return RFAL_ERR_BUSY;
 8017024:	2302      	movs	r3, #2
 8017026:	e203      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        }
        /*******************************************************************************/
        /* R NACK                                                                      */
        /*******************************************************************************/
        /* ISO 18092 12.6.1.3.3 When rcv NACK if PNI = prev PNI sent ->  reTx          */
        else if( nfcip_PFBisRNACK( rxPFB ) && (nfcip_PNIDec(gNfcip.pni) == nfcip_PBF_PNI( rxPFB ) ) )
 8017028:	7ebb      	ldrb	r3, [r7, #26]
 801702a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801702e:	2b40      	cmp	r3, #64	@ 0x40
 8017030:	d121      	bne.n	8017076 <nfcipTargetHandleRX+0x4ca>
 8017032:	7ebb      	ldrb	r3, [r7, #26]
 8017034:	f003 0310 	and.w	r3, r3, #16
 8017038:	2b00      	cmp	r3, #0
 801703a:	d01c      	beq.n	8017076 <nfcipTargetHandleRX+0x4ca>
 801703c:	4b27      	ldr	r3, [pc, #156]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 801703e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017042:	3b01      	subs	r3, #1
 8017044:	b2da      	uxtb	r2, r3
 8017046:	7ebb      	ldrb	r3, [r7, #26]
 8017048:	4053      	eors	r3, r2
 801704a:	b2db      	uxtb	r3, r3
 801704c:	f003 0303 	and.w	r3, r3, #3
 8017050:	2b00      	cmp	r3, #0
 8017052:	d110      	bne.n	8017076 <nfcipTargetHandleRX+0x4ca>
        {
            nfcipLogI( " NFCIP(T) Rcvd NACK  \r\n" );
            
            gNfcip.pni = nfcip_PNIDec( gNfcip.pni );   /* Dec so that has the prev PNI */
 8017054:	4b21      	ldr	r3, [pc, #132]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8017056:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801705a:	3b01      	subs	r3, #1
 801705c:	b2db      	uxtb	r3, r3
 801705e:	f003 0303 	and.w	r3, r3, #3
 8017062:	b2da      	uxtb	r2, r3
 8017064:	4b1d      	ldr	r3, [pc, #116]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8017066:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            
            gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 801706a:	4b1c      	ldr	r3, [pc, #112]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 801706c:	220f      	movs	r2, #15
 801706e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_BUSY;
 8017072:	2302      	movs	r3, #2
 8017074:	e1dc      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        }
        else
        {        
            nfcipLogI( " NFCIP(T) Unexpected R-PDU \r\n" );
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8017076:	4b19      	ldr	r3, [pc, #100]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8017078:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801707a:	4b18      	ldr	r3, [pc, #96]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 801707c:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8017080:	4b16      	ldr	r3, [pc, #88]	@ (80170dc <nfcipTargetHandleRX+0x530>)
 8017082:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017084:	f04f 30ff 	mov.w	r0, #4294967295
 8017088:	9002      	str	r0, [sp, #8]
 801708a:	2004      	movs	r0, #4
 801708c:	9001      	str	r0, [sp, #4]
 801708e:	9300      	str	r3, [sp, #0]
 8017090:	460b      	mov	r3, r1
 8017092:	2100      	movs	r1, #0
 8017094:	2000      	movs	r0, #0
 8017096:	f7eb fc79 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected R-PDU  */
 801709a:	2302      	movs	r3, #2
 801709c:	e1c8      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            if( gNfcip.pni == nfcip_PBF_PNI( rxPFB ) )
 801709e:	bf00      	nop
    }
    
    /*******************************************************************************/
    /* Process S-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisSPDU( rxPFB ) )
 80170a0:	7ebb      	ldrb	r3, [r7, #26]
 80170a2:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80170a6:	2b80      	cmp	r3, #128	@ 0x80
 80170a8:	f040 80ac 	bne.w	8017204 <nfcipTargetHandleRX+0x658>
        
        /*******************************************************************************/
        /* S ATN                                                                       */
        /*******************************************************************************/
        /* ISO 18092 12.6.3 Attention                                                  */
        if( nfcip_PFBisSATN( rxPFB ) )                         /*    If is a S-ATN     */
 80170ac:	7ebb      	ldrb	r3, [r7, #26]
 80170ae:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80170b2:	2b80      	cmp	r3, #128	@ 0x80
 80170b4:	d116      	bne.n	80170e4 <nfcipTargetHandleRX+0x538>
 80170b6:	7ebb      	ldrb	r3, [r7, #26]
 80170b8:	f003 0310 	and.w	r3, r3, #16
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d111      	bne.n	80170e4 <nfcipTargetHandleRX+0x538>
        {            
            nfcipLogI( " NFCIP(T) Rcvd ATN  curPNI: %d \r\n", gNfcip.pni );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_ATN(), 0 ) );
 80170c0:	2100      	movs	r1, #0
 80170c2:	2080      	movs	r0, #128	@ 0x80
 80170c4:	f7ff fa2e 	bl	8016524 <nfcipDEPControlMsg>
 80170c8:	4603      	mov	r3, r0
 80170ca:	83fb      	strh	r3, [r7, #30]
 80170cc:	8bfb      	ldrh	r3, [r7, #30]
 80170ce:	2b00      	cmp	r3, #0
 80170d0:	d001      	beq.n	80170d6 <nfcipTargetHandleRX+0x52a>
 80170d2:	8bfb      	ldrh	r3, [r7, #30]
 80170d4:	e1ac      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            return RFAL_ERR_BUSY;
 80170d6:	2302      	movs	r3, #2
 80170d8:	e1aa      	b.n	8017430 <nfcipTargetHandleRX+0x884>
 80170da:	bf00      	nop
 80170dc:	200038fc 	.word	0x200038fc
 80170e0:	4d542005 	.word	0x4d542005
        }
        
        /*******************************************************************************/
        /* S TO                                                                        */
        /*******************************************************************************/
        else if( nfcip_PFBisSTO( rxPFB ) )                     /* If is a S-TO (RTOX)  */
 80170e4:	7ebb      	ldrb	r3, [r7, #26]
 80170e6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80170ea:	2b80      	cmp	r3, #128	@ 0x80
 80170ec:	d175      	bne.n	80171da <nfcipTargetHandleRX+0x62e>
 80170ee:	7ebb      	ldrb	r3, [r7, #26]
 80170f0:	f003 0310 	and.w	r3, r3, #16
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d070      	beq.n	80171da <nfcipTargetHandleRX+0x62e>
        {
            if( nfcip_PFBisSTO( gNfcip.lastPFBnATN ) )
 80170f8:	4bab      	ldr	r3, [pc, #684]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80170fa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80170fe:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8017102:	2b80      	cmp	r3, #128	@ 0x80
 8017104:	d17d      	bne.n	8017202 <nfcipTargetHandleRX+0x656>
 8017106:	4ba8      	ldr	r3, [pc, #672]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017108:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801710c:	f003 0310 	and.w	r3, r3, #16
 8017110:	2b00      	cmp	r3, #0
 8017112:	d076      	beq.n	8017202 <nfcipTargetHandleRX+0x656>
            {
                nfcipLogI( " NFCIP(T) Rcvd TO  \r\n" );
                
                /* Digital 1.1  16.8.4.6  RTOX value in RES different that in REQ -> Protocol Error */
                if( gNfcip.lastRTOX != gNfcip.rxBuf[rxMsgIt++] )
 8017114:	4ba4      	ldr	r3, [pc, #656]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017116:	f893 2055 	ldrb.w	r2, [r3, #85]	@ 0x55
 801711a:	4ba3      	ldr	r3, [pc, #652]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801711c:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 801711e:	7f7b      	ldrb	r3, [r7, #29]
 8017120:	1c58      	adds	r0, r3, #1
 8017122:	7778      	strb	r0, [r7, #29]
 8017124:	440b      	add	r3, r1
 8017126:	781b      	ldrb	r3, [r3, #0]
 8017128:	429a      	cmp	r2, r3
 801712a:	d013      	beq.n	8017154 <nfcipTargetHandleRX+0x5a8>
                {
                    nfcipLogI( " NFCIP(T) Mismatched RTOX value \r\n" );
                    
                    nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 801712c:	4b9e      	ldr	r3, [pc, #632]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801712e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017130:	4b9d      	ldr	r3, [pc, #628]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017132:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8017136:	4b9c      	ldr	r3, [pc, #624]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801713a:	f04f 30ff 	mov.w	r0, #4294967295
 801713e:	9002      	str	r0, [sp, #8]
 8017140:	2004      	movs	r0, #4
 8017142:	9001      	str	r0, [sp, #4]
 8017144:	9300      	str	r3, [sp, #0]
 8017146:	460b      	mov	r3, r1
 8017148:	2100      	movs	r1, #0
 801714a:	2000      	movs	r0, #0
 801714c:	f7eb fc1e 	bl	800298c <rfalTransceiveBlockingTx>
                    return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected RTOX value  */
 8017150:	2302      	movs	r3, #2
 8017152:	e16d      	b.n	8017430 <nfcipTargetHandleRX+0x884>
                }
                
                /* Clear waiting for RTOX Ack Flag */
                gNfcip.isWait4RTOX = false;
 8017154:	4b94      	ldr	r3, [pc, #592]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017156:	2200      	movs	r2, #0
 8017158:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
                
                /* Check if a Tx is already pending */
                if( gNfcip.isTxPending )
 801715c:	4b92      	ldr	r3, [pc, #584]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801715e:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8017162:	2b00      	cmp	r3, #0
 8017164:	d005      	beq.n	8017172 <nfcipTargetHandleRX+0x5c6>
                {
                    nfcipLogW( " NFCIP(T) Tx pending, go immediately to TX \r\n" );
                    
                    gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 8017166:	4b90      	ldr	r3, [pc, #576]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017168:	220f      	movs	r2, #15
 801716a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return RFAL_ERR_BUSY;
 801716e:	2302      	movs	r3, #2
 8017170:	e15e      	b.n	8017430 <nfcipTargetHandleRX+0x884>
                }
                
                /* Start RTOX timer and change to check state  */
                nfcipTimerStart( gNfcip.RTOXTimer, nfcipRTOXAdjust( nfcipConv1FcToMs( gNfcip.lastRTOX * rfalNfcDepWT2RWT(gNfcip.cfg.to ) ) ) );
 8017172:	4b8d      	ldr	r3, [pc, #564]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017174:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8017178:	461a      	mov	r2, r3
 801717a:	4b8b      	ldr	r3, [pc, #556]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801717c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017180:	f003 030f 	and.w	r3, r3, #15
 8017184:	330c      	adds	r3, #12
 8017186:	fa02 f303 	lsl.w	r3, r2, r3
 801718a:	4a88      	ldr	r2, [pc, #544]	@ (80173ac <nfcipTargetHandleRX+0x800>)
 801718c:	fba2 2303 	umull	r2, r3, r2, r3
 8017190:	0b1b      	lsrs	r3, r3, #12
 8017192:	b29a      	uxth	r2, r3
 8017194:	4b84      	ldr	r3, [pc, #528]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017196:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801719a:	4619      	mov	r1, r3
 801719c:	4b82      	ldr	r3, [pc, #520]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801719e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80171a2:	f003 030f 	and.w	r3, r3, #15
 80171a6:	330c      	adds	r3, #12
 80171a8:	fa01 f303 	lsl.w	r3, r1, r3
 80171ac:	497f      	ldr	r1, [pc, #508]	@ (80173ac <nfcipTargetHandleRX+0x800>)
 80171ae:	fba1 1303 	umull	r1, r3, r1, r3
 80171b2:	0b1b      	lsrs	r3, r3, #12
 80171b4:	3301      	adds	r3, #1
 80171b6:	08db      	lsrs	r3, r3, #3
 80171b8:	b29b      	uxth	r3, r3
 80171ba:	1ad3      	subs	r3, r2, r3
 80171bc:	b29b      	uxth	r3, r3
 80171be:	3301      	adds	r3, #1
 80171c0:	b29b      	uxth	r3, r3
 80171c2:	4618      	mov	r0, r3
 80171c4:	f7ef fd1d 	bl	8006c02 <timerCalculateTimer>
 80171c8:	4603      	mov	r3, r0
 80171ca:	4a77      	ldr	r2, [pc, #476]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80171cc:	67d3      	str	r3, [r2, #124]	@ 0x7c
                gNfcip.state = NFCIP_ST_TARG_DEP_RTOX;
 80171ce:	4b76      	ldr	r3, [pc, #472]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80171d0:	220e      	movs	r2, #14
 80171d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                
                return RFAL_ERR_BUSY;
 80171d6:	2302      	movs	r3, #2
 80171d8:	e12a      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        else
        {
            /* Unexpected S-PDU */
            nfcipLogI( " NFCIP(T) Unexpected S-PDU \r\n" );
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 80171da:	4b73      	ldr	r3, [pc, #460]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80171dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80171de:	4b72      	ldr	r3, [pc, #456]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80171e0:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 80171e4:	4b70      	ldr	r3, [pc, #448]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80171e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80171e8:	f04f 30ff 	mov.w	r0, #4294967295
 80171ec:	9002      	str	r0, [sp, #8]
 80171ee:	2004      	movs	r0, #4
 80171f0:	9001      	str	r0, [sp, #4]
 80171f2:	9300      	str	r3, [sp, #0]
 80171f4:	460b      	mov	r3, r1
 80171f6:	2100      	movs	r1, #0
 80171f8:	2000      	movs	r0, #0
 80171fa:	f7eb fbc7 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected S-PDU  */
 80171fe:	2302      	movs	r3, #2
 8017200:	e116      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            if( nfcip_PFBisSTO( gNfcip.lastPFBnATN ) )
 8017202:	bf00      	nop
    }
    
    /*******************************************************************************/
    /* Process I-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisIPDU( rxPFB ) )
 8017204:	7ebb      	ldrb	r3, [r7, #26]
 8017206:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801720a:	2b00      	cmp	r3, #0
 801720c:	f040 810f 	bne.w	801742e <nfcipTargetHandleRX+0x882>
    {
        if( gNfcip.pni != nfcip_PBF_PNI( rxPFB ) )
 8017210:	4b65      	ldr	r3, [pc, #404]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017212:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017216:	461a      	mov	r2, r3
 8017218:	7ebb      	ldrb	r3, [r7, #26]
 801721a:	f003 0303 	and.w	r3, r3, #3
 801721e:	429a      	cmp	r2, r3
 8017220:	d06e      	beq.n	8017300 <nfcipTargetHandleRX+0x754>
        {
            nfcipLogI( " NFCIP(T) Rcvd IPDU wrong PNI     curPNI: %d rxPNI: %d \r\n", gNfcip.pni, nfcip_PBF_PNI( rxPFB ) );
            
            /* Digital 1.1 16.12.3.4 - If last send was ATN and rx PNI is minus 1 */
            if( nfcip_PFBisSATN(gNfcip.lastPFB ) &&  (nfcip_PNIDec(gNfcip.pni) == nfcip_PBF_PNI( rxPFB )) ) 
 8017222:	4b61      	ldr	r3, [pc, #388]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017224:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8017228:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801722c:	2b80      	cmp	r3, #128	@ 0x80
 801722e:	d153      	bne.n	80172d8 <nfcipTargetHandleRX+0x72c>
 8017230:	4b5d      	ldr	r3, [pc, #372]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017232:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8017236:	f003 0310 	and.w	r3, r3, #16
 801723a:	2b00      	cmp	r3, #0
 801723c:	d14c      	bne.n	80172d8 <nfcipTargetHandleRX+0x72c>
 801723e:	4b5a      	ldr	r3, [pc, #360]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017240:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017244:	3b01      	subs	r3, #1
 8017246:	b2da      	uxtb	r2, r3
 8017248:	7ebb      	ldrb	r3, [r7, #26]
 801724a:	4053      	eors	r3, r2
 801724c:	b2db      	uxtb	r3, r3
 801724e:	f003 0303 	and.w	r3, r3, #3
 8017252:	2b00      	cmp	r3, #0
 8017254:	d140      	bne.n	80172d8 <nfcipTargetHandleRX+0x72c>
            {
                /* Spec says to leave current PNI as is, but will be Inc after Data Tx, remaining the same */
                gNfcip.pni = nfcip_PNIDec(gNfcip.pni);
 8017256:	4b54      	ldr	r3, [pc, #336]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017258:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801725c:	3b01      	subs	r3, #1
 801725e:	b2db      	uxtb	r3, r3
 8017260:	f003 0303 	and.w	r3, r3, #3
 8017264:	b2da      	uxtb	r2, r3
 8017266:	4b50      	ldr	r3, [pc, #320]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017268:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                
                if( nfcip_PFBisIMI( rxPFB ) )
 801726c:	7ebb      	ldrb	r3, [r7, #26]
 801726e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8017272:	2b00      	cmp	r3, #0
 8017274:	d12a      	bne.n	80172cc <nfcipTargetHandleRX+0x720>
 8017276:	7ebb      	ldrb	r3, [r7, #26]
 8017278:	f003 0310 	and.w	r3, r3, #16
 801727c:	2b00      	cmp	r3, #0
 801727e:	d025      	beq.n	80172cc <nfcipTargetHandleRX+0x720>
                {
                    nfcipLogI( " NFCIP(T) PNI = prevPNI && ATN before && chaining -> send ACK  \r\n" );
                    RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_ACK( gNfcip.pni ), gNfcip.rxBuf[rxMsgIt++] ) );
 8017280:	4b49      	ldr	r3, [pc, #292]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017282:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017286:	f003 0303 	and.w	r3, r3, #3
 801728a:	b2db      	uxtb	r3, r3
 801728c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017290:	b2d8      	uxtb	r0, r3
 8017292:	4b45      	ldr	r3, [pc, #276]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017294:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017296:	7f7b      	ldrb	r3, [r7, #29]
 8017298:	1c59      	adds	r1, r3, #1
 801729a:	7779      	strb	r1, [r7, #29]
 801729c:	4413      	add	r3, r2
 801729e:	781b      	ldrb	r3, [r3, #0]
 80172a0:	4619      	mov	r1, r3
 80172a2:	f7ff f93f 	bl	8016524 <nfcipDEPControlMsg>
 80172a6:	4603      	mov	r3, r0
 80172a8:	83fb      	strh	r3, [r7, #30]
 80172aa:	8bfb      	ldrh	r3, [r7, #30]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d001      	beq.n	80172b4 <nfcipTargetHandleRX+0x708>
 80172b0:	8bfb      	ldrh	r3, [r7, #30]
 80172b2:	e0bd      	b.n	8017430 <nfcipTargetHandleRX+0x884>
                    
                    /* Digital 1.1 16.12.3.4 (...) leave the current PNI unchanged afterwards */
                    gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 80172b4:	4b3c      	ldr	r3, [pc, #240]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80172b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80172ba:	3301      	adds	r3, #1
 80172bc:	b2db      	uxtb	r3, r3
 80172be:	f003 0303 	and.w	r3, r3, #3
 80172c2:	b2da      	uxtb	r2, r3
 80172c4:	4b38      	ldr	r3, [pc, #224]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80172c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 80172ca:	e003      	b.n	80172d4 <nfcipTargetHandleRX+0x728>
                }
                else
                {
                    nfcipLogI( " NFCIP(T) PNI = prevPNI && ATN before -> reTx last I-PDU  \r\n" );
                    gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 80172cc:	4b36      	ldr	r3, [pc, #216]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80172ce:	220f      	movs	r2, #15
 80172d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                }
                
                return RFAL_ERR_BUSY;
 80172d4:	2302      	movs	r3, #2
 80172d6:	e0ab      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            }
                        
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 80172d8:	4b33      	ldr	r3, [pc, #204]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80172da:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80172dc:	4b32      	ldr	r3, [pc, #200]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80172de:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 80172e2:	4b31      	ldr	r3, [pc, #196]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 80172e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80172e6:	f04f 30ff 	mov.w	r0, #4294967295
 80172ea:	9002      	str	r0, [sp, #8]
 80172ec:	2004      	movs	r0, #4
 80172ee:	9001      	str	r0, [sp, #4]
 80172f0:	9300      	str	r3, [sp, #0]
 80172f2:	460b      	mov	r3, r1
 80172f4:	2100      	movs	r1, #0
 80172f6:	2000      	movs	r0, #0
 80172f8:	f7eb fb48 	bl	800298c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;            /* RFAL_ERR_PROTO - Ignore bad PNI value  */
 80172fc:	2302      	movs	r3, #2
 80172fe:	e097      	b.n	8017430 <nfcipTargetHandleRX+0x884>
        nfcipLogD( " NFCIP(T) Rcvd IPDU OK PNI: %d  \r\n", gNfcip.pni );
        
        /*******************************************************************************/
        /* Successful data exchange                                                    */
        /*******************************************************************************/
        *outActRxLen  = ((uint16_t)nfcDepLen - RFAL_NFCDEP_DEP_HEADER - (uint16_t)optHdrLen);
 8017300:	7efb      	ldrb	r3, [r7, #27]
 8017302:	b29a      	uxth	r2, r3
 8017304:	7f3b      	ldrb	r3, [r7, #28]
 8017306:	b29b      	uxth	r3, r3
 8017308:	1ad3      	subs	r3, r2, r3
 801730a:	b29b      	uxth	r3, r3
 801730c:	3b04      	subs	r3, #4
 801730e:	b29a      	uxth	r2, r3
 8017310:	68bb      	ldr	r3, [r7, #8]
 8017312:	801a      	strh	r2, [r3, #0]
        
        nfcipClearCounters();
 8017314:	f7ff f966 	bl	80165e4 <nfcipClearCounters>

        if( (&gNfcip.rxBuf[gNfcip.rxBufPaylPos] != &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen]) && (*outActRxLen > 0U) )
 8017318:	4b23      	ldr	r3, [pc, #140]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801731a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 801731e:	461a      	mov	r2, r3
 8017320:	7f3b      	ldrb	r3, [r7, #28]
 8017322:	3304      	adds	r3, #4
 8017324:	429a      	cmp	r2, r3
 8017326:	d013      	beq.n	8017350 <nfcipTargetHandleRX+0x7a4>
 8017328:	68bb      	ldr	r3, [r7, #8]
 801732a:	881b      	ldrh	r3, [r3, #0]
 801732c:	2b00      	cmp	r3, #0
 801732e:	d00f      	beq.n	8017350 <nfcipTargetHandleRX+0x7a4>
        {
            RFAL_MEMMOVE( &gNfcip.rxBuf[gNfcip.rxBufPaylPos], &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen], *outActRxLen );
 8017330:	4b1d      	ldr	r3, [pc, #116]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017332:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017334:	4a1c      	ldr	r2, [pc, #112]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017336:	f892 2071 	ldrb.w	r2, [r2, #113]	@ 0x71
 801733a:	1898      	adds	r0, r3, r2
 801733c:	4b1a      	ldr	r3, [pc, #104]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 801733e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017340:	7f3b      	ldrb	r3, [r7, #28]
 8017342:	3304      	adds	r3, #4
 8017344:	18d1      	adds	r1, r2, r3
 8017346:	68bb      	ldr	r3, [r7, #8]
 8017348:	881b      	ldrh	r3, [r3, #0]
 801734a:	461a      	mov	r2, r3
 801734c:	f005 f860 	bl	801c410 <memmove>
        
        
        /*******************************************************************************/
        /* Check if Initiator is indicating chaining MI                                */
        /*******************************************************************************/
        if( nfcip_PFBisIMI( rxPFB ) )
 8017350:	7ebb      	ldrb	r3, [r7, #26]
 8017352:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8017356:	2b00      	cmp	r3, #0
 8017358:	d137      	bne.n	80173ca <nfcipTargetHandleRX+0x81e>
 801735a:	7ebb      	ldrb	r3, [r7, #26]
 801735c:	f003 0310 	and.w	r3, r3, #16
 8017360:	2b00      	cmp	r3, #0
 8017362:	d032      	beq.n	80173ca <nfcipTargetHandleRX+0x81e>
        {
            gNfcip.isRxChaining = true;
 8017364:	4b10      	ldr	r3, [pc, #64]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017366:	2201      	movs	r2, #1
 8017368:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            *outIsChaining      = true;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	2201      	movs	r2, #1
 8017370:	701a      	strb	r2, [r3, #0]
            
            nfcipLogD( " NFCIP(T) Rcvd IPDU OK w MI -> ACK \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_ACK( gNfcip.pni ), gNfcip.rxBuf[rxMsgIt++] ) );
 8017372:	4b0d      	ldr	r3, [pc, #52]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017374:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017378:	f003 0303 	and.w	r3, r3, #3
 801737c:	b2db      	uxtb	r3, r3
 801737e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017382:	b2d8      	uxtb	r0, r3
 8017384:	4b08      	ldr	r3, [pc, #32]	@ (80173a8 <nfcipTargetHandleRX+0x7fc>)
 8017386:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017388:	7f7b      	ldrb	r3, [r7, #29]
 801738a:	1c59      	adds	r1, r3, #1
 801738c:	7779      	strb	r1, [r7, #29]
 801738e:	4413      	add	r3, r2
 8017390:	781b      	ldrb	r3, [r3, #0]
 8017392:	4619      	mov	r1, r3
 8017394:	f7ff f8c6 	bl	8016524 <nfcipDEPControlMsg>
 8017398:	4603      	mov	r3, r0
 801739a:	83fb      	strh	r3, [r7, #30]
 801739c:	8bfb      	ldrh	r3, [r7, #30]
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d006      	beq.n	80173b0 <nfcipTargetHandleRX+0x804>
 80173a2:	8bfb      	ldrh	r3, [r7, #30]
 80173a4:	e044      	b.n	8017430 <nfcipTargetHandleRX+0x884>
 80173a6:	bf00      	nop
 80173a8:	200038fc 	.word	0x200038fc
 80173ac:	4d542005 	.word	0x4d542005
            
            gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 80173b0:	4b21      	ldr	r3, [pc, #132]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 80173b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80173b6:	3301      	adds	r3, #1
 80173b8:	b2db      	uxtb	r3, r3
 80173ba:	f003 0303 	and.w	r3, r3, #3
 80173be:	b2da      	uxtb	r2, r3
 80173c0:	4b1d      	ldr	r3, [pc, #116]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 80173c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            
            return RFAL_ERR_AGAIN;  /* Send Again signalling to run again, but some chaining data has arrived*/
 80173c6:	230d      	movs	r3, #13
 80173c8:	e032      	b.n	8017430 <nfcipTargetHandleRX+0x884>
            }
            
            /*******************************************************************************/
            /* Reception done, send to DH and start RTOX timer                             */
            /*******************************************************************************/
            nfcipTimerStart( gNfcip.RTOXTimer, nfcipRTOXAdjust( nfcipConv1FcToMs( rfalNfcDepWT2RWT( gNfcip.cfg.to ) )) );
 80173ca:	4b1b      	ldr	r3, [pc, #108]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 80173cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80173d0:	f003 030f 	and.w	r3, r3, #15
 80173d4:	330c      	adds	r3, #12
 80173d6:	2201      	movs	r2, #1
 80173d8:	fa02 f303 	lsl.w	r3, r2, r3
 80173dc:	4a17      	ldr	r2, [pc, #92]	@ (801743c <nfcipTargetHandleRX+0x890>)
 80173de:	fba2 2303 	umull	r2, r3, r2, r3
 80173e2:	0b1b      	lsrs	r3, r3, #12
 80173e4:	b29a      	uxth	r2, r3
 80173e6:	4b14      	ldr	r3, [pc, #80]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 80173e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80173ec:	f003 030f 	and.w	r3, r3, #15
 80173f0:	330c      	adds	r3, #12
 80173f2:	2101      	movs	r1, #1
 80173f4:	fa01 f303 	lsl.w	r3, r1, r3
 80173f8:	4910      	ldr	r1, [pc, #64]	@ (801743c <nfcipTargetHandleRX+0x890>)
 80173fa:	fba1 1303 	umull	r1, r3, r1, r3
 80173fe:	0b1b      	lsrs	r3, r3, #12
 8017400:	3301      	adds	r3, #1
 8017402:	08db      	lsrs	r3, r3, #3
 8017404:	b29b      	uxth	r3, r3
 8017406:	1ad3      	subs	r3, r2, r3
 8017408:	b29b      	uxth	r3, r3
 801740a:	3301      	adds	r3, #1
 801740c:	b29b      	uxth	r3, r3
 801740e:	4618      	mov	r0, r3
 8017410:	f7ef fbf7 	bl	8006c02 <timerCalculateTimer>
 8017414:	4603      	mov	r3, r0
 8017416:	4a08      	ldr	r2, [pc, #32]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 8017418:	67d3      	str	r3, [r2, #124]	@ 0x7c
            gNfcip.state = NFCIP_ST_TARG_DEP_RTOX;
 801741a:	4b07      	ldr	r3, [pc, #28]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 801741c:	220e      	movs	r2, #14
 801741e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            
            gNfcip.isRxChaining = false;
 8017422:	4b05      	ldr	r3, [pc, #20]	@ (8017438 <nfcipTargetHandleRX+0x88c>)
 8017424:	2200      	movs	r2, #0
 8017426:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            ret = RFAL_ERR_NONE;                            /* Data exchange done */
 801742a:	2300      	movs	r3, #0
 801742c:	83fb      	strh	r3, [r7, #30]
        }
    }
    return ret;
 801742e:	8bfb      	ldrh	r3, [r7, #30]
}
 8017430:	4618      	mov	r0, r3
 8017432:	3720      	adds	r7, #32
 8017434:	46bd      	mov	sp, r7
 8017436:	bd80      	pop	{r7, pc}
 8017438:	200038fc 	.word	0x200038fc
 801743c:	4d542005 	.word	0x4d542005

08017440 <nfcipTx>:


/*******************************************************************************/
static ReturnCode nfcipTx( rfalNfcDepCmd cmd, uint8_t* txBuf, uint8_t *paylBuf, uint16_t paylLen, uint8_t pfbData, uint32_t fwt )
{
 8017440:	b580      	push	{r7, lr}
 8017442:	b088      	sub	sp, #32
 8017444:	af00      	add	r7, sp, #0
 8017446:	60b9      	str	r1, [r7, #8]
 8017448:	607a      	str	r2, [r7, #4]
 801744a:	461a      	mov	r2, r3
 801744c:	4603      	mov	r3, r0
 801744e:	73fb      	strb	r3, [r7, #15]
 8017450:	4613      	mov	r3, r2
 8017452:	81bb      	strh	r3, [r7, #12]
    uint8_t *txBlock;
    uint8_t *payloadBuf;
    uint8_t  pfb;
    
   
    if( txBuf == NULL )
 8017454:	68bb      	ldr	r3, [r7, #8]
 8017456:	2b00      	cmp	r3, #0
 8017458:	d101      	bne.n	801745e <nfcipTx+0x1e>
    {
        return RFAL_ERR_PARAM;
 801745a:	2307      	movs	r3, #7
 801745c:	e177      	b.n	801774e <nfcipTx+0x30e>
    }
    

    payloadBuf = paylBuf;                                               /* MISRA 17.8: Use intermediate variable */
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	617b      	str	r3, [r7, #20]
    
    if( (paylLen == 0U) || (payloadBuf == NULL) )
 8017462:	89bb      	ldrh	r3, [r7, #12]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d002      	beq.n	801746e <nfcipTx+0x2e>
 8017468:	697b      	ldr	r3, [r7, #20]
 801746a:	2b00      	cmp	r3, #0
 801746c:	d102      	bne.n	8017474 <nfcipTx+0x34>
    {
        payloadBuf = (uint8_t*) &txBuf[RFAL_NFCDEP_DEPREQ_HEADER_LEN];  /* If not a DEP (no Data) ensure enough space for header */
 801746e:	68bb      	ldr	r3, [r7, #8]
 8017470:	3305      	adds	r3, #5
 8017472:	617b      	str	r3, [r7, #20]
    }
    
    
    txBufIt  = 0;
 8017474:	2300      	movs	r3, #0
 8017476:	83fb      	strh	r3, [r7, #30]
    pfb      = pfbData;                                                 /* MISRA 17.8: Use intermediate variable */
 8017478:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801747c:	74fb      	strb	r3, [r7, #19]
    
    txBlock  = payloadBuf;                                              /* Point to beginning of the Data, and go backwards     */    
 801747e:	697b      	ldr	r3, [r7, #20]
 8017480:	61bb      	str	r3, [r7, #24]
        
    
    gNfcip.lastCmd = (uint8_t)cmd;                                      /* Store last cmd sent    */
 8017482:	4aa0      	ldr	r2, [pc, #640]	@ (8017704 <nfcipTx+0x2c4>)
 8017484:	7bfb      	ldrb	r3, [r7, #15]
 8017486:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
    gNfcip.lastPFB = NFCIP_PFB_INVALID;                                 /* Reset last pfb sent    */
 801748a:	4b9e      	ldr	r3, [pc, #632]	@ (8017704 <nfcipTx+0x2c4>)
 801748c:	22ff      	movs	r2, #255	@ 0xff
 801748e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    
    /*******************************************************************************/
    /* Compute outgoing NFCIP message                                              */
    /*******************************************************************************/
    switch( cmd )
 8017492:	7bfb      	ldrb	r3, [r7, #15]
 8017494:	2b0b      	cmp	r3, #11
 8017496:	f200 8120 	bhi.w	80176da <nfcipTx+0x29a>
 801749a:	a201      	add	r2, pc, #4	@ (adr r2, 80174a0 <nfcipTx+0x60>)
 801749c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80174a0:	080174d1 	.word	0x080174d1
 80174a4:	080174d1 	.word	0x080174d1
 80174a8:	080175c5 	.word	0x080175c5
 80174ac:	080175fb 	.word	0x080175fb
 80174b0:	080175fb 	.word	0x080175fb
 80174b4:	080175fb 	.word	0x080175fb
 80174b8:	08017623 	.word	0x08017623
 80174bc:	08017623 	.word	0x08017623
 80174c0:	0801760b 	.word	0x0801760b
 80174c4:	0801760b 	.word	0x0801760b
 80174c8:	0801760b 	.word	0x0801760b
 80174cc:	0801760b 	.word	0x0801760b
    {
        /*******************************************************************************/
        case NFCIP_CMD_ATR_RES:
        case NFCIP_CMD_ATR_REQ:
            
            rfalNfcDepSetNFCID( payloadBuf, gNfcip.cfg.nfcid, gNfcip.cfg.nfcidLen );    /* NFCID */
 80174d0:	220a      	movs	r2, #10
 80174d2:	2100      	movs	r1, #0
 80174d4:	6978      	ldr	r0, [r7, #20]
 80174d6:	f004 ffb5 	bl	801c444 <memset>
 80174da:	4b8a      	ldr	r3, [pc, #552]	@ (8017704 <nfcipTx+0x2c4>)
 80174dc:	7c5b      	ldrb	r3, [r3, #17]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	d006      	beq.n	80174f0 <nfcipTx+0xb0>
 80174e2:	4b88      	ldr	r3, [pc, #544]	@ (8017704 <nfcipTx+0x2c4>)
 80174e4:	7c5b      	ldrb	r3, [r3, #17]
 80174e6:	461a      	mov	r2, r3
 80174e8:	4987      	ldr	r1, [pc, #540]	@ (8017708 <nfcipTx+0x2c8>)
 80174ea:	6978      	ldr	r0, [r7, #20]
 80174ec:	f004 ffde 	bl	801c4ac <memcpy>
            txBufIt += RFAL_NFCDEP_NFCID3_LEN;
 80174f0:	8bfb      	ldrh	r3, [r7, #30]
 80174f2:	330a      	adds	r3, #10
 80174f4:	83fb      	strh	r3, [r7, #30]
            
            payloadBuf[txBufIt++] = gNfcip.cfg.did;                                     /* DID   */
 80174f6:	8bfb      	ldrh	r3, [r7, #30]
 80174f8:	1c5a      	adds	r2, r3, #1
 80174fa:	83fa      	strh	r2, [r7, #30]
 80174fc:	461a      	mov	r2, r3
 80174fe:	697b      	ldr	r3, [r7, #20]
 8017500:	4413      	add	r3, r2
 8017502:	4a80      	ldr	r2, [pc, #512]	@ (8017704 <nfcipTx+0x2c4>)
 8017504:	78d2      	ldrb	r2, [r2, #3]
 8017506:	701a      	strb	r2, [r3, #0]
            payloadBuf[txBufIt++] = gNfcip.cfg.bs;                                      /* BS    */
 8017508:	8bfb      	ldrh	r3, [r7, #30]
 801750a:	1c5a      	adds	r2, r3, #1
 801750c:	83fa      	strh	r2, [r7, #30]
 801750e:	461a      	mov	r2, r3
 8017510:	697b      	ldr	r3, [r7, #20]
 8017512:	4413      	add	r3, r2
 8017514:	4a7b      	ldr	r2, [pc, #492]	@ (8017704 <nfcipTx+0x2c4>)
 8017516:	7952      	ldrb	r2, [r2, #5]
 8017518:	701a      	strb	r2, [r3, #0]
            payloadBuf[txBufIt++] = gNfcip.cfg.br;                                      /* BR    */
 801751a:	8bfb      	ldrh	r3, [r7, #30]
 801751c:	1c5a      	adds	r2, r3, #1
 801751e:	83fa      	strh	r2, [r7, #30]
 8017520:	461a      	mov	r2, r3
 8017522:	697b      	ldr	r3, [r7, #20]
 8017524:	4413      	add	r3, r2
 8017526:	4a77      	ldr	r2, [pc, #476]	@ (8017704 <nfcipTx+0x2c4>)
 8017528:	7992      	ldrb	r2, [r2, #6]
 801752a:	701a      	strb	r2, [r3, #0]
            
            if( cmd == NFCIP_CMD_ATR_RES )
 801752c:	7bfb      	ldrb	r3, [r7, #15]
 801752e:	2b01      	cmp	r3, #1
 8017530:	d109      	bne.n	8017546 <nfcipTx+0x106>
            {
                payloadBuf[txBufIt++] = gNfcip.cfg.to;                                  /* ATR_RES[ TO ] */
 8017532:	8bfb      	ldrh	r3, [r7, #30]
 8017534:	1c5a      	adds	r2, r3, #1
 8017536:	83fa      	strh	r2, [r7, #30]
 8017538:	461a      	mov	r2, r3
 801753a:	697b      	ldr	r3, [r7, #20]
 801753c:	4413      	add	r3, r2
 801753e:	4a71      	ldr	r2, [pc, #452]	@ (8017704 <nfcipTx+0x2c4>)
 8017540:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8017544:	701a      	strb	r2, [r3, #0]
            }
                                    
            if( gNfcip.cfg.gbLen > 0U)
 8017546:	4b6f      	ldr	r3, [pc, #444]	@ (8017704 <nfcipTx+0x2c4>)
 8017548:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801754c:	2b00      	cmp	r3, #0
 801754e:	d023      	beq.n	8017598 <nfcipTx+0x158>
            {
                payloadBuf[txBufIt++] = nfcip_PPwGB( gNfcip.cfg.lr );                   /* PP signalling GB  */
 8017550:	4b6c      	ldr	r3, [pc, #432]	@ (8017704 <nfcipTx+0x2c4>)
 8017552:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017556:	011b      	lsls	r3, r3, #4
 8017558:	b2db      	uxtb	r3, r3
 801755a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801755e:	b2da      	uxtb	r2, r3
 8017560:	8bfb      	ldrh	r3, [r7, #30]
 8017562:	1c59      	adds	r1, r3, #1
 8017564:	83f9      	strh	r1, [r7, #30]
 8017566:	4619      	mov	r1, r3
 8017568:	697b      	ldr	r3, [r7, #20]
 801756a:	440b      	add	r3, r1
 801756c:	f042 0202 	orr.w	r2, r2, #2
 8017570:	b2d2      	uxtb	r2, r2
 8017572:	701a      	strb	r2, [r3, #0]
                RFAL_MEMCPY( &payloadBuf[txBufIt], gNfcip.cfg.gb, gNfcip.cfg.gbLen );     /* set General Bytes */
 8017574:	8bfb      	ldrh	r3, [r7, #30]
 8017576:	697a      	ldr	r2, [r7, #20]
 8017578:	4413      	add	r3, r2
 801757a:	4a62      	ldr	r2, [pc, #392]	@ (8017704 <nfcipTx+0x2c4>)
 801757c:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8017580:	4962      	ldr	r1, [pc, #392]	@ (801770c <nfcipTx+0x2cc>)
 8017582:	4618      	mov	r0, r3
 8017584:	f004 ff92 	bl	801c4ac <memcpy>
                txBufIt += gNfcip.cfg.gbLen;
 8017588:	4b5e      	ldr	r3, [pc, #376]	@ (8017704 <nfcipTx+0x2c4>)
 801758a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801758e:	461a      	mov	r2, r3
 8017590:	8bfb      	ldrh	r3, [r7, #30]
 8017592:	4413      	add	r3, r2
 8017594:	83fb      	strh	r3, [r7, #30]
 8017596:	e00e      	b.n	80175b6 <nfcipTx+0x176>
            }
            else
            {
                payloadBuf[txBufIt++] = rfalNfcDepLR2PP( gNfcip.cfg.lr );               /* PP without GB     */
 8017598:	4b5a      	ldr	r3, [pc, #360]	@ (8017704 <nfcipTx+0x2c4>)
 801759a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801759e:	011b      	lsls	r3, r3, #4
 80175a0:	b2da      	uxtb	r2, r3
 80175a2:	8bfb      	ldrh	r3, [r7, #30]
 80175a4:	1c59      	adds	r1, r3, #1
 80175a6:	83f9      	strh	r1, [r7, #30]
 80175a8:	4619      	mov	r1, r3
 80175aa:	697b      	ldr	r3, [r7, #20]
 80175ac:	440b      	add	r3, r1
 80175ae:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 80175b2:	b2d2      	uxtb	r2, r2
 80175b4:	701a      	strb	r2, [r3, #0]
            }
            
            if( (txBufIt + RFAL_NFCDEP_CMDTYPE_LEN + RFAL_NFCDEP_CMD_LEN) > RFAL_NFCDEP_ATRREQ_MAX_LEN )   /* Check max ATR length (ATR_REQ = ATR_RES)*/
 80175b6:	8bfb      	ldrh	r3, [r7, #30]
 80175b8:	3302      	adds	r3, #2
 80175ba:	2b40      	cmp	r3, #64	@ 0x40
 80175bc:	f240 808f 	bls.w	80176de <nfcipTx+0x29e>
            {
                return RFAL_ERR_PARAM;
 80175c0:	2307      	movs	r3, #7
 80175c2:	e0c4      	b.n	801774e <nfcipTx+0x30e>
            break;
            
        /*******************************************************************************/
        case NFCIP_CMD_WUP_REQ:                               /* ISO 18092 - 12.5.2.1 */
            
            rfalNfcDepSetNFCID( (payloadBuf), gNfcip.cfg.nfcid, gNfcip.cfg.nfcidLen );   /* NFCID */
 80175c4:	220a      	movs	r2, #10
 80175c6:	2100      	movs	r1, #0
 80175c8:	6978      	ldr	r0, [r7, #20]
 80175ca:	f004 ff3b 	bl	801c444 <memset>
 80175ce:	4b4d      	ldr	r3, [pc, #308]	@ (8017704 <nfcipTx+0x2c4>)
 80175d0:	7c5b      	ldrb	r3, [r3, #17]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d006      	beq.n	80175e4 <nfcipTx+0x1a4>
 80175d6:	4b4b      	ldr	r3, [pc, #300]	@ (8017704 <nfcipTx+0x2c4>)
 80175d8:	7c5b      	ldrb	r3, [r3, #17]
 80175da:	461a      	mov	r2, r3
 80175dc:	494a      	ldr	r1, [pc, #296]	@ (8017708 <nfcipTx+0x2c8>)
 80175de:	6978      	ldr	r0, [r7, #20]
 80175e0:	f004 ff64 	bl	801c4ac <memcpy>
            txBufIt += RFAL_NFCDEP_NFCID3_LEN;
 80175e4:	8bfb      	ldrh	r3, [r7, #30]
 80175e6:	330a      	adds	r3, #10
 80175e8:	83fb      	strh	r3, [r7, #30]
            
            *(--txBlock) = gNfcip.cfg.did;                                               /* DID   */
 80175ea:	69bb      	ldr	r3, [r7, #24]
 80175ec:	3b01      	subs	r3, #1
 80175ee:	61bb      	str	r3, [r7, #24]
 80175f0:	4b44      	ldr	r3, [pc, #272]	@ (8017704 <nfcipTx+0x2c4>)
 80175f2:	78da      	ldrb	r2, [r3, #3]
 80175f4:	69bb      	ldr	r3, [r7, #24]
 80175f6:	701a      	strb	r2, [r3, #0]
            break;
 80175f8:	e076      	b.n	80176e8 <nfcipTx+0x2a8>
        /*******************************************************************************/
        case NFCIP_CMD_WUP_RES:                               /* ISO 18092 - 12.5.2.2 */
        case NFCIP_CMD_PSL_REQ:
        case NFCIP_CMD_PSL_RES:
            
            *(--txBlock) = gNfcip.cfg.did;                                               /* DID   */
 80175fa:	69bb      	ldr	r3, [r7, #24]
 80175fc:	3b01      	subs	r3, #1
 80175fe:	61bb      	str	r3, [r7, #24]
 8017600:	4b40      	ldr	r3, [pc, #256]	@ (8017704 <nfcipTx+0x2c4>)
 8017602:	78da      	ldrb	r2, [r3, #3]
 8017604:	69bb      	ldr	r3, [r7, #24]
 8017606:	701a      	strb	r2, [r3, #0]
            break;
 8017608:	e06e      	b.n	80176e8 <nfcipTx+0x2a8>
        case NFCIP_CMD_RLS_RES:
        case NFCIP_CMD_DSL_REQ:
        case NFCIP_CMD_DSL_RES:
            
            /* Digital 1.0 - 14.8.1.1 & 14.9.1.1 & 14.10.1.1 Only add DID if not 0 */
            if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO )
 801760a:	4b3e      	ldr	r3, [pc, #248]	@ (8017704 <nfcipTx+0x2c4>)
 801760c:	78db      	ldrb	r3, [r3, #3]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d067      	beq.n	80176e2 <nfcipTx+0x2a2>
            {
                *(--txBlock) = gNfcip.cfg.did;                                           /* DID   */
 8017612:	69bb      	ldr	r3, [r7, #24]
 8017614:	3b01      	subs	r3, #1
 8017616:	61bb      	str	r3, [r7, #24]
 8017618:	4b3a      	ldr	r3, [pc, #232]	@ (8017704 <nfcipTx+0x2c4>)
 801761a:	78da      	ldrb	r2, [r3, #3]
 801761c:	69bb      	ldr	r3, [r7, #24]
 801761e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8017620:	e05f      	b.n	80176e2 <nfcipTx+0x2a2>
        /*******************************************************************************/
        case NFCIP_CMD_DEP_REQ:
        case NFCIP_CMD_DEP_RES:
            
            /* Compute optional PFB bits */
            if (gNfcip.cfg.did != RFAL_NFCDEP_DID_NO)                {   pfb |= NFCIP_PFB_DID_BIT;       }
 8017622:	4b38      	ldr	r3, [pc, #224]	@ (8017704 <nfcipTx+0x2c4>)
 8017624:	78db      	ldrb	r3, [r3, #3]
 8017626:	2b00      	cmp	r3, #0
 8017628:	d003      	beq.n	8017632 <nfcipTx+0x1f2>
 801762a:	7cfb      	ldrb	r3, [r7, #19]
 801762c:	f043 0304 	orr.w	r3, r3, #4
 8017630:	74fb      	strb	r3, [r7, #19]
            if (gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO)                {   pfb |= NFCIP_PFB_NAD_BIT;       }
 8017632:	4b34      	ldr	r3, [pc, #208]	@ (8017704 <nfcipTx+0x2c4>)
 8017634:	791b      	ldrb	r3, [r3, #4]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d003      	beq.n	8017642 <nfcipTx+0x202>
 801763a:	7cfb      	ldrb	r3, [r7, #19]
 801763c:	f043 0308 	orr.w	r3, r3, #8
 8017640:	74fb      	strb	r3, [r7, #19]
            if ((gNfcip.isTxChaining) && (nfcip_PFBisIPDU(pfb)) )    {   pfb |= NFCIP_PFB_MI_BIT;        }
 8017642:	4b30      	ldr	r3, [pc, #192]	@ (8017704 <nfcipTx+0x2c4>)
 8017644:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8017648:	2b00      	cmp	r3, #0
 801764a:	d008      	beq.n	801765e <nfcipTx+0x21e>
 801764c:	7cfb      	ldrb	r3, [r7, #19]
 801764e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8017652:	2b00      	cmp	r3, #0
 8017654:	d103      	bne.n	801765e <nfcipTx+0x21e>
 8017656:	7cfb      	ldrb	r3, [r7, #19]
 8017658:	f043 0310 	orr.w	r3, r3, #16
 801765c:	74fb      	strb	r3, [r7, #19]
            
            /* Store PFB for future handling */
            gNfcip.lastPFB       = pfb;                                                  /* store PFB sent */
 801765e:	4a29      	ldr	r2, [pc, #164]	@ (8017704 <nfcipTx+0x2c4>)
 8017660:	7cfb      	ldrb	r3, [r7, #19]
 8017662:	f882 3053 	strb.w	r3, [r2, #83]	@ 0x53
            
            if( !nfcip_PFBisSATN(pfb) )
 8017666:	7cfb      	ldrb	r3, [r7, #19]
 8017668:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801766c:	2b80      	cmp	r3, #128	@ 0x80
 801766e:	d104      	bne.n	801767a <nfcipTx+0x23a>
 8017670:	7cfb      	ldrb	r3, [r7, #19]
 8017672:	f003 0310 	and.w	r3, r3, #16
 8017676:	2b00      	cmp	r3, #0
 8017678:	d003      	beq.n	8017682 <nfcipTx+0x242>
            {
                gNfcip.lastPFBnATN   = pfb;                                              /* store last PFB different then ATN */
 801767a:	4a22      	ldr	r2, [pc, #136]	@ (8017704 <nfcipTx+0x2c4>)
 801767c:	7cfb      	ldrb	r3, [r7, #19]
 801767e:	f882 3054 	strb.w	r3, [r2, #84]	@ 0x54
            }
            
            
            /* Add NAD if it is to be supported */
            if( gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO )      
 8017682:	4b20      	ldr	r3, [pc, #128]	@ (8017704 <nfcipTx+0x2c4>)
 8017684:	791b      	ldrb	r3, [r3, #4]
 8017686:	2b00      	cmp	r3, #0
 8017688:	d006      	beq.n	8017698 <nfcipTx+0x258>
            {
                *(--txBlock) = gNfcip.cfg.nad;                                           /* NAD   */
 801768a:	69bb      	ldr	r3, [r7, #24]
 801768c:	3b01      	subs	r3, #1
 801768e:	61bb      	str	r3, [r7, #24]
 8017690:	4b1c      	ldr	r3, [pc, #112]	@ (8017704 <nfcipTx+0x2c4>)
 8017692:	791a      	ldrb	r2, [r3, #4]
 8017694:	69bb      	ldr	r3, [r7, #24]
 8017696:	701a      	strb	r2, [r3, #0]
            }
            
            /* Digital 1.0 - 14.8.1.1 & 14.8.1.1 Only add DID if not 0 */
            if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO )
 8017698:	4b1a      	ldr	r3, [pc, #104]	@ (8017704 <nfcipTx+0x2c4>)
 801769a:	78db      	ldrb	r3, [r3, #3]
 801769c:	2b00      	cmp	r3, #0
 801769e:	d006      	beq.n	80176ae <nfcipTx+0x26e>
            {
                *(--txBlock) = gNfcip.cfg.did;                                           /* DID   */
 80176a0:	69bb      	ldr	r3, [r7, #24]
 80176a2:	3b01      	subs	r3, #1
 80176a4:	61bb      	str	r3, [r7, #24]
 80176a6:	4b17      	ldr	r3, [pc, #92]	@ (8017704 <nfcipTx+0x2c4>)
 80176a8:	78da      	ldrb	r2, [r3, #3]
 80176aa:	69bb      	ldr	r3, [r7, #24]
 80176ac:	701a      	strb	r2, [r3, #0]
            }
            
            *(--txBlock) = pfb;                                                          /* PFB */
 80176ae:	69bb      	ldr	r3, [r7, #24]
 80176b0:	3b01      	subs	r3, #1
 80176b2:	61bb      	str	r3, [r7, #24]
 80176b4:	69bb      	ldr	r3, [r7, #24]
 80176b6:	7cfa      	ldrb	r2, [r7, #19]
 80176b8:	701a      	strb	r2, [r3, #0]
                        
            
            /* NCI 1.0 - Check if Empty frames are allowed */
            if( (paylLen == 0U) && nfcipIsEmptyDEPDisabled(gNfcip.cfg.oper) && nfcip_PFBisIPDU(pfb) )
 80176ba:	89bb      	ldrh	r3, [r7, #12]
 80176bc:	2b00      	cmp	r3, #0
 80176be:	d112      	bne.n	80176e6 <nfcipTx+0x2a6>
 80176c0:	4b10      	ldr	r3, [pc, #64]	@ (8017704 <nfcipTx+0x2c4>)
 80176c2:	789b      	ldrb	r3, [r3, #2]
 80176c4:	f003 0304 	and.w	r3, r3, #4
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	d00c      	beq.n	80176e6 <nfcipTx+0x2a6>
 80176cc:	7cfb      	ldrb	r3, [r7, #19]
 80176ce:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80176d2:	2b00      	cmp	r3, #0
 80176d4:	d107      	bne.n	80176e6 <nfcipTx+0x2a6>
            {
                return RFAL_ERR_PARAM;
 80176d6:	2307      	movs	r3, #7
 80176d8:	e039      	b.n	801774e <nfcipTx+0x30e>
            }
            break;

        /*******************************************************************************/
        default:
            return RFAL_ERR_PARAM;
 80176da:	2307      	movs	r3, #7
 80176dc:	e037      	b.n	801774e <nfcipTx+0x30e>
            break;
 80176de:	bf00      	nop
 80176e0:	e002      	b.n	80176e8 <nfcipTx+0x2a8>
            break;
 80176e2:	bf00      	nop
 80176e4:	e000      	b.n	80176e8 <nfcipTx+0x2a8>
            break;
 80176e6:	bf00      	nop
    }
    
    /*******************************************************************************/
    /* Prepend Header                                                              */
    /*******************************************************************************/    
    *(--txBlock) = (uint8_t)cmd;                                                         /* CMD     */
 80176e8:	69bb      	ldr	r3, [r7, #24]
 80176ea:	3b01      	subs	r3, #1
 80176ec:	61bb      	str	r3, [r7, #24]
 80176ee:	69bb      	ldr	r3, [r7, #24]
 80176f0:	7bfa      	ldrb	r2, [r7, #15]
 80176f2:	701a      	strb	r2, [r3, #0]
    *(--txBlock) = (uint8_t)( nfcipCmdIsReq(cmd) ? NFCIP_REQ : NFCIP_RES );              /* CMDType */
 80176f4:	7bfb      	ldrb	r3, [r7, #15]
 80176f6:	f003 0301 	and.w	r3, r3, #1
 80176fa:	b2db      	uxtb	r3, r3
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d107      	bne.n	8017710 <nfcipTx+0x2d0>
 8017700:	22d4      	movs	r2, #212	@ 0xd4
 8017702:	e006      	b.n	8017712 <nfcipTx+0x2d2>
 8017704:	200038fc 	.word	0x200038fc
 8017708:	20003903 	.word	0x20003903
 801770c:	2000390e 	.word	0x2000390e
 8017710:	22d5      	movs	r2, #213	@ 0xd5
 8017712:	69bb      	ldr	r3, [r7, #24]
 8017714:	3b01      	subs	r3, #1
 8017716:	61bb      	str	r3, [r7, #24]
 8017718:	69bb      	ldr	r3, [r7, #24]
 801771a:	701a      	strb	r2, [r3, #0]
        
    
    txBufIt += paylLen + (uint16_t)((uintptr_t)payloadBuf - (uintptr_t)txBlock);         /* Calculate overall buffer size */
 801771c:	697a      	ldr	r2, [r7, #20]
 801771e:	69bb      	ldr	r3, [r7, #24]
 8017720:	1ad3      	subs	r3, r2, r3
 8017722:	b29a      	uxth	r2, r3
 8017724:	89bb      	ldrh	r3, [r7, #12]
 8017726:	4413      	add	r3, r2
 8017728:	b29a      	uxth	r2, r3
 801772a:	8bfb      	ldrh	r3, [r7, #30]
 801772c:	4413      	add	r3, r2
 801772e:	83fb      	strh	r3, [r7, #30]
    
    
    if( txBufIt > gNfcip.fsc )                                                           /* Check if msg length violates the maximum payload size FSC */
 8017730:	4b09      	ldr	r3, [pc, #36]	@ (8017758 <nfcipTx+0x318>)
 8017732:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8017736:	8bfa      	ldrh	r2, [r7, #30]
 8017738:	429a      	cmp	r2, r3
 801773a:	d901      	bls.n	8017740 <nfcipTx+0x300>
    {
        return RFAL_ERR_NOTSUPP;
 801773c:	2318      	movs	r3, #24
 801773e:	e006      	b.n	801774e <nfcipTx+0x30e>
    }
        
    /*******************************************************************************/
    return nfcipDataTx( txBlock, txBufIt, fwt );
 8017740:	8bfb      	ldrh	r3, [r7, #30]
 8017742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017744:	4619      	mov	r1, r3
 8017746:	69b8      	ldr	r0, [r7, #24]
 8017748:	f000 feb6 	bl	80184b8 <nfcipDataTx>
 801774c:	4603      	mov	r3, r0
}
 801774e:	4618      	mov	r0, r3
 8017750:	3720      	adds	r7, #32
 8017752:	46bd      	mov	sp, r7
 8017754:	bd80      	pop	{r7, pc}
 8017756:	bf00      	nop
 8017758:	200038fc 	.word	0x200038fc

0801775c <nfcipConfig>:
 ******************************************************************************
 */

/*******************************************************************************/
static void nfcipConfig( const rfalNfcDepConfigs * cfg )
{
 801775c:	b580      	push	{r7, lr}
 801775e:	b082      	sub	sp, #8
 8017760:	af00      	add	r7, sp, #0
 8017762:	6078      	str	r0, [r7, #4]
    if (cfg == NULL) 
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	2b00      	cmp	r3, #0
 8017768:	d034      	beq.n	80177d4 <nfcipConfig+0x78>
    {
        return;
    }
    
    RFAL_MEMCPY(&gNfcip.cfg, cfg, sizeof(rfalNfcDepConfigs));          /* Copy given config to local       */
 801776a:	2250      	movs	r2, #80	@ 0x50
 801776c:	6879      	ldr	r1, [r7, #4]
 801776e:	481b      	ldr	r0, [pc, #108]	@ (80177dc <nfcipConfig+0x80>)
 8017770:	f004 fe9c 	bl	801c4ac <memcpy>
    
    gNfcip.cfg.to   = RFAL_MIN( RFAL_NFCDEP_WT_TRG_MAX, gNfcip.cfg.to);   /* Ensure proper WT value           */
 8017774:	4b19      	ldr	r3, [pc, #100]	@ (80177dc <nfcipConfig+0x80>)
 8017776:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801777a:	2b0e      	cmp	r3, #14
 801777c:	bf28      	it	cs
 801777e:	230e      	movcs	r3, #14
 8017780:	b2da      	uxtb	r2, r3
 8017782:	4b16      	ldr	r3, [pc, #88]	@ (80177dc <nfcipConfig+0x80>)
 8017784:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    gNfcip.cfg.did  = nfcip_DIDMax( gNfcip.cfg.did );                /* Ensure proper DID value          */
 8017788:	4b14      	ldr	r3, [pc, #80]	@ (80177dc <nfcipConfig+0x80>)
 801778a:	78db      	ldrb	r3, [r3, #3]
 801778c:	2b0e      	cmp	r3, #14
 801778e:	bf28      	it	cs
 8017790:	230e      	movcs	r3, #14
 8017792:	b2da      	uxtb	r2, r3
 8017794:	4b11      	ldr	r3, [pc, #68]	@ (80177dc <nfcipConfig+0x80>)
 8017796:	70da      	strb	r2, [r3, #3]
    gNfcip.fsc      = rfalNfcDepLR2FS( gNfcip.cfg.lr );              /* Calculate FSC based on given LR  */
 8017798:	4b10      	ldr	r3, [pc, #64]	@ (80177dc <nfcipConfig+0x80>)
 801779a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801779e:	3301      	adds	r3, #1
 80177a0:	019b      	lsls	r3, r3, #6
 80177a2:	2bfd      	cmp	r3, #253	@ 0xfd
 80177a4:	d807      	bhi.n	80177b6 <nfcipConfig+0x5a>
 80177a6:	4b0d      	ldr	r3, [pc, #52]	@ (80177dc <nfcipConfig+0x80>)
 80177a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80177ac:	3301      	adds	r3, #1
 80177ae:	b29b      	uxth	r3, r3
 80177b0:	019b      	lsls	r3, r3, #6
 80177b2:	b29b      	uxth	r3, r3
 80177b4:	e000      	b.n	80177b8 <nfcipConfig+0x5c>
 80177b6:	23fe      	movs	r3, #254	@ 0xfe
 80177b8:	4a08      	ldr	r2, [pc, #32]	@ (80177dc <nfcipConfig+0x80>)
 80177ba:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
    
    gNfcip.state = ( ( gNfcip.cfg.role ==  RFAL_NFCDEP_ROLE_TARGET) ? NFCIP_ST_TARG_WAIT_ATR : NFCIP_ST_INIT_IDLE );
 80177be:	4b07      	ldr	r3, [pc, #28]	@ (80177dc <nfcipConfig+0x80>)
 80177c0:	781b      	ldrb	r3, [r3, #0]
 80177c2:	2b01      	cmp	r3, #1
 80177c4:	d101      	bne.n	80177ca <nfcipConfig+0x6e>
 80177c6:	220a      	movs	r2, #10
 80177c8:	e000      	b.n	80177cc <nfcipConfig+0x70>
 80177ca:	2201      	movs	r2, #1
 80177cc:	4b03      	ldr	r3, [pc, #12]	@ (80177dc <nfcipConfig+0x80>)
 80177ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80177d2:	e000      	b.n	80177d6 <nfcipConfig+0x7a>
        return;
 80177d4:	bf00      	nop
}
 80177d6:	3708      	adds	r7, #8
 80177d8:	46bd      	mov	sp, r7
 80177da:	bd80      	pop	{r7, pc}
 80177dc:	200038fc 	.word	0x200038fc

080177e0 <nfcipRun>:


/*******************************************************************************/
static ReturnCode nfcipRun( uint16_t *outActRxLen, bool *outIsChaining  )
{
 80177e0:	b5b0      	push	{r4, r5, r7, lr}
 80177e2:	b086      	sub	sp, #24
 80177e4:	af02      	add	r7, sp, #8
 80177e6:	6078      	str	r0, [r7, #4]
 80177e8:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    
    ret = RFAL_ERR_SYNTAX;
 80177ea:	2314      	movs	r3, #20
 80177ec:	81fb      	strh	r3, [r7, #14]
    
    nfcipLogD( " NFCIP Run() state: %d \r\n", gNfcip.state );
    
    switch( gNfcip.state )
 80177ee:	4b96      	ldr	r3, [pc, #600]	@ (8017a48 <nfcipRun+0x268>)
 80177f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80177f4:	2b10      	cmp	r3, #16
 80177f6:	f200 811d 	bhi.w	8017a34 <nfcipRun+0x254>
 80177fa:	a201      	add	r2, pc, #4	@ (adr r2, 8017800 <nfcipRun+0x20>)
 80177fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017800:	08017845 	.word	0x08017845
 8017804:	08017a35 	.word	0x08017a35
 8017808:	08017a35 	.word	0x08017a35
 801780c:	08017a35 	.word	0x08017a35
 8017810:	08017845 	.word	0x08017845
 8017814:	08017849 	.word	0x08017849
 8017818:	080178a5 	.word	0x080178a5
 801781c:	08017a35 	.word	0x08017a35
 8017820:	08017a35 	.word	0x08017a35
 8017824:	08017a35 	.word	0x08017a35
 8017828:	08017a35 	.word	0x08017a35
 801782c:	08017a35 	.word	0x08017a35
 8017830:	08017845 	.word	0x08017845
 8017834:	080179fb 	.word	0x080179fb
 8017838:	080178d9 	.word	0x080178d9
 801783c:	08017983 	.word	0x08017983
 8017840:	08017845 	.word	0x08017845
        /*******************************************************************************/
        case NFCIP_ST_IDLE:
        case NFCIP_ST_INIT_DEP_IDLE:
        case NFCIP_ST_TARG_DEP_IDLE:
        case NFCIP_ST_TARG_DEP_SLEEP:
            return RFAL_ERR_NONE;
 8017844:	2300      	movs	r3, #0
 8017846:	e0fb      	b.n	8017a40 <nfcipRun+0x260>
            
        /*******************************************************************************/
        case NFCIP_ST_INIT_DEP_TX:
            
            nfcipLogD( " NFCIP(I) Tx PNI: %d txLen: %d \r\n", gNfcip.pni, gNfcip.txBufLen );
            ret = nfcipTx( NFCIP_CMD_DEP_REQ, gNfcip.txBuf, &gNfcip.txBuf[gNfcip.txBufPaylPos], gNfcip.txBufLen, nfcip_PFBIPDU( gNfcip.pni ), (gNfcip.cfg.fwt + gNfcip.cfg.dFwt) );
 8017848:	4b7f      	ldr	r3, [pc, #508]	@ (8017a48 <nfcipRun+0x268>)
 801784a:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 801784c:	4b7e      	ldr	r3, [pc, #504]	@ (8017a48 <nfcipRun+0x268>)
 801784e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017850:	4a7d      	ldr	r2, [pc, #500]	@ (8017a48 <nfcipRun+0x268>)
 8017852:	f892 2070 	ldrb.w	r2, [r2, #112]	@ 0x70
 8017856:	189c      	adds	r4, r3, r2
 8017858:	4b7b      	ldr	r3, [pc, #492]	@ (8017a48 <nfcipRun+0x268>)
 801785a:	f8b3 5068 	ldrh.w	r5, [r3, #104]	@ 0x68
 801785e:	4b7a      	ldr	r3, [pc, #488]	@ (8017a48 <nfcipRun+0x268>)
 8017860:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017864:	f003 0303 	and.w	r3, r3, #3
 8017868:	b2db      	uxtb	r3, r3
 801786a:	4a77      	ldr	r2, [pc, #476]	@ (8017a48 <nfcipRun+0x268>)
 801786c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 801786e:	4a76      	ldr	r2, [pc, #472]	@ (8017a48 <nfcipRun+0x268>)
 8017870:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8017872:	440a      	add	r2, r1
 8017874:	9201      	str	r2, [sp, #4]
 8017876:	9300      	str	r3, [sp, #0]
 8017878:	462b      	mov	r3, r5
 801787a:	4622      	mov	r2, r4
 801787c:	4601      	mov	r1, r0
 801787e:	2006      	movs	r0, #6
 8017880:	f7ff fdde 	bl	8017440 <nfcipTx>
 8017884:	4603      	mov	r3, r0
 8017886:	81fb      	strh	r3, [r7, #14]
                        
            switch( ret )
 8017888:	89fb      	ldrh	r3, [r7, #14]
 801788a:	2b00      	cmp	r3, #0
 801788c:	d104      	bne.n	8017898 <nfcipRun+0xb8>
            {
                case RFAL_ERR_NONE:
                    gNfcip.state = NFCIP_ST_INIT_DEP_RX;
 801788e:	4b6e      	ldr	r3, [pc, #440]	@ (8017a48 <nfcipRun+0x268>)
 8017890:	2206      	movs	r2, #6
 8017892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    break;
 8017896:	e005      	b.n	80178a4 <nfcipRun+0xc4>
                
                case RFAL_ERR_PARAM:
                default:
                    gNfcip.state = NFCIP_ST_INIT_DEP_IDLE;
 8017898:	4b6b      	ldr	r3, [pc, #428]	@ (8017a48 <nfcipRun+0x268>)
 801789a:	2204      	movs	r2, #4
 801789c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return ret;
 80178a0:	89fb      	ldrh	r3, [r7, #14]
 80178a2:	e0cd      	b.n	8017a40 <nfcipRun+0x260>
            /* fall through */
            
        /*******************************************************************************/
        case NFCIP_ST_INIT_DEP_RX:          /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */

            ret = nfcipDataRx( false );
 80178a4:	2000      	movs	r0, #0
 80178a6:	f000 fe27 	bl	80184f8 <nfcipDataRx>
 80178aa:	4603      	mov	r3, r0
 80178ac:	81fb      	strh	r3, [r7, #14]
            
            if( ret != RFAL_ERR_BUSY )
 80178ae:	89fb      	ldrh	r3, [r7, #14]
 80178b0:	2b02      	cmp	r3, #2
 80178b2:	f000 80c1 	beq.w	8017a38 <nfcipRun+0x258>
            {
                ret = nfcipInitiatorHandleDEP( ret, ((gNfcip.rxRcvdLen != NULL) ? *gNfcip.rxRcvdLen : 0U), outActRxLen, outIsChaining );
 80178b6:	4b64      	ldr	r3, [pc, #400]	@ (8017a48 <nfcipRun+0x268>)
 80178b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80178ba:	2b00      	cmp	r3, #0
 80178bc:	d003      	beq.n	80178c6 <nfcipRun+0xe6>
 80178be:	4b62      	ldr	r3, [pc, #392]	@ (8017a48 <nfcipRun+0x268>)
 80178c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80178c2:	8819      	ldrh	r1, [r3, #0]
 80178c4:	e000      	b.n	80178c8 <nfcipRun+0xe8>
 80178c6:	2100      	movs	r1, #0
 80178c8:	89f8      	ldrh	r0, [r7, #14]
 80178ca:	683b      	ldr	r3, [r7, #0]
 80178cc:	687a      	ldr	r2, [r7, #4]
 80178ce:	f7fe fea7 	bl	8016620 <nfcipInitiatorHandleDEP>
 80178d2:	4603      	mov	r3, r0
 80178d4:	81fb      	strh	r3, [r7, #14]
            }
            
            break;
 80178d6:	e0af      	b.n	8017a38 <nfcipRun+0x258>
            
        /*******************************************************************************/    
        case NFCIP_ST_TARG_DEP_RTOX:
            
            if( !nfcipTimerisExpired( gNfcip.RTOXTimer ) )                    /* Do nothing until RTOX timer has expired */
 80178d8:	4b5b      	ldr	r3, [pc, #364]	@ (8017a48 <nfcipRun+0x268>)
 80178da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80178dc:	4618      	mov	r0, r3
 80178de:	f7ef f99e 	bl	8006c1e <timerIsExpired>
 80178e2:	4603      	mov	r3, r0
 80178e4:	f083 0301 	eor.w	r3, r3, #1
 80178e8:	b2db      	uxtb	r3, r3
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d001      	beq.n	80178f2 <nfcipRun+0x112>
            {
                return RFAL_ERR_BUSY;
 80178ee:	2302      	movs	r3, #2
 80178f0:	e0a6      	b.n	8017a40 <nfcipRun+0x260>
            }
            
            /* If we cannot send a RTOX raise a Timeout error so that we do not   
             * hold the field On forever in AP2P                                  */
            if( nfcipIsRTOXReqDisabled(gNfcip.cfg.oper) )
 80178f2:	4b55      	ldr	r3, [pc, #340]	@ (8017a48 <nfcipRun+0x268>)
 80178f4:	789b      	ldrb	r3, [r3, #2]
 80178f6:	f003 0301 	and.w	r3, r3, #1
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d001      	beq.n	8017902 <nfcipRun+0x122>
            {
                /* We should reEnable Rx, and measure time between our field Off to 
                 * either report link loss or recover               #287          */
                nfcipLogI( " NFCIP(T) RTOX not sent due to config, NOT reenabling Rx \r\n" );
                return RFAL_ERR_TIMEOUT;
 80178fe:	2304      	movs	r3, #4
 8017900:	e09e      	b.n	8017a40 <nfcipRun+0x260>
            } 

            if( gNfcip.cntRTOXRetrys++ > RFAL_NFCDEP_MAX_RTOX_RETRYS )              /* Check maximum consecutive RTOX requests */
 8017902:	4b51      	ldr	r3, [pc, #324]	@ (8017a48 <nfcipRun+0x268>)
 8017904:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8017908:	1c5a      	adds	r2, r3, #1
 801790a:	b2d1      	uxtb	r1, r2
 801790c:	4a4e      	ldr	r2, [pc, #312]	@ (8017a48 <nfcipRun+0x268>)
 801790e:	f882 1058 	strb.w	r1, [r2, #88]	@ 0x58
 8017912:	2b0a      	cmp	r3, #10
 8017914:	d901      	bls.n	801791a <nfcipRun+0x13a>
            {
                return RFAL_ERR_PROTO;
 8017916:	230b      	movs	r3, #11
 8017918:	e092      	b.n	8017a40 <nfcipRun+0x260>
            }
            
            nfcipLogI( " NFCIP(T) RTOX sent \r\n" );
            
            gNfcip.lastRTOX = nfcip_RTOXTargMax(gNfcip.cfg.to);               /* Calculate requested RTOX value, and send it */                        
 801791a:	4b4b      	ldr	r3, [pc, #300]	@ (8017a48 <nfcipRun+0x268>)
 801791c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017920:	f003 030f 	and.w	r3, r3, #15
 8017924:	330c      	adds	r3, #12
 8017926:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 801792a:	fa22 f303 	lsr.w	r3, r2, r3
 801792e:	2b3a      	cmp	r3, #58	@ 0x3a
 8017930:	d80b      	bhi.n	801794a <nfcipRun+0x16a>
 8017932:	4b45      	ldr	r3, [pc, #276]	@ (8017a48 <nfcipRun+0x268>)
 8017934:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017938:	f003 030f 	and.w	r3, r3, #15
 801793c:	330c      	adds	r3, #12
 801793e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8017942:	fa22 f303 	lsr.w	r3, r2, r3
 8017946:	b2db      	uxtb	r3, r3
 8017948:	e000      	b.n	801794c <nfcipRun+0x16c>
 801794a:	233b      	movs	r3, #59	@ 0x3b
 801794c:	4a3e      	ldr	r2, [pc, #248]	@ (8017a48 <nfcipRun+0x268>)
 801794e:	f882 3055 	strb.w	r3, [r2, #85]	@ 0x55
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_TO(), gNfcip.lastRTOX ) );
 8017952:	4b3d      	ldr	r3, [pc, #244]	@ (8017a48 <nfcipRun+0x268>)
 8017954:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8017958:	4619      	mov	r1, r3
 801795a:	2090      	movs	r0, #144	@ 0x90
 801795c:	f7fe fde2 	bl	8016524 <nfcipDEPControlMsg>
 8017960:	4603      	mov	r3, r0
 8017962:	81fb      	strh	r3, [r7, #14]
 8017964:	89fb      	ldrh	r3, [r7, #14]
 8017966:	2b00      	cmp	r3, #0
 8017968:	d001      	beq.n	801796e <nfcipRun+0x18e>
 801796a:	89fb      	ldrh	r3, [r7, #14]
 801796c:	e068      	b.n	8017a40 <nfcipRun+0x260>
            
            /* Set waiting for RTOX Ack Flag */
            gNfcip.isWait4RTOX = true;
 801796e:	4b36      	ldr	r3, [pc, #216]	@ (8017a48 <nfcipRun+0x268>)
 8017970:	2201      	movs	r2, #1
 8017972:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
            
            gNfcip.state = NFCIP_ST_TARG_DEP_RX;                              /* Go back to Rx to process RTOX ack       */
 8017976:	4b34      	ldr	r3, [pc, #208]	@ (8017a48 <nfcipRun+0x268>)
 8017978:	220d      	movs	r2, #13
 801797a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_BUSY;
 801797e:	2302      	movs	r3, #2
 8017980:	e05e      	b.n	8017a40 <nfcipRun+0x260>
            
        /*******************************************************************************/
        case NFCIP_ST_TARG_DEP_TX:
            
            nfcipLogD( " NFCIP(T) Tx PNI: %d txLen: %d \r\n", gNfcip.pni, gNfcip.txBufLen );
            ret = nfcipTx( NFCIP_CMD_DEP_RES, gNfcip.txBuf, &gNfcip.txBuf[gNfcip.txBufPaylPos], gNfcip.txBufLen, nfcip_PFBIPDU( gNfcip.pni ), NFCIP_NO_FWT );
 8017982:	4b31      	ldr	r3, [pc, #196]	@ (8017a48 <nfcipRun+0x268>)
 8017984:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8017986:	4b30      	ldr	r3, [pc, #192]	@ (8017a48 <nfcipRun+0x268>)
 8017988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801798a:	4a2f      	ldr	r2, [pc, #188]	@ (8017a48 <nfcipRun+0x268>)
 801798c:	f892 2070 	ldrb.w	r2, [r2, #112]	@ 0x70
 8017990:	441a      	add	r2, r3
 8017992:	4b2d      	ldr	r3, [pc, #180]	@ (8017a48 <nfcipRun+0x268>)
 8017994:	f8b3 0068 	ldrh.w	r0, [r3, #104]	@ 0x68
 8017998:	4b2b      	ldr	r3, [pc, #172]	@ (8017a48 <nfcipRun+0x268>)
 801799a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801799e:	f003 0303 	and.w	r3, r3, #3
 80179a2:	b2db      	uxtb	r3, r3
 80179a4:	f04f 34ff 	mov.w	r4, #4294967295
 80179a8:	9401      	str	r4, [sp, #4]
 80179aa:	9300      	str	r3, [sp, #0]
 80179ac:	4603      	mov	r3, r0
 80179ae:	2007      	movs	r0, #7
 80179b0:	f7ff fd46 	bl	8017440 <nfcipTx>
 80179b4:	4603      	mov	r3, r0
 80179b6:	81fb      	strh	r3, [r7, #14]
            
            /* Clear flags */
            gNfcip.isTxPending = false;
 80179b8:	4b23      	ldr	r3, [pc, #140]	@ (8017a48 <nfcipRun+0x268>)
 80179ba:	2200      	movs	r2, #0
 80179bc:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
            gNfcip.isWait4RTOX = false;
 80179c0:	4b21      	ldr	r3, [pc, #132]	@ (8017a48 <nfcipRun+0x268>)
 80179c2:	2200      	movs	r2, #0
 80179c4:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
            
            /* Digital 1.0 14.12.3.4 Increment the current PNI after Tx */
            gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 80179c8:	4b1f      	ldr	r3, [pc, #124]	@ (8017a48 <nfcipRun+0x268>)
 80179ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80179ce:	3301      	adds	r3, #1
 80179d0:	b2db      	uxtb	r3, r3
 80179d2:	f003 0303 	and.w	r3, r3, #3
 80179d6:	b2da      	uxtb	r2, r3
 80179d8:	4b1b      	ldr	r3, [pc, #108]	@ (8017a48 <nfcipRun+0x268>)
 80179da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            
            switch( ret )
 80179de:	89fb      	ldrh	r3, [r7, #14]
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	d104      	bne.n	80179ee <nfcipRun+0x20e>
            {
                case RFAL_ERR_NONE:
                    gNfcip.state = NFCIP_ST_TARG_DEP_RX;                        /* All OK, goto Rx state          */
 80179e4:	4b18      	ldr	r3, [pc, #96]	@ (8017a48 <nfcipRun+0x268>)
 80179e6:	220d      	movs	r2, #13
 80179e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    break;
 80179ec:	e005      	b.n	80179fa <nfcipRun+0x21a>
                
                case RFAL_ERR_PARAM:
                default:
                    gNfcip.state = NFCIP_ST_TARG_DEP_IDLE;                      /* Upon Tx error, goto IDLE state */
 80179ee:	4b16      	ldr	r3, [pc, #88]	@ (8017a48 <nfcipRun+0x268>)
 80179f0:	220c      	movs	r2, #12
 80179f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return ret;
 80179f6:	89fb      	ldrh	r3, [r7, #14]
 80179f8:	e022      	b.n	8017a40 <nfcipRun+0x260>
            /* fall through */
            
        /*******************************************************************************/
        case NFCIP_ST_TARG_DEP_RX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( gNfcip.isReqPending )    /* if already has Data should be from a DEP from nfcipTargetHandleActivation()  */
 80179fa:	4b13      	ldr	r3, [pc, #76]	@ (8017a48 <nfcipRun+0x268>)
 80179fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d006      	beq.n	8017a12 <nfcipRun+0x232>
            {
                nfcipLogD( " NFCIP(T) Skipping Rx Using DEP from Activation \r\n" );
                
                gNfcip.isReqPending = false;
 8017a04:	4b10      	ldr	r3, [pc, #64]	@ (8017a48 <nfcipRun+0x268>)
 8017a06:	2200      	movs	r2, #0
 8017a08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
                ret = RFAL_ERR_NONE;
 8017a0c:	2300      	movs	r3, #0
 8017a0e:	81fb      	strh	r3, [r7, #14]
 8017a10:	e004      	b.n	8017a1c <nfcipRun+0x23c>
            }
            else
            {
                ret = nfcipDataRx( false );
 8017a12:	2000      	movs	r0, #0
 8017a14:	f000 fd70 	bl	80184f8 <nfcipDataRx>
 8017a18:	4603      	mov	r3, r0
 8017a1a:	81fb      	strh	r3, [r7, #14]
            }
            
            if( ret != RFAL_ERR_BUSY )
 8017a1c:	89fb      	ldrh	r3, [r7, #14]
 8017a1e:	2b02      	cmp	r3, #2
 8017a20:	d00c      	beq.n	8017a3c <nfcipRun+0x25c>
            {
                ret = nfcipTargetHandleRX( ret, outActRxLen, outIsChaining );
 8017a22:	89fb      	ldrh	r3, [r7, #14]
 8017a24:	683a      	ldr	r2, [r7, #0]
 8017a26:	6879      	ldr	r1, [r7, #4]
 8017a28:	4618      	mov	r0, r3
 8017a2a:	f7ff f8bf 	bl	8016bac <nfcipTargetHandleRX>
 8017a2e:	4603      	mov	r3, r0
 8017a30:	81fb      	strh	r3, [r7, #14]
            }
            
            break;
 8017a32:	e003      	b.n	8017a3c <nfcipRun+0x25c>
            
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8017a34:	bf00      	nop
 8017a36:	e002      	b.n	8017a3e <nfcipRun+0x25e>
            break;
 8017a38:	bf00      	nop
 8017a3a:	e000      	b.n	8017a3e <nfcipRun+0x25e>
            break;
 8017a3c:	bf00      	nop
    }
    return ret;
 8017a3e:	89fb      	ldrh	r3, [r7, #14]
}
 8017a40:	4618      	mov	r0, r3
 8017a42:	3710      	adds	r7, #16
 8017a44:	46bd      	mov	sp, r7
 8017a46:	bdb0      	pop	{r4, r5, r7, pc}
 8017a48:	200038fc 	.word	0x200038fc

08017a4c <rfalNfcDepInitialize>:
}


/*******************************************************************************/
void rfalNfcDepInitialize( void )
{
 8017a4c:	b580      	push	{r7, lr}
 8017a4e:	af00      	add	r7, sp, #0
    nfcipLogD( " NFCIP Ini() \r\n" );
	
    gNfcip.state          = NFCIP_ST_IDLE;
 8017a50:	4b31      	ldr	r3, [pc, #196]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a52:	2200      	movs	r2, #0
 8017a54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    gNfcip.isDeactivating = NULL;
 8017a58:	4b2f      	ldr	r3, [pc, #188]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a5a:	2200      	movs	r2, #0
 8017a5c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    
    gNfcip.isTxPending    = false;
 8017a60:	4b2d      	ldr	r3, [pc, #180]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a62:	2200      	movs	r2, #0
 8017a64:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
    gNfcip.isWait4RTOX    = false;
 8017a68:	4b2b      	ldr	r3, [pc, #172]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a6a:	2200      	movs	r2, #0
 8017a6c:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
    gNfcip.isReqPending   = false;
 8017a70:	4b29      	ldr	r3, [pc, #164]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a72:	2200      	movs	r2, #0
 8017a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    
            
    gNfcip.cfg.oper  = (RFAL_NFCDEP_OPER_FULL_MI_DIS | RFAL_NFCDEP_OPER_EMPTY_DEP_EN | RFAL_NFCDEP_OPER_ATN_EN | RFAL_NFCDEP_OPER_RTOX_REQ_EN);
 8017a78:	4b27      	ldr	r3, [pc, #156]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a7a:	2202      	movs	r2, #2
 8017a7c:	709a      	strb	r2, [r3, #2]
    
    gNfcip.cfg.did   = RFAL_NFCDEP_DID_NO;
 8017a7e:	4b26      	ldr	r3, [pc, #152]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a80:	2200      	movs	r2, #0
 8017a82:	70da      	strb	r2, [r3, #3]
    gNfcip.cfg.nad   = RFAL_NFCDEP_NAD_NO;
 8017a84:	4b24      	ldr	r3, [pc, #144]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a86:	2200      	movs	r2, #0
 8017a88:	711a      	strb	r2, [r3, #4]
    
    gNfcip.cfg.br    = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 8017a8a:	4b23      	ldr	r3, [pc, #140]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a8c:	2200      	movs	r2, #0
 8017a8e:	719a      	strb	r2, [r3, #6]
    gNfcip.cfg.bs    = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 8017a90:	4b21      	ldr	r3, [pc, #132]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a92:	2200      	movs	r2, #0
 8017a94:	715a      	strb	r2, [r3, #5]
    
    gNfcip.cfg.lr    = RFAL_NFCDEP_LR_254;
 8017a96:	4b20      	ldr	r3, [pc, #128]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017a98:	2203      	movs	r2, #3
 8017a9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    gNfcip.fsc       = rfalNfcDepLR2FS( gNfcip.cfg.lr );
 8017a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017aa0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017aa4:	3301      	adds	r3, #1
 8017aa6:	019b      	lsls	r3, r3, #6
 8017aa8:	2bfd      	cmp	r3, #253	@ 0xfd
 8017aaa:	d807      	bhi.n	8017abc <rfalNfcDepInitialize+0x70>
 8017aac:	4b1a      	ldr	r3, [pc, #104]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017aae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017ab2:	3301      	adds	r3, #1
 8017ab4:	b29b      	uxth	r3, r3
 8017ab6:	019b      	lsls	r3, r3, #6
 8017ab8:	b29b      	uxth	r3, r3
 8017aba:	e000      	b.n	8017abe <rfalNfcDepInitialize+0x72>
 8017abc:	23fe      	movs	r3, #254	@ 0xfe
 8017abe:	4a16      	ldr	r2, [pc, #88]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ac0:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
    
    gNfcip.cfg.gbLen = 0;
 8017ac4:	4b14      	ldr	r3, [pc, #80]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ac6:	2200      	movs	r2, #0
 8017ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    
    gNfcip.cfg.fwt   = NFCIP_RWT_ACTIVATION;
 8017acc:	4b12      	ldr	r3, [pc, #72]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ace:	4a13      	ldr	r2, [pc, #76]	@ (8017b1c <rfalNfcDepInitialize+0xd0>)
 8017ad0:	649a      	str	r2, [r3, #72]	@ 0x48
    gNfcip.cfg.dFwt  = RFAL_NFCDEP_WT_DELTA;
 8017ad2:	4b11      	ldr	r3, [pc, #68]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ad4:	220c      	movs	r2, #12
 8017ad6:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    gNfcip.pni       = 0;    
 8017ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ada:	2200      	movs	r2, #0
 8017adc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    
    /* Destroy any ongoing RTOX timer*/
    nfcipTimerDestroy( gNfcip.RTOXTimer );
    gNfcip.RTOXTimer = 0U;
 8017ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ae2:	2200      	movs	r2, #0
 8017ae4:	67da      	str	r2, [r3, #124]	@ 0x7c
    
    gNfcip.PDUTxPos = 0;
 8017ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017ae8:	2200      	movs	r2, #0
 8017aea:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
    gNfcip.PDURxPos = 0;
 8017aee:	4b0a      	ldr	r3, [pc, #40]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017af0:	2200      	movs	r2, #0
 8017af2:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
    gNfcip.PDUParam.rxLen = NULL;
 8017af6:	4b08      	ldr	r3, [pc, #32]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017af8:	2200      	movs	r2, #0
 8017afa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    gNfcip.PDUParam.rxBuf = NULL;
 8017afe:	4b06      	ldr	r3, [pc, #24]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017b00:	2200      	movs	r2, #0
 8017b02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    gNfcip.PDUParam.txBuf = NULL;
 8017b06:	4b04      	ldr	r3, [pc, #16]	@ (8017b18 <rfalNfcDepInitialize+0xcc>)
 8017b08:	2200      	movs	r2, #0
 8017b0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    

    nfcipClearCounters();
 8017b0e:	f7fe fd69 	bl	80165e4 <nfcipClearCounters>
}
 8017b12:	bf00      	nop
 8017b14:	bd80      	pop	{r7, pc}
 8017b16:	bf00      	nop
 8017b18:	200038fc 	.word	0x200038fc
 8017b1c:	01000c01 	.word	0x01000c01

08017b20 <nfcipSetDEPParams>:


/*******************************************************************************/
static void nfcipSetDEPParams( const rfalNfcDepDEPParams *DEPParams )
{
 8017b20:	b580      	push	{r7, lr}
 8017b22:	b082      	sub	sp, #8
 8017b24:	af00      	add	r7, sp, #0
 8017b26:	6078      	str	r0, [r7, #4]
    nfcipLogD( " NFCIP SetDEP() txLen: %d \r\n", DEPParams->txBufLen );
	
    gNfcip.isTxChaining = DEPParams->txChaining;
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	7ada      	ldrb	r2, [r3, #11]
 8017b2c:	4b2f      	ldr	r3, [pc, #188]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b2e:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
    gNfcip.txBuf        = DEPParams->txBuf;
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	685b      	ldr	r3, [r3, #4]
 8017b36:	4a2d      	ldr	r2, [pc, #180]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b38:	6613      	str	r3, [r2, #96]	@ 0x60
    gNfcip.rxBuf        = DEPParams->rxBuf;
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	68db      	ldr	r3, [r3, #12]
 8017b3e:	4a2b      	ldr	r2, [pc, #172]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b40:	6653      	str	r3, [r2, #100]	@ 0x64
    gNfcip.txBufLen     = DEPParams->txBufLen;
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	891a      	ldrh	r2, [r3, #8]
 8017b46:	4b29      	ldr	r3, [pc, #164]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    gNfcip.rxBufLen     = DEPParams->rxBufLen;
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	8a1a      	ldrh	r2, [r3, #16]
 8017b50:	4b26      	ldr	r3, [pc, #152]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b52:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    gNfcip.txBufPaylPos = DEPParams->txBufPaylPos;
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	7a9a      	ldrb	r2, [r3, #10]
 8017b5a:	4b24      	ldr	r3, [pc, #144]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b5c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    gNfcip.rxBufPaylPos = DEPParams->rxBufPaylPos;
 8017b60:	687b      	ldr	r3, [r7, #4]
 8017b62:	7c9a      	ldrb	r2, [r3, #18]
 8017b64:	4b21      	ldr	r3, [pc, #132]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b66:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    
    if( DEPParams->did != RFAL_NFCDEP_DID_KEEP )
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	781b      	ldrb	r3, [r3, #0]
 8017b6e:	2bff      	cmp	r3, #255	@ 0xff
 8017b70:	d007      	beq.n	8017b82 <nfcipSetDEPParams+0x62>
    {
        gNfcip.cfg.did  = nfcip_DIDMax( DEPParams->did );
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	781b      	ldrb	r3, [r3, #0]
 8017b76:	2b0e      	cmp	r3, #14
 8017b78:	bf28      	it	cs
 8017b7a:	230e      	movcs	r3, #14
 8017b7c:	b2da      	uxtb	r2, r3
 8017b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b80:	70da      	strb	r2, [r3, #3]
    }
    
    gNfcip.cfg.fwt      = DEPParams->fwt;
 8017b82:	687b      	ldr	r3, [r7, #4]
 8017b84:	695b      	ldr	r3, [r3, #20]
 8017b86:	4a19      	ldr	r2, [pc, #100]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b88:	6493      	str	r3, [r2, #72]	@ 0x48
    gNfcip.cfg.dFwt     = DEPParams->dFwt;
 8017b8a:	687b      	ldr	r3, [r7, #4]
 8017b8c:	699b      	ldr	r3, [r3, #24]
 8017b8e:	4a17      	ldr	r2, [pc, #92]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
    gNfcip.fsc          = DEPParams->fsc;
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	8b9a      	ldrh	r2, [r3, #28]
 8017b96:	4b15      	ldr	r3, [pc, #84]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    
    
    
    if(gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET)
 8017b9c:	4b13      	ldr	r3, [pc, #76]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017b9e:	781b      	ldrb	r3, [r3, #0]
 8017ba0:	2b01      	cmp	r3, #1
 8017ba2:	d119      	bne.n	8017bd8 <nfcipSetDEPParams+0xb8>
    {
        /* If there's any data to be sent go for Tx */
        if(DEPParams->txBufLen > 0U)
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	891b      	ldrh	r3, [r3, #8]
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	d010      	beq.n	8017bce <nfcipSetDEPParams+0xae>
        {
            /* Ensure that an RTOX Ack is not being expected at moment */
            if( !gNfcip.isWait4RTOX )
 8017bac:	4b0f      	ldr	r3, [pc, #60]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017bae:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8017bb2:	f083 0301 	eor.w	r3, r3, #1
 8017bb6:	b2db      	uxtb	r3, r3
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d004      	beq.n	8017bc6 <nfcipSetDEPParams+0xa6>
            {
                gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 8017bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017bbe:	220f      	movs	r2, #15
 8017bc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                return;
 8017bc4:	e00e      	b.n	8017be4 <nfcipSetDEPParams+0xc4>
            }
            else
            {
                /* If RTOX Ack is expected, signal a pending Tx to be transmitted right after */
                gNfcip.isTxPending = true;
 8017bc6:	4b09      	ldr	r3, [pc, #36]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017bc8:	2201      	movs	r2, #1
 8017bca:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
                nfcipLogW( " NFCIP(T) Waiting RTOX, queueing outgoing DEP Block \r\n" );                
            }
        }    
    
        /*Digital 1.0  14.12.4.1 In target mode the first PDU MUST be sent by the Initiator */
        gNfcip.state = NFCIP_ST_TARG_DEP_RX;
 8017bce:	4b07      	ldr	r3, [pc, #28]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017bd0:	220d      	movs	r2, #13
 8017bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return;
 8017bd6:	e005      	b.n	8017be4 <nfcipSetDEPParams+0xc4>
    }

    /* New data TxRx request clear previous error counters for consecutive TxRx without reseting communication/protocol layer*/
    nfcipClearCounters();
 8017bd8:	f7fe fd04 	bl	80165e4 <nfcipClearCounters>
    
    gNfcip.state = NFCIP_ST_INIT_DEP_TX;
 8017bdc:	4b03      	ldr	r3, [pc, #12]	@ (8017bec <nfcipSetDEPParams+0xcc>)
 8017bde:	2205      	movs	r2, #5
 8017be0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8017be4:	3708      	adds	r7, #8
 8017be6:	46bd      	mov	sp, r7
 8017be8:	bd80      	pop	{r7, pc}
 8017bea:	bf00      	nop
 8017bec:	200038fc 	.word	0x200038fc

08017bf0 <rfalNfcDepIsAtrReq>:
}


/*******************************************************************************/
bool rfalNfcDepIsAtrReq( const uint8_t* buf, uint16_t bufLen, uint8_t* nfcid3 )
{
 8017bf0:	b580      	push	{r7, lr}
 8017bf2:	b086      	sub	sp, #24
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	60f8      	str	r0, [r7, #12]
 8017bf8:	460b      	mov	r3, r1
 8017bfa:	607a      	str	r2, [r7, #4]
 8017bfc:	817b      	strh	r3, [r7, #10]
    uint8_t msgIt;
    
    msgIt = 0;
 8017bfe:	2300      	movs	r3, #0
 8017c00:	75fb      	strb	r3, [r7, #23]
    
    if ( (bufLen < RFAL_NFCDEP_ATRREQ_MIN_LEN) || (bufLen > RFAL_NFCDEP_ATRREQ_MAX_LEN) )
 8017c02:	897b      	ldrh	r3, [r7, #10]
 8017c04:	2b0f      	cmp	r3, #15
 8017c06:	d902      	bls.n	8017c0e <rfalNfcDepIsAtrReq+0x1e>
 8017c08:	897b      	ldrh	r3, [r7, #10]
 8017c0a:	2b40      	cmp	r3, #64	@ 0x40
 8017c0c:	d901      	bls.n	8017c12 <rfalNfcDepIsAtrReq+0x22>
    {
        return false;
 8017c0e:	2300      	movs	r3, #0
 8017c10:	e020      	b.n	8017c54 <rfalNfcDepIsAtrReq+0x64>
    }
    
    if ( buf[msgIt++] != NFCIP_REQ )
 8017c12:	7dfb      	ldrb	r3, [r7, #23]
 8017c14:	1c5a      	adds	r2, r3, #1
 8017c16:	75fa      	strb	r2, [r7, #23]
 8017c18:	461a      	mov	r2, r3
 8017c1a:	68fb      	ldr	r3, [r7, #12]
 8017c1c:	4413      	add	r3, r2
 8017c1e:	781b      	ldrb	r3, [r3, #0]
 8017c20:	2bd4      	cmp	r3, #212	@ 0xd4
 8017c22:	d001      	beq.n	8017c28 <rfalNfcDepIsAtrReq+0x38>
    {
        return false;
 8017c24:	2300      	movs	r3, #0
 8017c26:	e015      	b.n	8017c54 <rfalNfcDepIsAtrReq+0x64>
    }
    
    if( buf[msgIt++] != (uint8_t)NFCIP_CMD_ATR_REQ )
 8017c28:	7dfb      	ldrb	r3, [r7, #23]
 8017c2a:	1c5a      	adds	r2, r3, #1
 8017c2c:	75fa      	strb	r2, [r7, #23]
 8017c2e:	461a      	mov	r2, r3
 8017c30:	68fb      	ldr	r3, [r7, #12]
 8017c32:	4413      	add	r3, r2
 8017c34:	781b      	ldrb	r3, [r3, #0]
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d001      	beq.n	8017c3e <rfalNfcDepIsAtrReq+0x4e>
    {
        return false;
 8017c3a:	2300      	movs	r3, #0
 8017c3c:	e00a      	b.n	8017c54 <rfalNfcDepIsAtrReq+0x64>
    }
    
    /* Output NFID3 if requested */
    if( nfcid3 != NULL )
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	2b00      	cmp	r3, #0
 8017c42:	d006      	beq.n	8017c52 <rfalNfcDepIsAtrReq+0x62>
    {
        RFAL_MEMCPY( nfcid3, &buf[RFAL_NFCDEP_ATR_REQ_NFCID3_POS], RFAL_NFCDEP_NFCID3_LEN );
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	3302      	adds	r3, #2
 8017c48:	220a      	movs	r2, #10
 8017c4a:	4619      	mov	r1, r3
 8017c4c:	6878      	ldr	r0, [r7, #4]
 8017c4e:	f004 fc2d 	bl	801c4ac <memcpy>
    }
     
    return true;
 8017c52:	2301      	movs	r3, #1
}
 8017c54:	4618      	mov	r0, r3
 8017c56:	3718      	adds	r7, #24
 8017c58:	46bd      	mov	sp, r7
 8017c5a:	bd80      	pop	{r7, pc}

08017c5c <nfcipTargetHandleActivation>:


/*******************************************************************************/
static ReturnCode nfcipTargetHandleActivation( rfalNfcDepDevice *nfcDepDev, uint8_t *outBRS )
{
 8017c5c:	b580      	push	{r7, lr}
 8017c5e:	b088      	sub	sp, #32
 8017c60:	af02      	add	r7, sp, #8
 8017c62:	6078      	str	r0, [r7, #4]
 8017c64:	6039      	str	r1, [r7, #0]
    uint8_t    txBuf[RFAL_NFCDEP_HEADER_PAD + NFCIP_PSLRES_LEN];
    
    /*******************************************************************************/
    /*  Check if we are in correct state                                           */
    /*******************************************************************************/
    if( gNfcip.state != NFCIP_ST_TARG_WAIT_ACTV )
 8017c66:	4b80      	ldr	r3, [pc, #512]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017c68:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8017c6c:	2b0b      	cmp	r3, #11
 8017c6e:	d001      	beq.n	8017c74 <nfcipTargetHandleActivation+0x18>
    {
        return RFAL_ERR_WRONG_STATE;
 8017c70:	2321      	movs	r3, #33	@ 0x21
 8017c72:	e0f4      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
    
    
    /*******************************************************************************/
    /*  Check required parameters                                                  */
    /*******************************************************************************/
    if( outBRS == NULL )
 8017c74:	683b      	ldr	r3, [r7, #0]
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	d101      	bne.n	8017c7e <nfcipTargetHandleActivation+0x22>
    {
        return RFAL_ERR_PARAM;
 8017c7a:	2307      	movs	r3, #7
 8017c7c:	e0ef      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
    }
    
    /*******************************************************************************/
    /*  Wait and process incoming cmd (PSL / DEP)                                  */
    /*******************************************************************************/        
    ret = nfcipDataRx( false );
 8017c7e:	2000      	movs	r0, #0
 8017c80:	f000 fc3a 	bl	80184f8 <nfcipDataRx>
 8017c84:	4603      	mov	r3, r0
 8017c86:	82fb      	strh	r3, [r7, #22]

    if( ret != RFAL_ERR_NONE )
 8017c88:	8afb      	ldrh	r3, [r7, #22]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d001      	beq.n	8017c92 <nfcipTargetHandleActivation+0x36>
    {
        return ret;
 8017c8e:	8afb      	ldrh	r3, [r7, #22]
 8017c90:	e0e5      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
    }
    
    if( gNfcip.rxBuf == NULL )
 8017c92:	4b75      	ldr	r3, [pc, #468]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017c94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d101      	bne.n	8017c9e <nfcipTargetHandleActivation+0x42>
    {
        return RFAL_ERR_IO;
 8017c9a:	2303      	movs	r3, #3
 8017c9c:	e0df      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
    }
    
    
    msgIt   = 0;
 8017c9e:	2300      	movs	r3, #0
 8017ca0:	757b      	strb	r3, [r7, #21]
    *outBRS = RFAL_NFCDEP_BRS_MAINTAIN;                   /* set out BRS to be maintained */
 8017ca2:	683b      	ldr	r3, [r7, #0]
 8017ca4:	22c0      	movs	r2, #192	@ 0xc0
 8017ca6:	701a      	strb	r2, [r3, #0]
 
    msgIt++;                                              /* Skip LEN byte                */
 8017ca8:	7d7b      	ldrb	r3, [r7, #21]
 8017caa:	3301      	adds	r3, #1
 8017cac:	757b      	strb	r3, [r7, #21]
    
    if ( gNfcip.rxBuf[msgIt++] != NFCIP_REQ )
 8017cae:	4b6e      	ldr	r3, [pc, #440]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017cb0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017cb2:	7d7b      	ldrb	r3, [r7, #21]
 8017cb4:	1c59      	adds	r1, r3, #1
 8017cb6:	7579      	strb	r1, [r7, #21]
 8017cb8:	4413      	add	r3, r2
 8017cba:	781b      	ldrb	r3, [r3, #0]
 8017cbc:	2bd4      	cmp	r3, #212	@ 0xd4
 8017cbe:	d001      	beq.n	8017cc4 <nfcipTargetHandleActivation+0x68>
    {
        return RFAL_ERR_PROTO;
 8017cc0:	230b      	movs	r3, #11
 8017cc2:	e0cc      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
    }
    
    if( gNfcip.rxBuf[msgIt] == (uint8_t)NFCIP_CMD_PSL_REQ )
 8017cc4:	4b68      	ldr	r3, [pc, #416]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017cc6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017cc8:	7d7b      	ldrb	r3, [r7, #21]
 8017cca:	4413      	add	r3, r2
 8017ccc:	781b      	ldrb	r3, [r3, #0]
 8017cce:	2b04      	cmp	r3, #4
 8017cd0:	f040 808a 	bne.w	8017de8 <nfcipTargetHandleActivation+0x18c>
    {
        msgIt++;
 8017cd4:	7d7b      	ldrb	r3, [r7, #21]
 8017cd6:	3301      	adds	r3, #1
 8017cd8:	757b      	strb	r3, [r7, #21]
        
        if( gNfcip.rxBuf[msgIt++] != gNfcip.cfg.did )     /* Checking DID                 */
 8017cda:	4b63      	ldr	r3, [pc, #396]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017cdc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017cde:	7d7b      	ldrb	r3, [r7, #21]
 8017ce0:	1c59      	adds	r1, r3, #1
 8017ce2:	7579      	strb	r1, [r7, #21]
 8017ce4:	4413      	add	r3, r2
 8017ce6:	781a      	ldrb	r2, [r3, #0]
 8017ce8:	4b5f      	ldr	r3, [pc, #380]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017cea:	78db      	ldrb	r3, [r3, #3]
 8017cec:	429a      	cmp	r2, r3
 8017cee:	d001      	beq.n	8017cf4 <nfcipTargetHandleActivation+0x98>
        {
            return RFAL_ERR_PROTO;
 8017cf0:	230b      	movs	r3, #11
 8017cf2:	e0b4      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
        }
        
        nfcipLogI( " NFCIP(T) PSL REQ rcvd \r\n" );
        
        *outBRS = gNfcip.rxBuf[msgIt++];                  /* assign output BRS value      */
 8017cf4:	4b5c      	ldr	r3, [pc, #368]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017cf6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017cf8:	7d7b      	ldrb	r3, [r7, #21]
 8017cfa:	1c59      	adds	r1, r3, #1
 8017cfc:	7579      	strb	r1, [r7, #21]
 8017cfe:	4413      	add	r3, r2
 8017d00:	781a      	ldrb	r2, [r3, #0]
 8017d02:	683b      	ldr	r3, [r7, #0]
 8017d04:	701a      	strb	r2, [r3, #0]
        
        /* Store FSL(LR) and update current config */
        gNfcip.cfg.lr = (gNfcip.rxBuf[msgIt++] & RFAL_NFCDEP_LR_VAL_MASK);
 8017d06:	4b58      	ldr	r3, [pc, #352]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017d0a:	7d7b      	ldrb	r3, [r7, #21]
 8017d0c:	1c59      	adds	r1, r3, #1
 8017d0e:	7579      	strb	r1, [r7, #21]
 8017d10:	4413      	add	r3, r2
 8017d12:	781b      	ldrb	r3, [r3, #0]
 8017d14:	f003 0303 	and.w	r3, r3, #3
 8017d18:	b2da      	uxtb	r2, r3
 8017d1a:	4b53      	ldr	r3, [pc, #332]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        gNfcip.fsc    = rfalNfcDepLR2FS( gNfcip.cfg.lr );
 8017d20:	4b51      	ldr	r3, [pc, #324]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d22:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017d26:	3301      	adds	r3, #1
 8017d28:	019b      	lsls	r3, r3, #6
 8017d2a:	2bfd      	cmp	r3, #253	@ 0xfd
 8017d2c:	d807      	bhi.n	8017d3e <nfcipTargetHandleActivation+0xe2>
 8017d2e:	4b4e      	ldr	r3, [pc, #312]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d30:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017d34:	3301      	adds	r3, #1
 8017d36:	b29b      	uxth	r3, r3
 8017d38:	019b      	lsls	r3, r3, #6
 8017d3a:	b29b      	uxth	r3, r3
 8017d3c:	e000      	b.n	8017d40 <nfcipTargetHandleActivation+0xe4>
 8017d3e:	23fe      	movs	r3, #254	@ 0xfe
 8017d40:	4a49      	ldr	r2, [pc, #292]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d42:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
        
        /*******************************************************************************/
        /* Update NFC-DDE Device info */
        if( nfcDepDev != NULL )
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d032      	beq.n	8017db2 <nfcipTargetHandleActivation+0x156>
        {
            /* Update Bitrate info */
            /* PRQA S 4342 2 # MISRA 10.5 - Layout of enum rfalBitRate and definition of rfalNfcDepBRS2DSI guarantee no invalid enum values to be created */
            nfcDepDev->info.DSI = (rfalBitRate)rfalNfcDepBRS2DSI( *outBRS );   /* DSI codes the bit rate from Initiator to Target */
 8017d4c:	683b      	ldr	r3, [r7, #0]
 8017d4e:	781b      	ldrb	r3, [r3, #0]
 8017d50:	08db      	lsrs	r3, r3, #3
 8017d52:	b2db      	uxtb	r3, r3
 8017d54:	f003 0307 	and.w	r3, r3, #7
 8017d58:	b2da      	uxtb	r2, r3
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
            nfcDepDev->info.DRI = (rfalBitRate)rfalNfcDepBRS2DRI( *outBRS );   /* DRI codes the bit rate from Target to Initiator */
 8017d60:	683b      	ldr	r3, [r7, #0]
 8017d62:	781b      	ldrb	r3, [r3, #0]
 8017d64:	f003 0307 	and.w	r3, r3, #7
 8017d68:	b2da      	uxtb	r2, r3
 8017d6a:	687b      	ldr	r3, [r7, #4]
 8017d6c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            
            /* Update Length Reduction and Frame Size */
            nfcDepDev->info.LR = gNfcip.cfg.lr;
 8017d70:	4b3d      	ldr	r3, [pc, #244]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d72:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            nfcDepDev->info.FS = gNfcip.fsc;
 8017d7c:	4b3a      	ldr	r3, [pc, #232]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d7e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
            
            /* Update PPi byte */
            nfcDepDev->activation.Initiator.ATR_REQ.PPi &= ~RFAL_NFCDEP_PP_LR_MASK;
 8017d88:	687b      	ldr	r3, [r7, #4]
 8017d8a:	7bdb      	ldrb	r3, [r3, #15]
 8017d8c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8017d90:	b2da      	uxtb	r2, r3
 8017d92:	687b      	ldr	r3, [r7, #4]
 8017d94:	73da      	strb	r2, [r3, #15]
            nfcDepDev->activation.Initiator.ATR_REQ.PPi |= rfalNfcDepLR2PP( gNfcip.cfg.lr );
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	7bda      	ldrb	r2, [r3, #15]
 8017d9a:	4b33      	ldr	r3, [pc, #204]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017d9c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017da0:	011b      	lsls	r3, r3, #4
 8017da2:	b2db      	uxtb	r3, r3
 8017da4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8017da8:	b2db      	uxtb	r3, r3
 8017daa:	4313      	orrs	r3, r2
 8017dac:	b2da      	uxtb	r2, r3
 8017dae:	687b      	ldr	r3, [r7, #4]
 8017db0:	73da      	strb	r2, [r3, #15]
        }
        
        rfalSetBitRate( RFAL_BR_KEEP, gNfcip.nfcDepDev->info.DSI );
 8017db2:	4b2d      	ldr	r3, [pc, #180]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017db4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017db6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8017dba:	4619      	mov	r1, r3
 8017dbc:	20ff      	movs	r0, #255	@ 0xff
 8017dbe:	f7ea f84b 	bl	8001e58 <rfalSetBitRate>
        
        RFAL_EXIT_ON_ERR( ret, nfcipTx( NFCIP_CMD_PSL_RES, txBuf, NULL, 0, 0, NFCIP_NO_FWT ) );
 8017dc2:	f107 010c 	add.w	r1, r7, #12
 8017dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8017dca:	9301      	str	r3, [sp, #4]
 8017dcc:	2300      	movs	r3, #0
 8017dce:	9300      	str	r3, [sp, #0]
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	2200      	movs	r2, #0
 8017dd4:	2005      	movs	r0, #5
 8017dd6:	f7ff fb33 	bl	8017440 <nfcipTx>
 8017dda:	4603      	mov	r3, r0
 8017ddc:	82fb      	strh	r3, [r7, #22]
 8017dde:	8afb      	ldrh	r3, [r7, #22]
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	d037      	beq.n	8017e54 <nfcipTargetHandleActivation+0x1f8>
 8017de4:	8afb      	ldrh	r3, [r7, #22]
 8017de6:	e03a      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
    }
    else
    {
        if( gNfcip.rxBuf[msgIt] == (uint8_t)NFCIP_CMD_DEP_REQ )
 8017de8:	4b1f      	ldr	r3, [pc, #124]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017dea:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017dec:	7d7b      	ldrb	r3, [r7, #21]
 8017dee:	4413      	add	r3, r2
 8017df0:	781b      	ldrb	r3, [r3, #0]
 8017df2:	2b06      	cmp	r3, #6
 8017df4:	d12a      	bne.n	8017e4c <nfcipTargetHandleActivation+0x1f0>
        {
            msgIt++;
 8017df6:	7d7b      	ldrb	r3, [r7, #21]
 8017df8:	3301      	adds	r3, #1
 8017dfa:	757b      	strb	r3, [r7, #21]
                    
            /*******************************************************************************/
            /* Digital 1.0 14.12.3.1 PNI must be initialized to 0 */
            if( nfcip_PBF_PNI( gNfcip.rxBuf[msgIt] ) != 0U )
 8017dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017dfe:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017e00:	7d7b      	ldrb	r3, [r7, #21]
 8017e02:	4413      	add	r3, r2
 8017e04:	781b      	ldrb	r3, [r3, #0]
 8017e06:	f003 0303 	and.w	r3, r3, #3
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	d001      	beq.n	8017e12 <nfcipTargetHandleActivation+0x1b6>
            {
                return RFAL_ERR_PROTO;
 8017e0e:	230b      	movs	r3, #11
 8017e10:	e025      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
            }
            
            /*******************************************************************************/
            /* Digital 1.0 14.8.2.1  check if DID is expected and match -> Protocol Error  */
            if( nfcip_PFBhasDID( gNfcip.rxBuf[ msgIt] ) ) 
 8017e12:	4b15      	ldr	r3, [pc, #84]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017e14:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017e16:	7d7b      	ldrb	r3, [r7, #21]
 8017e18:	4413      	add	r3, r2
 8017e1a:	781b      	ldrb	r3, [r3, #0]
 8017e1c:	f003 0304 	and.w	r3, r3, #4
 8017e20:	2b00      	cmp	r3, #0
 8017e22:	d00d      	beq.n	8017e40 <nfcipTargetHandleActivation+0x1e4>
            {
                if( gNfcip.rxBuf[++msgIt] != gNfcip.cfg.did )
 8017e24:	4b10      	ldr	r3, [pc, #64]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017e26:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8017e28:	7d7b      	ldrb	r3, [r7, #21]
 8017e2a:	3301      	adds	r3, #1
 8017e2c:	757b      	strb	r3, [r7, #21]
 8017e2e:	7d7b      	ldrb	r3, [r7, #21]
 8017e30:	4413      	add	r3, r2
 8017e32:	781a      	ldrb	r2, [r3, #0]
 8017e34:	4b0c      	ldr	r3, [pc, #48]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017e36:	78db      	ldrb	r3, [r3, #3]
 8017e38:	429a      	cmp	r2, r3
 8017e3a:	d007      	beq.n	8017e4c <nfcipTargetHandleActivation+0x1f0>
                {
                    return RFAL_ERR_PROTO;
 8017e3c:	230b      	movs	r3, #11
 8017e3e:	e00e      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
                }
            }
            else if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO )          /* DID expected but not rcv */
 8017e40:	4b09      	ldr	r3, [pc, #36]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017e42:	78db      	ldrb	r3, [r3, #3]
 8017e44:	2b00      	cmp	r3, #0
 8017e46:	d001      	beq.n	8017e4c <nfcipTargetHandleActivation+0x1f0>
            {
                return RFAL_ERR_PROTO;
 8017e48:	230b      	movs	r3, #11
 8017e4a:	e008      	b.n	8017e5e <nfcipTargetHandleActivation+0x202>
                /* MISRA 15.7 - Empty else */
            }
        }
        
        /* Signal Request pending to be digested on normal Handling (DEP_REQ, DSL_REQ, RLS_REQ) */
        gNfcip.isReqPending = true;
 8017e4c:	4b06      	ldr	r3, [pc, #24]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017e4e:	2201      	movs	r2, #1
 8017e50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    }
    
    gNfcip.state = NFCIP_ST_TARG_DEP_RX;
 8017e54:	4b04      	ldr	r3, [pc, #16]	@ (8017e68 <nfcipTargetHandleActivation+0x20c>)
 8017e56:	220d      	movs	r2, #13
 8017e58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return RFAL_ERR_NONE;
 8017e5c:	2300      	movs	r3, #0
}
 8017e5e:	4618      	mov	r0, r3
 8017e60:	3718      	adds	r7, #24
 8017e62:	46bd      	mov	sp, r7
 8017e64:	bd80      	pop	{r7, pc}
 8017e66:	bf00      	nop
 8017e68:	200038fc 	.word	0x200038fc

08017e6c <rfalNfcDepATR>:


/*******************************************************************************/
ReturnCode rfalNfcDepATR( const rfalNfcDepAtrParam* param, rfalNfcDepAtrRes *atrRes, uint8_t* atrResLen )
{
 8017e6c:	b580      	push	{r7, lr}
 8017e6e:	b0c0      	sub	sp, #256	@ 0x100
 8017e70:	af04      	add	r7, sp, #16
 8017e72:	60f8      	str	r0, [r7, #12]
 8017e74:	60b9      	str	r1, [r7, #8]
 8017e76:	607a      	str	r2, [r7, #4]
    uint8_t           msgIt;
    uint8_t           txBuf[RFAL_NFCDEP_ATRREQ_MAX_LEN];
    uint8_t           rxBuf[NFCIP_ATRRES_BUF_LEN];
    
    
    if( (param == NULL) || (atrRes == NULL) || (atrResLen == NULL) )
 8017e78:	68fb      	ldr	r3, [r7, #12]
 8017e7a:	2b00      	cmp	r3, #0
 8017e7c:	d005      	beq.n	8017e8a <rfalNfcDepATR+0x1e>
 8017e7e:	68bb      	ldr	r3, [r7, #8]
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	d002      	beq.n	8017e8a <rfalNfcDepATR+0x1e>
 8017e84:	687b      	ldr	r3, [r7, #4]
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	d101      	bne.n	8017e8e <rfalNfcDepATR+0x22>
    {
        return RFAL_ERR_PARAM;
 8017e8a:	2307      	movs	r3, #7
 8017e8c:	e0c0      	b.n	8018010 <rfalNfcDepATR+0x1a4>
    }

    RFAL_MEMSET( &cfg, 0x00, sizeof(rfalNfcDepConfigs) );
 8017e8e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8017e92:	2250      	movs	r2, #80	@ 0x50
 8017e94:	2100      	movs	r1, #0
 8017e96:	4618      	mov	r0, r3
 8017e98:	f004 fad4 	bl	801c444 <memset>
    
    /*******************************************************************************/
    /* Configure NFC-DEP layer                                                     */
    /*******************************************************************************/
    
    cfg.did  = param->DID;
 8017e9c:	68fb      	ldr	r3, [r7, #12]
 8017e9e:	7a5b      	ldrb	r3, [r3, #9]
 8017ea0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    cfg.nad  = param->NAD;
 8017ea4:	68fb      	ldr	r3, [r7, #12]
 8017ea6:	7a9b      	ldrb	r3, [r3, #10]
 8017ea8:	f887 30a0 	strb.w	r3, [r7, #160]	@ 0xa0
    cfg.fwt  = RFAL_NFCDEP_MAX_FWT;
 8017eac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8017eb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    cfg.dFwt = RFAL_NFCDEP_WT_DELTA;
 8017eb4:	230c      	movs	r3, #12
 8017eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    cfg.br   = param->BR;
 8017eba:	68fb      	ldr	r3, [r7, #12]
 8017ebc:	7b1b      	ldrb	r3, [r3, #12]
 8017ebe:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    cfg.bs   = param->BS;
 8017ec2:	68fb      	ldr	r3, [r7, #12]
 8017ec4:	7adb      	ldrb	r3, [r3, #11]
 8017ec6:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
    cfg.lr   = param->LR;
 8017eca:	68fb      	ldr	r3, [r7, #12]
 8017ecc:	7b5b      	ldrb	r3, [r3, #13]
 8017ece:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    cfg.to   = RFAL_NFCDEP_WT_TRG_MAX;            /* Not used in Initiator mode */
 8017ed2:	230e      	movs	r3, #14
 8017ed4:	f887 30e0 	strb.w	r3, [r7, #224]	@ 0xe0
    
    
    cfg.gbLen = param->GBLen;
 8017ed8:	68fb      	ldr	r3, [r7, #12]
 8017eda:	7d1b      	ldrb	r3, [r3, #20]
 8017edc:	f887 30de 	strb.w	r3, [r7, #222]	@ 0xde
    if( cfg.gbLen > 0U )                          /* MISRA 21.18 */
 8017ee0:	f897 30de 	ldrb.w	r3, [r7, #222]	@ 0xde
 8017ee4:	2b00      	cmp	r3, #0
 8017ee6:	d00a      	beq.n	8017efe <rfalNfcDepATR+0x92>
    {
        RFAL_MEMCPY( cfg.gb, param->GB, cfg.gbLen );
 8017ee8:	68fb      	ldr	r3, [r7, #12]
 8017eea:	6919      	ldr	r1, [r3, #16]
 8017eec:	f897 30de 	ldrb.w	r3, [r7, #222]	@ 0xde
 8017ef0:	461a      	mov	r2, r3
 8017ef2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8017ef6:	3312      	adds	r3, #18
 8017ef8:	4618      	mov	r0, r3
 8017efa:	f004 fad7 	bl	801c4ac <memcpy>
    }
    
    cfg.nfcidLen = param->nfcidLen;
 8017efe:	68fb      	ldr	r3, [r7, #12]
 8017f00:	7a1b      	ldrb	r3, [r3, #8]
 8017f02:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
    if( cfg.nfcidLen > 0U )                       /* MISRA 21.18 */
 8017f06:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d00a      	beq.n	8017f24 <rfalNfcDepATR+0xb8>
    {
        RFAL_MEMCPY( cfg.nfcid, param->nfcid, cfg.nfcidLen );
 8017f0e:	68fb      	ldr	r3, [r7, #12]
 8017f10:	6859      	ldr	r1, [r3, #4]
 8017f12:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8017f16:	461a      	mov	r2, r3
 8017f18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8017f1c:	3307      	adds	r3, #7
 8017f1e:	4618      	mov	r0, r3
 8017f20:	f004 fac4 	bl	801c4ac <memcpy>
    }
    
    cfg.role     = RFAL_NFCDEP_ROLE_INITIATOR;
 8017f24:	2300      	movs	r3, #0
 8017f26:	f887 309c 	strb.w	r3, [r7, #156]	@ 0x9c
    cfg.oper     = param->operParam;
 8017f2a:	68fb      	ldr	r3, [r7, #12]
 8017f2c:	785b      	ldrb	r3, [r3, #1]
 8017f2e:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
    cfg.commMode = param->commMode;
 8017f32:	68fb      	ldr	r3, [r7, #12]
 8017f34:	781b      	ldrb	r3, [r3, #0]
 8017f36:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d

    rfalNfcDepInitialize();
 8017f3a:	f7ff fd87 	bl	8017a4c <rfalNfcDepInitialize>
    nfcipConfig( &cfg );
 8017f3e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8017f42:	4618      	mov	r0, r3
 8017f44:	f7ff fc0a 	bl	801775c <nfcipConfig>
    
    /*******************************************************************************/
    /* Send ATR_REQ                                                                */
    /*******************************************************************************/
    
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx(NFCIP_CMD_ATR_REQ, txBuf, nfcipRWTActivation(), NULL, 0, rxBuf, NFCIP_ATRRES_BUF_LEN, &rxLen ) );
 8017f48:	4b33      	ldr	r3, [pc, #204]	@ (8018018 <rfalNfcDepATR+0x1ac>)
 8017f4a:	785b      	ldrb	r3, [r3, #1]
 8017f4c:	2b01      	cmp	r3, #1
 8017f4e:	d101      	bne.n	8017f54 <rfalNfcDepATR+0xe8>
 8017f50:	4a32      	ldr	r2, [pc, #200]	@ (801801c <rfalNfcDepATR+0x1b0>)
 8017f52:	e000      	b.n	8017f56 <rfalNfcDepATR+0xea>
 8017f54:	4a32      	ldr	r2, [pc, #200]	@ (8018020 <rfalNfcDepATR+0x1b4>)
 8017f56:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8017f5a:	f107 039a 	add.w	r3, r7, #154	@ 0x9a
 8017f5e:	9303      	str	r3, [sp, #12]
 8017f60:	2341      	movs	r3, #65	@ 0x41
 8017f62:	9302      	str	r3, [sp, #8]
 8017f64:	f107 0314 	add.w	r3, r7, #20
 8017f68:	9301      	str	r3, [sp, #4]
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	9300      	str	r3, [sp, #0]
 8017f6e:	2300      	movs	r3, #0
 8017f70:	2000      	movs	r0, #0
 8017f72:	f7fe fa8f 	bl	8016494 <nfcipTxRx>
 8017f76:	4603      	mov	r3, r0
 8017f78:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
 8017f7c:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d002      	beq.n	8017f8a <rfalNfcDepATR+0x11e>
 8017f84:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 8017f88:	e042      	b.n	8018010 <rfalNfcDepATR+0x1a4>
    
    
    /*******************************************************************************/
    /* ATR sent, check response                                                    */
    /*******************************************************************************/
    msgIt = 0;
 8017f8a:	2300      	movs	r3, #0
 8017f8c:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
    rxLen = ((uint16_t)rxBuf[msgIt++] - RFAL_NFCDEP_LEN_LEN);                           /* use LEN byte             */
 8017f90:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 8017f94:	1c5a      	adds	r2, r3, #1
 8017f96:	f887 20ed 	strb.w	r2, [r7, #237]	@ 0xed
 8017f9a:	33f0      	adds	r3, #240	@ 0xf0
 8017f9c:	443b      	add	r3, r7
 8017f9e:	f813 3cdc 	ldrb.w	r3, [r3, #-220]
 8017fa2:	3b01      	subs	r3, #1
 8017fa4:	b29b      	uxth	r3, r3
 8017fa6:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    
    if( (rxLen < RFAL_NFCDEP_ATRRES_MIN_LEN) || (rxLen > RFAL_NFCDEP_ATRRES_MAX_LEN) )  /* Checking length: ATR_RES */
 8017faa:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8017fae:	2b10      	cmp	r3, #16
 8017fb0:	d903      	bls.n	8017fba <rfalNfcDepATR+0x14e>
 8017fb2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8017fb6:	2b40      	cmp	r3, #64	@ 0x40
 8017fb8:	d901      	bls.n	8017fbe <rfalNfcDepATR+0x152>
    {
        return RFAL_ERR_PROTO;
 8017fba:	230b      	movs	r3, #11
 8017fbc:	e028      	b.n	8018010 <rfalNfcDepATR+0x1a4>
    }
    
    if( rxBuf[msgIt++] != NFCIP_RES )                                                   /* Checking if is a response*/
 8017fbe:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 8017fc2:	1c5a      	adds	r2, r3, #1
 8017fc4:	f887 20ed 	strb.w	r2, [r7, #237]	@ 0xed
 8017fc8:	33f0      	adds	r3, #240	@ 0xf0
 8017fca:	443b      	add	r3, r7
 8017fcc:	f813 3cdc 	ldrb.w	r3, [r3, #-220]
 8017fd0:	2bd5      	cmp	r3, #213	@ 0xd5
 8017fd2:	d001      	beq.n	8017fd8 <rfalNfcDepATR+0x16c>
    {
        return RFAL_ERR_PROTO;
 8017fd4:	230b      	movs	r3, #11
 8017fd6:	e01b      	b.n	8018010 <rfalNfcDepATR+0x1a4>
    }
    
    if( rxBuf[msgIt++] != (uint8_t)NFCIP_CMD_ATR_RES )                                  /* Checking if is a ATR RES */
 8017fd8:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 8017fdc:	1c5a      	adds	r2, r3, #1
 8017fde:	f887 20ed 	strb.w	r2, [r7, #237]	@ 0xed
 8017fe2:	33f0      	adds	r3, #240	@ 0xf0
 8017fe4:	443b      	add	r3, r7
 8017fe6:	f813 3cdc 	ldrb.w	r3, [r3, #-220]
 8017fea:	2b01      	cmp	r3, #1
 8017fec:	d001      	beq.n	8017ff2 <rfalNfcDepATR+0x186>
    {
        return RFAL_ERR_PROTO;
 8017fee:	230b      	movs	r3, #11
 8017ff0:	e00e      	b.n	8018010 <rfalNfcDepATR+0x1a4>
    }
    
    RFAL_MEMCPY( (uint8_t*)atrRes, (rxBuf + RFAL_NFCDEP_LEN_LEN), rxLen );
 8017ff2:	f107 0314 	add.w	r3, r7, #20
 8017ff6:	3301      	adds	r3, #1
 8017ff8:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8017ffc:	4619      	mov	r1, r3
 8017ffe:	68b8      	ldr	r0, [r7, #8]
 8018000:	f004 fa54 	bl	801c4ac <memcpy>
    *atrResLen = (uint8_t)rxLen;
 8018004:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8018008:	b2da      	uxtb	r2, r3
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	701a      	strb	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 801800e:	2300      	movs	r3, #0
}
 8018010:	4618      	mov	r0, r3
 8018012:	37f0      	adds	r7, #240	@ 0xf0
 8018014:	46bd      	mov	sp, r7
 8018016:	bd80      	pop	{r7, pc}
 8018018:	200038fc 	.word	0x200038fc
 801801c:	00200c01 	.word	0x00200c01
 8018020:	01000c01 	.word	0x01000c01

08018024 <rfalNfcDepPSL>:


/*******************************************************************************/
ReturnCode rfalNfcDepPSL( uint8_t BRS, uint8_t FSL )
{
 8018024:	b590      	push	{r4, r7, lr}
 8018026:	b08b      	sub	sp, #44	@ 0x2c
 8018028:	af04      	add	r7, sp, #16
 801802a:	4603      	mov	r3, r0
 801802c:	460a      	mov	r2, r1
 801802e:	71fb      	strb	r3, [r7, #7]
 8018030:	4613      	mov	r3, r2
 8018032:	71bb      	strb	r3, [r7, #6]
    uint16_t   rxLen;
    uint8_t    msgIt;
    uint8_t    txBuf[NFCIP_PSLREQ_LEN + NFCIP_PSLPAY_LEN];
    uint8_t    rxBuf[NFCIP_PSLRES_LEN];
    
    msgIt = NFCIP_PSLREQ_LEN;
 8018034:	2304      	movs	r3, #4
 8018036:	75fb      	strb	r3, [r7, #23]
    
    txBuf[msgIt++] = BRS;
 8018038:	7dfb      	ldrb	r3, [r7, #23]
 801803a:	1c5a      	adds	r2, r3, #1
 801803c:	75fa      	strb	r2, [r7, #23]
 801803e:	3318      	adds	r3, #24
 8018040:	443b      	add	r3, r7
 8018042:	79fa      	ldrb	r2, [r7, #7]
 8018044:	f803 2c0c 	strb.w	r2, [r3, #-12]
    txBuf[msgIt++] = FSL;
 8018048:	7dfb      	ldrb	r3, [r7, #23]
 801804a:	1c5a      	adds	r2, r3, #1
 801804c:	75fa      	strb	r2, [r7, #23]
 801804e:	3318      	adds	r3, #24
 8018050:	443b      	add	r3, r7
 8018052:	79ba      	ldrb	r2, [r7, #6]
 8018054:	f803 2c0c 	strb.w	r2, [r3, #-12]
    
    /*******************************************************************************/
    /* Send PSL REQ and wait for response                                          */
    /*******************************************************************************/
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx( NFCIP_CMD_PSL_REQ, txBuf, (gNfcip.cfg.fwt + gNfcip.cfg.dFwt), &txBuf[NFCIP_PSLREQ_LEN], (msgIt - NFCIP_PSLREQ_LEN), rxBuf, NFCIP_PSLRES_LEN, &rxLen ) );
 8018058:	4b2c      	ldr	r3, [pc, #176]	@ (801810c <rfalNfcDepPSL+0xe8>)
 801805a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801805c:	4b2b      	ldr	r3, [pc, #172]	@ (801810c <rfalNfcDepPSL+0xe8>)
 801805e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018060:	18d0      	adds	r0, r2, r3
 8018062:	7dfb      	ldrb	r3, [r7, #23]
 8018064:	3b04      	subs	r3, #4
 8018066:	b2db      	uxtb	r3, r3
 8018068:	f107 020c 	add.w	r2, r7, #12
 801806c:	1d14      	adds	r4, r2, #4
 801806e:	f107 010c 	add.w	r1, r7, #12
 8018072:	f107 0212 	add.w	r2, r7, #18
 8018076:	9203      	str	r2, [sp, #12]
 8018078:	2204      	movs	r2, #4
 801807a:	9202      	str	r2, [sp, #8]
 801807c:	f107 0208 	add.w	r2, r7, #8
 8018080:	9201      	str	r2, [sp, #4]
 8018082:	9300      	str	r3, [sp, #0]
 8018084:	4623      	mov	r3, r4
 8018086:	4602      	mov	r2, r0
 8018088:	2004      	movs	r0, #4
 801808a:	f7fe fa03 	bl	8016494 <nfcipTxRx>
 801808e:	4603      	mov	r3, r0
 8018090:	82bb      	strh	r3, [r7, #20]
 8018092:	8abb      	ldrh	r3, [r7, #20]
 8018094:	2b00      	cmp	r3, #0
 8018096:	d001      	beq.n	801809c <rfalNfcDepPSL+0x78>
 8018098:	8abb      	ldrh	r3, [r7, #20]
 801809a:	e032      	b.n	8018102 <rfalNfcDepPSL+0xde>
    
    
    /*******************************************************************************/
    /* PSL sent, check response                                                    */
    /*******************************************************************************/
    msgIt = 0;
 801809c:	2300      	movs	r3, #0
 801809e:	75fb      	strb	r3, [r7, #23]
    rxLen = (uint16_t)(rxBuf[msgIt++]);                /* use LEN byte                   */
 80180a0:	7dfb      	ldrb	r3, [r7, #23]
 80180a2:	1c5a      	adds	r2, r3, #1
 80180a4:	75fa      	strb	r2, [r7, #23]
 80180a6:	3318      	adds	r3, #24
 80180a8:	443b      	add	r3, r7
 80180aa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80180ae:	827b      	strh	r3, [r7, #18]
        
    if( rxLen < NFCIP_PSLRES_LEN )                     /* Checking length: LEN + RLS_RES */
 80180b0:	8a7b      	ldrh	r3, [r7, #18]
 80180b2:	2b03      	cmp	r3, #3
 80180b4:	d801      	bhi.n	80180ba <rfalNfcDepPSL+0x96>
    {
        return RFAL_ERR_PROTO;
 80180b6:	230b      	movs	r3, #11
 80180b8:	e023      	b.n	8018102 <rfalNfcDepPSL+0xde>
    }
    
    if( rxBuf[msgIt++] != NFCIP_RES )                  /* Checking if is a response      */
 80180ba:	7dfb      	ldrb	r3, [r7, #23]
 80180bc:	1c5a      	adds	r2, r3, #1
 80180be:	75fa      	strb	r2, [r7, #23]
 80180c0:	3318      	adds	r3, #24
 80180c2:	443b      	add	r3, r7
 80180c4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80180c8:	2bd5      	cmp	r3, #213	@ 0xd5
 80180ca:	d001      	beq.n	80180d0 <rfalNfcDepPSL+0xac>
    {
        return RFAL_ERR_PROTO;
 80180cc:	230b      	movs	r3, #11
 80180ce:	e018      	b.n	8018102 <rfalNfcDepPSL+0xde>
    }
    
    if( rxBuf[msgIt++] != (uint8_t)NFCIP_CMD_PSL_RES ) /* Checking if is a PSL RES       */
 80180d0:	7dfb      	ldrb	r3, [r7, #23]
 80180d2:	1c5a      	adds	r2, r3, #1
 80180d4:	75fa      	strb	r2, [r7, #23]
 80180d6:	3318      	adds	r3, #24
 80180d8:	443b      	add	r3, r7
 80180da:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80180de:	2b05      	cmp	r3, #5
 80180e0:	d001      	beq.n	80180e6 <rfalNfcDepPSL+0xc2>
    {
        return RFAL_ERR_PROTO;
 80180e2:	230b      	movs	r3, #11
 80180e4:	e00d      	b.n	8018102 <rfalNfcDepPSL+0xde>
    }
    
    if( rxBuf[msgIt++] != gNfcip.cfg.did )             /* Checking DID                   */
 80180e6:	7dfb      	ldrb	r3, [r7, #23]
 80180e8:	1c5a      	adds	r2, r3, #1
 80180ea:	75fa      	strb	r2, [r7, #23]
 80180ec:	3318      	adds	r3, #24
 80180ee:	443b      	add	r3, r7
 80180f0:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80180f4:	4b05      	ldr	r3, [pc, #20]	@ (801810c <rfalNfcDepPSL+0xe8>)
 80180f6:	78db      	ldrb	r3, [r3, #3]
 80180f8:	429a      	cmp	r2, r3
 80180fa:	d001      	beq.n	8018100 <rfalNfcDepPSL+0xdc>
    {
        return RFAL_ERR_PROTO;
 80180fc:	230b      	movs	r3, #11
 80180fe:	e000      	b.n	8018102 <rfalNfcDepPSL+0xde>
    }
    
    return RFAL_ERR_NONE;
 8018100:	2300      	movs	r3, #0
}
 8018102:	4618      	mov	r0, r3
 8018104:	371c      	adds	r7, #28
 8018106:	46bd      	mov	sp, r7
 8018108:	bd90      	pop	{r4, r7, pc}
 801810a:	bf00      	nop
 801810c:	200038fc 	.word	0x200038fc

08018110 <rfalNfcDepDSL>:


/*******************************************************************************/
ReturnCode rfalNfcDepDSL( void )
{   
 8018110:	b580      	push	{r7, lr}
 8018112:	b08a      	sub	sp, #40	@ 0x28
 8018114:	af04      	add	r7, sp, #16
    ReturnCode ret;
    uint8_t  txBuf[ RFAL_NFCDEP_HEADER_PAD + NFCIP_DSLREQ_LEN];
    uint8_t  rxBuf[NFCIP_DSLRES_LEN];
    uint8_t  rxMsgIt;
    uint16_t rxLen = 0;
 8018116:	2300      	movs	r3, #0
 8018118:	80fb      	strh	r3, [r7, #6]
        
    if( gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET )
 801811a:	4b2d      	ldr	r3, [pc, #180]	@ (80181d0 <rfalNfcDepDSL+0xc0>)
 801811c:	781b      	ldrb	r3, [r3, #0]
 801811e:	2b01      	cmp	r3, #1
 8018120:	d101      	bne.n	8018126 <rfalNfcDepDSL+0x16>
    {
        return RFAL_ERR_NONE;                                  /* Target has no deselect procedure */
 8018122:	2300      	movs	r3, #0
 8018124:	e04f      	b.n	80181c6 <rfalNfcDepDSL+0xb6>
    }
    
    /* Repeating a DSL REQ is optional, not doing it */
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx( NFCIP_CMD_DSL_REQ, txBuf, (gNfcip.cfg.fwt + gNfcip.cfg.dFwt), NULL, 0, rxBuf, (uint16_t)sizeof(rxBuf), &rxLen  ) );
 8018126:	4b2a      	ldr	r3, [pc, #168]	@ (80181d0 <rfalNfcDepDSL+0xc0>)
 8018128:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801812a:	4b29      	ldr	r3, [pc, #164]	@ (80181d0 <rfalNfcDepDSL+0xc0>)
 801812c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801812e:	441a      	add	r2, r3
 8018130:	f107 010c 	add.w	r1, r7, #12
 8018134:	1dbb      	adds	r3, r7, #6
 8018136:	9303      	str	r3, [sp, #12]
 8018138:	2304      	movs	r3, #4
 801813a:	9302      	str	r3, [sp, #8]
 801813c:	f107 0308 	add.w	r3, r7, #8
 8018140:	9301      	str	r3, [sp, #4]
 8018142:	2300      	movs	r3, #0
 8018144:	9300      	str	r3, [sp, #0]
 8018146:	2300      	movs	r3, #0
 8018148:	2008      	movs	r0, #8
 801814a:	f7fe f9a3 	bl	8016494 <nfcipTxRx>
 801814e:	4603      	mov	r3, r0
 8018150:	82fb      	strh	r3, [r7, #22]
 8018152:	8afb      	ldrh	r3, [r7, #22]
 8018154:	2b00      	cmp	r3, #0
 8018156:	d001      	beq.n	801815c <rfalNfcDepDSL+0x4c>
 8018158:	8afb      	ldrh	r3, [r7, #22]
 801815a:	e034      	b.n	80181c6 <rfalNfcDepDSL+0xb6>
    
    /*******************************************************************************/
    rxMsgIt = 0;
 801815c:	2300      	movs	r3, #0
 801815e:	757b      	strb	r3, [r7, #21]
    
    if( rxBuf[rxMsgIt++] < NFCIP_DSLRES_MIN )             /* Checking length: LEN + DSL_RES */
 8018160:	7d7b      	ldrb	r3, [r7, #21]
 8018162:	1c5a      	adds	r2, r3, #1
 8018164:	757a      	strb	r2, [r7, #21]
 8018166:	3318      	adds	r3, #24
 8018168:	443b      	add	r3, r7
 801816a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 801816e:	2b02      	cmp	r3, #2
 8018170:	d801      	bhi.n	8018176 <rfalNfcDepDSL+0x66>
    {
        return RFAL_ERR_PROTO;
 8018172:	230b      	movs	r3, #11
 8018174:	e027      	b.n	80181c6 <rfalNfcDepDSL+0xb6>
    }
    
    if( rxBuf[rxMsgIt++] != NFCIP_RES )                   /* Checking if is a response      */
 8018176:	7d7b      	ldrb	r3, [r7, #21]
 8018178:	1c5a      	adds	r2, r3, #1
 801817a:	757a      	strb	r2, [r7, #21]
 801817c:	3318      	adds	r3, #24
 801817e:	443b      	add	r3, r7
 8018180:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8018184:	2bd5      	cmp	r3, #213	@ 0xd5
 8018186:	d001      	beq.n	801818c <rfalNfcDepDSL+0x7c>
    {
        return RFAL_ERR_PROTO;
 8018188:	230b      	movs	r3, #11
 801818a:	e01c      	b.n	80181c6 <rfalNfcDepDSL+0xb6>
    }
    
    if( rxBuf[rxMsgIt++] != (uint8_t)NFCIP_CMD_DSL_RES )  /* Checking if is DSL RES          */
 801818c:	7d7b      	ldrb	r3, [r7, #21]
 801818e:	1c5a      	adds	r2, r3, #1
 8018190:	757a      	strb	r2, [r7, #21]
 8018192:	3318      	adds	r3, #24
 8018194:	443b      	add	r3, r7
 8018196:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 801819a:	2b09      	cmp	r3, #9
 801819c:	d001      	beq.n	80181a2 <rfalNfcDepDSL+0x92>
    {
        return RFAL_ERR_PROTO;
 801819e:	230b      	movs	r3, #11
 80181a0:	e011      	b.n	80181c6 <rfalNfcDepDSL+0xb6>
    }
    
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 80181a2:	4b0b      	ldr	r3, [pc, #44]	@ (80181d0 <rfalNfcDepDSL+0xc0>)
 80181a4:	78db      	ldrb	r3, [r3, #3]
 80181a6:	2b00      	cmp	r3, #0
 80181a8:	d00c      	beq.n	80181c4 <rfalNfcDepDSL+0xb4>
    {
        if ( rxBuf[rxMsgIt++] != gNfcip.cfg.did ) 
 80181aa:	7d7b      	ldrb	r3, [r7, #21]
 80181ac:	1c5a      	adds	r2, r3, #1
 80181ae:	757a      	strb	r2, [r7, #21]
 80181b0:	3318      	adds	r3, #24
 80181b2:	443b      	add	r3, r7
 80181b4:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80181b8:	4b05      	ldr	r3, [pc, #20]	@ (80181d0 <rfalNfcDepDSL+0xc0>)
 80181ba:	78db      	ldrb	r3, [r3, #3]
 80181bc:	429a      	cmp	r2, r3
 80181be:	d001      	beq.n	80181c4 <rfalNfcDepDSL+0xb4>
        {
            return RFAL_ERR_PROTO;
 80181c0:	230b      	movs	r3, #11
 80181c2:	e000      	b.n	80181c6 <rfalNfcDepDSL+0xb6>
        }
    }

    return RFAL_ERR_NONE;
 80181c4:	2300      	movs	r3, #0
}
 80181c6:	4618      	mov	r0, r3
 80181c8:	3718      	adds	r7, #24
 80181ca:	46bd      	mov	sp, r7
 80181cc:	bd80      	pop	{r7, pc}
 80181ce:	bf00      	nop
 80181d0:	200038fc 	.word	0x200038fc

080181d4 <rfalNfcDepRLS>:


/*******************************************************************************/
ReturnCode rfalNfcDepRLS( void )
{   
 80181d4:	b580      	push	{r7, lr}
 80181d6:	b08a      	sub	sp, #40	@ 0x28
 80181d8:	af04      	add	r7, sp, #16
    ReturnCode ret;
    uint8_t    txBuf[RFAL_NFCDEP_HEADER_PAD + NFCIP_RLSREQ_LEN];
    uint8_t    rxBuf[NFCIP_RLSRES_LEN];    
    uint8_t    rxMsgIt;
    uint16_t   rxLen = 0;
 80181da:	2300      	movs	r3, #0
 80181dc:	80fb      	strh	r3, [r7, #6]
    
    if ( gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET )  /* Target has no release procedure */
 80181de:	4b2d      	ldr	r3, [pc, #180]	@ (8018294 <rfalNfcDepRLS+0xc0>)
 80181e0:	781b      	ldrb	r3, [r3, #0]
 80181e2:	2b01      	cmp	r3, #1
 80181e4:	d101      	bne.n	80181ea <rfalNfcDepRLS+0x16>
    {
        return RFAL_ERR_NONE;
 80181e6:	2300      	movs	r3, #0
 80181e8:	e04f      	b.n	801828a <rfalNfcDepRLS+0xb6>
    }
        
    /* Repeating a RLS REQ is optional, not doing it */
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx( NFCIP_CMD_RLS_REQ, txBuf, (gNfcip.cfg.fwt + gNfcip.cfg.dFwt), NULL, 0, rxBuf, (uint16_t)sizeof(rxBuf), &rxLen  ) );
 80181ea:	4b2a      	ldr	r3, [pc, #168]	@ (8018294 <rfalNfcDepRLS+0xc0>)
 80181ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80181ee:	4b29      	ldr	r3, [pc, #164]	@ (8018294 <rfalNfcDepRLS+0xc0>)
 80181f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80181f2:	441a      	add	r2, r3
 80181f4:	f107 010c 	add.w	r1, r7, #12
 80181f8:	1dbb      	adds	r3, r7, #6
 80181fa:	9303      	str	r3, [sp, #12]
 80181fc:	2304      	movs	r3, #4
 80181fe:	9302      	str	r3, [sp, #8]
 8018200:	f107 0308 	add.w	r3, r7, #8
 8018204:	9301      	str	r3, [sp, #4]
 8018206:	2300      	movs	r3, #0
 8018208:	9300      	str	r3, [sp, #0]
 801820a:	2300      	movs	r3, #0
 801820c:	200a      	movs	r0, #10
 801820e:	f7fe f941 	bl	8016494 <nfcipTxRx>
 8018212:	4603      	mov	r3, r0
 8018214:	82fb      	strh	r3, [r7, #22]
 8018216:	8afb      	ldrh	r3, [r7, #22]
 8018218:	2b00      	cmp	r3, #0
 801821a:	d001      	beq.n	8018220 <rfalNfcDepRLS+0x4c>
 801821c:	8afb      	ldrh	r3, [r7, #22]
 801821e:	e034      	b.n	801828a <rfalNfcDepRLS+0xb6>
    
    /*******************************************************************************/
    rxMsgIt = 0;
 8018220:	2300      	movs	r3, #0
 8018222:	757b      	strb	r3, [r7, #21]
       
    if( rxBuf[rxMsgIt++] < NFCIP_RLSRES_MIN )             /* Checking length: LEN + RLS_RES */
 8018224:	7d7b      	ldrb	r3, [r7, #21]
 8018226:	1c5a      	adds	r2, r3, #1
 8018228:	757a      	strb	r2, [r7, #21]
 801822a:	3318      	adds	r3, #24
 801822c:	443b      	add	r3, r7
 801822e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8018232:	2b02      	cmp	r3, #2
 8018234:	d801      	bhi.n	801823a <rfalNfcDepRLS+0x66>
    {
        return RFAL_ERR_PROTO;
 8018236:	230b      	movs	r3, #11
 8018238:	e027      	b.n	801828a <rfalNfcDepRLS+0xb6>
    }
        
    if( rxBuf[rxMsgIt++] != NFCIP_RES )                   /* Checking if is a response      */
 801823a:	7d7b      	ldrb	r3, [r7, #21]
 801823c:	1c5a      	adds	r2, r3, #1
 801823e:	757a      	strb	r2, [r7, #21]
 8018240:	3318      	adds	r3, #24
 8018242:	443b      	add	r3, r7
 8018244:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8018248:	2bd5      	cmp	r3, #213	@ 0xd5
 801824a:	d001      	beq.n	8018250 <rfalNfcDepRLS+0x7c>
    {
        return RFAL_ERR_PROTO;
 801824c:	230b      	movs	r3, #11
 801824e:	e01c      	b.n	801828a <rfalNfcDepRLS+0xb6>
    }
    
    if( rxBuf[rxMsgIt++] != (uint8_t)NFCIP_CMD_RLS_RES )  /* Checking if is RLS RES         */
 8018250:	7d7b      	ldrb	r3, [r7, #21]
 8018252:	1c5a      	adds	r2, r3, #1
 8018254:	757a      	strb	r2, [r7, #21]
 8018256:	3318      	adds	r3, #24
 8018258:	443b      	add	r3, r7
 801825a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 801825e:	2b0b      	cmp	r3, #11
 8018260:	d001      	beq.n	8018266 <rfalNfcDepRLS+0x92>
    {
        return RFAL_ERR_PROTO;
 8018262:	230b      	movs	r3, #11
 8018264:	e011      	b.n	801828a <rfalNfcDepRLS+0xb6>
    }
     
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 8018266:	4b0b      	ldr	r3, [pc, #44]	@ (8018294 <rfalNfcDepRLS+0xc0>)
 8018268:	78db      	ldrb	r3, [r3, #3]
 801826a:	2b00      	cmp	r3, #0
 801826c:	d00c      	beq.n	8018288 <rfalNfcDepRLS+0xb4>
    {
        if ( rxBuf[rxMsgIt++] != gNfcip.cfg.did ) 
 801826e:	7d7b      	ldrb	r3, [r7, #21]
 8018270:	1c5a      	adds	r2, r3, #1
 8018272:	757a      	strb	r2, [r7, #21]
 8018274:	3318      	adds	r3, #24
 8018276:	443b      	add	r3, r7
 8018278:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 801827c:	4b05      	ldr	r3, [pc, #20]	@ (8018294 <rfalNfcDepRLS+0xc0>)
 801827e:	78db      	ldrb	r3, [r3, #3]
 8018280:	429a      	cmp	r2, r3
 8018282:	d001      	beq.n	8018288 <rfalNfcDepRLS+0xb4>
        {
            return RFAL_ERR_PROTO;
 8018284:	230b      	movs	r3, #11
 8018286:	e000      	b.n	801828a <rfalNfcDepRLS+0xb6>
        }
    }
    
    return RFAL_ERR_NONE;
 8018288:	2300      	movs	r3, #0
}
 801828a:	4618      	mov	r0, r3
 801828c:	3718      	adds	r7, #24
 801828e:	46bd      	mov	sp, r7
 8018290:	bd80      	pop	{r7, pc}
 8018292:	bf00      	nop
 8018294:	200038fc 	.word	0x200038fc

08018298 <rfalNfcDepInitiatorHandleActivation>:


/*******************************************************************************/
ReturnCode rfalNfcDepInitiatorHandleActivation( rfalNfcDepAtrParam* param, rfalBitRate desiredBR, rfalNfcDepDevice* nfcDepDev )
{
 8018298:	b580      	push	{r7, lr}
 801829a:	b086      	sub	sp, #24
 801829c:	af00      	add	r7, sp, #0
 801829e:	60f8      	str	r0, [r7, #12]
 80182a0:	460b      	mov	r3, r1
 80182a2:	607a      	str	r2, [r7, #4]
 80182a4:	72fb      	strb	r3, [r7, #11]
    uint8_t    maxRetyrs;
    uint8_t    PSL_BRS;
    uint8_t    PSL_FSL;
    bool       sendPSL;
    
    if( (param == NULL) || (nfcDepDev == NULL) )
 80182a6:	68fb      	ldr	r3, [r7, #12]
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	d002      	beq.n	80182b2 <rfalNfcDepInitiatorHandleActivation+0x1a>
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	d101      	bne.n	80182b6 <rfalNfcDepInitiatorHandleActivation+0x1e>
    {
        return RFAL_ERR_PARAM;
 80182b2:	2307      	movs	r3, #7
 80182b4:	e0e2      	b.n	801847c <rfalNfcDepInitiatorHandleActivation+0x1e4>
    }
    
    param->NAD = RFAL_NFCDEP_NAD_NO;          /* Digital 1.1  16.6.2.9  Initiator SHALL NOT use NAD */
 80182b6:	68fb      	ldr	r3, [r7, #12]
 80182b8:	2200      	movs	r2, #0
 80182ba:	729a      	strb	r2, [r3, #10]
    maxRetyrs  = NFCIP_ATR_RETRY_MAX;
 80182bc:	2302      	movs	r3, #2
 80182be:	75fb      	strb	r3, [r7, #23]
    /*******************************************************************************/
    /* Send ATR REQ and wait for response                                          */
    /*******************************************************************************/
    do{  /* Upon transmission error ATR REQ should be retried */
        
         ret = rfalNfcDepATR( param, &nfcDepDev->activation.Target.ATR_RES, &nfcDepDev->activation.Target.ATR_RESLen );
 80182c0:	6879      	ldr	r1, [r7, #4]
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	3341      	adds	r3, #65	@ 0x41
 80182c6:	461a      	mov	r2, r3
 80182c8:	68f8      	ldr	r0, [r7, #12]
 80182ca:	f7ff fdcf 	bl	8017e6c <rfalNfcDepATR>
 80182ce:	4603      	mov	r3, r0
 80182d0:	827b      	strh	r3, [r7, #18]
         
         if( nfcipIsTransmissionError(ret) )
 80182d2:	8a7b      	ldrh	r3, [r7, #18]
 80182d4:	2b15      	cmp	r3, #21
 80182d6:	d005      	beq.n	80182e4 <rfalNfcDepInitiatorHandleActivation+0x4c>
 80182d8:	8a7b      	ldrh	r3, [r7, #18]
 80182da:	2b09      	cmp	r3, #9
 80182dc:	d002      	beq.n	80182e4 <rfalNfcDepInitiatorHandleActivation+0x4c>
 80182de:	8a7b      	ldrh	r3, [r7, #18]
 80182e0:	2b1b      	cmp	r3, #27
 80182e2:	d106      	bne.n	80182f2 <rfalNfcDepInitiatorHandleActivation+0x5a>
         {
             continue;
 80182e4:	bf00      	nop
         }
         break;
    }
    while( (maxRetyrs--) != 0U );
 80182e6:	7dfb      	ldrb	r3, [r7, #23]
 80182e8:	1e5a      	subs	r2, r3, #1
 80182ea:	75fa      	strb	r2, [r7, #23]
 80182ec:	2b00      	cmp	r3, #0
 80182ee:	d1e7      	bne.n	80182c0 <rfalNfcDepInitiatorHandleActivation+0x28>
 80182f0:	e000      	b.n	80182f4 <rfalNfcDepInitiatorHandleActivation+0x5c>
         break;
 80182f2:	bf00      	nop
    
    if( ret != RFAL_ERR_NONE )
 80182f4:	8a7b      	ldrh	r3, [r7, #18]
 80182f6:	2b00      	cmp	r3, #0
 80182f8:	d001      	beq.n	80182fe <rfalNfcDepInitiatorHandleActivation+0x66>
    {
        return ret;
 80182fa:	8a7b      	ldrh	r3, [r7, #18]
 80182fc:	e0be      	b.n	801847c <rfalNfcDepInitiatorHandleActivation+0x1e4>
    }
    
    /*******************************************************************************/
    /* Compute NFC-DEP device with ATR_RES                                         */
    /*******************************************************************************/
    nfcDepDev->info.GBLen = (nfcDepDev->activation.Target.ATR_RESLen - RFAL_NFCDEP_ATRRES_MIN_LEN);
 80182fe:	687b      	ldr	r3, [r7, #4]
 8018300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018304:	3b11      	subs	r3, #17
 8018306:	b2da      	uxtb	r2, r3
 8018308:	687b      	ldr	r3, [r7, #4]
 801830a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    nfcDepDev->info.DID   = nfcDepDev->activation.Target.ATR_RES.DID;
 801830e:	687b      	ldr	r3, [r7, #4]
 8018310:	7b1a      	ldrb	r2, [r3, #12]
 8018312:	687b      	ldr	r3, [r7, #4]
 8018314:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    nfcDepDev->info.NAD   = RFAL_NFCDEP_NAD_NO;                                      /* Digital 1.1  16.6.3.11 Initiator SHALL ignore b1 of PPt */
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	2200      	movs	r2, #0
 801831c:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
    nfcDepDev->info.LR    = rfalNfcDepPP2LR( nfcDepDev->activation.Target.ATR_RES.PPt );
 8018320:	687b      	ldr	r3, [r7, #4]
 8018322:	7c1b      	ldrb	r3, [r3, #16]
 8018324:	091b      	lsrs	r3, r3, #4
 8018326:	b2db      	uxtb	r3, r3
 8018328:	f003 0303 	and.w	r3, r3, #3
 801832c:	b2da      	uxtb	r2, r3
 801832e:	687b      	ldr	r3, [r7, #4]
 8018330:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    nfcDepDev->info.FS    = rfalNfcDepLR2FS( nfcDepDev->info.LR );
 8018334:	687b      	ldr	r3, [r7, #4]
 8018336:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801833a:	3301      	adds	r3, #1
 801833c:	019b      	lsls	r3, r3, #6
 801833e:	2bfd      	cmp	r3, #253	@ 0xfd
 8018340:	d807      	bhi.n	8018352 <rfalNfcDepInitiatorHandleActivation+0xba>
 8018342:	687b      	ldr	r3, [r7, #4]
 8018344:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8018348:	3301      	adds	r3, #1
 801834a:	b29b      	uxth	r3, r3
 801834c:	019b      	lsls	r3, r3, #6
 801834e:	b29a      	uxth	r2, r3
 8018350:	e000      	b.n	8018354 <rfalNfcDepInitiatorHandleActivation+0xbc>
 8018352:	22fe      	movs	r2, #254	@ 0xfe
 8018354:	687b      	ldr	r3, [r7, #4]
 8018356:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    nfcDepDev->info.WT    = (nfcDepDev->activation.Target.ATR_RES.TO & RFAL_NFCDEP_WT_MASK);
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	7bdb      	ldrb	r3, [r3, #15]
 801835e:	f003 030f 	and.w	r3, r3, #15
 8018362:	b2da      	uxtb	r2, r3
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    nfcDepDev->info.FWT   = rfalNfcDepCalculateRWT( nfcDepDev->info.WT );
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8018370:	4618      	mov	r0, r3
 8018372:	f000 f889 	bl	8018488 <rfalNfcDepCalculateRWT>
 8018376:	4602      	mov	r2, r0
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	649a      	str	r2, [r3, #72]	@ 0x48
    nfcDepDev->info.dFWT  = RFAL_NFCDEP_WT_DELTA;
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	220c      	movs	r2, #12
 8018380:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    rfalGetBitRate( &nfcDepDev->info.DSI, &nfcDepDev->info.DRI );
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	3355      	adds	r3, #85	@ 0x55
 801838c:	4619      	mov	r1, r3
 801838e:	4610      	mov	r0, r2
 8018390:	f7ea f81e 	bl	80023d0 <rfalGetBitRate>
    
    
    /*******************************************************************************/
    /* Check if a PSL needs to be sent                                                */
    /*******************************************************************************/
    sendPSL = false;
 8018394:	2300      	movs	r3, #0
 8018396:	757b      	strb	r3, [r7, #21]
    PSL_BRS = rfalNfcDepDx2BRS( nfcDepDev->info.DSI );  /* Set current bit rate divisor on both directions  */
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801839e:	00db      	lsls	r3, r3, #3
 80183a0:	b2db      	uxtb	r3, r3
 80183a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80183a6:	b2da      	uxtb	r2, r3
 80183a8:	687b      	ldr	r3, [r7, #4]
 80183aa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80183ae:	f003 0307 	and.w	r3, r3, #7
 80183b2:	b2db      	uxtb	r3, r3
 80183b4:	4313      	orrs	r3, r2
 80183b6:	75bb      	strb	r3, [r7, #22]
    PSL_FSL = nfcDepDev->info.LR;                       /* Set current Frame Size                           */
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80183be:	747b      	strb	r3, [r7, #17]
    
    
    /*******************************************************************************/
    /* Check Baud rates                                                            */
    /*******************************************************************************/
    if( (nfcDepDev->info.DSI != desiredBR) && (desiredBR != RFAL_BR_KEEP) )    /* if desired BR is different    */
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80183c6:	7afa      	ldrb	r2, [r7, #11]
 80183c8:	429a      	cmp	r2, r3
 80183ca:	d01b      	beq.n	8018404 <rfalNfcDepInitiatorHandleActivation+0x16c>
 80183cc:	7afb      	ldrb	r3, [r7, #11]
 80183ce:	2bff      	cmp	r3, #255	@ 0xff
 80183d0:	d018      	beq.n	8018404 <rfalNfcDepInitiatorHandleActivation+0x16c>
    {
        if( nfcipDxIsSupported( (uint8_t)desiredBR, nfcDepDev->activation.Target.ATR_RES.BRt, nfcDepDev->activation.Target.ATR_RES.BSt ) )  /* if desired BR is supported     */    /* MISRA 13.5 */
 80183d2:	687b      	ldr	r3, [r7, #4]
 80183d4:	7b99      	ldrb	r1, [r3, #14]
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	7b5a      	ldrb	r2, [r3, #13]
 80183da:	7afb      	ldrb	r3, [r7, #11]
 80183dc:	4618      	mov	r0, r3
 80183de:	f7fe f835 	bl	801644c <nfcipDxIsSupported>
 80183e2:	4603      	mov	r3, r0
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	d00d      	beq.n	8018404 <rfalNfcDepInitiatorHandleActivation+0x16c>
        {
            sendPSL = true;
 80183e8:	2301      	movs	r3, #1
 80183ea:	757b      	strb	r3, [r7, #21]
            PSL_BRS = rfalNfcDepDx2BRS( desiredBR );
 80183ec:	7afb      	ldrb	r3, [r7, #11]
 80183ee:	00db      	lsls	r3, r3, #3
 80183f0:	b2db      	uxtb	r3, r3
 80183f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80183f6:	b2da      	uxtb	r2, r3
 80183f8:	7afb      	ldrb	r3, [r7, #11]
 80183fa:	f003 0307 	and.w	r3, r3, #7
 80183fe:	b2db      	uxtb	r3, r3
 8018400:	4313      	orrs	r3, r2
 8018402:	75bb      	strb	r3, [r7, #22]
        }
    }

    
    /*******************************************************************************/
    if( sendPSL )
 8018404:	7d7b      	ldrb	r3, [r7, #21]
 8018406:	2b00      	cmp	r3, #0
 8018408:	d037      	beq.n	801847a <rfalNfcDepInitiatorHandleActivation+0x1e2>
    {
        /* Apply target's FWT for PSL_REQ        Digital 2.2  17.11.2.5 */
        gNfcip.cfg.fwt = nfcDepDev->info.FWT;
 801840a:	687b      	ldr	r3, [r7, #4]
 801840c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801840e:	4a1d      	ldr	r2, [pc, #116]	@ (8018484 <rfalNfcDepInitiatorHandleActivation+0x1ec>)
 8018410:	6493      	str	r3, [r2, #72]	@ 0x48
        
        /*******************************************************************************/
        /* Send PSL REQ and wait for response                                          */
        /*******************************************************************************/
        RFAL_EXIT_ON_ERR( ret, rfalNfcDepPSL(PSL_BRS, PSL_FSL) );
 8018412:	7c7a      	ldrb	r2, [r7, #17]
 8018414:	7dbb      	ldrb	r3, [r7, #22]
 8018416:	4611      	mov	r1, r2
 8018418:	4618      	mov	r0, r3
 801841a:	f7ff fe03 	bl	8018024 <rfalNfcDepPSL>
 801841e:	4603      	mov	r3, r0
 8018420:	827b      	strh	r3, [r7, #18]
 8018422:	8a7b      	ldrh	r3, [r7, #18]
 8018424:	2b00      	cmp	r3, #0
 8018426:	d001      	beq.n	801842c <rfalNfcDepInitiatorHandleActivation+0x194>
 8018428:	8a7b      	ldrh	r3, [r7, #18]
 801842a:	e027      	b.n	801847c <rfalNfcDepInitiatorHandleActivation+0x1e4>
        
        /* Check if bit rate has been changed */
        if( nfcDepDev->info.DSI != desiredBR )
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8018432:	7afa      	ldrb	r2, [r7, #11]
 8018434:	429a      	cmp	r2, r3
 8018436:	d01e      	beq.n	8018476 <rfalNfcDepInitiatorHandleActivation+0x1de>
        {
            /* Check if device was in Passive NFC-A and went to higher bit rates, use NFC-F */
            if( (nfcDepDev->info.DSI == RFAL_BR_106) && (gNfcip.cfg.commMode == RFAL_NFCDEP_COMM_PASSIVE) )
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801843e:	2b00      	cmp	r3, #0
 8018440:	d107      	bne.n	8018452 <rfalNfcDepInitiatorHandleActivation+0x1ba>
 8018442:	4b10      	ldr	r3, [pc, #64]	@ (8018484 <rfalNfcDepInitiatorHandleActivation+0x1ec>)
 8018444:	785b      	ldrb	r3, [r3, #1]
 8018446:	2b00      	cmp	r3, #0
 8018448:	d103      	bne.n	8018452 <rfalNfcDepInitiatorHandleActivation+0x1ba>
            {
                
            #if RFAL_FEATURE_NFCF 
                /* If Passive initialize NFC-F module */
                rfalNfcfPollerInitialize( desiredBR );
 801844a:	7afb      	ldrb	r3, [r7, #11]
 801844c:	4618      	mov	r0, r3
 801844e:	f001 ff03 	bl	801a258 <rfalNfcfPollerInitialize>
                return RFAL_ERR_NOTSUPP;
            #endif /* RFAL_FEATURE_NFCF */
                
            }
            
            nfcDepDev->info.DRI  = desiredBR;  /* DSI Bit Rate coding from Initiator  to Target  */
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	7afa      	ldrb	r2, [r7, #11]
 8018456:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            nfcDepDev->info.DSI  = desiredBR;  /* DRI Bit Rate coding from Target to Initiator   */
 801845a:	687b      	ldr	r3, [r7, #4]
 801845c:	7afa      	ldrb	r2, [r7, #11]
 801845e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
            
            rfalSetBitRate( nfcDepDev->info.DSI, nfcDepDev->info.DRI );
 8018462:	687b      	ldr	r3, [r7, #4]
 8018464:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801846e:	4619      	mov	r1, r3
 8018470:	4610      	mov	r0, r2
 8018472:	f7e9 fcf1 	bl	8001e58 <rfalSetBitRate>
        }
        
        
        return RFAL_ERR_NONE;   /* PSL has been sent    */
 8018476:	2300      	movs	r3, #0
 8018478:	e000      	b.n	801847c <rfalNfcDepInitiatorHandleActivation+0x1e4>
    }
    
    return RFAL_ERR_NONE;       /* No PSL has been sent */
 801847a:	2300      	movs	r3, #0
}
 801847c:	4618      	mov	r0, r3
 801847e:	3718      	adds	r7, #24
 8018480:	46bd      	mov	sp, r7
 8018482:	bd80      	pop	{r7, pc}
 8018484:	200038fc 	.word	0x200038fc

08018488 <rfalNfcDepCalculateRWT>:


/*******************************************************************************/
uint32_t rfalNfcDepCalculateRWT( uint8_t wt )
{
 8018488:	b480      	push	{r7}
 801848a:	b085      	sub	sp, #20
 801848c:	af00      	add	r7, sp, #0
 801848e:	4603      	mov	r3, r0
 8018490:	71fb      	strb	r3, [r7, #7]
    /* Digital 1.0  14.6.3.8  &  Digital 1.1  16.6.3.9     */
    /* Digital 1.1  16.6.3.9 treat all RFU values as WT=14 */
    const uint8_t responseWaitTime = RFAL_MIN( RFAL_NFCDEP_WT_INI_MAX, wt );
 8018492:	79fb      	ldrb	r3, [r7, #7]
 8018494:	2b0e      	cmp	r3, #14
 8018496:	bf28      	it	cs
 8018498:	230e      	movcs	r3, #14
 801849a:	73fb      	strb	r3, [r7, #15]
        
    return (uint32_t)rfalNfcDepWT2RWT(responseWaitTime);
 801849c:	7bfb      	ldrb	r3, [r7, #15]
 801849e:	f003 030f 	and.w	r3, r3, #15
 80184a2:	330c      	adds	r3, #12
 80184a4:	2201      	movs	r2, #1
 80184a6:	fa02 f303 	lsl.w	r3, r2, r3
}
 80184aa:	4618      	mov	r0, r3
 80184ac:	3714      	adds	r7, #20
 80184ae:	46bd      	mov	sp, r7
 80184b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184b4:	4770      	bx	lr
	...

080184b8 <nfcipDataTx>:



/*******************************************************************************/
static ReturnCode nfcipDataTx( uint8_t* txBuf, uint16_t txBufLen, uint32_t fwt )
{
 80184b8:	b590      	push	{r4, r7, lr}
 80184ba:	b089      	sub	sp, #36	@ 0x24
 80184bc:	af04      	add	r7, sp, #16
 80184be:	60f8      	str	r0, [r7, #12]
 80184c0:	460b      	mov	r3, r1
 80184c2:	607a      	str	r2, [r7, #4]
 80184c4:	817b      	strh	r3, [r7, #10]
   return rfalTransceiveBlockingTx( txBuf, txBufLen, gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen, (RFAL_TXRX_FLAGS_DEFAULT | (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_ON), ((fwt == NFCIP_NO_FWT) ? RFAL_FWT_NONE : fwt) );
 80184c6:	4b0b      	ldr	r3, [pc, #44]	@ (80184f4 <nfcipDataTx+0x3c>)
 80184c8:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 80184ca:	4b0a      	ldr	r3, [pc, #40]	@ (80184f4 <nfcipDataTx+0x3c>)
 80184cc:	f8b3 406a 	ldrh.w	r4, [r3, #106]	@ 0x6a
 80184d0:	4b08      	ldr	r3, [pc, #32]	@ (80184f4 <nfcipDataTx+0x3c>)
 80184d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80184d4:	8979      	ldrh	r1, [r7, #10]
 80184d6:	687a      	ldr	r2, [r7, #4]
 80184d8:	9202      	str	r2, [sp, #8]
 80184da:	2204      	movs	r2, #4
 80184dc:	9201      	str	r2, [sp, #4]
 80184de:	9300      	str	r3, [sp, #0]
 80184e0:	4623      	mov	r3, r4
 80184e2:	4602      	mov	r2, r0
 80184e4:	68f8      	ldr	r0, [r7, #12]
 80184e6:	f7ea fa51 	bl	800298c <rfalTransceiveBlockingTx>
 80184ea:	4603      	mov	r3, r0
}
 80184ec:	4618      	mov	r0, r3
 80184ee:	3714      	adds	r7, #20
 80184f0:	46bd      	mov	sp, r7
 80184f2:	bd90      	pop	{r4, r7, pc}
 80184f4:	200038fc 	.word	0x200038fc

080184f8 <nfcipDataRx>:


/*******************************************************************************/
static ReturnCode nfcipDataRx( bool blocking )
{
 80184f8:	b580      	push	{r7, lr}
 80184fa:	b084      	sub	sp, #16
 80184fc:	af00      	add	r7, sp, #0
 80184fe:	4603      	mov	r3, r0
 8018500:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    
    /* Perform Rx either blocking or non-blocking */
    if( blocking )
 8018502:	79fb      	ldrb	r3, [r7, #7]
 8018504:	2b00      	cmp	r3, #0
 8018506:	d004      	beq.n	8018512 <nfcipDataRx+0x1a>
    {
        ret = rfalTransceiveBlockingRx();
 8018508:	f7ea fa8c 	bl	8002a24 <rfalTransceiveBlockingRx>
 801850c:	4603      	mov	r3, r0
 801850e:	81fb      	strh	r3, [r7, #14]
 8018510:	e003      	b.n	801851a <nfcipDataRx+0x22>
    }
    else
    {
        ret = rfalGetTransceiveStatus();
 8018512:	f7ea fb03 	bl	8002b1c <rfalGetTransceiveStatus>
 8018516:	4603      	mov	r3, r0
 8018518:	81fb      	strh	r3, [r7, #14]
    }
    
    if( ret != RFAL_ERR_BUSY )
 801851a:	89fb      	ldrh	r3, [r7, #14]
 801851c:	2b02      	cmp	r3, #2
 801851e:	d027      	beq.n	8018570 <nfcipDataRx+0x78>
    {
        if( gNfcip.rxRcvdLen != NULL )
 8018520:	4b16      	ldr	r3, [pc, #88]	@ (801857c <nfcipDataRx+0x84>)
 8018522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018524:	2b00      	cmp	r3, #0
 8018526:	d023      	beq.n	8018570 <nfcipDataRx+0x78>
        {
            (*gNfcip.rxRcvdLen) = rfalConvBitsToBytes( *gNfcip.rxRcvdLen );
 8018528:	4b14      	ldr	r3, [pc, #80]	@ (801857c <nfcipDataRx+0x84>)
 801852a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801852c:	881b      	ldrh	r3, [r3, #0]
 801852e:	3307      	adds	r3, #7
 8018530:	08da      	lsrs	r2, r3, #3
 8018532:	4b12      	ldr	r3, [pc, #72]	@ (801857c <nfcipDataRx+0x84>)
 8018534:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018536:	b292      	uxth	r2, r2
 8018538:	801a      	strh	r2, [r3, #0]
                        
            if( (ret == RFAL_ERR_NONE) && (gNfcip.rxBuf != NULL) )
 801853a:	89fb      	ldrh	r3, [r7, #14]
 801853c:	2b00      	cmp	r3, #0
 801853e:	d117      	bne.n	8018570 <nfcipDataRx+0x78>
 8018540:	4b0e      	ldr	r3, [pc, #56]	@ (801857c <nfcipDataRx+0x84>)
 8018542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018544:	2b00      	cmp	r3, #0
 8018546:	d013      	beq.n	8018570 <nfcipDataRx+0x78>
            {
                /* Digital 1.1  16.4.1.3 - Length byte LEN SHALL have a value between 3 and 255 -> otherwise treat as Transmission Error *
                 *                       - Ensure that actual received and frame length do match, otherwise treat as Transmission error  */
                if( (*gNfcip.rxRcvdLen != (uint16_t)*gNfcip.rxBuf) || (*gNfcip.rxRcvdLen < RFAL_NFCDEP_LEN_MIN) || (*gNfcip.rxRcvdLen > RFAL_NFCDEP_LEN_MAX) )
 8018548:	4b0c      	ldr	r3, [pc, #48]	@ (801857c <nfcipDataRx+0x84>)
 801854a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801854c:	881b      	ldrh	r3, [r3, #0]
 801854e:	4a0b      	ldr	r2, [pc, #44]	@ (801857c <nfcipDataRx+0x84>)
 8018550:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8018552:	7812      	ldrb	r2, [r2, #0]
 8018554:	4293      	cmp	r3, r2
 8018556:	d109      	bne.n	801856c <nfcipDataRx+0x74>
 8018558:	4b08      	ldr	r3, [pc, #32]	@ (801857c <nfcipDataRx+0x84>)
 801855a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801855c:	881b      	ldrh	r3, [r3, #0]
 801855e:	2b02      	cmp	r3, #2
 8018560:	d904      	bls.n	801856c <nfcipDataRx+0x74>
 8018562:	4b06      	ldr	r3, [pc, #24]	@ (801857c <nfcipDataRx+0x84>)
 8018564:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018566:	881b      	ldrh	r3, [r3, #0]
 8018568:	2bff      	cmp	r3, #255	@ 0xff
 801856a:	d901      	bls.n	8018570 <nfcipDataRx+0x78>
                {
                    return RFAL_ERR_FRAMING;
 801856c:	2309      	movs	r3, #9
 801856e:	e000      	b.n	8018572 <nfcipDataRx+0x7a>
                }
            }
        }
    }
    
    return ret;
 8018570:	89fb      	ldrh	r3, [r7, #14]
}
 8018572:	4618      	mov	r0, r3
 8018574:	3710      	adds	r7, #16
 8018576:	46bd      	mov	sp, r7
 8018578:	bd80      	pop	{r7, pc}
 801857a:	bf00      	nop
 801857c:	200038fc 	.word	0x200038fc

08018580 <rfalNfcDepListenStartActivation>:


/*******************************************************************************/
ReturnCode rfalNfcDepListenStartActivation( const rfalNfcDepTargetParam *param, const uint8_t *atrReq, uint16_t atrReqLength, rfalNfcDepListenActvParam rxParam )
{
 8018580:	b082      	sub	sp, #8
 8018582:	b580      	push	{r7, lr}
 8018584:	b09c      	sub	sp, #112	@ 0x70
 8018586:	af02      	add	r7, sp, #8
 8018588:	60f8      	str	r0, [r7, #12]
 801858a:	60b9      	str	r1, [r7, #8]
 801858c:	677b      	str	r3, [r7, #116]	@ 0x74
 801858e:	4613      	mov	r3, r2
 8018590:	80fb      	strh	r3, [r7, #6]
    ReturnCode        ret;
    rfalNfcDepConfigs cfg;
    
    
    if( (param == NULL) || (atrReq == NULL) || (rxParam.rxLen == NULL) )
 8018592:	68fb      	ldr	r3, [r7, #12]
 8018594:	2b00      	cmp	r3, #0
 8018596:	d005      	beq.n	80185a4 <rfalNfcDepListenStartActivation+0x24>
 8018598:	68bb      	ldr	r3, [r7, #8]
 801859a:	2b00      	cmp	r3, #0
 801859c:	d002      	beq.n	80185a4 <rfalNfcDepListenStartActivation+0x24>
 801859e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d101      	bne.n	80185a8 <rfalNfcDepListenStartActivation+0x28>
    {
        return RFAL_ERR_PARAM;
 80185a4:	2307      	movs	r3, #7
 80185a6:	e0f3      	b.n	8018790 <rfalNfcDepListenStartActivation+0x210>
    }
    
    
    /*******************************************************************************/
    /*  Check whether is a valid ATR_REQ Compute NFC-DEP device                    */
    if( !rfalNfcDepIsAtrReq( atrReq, atrReqLength, NULL ) )
 80185a8:	88fb      	ldrh	r3, [r7, #6]
 80185aa:	2200      	movs	r2, #0
 80185ac:	4619      	mov	r1, r3
 80185ae:	68b8      	ldr	r0, [r7, #8]
 80185b0:	f7ff fb1e 	bl	8017bf0 <rfalNfcDepIsAtrReq>
 80185b4:	4603      	mov	r3, r0
 80185b6:	f083 0301 	eor.w	r3, r3, #1
 80185ba:	b2db      	uxtb	r3, r3
 80185bc:	2b00      	cmp	r3, #0
 80185be:	d001      	beq.n	80185c4 <rfalNfcDepListenStartActivation+0x44>
    {
        return RFAL_ERR_PARAM;
 80185c0:	2307      	movs	r3, #7
 80185c2:	e0e5      	b.n	8018790 <rfalNfcDepListenStartActivation+0x210>
    }
    
    rxParam.nfcDepDev->activation.Initiator.ATR_REQLen = (uint8_t)atrReqLength;                   /* nfcipIsAtrReq() is already checking Min and Max buffer lengths */ 
 80185c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80185c8:	88fa      	ldrh	r2, [r7, #6]
 80185ca:	b2d2      	uxtb	r2, r2
 80185cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    if( atrReqLength > 0U )                                                                       /* MISRA 21.18 */
 80185d0:	88fb      	ldrh	r3, [r7, #6]
 80185d2:	2b00      	cmp	r3, #0
 80185d4:	d007      	beq.n	80185e6 <rfalNfcDepListenStartActivation+0x66>
    {
        RFAL_MEMCPY( (uint8_t*)&rxParam.nfcDepDev->activation.Initiator.ATR_REQ, atrReq, atrReqLength );
 80185d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80185da:	4618      	mov	r0, r3
 80185dc:	88fb      	ldrh	r3, [r7, #6]
 80185de:	461a      	mov	r2, r3
 80185e0:	68b9      	ldr	r1, [r7, #8]
 80185e2:	f003 ff63 	bl	801c4ac <memcpy>
    }        
    
    rxParam.nfcDepDev->info.GBLen = (uint8_t)(atrReqLength - RFAL_NFCDEP_ATRREQ_MIN_LEN);
 80185e6:	88fb      	ldrh	r3, [r7, #6]
 80185e8:	b2da      	uxtb	r2, r3
 80185ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80185ee:	3a10      	subs	r2, #16
 80185f0:	b2d2      	uxtb	r2, r2
 80185f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    rxParam.nfcDepDev->info.DID   = rxParam.nfcDepDev->activation.Initiator.ATR_REQ.DID;
 80185f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80185fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80185fe:	7b12      	ldrb	r2, [r2, #12]
 8018600:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    rxParam.nfcDepDev->info.NAD   = RFAL_NFCDEP_NAD_NO;                        /* Digital 1.1  16.6.2.9  Initiator SHALL NOT use NAD */
 8018604:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8018608:	2200      	movs	r2, #0
 801860a:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
    rxParam.nfcDepDev->info.LR    = rfalNfcDepPP2LR( rxParam.nfcDepDev->activation.Initiator.ATR_REQ.PPi );
 801860e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8018612:	7bdb      	ldrb	r3, [r3, #15]
 8018614:	091b      	lsrs	r3, r3, #4
 8018616:	b2da      	uxtb	r2, r3
 8018618:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801861c:	f002 0203 	and.w	r2, r2, #3
 8018620:	b2d2      	uxtb	r2, r2
 8018622:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    rxParam.nfcDepDev->info.FS    = rfalNfcDepLR2FS( rxParam.nfcDepDev->info.LR );
 8018626:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801862a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801862e:	3301      	adds	r3, #1
 8018630:	019b      	lsls	r3, r3, #6
 8018632:	2bfd      	cmp	r3, #253	@ 0xfd
 8018634:	d808      	bhi.n	8018648 <rfalNfcDepListenStartActivation+0xc8>
 8018636:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801863a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801863e:	3301      	adds	r3, #1
 8018640:	b29b      	uxth	r3, r3
 8018642:	019b      	lsls	r3, r3, #6
 8018644:	b29a      	uxth	r2, r3
 8018646:	e000      	b.n	801864a <rfalNfcDepListenStartActivation+0xca>
 8018648:	22fe      	movs	r2, #254	@ 0xfe
 801864a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801864e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    rxParam.nfcDepDev->info.WT    = 0;
 8018652:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8018656:	2200      	movs	r2, #0
 8018658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    rxParam.nfcDepDev->info.FWT   = NFCIP_NO_FWT;
 801865c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8018660:	f04f 32ff 	mov.w	r2, #4294967295
 8018664:	649a      	str	r2, [r3, #72]	@ 0x48
    rxParam.nfcDepDev->info.dFWT  = NFCIP_NO_FWT;
 8018666:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801866a:	f04f 32ff 	mov.w	r2, #4294967295
 801866e:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    rfalGetBitRate( &rxParam.nfcDepDev->info.DSI, &rxParam.nfcDepDev->info.DRI );
 8018670:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8018674:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 8018678:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801867c:	3355      	adds	r3, #85	@ 0x55
 801867e:	4619      	mov	r1, r3
 8018680:	4610      	mov	r0, r2
 8018682:	f7e9 fea5 	bl	80023d0 <rfalGetBitRate>
    
    
    /* Store Device Info location, updated upon a PSL  */
    gNfcip.nfcDepDev = rxParam.nfcDepDev;
 8018686:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801868a:	4a45      	ldr	r2, [pc, #276]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 801868c:	6793      	str	r3, [r2, #120]	@ 0x78
    
    
    /*******************************************************************************/
    cfg.did = rxParam.nfcDepDev->activation.Initiator.ATR_REQ.DID;
 801868e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8018692:	7b1b      	ldrb	r3, [r3, #12]
 8018694:	75fb      	strb	r3, [r7, #23]
    cfg.nad = RFAL_NFCDEP_NAD_NO;
 8018696:	2300      	movs	r3, #0
 8018698:	763b      	strb	r3, [r7, #24]
    
    cfg.fwt   = RFAL_NFCDEP_MAX_FWT;
 801869a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801869e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    cfg.dFwt  = RFAL_NFCDEP_WT_DELTA;
 80186a0:	230c      	movs	r3, #12
 80186a2:	663b      	str	r3, [r7, #96]	@ 0x60

    cfg.br = param->brt;
 80186a4:	68fb      	ldr	r3, [r7, #12]
 80186a6:	7b1b      	ldrb	r3, [r3, #12]
 80186a8:	76bb      	strb	r3, [r7, #26]
    cfg.bs = param->bst;
 80186aa:	68fb      	ldr	r3, [r7, #12]
 80186ac:	7adb      	ldrb	r3, [r3, #11]
 80186ae:	767b      	strb	r3, [r7, #25]
    
    cfg.lr = rfalNfcDepPP2LR(param->ppt);
 80186b0:	68fb      	ldr	r3, [r7, #12]
 80186b2:	7b9b      	ldrb	r3, [r3, #14]
 80186b4:	091b      	lsrs	r3, r3, #4
 80186b6:	b2db      	uxtb	r3, r3
 80186b8:	f003 0303 	and.w	r3, r3, #3
 80186bc:	b2db      	uxtb	r3, r3
 80186be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    
    cfg.gbLen = param->GBtLen;
 80186c2:	68fb      	ldr	r3, [r7, #12]
 80186c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80186c8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    if( cfg.gbLen > 0U )          /* MISRA 21.18 */
 80186cc:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80186d0:	2b00      	cmp	r3, #0
 80186d2:	d00b      	beq.n	80186ec <rfalNfcDepListenStartActivation+0x16c>
    {
        RFAL_MEMCPY(cfg.gb, param->GBt, cfg.gbLen);
 80186d4:	68fb      	ldr	r3, [r7, #12]
 80186d6:	f103 010f 	add.w	r1, r3, #15
 80186da:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80186de:	461a      	mov	r2, r3
 80186e0:	f107 0314 	add.w	r3, r7, #20
 80186e4:	3312      	adds	r3, #18
 80186e6:	4618      	mov	r0, r3
 80186e8:	f003 fee0 	bl	801c4ac <memcpy>
    }
    
    cfg.nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
 80186ec:	230a      	movs	r3, #10
 80186ee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    RFAL_MEMCPY(cfg.nfcid, param->nfcid3, RFAL_NFCDEP_NFCID3_LEN);
 80186f2:	68fb      	ldr	r3, [r7, #12]
 80186f4:	1c5a      	adds	r2, r3, #1
 80186f6:	f107 031b 	add.w	r3, r7, #27
 80186fa:	6810      	ldr	r0, [r2, #0]
 80186fc:	6851      	ldr	r1, [r2, #4]
 80186fe:	6018      	str	r0, [r3, #0]
 8018700:	6059      	str	r1, [r3, #4]
 8018702:	8912      	ldrh	r2, [r2, #8]
 8018704:	811a      	strh	r2, [r3, #8]

    cfg.to = param->to;
 8018706:	68fb      	ldr	r3, [r7, #12]
 8018708:	7b5b      	ldrb	r3, [r3, #13]
 801870a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    
    cfg.role     = RFAL_NFCDEP_ROLE_TARGET;
 801870e:	2301      	movs	r3, #1
 8018710:	753b      	strb	r3, [r7, #20]
    cfg.oper     = param->operParam;
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8018718:	75bb      	strb	r3, [r7, #22]
    cfg.commMode = param->commMode;
 801871a:	68fb      	ldr	r3, [r7, #12]
 801871c:	781b      	ldrb	r3, [r3, #0]
 801871e:	757b      	strb	r3, [r7, #21]

    rfalNfcDepInitialize();
 8018720:	f7ff f994 	bl	8017a4c <rfalNfcDepInitialize>
    nfcipConfig( &cfg );
 8018724:	f107 0314 	add.w	r3, r7, #20
 8018728:	4618      	mov	r0, r3
 801872a:	f7ff f817 	bl	801775c <nfcipConfig>
        
    
    /*******************************************************************************/
    /*  Reply with ATR RES to Initiator                                            */
    /*******************************************************************************/
    gNfcip.rxBuf        = (uint8_t*)rxParam.rxBuf;
 801872e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8018730:	4a1b      	ldr	r2, [pc, #108]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018732:	6653      	str	r3, [r2, #100]	@ 0x64
    gNfcip.rxBufLen     = sizeof(rfalNfcDepBufFormat);
 8018734:	4b1a      	ldr	r3, [pc, #104]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018736:	f240 1203 	movw	r2, #259	@ 0x103
 801873a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    gNfcip.rxRcvdLen    = rxParam.rxLen;
 801873e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8018740:	4a17      	ldr	r2, [pc, #92]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018742:	66d3      	str	r3, [r2, #108]	@ 0x6c
    gNfcip.rxBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;
 8018744:	4b16      	ldr	r3, [pc, #88]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018746:	2205      	movs	r2, #5
 8018748:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    gNfcip.isChaining   = rxParam.isRxChaining;
 801874c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801874e:	4a14      	ldr	r2, [pc, #80]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018750:	6753      	str	r3, [r2, #116]	@ 0x74
    gNfcip.txBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;
 8018752:	4b13      	ldr	r3, [pc, #76]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018754:	2205      	movs	r2, #5
 8018756:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
   
    RFAL_EXIT_ON_ERR( ret, nfcipTx( NFCIP_CMD_ATR_RES, (uint8_t*) gNfcip.rxBuf, NULL, 0, 0, NFCIP_NO_FWT ) );
 801875a:	4b11      	ldr	r3, [pc, #68]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 801875c:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 801875e:	f04f 33ff 	mov.w	r3, #4294967295
 8018762:	9301      	str	r3, [sp, #4]
 8018764:	2300      	movs	r3, #0
 8018766:	9300      	str	r3, [sp, #0]
 8018768:	2300      	movs	r3, #0
 801876a:	2200      	movs	r2, #0
 801876c:	2001      	movs	r0, #1
 801876e:	f7fe fe67 	bl	8017440 <nfcipTx>
 8018772:	4603      	mov	r3, r0
 8018774:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8018778:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801877c:	2b00      	cmp	r3, #0
 801877e:	d002      	beq.n	8018786 <rfalNfcDepListenStartActivation+0x206>
 8018780:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8018784:	e004      	b.n	8018790 <rfalNfcDepListenStartActivation+0x210>
    
    gNfcip.state = NFCIP_ST_TARG_WAIT_ACTV;
 8018786:	4b06      	ldr	r3, [pc, #24]	@ (80187a0 <rfalNfcDepListenStartActivation+0x220>)
 8018788:	220b      	movs	r2, #11
 801878a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    
    return RFAL_ERR_NONE;
 801878e:	2300      	movs	r3, #0
}
 8018790:	4618      	mov	r0, r3
 8018792:	3768      	adds	r7, #104	@ 0x68
 8018794:	46bd      	mov	sp, r7
 8018796:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801879a:	b002      	add	sp, #8
 801879c:	4770      	bx	lr
 801879e:	bf00      	nop
 80187a0:	200038fc 	.word	0x200038fc

080187a4 <rfalNfcDepListenGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalNfcDepListenGetActivationStatus( void )
{
 80187a4:	b580      	push	{r7, lr}
 80187a6:	b086      	sub	sp, #24
 80187a8:	af04      	add	r7, sp, #16
    ReturnCode err;
    uint8_t    BRS;
    
    BRS = RFAL_NFCDEP_BRS_MAINTAIN;
 80187aa:	23c0      	movs	r3, #192	@ 0xc0
 80187ac:	717b      	strb	r3, [r7, #5]
    
    err = nfcipTargetHandleActivation( gNfcip.nfcDepDev, &BRS );
 80187ae:	4b2f      	ldr	r3, [pc, #188]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 80187b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80187b2:	1d7a      	adds	r2, r7, #5
 80187b4:	4611      	mov	r1, r2
 80187b6:	4618      	mov	r0, r3
 80187b8:	f7ff fa50 	bl	8017c5c <nfcipTargetHandleActivation>
 80187bc:	4603      	mov	r3, r0
 80187be:	80fb      	strh	r3, [r7, #6]
    
    switch (err)
 80187c0:	88fb      	ldrh	r3, [r7, #6]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d002      	beq.n	80187cc <rfalNfcDepListenGetActivationStatus+0x28>
 80187c6:	2b02      	cmp	r3, #2
 80187c8:	d048      	beq.n	801885c <rfalNfcDepListenGetActivationStatus+0xb8>
 80187ca:	e034      	b.n	8018836 <rfalNfcDepListenGetActivationStatus+0x92>
    {
        case RFAL_ERR_NONE:
            
            if( BRS != RFAL_NFCDEP_BRS_MAINTAIN )
 80187cc:	797b      	ldrb	r3, [r7, #5]
 80187ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80187d0:	d046      	beq.n	8018860 <rfalNfcDepListenGetActivationStatus+0xbc>
            {
                /* DSI codes the bit rate from Initiator to Target */
                /* DRI codes the bit rate from Target to Initiator */
                
                if( gNfcip.cfg.commMode == RFAL_NFCDEP_COMM_ACTIVE )
 80187d2:	4b26      	ldr	r3, [pc, #152]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 80187d4:	785b      	ldrb	r3, [r3, #1]
 80187d6:	2b01      	cmp	r3, #1
 80187d8:	d112      	bne.n	8018800 <rfalNfcDepListenGetActivationStatus+0x5c>
                {
                    RFAL_EXIT_ON_ERR( err, rfalSetMode( RFAL_MODE_LISTEN_ACTIVE_P2P, gNfcip.nfcDepDev->info.DRI, gNfcip.nfcDepDev->info.DSI ));
 80187da:	4b24      	ldr	r3, [pc, #144]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 80187dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80187de:	f893 1055 	ldrb.w	r1, [r3, #85]	@ 0x55
 80187e2:	4b22      	ldr	r3, [pc, #136]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 80187e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80187e6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80187ea:	461a      	mov	r2, r3
 80187ec:	200d      	movs	r0, #13
 80187ee:	f7e9 f9f1 	bl	8001bd4 <rfalSetMode>
 80187f2:	4603      	mov	r3, r0
 80187f4:	80fb      	strh	r3, [r7, #6]
 80187f6:	88fb      	ldrh	r3, [r7, #6]
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d031      	beq.n	8018860 <rfalNfcDepListenGetActivationStatus+0xbc>
 80187fc:	88fb      	ldrh	r3, [r7, #6]
 80187fe:	e031      	b.n	8018864 <rfalNfcDepListenGetActivationStatus+0xc0>
                }
                else
                {
                    RFAL_EXIT_ON_ERR( err, rfalSetMode( ((RFAL_BR_106 == gNfcip.nfcDepDev->info.DRI) ? RFAL_MODE_LISTEN_NFCA : RFAL_MODE_LISTEN_NFCF), gNfcip.nfcDepDev->info.DRI, gNfcip.nfcDepDev->info.DSI ));
 8018800:	4b1a      	ldr	r3, [pc, #104]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 8018802:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018804:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8018808:	2b00      	cmp	r3, #0
 801880a:	d101      	bne.n	8018810 <rfalNfcDepListenGetActivationStatus+0x6c>
 801880c:	200a      	movs	r0, #10
 801880e:	e000      	b.n	8018812 <rfalNfcDepListenGetActivationStatus+0x6e>
 8018810:	200c      	movs	r0, #12
 8018812:	4b16      	ldr	r3, [pc, #88]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 8018814:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018816:	f893 1055 	ldrb.w	r1, [r3, #85]	@ 0x55
 801881a:	4b14      	ldr	r3, [pc, #80]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 801881c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801881e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8018822:	461a      	mov	r2, r3
 8018824:	f7e9 f9d6 	bl	8001bd4 <rfalSetMode>
 8018828:	4603      	mov	r3, r0
 801882a:	80fb      	strh	r3, [r7, #6]
 801882c:	88fb      	ldrh	r3, [r7, #6]
 801882e:	2b00      	cmp	r3, #0
 8018830:	d016      	beq.n	8018860 <rfalNfcDepListenGetActivationStatus+0xbc>
 8018832:	88fb      	ldrh	r3, [r7, #6]
 8018834:	e016      	b.n	8018864 <rfalNfcDepListenGetActivationStatus+0xc0>
            break;
            
        case RFAL_ERR_PROTO:
        default:
            // re-enable receiving of data
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 8018836:	4b0d      	ldr	r3, [pc, #52]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 8018838:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801883a:	4b0c      	ldr	r3, [pc, #48]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 801883c:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 8018840:	4b0a      	ldr	r3, [pc, #40]	@ (801886c <rfalNfcDepListenGetActivationStatus+0xc8>)
 8018842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018844:	f04f 30ff 	mov.w	r0, #4294967295
 8018848:	9002      	str	r0, [sp, #8]
 801884a:	2004      	movs	r0, #4
 801884c:	9001      	str	r0, [sp, #4]
 801884e:	9300      	str	r3, [sp, #0]
 8018850:	460b      	mov	r3, r1
 8018852:	2100      	movs	r1, #0
 8018854:	2000      	movs	r0, #0
 8018856:	f7ea f899 	bl	800298c <rfalTransceiveBlockingTx>
            break;
 801885a:	e002      	b.n	8018862 <rfalNfcDepListenGetActivationStatus+0xbe>
            break;
 801885c:	bf00      	nop
 801885e:	e000      	b.n	8018862 <rfalNfcDepListenGetActivationStatus+0xbe>
            break;
 8018860:	bf00      	nop
    }
    
    return err;
 8018862:	88fb      	ldrh	r3, [r7, #6]
}
 8018864:	4618      	mov	r0, r3
 8018866:	3708      	adds	r7, #8
 8018868:	46bd      	mov	sp, r7
 801886a:	bd80      	pop	{r7, pc}
 801886c:	200038fc 	.word	0x200038fc

08018870 <rfalNfcDepStartTransceive>:


/*******************************************************************************/
ReturnCode rfalNfcDepStartTransceive( const rfalNfcDepTxRxParam *param )
{
 8018870:	b580      	push	{r7, lr}
 8018872:	b08a      	sub	sp, #40	@ 0x28
 8018874:	af00      	add	r7, sp, #0
 8018876:	6078      	str	r0, [r7, #4]
    rfalNfcDepDEPParams nfcDepParams;
    
    nfcDepParams.txBuf        = (uint8_t *)param->txBuf;
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	60fb      	str	r3, [r7, #12]
    nfcDepParams.txBufLen     = param->txBufLen;
 801887e:	687b      	ldr	r3, [r7, #4]
 8018880:	889b      	ldrh	r3, [r3, #4]
 8018882:	823b      	strh	r3, [r7, #16]
    nfcDepParams.txChaining   = param->isTxChaining;
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	799b      	ldrb	r3, [r3, #6]
 8018888:	74fb      	strb	r3, [r7, #19]
    nfcDepParams.txBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;  /* position in txBuf where actual outgoing data is located */
 801888a:	2305      	movs	r3, #5
 801888c:	74bb      	strb	r3, [r7, #18]
    nfcDepParams.did          = RFAL_NFCDEP_DID_KEEP;
 801888e:	23ff      	movs	r3, #255	@ 0xff
 8018890:	723b      	strb	r3, [r7, #8]
    nfcDepParams.rxBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;
 8018892:	2305      	movs	r3, #5
 8018894:	76bb      	strb	r3, [r7, #26]
    nfcDepParams.rxBuf        = (uint8_t *)param->rxBuf;
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	689b      	ldr	r3, [r3, #8]
 801889a:	617b      	str	r3, [r7, #20]
    nfcDepParams.rxBufLen     = sizeof(rfalNfcDepBufFormat);
 801889c:	f240 1303 	movw	r3, #259	@ 0x103
 80188a0:	833b      	strh	r3, [r7, #24]
    nfcDepParams.fsc          = param->FSx;
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	8b9b      	ldrh	r3, [r3, #28]
 80188a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
    nfcDepParams.fwt          = param->FWT;
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	695b      	ldr	r3, [r3, #20]
 80188ac:	61fb      	str	r3, [r7, #28]
    nfcDepParams.dFwt         = param->dFWT;
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	699b      	ldr	r3, [r3, #24]
 80188b2:	623b      	str	r3, [r7, #32]

    gNfcip.rxRcvdLen          = param->rxLen;
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	68db      	ldr	r3, [r3, #12]
 80188b8:	4a07      	ldr	r2, [pc, #28]	@ (80188d8 <rfalNfcDepStartTransceive+0x68>)
 80188ba:	66d3      	str	r3, [r2, #108]	@ 0x6c
    gNfcip.isChaining         = param->isRxChaining;
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	691b      	ldr	r3, [r3, #16]
 80188c0:	4a05      	ldr	r2, [pc, #20]	@ (80188d8 <rfalNfcDepStartTransceive+0x68>)
 80188c2:	6753      	str	r3, [r2, #116]	@ 0x74

    nfcipSetDEPParams(&nfcDepParams);
 80188c4:	f107 0308 	add.w	r3, r7, #8
 80188c8:	4618      	mov	r0, r3
 80188ca:	f7ff f929 	bl	8017b20 <nfcipSetDEPParams>
    
    return RFAL_ERR_NONE;
 80188ce:	2300      	movs	r3, #0
}
 80188d0:	4618      	mov	r0, r3
 80188d2:	3728      	adds	r7, #40	@ 0x28
 80188d4:	46bd      	mov	sp, r7
 80188d6:	bd80      	pop	{r7, pc}
 80188d8:	200038fc 	.word	0x200038fc

080188dc <rfalNfcDepGetTransceiveStatus>:


/*******************************************************************************/
ReturnCode rfalNfcDepGetTransceiveStatus( void )
{
 80188dc:	b580      	push	{r7, lr}
 80188de:	af00      	add	r7, sp, #0
    return nfcipRun( gNfcip.rxRcvdLen, gNfcip.isChaining );
 80188e0:	4b05      	ldr	r3, [pc, #20]	@ (80188f8 <rfalNfcDepGetTransceiveStatus+0x1c>)
 80188e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80188e4:	4a04      	ldr	r2, [pc, #16]	@ (80188f8 <rfalNfcDepGetTransceiveStatus+0x1c>)
 80188e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80188e8:	4611      	mov	r1, r2
 80188ea:	4618      	mov	r0, r3
 80188ec:	f7fe ff78 	bl	80177e0 <nfcipRun>
 80188f0:	4603      	mov	r3, r0
}
 80188f2:	4618      	mov	r0, r3
 80188f4:	bd80      	pop	{r7, pc}
 80188f6:	bf00      	nop
 80188f8:	200038fc 	.word	0x200038fc

080188fc <rfalNfcDepPdu2BLockParam>:



 /*******************************************************************************/
 static void rfalNfcDepPdu2BLockParam( rfalNfcDepPduTxRxParam pduParam, rfalNfcDepTxRxParam *blockParam, uint16_t txPos, uint16_t rxPos )
{
 80188fc:	b084      	sub	sp, #16
 80188fe:	b480      	push	{r7}
 8018900:	b083      	sub	sp, #12
 8018902:	af00      	add	r7, sp, #0
 8018904:	f107 0c10 	add.w	ip, r7, #16
 8018908:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint16_t maxInfLen;
    
    RFAL_NO_WARNING(rxPos); /* Keep this param for future use */

    blockParam->DID    = pduParam.DID;
 801890c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8018910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018912:	779a      	strb	r2, [r3, #30]
    blockParam->FSx    = pduParam.FSx;
 8018914:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8018916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018918:	839a      	strh	r2, [r3, #28]
    blockParam->FWT    = pduParam.FWT;
 801891a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801891c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801891e:	615a      	str	r2, [r3, #20]
    blockParam->dFWT   = pduParam.dFWT;
 8018920:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018924:	619a      	str	r2, [r3, #24]

    /* Calculate max INF/Payload to be sent to other device */
    maxInfLen  = (blockParam->FSx - (RFAL_NFCDEP_HEADER + RFAL_NFCDEP_DEP_PFB_LEN));
 8018926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018928:	8b9b      	ldrh	r3, [r3, #28]
 801892a:	3b03      	subs	r3, #3
 801892c:	80fb      	strh	r3, [r7, #6]
    maxInfLen += ((blockParam->DID != RFAL_NFCDEP_DID_NO) ? RFAL_NFCDEP_DID_LEN : 0U);
 801892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018930:	7f9b      	ldrb	r3, [r3, #30]
 8018932:	2b00      	cmp	r3, #0
 8018934:	d001      	beq.n	801893a <rfalNfcDepPdu2BLockParam+0x3e>
 8018936:	2201      	movs	r2, #1
 8018938:	e000      	b.n	801893c <rfalNfcDepPdu2BLockParam+0x40>
 801893a:	2200      	movs	r2, #0
 801893c:	88fb      	ldrh	r3, [r7, #6]
 801893e:	4413      	add	r3, r2
 8018940:	80fb      	strh	r3, [r7, #6]


    if( (pduParam.txBufLen - txPos) > maxInfLen )
 8018942:	8abb      	ldrh	r3, [r7, #20]
 8018944:	461a      	mov	r2, r3
 8018946:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018948:	1ad2      	subs	r2, r2, r3
 801894a:	88fb      	ldrh	r3, [r7, #6]
 801894c:	429a      	cmp	r2, r3
 801894e:	dd06      	ble.n	801895e <rfalNfcDepPdu2BLockParam+0x62>
    {
        blockParam->isTxChaining = true;
 8018950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018952:	2201      	movs	r2, #1
 8018954:	719a      	strb	r2, [r3, #6]
        blockParam->txBufLen     = maxInfLen;
 8018956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018958:	88fa      	ldrh	r2, [r7, #6]
 801895a:	809a      	strh	r2, [r3, #4]
 801895c:	e008      	b.n	8018970 <rfalNfcDepPdu2BLockParam+0x74>
    }
    else
    {
        blockParam->isTxChaining = false;
 801895e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018960:	2200      	movs	r2, #0
 8018962:	719a      	strb	r2, [r3, #6]
        blockParam->txBufLen     = (pduParam.txBufLen - txPos);
 8018964:	8aba      	ldrh	r2, [r7, #20]
 8018966:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018968:	1ad3      	subs	r3, r2, r3
 801896a:	b29a      	uxth	r2, r3
 801896c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801896e:	809a      	strh	r2, [r3, #4]
    }

    /* TxBuf is moved to the beginning for every Block */
    blockParam->txBuf        = (rfalNfcDepBufFormat*)pduParam.txBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 8018970:	693a      	ldr	r2, [r7, #16]
 8018972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018974:	601a      	str	r2, [r3, #0]
    blockParam->rxBuf        = pduParam.tmpBuf;                        /* Simply using the pdu buffer is not possible because of current ACK handling */
 8018976:	6a3a      	ldr	r2, [r7, #32]
 8018978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801897a:	609a      	str	r2, [r3, #8]
    blockParam->isRxChaining = &gNfcip.isPDURxChaining;
 801897c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801897e:	4a06      	ldr	r2, [pc, #24]	@ (8018998 <rfalNfcDepPdu2BLockParam+0x9c>)
 8018980:	611a      	str	r2, [r3, #16]
    blockParam->rxLen        = pduParam.rxLen;
 8018982:	69fa      	ldr	r2, [r7, #28]
 8018984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018986:	60da      	str	r2, [r3, #12]
}
 8018988:	bf00      	nop
 801898a:	370c      	adds	r7, #12
 801898c:	46bd      	mov	sp, r7
 801898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018992:	b004      	add	sp, #16
 8018994:	4770      	bx	lr
 8018996:	bf00      	nop
 8018998:	200039a8 	.word	0x200039a8

0801899c <rfalNfcDepGetPduTransceiveStatus>:
}
 
 
/*******************************************************************************/
ReturnCode rfalNfcDepGetPduTransceiveStatus( void )
{
 801899c:	b5b0      	push	{r4, r5, r7, lr}
 801899e:	b092      	sub	sp, #72	@ 0x48
 80189a0:	af08      	add	r7, sp, #32
    ReturnCode          ret;
    rfalNfcDepTxRxParam txRxParam;
    
    ret = rfalNfcDepGetTransceiveStatus();
 80189a2:	f7ff ff9b 	bl	80188dc <rfalNfcDepGetTransceiveStatus>
 80189a6:	4603      	mov	r3, r0
 80189a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    switch( ret )
 80189aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80189ac:	2b00      	cmp	r3, #0
 80189ae:	d004      	beq.n	80189ba <rfalNfcDepGetPduTransceiveStatus+0x1e>
 80189b0:	2b0d      	cmp	r3, #13
 80189b2:	d048      	beq.n	8018a46 <rfalNfcDepGetPduTransceiveStatus+0xaa>
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
        
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 80189b4:	bf00      	nop
    }
    
    return ret;
 80189b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80189b8:	e091      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
            if( gNfcip.isTxChaining )
 80189ba:	4b4b      	ldr	r3, [pc, #300]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189bc:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d040      	beq.n	8018a46 <rfalNfcDepGetPduTransceiveStatus+0xaa>
                gNfcip.PDUTxPos += gNfcip.txBufLen;
 80189c4:	4b48      	ldr	r3, [pc, #288]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189c6:	f8b3 20a8 	ldrh.w	r2, [r3, #168]	@ 0xa8
 80189ca:	4b47      	ldr	r3, [pc, #284]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189cc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80189d0:	4413      	add	r3, r2
 80189d2:	b29a      	uxth	r2, r3
 80189d4:	4b44      	ldr	r3, [pc, #272]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189d6:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
                rfalNfcDepPdu2BLockParam( gNfcip.PDUParam, &txRxParam, gNfcip.PDUTxPos, gNfcip.PDURxPos );
 80189da:	4b43      	ldr	r3, [pc, #268]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189dc:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80189e0:	4a41      	ldr	r2, [pc, #260]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189e2:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 80189e6:	4d40      	ldr	r5, [pc, #256]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 80189e8:	9206      	str	r2, [sp, #24]
 80189ea:	9305      	str	r3, [sp, #20]
 80189ec:	1d3b      	adds	r3, r7, #4
 80189ee:	9304      	str	r3, [sp, #16]
 80189f0:	466c      	mov	r4, sp
 80189f2:	f105 0398 	add.w	r3, r5, #152	@ 0x98
 80189f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80189f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80189fc:	f105 0388 	add.w	r3, r5, #136	@ 0x88
 8018a00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018a02:	f7ff ff7b 	bl	80188fc <rfalNfcDepPdu2BLockParam>
                if( txRxParam.txBufLen > 0U )      /* MISRA 21.18 */
 8018a06:	893b      	ldrh	r3, [r7, #8]
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	d00f      	beq.n	8018a2c <rfalNfcDepGetPduTransceiveStatus+0x90>
                    RFAL_MEMCPY( gNfcip.PDUParam.txBuf->pdu, &gNfcip.PDUParam.txBuf->pdu[gNfcip.PDUTxPos], txRxParam.txBufLen );
 8018a0c:	4b36      	ldr	r3, [pc, #216]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018a12:	1d58      	adds	r0, r3, #5
 8018a14:	4b34      	ldr	r3, [pc, #208]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018a1a:	4a33      	ldr	r2, [pc, #204]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a1c:	f8b2 20a8 	ldrh.w	r2, [r2, #168]	@ 0xa8
 8018a20:	4413      	add	r3, r2
 8018a22:	3305      	adds	r3, #5
 8018a24:	893a      	ldrh	r2, [r7, #8]
 8018a26:	4619      	mov	r1, r3
 8018a28:	f003 fd40 	bl	801c4ac <memcpy>
                RFAL_EXIT_ON_ERR( ret, rfalNfcDepStartTransceive( &txRxParam ) );
 8018a2c:	1d3b      	adds	r3, r7, #4
 8018a2e:	4618      	mov	r0, r3
 8018a30:	f7ff ff1e 	bl	8018870 <rfalNfcDepStartTransceive>
 8018a34:	4603      	mov	r3, r0
 8018a36:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8018a38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d001      	beq.n	8018a42 <rfalNfcDepGetPduTransceiveStatus+0xa6>
 8018a3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8018a40:	e04d      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
                return RFAL_ERR_BUSY;
 8018a42:	2302      	movs	r3, #2
 8018a44:	e04b      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
            if( gNfcip.PDUParam.rxLen == NULL )
 8018a46:	4b28      	ldr	r3, [pc, #160]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	d106      	bne.n	8018a5e <rfalNfcDepGetPduTransceiveStatus+0xc2>
                if( ret == RFAL_ERR_AGAIN  )
 8018a50:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8018a52:	2b0d      	cmp	r3, #13
 8018a54:	d101      	bne.n	8018a5a <rfalNfcDepGetPduTransceiveStatus+0xbe>
                    return RFAL_ERR_NOTSUPP;
 8018a56:	2318      	movs	r3, #24
 8018a58:	e041      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
                return RFAL_ERR_NONE;
 8018a5a:	2300      	movs	r3, #0
 8018a5c:	e03f      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
            if( (*gNfcip.PDUParam.rxLen) > 0U )    /* MISRA 21.18 */
 8018a5e:	4b22      	ldr	r3, [pc, #136]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018a64:	881b      	ldrh	r3, [r3, #0]
 8018a66:	2b00      	cmp	r3, #0
 8018a68:	d02c      	beq.n	8018ac4 <rfalNfcDepGetPduTransceiveStatus+0x128>
                if( (uint16_t)((uint16_t)gNfcip.PDURxPos + (*gNfcip.PDUParam.rxLen)) > RFAL_FEATURE_NFC_DEP_PDU_MAX_LEN )
 8018a6a:	4b1f      	ldr	r3, [pc, #124]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a6c:	f8b3 20aa 	ldrh.w	r2, [r3, #170]	@ 0xaa
 8018a70:	4b1d      	ldr	r3, [pc, #116]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018a76:	881b      	ldrh	r3, [r3, #0]
 8018a78:	4413      	add	r3, r2
 8018a7a:	b29b      	uxth	r3, r3
 8018a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018a80:	d901      	bls.n	8018a86 <rfalNfcDepGetPduTransceiveStatus+0xea>
                    return RFAL_ERR_NOMEM;
 8018a82:	2301      	movs	r3, #1
 8018a84:	e02b      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
                RFAL_MEMCPY( &gNfcip.PDUParam.rxBuf->pdu[gNfcip.PDURxPos], gNfcip.PDUParam.tmpBuf->inf, *gNfcip.PDUParam.rxLen );
 8018a86:	4b18      	ldr	r3, [pc, #96]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018a8c:	4a16      	ldr	r2, [pc, #88]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a8e:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 8018a92:	4413      	add	r3, r2
 8018a94:	1d58      	adds	r0, r3, #5
 8018a96:	4b14      	ldr	r3, [pc, #80]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018a98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8018a9c:	1d59      	adds	r1, r3, #5
 8018a9e:	4b12      	ldr	r3, [pc, #72]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018aa4:	881b      	ldrh	r3, [r3, #0]
 8018aa6:	461a      	mov	r2, r3
 8018aa8:	f003 fd00 	bl	801c4ac <memcpy>
                gNfcip.PDURxPos += *gNfcip.PDUParam.rxLen;
 8018aac:	4b0e      	ldr	r3, [pc, #56]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018aae:	f8b3 20aa 	ldrh.w	r2, [r3, #170]	@ 0xaa
 8018ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018ab8:	881b      	ldrh	r3, [r3, #0]
 8018aba:	4413      	add	r3, r2
 8018abc:	b29a      	uxth	r2, r3
 8018abe:	4b0a      	ldr	r3, [pc, #40]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018ac0:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
            *gNfcip.PDUParam.rxLen = gNfcip.PDURxPos;
 8018ac4:	4b08      	ldr	r3, [pc, #32]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018aca:	4a07      	ldr	r2, [pc, #28]	@ (8018ae8 <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 8018acc:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 8018ad0:	801a      	strh	r2, [r3, #0]
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
 8018ad2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8018ad4:	2b0d      	cmp	r3, #13
 8018ad6:	d101      	bne.n	8018adc <rfalNfcDepGetPduTransceiveStatus+0x140>
 8018ad8:	2302      	movs	r3, #2
 8018ada:	e000      	b.n	8018ade <rfalNfcDepGetPduTransceiveStatus+0x142>
 8018adc:	2300      	movs	r3, #0
 }
 8018ade:	4618      	mov	r0, r3
 8018ae0:	3728      	adds	r7, #40	@ 0x28
 8018ae2:	46bd      	mov	sp, r7
 8018ae4:	bdb0      	pop	{r4, r5, r7, pc}
 8018ae6:	bf00      	nop
 8018ae8:	200038fc 	.word	0x200038fc

08018aec <rfalNfcaCalculateBcc>:
 * LOCAL FUNCTIONS
 ******************************************************************************
 */

static uint8_t rfalNfcaCalculateBcc( const uint8_t* buf, uint8_t bufLen )
{
 8018aec:	b480      	push	{r7}
 8018aee:	b085      	sub	sp, #20
 8018af0:	af00      	add	r7, sp, #0
 8018af2:	6078      	str	r0, [r7, #4]
 8018af4:	460b      	mov	r3, r1
 8018af6:	70fb      	strb	r3, [r7, #3]
    uint8_t i;
    uint8_t BCC;
    
    BCC = 0;
 8018af8:	2300      	movs	r3, #0
 8018afa:	73bb      	strb	r3, [r7, #14]
    
    /* BCC is XOR over first 4 bytes of the SDD_RES  Digital 1.1 6.7.2 */
    for(i = 0; i < bufLen; i++)
 8018afc:	2300      	movs	r3, #0
 8018afe:	73fb      	strb	r3, [r7, #15]
 8018b00:	e009      	b.n	8018b16 <rfalNfcaCalculateBcc+0x2a>
    {
        BCC ^= buf[i];
 8018b02:	7bfb      	ldrb	r3, [r7, #15]
 8018b04:	687a      	ldr	r2, [r7, #4]
 8018b06:	4413      	add	r3, r2
 8018b08:	781a      	ldrb	r2, [r3, #0]
 8018b0a:	7bbb      	ldrb	r3, [r7, #14]
 8018b0c:	4053      	eors	r3, r2
 8018b0e:	73bb      	strb	r3, [r7, #14]
    for(i = 0; i < bufLen; i++)
 8018b10:	7bfb      	ldrb	r3, [r7, #15]
 8018b12:	3301      	adds	r3, #1
 8018b14:	73fb      	strb	r3, [r7, #15]
 8018b16:	7bfa      	ldrb	r2, [r7, #15]
 8018b18:	78fb      	ldrb	r3, [r7, #3]
 8018b1a:	429a      	cmp	r2, r3
 8018b1c:	d3f1      	bcc.n	8018b02 <rfalNfcaCalculateBcc+0x16>
    }
    
    return BCC;
 8018b1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8018b20:	4618      	mov	r0, r3
 8018b22:	3714      	adds	r7, #20
 8018b24:	46bd      	mov	sp, r7
 8018b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2a:	4770      	bx	lr

08018b2c <rfalNfcaPollerStartSingleCollisionResolution>:

/*******************************************************************************/
static ReturnCode rfalNfcaPollerStartSingleCollisionResolution( uint8_t devLimit, bool *collPending, rfalNfcaSelRes *selRes, uint8_t *nfcId1, uint8_t *nfcId1Len )
{
 8018b2c:	b580      	push	{r7, lr}
 8018b2e:	b084      	sub	sp, #16
 8018b30:	af00      	add	r7, sp, #0
 8018b32:	60b9      	str	r1, [r7, #8]
 8018b34:	607a      	str	r2, [r7, #4]
 8018b36:	603b      	str	r3, [r7, #0]
 8018b38:	4603      	mov	r3, r0
 8018b3a:	73fb      	strb	r3, [r7, #15]
    /* Check parameters */
    if( (collPending == NULL) || (selRes == NULL) || (nfcId1 == NULL) || (nfcId1Len == NULL) )
 8018b3c:	68bb      	ldr	r3, [r7, #8]
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d008      	beq.n	8018b54 <rfalNfcaPollerStartSingleCollisionResolution+0x28>
 8018b42:	687b      	ldr	r3, [r7, #4]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d005      	beq.n	8018b54 <rfalNfcaPollerStartSingleCollisionResolution+0x28>
 8018b48:	683b      	ldr	r3, [r7, #0]
 8018b4a:	2b00      	cmp	r3, #0
 8018b4c:	d002      	beq.n	8018b54 <rfalNfcaPollerStartSingleCollisionResolution+0x28>
 8018b4e:	69bb      	ldr	r3, [r7, #24]
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d101      	bne.n	8018b58 <rfalNfcaPollerStartSingleCollisionResolution+0x2c>
    {
        return RFAL_ERR_PARAM;
 8018b54:	2307      	movs	r3, #7
 8018b56:	e031      	b.n	8018bbc <rfalNfcaPollerStartSingleCollisionResolution+0x90>
    }
    
    /* Initialize output parameters */
    *collPending = false;  /* Activity 1.1  9.3.4.6 */
 8018b58:	68bb      	ldr	r3, [r7, #8]
 8018b5a:	2200      	movs	r2, #0
 8018b5c:	701a      	strb	r2, [r3, #0]
    *nfcId1Len   = 0;
 8018b5e:	69bb      	ldr	r3, [r7, #24]
 8018b60:	2200      	movs	r2, #0
 8018b62:	701a      	strb	r2, [r3, #0]
    RFAL_MEMSET( nfcId1, 0x00, RFAL_NFCA_CASCADE_3_UID_LEN );
 8018b64:	220a      	movs	r2, #10
 8018b66:	2100      	movs	r1, #0
 8018b68:	6838      	ldr	r0, [r7, #0]
 8018b6a:	f003 fc6b 	bl	801c444 <memset>
    
    
    /* Save parameters */
    gNfca.CR.devLimit    = devLimit;
 8018b6e:	4a15      	ldr	r2, [pc, #84]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b70:	7bfb      	ldrb	r3, [r7, #15]
 8018b72:	7113      	strb	r3, [r2, #4]
    gNfca.CR.collPend    = collPending;
 8018b74:	4a13      	ldr	r2, [pc, #76]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b76:	68bb      	ldr	r3, [r7, #8]
 8018b78:	6153      	str	r3, [r2, #20]
    gNfca.CR.selRes      = selRes;
 8018b7a:	4a12      	ldr	r2, [pc, #72]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b7c:	687b      	ldr	r3, [r7, #4]
 8018b7e:	6213      	str	r3, [r2, #32]
    gNfca.CR.nfcId1      = nfcId1;
 8018b80:	4a10      	ldr	r2, [pc, #64]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b82:	683b      	ldr	r3, [r7, #0]
 8018b84:	6253      	str	r3, [r2, #36]	@ 0x24
    gNfca.CR.nfcId1Len   = nfcId1Len;
 8018b86:	4a0f      	ldr	r2, [pc, #60]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b88:	69bb      	ldr	r3, [r7, #24]
 8018b8a:	6293      	str	r3, [r2, #40]	@ 0x28

    platformTimerDestroy( gNfca.CR.tmrFDT );
    gNfca.CR.tmrFDT      = RFAL_TIMING_NONE;
 8018b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b8e:	2200      	movs	r2, #0
 8018b90:	635a      	str	r2, [r3, #52]	@ 0x34
    gNfca.CR.retries     = RFAL_NFCA_N_RETRANS;
 8018b92:	4b0c      	ldr	r3, [pc, #48]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b94:	2202      	movs	r2, #2
 8018b96:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    gNfca.CR.cascadeLv   = (uint8_t)RFAL_NFCA_SEL_CASCADE_L1;
 8018b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018b9c:	2200      	movs	r2, #0
 8018b9e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    gNfca.CR.state       = RFAL_NFCA_CR_CL;
 8018ba2:	4b08      	ldr	r3, [pc, #32]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018ba4:	2201      	movs	r2, #1
 8018ba6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
   
    gNfca.CR.doBacktrack  = false;
 8018baa:	4b06      	ldr	r3, [pc, #24]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018bac:	2200      	movs	r2, #0
 8018bae:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    gNfca.CR.backtrackCnt = 3U;
 8018bb2:	4b04      	ldr	r3, [pc, #16]	@ (8018bc4 <rfalNfcaPollerStartSingleCollisionResolution+0x98>)
 8018bb4:	2203      	movs	r2, #3
 8018bb6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
    return RFAL_ERR_NONE;
 8018bba:	2300      	movs	r3, #0
}
 8018bbc:	4618      	mov	r0, r3
 8018bbe:	3710      	adds	r7, #16
 8018bc0:	46bd      	mov	sp, r7
 8018bc2:	bd80      	pop	{r7, pc}
 8018bc4:	200039ac 	.word	0x200039ac

08018bc8 <rfalNfcaPollerGetSingleCollisionResolutionStatus>:


/*******************************************************************************/
static ReturnCode rfalNfcaPollerGetSingleCollisionResolutionStatus( void )
{
 8018bc8:	b590      	push	{r4, r7, lr}
 8018bca:	b087      	sub	sp, #28
 8018bcc:	af04      	add	r7, sp, #16
    ReturnCode ret;
    uint8_t    collBit = 1U;  /* standards mandate or recommend collision bit to be set to One. */
 8018bce:	2301      	movs	r3, #1
 8018bd0:	717b      	strb	r3, [r7, #5]
    
    
    /* Check if FDT timer is still running */
    if(gNfca.CR.tmrFDT != RFAL_TIMING_NONE )
 8018bd2:	4ba9      	ldr	r3, [pc, #676]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	d00c      	beq.n	8018bf4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2c>
    {
        if( (!platformTimerIsExpired( gNfca.CR.tmrFDT )) )
 8018bda:	4ba7      	ldr	r3, [pc, #668]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7ee f81d 	bl	8006c1e <timerIsExpired>
 8018be4:	4603      	mov	r3, r0
 8018be6:	f083 0301 	eor.w	r3, r3, #1
 8018bea:	b2db      	uxtb	r3, r3
 8018bec:	2b00      	cmp	r3, #0
 8018bee:	d001      	beq.n	8018bf4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2c>
        {
            return RFAL_ERR_BUSY;
 8018bf0:	2302      	movs	r3, #2
 8018bf2:	e254      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
        }
    }
    
    /*******************************************************************************/
    /* Go through all Cascade Levels     Activity 1.1  9.3.4 */    
    if( gNfca.CR.cascadeLv > (uint8_t)RFAL_NFCA_SEL_CASCADE_L3 )
 8018bf4:	4ba0      	ldr	r3, [pc, #640]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018bf6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8018bfa:	2b02      	cmp	r3, #2
 8018bfc:	d901      	bls.n	8018c02 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3a>
    {
        return RFAL_ERR_INTERNAL;
 8018bfe:	230c      	movs	r3, #12
 8018c00:	e24d      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
    }
    
    switch( gNfca.CR.state )
 8018c02:	4b9d      	ldr	r3, [pc, #628]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c04:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018c08:	3b01      	subs	r3, #1
 8018c0a:	2b05      	cmp	r3, #5
 8018c0c:	f200 8244 	bhi.w	8019098 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d0>
 8018c10:	a201      	add	r2, pc, #4	@ (adr r2, 8018c18 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x50>)
 8018c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c16:	bf00      	nop
 8018c18:	08018c31 	.word	0x08018c31
 8018c1c:	08018c53 	.word	0x08018c53
 8018c20:	08018c9f 	.word	0x08018c9f
 8018c24:	08018f85 	.word	0x08018f85
 8018c28:	08018fab 	.word	0x08018fab
 8018c2c:	08019095 	.word	0x08019095
    {
        /*******************************************************************************/
        case RFAL_NFCA_CR_CL:
            
            /* Initialize the SDD_REQ to send for the new cascade level */
            RFAL_MEMSET( (uint8_t*)&gNfca.CR.selReq, 0x00, sizeof(rfalNfcaSelReq) );
 8018c30:	2207      	movs	r2, #7
 8018c32:	2100      	movs	r1, #0
 8018c34:	4891      	ldr	r0, [pc, #580]	@ (8018e7c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b4>)
 8018c36:	f003 fc05 	bl	801c444 <memset>
        
            gNfca.CR.bytesTxRx = RFAL_NFCA_SDD_REQ_LEN;
 8018c3a:	4b8f      	ldr	r3, [pc, #572]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c3c:	2202      	movs	r2, #2
 8018c3e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
            gNfca.CR.bitsTxRx  = 0U;
 8018c42:	4b8d      	ldr	r3, [pc, #564]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c44:	2200      	movs	r2, #0
 8018c46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
            gNfca.CR.state     = RFAL_NFCA_CR_SDD_TX;
 8018c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c4c:	2202      	movs	r2, #2
 8018c4e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        
        /*******************************************************************************/
        case RFAL_NFCA_CR_SDD_TX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Calculate SEL_CMD and SEL_PAR with the bytes/bits to be sent */
            gNfca.CR.selReq.selCmd = rfalNfcaCLn2SELCMD( gNfca.CR.cascadeLv );
 8018c52:	4b89      	ldr	r3, [pc, #548]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c54:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8018c58:	005b      	lsls	r3, r3, #1
 8018c5a:	b2db      	uxtb	r3, r3
 8018c5c:	3b6d      	subs	r3, #109	@ 0x6d
 8018c5e:	b2da      	uxtb	r2, r3
 8018c60:	4b85      	ldr	r3, [pc, #532]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c62:	761a      	strb	r2, [r3, #24]
            gNfca.CR.selReq.selPar = rfalNfcaSelPar(gNfca.CR.bytesTxRx, gNfca.CR.bitsTxRx);
 8018c64:	4b84      	ldr	r3, [pc, #528]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c66:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018c6a:	011b      	lsls	r3, r3, #4
 8018c6c:	b2da      	uxtb	r2, r3
 8018c6e:	4b82      	ldr	r3, [pc, #520]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c70:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018c74:	f003 030f 	and.w	r3, r3, #15
 8018c78:	b2db      	uxtb	r3, r3
 8018c7a:	4313      	orrs	r3, r2
 8018c7c:	b2da      	uxtb	r2, r3
 8018c7e:	4b7e      	ldr	r3, [pc, #504]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c80:	765a      	strb	r2, [r3, #25]
        
            /* Send SDD_REQ (Anticollision frame) */
            rfalISO14443AStartTransceiveAnticollisionFrame( (uint8_t*)&gNfca.CR.selReq, &gNfca.CR.bytesTxRx, &gNfca.CR.bitsTxRx, &gNfca.CR.rxLen, RFAL_NFCA_FDTMIN );
 8018c82:	f240 6354 	movw	r3, #1620	@ 0x654
 8018c86:	9300      	str	r3, [sp, #0]
 8018c88:	4b7d      	ldr	r3, [pc, #500]	@ (8018e80 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b8>)
 8018c8a:	4a7e      	ldr	r2, [pc, #504]	@ (8018e84 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2bc>)
 8018c8c:	497e      	ldr	r1, [pc, #504]	@ (8018e88 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2c0>)
 8018c8e:	487b      	ldr	r0, [pc, #492]	@ (8018e7c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b4>)
 8018c90:	f7eb f80e 	bl	8003cb0 <rfalISO14443AStartTransceiveAnticollisionFrame>
        
            gNfca.CR.state = RFAL_NFCA_CR_SDD;
 8018c94:	4b78      	ldr	r3, [pc, #480]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018c96:	2203      	movs	r2, #3
 8018c98:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            break;
 8018c9c:	e1fe      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>

        
        /*******************************************************************************/
        case RFAL_NFCA_CR_SDD:
            
            RFAL_EXIT_ON_BUSY( ret, rfalISO14443AGetTransceiveAnticollisionFrameStatus() );
 8018c9e:	f7eb f8b7 	bl	8003e10 <rfalISO14443AGetTransceiveAnticollisionFrameStatus>
 8018ca2:	4603      	mov	r3, r0
 8018ca4:	80fb      	strh	r3, [r7, #6]
 8018ca6:	88fb      	ldrh	r3, [r7, #6]
 8018ca8:	2b02      	cmp	r3, #2
 8018caa:	d101      	bne.n	8018cb0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0xe8>
 8018cac:	88fb      	ldrh	r3, [r7, #6]
 8018cae:	e1f6      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
        
            /* Retry upon timeout  EMVCo 2.6  9.6.1.3 */
            if( (ret == RFAL_ERR_TIMEOUT) && (gNfca.CR.devLimit==0U) && (gNfca.CR.retries != 0U) )
 8018cb0:	88fb      	ldrh	r3, [r7, #6]
 8018cb2:	2b04      	cmp	r3, #4
 8018cb4:	d11b      	bne.n	8018cee <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x126>
 8018cb6:	4b70      	ldr	r3, [pc, #448]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018cb8:	791b      	ldrb	r3, [r3, #4]
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	d117      	bne.n	8018cee <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x126>
 8018cbe:	4b6e      	ldr	r3, [pc, #440]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018cc0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8018cc4:	2b00      	cmp	r3, #0
 8018cc6:	d012      	beq.n	8018cee <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x126>
            {
                gNfca.CR.retries--;
 8018cc8:	4b6b      	ldr	r3, [pc, #428]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018cca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8018cce:	3b01      	subs	r3, #1
 8018cd0:	b2da      	uxtb	r2, r3
 8018cd2:	4b69      	ldr	r3, [pc, #420]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018cd4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                platformTimerDestroy( gNfca.CR.tmrFDT );
                gNfca.CR.tmrFDT = platformTimerCreate( RFAL_NFCA_T_RETRANS );
 8018cd8:	2005      	movs	r0, #5
 8018cda:	f7ed ff92 	bl	8006c02 <timerCalculateTimer>
 8018cde:	4603      	mov	r3, r0
 8018ce0:	4a65      	ldr	r2, [pc, #404]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018ce2:	6353      	str	r3, [r2, #52]	@ 0x34
                
                gNfca.CR.state = RFAL_NFCA_CR_SDD_TX;
 8018ce4:	4b64      	ldr	r3, [pc, #400]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018ce6:	2202      	movs	r2, #2
 8018ce8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                break;
 8018cec:	e1d6      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
            }
            
            /* Covert rxLen into bytes */
            gNfca.CR.rxLen = rfalConvBitsToBytes( gNfca.CR.rxLen );
 8018cee:	4b62      	ldr	r3, [pc, #392]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018cf0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018cf2:	3307      	adds	r3, #7
 8018cf4:	08db      	lsrs	r3, r3, #3
 8018cf6:	b29a      	uxth	r2, r3
 8018cf8:	4b5f      	ldr	r3, [pc, #380]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018cfa:	865a      	strh	r2, [r3, #50]	@ 0x32
            
            
            if( (ret == RFAL_ERR_TIMEOUT) && (gNfca.CR.backtrackCnt != 0U) && (!gNfca.CR.doBacktrack)
 8018cfc:	88fb      	ldrh	r3, [r7, #6]
 8018cfe:	2b04      	cmp	r3, #4
 8018d00:	d15b      	bne.n	8018dba <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f2>
 8018d02:	4b5d      	ldr	r3, [pc, #372]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d04:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8018d08:	2b00      	cmp	r3, #0
 8018d0a:	d056      	beq.n	8018dba <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f2>
 8018d0c:	4b5a      	ldr	r3, [pc, #360]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d0e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8018d12:	f083 0301 	eor.w	r3, r3, #1
 8018d16:	b2db      	uxtb	r3, r3
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	d04e      	beq.n	8018dba <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f2>
                && (!((RFAL_NFCA_SDD_REQ_LEN == gNfca.CR.bytesTxRx) && (0U == gNfca.CR.bitsTxRx)))     )
 8018d1c:	4b56      	ldr	r3, [pc, #344]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d1e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018d22:	2b02      	cmp	r3, #2
 8018d24:	d104      	bne.n	8018d30 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x168>
 8018d26:	4b54      	ldr	r3, [pc, #336]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018d2c:	2b00      	cmp	r3, #0
 8018d2e:	d044      	beq.n	8018dba <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f2>
                 * collisions of a weaker tag go unnoticed. If then a later 
                 * collision is recognized and the strong tag has a 0 at the 
                 * collision position then no tag will respond. Catch this 
                 * corner case and then try with the bit being sent as zero. */
                rfalNfcaSensRes sensRes;
                ret = RFAL_ERR_RF_COLLISION;
 8018d30:	231d      	movs	r3, #29
 8018d32:	80fb      	strh	r3, [r7, #6]
                rfalNfcaPollerCheckPresence( RFAL_14443A_SHORTFRAME_CMD_REQA, &sensRes );
 8018d34:	463b      	mov	r3, r7
 8018d36:	4619      	mov	r1, r3
 8018d38:	2026      	movs	r0, #38	@ 0x26
 8018d3a:	f000 f9e3 	bl	8019104 <rfalNfcaPollerCheckPresence>
                /* Algorithm below does a post-increment, decrement to go back to current position */
                if (0U == gNfca.CR.bitsTxRx)
 8018d3e:	4b4e      	ldr	r3, [pc, #312]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018d44:	2b00      	cmp	r3, #0
 8018d46:	d10c      	bne.n	8018d62 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x19a>
                {
                    gNfca.CR.bitsTxRx = 7;
 8018d48:	4b4b      	ldr	r3, [pc, #300]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d4a:	2207      	movs	r2, #7
 8018d4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                    gNfca.CR.bytesTxRx--;
 8018d50:	4b49      	ldr	r3, [pc, #292]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d52:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018d56:	3b01      	subs	r3, #1
 8018d58:	b2da      	uxtb	r2, r3
 8018d5a:	4b47      	ldr	r3, [pc, #284]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d5c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
 8018d60:	e007      	b.n	8018d72 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1aa>
                }
                else
                {
                    gNfca.CR.bitsTxRx--;
 8018d62:	4b45      	ldr	r3, [pc, #276]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018d68:	3b01      	subs	r3, #1
 8018d6a:	b2da      	uxtb	r2, r3
 8018d6c:	4b42      	ldr	r3, [pc, #264]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                }
                collBit = (uint8_t)( ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] & (1U << gNfca.CR.bitsTxRx) );
 8018d72:	4b41      	ldr	r3, [pc, #260]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d74:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018d78:	461a      	mov	r2, r3
 8018d7a:	4b40      	ldr	r3, [pc, #256]	@ (8018e7c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b4>)
 8018d7c:	4413      	add	r3, r2
 8018d7e:	781a      	ldrb	r2, [r3, #0]
 8018d80:	4b3d      	ldr	r3, [pc, #244]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018d82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018d86:	4619      	mov	r1, r3
 8018d88:	2301      	movs	r3, #1
 8018d8a:	408b      	lsls	r3, r1
 8018d8c:	b2db      	uxtb	r3, r3
 8018d8e:	4013      	ands	r3, r2
 8018d90:	717b      	strb	r3, [r7, #5]
                collBit = (uint8_t)((0U==collBit)?1U:0U); // invert the collision bit
 8018d92:	797b      	ldrb	r3, [r7, #5]
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d101      	bne.n	8018d9c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1d4>
 8018d98:	2301      	movs	r3, #1
 8018d9a:	e000      	b.n	8018d9e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1d6>
 8018d9c:	2300      	movs	r3, #0
 8018d9e:	717b      	strb	r3, [r7, #5]
                gNfca.CR.doBacktrack = true;
 8018da0:	4b35      	ldr	r3, [pc, #212]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018da2:	2201      	movs	r2, #1
 8018da4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                gNfca.CR.backtrackCnt--;
 8018da8:	4b33      	ldr	r3, [pc, #204]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018daa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8018dae:	3b01      	subs	r3, #1
 8018db0:	b2da      	uxtb	r2, r3
 8018db2:	4b31      	ldr	r3, [pc, #196]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018db4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            {
 8018db8:	e003      	b.n	8018dc2 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1fa>
            }
            else
            {
                gNfca.CR.doBacktrack = false;
 8018dba:	4b2f      	ldr	r3, [pc, #188]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018dbc:	2200      	movs	r2, #0
 8018dbe:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            }

            if( ret == RFAL_ERR_RF_COLLISION )
 8018dc2:	88fb      	ldrh	r3, [r7, #6]
 8018dc4:	2b1d      	cmp	r3, #29
 8018dc6:	f040 80b7 	bne.w	8018f38 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>
            {
                /* Check received length */
                if( (gNfca.CR.bytesTxRx + ((gNfca.CR.bitsTxRx != 0U) ? 1U : 0U)) > (RFAL_NFCA_SDD_RES_LEN + RFAL_NFCA_SDD_REQ_LEN) )
 8018dca:	4b2b      	ldr	r3, [pc, #172]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018dcc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018dd0:	461a      	mov	r2, r3
 8018dd2:	4b29      	ldr	r3, [pc, #164]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018dd4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018dd8:	2b00      	cmp	r3, #0
 8018dda:	d001      	beq.n	8018de0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x218>
 8018ddc:	2301      	movs	r3, #1
 8018dde:	e000      	b.n	8018de2 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x21a>
 8018de0:	2300      	movs	r3, #0
 8018de2:	4413      	add	r3, r2
 8018de4:	2b07      	cmp	r3, #7
 8018de6:	d901      	bls.n	8018dec <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x224>
                {
                    return RFAL_ERR_PROTO;
 8018de8:	230b      	movs	r3, #11
 8018dea:	e158      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
                }

                if( ((gNfca.CR.bytesTxRx + ((gNfca.CR.bitsTxRx != 0U) ? 1U : 0U)) > (RFAL_NFCA_CASCADE_1_UID_LEN + RFAL_NFCA_SDD_REQ_LEN)) && (gNfca.CR.backtrackCnt != 0U) )
 8018dec:	4b22      	ldr	r3, [pc, #136]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018dee:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018df2:	461a      	mov	r2, r3
 8018df4:	4b20      	ldr	r3, [pc, #128]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018df6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018dfa:	2b00      	cmp	r3, #0
 8018dfc:	d001      	beq.n	8018e02 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x23a>
 8018dfe:	2301      	movs	r3, #1
 8018e00:	e000      	b.n	8018e04 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x23c>
 8018e02:	2300      	movs	r3, #0
 8018e04:	4413      	add	r3, r2
 8018e06:	2b06      	cmp	r3, #6
 8018e08:	d924      	bls.n	8018e54 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x28c>
 8018e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e0c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d01f      	beq.n	8018e54 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x28c>
                { /* Collision in BCC: Anticollide only UID part */
                    gNfca.CR.backtrackCnt--;
 8018e14:	4b18      	ldr	r3, [pc, #96]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e16:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8018e1a:	3b01      	subs	r3, #1
 8018e1c:	b2da      	uxtb	r2, r3
 8018e1e:	4b16      	ldr	r3, [pc, #88]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e20:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                    gNfca.CR.bytesTxRx = (RFAL_NFCA_CASCADE_1_UID_LEN + RFAL_NFCA_SDD_REQ_LEN) - 1U;
 8018e24:	4b14      	ldr	r3, [pc, #80]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e26:	2205      	movs	r2, #5
 8018e28:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                    gNfca.CR.bitsTxRx = 7;
 8018e2c:	4b12      	ldr	r3, [pc, #72]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e2e:	2207      	movs	r2, #7
 8018e30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                    collBit = (uint8_t)( ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] & (1U << gNfca.CR.bitsTxRx) ); /* Not a real collision, extract the actual bit for the subsequent code */
 8018e34:	4b10      	ldr	r3, [pc, #64]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e36:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018e3a:	461a      	mov	r2, r3
 8018e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8018e7c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b4>)
 8018e3e:	4413      	add	r3, r2
 8018e40:	781a      	ldrb	r2, [r3, #0]
 8018e42:	4b0d      	ldr	r3, [pc, #52]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018e48:	4619      	mov	r1, r3
 8018e4a:	2301      	movs	r3, #1
 8018e4c:	408b      	lsls	r3, r1
 8018e4e:	b2db      	uxtb	r3, r3
 8018e50:	4013      	ands	r3, r2
 8018e52:	717b      	strb	r3, [r7, #5]
                }
                
                if( (gNfca.CR.devLimit == 0U) && (!(*gNfca.CR.collPend)) )
 8018e54:	4b08      	ldr	r3, [pc, #32]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e56:	791b      	ldrb	r3, [r3, #4]
 8018e58:	2b00      	cmp	r3, #0
 8018e5a:	d117      	bne.n	8018e8c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2c4>
 8018e5c:	4b06      	ldr	r3, [pc, #24]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e5e:	695b      	ldr	r3, [r3, #20]
 8018e60:	781b      	ldrb	r3, [r3, #0]
 8018e62:	f083 0301 	eor.w	r3, r3, #1
 8018e66:	b2db      	uxtb	r3, r3
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d00f      	beq.n	8018e8c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2c4>
                {   
                    /* Activity 1.0 & 1.1  9.3.4.12: If CON_DEVICES_LIMIT has a value of 0, then 
                     * NFC Forum Device is configured to perform collision detection only       */
                    *gNfca.CR.collPend = true;
 8018e6c:	4b02      	ldr	r3, [pc, #8]	@ (8018e78 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b0>)
 8018e6e:	695b      	ldr	r3, [r3, #20]
 8018e70:	2201      	movs	r2, #1
 8018e72:	701a      	strb	r2, [r3, #0]
                    return RFAL_ERR_IGNORE;
 8018e74:	2312      	movs	r3, #18
 8018e76:	e112      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
 8018e78:	200039ac 	.word	0x200039ac
 8018e7c:	200039c4 	.word	0x200039c4
 8018e80:	200039de 	.word	0x200039de
 8018e84:	200039dc 	.word	0x200039dc
 8018e88:	200039db 	.word	0x200039db
                }
                
                *gNfca.CR.collPend = true;
 8018e8c:	4b86      	ldr	r3, [pc, #536]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018e8e:	695b      	ldr	r3, [r3, #20]
 8018e90:	2201      	movs	r2, #1
 8018e92:	701a      	strb	r2, [r3, #0]
                
                /* Set and select the collision bit, with the number of bytes/bits successfully TxRx */
                if (collBit != 0U)
 8018e94:	797b      	ldrb	r3, [r7, #5]
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d017      	beq.n	8018eca <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x302>
                {
                    ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] = (uint8_t)(((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] | (1U << gNfca.CR.bitsTxRx));   /* MISRA 10.3 */
 8018e9a:	4b83      	ldr	r3, [pc, #524]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018e9c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018ea0:	461a      	mov	r2, r3
 8018ea2:	4b82      	ldr	r3, [pc, #520]	@ (80190ac <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e4>)
 8018ea4:	4413      	add	r3, r2
 8018ea6:	7819      	ldrb	r1, [r3, #0]
 8018ea8:	4b7f      	ldr	r3, [pc, #508]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018eaa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018eae:	461a      	mov	r2, r3
 8018eb0:	2301      	movs	r3, #1
 8018eb2:	4093      	lsls	r3, r2
 8018eb4:	b2da      	uxtb	r2, r3
 8018eb6:	4b7c      	ldr	r3, [pc, #496]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018eb8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018ebc:	4618      	mov	r0, r3
 8018ebe:	4b7b      	ldr	r3, [pc, #492]	@ (80190ac <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e4>)
 8018ec0:	4403      	add	r3, r0
 8018ec2:	430a      	orrs	r2, r1
 8018ec4:	b2d2      	uxtb	r2, r2
 8018ec6:	701a      	strb	r2, [r3, #0]
 8018ec8:	e018      	b.n	8018efc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x334>
                }
                else
                {
                    ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] = (uint8_t)(((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] & ~(1U << gNfca.CR.bitsTxRx));  /* MISRA 10.3 */
 8018eca:	4b77      	ldr	r3, [pc, #476]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018ecc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018ed0:	461a      	mov	r2, r3
 8018ed2:	4b76      	ldr	r3, [pc, #472]	@ (80190ac <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e4>)
 8018ed4:	4413      	add	r3, r2
 8018ed6:	7819      	ldrb	r1, [r3, #0]
 8018ed8:	4b73      	ldr	r3, [pc, #460]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018eda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018ede:	461a      	mov	r2, r3
 8018ee0:	2301      	movs	r3, #1
 8018ee2:	4093      	lsls	r3, r2
 8018ee4:	b2db      	uxtb	r3, r3
 8018ee6:	43db      	mvns	r3, r3
 8018ee8:	b2da      	uxtb	r2, r3
 8018eea:	4b6f      	ldr	r3, [pc, #444]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018eec:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018ef0:	4618      	mov	r0, r3
 8018ef2:	4b6e      	ldr	r3, [pc, #440]	@ (80190ac <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e4>)
 8018ef4:	4403      	add	r3, r0
 8018ef6:	400a      	ands	r2, r1
 8018ef8:	b2d2      	uxtb	r2, r2
 8018efa:	701a      	strb	r2, [r3, #0]
                }

                gNfca.CR.bitsTxRx++;
 8018efc:	4b6a      	ldr	r3, [pc, #424]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018efe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018f02:	3301      	adds	r3, #1
 8018f04:	b2da      	uxtb	r2, r3
 8018f06:	4b68      	ldr	r3, [pc, #416]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                
                /* Check if number of bits form a byte */
                if( gNfca.CR.bitsTxRx == RFAL_BITS_IN_BYTE )
 8018f0c:	4b66      	ldr	r3, [pc, #408]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018f12:	2b08      	cmp	r3, #8
 8018f14:	d10b      	bne.n	8018f2e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x366>
                {
                    gNfca.CR.bitsTxRx = 0;
 8018f16:	4b64      	ldr	r3, [pc, #400]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f18:	2200      	movs	r2, #0
 8018f1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                    gNfca.CR.bytesTxRx++;
 8018f1e:	4b62      	ldr	r3, [pc, #392]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f20:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018f24:	3301      	adds	r3, #1
 8018f26:	b2da      	uxtb	r2, r3
 8018f28:	4b5f      	ldr	r3, [pc, #380]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f2a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                }
                
                gNfca.CR.state = RFAL_NFCA_CR_SDD_TX;
 8018f2e:	4b5e      	ldr	r3, [pc, #376]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f30:	2202      	movs	r2, #2
 8018f32:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                break;
 8018f36:	e0b1      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
            }
            
            /*******************************************************************************/
            /* Check if Collision loop has failed */
            if( ret != RFAL_ERR_NONE )
 8018f38:	88fb      	ldrh	r3, [r7, #6]
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d001      	beq.n	8018f42 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x37a>
            {
                return ret;
 8018f3e:	88fb      	ldrh	r3, [r7, #6]
 8018f40:	e0ad      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
            }
            
            
            /* If collisions are to be reported check whether the response is complete */
            if( (gNfca.CR.devLimit == 0U) && (gNfca.CR.rxLen != sizeof(rfalNfcaSddRes)) )
 8018f42:	4b59      	ldr	r3, [pc, #356]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f44:	791b      	ldrb	r3, [r3, #4]
 8018f46:	2b00      	cmp	r3, #0
 8018f48:	d105      	bne.n	8018f56 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x38e>
 8018f4a:	4b57      	ldr	r3, [pc, #348]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018f4e:	2b05      	cmp	r3, #5
 8018f50:	d001      	beq.n	8018f56 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x38e>
            {
                return RFAL_ERR_PROTO;
 8018f52:	230b      	movs	r3, #11
 8018f54:	e0a3      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
            }
            
            /* Check if the received BCC match */
            if( gNfca.CR.selReq.bcc != rfalNfcaCalculateBcc( gNfca.CR.selReq.nfcid1, RFAL_NFCA_CASCADE_1_UID_LEN ) )
 8018f56:	4b54      	ldr	r3, [pc, #336]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f58:	7f9c      	ldrb	r4, [r3, #30]
 8018f5a:	2104      	movs	r1, #4
 8018f5c:	4854      	ldr	r0, [pc, #336]	@ (80190b0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e8>)
 8018f5e:	f7ff fdc5 	bl	8018aec <rfalNfcaCalculateBcc>
 8018f62:	4603      	mov	r3, r0
 8018f64:	429c      	cmp	r4, r3
 8018f66:	d001      	beq.n	8018f6c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3a4>
            {
                return RFAL_ERR_PROTO;
 8018f68:	230b      	movs	r3, #11
 8018f6a:	e098      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
            }
            
            /*******************************************************************************/
            /* Anticollision OK, Select this Cascade Level */
            gNfca.CR.selReq.selPar = RFAL_NFCA_SEL_SELPAR;
 8018f6c:	4b4e      	ldr	r3, [pc, #312]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f6e:	2270      	movs	r2, #112	@ 0x70
 8018f70:	765a      	strb	r2, [r3, #25]
            
            gNfca.CR.retries = RFAL_NFCA_N_RETRANS;
 8018f72:	4b4d      	ldr	r3, [pc, #308]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f74:	2202      	movs	r2, #2
 8018f76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            gNfca.CR.state   = RFAL_NFCA_CR_SEL_TX;
 8018f7a:	4b4b      	ldr	r3, [pc, #300]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f7c:	2204      	movs	r2, #4
 8018f7e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            break;
 8018f82:	e08b      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
            
        /*******************************************************************************/
        case RFAL_NFCA_CR_SEL_TX:
            
            /* Send SEL_REQ (Select command) - Retry upon timeout  EMVCo 2.6  9.6.1.3 */            
            rfalTransceiveBlockingTx( (uint8_t*)&gNfca.CR.selReq, sizeof(rfalNfcaSelReq), (uint8_t*)gNfca.CR.selRes, sizeof(rfalNfcaSelRes), &gNfca.CR.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCA_FDTMIN );        
 8018f84:	4b48      	ldr	r3, [pc, #288]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018f86:	6a1a      	ldr	r2, [r3, #32]
 8018f88:	f240 6354 	movw	r3, #1620	@ 0x654
 8018f8c:	9302      	str	r3, [sp, #8]
 8018f8e:	2300      	movs	r3, #0
 8018f90:	9301      	str	r3, [sp, #4]
 8018f92:	4b48      	ldr	r3, [pc, #288]	@ (80190b4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4ec>)
 8018f94:	9300      	str	r3, [sp, #0]
 8018f96:	2301      	movs	r3, #1
 8018f98:	2107      	movs	r1, #7
 8018f9a:	4844      	ldr	r0, [pc, #272]	@ (80190ac <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e4>)
 8018f9c:	f7e9 fcf6 	bl	800298c <rfalTransceiveBlockingTx>
            gNfca.CR.state   = RFAL_NFCA_CR_SEL;
 8018fa0:	4b41      	ldr	r3, [pc, #260]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018fa2:	2205      	movs	r2, #5
 8018fa4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            break;
 8018fa8:	e078      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
        
        /*******************************************************************************/            
        case RFAL_NFCA_CR_SEL:
            
            RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 8018faa:	f7e9 fdb7 	bl	8002b1c <rfalGetTransceiveStatus>
 8018fae:	4603      	mov	r3, r0
 8018fb0:	80fb      	strh	r3, [r7, #6]
 8018fb2:	88fb      	ldrh	r3, [r7, #6]
 8018fb4:	2b02      	cmp	r3, #2
 8018fb6:	d101      	bne.n	8018fbc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3f4>
 8018fb8:	88fb      	ldrh	r3, [r7, #6]
 8018fba:	e070      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
                
            /* Retry upon timeout  EMVCo 2.6  9.6.1.3 */
            if( (ret == RFAL_ERR_TIMEOUT) && (gNfca.CR.devLimit==0U) && (gNfca.CR.retries != 0U) )
 8018fbc:	88fb      	ldrh	r3, [r7, #6]
 8018fbe:	2b04      	cmp	r3, #4
 8018fc0:	d11b      	bne.n	8018ffa <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x432>
 8018fc2:	4b39      	ldr	r3, [pc, #228]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018fc4:	791b      	ldrb	r3, [r3, #4]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d117      	bne.n	8018ffa <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x432>
 8018fca:	4b37      	ldr	r3, [pc, #220]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018fcc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d012      	beq.n	8018ffa <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x432>
            {
                gNfca.CR.retries--;
 8018fd4:	4b34      	ldr	r3, [pc, #208]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018fd6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8018fda:	3b01      	subs	r3, #1
 8018fdc:	b2da      	uxtb	r2, r3
 8018fde:	4b32      	ldr	r3, [pc, #200]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018fe0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                platformTimerDestroy( gNfca.CR.tmrFDT );
                gNfca.CR.tmrFDT = platformTimerCreate( RFAL_NFCA_T_RETRANS );
 8018fe4:	2005      	movs	r0, #5
 8018fe6:	f7ed fe0c 	bl	8006c02 <timerCalculateTimer>
 8018fea:	4603      	mov	r3, r0
 8018fec:	4a2e      	ldr	r2, [pc, #184]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018fee:	6353      	str	r3, [r2, #52]	@ 0x34
                
                gNfca.CR.state = RFAL_NFCA_CR_SEL_TX;
 8018ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8018ff2:	2204      	movs	r2, #4
 8018ff4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                break;
 8018ff8:	e050      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
            }
            
            if( ret != RFAL_ERR_NONE )
 8018ffa:	88fb      	ldrh	r3, [r7, #6]
 8018ffc:	2b00      	cmp	r3, #0
 8018ffe:	d001      	beq.n	8019004 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x43c>
            {
                return ret;
 8019000:	88fb      	ldrh	r3, [r7, #6]
 8019002:	e04c      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
            }
            
            gNfca.CR.rxLen = rfalConvBitsToBytes( gNfca.CR.rxLen );
 8019004:	4b28      	ldr	r3, [pc, #160]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019006:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019008:	3307      	adds	r3, #7
 801900a:	08db      	lsrs	r3, r3, #3
 801900c:	b29a      	uxth	r2, r3
 801900e:	4b26      	ldr	r3, [pc, #152]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019010:	865a      	strh	r2, [r3, #50]	@ 0x32
            
            /* Ensure proper response length */
            if( gNfca.CR.rxLen != sizeof(rfalNfcaSelRes) )
 8019012:	4b25      	ldr	r3, [pc, #148]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019014:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019016:	2b01      	cmp	r3, #1
 8019018:	d001      	beq.n	801901e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x456>
            {
                return RFAL_ERR_PROTO;
 801901a:	230b      	movs	r3, #11
 801901c:	e03f      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
            }
            
            /*******************************************************************************/
            /* Check cascade byte, if cascade tag then go next cascade level */
            if( *gNfca.CR.selReq.nfcid1 == RFAL_NFCA_SDD_CT )
 801901e:	4b22      	ldr	r3, [pc, #136]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019020:	7e9b      	ldrb	r3, [r3, #26]
 8019022:	2b88      	cmp	r3, #136	@ 0x88
 8019024:	d11f      	bne.n	8019066 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x49e>
            {
                /* Cascade Tag present, store nfcid1 bytes (excluding cascade tag) and continue for next CL */
                RFAL_MEMCPY( &gNfca.CR.nfcId1[*gNfca.CR.nfcId1Len], &((uint8_t*)&gNfca.CR.selReq.nfcid1)[RFAL_NFCA_SDD_CT_LEN], (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN) );
 8019026:	4b20      	ldr	r3, [pc, #128]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801902a:	4a1f      	ldr	r2, [pc, #124]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 801902c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 801902e:	7812      	ldrb	r2, [r2, #0]
 8019030:	4413      	add	r3, r2
 8019032:	4921      	ldr	r1, [pc, #132]	@ (80190b8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4f0>)
 8019034:	2203      	movs	r2, #3
 8019036:	4618      	mov	r0, r3
 8019038:	f003 fa38 	bl	801c4ac <memcpy>
                *gNfca.CR.nfcId1Len += (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN);
 801903c:	4b1a      	ldr	r3, [pc, #104]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 801903e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019040:	781a      	ldrb	r2, [r3, #0]
 8019042:	4b19      	ldr	r3, [pc, #100]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019046:	3203      	adds	r2, #3
 8019048:	b2d2      	uxtb	r2, r2
 801904a:	701a      	strb	r2, [r3, #0]
                
                /* Go to next cascade level */
                gNfca.CR.state = RFAL_NFCA_CR_CL;
 801904c:	4b16      	ldr	r3, [pc, #88]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 801904e:	2201      	movs	r2, #1
 8019050:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                gNfca.CR.cascadeLv++;
 8019054:	4b14      	ldr	r3, [pc, #80]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019056:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801905a:	3301      	adds	r3, #1
 801905c:	b2da      	uxtb	r2, r3
 801905e:	4b12      	ldr	r3, [pc, #72]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019060:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                *gNfca.CR.nfcId1Len += RFAL_NFCA_CASCADE_1_UID_LEN;
                
                gNfca.CR.state = RFAL_NFCA_CR_DONE;
                break;                             /* Only flag operation complete on the next execution */
            }
            break;
 8019064:	e01a      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
                RFAL_MEMCPY( &gNfca.CR.nfcId1[*gNfca.CR.nfcId1Len], (uint8_t*)&gNfca.CR.selReq.nfcid1, RFAL_NFCA_CASCADE_1_UID_LEN );
 8019066:	4b10      	ldr	r3, [pc, #64]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801906a:	4a0f      	ldr	r2, [pc, #60]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 801906c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 801906e:	7812      	ldrb	r2, [r2, #0]
 8019070:	4413      	add	r3, r2
 8019072:	4a0d      	ldr	r2, [pc, #52]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019074:	f8d2 201a 	ldr.w	r2, [r2, #26]
 8019078:	601a      	str	r2, [r3, #0]
                *gNfca.CR.nfcId1Len += RFAL_NFCA_CASCADE_1_UID_LEN;
 801907a:	4b0b      	ldr	r3, [pc, #44]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 801907c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801907e:	781a      	ldrb	r2, [r3, #0]
 8019080:	4b09      	ldr	r3, [pc, #36]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 8019082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019084:	3204      	adds	r2, #4
 8019086:	b2d2      	uxtb	r2, r2
 8019088:	701a      	strb	r2, [r3, #0]
                gNfca.CR.state = RFAL_NFCA_CR_DONE;
 801908a:	4b07      	ldr	r3, [pc, #28]	@ (80190a8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4e0>)
 801908c:	2206      	movs	r2, #6
 801908e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                break;                             /* Only flag operation complete on the next execution */
 8019092:	e003      	b.n	801909c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d4>
        
        /*******************************************************************************/
        case RFAL_NFCA_CR_DONE:
            return RFAL_ERR_NONE;
 8019094:	2300      	movs	r3, #0
 8019096:	e002      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
        
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 8019098:	2321      	movs	r3, #33	@ 0x21
 801909a:	e000      	b.n	801909e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4d6>
    }
    return RFAL_ERR_BUSY;
 801909c:	2302      	movs	r3, #2
}
 801909e:	4618      	mov	r0, r3
 80190a0:	370c      	adds	r7, #12
 80190a2:	46bd      	mov	sp, r7
 80190a4:	bd90      	pop	{r4, r7, pc}
 80190a6:	bf00      	nop
 80190a8:	200039ac 	.word	0x200039ac
 80190ac:	200039c4 	.word	0x200039c4
 80190b0:	200039c6 	.word	0x200039c6
 80190b4:	200039de 	.word	0x200039de
 80190b8:	200039c7 	.word	0x200039c7

080190bc <rfalNfcaPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcaPollerInitialize( void )
{
 80190bc:	b580      	push	{r7, lr}
 80190be:	b082      	sub	sp, #8
 80190c0:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCA, RFAL_BR_106, RFAL_BR_106 ) );
 80190c2:	2200      	movs	r2, #0
 80190c4:	2100      	movs	r1, #0
 80190c6:	2001      	movs	r0, #1
 80190c8:	f7e8 fd84 	bl	8001bd4 <rfalSetMode>
 80190cc:	4603      	mov	r3, r0
 80190ce:	80fb      	strh	r3, [r7, #6]
 80190d0:	88fb      	ldrh	r3, [r7, #6]
 80190d2:	2b00      	cmp	r3, #0
 80190d4:	d001      	beq.n	80190da <rfalNfcaPollerInitialize+0x1e>
 80190d6:	88fb      	ldrh	r3, [r7, #6]
 80190d8:	e00e      	b.n	80190f8 <rfalNfcaPollerInitialize+0x3c>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 80190da:	2000      	movs	r0, #0
 80190dc:	f7e9 f99e 	bl	800241c <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCA );
 80190e0:	4807      	ldr	r0, [pc, #28]	@ (8019100 <rfalNfcaPollerInitialize+0x44>)
 80190e2:	f7e9 f9f1 	bl	80024c8 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCA_POLLER );
 80190e6:	f240 4094 	movw	r0, #1172	@ 0x494
 80190ea:	f7e9 f9d9 	bl	80024a0 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCA_POLLER );
 80190ee:	f641 207c 	movw	r0, #6780	@ 0x1a7c
 80190f2:	f7e9 f9b3 	bl	800245c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 80190f6:	2300      	movs	r3, #0
}
 80190f8:	4618      	mov	r0, r3
 80190fa:	3708      	adds	r7, #8
 80190fc:	46bd      	mov	sp, r7
 80190fe:	bd80      	pop	{r7, pc}
 8019100:	000108d8 	.word	0x000108d8

08019104 <rfalNfcaPollerCheckPresence>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerCheckPresence( rfal14443AShortFrameCmd cmd, rfalNfcaSensRes *sensRes )
{
 8019104:	b580      	push	{r7, lr}
 8019106:	b086      	sub	sp, #24
 8019108:	af02      	add	r7, sp, #8
 801910a:	4603      	mov	r3, r0
 801910c:	6039      	str	r1, [r7, #0]
 801910e:	71fb      	strb	r3, [r7, #7]
    uint16_t   rcvLen;
    
    /* Digital 1.1 6.10.1.3  For Commands ALL_REQ, SENS_REQ, SDD_REQ, and SEL_REQ, the NFC Forum Device      *
     *              MUST treat receipt of a Listen Frame at a time after FDT(Listen, min) as a Timeour Error */
    
    ret = rfalISO14443ATransceiveShortFrame(  cmd, (uint8_t*)sensRes, (uint8_t)rfalConvBytesToBits(sizeof(rfalNfcaSensRes)), &rcvLen, RFAL_NFCA_FDTMIN  );
 8019110:	f107 030c 	add.w	r3, r7, #12
 8019114:	79f8      	ldrb	r0, [r7, #7]
 8019116:	f240 6254 	movw	r2, #1620	@ 0x654
 801911a:	9200      	str	r2, [sp, #0]
 801911c:	2210      	movs	r2, #16
 801911e:	6839      	ldr	r1, [r7, #0]
 8019120:	f7ea fccc 	bl	8003abc <rfalISO14443ATransceiveShortFrame>
 8019124:	4603      	mov	r3, r0
 8019126:	81fb      	strh	r3, [r7, #14]
    if( (ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC)  || (ret == RFAL_ERR_NOMEM) || (ret == RFAL_ERR_FRAMING) || (ret == RFAL_ERR_PAR) || (ret == RFAL_ERR_INCOMPLETE_BYTE) )
 8019128:	89fb      	ldrh	r3, [r7, #14]
 801912a:	2b1d      	cmp	r3, #29
 801912c:	d00e      	beq.n	801914c <rfalNfcaPollerCheckPresence+0x48>
 801912e:	89fb      	ldrh	r3, [r7, #14]
 8019130:	2b15      	cmp	r3, #21
 8019132:	d00b      	beq.n	801914c <rfalNfcaPollerCheckPresence+0x48>
 8019134:	89fb      	ldrh	r3, [r7, #14]
 8019136:	2b01      	cmp	r3, #1
 8019138:	d008      	beq.n	801914c <rfalNfcaPollerCheckPresence+0x48>
 801913a:	89fb      	ldrh	r3, [r7, #14]
 801913c:	2b09      	cmp	r3, #9
 801913e:	d005      	beq.n	801914c <rfalNfcaPollerCheckPresence+0x48>
 8019140:	89fb      	ldrh	r3, [r7, #14]
 8019142:	2b1b      	cmp	r3, #27
 8019144:	d002      	beq.n	801914c <rfalNfcaPollerCheckPresence+0x48>
 8019146:	89fb      	ldrh	r3, [r7, #14]
 8019148:	2b28      	cmp	r3, #40	@ 0x28
 801914a:	d101      	bne.n	8019150 <rfalNfcaPollerCheckPresence+0x4c>
    {
       ret = RFAL_ERR_NONE;
 801914c:	2300      	movs	r3, #0
 801914e:	81fb      	strh	r3, [r7, #14]
    }

    return ret;
 8019150:	89fb      	ldrh	r3, [r7, #14]
}
 8019152:	4618      	mov	r0, r3
 8019154:	3710      	adds	r7, #16
 8019156:	46bd      	mov	sp, r7
 8019158:	bd80      	pop	{r7, pc}
	...

0801915c <rfalNfcaPollerStartTechnologyDetection>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartTechnologyDetection( rfalComplianceMode compMode, rfalNfcaSensRes *sensRes )
{
 801915c:	b580      	push	{r7, lr}
 801915e:	b084      	sub	sp, #16
 8019160:	af00      	add	r7, sp, #0
 8019162:	4603      	mov	r3, r0
 8019164:	6039      	str	r1, [r7, #0]
 8019166:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    
    gNfca.DT.compMode = compMode;
 8019168:	4a13      	ldr	r2, [pc, #76]	@ (80191b8 <rfalNfcaPollerStartTechnologyDetection+0x5c>)
 801916a:	79fb      	ldrb	r3, [r7, #7]
 801916c:	7013      	strb	r3, [r2, #0]
    gNfca.DT.ret      = rfalNfcaPollerCheckPresence( ((compMode == RFAL_COMPLIANCE_MODE_EMV) ? RFAL_14443A_SHORTFRAME_CMD_WUPA : RFAL_14443A_SHORTFRAME_CMD_REQA), sensRes );
 801916e:	79fb      	ldrb	r3, [r7, #7]
 8019170:	2b01      	cmp	r3, #1
 8019172:	d101      	bne.n	8019178 <rfalNfcaPollerStartTechnologyDetection+0x1c>
 8019174:	2352      	movs	r3, #82	@ 0x52
 8019176:	e000      	b.n	801917a <rfalNfcaPollerStartTechnologyDetection+0x1e>
 8019178:	2326      	movs	r3, #38	@ 0x26
 801917a:	6839      	ldr	r1, [r7, #0]
 801917c:	4618      	mov	r0, r3
 801917e:	f7ff ffc1 	bl	8019104 <rfalNfcaPollerCheckPresence>
 8019182:	4603      	mov	r3, r0
 8019184:	461a      	mov	r2, r3
 8019186:	4b0c      	ldr	r3, [pc, #48]	@ (80191b8 <rfalNfcaPollerStartTechnologyDetection+0x5c>)
 8019188:	805a      	strh	r2, [r3, #2]
    
    /* Send SLP_REQ as  Activity 1.1  9.2.3.6 and EMVCo 2.6  9.2.1.3 */
    if( (gNfca.DT.compMode != RFAL_COMPLIANCE_MODE_ISO) && (gNfca.DT.ret == RFAL_ERR_NONE) )
 801918a:	4b0b      	ldr	r3, [pc, #44]	@ (80191b8 <rfalNfcaPollerStartTechnologyDetection+0x5c>)
 801918c:	781b      	ldrb	r3, [r3, #0]
 801918e:	2b02      	cmp	r3, #2
 8019190:	d00c      	beq.n	80191ac <rfalNfcaPollerStartTechnologyDetection+0x50>
 8019192:	4b09      	ldr	r3, [pc, #36]	@ (80191b8 <rfalNfcaPollerStartTechnologyDetection+0x5c>)
 8019194:	885b      	ldrh	r3, [r3, #2]
 8019196:	2b00      	cmp	r3, #0
 8019198:	d108      	bne.n	80191ac <rfalNfcaPollerStartTechnologyDetection+0x50>
    {
        RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSleep() );
 801919a:	f000 fab5 	bl	8019708 <rfalNfcaPollerStartSleep>
 801919e:	4603      	mov	r3, r0
 80191a0:	81fb      	strh	r3, [r7, #14]
 80191a2:	89fb      	ldrh	r3, [r7, #14]
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d001      	beq.n	80191ac <rfalNfcaPollerStartTechnologyDetection+0x50>
 80191a8:	89fb      	ldrh	r3, [r7, #14]
 80191aa:	e000      	b.n	80191ae <rfalNfcaPollerStartTechnologyDetection+0x52>
    }
    
    return RFAL_ERR_NONE;
 80191ac:	2300      	movs	r3, #0
}
 80191ae:	4618      	mov	r0, r3
 80191b0:	3710      	adds	r7, #16
 80191b2:	46bd      	mov	sp, r7
 80191b4:	bd80      	pop	{r7, pc}
 80191b6:	bf00      	nop
 80191b8:	200039ac 	.word	0x200039ac

080191bc <rfalNfcaPollerGetTechnologyDetectionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetTechnologyDetectionStatus( void )
{
 80191bc:	b580      	push	{r7, lr}
 80191be:	b082      	sub	sp, #8
 80191c0:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* If Sleep was sent, want until its termination */
    if( (gNfca.DT.compMode != RFAL_COMPLIANCE_MODE_ISO) && (gNfca.DT.ret == RFAL_ERR_NONE) )
 80191c2:	4b0b      	ldr	r3, [pc, #44]	@ (80191f0 <rfalNfcaPollerGetTechnologyDetectionStatus+0x34>)
 80191c4:	781b      	ldrb	r3, [r3, #0]
 80191c6:	2b02      	cmp	r3, #2
 80191c8:	d00c      	beq.n	80191e4 <rfalNfcaPollerGetTechnologyDetectionStatus+0x28>
 80191ca:	4b09      	ldr	r3, [pc, #36]	@ (80191f0 <rfalNfcaPollerGetTechnologyDetectionStatus+0x34>)
 80191cc:	885b      	ldrh	r3, [r3, #2]
 80191ce:	2b00      	cmp	r3, #0
 80191d0:	d108      	bne.n	80191e4 <rfalNfcaPollerGetTechnologyDetectionStatus+0x28>
    {
        RFAL_EXIT_ON_BUSY( ret, rfalNfcaPollerGetSleepStatus() );
 80191d2:	f000 fac1 	bl	8019758 <rfalNfcaPollerGetSleepStatus>
 80191d6:	4603      	mov	r3, r0
 80191d8:	80fb      	strh	r3, [r7, #6]
 80191da:	88fb      	ldrh	r3, [r7, #6]
 80191dc:	2b02      	cmp	r3, #2
 80191de:	d101      	bne.n	80191e4 <rfalNfcaPollerGetTechnologyDetectionStatus+0x28>
 80191e0:	88fb      	ldrh	r3, [r7, #6]
 80191e2:	e001      	b.n	80191e8 <rfalNfcaPollerGetTechnologyDetectionStatus+0x2c>
    }
    
    return gNfca.DT.ret;
 80191e4:	4b02      	ldr	r3, [pc, #8]	@ (80191f0 <rfalNfcaPollerGetTechnologyDetectionStatus+0x34>)
 80191e6:	885b      	ldrh	r3, [r3, #2]
}
 80191e8:	4618      	mov	r0, r3
 80191ea:	3708      	adds	r7, #8
 80191ec:	46bd      	mov	sp, r7
 80191ee:	bd80      	pop	{r7, pc}
 80191f0:	200039ac 	.word	0x200039ac

080191f4 <rfalNfcaPollerStartFullCollisionResolution>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartFullCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcaListenDevice *nfcaDevList, uint8_t *devCnt )
{
 80191f4:	b580      	push	{r7, lr}
 80191f6:	b088      	sub	sp, #32
 80191f8:	af02      	add	r7, sp, #8
 80191fa:	60ba      	str	r2, [r7, #8]
 80191fc:	607b      	str	r3, [r7, #4]
 80191fe:	4603      	mov	r3, r0
 8019200:	73fb      	strb	r3, [r7, #15]
 8019202:	460b      	mov	r3, r1
 8019204:	73bb      	strb	r3, [r7, #14]
    ReturnCode      ret;
    rfalNfcaSensRes sensRes;
    uint16_t        rcvLen;
    
    if( (nfcaDevList == NULL) || (devCnt == NULL) )
 8019206:	68bb      	ldr	r3, [r7, #8]
 8019208:	2b00      	cmp	r3, #0
 801920a:	d002      	beq.n	8019212 <rfalNfcaPollerStartFullCollisionResolution+0x1e>
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	2b00      	cmp	r3, #0
 8019210:	d101      	bne.n	8019216 <rfalNfcaPollerStartFullCollisionResolution+0x22>
    {
        return RFAL_ERR_PARAM;
 8019212:	2307      	movs	r3, #7
 8019214:	e0a4      	b.n	8019360 <rfalNfcaPollerStartFullCollisionResolution+0x16c>
    }
    
    *devCnt = 0;
 8019216:	687b      	ldr	r3, [r7, #4]
 8019218:	2200      	movs	r2, #0
 801921a:	701a      	strb	r2, [r3, #0]
    ret     = RFAL_ERR_NONE;
 801921c:	2300      	movs	r3, #0
 801921e:	82fb      	strh	r3, [r7, #22]
    
    /*******************************************************************************/
    /* Send ALL_REQ before Anticollision if a Sleep was sent before  Activity 1.1  9.3.4.1 and EMVco 2.6  9.3.2.1 */
    if( compMode != RFAL_COMPLIANCE_MODE_ISO )
 8019220:	7bfb      	ldrb	r3, [r7, #15]
 8019222:	2b02      	cmp	r3, #2
 8019224:	d02b      	beq.n	801927e <rfalNfcaPollerStartFullCollisionResolution+0x8a>
    {
        ret = rfalISO14443ATransceiveShortFrame( RFAL_14443A_SHORTFRAME_CMD_WUPA, (uint8_t*)&nfcaDevList->sensRes, (uint8_t)rfalConvBytesToBits(sizeof(rfalNfcaSensRes)), &rcvLen, RFAL_NFCA_FDTMIN  );
 8019226:	68bb      	ldr	r3, [r7, #8]
 8019228:	1c59      	adds	r1, r3, #1
 801922a:	f107 0312 	add.w	r3, r7, #18
 801922e:	f240 6254 	movw	r2, #1620	@ 0x654
 8019232:	9200      	str	r2, [sp, #0]
 8019234:	2210      	movs	r2, #16
 8019236:	2052      	movs	r0, #82	@ 0x52
 8019238:	f7ea fc40 	bl	8003abc <rfalISO14443ATransceiveShortFrame>
 801923c:	4603      	mov	r3, r0
 801923e:	82fb      	strh	r3, [r7, #22]
        if(ret != RFAL_ERR_NONE)
 8019240:	8afb      	ldrh	r3, [r7, #22]
 8019242:	2b00      	cmp	r3, #0
 8019244:	d013      	beq.n	801926e <rfalNfcaPollerStartFullCollisionResolution+0x7a>
        {
            if( (compMode == RFAL_COMPLIANCE_MODE_EMV) || ((ret != RFAL_ERR_RF_COLLISION) && (ret != RFAL_ERR_CRC) && (ret != RFAL_ERR_FRAMING) && (ret != RFAL_ERR_PAR) && (ret != RFAL_ERR_INCOMPLETE_BYTE)) )
 8019246:	7bfb      	ldrb	r3, [r7, #15]
 8019248:	2b01      	cmp	r3, #1
 801924a:	d00e      	beq.n	801926a <rfalNfcaPollerStartFullCollisionResolution+0x76>
 801924c:	8afb      	ldrh	r3, [r7, #22]
 801924e:	2b1d      	cmp	r3, #29
 8019250:	d00d      	beq.n	801926e <rfalNfcaPollerStartFullCollisionResolution+0x7a>
 8019252:	8afb      	ldrh	r3, [r7, #22]
 8019254:	2b15      	cmp	r3, #21
 8019256:	d00a      	beq.n	801926e <rfalNfcaPollerStartFullCollisionResolution+0x7a>
 8019258:	8afb      	ldrh	r3, [r7, #22]
 801925a:	2b09      	cmp	r3, #9
 801925c:	d007      	beq.n	801926e <rfalNfcaPollerStartFullCollisionResolution+0x7a>
 801925e:	8afb      	ldrh	r3, [r7, #22]
 8019260:	2b1b      	cmp	r3, #27
 8019262:	d004      	beq.n	801926e <rfalNfcaPollerStartFullCollisionResolution+0x7a>
 8019264:	8afb      	ldrh	r3, [r7, #22]
 8019266:	2b28      	cmp	r3, #40	@ 0x28
 8019268:	d001      	beq.n	801926e <rfalNfcaPollerStartFullCollisionResolution+0x7a>
            {
                return ret;
 801926a:	8afb      	ldrh	r3, [r7, #22]
 801926c:	e078      	b.n	8019360 <rfalNfcaPollerStartFullCollisionResolution+0x16c>
            }
        }
        
        /* Check proper SENS_RES/ATQA size */
        if( (ret == RFAL_ERR_NONE) && (rfalConvBytesToBits(sizeof(rfalNfcaSensRes)) != rcvLen) )
 801926e:	8afb      	ldrh	r3, [r7, #22]
 8019270:	2b00      	cmp	r3, #0
 8019272:	d104      	bne.n	801927e <rfalNfcaPollerStartFullCollisionResolution+0x8a>
 8019274:	8a7b      	ldrh	r3, [r7, #18]
 8019276:	2b10      	cmp	r3, #16
 8019278:	d001      	beq.n	801927e <rfalNfcaPollerStartFullCollisionResolution+0x8a>
        {
            return RFAL_ERR_PROTO;
 801927a:	230b      	movs	r3, #11
 801927c:	e070      	b.n	8019360 <rfalNfcaPollerStartFullCollisionResolution+0x16c>
        }
    }
    
    /*******************************************************************************/
    /* Store the SENS_RES from Technology Detection or from WUPA */ 
    sensRes = nfcaDevList->sensRes;
 801927e:	68ba      	ldr	r2, [r7, #8]
 8019280:	f107 0314 	add.w	r3, r7, #20
 8019284:	3201      	adds	r2, #1
 8019286:	8812      	ldrh	r2, [r2, #0]
 8019288:	801a      	strh	r2, [r3, #0]
    
    if( devLimit > 0U )  /* MISRA 21.18 */
 801928a:	7bbb      	ldrb	r3, [r7, #14]
 801928c:	2b00      	cmp	r3, #0
 801928e:	d008      	beq.n	80192a2 <rfalNfcaPollerStartFullCollisionResolution+0xae>
    {
        RFAL_MEMSET( nfcaDevList, 0x00, (sizeof(rfalNfcaListenDevice) * devLimit) );
 8019290:	7bbb      	ldrb	r3, [r7, #14]
 8019292:	2216      	movs	r2, #22
 8019294:	fb02 f303 	mul.w	r3, r2, r3
 8019298:	461a      	mov	r2, r3
 801929a:	2100      	movs	r1, #0
 801929c:	68b8      	ldr	r0, [r7, #8]
 801929e:	f003 f8d1 	bl	801c444 <memset>
    }
    
    /* Restore the prev SENS_RES, assuming that the SENS_RES received is from first device
     * When only one device is detected it's not woken up then we'll have no SENS_RES (ATQA) */
    nfcaDevList->sensRes = sensRes;
 80192a2:	68bb      	ldr	r3, [r7, #8]
 80192a4:	3301      	adds	r3, #1
 80192a6:	f107 0214 	add.w	r2, r7, #20
 80192aa:	8812      	ldrh	r2, [r2, #0]
 80192ac:	801a      	strh	r2, [r3, #0]
    
    /* Save parameters */
    gNfca.CR.devCnt      = devCnt;
 80192ae:	4a2e      	ldr	r2, [pc, #184]	@ (8019368 <rfalNfcaPollerStartFullCollisionResolution+0x174>)
 80192b0:	687b      	ldr	r3, [r7, #4]
 80192b2:	60d3      	str	r3, [r2, #12]
    gNfca.CR.devLimit    = devLimit;
 80192b4:	4a2c      	ldr	r2, [pc, #176]	@ (8019368 <rfalNfcaPollerStartFullCollisionResolution+0x174>)
 80192b6:	7bbb      	ldrb	r3, [r7, #14]
 80192b8:	7113      	strb	r3, [r2, #4]
    gNfca.CR.nfcaDevList = nfcaDevList;
 80192ba:	4a2b      	ldr	r2, [pc, #172]	@ (8019368 <rfalNfcaPollerStartFullCollisionResolution+0x174>)
 80192bc:	68bb      	ldr	r3, [r7, #8]
 80192be:	6093      	str	r3, [r2, #8]
    gNfca.CR.compMode    = compMode;
 80192c0:	4a29      	ldr	r2, [pc, #164]	@ (8019368 <rfalNfcaPollerStartFullCollisionResolution+0x174>)
 80192c2:	7bfb      	ldrb	r3, [r7, #15]
 80192c4:	7153      	strb	r3, [r2, #5]
    gNfca.CR.fState      = RFAL_NFCA_CR_FULL_START;
 80192c6:	4b28      	ldr	r3, [pc, #160]	@ (8019368 <rfalNfcaPollerStartFullCollisionResolution+0x174>)
 80192c8:	2200      	movs	r2, #0
 80192ca:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    #if RFAL_FEATURE_T1T
    /*******************************************************************************/
    /* Only check for T1T if previous SENS_RES was received without a transmission  *
     * error. When collisions occur bits in the SENS_RES may look like a T1T        */
    /* If T1T Anticollision is not supported  Activity 1.1  9.3.4.3 */
    if( rfalNfcaIsSensResT1T( &nfcaDevList->sensRes ) && (devLimit != 0U) && (ret == RFAL_ERR_NONE) && (compMode != RFAL_COMPLIANCE_MODE_EMV) )
 80192ce:	68bb      	ldr	r3, [r7, #8]
 80192d0:	789b      	ldrb	r3, [r3, #2]
 80192d2:	f003 030f 	and.w	r3, r3, #15
 80192d6:	2b0c      	cmp	r3, #12
 80192d8:	d12a      	bne.n	8019330 <rfalNfcaPollerStartFullCollisionResolution+0x13c>
 80192da:	7bbb      	ldrb	r3, [r7, #14]
 80192dc:	2b00      	cmp	r3, #0
 80192de:	d027      	beq.n	8019330 <rfalNfcaPollerStartFullCollisionResolution+0x13c>
 80192e0:	8afb      	ldrh	r3, [r7, #22]
 80192e2:	2b00      	cmp	r3, #0
 80192e4:	d124      	bne.n	8019330 <rfalNfcaPollerStartFullCollisionResolution+0x13c>
 80192e6:	7bfb      	ldrb	r3, [r7, #15]
 80192e8:	2b01      	cmp	r3, #1
 80192ea:	d021      	beq.n	8019330 <rfalNfcaPollerStartFullCollisionResolution+0x13c>
    {
        /* RID_REQ shall be performed              Activity 1.1  9.3.4.24 */
        rfalT1TPollerInitialize();
 80192ec:	f002 fc20 	bl	801bb30 <rfalT1TPollerInitialize>
        RFAL_EXIT_ON_ERR( ret, rfalT1TPollerRid( &nfcaDevList->ridRes ) );
 80192f0:	68bb      	ldr	r3, [r7, #8]
 80192f2:	330f      	adds	r3, #15
 80192f4:	4618      	mov	r0, r3
 80192f6:	f002 fc3d 	bl	801bb74 <rfalT1TPollerRid>
 80192fa:	4603      	mov	r3, r0
 80192fc:	82fb      	strh	r3, [r7, #22]
 80192fe:	8afb      	ldrh	r3, [r7, #22]
 8019300:	2b00      	cmp	r3, #0
 8019302:	d001      	beq.n	8019308 <rfalNfcaPollerStartFullCollisionResolution+0x114>
 8019304:	8afb      	ldrh	r3, [r7, #22]
 8019306:	e02b      	b.n	8019360 <rfalNfcaPollerStartFullCollisionResolution+0x16c>
        
        *devCnt = 1U;
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	2201      	movs	r2, #1
 801930c:	701a      	strb	r2, [r3, #0]
        nfcaDevList->isSleep   = false;
 801930e:	68bb      	ldr	r3, [r7, #8]
 8019310:	2200      	movs	r2, #0
 8019312:	755a      	strb	r2, [r3, #21]
        nfcaDevList->type      = RFAL_NFCA_T1T;
 8019314:	68bb      	ldr	r3, [r7, #8]
 8019316:	2201      	movs	r2, #1
 8019318:	701a      	strb	r2, [r3, #0]
        nfcaDevList->nfcId1Len = RFAL_NFCA_CASCADE_1_UID_LEN;
 801931a:	68bb      	ldr	r3, [r7, #8]
 801931c:	2204      	movs	r2, #4
 801931e:	711a      	strb	r2, [r3, #4]
        RFAL_MEMCPY( &nfcaDevList->nfcId1, &nfcaDevList->ridRes.uid, RFAL_NFCA_CASCADE_1_UID_LEN );
 8019320:	68bb      	ldr	r3, [r7, #8]
 8019322:	3305      	adds	r3, #5
 8019324:	68ba      	ldr	r2, [r7, #8]
 8019326:	3211      	adds	r2, #17
 8019328:	6812      	ldr	r2, [r2, #0]
 801932a:	601a      	str	r2, [r3, #0]
        
        return RFAL_ERR_NONE;
 801932c:	2300      	movs	r3, #0
 801932e:	e017      	b.n	8019360 <rfalNfcaPollerStartFullCollisionResolution+0x16c>
    }
    #endif /* RFAL_FEATURE_T1T */
    
    
    RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSingleCollisionResolution( devLimit, &gNfca.CR.collPending, &nfcaDevList->selRes, (uint8_t*)&nfcaDevList->nfcId1, &nfcaDevList->nfcId1Len ) );
 8019330:	68bb      	ldr	r3, [r7, #8]
 8019332:	1cda      	adds	r2, r3, #3
 8019334:	68bb      	ldr	r3, [r7, #8]
 8019336:	1d59      	adds	r1, r3, #5
 8019338:	68bb      	ldr	r3, [r7, #8]
 801933a:	3304      	adds	r3, #4
 801933c:	7bb8      	ldrb	r0, [r7, #14]
 801933e:	9300      	str	r3, [sp, #0]
 8019340:	460b      	mov	r3, r1
 8019342:	490a      	ldr	r1, [pc, #40]	@ (801936c <rfalNfcaPollerStartFullCollisionResolution+0x178>)
 8019344:	f7ff fbf2 	bl	8018b2c <rfalNfcaPollerStartSingleCollisionResolution>
 8019348:	4603      	mov	r3, r0
 801934a:	82fb      	strh	r3, [r7, #22]
 801934c:	8afb      	ldrh	r3, [r7, #22]
 801934e:	2b00      	cmp	r3, #0
 8019350:	d001      	beq.n	8019356 <rfalNfcaPollerStartFullCollisionResolution+0x162>
 8019352:	8afb      	ldrh	r3, [r7, #22]
 8019354:	e004      	b.n	8019360 <rfalNfcaPollerStartFullCollisionResolution+0x16c>
    
    gNfca.CR.fState = RFAL_NFCA_CR_FULL_START;
 8019356:	4b04      	ldr	r3, [pc, #16]	@ (8019368 <rfalNfcaPollerStartFullCollisionResolution+0x174>)
 8019358:	2200      	movs	r2, #0
 801935a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    return RFAL_ERR_NONE;
 801935e:	2300      	movs	r3, #0
}
 8019360:	4618      	mov	r0, r3
 8019362:	3718      	adds	r7, #24
 8019364:	46bd      	mov	sp, r7
 8019366:	bd80      	pop	{r7, pc}
 8019368:	200039ac 	.word	0x200039ac
 801936c:	200039bc 	.word	0x200039bc

08019370 <rfalNfcaPollerGetFullCollisionResolutionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetFullCollisionResolutionStatus( void )
{
 8019370:	b5b0      	push	{r4, r5, r7, lr}
 8019372:	b084      	sub	sp, #16
 8019374:	af02      	add	r7, sp, #8
    ReturnCode ret;
    uint8_t    newDevType;
    
    if( (gNfca.CR.nfcaDevList == NULL) || (gNfca.CR.devCnt == NULL) )
 8019376:	4b79      	ldr	r3, [pc, #484]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019378:	689b      	ldr	r3, [r3, #8]
 801937a:	2b00      	cmp	r3, #0
 801937c:	d003      	beq.n	8019386 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x16>
 801937e:	4b77      	ldr	r3, [pc, #476]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019380:	68db      	ldr	r3, [r3, #12]
 8019382:	2b00      	cmp	r3, #0
 8019384:	d101      	bne.n	801938a <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1a>
    {
        return RFAL_ERR_WRONG_STATE;
 8019386:	2321      	movs	r3, #33	@ 0x21
 8019388:	e0e3      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
    }
    
    
    switch( gNfca.CR.fState )
 801938a:	4b74      	ldr	r3, [pc, #464]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 801938c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8019390:	2b02      	cmp	r3, #2
 8019392:	d015      	beq.n	80193c0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x50>
 8019394:	2b02      	cmp	r3, #2
 8019396:	f300 80d8 	bgt.w	801954a <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1da>
 801939a:	2b00      	cmp	r3, #0
 801939c:	d002      	beq.n	80193a4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x34>
 801939e:	2b01      	cmp	r3, #1
 80193a0:	d06e      	beq.n	8019480 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x110>
 80193a2:	e0d2      	b.n	801954a <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1da>
        /*******************************************************************************/
        case RFAL_NFCA_CR_FULL_START:
            
            /*******************************************************************************/
            /* Check whether a T1T has already been detected */
            if( rfalNfcaIsSensResT1T( &gNfca.CR.nfcaDevList->sensRes ) && (gNfca.CR.nfcaDevList->type == RFAL_NFCA_T1T) )
 80193a4:	4b6d      	ldr	r3, [pc, #436]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80193a6:	689b      	ldr	r3, [r3, #8]
 80193a8:	789b      	ldrb	r3, [r3, #2]
 80193aa:	f003 030f 	and.w	r3, r3, #15
 80193ae:	2b0c      	cmp	r3, #12
 80193b0:	d106      	bne.n	80193c0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x50>
 80193b2:	4b6a      	ldr	r3, [pc, #424]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80193b4:	689b      	ldr	r3, [r3, #8]
 80193b6:	781b      	ldrb	r3, [r3, #0]
 80193b8:	2b01      	cmp	r3, #1
 80193ba:	d101      	bne.n	80193c0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x50>
            {
                /* T1T doesn't support Anticollision */
                return RFAL_ERR_NONE;
 80193bc:	2300      	movs	r3, #0
 80193be:	e0c8      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
        
        /*******************************************************************************/            
        case RFAL_NFCA_CR_FULL_RESTART:  /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*******************************************************************************/
            RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerGetSingleCollisionResolutionStatus() );
 80193c0:	f7ff fc02 	bl	8018bc8 <rfalNfcaPollerGetSingleCollisionResolutionStatus>
 80193c4:	4603      	mov	r3, r0
 80193c6:	80fb      	strh	r3, [r7, #6]
 80193c8:	88fb      	ldrh	r3, [r7, #6]
 80193ca:	2b00      	cmp	r3, #0
 80193cc:	d001      	beq.n	80193d2 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x62>
 80193ce:	88fb      	ldrh	r3, [r7, #6]
 80193d0:	e0bf      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>

            /* Assign Listen Device */
            newDevType = ((uint8_t)gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].selRes.sak) & RFAL_NFCA_SEL_RES_CONF_MASK;  /* MISRA 10.8 */
 80193d2:	4b62      	ldr	r3, [pc, #392]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80193d4:	689a      	ldr	r2, [r3, #8]
 80193d6:	4b61      	ldr	r3, [pc, #388]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80193d8:	68db      	ldr	r3, [r3, #12]
 80193da:	781b      	ldrb	r3, [r3, #0]
 80193dc:	4619      	mov	r1, r3
 80193de:	2316      	movs	r3, #22
 80193e0:	fb01 f303 	mul.w	r3, r1, r3
 80193e4:	4413      	add	r3, r2
 80193e6:	78db      	ldrb	r3, [r3, #3]
 80193e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80193ec:	717b      	strb	r3, [r7, #5]
            /* PRQA S 4342 1 # MISRA 10.5 - Guaranteed that no invalid enum values are created: see guard_eq_RFAL_NFCA_T2T, .... */
            gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].type    = (rfalNfcaListenDeviceType) newDevType;
 80193ee:	4b5b      	ldr	r3, [pc, #364]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80193f0:	689a      	ldr	r2, [r3, #8]
 80193f2:	4b5a      	ldr	r3, [pc, #360]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80193f4:	68db      	ldr	r3, [r3, #12]
 80193f6:	781b      	ldrb	r3, [r3, #0]
 80193f8:	4619      	mov	r1, r3
 80193fa:	2316      	movs	r3, #22
 80193fc:	fb01 f303 	mul.w	r3, r1, r3
 8019400:	4413      	add	r3, r2
 8019402:	797a      	ldrb	r2, [r7, #5]
 8019404:	701a      	strb	r2, [r3, #0]
            gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].isSleep = false;
 8019406:	4b55      	ldr	r3, [pc, #340]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019408:	689a      	ldr	r2, [r3, #8]
 801940a:	4b54      	ldr	r3, [pc, #336]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 801940c:	68db      	ldr	r3, [r3, #12]
 801940e:	781b      	ldrb	r3, [r3, #0]
 8019410:	4619      	mov	r1, r3
 8019412:	2316      	movs	r3, #22
 8019414:	fb01 f303 	mul.w	r3, r1, r3
 8019418:	4413      	add	r3, r2
 801941a:	2200      	movs	r2, #0
 801941c:	755a      	strb	r2, [r3, #21]
            (*gNfca.CR.devCnt)++;
 801941e:	4b4f      	ldr	r3, [pc, #316]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019420:	68db      	ldr	r3, [r3, #12]
 8019422:	781a      	ldrb	r2, [r3, #0]
 8019424:	3201      	adds	r2, #1
 8019426:	b2d2      	uxtb	r2, r2
 8019428:	701a      	strb	r2, [r3, #0]

            
            /* If a collision was detected and device counter is lower than limit  Activity 1.1  9.3.4.21 */
            if( (*gNfca.CR.devCnt < gNfca.CR.devLimit) && (gNfca.CR.collPending) )
 801942a:	4b4c      	ldr	r3, [pc, #304]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 801942c:	68db      	ldr	r3, [r3, #12]
 801942e:	781a      	ldrb	r2, [r3, #0]
 8019430:	4b4a      	ldr	r3, [pc, #296]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019432:	791b      	ldrb	r3, [r3, #4]
 8019434:	429a      	cmp	r2, r3
 8019436:	d21f      	bcs.n	8019478 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x108>
 8019438:	4b48      	ldr	r3, [pc, #288]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 801943a:	7c1b      	ldrb	r3, [r3, #16]
 801943c:	2b00      	cmp	r3, #0
 801943e:	d01b      	beq.n	8019478 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x108>
            {
                /* Put this device to Sleep  Activity 1.1  9.3.4.22 */
                RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSleep() );
 8019440:	f000 f962 	bl	8019708 <rfalNfcaPollerStartSleep>
 8019444:	4603      	mov	r3, r0
 8019446:	80fb      	strh	r3, [r7, #6]
 8019448:	88fb      	ldrh	r3, [r7, #6]
 801944a:	2b00      	cmp	r3, #0
 801944c:	d001      	beq.n	8019452 <rfalNfcaPollerGetFullCollisionResolutionStatus+0xe2>
 801944e:	88fb      	ldrh	r3, [r7, #6]
 8019450:	e07f      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
                gNfca.CR.nfcaDevList[(*gNfca.CR.devCnt - 1U)].isSleep = true;
 8019452:	4b42      	ldr	r3, [pc, #264]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019454:	689a      	ldr	r2, [r3, #8]
 8019456:	4b41      	ldr	r3, [pc, #260]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019458:	68db      	ldr	r3, [r3, #12]
 801945a:	781b      	ldrb	r3, [r3, #0]
 801945c:	4619      	mov	r1, r3
 801945e:	2316      	movs	r3, #22
 8019460:	fb01 f303 	mul.w	r3, r1, r3
 8019464:	3b16      	subs	r3, #22
 8019466:	4413      	add	r3, r2
 8019468:	2201      	movs	r2, #1
 801946a:	755a      	strb	r2, [r3, #21]
                
                gNfca.CR.fState = RFAL_NFCA_CR_FULL_SLPCHECK;
 801946c:	4b3b      	ldr	r3, [pc, #236]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 801946e:	2201      	movs	r2, #1
 8019470:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                return RFAL_ERR_BUSY;
 8019474:	2302      	movs	r3, #2
 8019476:	e06c      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
            }
            else
            {
                /* Exit loop */
                gNfca.CR.collPending = false;
 8019478:	4b38      	ldr	r3, [pc, #224]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 801947a:	2200      	movs	r2, #0
 801947c:	741a      	strb	r2, [r3, #16]
            }
            break;
 801947e:	e067      	b.n	8019550 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e0>
            
            
        /*******************************************************************************/    
        case RFAL_NFCA_CR_FULL_SLPCHECK:
            
            RFAL_EXIT_ON_BUSY( ret, rfalNfcaPollerGetSleepStatus() );
 8019480:	f000 f96a 	bl	8019758 <rfalNfcaPollerGetSleepStatus>
 8019484:	4603      	mov	r3, r0
 8019486:	80fb      	strh	r3, [r7, #6]
 8019488:	88fb      	ldrh	r3, [r7, #6]
 801948a:	2b02      	cmp	r3, #2
 801948c:	d101      	bne.n	8019492 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x122>
 801948e:	88fb      	ldrh	r3, [r7, #6]
 8019490:	e05f      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
    
            /* Send a new SENS_REQ to check for other cards  Activity 1.1  9.3.4.23 */
            ret = rfalNfcaPollerCheckPresence( RFAL_14443A_SHORTFRAME_CMD_REQA, &gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].sensRes );
 8019492:	4b32      	ldr	r3, [pc, #200]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019494:	689a      	ldr	r2, [r3, #8]
 8019496:	4b31      	ldr	r3, [pc, #196]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019498:	68db      	ldr	r3, [r3, #12]
 801949a:	781b      	ldrb	r3, [r3, #0]
 801949c:	4619      	mov	r1, r3
 801949e:	2316      	movs	r3, #22
 80194a0:	fb01 f303 	mul.w	r3, r1, r3
 80194a4:	4413      	add	r3, r2
 80194a6:	3301      	adds	r3, #1
 80194a8:	4619      	mov	r1, r3
 80194aa:	2026      	movs	r0, #38	@ 0x26
 80194ac:	f7ff fe2a 	bl	8019104 <rfalNfcaPollerCheckPresence>
 80194b0:	4603      	mov	r3, r0
 80194b2:	80fb      	strh	r3, [r7, #6]
            if( ret == RFAL_ERR_TIMEOUT )
 80194b4:	88fb      	ldrh	r3, [r7, #6]
 80194b6:	2b04      	cmp	r3, #4
 80194b8:	d103      	bne.n	80194c2 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x152>
            {
                /* No more devices found, exit */
                gNfca.CR.collPending = false;
 80194ba:	4b28      	ldr	r3, [pc, #160]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194bc:	2200      	movs	r2, #0
 80194be:	741a      	strb	r2, [r3, #16]
                
                    gNfca.CR.fState = RFAL_NFCA_CR_FULL_RESTART;
                    return RFAL_ERR_BUSY;
                }
            }
            break;
 80194c0:	e045      	b.n	801954e <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1de>
                gNfca.CR.collPending = true;
 80194c2:	4b26      	ldr	r3, [pc, #152]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194c4:	2201      	movs	r2, #1
 80194c6:	741a      	strb	r2, [r3, #16]
                if( (*gNfca.CR.devCnt < gNfca.CR.devLimit) && (gNfca.CR.collPending) )
 80194c8:	4b24      	ldr	r3, [pc, #144]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194ca:	68db      	ldr	r3, [r3, #12]
 80194cc:	781a      	ldrb	r2, [r3, #0]
 80194ce:	4b23      	ldr	r3, [pc, #140]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194d0:	791b      	ldrb	r3, [r3, #4]
 80194d2:	429a      	cmp	r2, r3
 80194d4:	d23b      	bcs.n	801954e <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1de>
 80194d6:	4b21      	ldr	r3, [pc, #132]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194d8:	7c1b      	ldrb	r3, [r3, #16]
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d037      	beq.n	801954e <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1de>
                    RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSingleCollisionResolution(  gNfca.CR.devLimit, 
 80194de:	4b1f      	ldr	r3, [pc, #124]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194e0:	7918      	ldrb	r0, [r3, #4]
 80194e2:	4b1e      	ldr	r3, [pc, #120]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194e4:	689a      	ldr	r2, [r3, #8]
 80194e6:	4b1d      	ldr	r3, [pc, #116]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194e8:	68db      	ldr	r3, [r3, #12]
 80194ea:	781b      	ldrb	r3, [r3, #0]
 80194ec:	4619      	mov	r1, r3
 80194ee:	2316      	movs	r3, #22
 80194f0:	fb01 f303 	mul.w	r3, r1, r3
 80194f4:	4413      	add	r3, r2
 80194f6:	1cd9      	adds	r1, r3, #3
 80194f8:	4b18      	ldr	r3, [pc, #96]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194fa:	689a      	ldr	r2, [r3, #8]
 80194fc:	4b17      	ldr	r3, [pc, #92]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 80194fe:	68db      	ldr	r3, [r3, #12]
 8019500:	781b      	ldrb	r3, [r3, #0]
 8019502:	461c      	mov	r4, r3
 8019504:	2316      	movs	r3, #22
 8019506:	fb04 f303 	mul.w	r3, r4, r3
 801950a:	4413      	add	r3, r2
 801950c:	1d5c      	adds	r4, r3, #5
 801950e:	4b13      	ldr	r3, [pc, #76]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019510:	689a      	ldr	r2, [r3, #8]
 8019512:	4b12      	ldr	r3, [pc, #72]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019514:	68db      	ldr	r3, [r3, #12]
 8019516:	781b      	ldrb	r3, [r3, #0]
 8019518:	461d      	mov	r5, r3
 801951a:	2316      	movs	r3, #22
 801951c:	fb05 f303 	mul.w	r3, r5, r3
 8019520:	4413      	add	r3, r2
 8019522:	3304      	adds	r3, #4
 8019524:	9300      	str	r3, [sp, #0]
 8019526:	4623      	mov	r3, r4
 8019528:	460a      	mov	r2, r1
 801952a:	490d      	ldr	r1, [pc, #52]	@ (8019560 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f0>)
 801952c:	f7ff fafe 	bl	8018b2c <rfalNfcaPollerStartSingleCollisionResolution>
 8019530:	4603      	mov	r3, r0
 8019532:	80fb      	strh	r3, [r7, #6]
 8019534:	88fb      	ldrh	r3, [r7, #6]
 8019536:	2b00      	cmp	r3, #0
 8019538:	d001      	beq.n	801953e <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ce>
 801953a:	88fb      	ldrh	r3, [r7, #6]
 801953c:	e009      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
                    gNfca.CR.fState = RFAL_NFCA_CR_FULL_RESTART;
 801953e:	4b07      	ldr	r3, [pc, #28]	@ (801955c <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>)
 8019540:	2202      	movs	r2, #2
 8019542:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                    return RFAL_ERR_BUSY;
 8019546:	2302      	movs	r3, #2
 8019548:	e003      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 801954a:	2321      	movs	r3, #33	@ 0x21
 801954c:	e001      	b.n	8019552 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e2>
            break;
 801954e:	bf00      	nop
    }
    
    return RFAL_ERR_NONE;
 8019550:	2300      	movs	r3, #0
}
 8019552:	4618      	mov	r0, r3
 8019554:	3708      	adds	r7, #8
 8019556:	46bd      	mov	sp, r7
 8019558:	bdb0      	pop	{r4, r5, r7, pc}
 801955a:	bf00      	nop
 801955c:	200039ac 	.word	0x200039ac
 8019560:	200039bc 	.word	0x200039bc

08019564 <rfalNfcaPollerStartSelect>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartSelect( const uint8_t *nfcid1, uint8_t nfcidLen, rfalNfcaSelRes *selRes )
{
 8019564:	b480      	push	{r7}
 8019566:	b085      	sub	sp, #20
 8019568:	af00      	add	r7, sp, #0
 801956a:	60f8      	str	r0, [r7, #12]
 801956c:	460b      	mov	r3, r1
 801956e:	607a      	str	r2, [r7, #4]
 8019570:	72fb      	strb	r3, [r7, #11]
    if( (nfcid1 == NULL) || (nfcidLen > RFAL_NFCA_CASCADE_3_UID_LEN) || (selRes == NULL) )
 8019572:	68fb      	ldr	r3, [r7, #12]
 8019574:	2b00      	cmp	r3, #0
 8019576:	d005      	beq.n	8019584 <rfalNfcaPollerStartSelect+0x20>
 8019578:	7afb      	ldrb	r3, [r7, #11]
 801957a:	2b0a      	cmp	r3, #10
 801957c:	d802      	bhi.n	8019584 <rfalNfcaPollerStartSelect+0x20>
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	2b00      	cmp	r3, #0
 8019582:	d101      	bne.n	8019588 <rfalNfcaPollerStartSelect+0x24>
    {
        return RFAL_ERR_PARAM;
 8019584:	2307      	movs	r3, #7
 8019586:	e01b      	b.n	80195c0 <rfalNfcaPollerStartSelect+0x5c>
    }
    
    
    /* Calculate Cascate Level */
    gNfca.SEL.fCascadeLv = rfalNfcaNfcidLen2CL( nfcidLen );
 8019588:	7afb      	ldrb	r3, [r7, #11]
 801958a:	4a10      	ldr	r2, [pc, #64]	@ (80195cc <rfalNfcaPollerStartSelect+0x68>)
 801958c:	fba2 2303 	umull	r2, r3, r2, r3
 8019590:	089b      	lsrs	r3, r3, #2
 8019592:	b2da      	uxtb	r2, r3
 8019594:	4b0e      	ldr	r3, [pc, #56]	@ (80195d0 <rfalNfcaPollerStartSelect+0x6c>)
 8019596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    gNfca.SEL.cascadeLv  = RFAL_NFCA_SEL_CASCADE_L1;
 801959a:	4b0d      	ldr	r3, [pc, #52]	@ (80195d0 <rfalNfcaPollerStartSelect+0x6c>)
 801959c:	2200      	movs	r2, #0
 801959e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    gNfca.SEL.nfcidOffset  = 0;
 80195a2:	4b0b      	ldr	r3, [pc, #44]	@ (80195d0 <rfalNfcaPollerStartSelect+0x6c>)
 80195a4:	2200      	movs	r2, #0
 80195a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    gNfca.SEL.isRx         = false;
 80195aa:	4b09      	ldr	r3, [pc, #36]	@ (80195d0 <rfalNfcaPollerStartSelect+0x6c>)
 80195ac:	2200      	movs	r2, #0
 80195ae:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    gNfca.SEL.selRes       = selRes;
 80195b2:	4a07      	ldr	r2, [pc, #28]	@ (80195d0 <rfalNfcaPollerStartSelect+0x6c>)
 80195b4:	687b      	ldr	r3, [r7, #4]
 80195b6:	6413      	str	r3, [r2, #64]	@ 0x40
    gNfca.SEL.nfcid1       = nfcid1;
 80195b8:	4a05      	ldr	r2, [pc, #20]	@ (80195d0 <rfalNfcaPollerStartSelect+0x6c>)
 80195ba:	68fb      	ldr	r3, [r7, #12]
 80195bc:	6493      	str	r3, [r2, #72]	@ 0x48
    
    return RFAL_ERR_NONE;
 80195be:	2300      	movs	r3, #0
}
 80195c0:	4618      	mov	r0, r3
 80195c2:	3714      	adds	r7, #20
 80195c4:	46bd      	mov	sp, r7
 80195c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195ca:	4770      	bx	lr
 80195cc:	cccccccd 	.word	0xcccccccd
 80195d0:	200039ac 	.word	0x200039ac

080195d4 <rfalNfcaPollerGetSelectStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetSelectStatus( void )
{
 80195d4:	b580      	push	{r7, lr}
 80195d6:	b088      	sub	sp, #32
 80195d8:	af04      	add	r7, sp, #16
    ReturnCode     ret;
    rfalNfcaSelReq selReq;
    
    if( (!gNfca.SEL.isRx) )
 80195da:	4b49      	ldr	r3, [pc, #292]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80195dc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80195e0:	f083 0301 	eor.w	r3, r3, #1
 80195e4:	b2db      	uxtb	r3, r3
 80195e6:	2b00      	cmp	r3, #0
 80195e8:	d05c      	beq.n	80196a4 <rfalNfcaPollerGetSelectStatus+0xd0>
    {
        /*******************************************************************************/
        /* Go through all Cascade Levels     Activity 1.1  9.4.4 */
        if( gNfca.SEL.cascadeLv <= gNfca.SEL.fCascadeLv )
 80195ea:	4b45      	ldr	r3, [pc, #276]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80195ec:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80195f0:	4b43      	ldr	r3, [pc, #268]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80195f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80195f6:	429a      	cmp	r2, r3
 80195f8:	d87d      	bhi.n	80196f6 <rfalNfcaPollerGetSelectStatus+0x122>
        {
            /* Assign SEL_CMD according to the CLn and SEL_PAR*/
            selReq.selCmd = rfalNfcaCLn2SELCMD(gNfca.SEL.cascadeLv);
 80195fa:	4b41      	ldr	r3, [pc, #260]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80195fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8019600:	005b      	lsls	r3, r3, #1
 8019602:	b2db      	uxtb	r3, r3
 8019604:	3b6d      	subs	r3, #109	@ 0x6d
 8019606:	b2db      	uxtb	r3, r3
 8019608:	713b      	strb	r3, [r7, #4]
            selReq.selPar = RFAL_NFCA_SEL_SELPAR;
 801960a:	2370      	movs	r3, #112	@ 0x70
 801960c:	717b      	strb	r3, [r7, #5]
            
            /* Compute NFCID/Data on the SEL_REQ command   Digital 1.1  Table 18 */
            if( gNfca.SEL.fCascadeLv != gNfca.SEL.cascadeLv )
 801960e:	4b3c      	ldr	r3, [pc, #240]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019610:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 8019614:	4b3a      	ldr	r3, [pc, #232]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019616:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801961a:	429a      	cmp	r2, r3
 801961c:	d016      	beq.n	801964c <rfalNfcaPollerGetSelectStatus+0x78>
            {
                *selReq.nfcid1 = RFAL_NFCA_SDD_CT;
 801961e:	2388      	movs	r3, #136	@ 0x88
 8019620:	71bb      	strb	r3, [r7, #6]
                RFAL_MEMCPY( &selReq.nfcid1[RFAL_NFCA_SDD_CT_LEN], &gNfca.SEL.nfcid1[gNfca.SEL.nfcidOffset], (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN) );
 8019622:	4b37      	ldr	r3, [pc, #220]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019626:	4a36      	ldr	r2, [pc, #216]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019628:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 801962c:	1899      	adds	r1, r3, r2
 801962e:	1d3b      	adds	r3, r7, #4
 8019630:	3303      	adds	r3, #3
 8019632:	2203      	movs	r2, #3
 8019634:	4618      	mov	r0, r3
 8019636:	f002 ff39 	bl	801c4ac <memcpy>
                gNfca.SEL.nfcidOffset += (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN);
 801963a:	4b31      	ldr	r3, [pc, #196]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 801963c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8019640:	3303      	adds	r3, #3
 8019642:	b2da      	uxtb	r2, r3
 8019644:	4b2e      	ldr	r3, [pc, #184]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019646:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 801964a:	e008      	b.n	801965e <rfalNfcaPollerGetSelectStatus+0x8a>
            }
            else
            {
                RFAL_MEMCPY( selReq.nfcid1, &gNfca.SEL.nfcid1[gNfca.SEL.nfcidOffset], RFAL_NFCA_CASCADE_1_UID_LEN );
 801964c:	4b2c      	ldr	r3, [pc, #176]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 801964e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019650:	4a2b      	ldr	r2, [pc, #172]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019652:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8019656:	4413      	add	r3, r2
 8019658:	681b      	ldr	r3, [r3, #0]
 801965a:	f8c7 3006 	str.w	r3, [r7, #6]
            }
            
            /* Calculate nfcid's BCC */
            selReq.bcc = rfalNfcaCalculateBcc( (uint8_t*)&selReq.nfcid1, sizeof(selReq.nfcid1) );
 801965e:	1d3b      	adds	r3, r7, #4
 8019660:	3302      	adds	r3, #2
 8019662:	2104      	movs	r1, #4
 8019664:	4618      	mov	r0, r3
 8019666:	f7ff fa41 	bl	8018aec <rfalNfcaCalculateBcc>
 801966a:	4603      	mov	r3, r0
 801966c:	72bb      	strb	r3, [r7, #10]
            
            /*******************************************************************************/
            /* Send SEL_REQ  */
            RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( (uint8_t*)&selReq, sizeof(rfalNfcaSelReq), (uint8_t*)gNfca.SEL.selRes, sizeof(rfalNfcaSelRes), &gNfca.SEL.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCA_FDTMIN ) );
 801966e:	4b24      	ldr	r3, [pc, #144]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 8019670:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8019672:	1d38      	adds	r0, r7, #4
 8019674:	f240 6354 	movw	r3, #1620	@ 0x654
 8019678:	9302      	str	r3, [sp, #8]
 801967a:	2300      	movs	r3, #0
 801967c:	9301      	str	r3, [sp, #4]
 801967e:	4b21      	ldr	r3, [pc, #132]	@ (8019704 <rfalNfcaPollerGetSelectStatus+0x130>)
 8019680:	9300      	str	r3, [sp, #0]
 8019682:	2301      	movs	r3, #1
 8019684:	2107      	movs	r1, #7
 8019686:	f7e9 f981 	bl	800298c <rfalTransceiveBlockingTx>
 801968a:	4603      	mov	r3, r0
 801968c:	81fb      	strh	r3, [r7, #14]
 801968e:	89fb      	ldrh	r3, [r7, #14]
 8019690:	2b00      	cmp	r3, #0
 8019692:	d001      	beq.n	8019698 <rfalNfcaPollerGetSelectStatus+0xc4>
 8019694:	89fb      	ldrh	r3, [r7, #14]
 8019696:	e02f      	b.n	80196f8 <rfalNfcaPollerGetSelectStatus+0x124>
            
            /* Wait for Rx to conclude */
            gNfca.SEL.isRx = true;
 8019698:	4b19      	ldr	r3, [pc, #100]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 801969a:	2201      	movs	r2, #1
 801969c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
            
            return RFAL_ERR_BUSY;
 80196a0:	2302      	movs	r3, #2
 80196a2:	e029      	b.n	80196f8 <rfalNfcaPollerGetSelectStatus+0x124>
        }
    }
    else
    {
        RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 80196a4:	f7e9 fa3a 	bl	8002b1c <rfalGetTransceiveStatus>
 80196a8:	4603      	mov	r3, r0
 80196aa:	81fb      	strh	r3, [r7, #14]
 80196ac:	89fb      	ldrh	r3, [r7, #14]
 80196ae:	2b02      	cmp	r3, #2
 80196b0:	d101      	bne.n	80196b6 <rfalNfcaPollerGetSelectStatus+0xe2>
 80196b2:	89fb      	ldrh	r3, [r7, #14]
 80196b4:	e020      	b.n	80196f8 <rfalNfcaPollerGetSelectStatus+0x124>
        
        /* Ensure proper response length */
        if( rfalConvBitsToBytes( gNfca.SEL.rxLen ) != sizeof(rfalNfcaSelRes) )
 80196b6:	4b12      	ldr	r3, [pc, #72]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80196b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80196bc:	3307      	adds	r3, #7
 80196be:	08db      	lsrs	r3, r3, #3
 80196c0:	b29b      	uxth	r3, r3
 80196c2:	2b01      	cmp	r3, #1
 80196c4:	d001      	beq.n	80196ca <rfalNfcaPollerGetSelectStatus+0xf6>
        {
            return RFAL_ERR_PROTO;
 80196c6:	230b      	movs	r3, #11
 80196c8:	e016      	b.n	80196f8 <rfalNfcaPollerGetSelectStatus+0x124>
        }
        
        /* Check if there are more level(s) to be selected */
        if( gNfca.SEL.cascadeLv < gNfca.SEL.fCascadeLv )
 80196ca:	4b0d      	ldr	r3, [pc, #52]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80196cc:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80196d0:	4b0b      	ldr	r3, [pc, #44]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80196d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80196d6:	429a      	cmp	r2, r3
 80196d8:	d20d      	bcs.n	80196f6 <rfalNfcaPollerGetSelectStatus+0x122>
        {
            /* Advance to the next cascade lavel */
            gNfca.SEL.cascadeLv++;
 80196da:	4b09      	ldr	r3, [pc, #36]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80196dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80196e0:	3301      	adds	r3, #1
 80196e2:	b2da      	uxtb	r2, r3
 80196e4:	4b06      	ldr	r3, [pc, #24]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80196e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            gNfca.SEL.isRx = false;
 80196ea:	4b05      	ldr	r3, [pc, #20]	@ (8019700 <rfalNfcaPollerGetSelectStatus+0x12c>)
 80196ec:	2200      	movs	r2, #0
 80196ee:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
            
            return RFAL_ERR_BUSY;
 80196f2:	2302      	movs	r3, #2
 80196f4:	e000      	b.n	80196f8 <rfalNfcaPollerGetSelectStatus+0x124>
        }
    }
    
    /* REMARK: Could check if NFCID1 is complete */
    
    return RFAL_ERR_NONE;
 80196f6:	2300      	movs	r3, #0
}
 80196f8:	4618      	mov	r0, r3
 80196fa:	3710      	adds	r7, #16
 80196fc:	46bd      	mov	sp, r7
 80196fe:	bd80      	pop	{r7, pc}
 8019700:	200039ac 	.word	0x200039ac
 8019704:	200039f0 	.word	0x200039f0

08019708 <rfalNfcaPollerStartSleep>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartSleep( void )
{
 8019708:	b580      	push	{r7, lr}
 801970a:	b088      	sub	sp, #32
 801970c:	af00      	add	r7, sp, #0
    rfalTransceiveContext ctx;
    
    gNfca.slpReq.frame[RFAL_NFCA_SLP_CMD_POS]   = RFAL_NFCA_SLP_CMD;
 801970e:	4b10      	ldr	r3, [pc, #64]	@ (8019750 <rfalNfcaPollerStartSleep+0x48>)
 8019710:	2250      	movs	r2, #80	@ 0x50
 8019712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    gNfca.slpReq.frame[RFAL_NFCA_SLP_BYTE2_POS] = RFAL_NFCA_SLP_BYTE2;
 8019716:	4b0e      	ldr	r3, [pc, #56]	@ (8019750 <rfalNfcaPollerStartSleep+0x48>)
 8019718:	2200      	movs	r2, #0
 801971a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gNfca.slpReq, sizeof(rfalNfcaSlpReq), (uint8_t*)&gNfca.slpReq, sizeof(gNfca.slpReq), NULL, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCA_SLP_FWT );
 801971e:	4b0d      	ldr	r3, [pc, #52]	@ (8019754 <rfalNfcaPollerStartSleep+0x4c>)
 8019720:	607b      	str	r3, [r7, #4]
 8019722:	2310      	movs	r3, #16
 8019724:	813b      	strh	r3, [r7, #8]
 8019726:	4b0b      	ldr	r3, [pc, #44]	@ (8019754 <rfalNfcaPollerStartSleep+0x4c>)
 8019728:	60fb      	str	r3, [r7, #12]
 801972a:	2310      	movs	r3, #16
 801972c:	823b      	strh	r3, [r7, #16]
 801972e:	2300      	movs	r3, #0
 8019730:	617b      	str	r3, [r7, #20]
 8019732:	2300      	movs	r3, #0
 8019734:	61bb      	str	r3, [r7, #24]
 8019736:	f243 43f8 	movw	r3, #13560	@ 0x34f8
 801973a:	61fb      	str	r3, [r7, #28]
    return rfalStartTransceive( &ctx );
 801973c:	1d3b      	adds	r3, r7, #4
 801973e:	4618      	mov	r0, r3
 8019740:	f7e8 ff90 	bl	8002664 <rfalStartTransceive>
 8019744:	4603      	mov	r3, r0
}
 8019746:	4618      	mov	r0, r3
 8019748:	3720      	adds	r7, #32
 801974a:	46bd      	mov	sp, r7
 801974c:	bd80      	pop	{r7, pc}
 801974e:	bf00      	nop
 8019750:	200039ac 	.word	0x200039ac
 8019754:	200039fc 	.word	0x200039fc

08019758 <rfalNfcaPollerGetSleepStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetSleepStatus( void )
{
 8019758:	b580      	push	{r7, lr}
 801975a:	b082      	sub	sp, #8
 801975c:	af00      	add	r7, sp, #0
    
    /* ISO14443-3 6.4.3  HLTA - If PICC responds with any modulation during 1 ms this response shall be interpreted as not acknowledge 
       Digital 2.0  6.9.2.1 & EMVCo 3.0  5.6.2.1 - consider the HLTA command always acknowledged
       No check to be compliant with NFC and EMVCo, and to improve interoprability (Kovio RFID Tag)
    */
    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 801975e:	f7e9 f9dd 	bl	8002b1c <rfalGetTransceiveStatus>
 8019762:	4603      	mov	r3, r0
 8019764:	80fb      	strh	r3, [r7, #6]
 8019766:	88fb      	ldrh	r3, [r7, #6]
 8019768:	2b02      	cmp	r3, #2
 801976a:	d101      	bne.n	8019770 <rfalNfcaPollerGetSleepStatus+0x18>
 801976c:	88fb      	ldrh	r3, [r7, #6]
 801976e:	e000      	b.n	8019772 <rfalNfcaPollerGetSleepStatus+0x1a>
    
    return RFAL_ERR_NONE;
 8019770:	2300      	movs	r3, #0
}
 8019772:	4618      	mov	r0, r3
 8019774:	3708      	adds	r7, #8
 8019776:	46bd      	mov	sp, r7
 8019778:	bd80      	pop	{r7, pc}

0801977a <rfalNfcaListenerIsSleepReq>:


/*******************************************************************************/
bool rfalNfcaListenerIsSleepReq( const uint8_t *buf, uint16_t bufLen )
{
 801977a:	b480      	push	{r7}
 801977c:	b083      	sub	sp, #12
 801977e:	af00      	add	r7, sp, #0
 8019780:	6078      	str	r0, [r7, #4]
 8019782:	460b      	mov	r3, r1
 8019784:	807b      	strh	r3, [r7, #2]
    /* Check if length and payload match */
    if( (bufLen != sizeof(rfalNfcaSlpReq)) || (buf[RFAL_NFCA_SLP_CMD_POS] != RFAL_NFCA_SLP_CMD) || (buf[RFAL_NFCA_SLP_BYTE2_POS] != RFAL_NFCA_SLP_BYTE2) )
 8019786:	887b      	ldrh	r3, [r7, #2]
 8019788:	2b02      	cmp	r3, #2
 801978a:	d108      	bne.n	801979e <rfalNfcaListenerIsSleepReq+0x24>
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	781b      	ldrb	r3, [r3, #0]
 8019790:	2b50      	cmp	r3, #80	@ 0x50
 8019792:	d104      	bne.n	801979e <rfalNfcaListenerIsSleepReq+0x24>
 8019794:	687b      	ldr	r3, [r7, #4]
 8019796:	3301      	adds	r3, #1
 8019798:	781b      	ldrb	r3, [r3, #0]
 801979a:	2b00      	cmp	r3, #0
 801979c:	d001      	beq.n	80197a2 <rfalNfcaListenerIsSleepReq+0x28>
    {
        return false;
 801979e:	2300      	movs	r3, #0
 80197a0:	e000      	b.n	80197a4 <rfalNfcaListenerIsSleepReq+0x2a>
    }
    
    return true;
 80197a2:	2301      	movs	r3, #1
}
 80197a4:	4618      	mov	r0, r3
 80197a6:	370c      	adds	r7, #12
 80197a8:	46bd      	mov	sp, r7
 80197aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197ae:	4770      	bx	lr

080197b0 <rfalNfcbCheckSensbRes>:
******************************************************************************
*/

/*******************************************************************************/
static ReturnCode rfalNfcbCheckSensbRes( const rfalNfcbSensbRes *sensbRes, uint8_t sensbResLen )
{
 80197b0:	b480      	push	{r7}
 80197b2:	b083      	sub	sp, #12
 80197b4:	af00      	add	r7, sp, #0
 80197b6:	6078      	str	r0, [r7, #4]
 80197b8:	460b      	mov	r3, r1
 80197ba:	70fb      	strb	r3, [r7, #3]
    /* Check response length */
    if( ( (sensbResLen != RFAL_NFCB_SENSB_RES_LEN) && (sensbResLen != RFAL_NFCB_SENSB_RES_EXT_LEN) ) )
 80197bc:	78fb      	ldrb	r3, [r7, #3]
 80197be:	2b0c      	cmp	r3, #12
 80197c0:	d004      	beq.n	80197cc <rfalNfcbCheckSensbRes+0x1c>
 80197c2:	78fb      	ldrb	r3, [r7, #3]
 80197c4:	2b0d      	cmp	r3, #13
 80197c6:	d001      	beq.n	80197cc <rfalNfcbCheckSensbRes+0x1c>
    {
        return RFAL_ERR_PROTO;
 80197c8:	230b      	movs	r3, #11
 80197ca:	e00c      	b.n	80197e6 <rfalNfcbCheckSensbRes+0x36>
    }
    
    /* Check SENSB_RES and Protocol Type   Digital 1.1 7.6.2.19 */
    if( ((sensbRes->protInfo.FsciProType & RFAL_NFCB_SENSB_RES_PROT_TYPE_RFU) != 0U) || (sensbRes->cmd != (uint8_t)RFAL_NFCB_CMD_SENSB_RES) )
 80197cc:	687b      	ldr	r3, [r7, #4]
 80197ce:	7a9b      	ldrb	r3, [r3, #10]
 80197d0:	f003 0308 	and.w	r3, r3, #8
 80197d4:	2b00      	cmp	r3, #0
 80197d6:	d103      	bne.n	80197e0 <rfalNfcbCheckSensbRes+0x30>
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	781b      	ldrb	r3, [r3, #0]
 80197dc:	2b50      	cmp	r3, #80	@ 0x50
 80197de:	d001      	beq.n	80197e4 <rfalNfcbCheckSensbRes+0x34>
    {
        return RFAL_ERR_PROTO;
 80197e0:	230b      	movs	r3, #11
 80197e2:	e000      	b.n	80197e6 <rfalNfcbCheckSensbRes+0x36>
    }
    return RFAL_ERR_NONE;
 80197e4:	2300      	movs	r3, #0
}
 80197e6:	4618      	mov	r0, r3
 80197e8:	370c      	adds	r7, #12
 80197ea:	46bd      	mov	sp, r7
 80197ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197f0:	4770      	bx	lr

080197f2 <rfalNfcbPollerSleepTx>:
/*******************************************************************************/
/* This function is used internally during Collision Resolution.  Its          *
 * purpose is to block the state machine for minimmal time.                    *
 * Activity 2.1 does not enforce response checking or error handling.          */
static ReturnCode rfalNfcbPollerSleepTx( const uint8_t* nfcid0 )
{
 80197f2:	b580      	push	{r7, lr}
 80197f4:	b088      	sub	sp, #32
 80197f6:	af04      	add	r7, sp, #16
 80197f8:	6078      	str	r0, [r7, #4]
    ReturnCode      ret;
    rfalNfcbSlpbReq slpbReq;
    
    if( nfcid0 == NULL )
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	2b00      	cmp	r3, #0
 80197fe:	d101      	bne.n	8019804 <rfalNfcbPollerSleepTx+0x12>
    {
        return RFAL_ERR_PARAM;
 8019800:	2307      	movs	r3, #7
 8019802:	e01b      	b.n	801983c <rfalNfcbPollerSleepTx+0x4a>
    }
    
    /* Compute SLPB_REQ */
    slpbReq.cmd = RFAL_NFCB_CMD_SLPB_REQ;
 8019804:	2350      	movs	r3, #80	@ 0x50
 8019806:	723b      	strb	r3, [r7, #8]
    RFAL_MEMCPY( slpbReq.nfcid0, nfcid0, RFAL_NFCB_NFCID0_LEN );
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	681b      	ldr	r3, [r3, #0]
 801980c:	f8c7 3009 	str.w	r3, [r7, #9]
    
    /* Send SLPB_REQ and ignore its response and FWT*/
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( (uint8_t*)&slpbReq, sizeof(rfalNfcbSlpbReq), NULL, 0, NULL, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FDT_POLL_NFCB_POLLER ));
 8019810:	f107 0008 	add.w	r0, r7, #8
 8019814:	f641 237c 	movw	r3, #6780	@ 0x1a7c
 8019818:	9302      	str	r3, [sp, #8]
 801981a:	2300      	movs	r3, #0
 801981c:	9301      	str	r3, [sp, #4]
 801981e:	2300      	movs	r3, #0
 8019820:	9300      	str	r3, [sp, #0]
 8019822:	2300      	movs	r3, #0
 8019824:	2200      	movs	r2, #0
 8019826:	2105      	movs	r1, #5
 8019828:	f7e9 f8b0 	bl	800298c <rfalTransceiveBlockingTx>
 801982c:	4603      	mov	r3, r0
 801982e:	81fb      	strh	r3, [r7, #14]
 8019830:	89fb      	ldrh	r3, [r7, #14]
 8019832:	2b00      	cmp	r3, #0
 8019834:	d001      	beq.n	801983a <rfalNfcbPollerSleepTx+0x48>
 8019836:	89fb      	ldrh	r3, [r7, #14]
 8019838:	e000      	b.n	801983c <rfalNfcbPollerSleepTx+0x4a>
    
    return RFAL_ERR_NONE;
 801983a:	2300      	movs	r3, #0
}
 801983c:	4618      	mov	r0, r3
 801983e:	3710      	adds	r7, #16
 8019840:	46bd      	mov	sp, r7
 8019842:	bd80      	pop	{r7, pc}

08019844 <rfalNfcbPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcbPollerInitialize( void )
{
 8019844:	b580      	push	{r7, lr}
 8019846:	b082      	sub	sp, #8
 8019848:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCB, RFAL_BR_106, RFAL_BR_106 ) );
 801984a:	2200      	movs	r2, #0
 801984c:	2100      	movs	r1, #0
 801984e:	2003      	movs	r0, #3
 8019850:	f7e8 f9c0 	bl	8001bd4 <rfalSetMode>
 8019854:	4603      	mov	r3, r0
 8019856:	80fb      	strh	r3, [r7, #6]
 8019858:	88fb      	ldrh	r3, [r7, #6]
 801985a:	2b00      	cmp	r3, #0
 801985c:	d001      	beq.n	8019862 <rfalNfcbPollerInitialize+0x1e>
 801985e:	88fb      	ldrh	r3, [r7, #6]
 8019860:	e014      	b.n	801988c <rfalNfcbPollerInitialize+0x48>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 8019862:	2000      	movs	r0, #0
 8019864:	f7e8 fdda 	bl	800241c <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCB );
 8019868:	480a      	ldr	r0, [pc, #40]	@ (8019894 <rfalNfcbPollerInitialize+0x50>)
 801986a:	f7e8 fe2d 	bl	80024c8 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCB_POLLER );
 801986e:	f44f 707c 	mov.w	r0, #1008	@ 0x3f0
 8019872:	f7e8 fe15 	bl	80024a0 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCB_POLLER );
 8019876:	f641 207c 	movw	r0, #6780	@ 0x1a7c
 801987a:	f7e8 fdef 	bl	800245c <rfalSetFDTPoll>
    
    gRfalNfcb.AFI    = RFAL_NFCB_AFI;
 801987e:	4b06      	ldr	r3, [pc, #24]	@ (8019898 <rfalNfcbPollerInitialize+0x54>)
 8019880:	2200      	movs	r2, #0
 8019882:	701a      	strb	r2, [r3, #0]
    gRfalNfcb.PARAM  = RFAL_NFCB_PARAM;
 8019884:	4b04      	ldr	r3, [pc, #16]	@ (8019898 <rfalNfcbPollerInitialize+0x54>)
 8019886:	2200      	movs	r2, #0
 8019888:	705a      	strb	r2, [r3, #1]
    
    return RFAL_ERR_NONE;
 801988a:	2300      	movs	r3, #0
}
 801988c:	4618      	mov	r0, r3
 801988e:	3708      	adds	r7, #8
 8019890:	46bd      	mov	sp, r7
 8019892:	bd80      	pop	{r7, pc}
 8019894:	000108d8 	.word	0x000108d8
 8019898:	20003a00 	.word	0x20003a00

0801989c <rfalNfcbPollerCheckPresence>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerCheckPresence( rfalNfcbSensCmd cmd, rfalNfcbSlots slots, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 801989c:	b580      	push	{r7, lr}
 801989e:	b086      	sub	sp, #24
 80198a0:	af00      	add	r7, sp, #0
 80198a2:	60ba      	str	r2, [r7, #8]
 80198a4:	607b      	str	r3, [r7, #4]
 80198a6:	4603      	mov	r3, r0
 80198a8:	73fb      	strb	r3, [r7, #15]
 80198aa:	460b      	mov	r3, r1
 80198ac:	73bb      	strb	r3, [r7, #14]
    ReturnCode       ret;

    RFAL_EXIT_ON_ERR( ret, rfalNfcbPollerStartCheckPresence( cmd, slots, sensbRes, sensbResLen ) );
 80198ae:	7bb9      	ldrb	r1, [r7, #14]
 80198b0:	7bf8      	ldrb	r0, [r7, #15]
 80198b2:	687b      	ldr	r3, [r7, #4]
 80198b4:	68ba      	ldr	r2, [r7, #8]
 80198b6:	f000 f815 	bl	80198e4 <rfalNfcbPollerStartCheckPresence>
 80198ba:	4603      	mov	r3, r0
 80198bc:	82fb      	strh	r3, [r7, #22]
 80198be:	8afb      	ldrh	r3, [r7, #22]
 80198c0:	2b00      	cmp	r3, #0
 80198c2:	d001      	beq.n	80198c8 <rfalNfcbPollerCheckPresence+0x2c>
 80198c4:	8afb      	ldrh	r3, [r7, #22]
 80198c6:	e009      	b.n	80198dc <rfalNfcbPollerCheckPresence+0x40>
    rfalRunBlocking( ret, rfalNfcbPollerGetCheckPresenceStatus() );
 80198c8:	f000 f85c 	bl	8019984 <rfalNfcbPollerGetCheckPresenceStatus>
 80198cc:	4603      	mov	r3, r0
 80198ce:	82fb      	strh	r3, [r7, #22]
 80198d0:	f7e9 f936 	bl	8002b40 <rfalWorker>
 80198d4:	8afb      	ldrh	r3, [r7, #22]
 80198d6:	2b02      	cmp	r3, #2
 80198d8:	d0f6      	beq.n	80198c8 <rfalNfcbPollerCheckPresence+0x2c>
    
    return ret;
 80198da:	8afb      	ldrh	r3, [r7, #22]
}
 80198dc:	4618      	mov	r0, r3
 80198de:	3718      	adds	r7, #24
 80198e0:	46bd      	mov	sp, r7
 80198e2:	bd80      	pop	{r7, pc}

080198e4 <rfalNfcbPollerStartCheckPresence>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartCheckPresence( rfalNfcbSensCmd cmd, rfalNfcbSlots slots, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 80198e4:	b580      	push	{r7, lr}
 80198e6:	b08a      	sub	sp, #40	@ 0x28
 80198e8:	af04      	add	r7, sp, #16
 80198ea:	60ba      	str	r2, [r7, #8]
 80198ec:	607b      	str	r3, [r7, #4]
 80198ee:	4603      	mov	r3, r0
 80198f0:	73fb      	strb	r3, [r7, #15]
 80198f2:	460b      	mov	r3, r1
 80198f4:	73bb      	strb	r3, [r7, #14]
    rfalNfcbSensbReq      sensbReq;
    

    /* Check if the command requested and given the slot number are valid */
    if( ((RFAL_NFCB_SENS_CMD_SENSB_REQ != cmd) && (RFAL_NFCB_SENS_CMD_ALLB_REQ != cmd)) ||
 80198f6:	7bfb      	ldrb	r3, [r7, #15]
 80198f8:	2b00      	cmp	r3, #0
 80198fa:	d002      	beq.n	8019902 <rfalNfcbPollerStartCheckPresence+0x1e>
 80198fc:	7bfb      	ldrb	r3, [r7, #15]
 80198fe:	2b08      	cmp	r3, #8
 8019900:	d108      	bne.n	8019914 <rfalNfcbPollerStartCheckPresence+0x30>
 8019902:	7bbb      	ldrb	r3, [r7, #14]
 8019904:	2b04      	cmp	r3, #4
 8019906:	d805      	bhi.n	8019914 <rfalNfcbPollerStartCheckPresence+0x30>
        (slots > RFAL_NFCB_SLOT_NUM_16) || (sensbRes == NULL) || (sensbResLen == NULL)    )
 8019908:	68bb      	ldr	r3, [r7, #8]
 801990a:	2b00      	cmp	r3, #0
 801990c:	d002      	beq.n	8019914 <rfalNfcbPollerStartCheckPresence+0x30>
 801990e:	687b      	ldr	r3, [r7, #4]
 8019910:	2b00      	cmp	r3, #0
 8019912:	d101      	bne.n	8019918 <rfalNfcbPollerStartCheckPresence+0x34>
    {
        return RFAL_ERR_PARAM;
 8019914:	2307      	movs	r3, #7
 8019916:	e02d      	b.n	8019974 <rfalNfcbPollerStartCheckPresence+0x90>
    }
    
    *sensbResLen = 0;
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	2200      	movs	r2, #0
 801991c:	701a      	strb	r2, [r3, #0]
    RFAL_MEMSET(sensbRes, 0x00, sizeof(rfalNfcbSensbRes) );
 801991e:	220d      	movs	r2, #13
 8019920:	2100      	movs	r1, #0
 8019922:	68b8      	ldr	r0, [r7, #8]
 8019924:	f002 fd8e 	bl	801c444 <memset>
    
    /* Compute SENSB_REQ */
    sensbReq.cmd   = RFAL_NFCB_CMD_SENSB_REQ;
 8019928:	2305      	movs	r3, #5
 801992a:	753b      	strb	r3, [r7, #20]
    sensbReq.AFI   = gRfalNfcb.AFI;
 801992c:	4b13      	ldr	r3, [pc, #76]	@ (801997c <rfalNfcbPollerStartCheckPresence+0x98>)
 801992e:	781b      	ldrb	r3, [r3, #0]
 8019930:	757b      	strb	r3, [r7, #21]
    sensbReq.PARAM = (((uint8_t)gRfalNfcb.PARAM & RFAL_NFCB_SENSB_REQ_PARAM) | (uint8_t)cmd | (uint8_t)slots);
 8019932:	4b12      	ldr	r3, [pc, #72]	@ (801997c <rfalNfcbPollerStartCheckPresence+0x98>)
 8019934:	785b      	ldrb	r3, [r3, #1]
 8019936:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801993a:	b2da      	uxtb	r2, r3
 801993c:	7bfb      	ldrb	r3, [r7, #15]
 801993e:	4313      	orrs	r3, r2
 8019940:	b2da      	uxtb	r2, r3
 8019942:	7bbb      	ldrb	r3, [r7, #14]
 8019944:	4313      	orrs	r3, r2
 8019946:	b2db      	uxtb	r3, r3
 8019948:	75bb      	strb	r3, [r7, #22]
    
    gRfalNfcb.DT.sensbRes    = sensbRes;
 801994a:	4a0c      	ldr	r2, [pc, #48]	@ (801997c <rfalNfcbPollerStartCheckPresence+0x98>)
 801994c:	68bb      	ldr	r3, [r7, #8]
 801994e:	6253      	str	r3, [r2, #36]	@ 0x24
    gRfalNfcb.DT.sensbResLen = sensbResLen;
 8019950:	4a0a      	ldr	r2, [pc, #40]	@ (801997c <rfalNfcbPollerStartCheckPresence+0x98>)
 8019952:	687b      	ldr	r3, [r7, #4]
 8019954:	6293      	str	r3, [r2, #40]	@ 0x28
    
    /* Send SENSB_REQ */
    return rfalTransceiveBlockingTx( (uint8_t*)&sensbReq, sizeof(rfalNfcbSensbReq), (uint8_t*)sensbRes, sizeof(rfalNfcbSensbRes), &gRfalNfcb.DT.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCB_FWTSENSB );
 8019956:	f107 0014 	add.w	r0, r7, #20
 801995a:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 801995e:	9302      	str	r3, [sp, #8]
 8019960:	2300      	movs	r3, #0
 8019962:	9301      	str	r3, [sp, #4]
 8019964:	4b06      	ldr	r3, [pc, #24]	@ (8019980 <rfalNfcbPollerStartCheckPresence+0x9c>)
 8019966:	9300      	str	r3, [sp, #0]
 8019968:	230d      	movs	r3, #13
 801996a:	68ba      	ldr	r2, [r7, #8]
 801996c:	2103      	movs	r1, #3
 801996e:	f7e9 f80d 	bl	800298c <rfalTransceiveBlockingTx>
 8019972:	4603      	mov	r3, r0
}
 8019974:	4618      	mov	r0, r3
 8019976:	3718      	adds	r7, #24
 8019978:	46bd      	mov	sp, r7
 801997a:	bd80      	pop	{r7, pc}
 801997c:	20003a00 	.word	0x20003a00
 8019980:	20003a2c 	.word	0x20003a2c

08019984 <rfalNfcbPollerGetCheckPresenceStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetCheckPresenceStatus( void )
{
 8019984:	b580      	push	{r7, lr}
 8019986:	b082      	sub	sp, #8
 8019988:	af00      	add	r7, sp, #0
    ReturnCode ret;

    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 801998a:	f7e9 f8c7 	bl	8002b1c <rfalGetTransceiveStatus>
 801998e:	4603      	mov	r3, r0
 8019990:	80fb      	strh	r3, [r7, #6]
 8019992:	88fb      	ldrh	r3, [r7, #6]
 8019994:	2b02      	cmp	r3, #2
 8019996:	d101      	bne.n	801999c <rfalNfcbPollerGetCheckPresenceStatus+0x18>
 8019998:	88fb      	ldrh	r3, [r7, #6]
 801999a:	e022      	b.n	80199e2 <rfalNfcbPollerGetCheckPresenceStatus+0x5e>
    
    /* Covert bits to bytes (u8) */
    (*gRfalNfcb.DT.sensbResLen) = (uint8_t)rfalConvBitsToBytes(gRfalNfcb.DT.rxLen);
 801999c:	4b13      	ldr	r3, [pc, #76]	@ (80199ec <rfalNfcbPollerGetCheckPresenceStatus+0x68>)
 801999e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80199a0:	3307      	adds	r3, #7
 80199a2:	08da      	lsrs	r2, r3, #3
 80199a4:	4b11      	ldr	r3, [pc, #68]	@ (80199ec <rfalNfcbPollerGetCheckPresenceStatus+0x68>)
 80199a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80199a8:	b2d2      	uxtb	r2, r2
 80199aa:	701a      	strb	r2, [r3, #0]
    
    /*  Check if a transmission error was detected */
    if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 80199ac:	88fb      	ldrh	r3, [r7, #6]
 80199ae:	2b15      	cmp	r3, #21
 80199b0:	d002      	beq.n	80199b8 <rfalNfcbPollerGetCheckPresenceStatus+0x34>
 80199b2:	88fb      	ldrh	r3, [r7, #6]
 80199b4:	2b09      	cmp	r3, #9
 80199b6:	d105      	bne.n	80199c4 <rfalNfcbPollerGetCheckPresenceStatus+0x40>
    {
        /* Invalidate received frame as an error was detected (CollisionResolution checks if valid) */
        (*gRfalNfcb.DT.sensbResLen) = 0;
 80199b8:	4b0c      	ldr	r3, [pc, #48]	@ (80199ec <rfalNfcbPollerGetCheckPresenceStatus+0x68>)
 80199ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80199bc:	2200      	movs	r2, #0
 80199be:	701a      	strb	r2, [r3, #0]
        return RFAL_ERR_NONE;
 80199c0:	2300      	movs	r3, #0
 80199c2:	e00e      	b.n	80199e2 <rfalNfcbPollerGetCheckPresenceStatus+0x5e>
    }
    
    if( ret == RFAL_ERR_NONE )
 80199c4:	88fb      	ldrh	r3, [r7, #6]
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d10a      	bne.n	80199e0 <rfalNfcbPollerGetCheckPresenceStatus+0x5c>
    {
        return rfalNfcbCheckSensbRes( gRfalNfcb.DT.sensbRes, *gRfalNfcb.DT.sensbResLen );
 80199ca:	4b08      	ldr	r3, [pc, #32]	@ (80199ec <rfalNfcbPollerGetCheckPresenceStatus+0x68>)
 80199cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80199ce:	4b07      	ldr	r3, [pc, #28]	@ (80199ec <rfalNfcbPollerGetCheckPresenceStatus+0x68>)
 80199d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80199d2:	781b      	ldrb	r3, [r3, #0]
 80199d4:	4619      	mov	r1, r3
 80199d6:	4610      	mov	r0, r2
 80199d8:	f7ff feea 	bl	80197b0 <rfalNfcbCheckSensbRes>
 80199dc:	4603      	mov	r3, r0
 80199de:	e000      	b.n	80199e2 <rfalNfcbPollerGetCheckPresenceStatus+0x5e>
    }
    
    return ret;
 80199e0:	88fb      	ldrh	r3, [r7, #6]
}
 80199e2:	4618      	mov	r0, r3
 80199e4:	3708      	adds	r7, #8
 80199e6:	46bd      	mov	sp, r7
 80199e8:	bd80      	pop	{r7, pc}
 80199ea:	bf00      	nop
 80199ec:	20003a00 	.word	0x20003a00

080199f0 <rfalNfcbPollerSleep>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerSleep( const uint8_t* nfcid0 )
{
 80199f0:	b580      	push	{r7, lr}
 80199f2:	b08a      	sub	sp, #40	@ 0x28
 80199f4:	af04      	add	r7, sp, #16
 80199f6:	6078      	str	r0, [r7, #4]
    uint16_t        rxLen;
    ReturnCode      ret;
    rfalNfcbSlpbReq slpbReq;
    rfalNfcbSlpbRes slpbRes;
    
    if( nfcid0 == NULL )
 80199f8:	687b      	ldr	r3, [r7, #4]
 80199fa:	2b00      	cmp	r3, #0
 80199fc:	d101      	bne.n	8019a02 <rfalNfcbPollerSleep+0x12>
    {
        return RFAL_ERR_PARAM;
 80199fe:	2307      	movs	r3, #7
 8019a00:	e024      	b.n	8019a4c <rfalNfcbPollerSleep+0x5c>
    }
    
    /* Compute SLPB_REQ */
    slpbReq.cmd = RFAL_NFCB_CMD_SLPB_REQ;
 8019a02:	2350      	movs	r3, #80	@ 0x50
 8019a04:	733b      	strb	r3, [r7, #12]
    RFAL_MEMCPY( slpbReq.nfcid0, nfcid0, RFAL_NFCB_NFCID0_LEN );
 8019a06:	687b      	ldr	r3, [r7, #4]
 8019a08:	681b      	ldr	r3, [r3, #0]
 8019a0a:	f8c7 300d 	str.w	r3, [r7, #13]
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTxRx( (uint8_t*)&slpbReq, sizeof(rfalNfcbSlpbReq), (uint8_t*)&slpbRes, sizeof(rfalNfcbSlpbRes), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCB_ACTIVATION_FWT ));
 8019a0e:	f107 0208 	add.w	r2, r7, #8
 8019a12:	f107 000c 	add.w	r0, r7, #12
 8019a16:	4b0f      	ldr	r3, [pc, #60]	@ (8019a54 <rfalNfcbPollerSleep+0x64>)
 8019a18:	9302      	str	r3, [sp, #8]
 8019a1a:	2300      	movs	r3, #0
 8019a1c:	9301      	str	r3, [sp, #4]
 8019a1e:	f107 0314 	add.w	r3, r7, #20
 8019a22:	9300      	str	r3, [sp, #0]
 8019a24:	2301      	movs	r3, #1
 8019a26:	2105      	movs	r1, #5
 8019a28:	f7e9 f812 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 8019a2c:	4603      	mov	r3, r0
 8019a2e:	82fb      	strh	r3, [r7, #22]
 8019a30:	8afb      	ldrh	r3, [r7, #22]
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d001      	beq.n	8019a3a <rfalNfcbPollerSleep+0x4a>
 8019a36:	8afb      	ldrh	r3, [r7, #22]
 8019a38:	e008      	b.n	8019a4c <rfalNfcbPollerSleep+0x5c>
    
    /* Check SLPB_RES */
    if( (rxLen != sizeof(rfalNfcbSlpbRes)) || (slpbRes.cmd != (uint8_t)RFAL_NFCB_CMD_SLPB_RES) )
 8019a3a:	8abb      	ldrh	r3, [r7, #20]
 8019a3c:	2b01      	cmp	r3, #1
 8019a3e:	d102      	bne.n	8019a46 <rfalNfcbPollerSleep+0x56>
 8019a40:	7a3b      	ldrb	r3, [r7, #8]
 8019a42:	2b00      	cmp	r3, #0
 8019a44:	d001      	beq.n	8019a4a <rfalNfcbPollerSleep+0x5a>
    {
        return RFAL_ERR_PROTO;
 8019a46:	230b      	movs	r3, #11
 8019a48:	e000      	b.n	8019a4c <rfalNfcbPollerSleep+0x5c>
    }
    return RFAL_ERR_NONE;
 8019a4a:	2300      	movs	r3, #0
}
 8019a4c:	4618      	mov	r0, r3
 8019a4e:	3718      	adds	r7, #24
 8019a50:	46bd      	mov	sp, r7
 8019a52:	bd80      	pop	{r7, pc}
 8019a54:	0003a278 	.word	0x0003a278

08019a58 <rfalNfcbPollerStartSlotMarker>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartSlotMarker( uint8_t slotCode, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 8019a58:	b580      	push	{r7, lr}
 8019a5a:	b08a      	sub	sp, #40	@ 0x28
 8019a5c:	af04      	add	r7, sp, #16
 8019a5e:	4603      	mov	r3, r0
 8019a60:	60b9      	str	r1, [r7, #8]
 8019a62:	607a      	str	r2, [r7, #4]
 8019a64:	73fb      	strb	r3, [r7, #15]
    rfalNfcbSlotMarker slotMarker;
    
    /* Check parameters */
    if( (sensbRes == NULL) || (sensbResLen == NULL)    || 
 8019a66:	68bb      	ldr	r3, [r7, #8]
 8019a68:	2b00      	cmp	r3, #0
 8019a6a:	d008      	beq.n	8019a7e <rfalNfcbPollerStartSlotMarker+0x26>
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	2b00      	cmp	r3, #0
 8019a70:	d005      	beq.n	8019a7e <rfalNfcbPollerStartSlotMarker+0x26>
 8019a72:	7bfb      	ldrb	r3, [r7, #15]
 8019a74:	2b00      	cmp	r3, #0
 8019a76:	d002      	beq.n	8019a7e <rfalNfcbPollerStartSlotMarker+0x26>
        (slotCode < RFAL_NFCB_SLOTMARKER_SLOTCODE_MIN) || 
 8019a78:	7bfb      	ldrb	r3, [r7, #15]
 8019a7a:	2b10      	cmp	r3, #16
 8019a7c:	d901      	bls.n	8019a82 <rfalNfcbPollerStartSlotMarker+0x2a>
        (slotCode > RFAL_NFCB_SLOTMARKER_SLOTCODE_MAX)   )
    {
        return RFAL_ERR_PARAM;
 8019a7e:	2307      	movs	r3, #7
 8019a80:	e01e      	b.n	8019ac0 <rfalNfcbPollerStartSlotMarker+0x68>
    }
    /* Compose and send SLOT_MARKER with disabled AGC to detect collisions  */
    slotMarker.APn = ((slotCode << RFAL_NFCB_SLOT_MARKER_SC_SHIFT) | (uint8_t)RFAL_NFCB_CMD_SENSB_REQ);
 8019a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019a86:	011b      	lsls	r3, r3, #4
 8019a88:	b25b      	sxtb	r3, r3
 8019a8a:	f043 0305 	orr.w	r3, r3, #5
 8019a8e:	b25b      	sxtb	r3, r3
 8019a90:	b2db      	uxtb	r3, r3
 8019a92:	753b      	strb	r3, [r7, #20]
    
    gRfalNfcb.DT.sensbRes    = sensbRes;
 8019a94:	4a0c      	ldr	r2, [pc, #48]	@ (8019ac8 <rfalNfcbPollerStartSlotMarker+0x70>)
 8019a96:	68bb      	ldr	r3, [r7, #8]
 8019a98:	6253      	str	r3, [r2, #36]	@ 0x24
    gRfalNfcb.DT.sensbResLen = sensbResLen;
 8019a9a:	4a0b      	ldr	r2, [pc, #44]	@ (8019ac8 <rfalNfcbPollerStartSlotMarker+0x70>)
 8019a9c:	687b      	ldr	r3, [r7, #4]
 8019a9e:	6293      	str	r3, [r2, #40]	@ 0x28
    
    return rfalTransceiveBlockingTx( (uint8_t*)&slotMarker, sizeof(rfalNfcbSlotMarker), (uint8_t*)gRfalNfcb.DT.sensbRes, sizeof(rfalNfcbSensbRes), &gRfalNfcb.DT.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCB_FWTSENSB );
 8019aa0:	4b09      	ldr	r3, [pc, #36]	@ (8019ac8 <rfalNfcbPollerStartSlotMarker+0x70>)
 8019aa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019aa4:	f107 0014 	add.w	r0, r7, #20
 8019aa8:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8019aac:	9302      	str	r3, [sp, #8]
 8019aae:	2300      	movs	r3, #0
 8019ab0:	9301      	str	r3, [sp, #4]
 8019ab2:	4b06      	ldr	r3, [pc, #24]	@ (8019acc <rfalNfcbPollerStartSlotMarker+0x74>)
 8019ab4:	9300      	str	r3, [sp, #0]
 8019ab6:	230d      	movs	r3, #13
 8019ab8:	2101      	movs	r1, #1
 8019aba:	f7e8 ff67 	bl	800298c <rfalTransceiveBlockingTx>
 8019abe:	4603      	mov	r3, r0
}
 8019ac0:	4618      	mov	r0, r3
 8019ac2:	3718      	adds	r7, #24
 8019ac4:	46bd      	mov	sp, r7
 8019ac6:	bd80      	pop	{r7, pc}
 8019ac8:	20003a00 	.word	0x20003a00
 8019acc:	20003a2c 	.word	0x20003a2c

08019ad0 <rfalNfcbPollerGetSlotMarkerStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetSlotMarkerStatus( void )
{
 8019ad0:	b580      	push	{r7, lr}
 8019ad2:	b082      	sub	sp, #8
 8019ad4:	af00      	add	r7, sp, #0
    ReturnCode ret;

    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 8019ad6:	f7e9 f821 	bl	8002b1c <rfalGetTransceiveStatus>
 8019ada:	4603      	mov	r3, r0
 8019adc:	80fb      	strh	r3, [r7, #6]
 8019ade:	88fb      	ldrh	r3, [r7, #6]
 8019ae0:	2b02      	cmp	r3, #2
 8019ae2:	d101      	bne.n	8019ae8 <rfalNfcbPollerGetSlotMarkerStatus+0x18>
 8019ae4:	88fb      	ldrh	r3, [r7, #6]
 8019ae6:	e01e      	b.n	8019b26 <rfalNfcbPollerGetSlotMarkerStatus+0x56>
    
    /* Covert bits to bytes (u8) */
    (*gRfalNfcb.DT.sensbResLen) = (uint8_t)rfalConvBitsToBytes(gRfalNfcb.DT.rxLen);
 8019ae8:	4b11      	ldr	r3, [pc, #68]	@ (8019b30 <rfalNfcbPollerGetSlotMarkerStatus+0x60>)
 8019aea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8019aec:	3307      	adds	r3, #7
 8019aee:	08da      	lsrs	r2, r3, #3
 8019af0:	4b0f      	ldr	r3, [pc, #60]	@ (8019b30 <rfalNfcbPollerGetSlotMarkerStatus+0x60>)
 8019af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019af4:	b2d2      	uxtb	r2, r2
 8019af6:	701a      	strb	r2, [r3, #0]
    
    /*  Check if a transmission error was detected */
    if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 8019af8:	88fb      	ldrh	r3, [r7, #6]
 8019afa:	2b15      	cmp	r3, #21
 8019afc:	d002      	beq.n	8019b04 <rfalNfcbPollerGetSlotMarkerStatus+0x34>
 8019afe:	88fb      	ldrh	r3, [r7, #6]
 8019b00:	2b09      	cmp	r3, #9
 8019b02:	d101      	bne.n	8019b08 <rfalNfcbPollerGetSlotMarkerStatus+0x38>
    {
        return RFAL_ERR_RF_COLLISION;
 8019b04:	231d      	movs	r3, #29
 8019b06:	e00e      	b.n	8019b26 <rfalNfcbPollerGetSlotMarkerStatus+0x56>
    }
    
    if( ret == RFAL_ERR_NONE )
 8019b08:	88fb      	ldrh	r3, [r7, #6]
 8019b0a:	2b00      	cmp	r3, #0
 8019b0c:	d10a      	bne.n	8019b24 <rfalNfcbPollerGetSlotMarkerStatus+0x54>
    {
        return rfalNfcbCheckSensbRes( gRfalNfcb.DT.sensbRes, *gRfalNfcb.DT.sensbResLen );
 8019b0e:	4b08      	ldr	r3, [pc, #32]	@ (8019b30 <rfalNfcbPollerGetSlotMarkerStatus+0x60>)
 8019b10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019b12:	4b07      	ldr	r3, [pc, #28]	@ (8019b30 <rfalNfcbPollerGetSlotMarkerStatus+0x60>)
 8019b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019b16:	781b      	ldrb	r3, [r3, #0]
 8019b18:	4619      	mov	r1, r3
 8019b1a:	4610      	mov	r0, r2
 8019b1c:	f7ff fe48 	bl	80197b0 <rfalNfcbCheckSensbRes>
 8019b20:	4603      	mov	r3, r0
 8019b22:	e000      	b.n	8019b26 <rfalNfcbPollerGetSlotMarkerStatus+0x56>
    }
    
    return ret;
 8019b24:	88fb      	ldrh	r3, [r7, #6]
}
 8019b26:	4618      	mov	r0, r3
 8019b28:	3708      	adds	r7, #8
 8019b2a:	46bd      	mov	sp, r7
 8019b2c:	bd80      	pop	{r7, pc}
 8019b2e:	bf00      	nop
 8019b30:	20003a00 	.word	0x20003a00

08019b34 <rfalNfcbPollerStartTechnologyDetection>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartTechnologyDetection( rfalComplianceMode compMode, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 8019b34:	b580      	push	{r7, lr}
 8019b36:	b084      	sub	sp, #16
 8019b38:	af00      	add	r7, sp, #0
 8019b3a:	4603      	mov	r3, r0
 8019b3c:	60b9      	str	r1, [r7, #8]
 8019b3e:	607a      	str	r2, [r7, #4]
 8019b40:	73fb      	strb	r3, [r7, #15]
    return rfalNfcbPollerStartCheckPresence( ((compMode == RFAL_COMPLIANCE_MODE_EMV) ? RFAL_NFCB_SENS_CMD_ALLB_REQ : RFAL_NFCB_SENS_CMD_SENSB_REQ), RFAL_NFCB_SLOT_NUM_1, sensbRes, sensbResLen );
 8019b42:	7bfb      	ldrb	r3, [r7, #15]
 8019b44:	2b01      	cmp	r3, #1
 8019b46:	d101      	bne.n	8019b4c <rfalNfcbPollerStartTechnologyDetection+0x18>
 8019b48:	2008      	movs	r0, #8
 8019b4a:	e000      	b.n	8019b4e <rfalNfcbPollerStartTechnologyDetection+0x1a>
 8019b4c:	2000      	movs	r0, #0
 8019b4e:	687b      	ldr	r3, [r7, #4]
 8019b50:	68ba      	ldr	r2, [r7, #8]
 8019b52:	2100      	movs	r1, #0
 8019b54:	f7ff fec6 	bl	80198e4 <rfalNfcbPollerStartCheckPresence>
 8019b58:	4603      	mov	r3, r0
}
 8019b5a:	4618      	mov	r0, r3
 8019b5c:	3710      	adds	r7, #16
 8019b5e:	46bd      	mov	sp, r7
 8019b60:	bd80      	pop	{r7, pc}

08019b62 <rfalNfcbPollerGetTechnologyDetectionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetTechnologyDetectionStatus( void )
{
 8019b62:	b580      	push	{r7, lr}
 8019b64:	af00      	add	r7, sp, #0
    return rfalNfcbPollerGetCheckPresenceStatus();
 8019b66:	f7ff ff0d 	bl	8019984 <rfalNfcbPollerGetCheckPresenceStatus>
 8019b6a:	4603      	mov	r3, r0
}
 8019b6c:	4618      	mov	r0, r3
 8019b6e:	bd80      	pop	{r7, pc}

08019b70 <rfalNfcbPollerStartCollisionResolution>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcbListenDevice *nfcbDevList, uint8_t *devCnt )
{
 8019b70:	b580      	push	{r7, lr}
 8019b72:	b088      	sub	sp, #32
 8019b74:	af04      	add	r7, sp, #16
 8019b76:	60ba      	str	r2, [r7, #8]
 8019b78:	607b      	str	r3, [r7, #4]
 8019b7a:	4603      	mov	r3, r0
 8019b7c:	73fb      	strb	r3, [r7, #15]
 8019b7e:	460b      	mov	r3, r1
 8019b80:	73bb      	strb	r3, [r7, #14]
    return rfalNfcbPollerStartSlottedCollisionResolution( compMode, devLimit, RFAL_NFCB_SLOT_NUM_1, RFAL_NFCB_SLOT_NUM_16, nfcbDevList, devCnt, &gRfalNfcb.CR.colPend );
 8019b82:	7bb9      	ldrb	r1, [r7, #14]
 8019b84:	7bf8      	ldrb	r0, [r7, #15]
 8019b86:	4b07      	ldr	r3, [pc, #28]	@ (8019ba4 <rfalNfcbPollerStartCollisionResolution+0x34>)
 8019b88:	9302      	str	r3, [sp, #8]
 8019b8a:	687b      	ldr	r3, [r7, #4]
 8019b8c:	9301      	str	r3, [sp, #4]
 8019b8e:	68bb      	ldr	r3, [r7, #8]
 8019b90:	9300      	str	r3, [sp, #0]
 8019b92:	2304      	movs	r3, #4
 8019b94:	2200      	movs	r2, #0
 8019b96:	f000 f807 	bl	8019ba8 <rfalNfcbPollerStartSlottedCollisionResolution>
 8019b9a:	4603      	mov	r3, r0
}
 8019b9c:	4618      	mov	r0, r3
 8019b9e:	3710      	adds	r7, #16
 8019ba0:	46bd      	mov	sp, r7
 8019ba2:	bd80      	pop	{r7, pc}
 8019ba4:	20003a18 	.word	0x20003a18

08019ba8 <rfalNfcbPollerStartSlottedCollisionResolution>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartSlottedCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcbSlots initSlots, rfalNfcbSlots endSlots, rfalNfcbListenDevice *nfcbDevList, uint8_t *devCnt, bool *colPending )
{
 8019ba8:	b490      	push	{r4, r7}
 8019baa:	b082      	sub	sp, #8
 8019bac:	af00      	add	r7, sp, #0
 8019bae:	4604      	mov	r4, r0
 8019bb0:	4608      	mov	r0, r1
 8019bb2:	4611      	mov	r1, r2
 8019bb4:	461a      	mov	r2, r3
 8019bb6:	4623      	mov	r3, r4
 8019bb8:	71fb      	strb	r3, [r7, #7]
 8019bba:	4603      	mov	r3, r0
 8019bbc:	71bb      	strb	r3, [r7, #6]
 8019bbe:	460b      	mov	r3, r1
 8019bc0:	717b      	strb	r3, [r7, #5]
 8019bc2:	4613      	mov	r3, r2
 8019bc4:	713b      	strb	r3, [r7, #4]
    /* Check parameters. In ISO | Activity 1.0 mode the initial slots must be 1 as continuation of Technology Detection */
    if( (nfcbDevList == NULL) || (devCnt == NULL)  || (colPending == NULL) || (initSlots > RFAL_NFCB_SLOT_NUM_16) || 
 8019bc6:	693b      	ldr	r3, [r7, #16]
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	d011      	beq.n	8019bf0 <rfalNfcbPollerStartSlottedCollisionResolution+0x48>
 8019bcc:	697b      	ldr	r3, [r7, #20]
 8019bce:	2b00      	cmp	r3, #0
 8019bd0:	d00e      	beq.n	8019bf0 <rfalNfcbPollerStartSlottedCollisionResolution+0x48>
 8019bd2:	69bb      	ldr	r3, [r7, #24]
 8019bd4:	2b00      	cmp	r3, #0
 8019bd6:	d00b      	beq.n	8019bf0 <rfalNfcbPollerStartSlottedCollisionResolution+0x48>
 8019bd8:	797b      	ldrb	r3, [r7, #5]
 8019bda:	2b04      	cmp	r3, #4
 8019bdc:	d808      	bhi.n	8019bf0 <rfalNfcbPollerStartSlottedCollisionResolution+0x48>
 8019bde:	793b      	ldrb	r3, [r7, #4]
 8019be0:	2b04      	cmp	r3, #4
 8019be2:	d805      	bhi.n	8019bf0 <rfalNfcbPollerStartSlottedCollisionResolution+0x48>
        (endSlots > RFAL_NFCB_SLOT_NUM_16) || ((compMode == RFAL_COMPLIANCE_MODE_ISO) && (initSlots != RFAL_NFCB_SLOT_NUM_1)) )
 8019be4:	79fb      	ldrb	r3, [r7, #7]
 8019be6:	2b02      	cmp	r3, #2
 8019be8:	d104      	bne.n	8019bf4 <rfalNfcbPollerStartSlottedCollisionResolution+0x4c>
 8019bea:	797b      	ldrb	r3, [r7, #5]
 8019bec:	2b00      	cmp	r3, #0
 8019bee:	d001      	beq.n	8019bf4 <rfalNfcbPollerStartSlottedCollisionResolution+0x4c>
    {
        return RFAL_ERR_PARAM;
 8019bf0:	2307      	movs	r3, #7
 8019bf2:	e02c      	b.n	8019c4e <rfalNfcbPollerStartSlottedCollisionResolution+0xa6>
    }

    (*devCnt)     = 0;
 8019bf4:	697b      	ldr	r3, [r7, #20]
 8019bf6:	2200      	movs	r2, #0
 8019bf8:	701a      	strb	r2, [r3, #0]
    (*colPending) = false;
 8019bfa:	69bb      	ldr	r3, [r7, #24]
 8019bfc:	2200      	movs	r2, #0
 8019bfe:	701a      	strb	r2, [r3, #0]
    platformTimerDestroy( gRfalNfcb.CR.tmr );
    
    /* Store parameters */
    gRfalNfcb.CR.compMode    = compMode;
 8019c00:	4a15      	ldr	r2, [pc, #84]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c02:	79fb      	ldrb	r3, [r7, #7]
 8019c04:	7113      	strb	r3, [r2, #4]
    gRfalNfcb.CR.devLimit    = devLimit;
 8019c06:	4a14      	ldr	r2, [pc, #80]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c08:	79bb      	ldrb	r3, [r7, #6]
 8019c0a:	7153      	strb	r3, [r2, #5]
    gRfalNfcb.CR.curSlots    = (uint8_t)initSlots;
 8019c0c:	4a12      	ldr	r2, [pc, #72]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c0e:	797b      	ldrb	r3, [r7, #5]
 8019c10:	7513      	strb	r3, [r2, #20]
    gRfalNfcb.CR.endSlots    = (uint8_t)endSlots;
 8019c12:	4a11      	ldr	r2, [pc, #68]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c14:	793b      	ldrb	r3, [r7, #4]
 8019c16:	7593      	strb	r3, [r2, #22]
    gRfalNfcb.CR.nfcbDevList = nfcbDevList;
 8019c18:	4a0f      	ldr	r2, [pc, #60]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c1a:	693b      	ldr	r3, [r7, #16]
 8019c1c:	6093      	str	r3, [r2, #8]
    gRfalNfcb.CR.colPending  = colPending;
 8019c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c20:	69bb      	ldr	r3, [r7, #24]
 8019c22:	6113      	str	r3, [r2, #16]
    gRfalNfcb.CR.devCnt      = devCnt;
 8019c24:	4a0c      	ldr	r2, [pc, #48]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c26:	697b      	ldr	r3, [r7, #20]
 8019c28:	60d3      	str	r3, [r2, #12]
    (*gRfalNfcb.CR.devCnt)   = 0U;
 8019c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c2c:	68db      	ldr	r3, [r3, #12]
 8019c2e:	2200      	movs	r2, #0
 8019c30:	701a      	strb	r2, [r3, #0]
    gRfalNfcb.CR.curDevCnt   = 0U;
 8019c32:	4b09      	ldr	r3, [pc, #36]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c34:	2200      	movs	r2, #0
 8019c36:	75da      	strb	r2, [r3, #23]
    gRfalNfcb.CR.curSlotNum  = 0U;
 8019c38:	4b07      	ldr	r3, [pc, #28]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c3a:	2200      	movs	r2, #0
 8019c3c:	755a      	strb	r2, [r3, #21]
    gRfalNfcb.CR.tmr         = RFAL_TIMING_NONE;
 8019c3e:	4b06      	ldr	r3, [pc, #24]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c40:	2200      	movs	r2, #0
 8019c42:	61da      	str	r2, [r3, #28]
    
    gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS_TX;
 8019c44:	4b04      	ldr	r3, [pc, #16]	@ (8019c58 <rfalNfcbPollerStartSlottedCollisionResolution+0xb0>)
 8019c46:	2200      	movs	r2, #0
 8019c48:	f883 2020 	strb.w	r2, [r3, #32]
    return RFAL_ERR_NONE;
 8019c4c:	2300      	movs	r3, #0
}
 8019c4e:	4618      	mov	r0, r3
 8019c50:	3708      	adds	r7, #8
 8019c52:	46bd      	mov	sp, r7
 8019c54:	bc90      	pop	{r4, r7}
 8019c56:	4770      	bx	lr
 8019c58:	20003a00 	.word	0x20003a00

08019c5c <rfalNfcbPollerGetCollisionResolutionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetCollisionResolutionStatus( void )
{
 8019c5c:	b590      	push	{r4, r7, lr}
 8019c5e:	b083      	sub	sp, #12
 8019c60:	af00      	add	r7, sp, #0
    ReturnCode      ret;
    rfalNfcbSensCmd cmd;
    
    /* Check if operation is still not complete */
    if( gRfalNfcb.CR.tmr != RFAL_TIMING_NONE )
 8019c62:	4b7f      	ldr	r3, [pc, #508]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019c64:	69db      	ldr	r3, [r3, #28]
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d00c      	beq.n	8019c84 <rfalNfcbPollerGetCollisionResolutionStatus+0x28>
    {
        if( (!platformTimerIsExpired(gRfalNfcb.CR.tmr)) )
 8019c6a:	4b7d      	ldr	r3, [pc, #500]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019c6c:	69db      	ldr	r3, [r3, #28]
 8019c6e:	4618      	mov	r0, r3
 8019c70:	f7ec ffd5 	bl	8006c1e <timerIsExpired>
 8019c74:	4603      	mov	r3, r0
 8019c76:	f083 0301 	eor.w	r3, r3, #1
 8019c7a:	b2db      	uxtb	r3, r3
 8019c7c:	2b00      	cmp	r3, #0
 8019c7e:	d001      	beq.n	8019c84 <rfalNfcbPollerGetCollisionResolutionStatus+0x28>
        {
            return RFAL_ERR_BUSY;
 8019c80:	2302      	movs	r3, #2
 8019c82:	e1c1      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
        }
    }

    switch( gRfalNfcb.CR.state )
 8019c84:	4b76      	ldr	r3, [pc, #472]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019c86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8019c8a:	2b02      	cmp	r3, #2
 8019c8c:	f000 817c 	beq.w	8019f88 <rfalNfcbPollerGetCollisionResolutionStatus+0x32c>
 8019c90:	2b02      	cmp	r3, #2
 8019c92:	f300 81b3 	bgt.w	8019ffc <rfalNfcbPollerGetCollisionResolutionStatus+0x3a0>
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d002      	beq.n	8019ca0 <rfalNfcbPollerGetCollisionResolutionStatus+0x44>
 8019c9a:	2b01      	cmp	r3, #1
 8019c9c:	d050      	beq.n	8019d40 <rfalNfcbPollerGetCollisionResolutionStatus+0xe4>
            
        /*******************************************************************************/
        case RFAL_NFCB_CR_END:
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8019c9e:	e1ad      	b.n	8019ffc <rfalNfcbPollerGetCollisionResolutionStatus+0x3a0>
            if( (gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_ISO) && (gRfalNfcb.CR.curSlots == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 8019ca0:	4b6f      	ldr	r3, [pc, #444]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019ca2:	791b      	ldrb	r3, [r3, #4]
 8019ca4:	2b02      	cmp	r3, #2
 8019ca6:	d103      	bne.n	8019cb0 <rfalNfcbPollerGetCollisionResolutionStatus+0x54>
 8019ca8:	4b6d      	ldr	r3, [pc, #436]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019caa:	7d1b      	ldrb	r3, [r3, #20]
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d041      	beq.n	8019d34 <rfalNfcbPollerGetCollisionResolutionStatus+0xd8>
            else if( gRfalNfcb.CR.curSlotNum == 0U )
 8019cb0:	4b6b      	ldr	r3, [pc, #428]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019cb2:	7d5b      	ldrb	r3, [r3, #21]
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	d123      	bne.n	8019d00 <rfalNfcbPollerGetCollisionResolutionStatus+0xa4>
                cmd = ((gRfalNfcb.CR.curSlots == (uint8_t)RFAL_NFCB_SLOT_NUM_1) ? RFAL_NFCB_SENS_CMD_ALLB_REQ : RFAL_NFCB_SENS_CMD_SENSB_REQ );
 8019cb8:	4b69      	ldr	r3, [pc, #420]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019cba:	7d1b      	ldrb	r3, [r3, #20]
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d101      	bne.n	8019cc4 <rfalNfcbPollerGetCollisionResolutionStatus+0x68>
 8019cc0:	2308      	movs	r3, #8
 8019cc2:	e000      	b.n	8019cc6 <rfalNfcbPollerGetCollisionResolutionStatus+0x6a>
 8019cc4:	2300      	movs	r3, #0
 8019cc6:	717b      	strb	r3, [r7, #5]
                rfalNfcbPollerStartCheckPresence( cmd, (rfalNfcbSlots)gRfalNfcb.CR.curSlots, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbRes, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbResLen );
 8019cc8:	4b65      	ldr	r3, [pc, #404]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019cca:	7d19      	ldrb	r1, [r3, #20]
 8019ccc:	4b64      	ldr	r3, [pc, #400]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019cce:	689a      	ldr	r2, [r3, #8]
 8019cd0:	4b63      	ldr	r3, [pc, #396]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019cd2:	68db      	ldr	r3, [r3, #12]
 8019cd4:	781b      	ldrb	r3, [r3, #0]
 8019cd6:	4618      	mov	r0, r3
 8019cd8:	4603      	mov	r3, r0
 8019cda:	011b      	lsls	r3, r3, #4
 8019cdc:	1a1b      	subs	r3, r3, r0
 8019cde:	4413      	add	r3, r2
 8019ce0:	1c5c      	adds	r4, r3, #1
 8019ce2:	4b5f      	ldr	r3, [pc, #380]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019ce4:	689a      	ldr	r2, [r3, #8]
 8019ce6:	4b5e      	ldr	r3, [pc, #376]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019ce8:	68db      	ldr	r3, [r3, #12]
 8019cea:	781b      	ldrb	r3, [r3, #0]
 8019cec:	4618      	mov	r0, r3
 8019cee:	4603      	mov	r3, r0
 8019cf0:	011b      	lsls	r3, r3, #4
 8019cf2:	1a1b      	subs	r3, r3, r0
 8019cf4:	4413      	add	r3, r2
 8019cf6:	7978      	ldrb	r0, [r7, #5]
 8019cf8:	4622      	mov	r2, r4
 8019cfa:	f7ff fdf3 	bl	80198e4 <rfalNfcbPollerStartCheckPresence>
 8019cfe:	e019      	b.n	8019d34 <rfalNfcbPollerGetCollisionResolutionStatus+0xd8>
                rfalNfcbPollerStartSlotMarker( gRfalNfcb.CR.curSlotNum, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbRes, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbResLen );
 8019d00:	4b57      	ldr	r3, [pc, #348]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d02:	7d58      	ldrb	r0, [r3, #21]
 8019d04:	4b56      	ldr	r3, [pc, #344]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d06:	689a      	ldr	r2, [r3, #8]
 8019d08:	4b55      	ldr	r3, [pc, #340]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d0a:	68db      	ldr	r3, [r3, #12]
 8019d0c:	781b      	ldrb	r3, [r3, #0]
 8019d0e:	4619      	mov	r1, r3
 8019d10:	460b      	mov	r3, r1
 8019d12:	011b      	lsls	r3, r3, #4
 8019d14:	1a5b      	subs	r3, r3, r1
 8019d16:	4413      	add	r3, r2
 8019d18:	1c59      	adds	r1, r3, #1
 8019d1a:	4b51      	ldr	r3, [pc, #324]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d1c:	689a      	ldr	r2, [r3, #8]
 8019d1e:	4b50      	ldr	r3, [pc, #320]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d20:	68db      	ldr	r3, [r3, #12]
 8019d22:	781b      	ldrb	r3, [r3, #0]
 8019d24:	461c      	mov	r4, r3
 8019d26:	4623      	mov	r3, r4
 8019d28:	011b      	lsls	r3, r3, #4
 8019d2a:	1b1b      	subs	r3, r3, r4
 8019d2c:	4413      	add	r3, r2
 8019d2e:	461a      	mov	r2, r3
 8019d30:	f7ff fe92 	bl	8019a58 <rfalNfcbPollerStartSlotMarker>
            gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS;
 8019d34:	4b4a      	ldr	r3, [pc, #296]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d36:	2201      	movs	r2, #1
 8019d38:	f883 2020 	strb.w	r2, [r3, #32]
            return RFAL_ERR_BUSY;
 8019d3c:	2302      	movs	r3, #2
 8019d3e:	e163      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
            RFAL_EXIT_ON_BUSY( ret, rfalNfcbPollerGetSlotMarkerStatus() );
 8019d40:	f7ff fec6 	bl	8019ad0 <rfalNfcbPollerGetSlotMarkerStatus>
 8019d44:	4603      	mov	r3, r0
 8019d46:	80fb      	strh	r3, [r7, #6]
 8019d48:	88fb      	ldrh	r3, [r7, #6]
 8019d4a:	2b02      	cmp	r3, #2
 8019d4c:	d101      	bne.n	8019d52 <rfalNfcbPollerGetCollisionResolutionStatus+0xf6>
 8019d4e:	88fb      	ldrh	r3, [r7, #6]
 8019d50:	e15a      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
            if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 8019d52:	4b43      	ldr	r3, [pc, #268]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d54:	791b      	ldrb	r3, [r3, #4]
 8019d56:	2b01      	cmp	r3, #1
 8019d58:	d10b      	bne.n	8019d72 <rfalNfcbPollerGetCollisionResolutionStatus+0x116>
                if( ret != RFAL_ERR_NONE )
 8019d5a:	88fb      	ldrh	r3, [r7, #6]
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	d001      	beq.n	8019d64 <rfalNfcbPollerGetCollisionResolutionStatus+0x108>
                    return ret;
 8019d60:	88fb      	ldrh	r3, [r7, #6]
 8019d62:	e151      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
                if( gRfalNfcb.CR.nfcbDevList->sensbResLen == 0U  )
 8019d64:	4b3e      	ldr	r3, [pc, #248]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d66:	689b      	ldr	r3, [r3, #8]
 8019d68:	781b      	ldrb	r3, [r3, #0]
 8019d6a:	2b00      	cmp	r3, #0
 8019d6c:	d101      	bne.n	8019d72 <rfalNfcbPollerGetCollisionResolutionStatus+0x116>
                    return RFAL_ERR_FRAMING;
 8019d6e:	2309      	movs	r3, #9
 8019d70:	e14a      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
            if( ret != RFAL_ERR_TIMEOUT )
 8019d72:	88fb      	ldrh	r3, [r7, #6]
 8019d74:	2b04      	cmp	r3, #4
 8019d76:	f000 80ce 	beq.w	8019f16 <rfalNfcbPollerGetCollisionResolutionStatus+0x2ba>
                if( (rfalNfcbCheckSensbRes( &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbRes, gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbResLen) == RFAL_ERR_NONE) && (ret == RFAL_ERR_NONE) )
 8019d7a:	4b39      	ldr	r3, [pc, #228]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d7c:	689a      	ldr	r2, [r3, #8]
 8019d7e:	4b38      	ldr	r3, [pc, #224]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d80:	68db      	ldr	r3, [r3, #12]
 8019d82:	781b      	ldrb	r3, [r3, #0]
 8019d84:	4619      	mov	r1, r3
 8019d86:	460b      	mov	r3, r1
 8019d88:	011b      	lsls	r3, r3, #4
 8019d8a:	1a5b      	subs	r3, r3, r1
 8019d8c:	4413      	add	r3, r2
 8019d8e:	1c58      	adds	r0, r3, #1
 8019d90:	4b33      	ldr	r3, [pc, #204]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d92:	689a      	ldr	r2, [r3, #8]
 8019d94:	4b32      	ldr	r3, [pc, #200]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019d96:	68db      	ldr	r3, [r3, #12]
 8019d98:	781b      	ldrb	r3, [r3, #0]
 8019d9a:	4619      	mov	r1, r3
 8019d9c:	460b      	mov	r3, r1
 8019d9e:	011b      	lsls	r3, r3, #4
 8019da0:	1a5b      	subs	r3, r3, r1
 8019da2:	4413      	add	r3, r2
 8019da4:	781b      	ldrb	r3, [r3, #0]
 8019da6:	4619      	mov	r1, r3
 8019da8:	f7ff fd02 	bl	80197b0 <rfalNfcbCheckSensbRes>
 8019dac:	4603      	mov	r3, r0
 8019dae:	2b00      	cmp	r3, #0
 8019db0:	f040 80a1 	bne.w	8019ef6 <rfalNfcbPollerGetCollisionResolutionStatus+0x29a>
 8019db4:	88fb      	ldrh	r3, [r7, #6]
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	f040 809d 	bne.w	8019ef6 <rfalNfcbPollerGetCollisionResolutionStatus+0x29a>
                    gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].isSleep = false;
 8019dbc:	4b28      	ldr	r3, [pc, #160]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019dbe:	689a      	ldr	r2, [r3, #8]
 8019dc0:	4b27      	ldr	r3, [pc, #156]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019dc2:	68db      	ldr	r3, [r3, #12]
 8019dc4:	781b      	ldrb	r3, [r3, #0]
 8019dc6:	4619      	mov	r1, r3
 8019dc8:	460b      	mov	r3, r1
 8019dca:	011b      	lsls	r3, r3, #4
 8019dcc:	1a5b      	subs	r3, r3, r1
 8019dce:	4413      	add	r3, r2
 8019dd0:	2200      	movs	r2, #0
 8019dd2:	739a      	strb	r2, [r3, #14]
                    if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 8019dd4:	4b22      	ldr	r3, [pc, #136]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019dd6:	791b      	ldrb	r3, [r3, #4]
 8019dd8:	2b01      	cmp	r3, #1
 8019dda:	d107      	bne.n	8019dec <rfalNfcbPollerGetCollisionResolutionStatus+0x190>
                        (*gRfalNfcb.CR.devCnt)++;
 8019ddc:	4b20      	ldr	r3, [pc, #128]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019dde:	68db      	ldr	r3, [r3, #12]
 8019de0:	781a      	ldrb	r2, [r3, #0]
 8019de2:	3201      	adds	r2, #1
 8019de4:	b2d2      	uxtb	r2, r2
 8019de6:	701a      	strb	r2, [r3, #0]
                        return ret;
 8019de8:	88fb      	ldrh	r3, [r7, #6]
 8019dea:	e10d      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
                    else if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_ISO )
 8019dec:	4b1c      	ldr	r3, [pc, #112]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019dee:	791b      	ldrb	r3, [r3, #4]
 8019df0:	2b02      	cmp	r3, #2
 8019df2:	d137      	bne.n	8019e64 <rfalNfcbPollerGetCollisionResolutionStatus+0x208>
                        (*gRfalNfcb.CR.devCnt)++;
 8019df4:	4b1a      	ldr	r3, [pc, #104]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019df6:	68db      	ldr	r3, [r3, #12]
 8019df8:	781a      	ldrb	r2, [r3, #0]
 8019dfa:	3201      	adds	r2, #1
 8019dfc:	b2d2      	uxtb	r2, r2
 8019dfe:	701a      	strb	r2, [r3, #0]
                        gRfalNfcb.CR.curDevCnt++;
 8019e00:	4b17      	ldr	r3, [pc, #92]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e02:	7ddb      	ldrb	r3, [r3, #23]
 8019e04:	3301      	adds	r3, #1
 8019e06:	b2da      	uxtb	r2, r3
 8019e08:	4b15      	ldr	r3, [pc, #84]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e0a:	75da      	strb	r2, [r3, #23]
                        if( (*gRfalNfcb.CR.devCnt >= gRfalNfcb.CR.devLimit) || (gRfalNfcb.CR.curSlotNum == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 8019e0c:	4b14      	ldr	r3, [pc, #80]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e0e:	68db      	ldr	r3, [r3, #12]
 8019e10:	781a      	ldrb	r2, [r3, #0]
 8019e12:	4b13      	ldr	r3, [pc, #76]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e14:	795b      	ldrb	r3, [r3, #5]
 8019e16:	429a      	cmp	r2, r3
 8019e18:	d203      	bcs.n	8019e22 <rfalNfcbPollerGetCollisionResolutionStatus+0x1c6>
 8019e1a:	4b11      	ldr	r3, [pc, #68]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e1c:	7d5b      	ldrb	r3, [r3, #21]
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d101      	bne.n	8019e26 <rfalNfcbPollerGetCollisionResolutionStatus+0x1ca>
                            return ret;
 8019e22:	88fb      	ldrh	r3, [r7, #6]
 8019e24:	e0f0      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
                        rfalNfcbPollerSleep( gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt)-1U].sensbRes.nfcid0 );
 8019e26:	4b0e      	ldr	r3, [pc, #56]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e28:	689a      	ldr	r2, [r3, #8]
 8019e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e2c:	68db      	ldr	r3, [r3, #12]
 8019e2e:	781b      	ldrb	r3, [r3, #0]
 8019e30:	4619      	mov	r1, r3
 8019e32:	460b      	mov	r3, r1
 8019e34:	011b      	lsls	r3, r3, #4
 8019e36:	1a5b      	subs	r3, r3, r1
 8019e38:	3b0f      	subs	r3, #15
 8019e3a:	4413      	add	r3, r2
 8019e3c:	3302      	adds	r3, #2
 8019e3e:	4618      	mov	r0, r3
 8019e40:	f7ff fdd6 	bl	80199f0 <rfalNfcbPollerSleep>
                        gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt)-1U].isSleep =  true;
 8019e44:	4b06      	ldr	r3, [pc, #24]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e46:	689a      	ldr	r2, [r3, #8]
 8019e48:	4b05      	ldr	r3, [pc, #20]	@ (8019e60 <rfalNfcbPollerGetCollisionResolutionStatus+0x204>)
 8019e4a:	68db      	ldr	r3, [r3, #12]
 8019e4c:	781b      	ldrb	r3, [r3, #0]
 8019e4e:	4619      	mov	r1, r3
 8019e50:	460b      	mov	r3, r1
 8019e52:	011b      	lsls	r3, r3, #4
 8019e54:	1a5b      	subs	r3, r3, r1
 8019e56:	3b0f      	subs	r3, #15
 8019e58:	4413      	add	r3, r2
 8019e5a:	2201      	movs	r2, #1
 8019e5c:	739a      	strb	r2, [r3, #14]
                    if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 8019e5e:	e059      	b.n	8019f14 <rfalNfcbPollerGetCollisionResolutionStatus+0x2b8>
 8019e60:	20003a00 	.word	0x20003a00
                    else if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_NFC )
 8019e64:	4b6a      	ldr	r3, [pc, #424]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019e66:	791b      	ldrb	r3, [r3, #4]
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d153      	bne.n	8019f14 <rfalNfcbPollerGetCollisionResolutionStatus+0x2b8>
                        if( gRfalNfcb.CR.curDevCnt != 0U )
 8019e6c:	4b68      	ldr	r3, [pc, #416]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019e6e:	7ddb      	ldrb	r3, [r3, #23]
 8019e70:	2b00      	cmp	r3, #0
 8019e72:	d023      	beq.n	8019ebc <rfalNfcbPollerGetCollisionResolutionStatus+0x260>
                            rfalNfcbPollerSleepTx( gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt) - (uint8_t)1U].sensbRes.nfcid0 );
 8019e74:	4b66      	ldr	r3, [pc, #408]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019e76:	689a      	ldr	r2, [r3, #8]
 8019e78:	4b65      	ldr	r3, [pc, #404]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019e7a:	68db      	ldr	r3, [r3, #12]
 8019e7c:	781b      	ldrb	r3, [r3, #0]
 8019e7e:	4619      	mov	r1, r3
 8019e80:	460b      	mov	r3, r1
 8019e82:	011b      	lsls	r3, r3, #4
 8019e84:	1a5b      	subs	r3, r3, r1
 8019e86:	3b0f      	subs	r3, #15
 8019e88:	4413      	add	r3, r2
 8019e8a:	3302      	adds	r3, #2
 8019e8c:	4618      	mov	r0, r3
 8019e8e:	f7ff fcb0 	bl	80197f2 <rfalNfcbPollerSleepTx>
                            gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt) - (uint8_t)1U].isSleep = true;
 8019e92:	4b5f      	ldr	r3, [pc, #380]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019e94:	689a      	ldr	r2, [r3, #8]
 8019e96:	4b5e      	ldr	r3, [pc, #376]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019e98:	68db      	ldr	r3, [r3, #12]
 8019e9a:	781b      	ldrb	r3, [r3, #0]
 8019e9c:	4619      	mov	r1, r3
 8019e9e:	460b      	mov	r3, r1
 8019ea0:	011b      	lsls	r3, r3, #4
 8019ea2:	1a5b      	subs	r3, r3, r1
 8019ea4:	3b0f      	subs	r3, #15
 8019ea6:	4413      	add	r3, r2
 8019ea8:	2201      	movs	r2, #1
 8019eaa:	739a      	strb	r2, [r3, #14]
                            gRfalNfcb.CR.tmr = platformTimerCreate( (uint16_t)rfalConv1fcToMs(RFAL_NFCB_ACTIVATION_FWT) );
 8019eac:	2011      	movs	r0, #17
 8019eae:	f7ec fea8 	bl	8006c02 <timerCalculateTimer>
 8019eb2:	4603      	mov	r3, r0
 8019eb4:	4a56      	ldr	r2, [pc, #344]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019eb6:	61d3      	str	r3, [r2, #28]
                            ret = RFAL_ERR_BUSY;
 8019eb8:	2302      	movs	r3, #2
 8019eba:	80fb      	strh	r3, [r7, #6]
                        (*gRfalNfcb.CR.devCnt)++;
 8019ebc:	4b54      	ldr	r3, [pc, #336]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019ebe:	68db      	ldr	r3, [r3, #12]
 8019ec0:	781a      	ldrb	r2, [r3, #0]
 8019ec2:	3201      	adds	r2, #1
 8019ec4:	b2d2      	uxtb	r2, r2
 8019ec6:	701a      	strb	r2, [r3, #0]
                        gRfalNfcb.CR.curDevCnt++;
 8019ec8:	4b51      	ldr	r3, [pc, #324]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019eca:	7ddb      	ldrb	r3, [r3, #23]
 8019ecc:	3301      	adds	r3, #1
 8019ece:	b2da      	uxtb	r2, r3
 8019ed0:	4b4f      	ldr	r3, [pc, #316]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019ed2:	75da      	strb	r2, [r3, #23]
                        if( (*gRfalNfcb.CR.devCnt >= gRfalNfcb.CR.devLimit) || (gRfalNfcb.CR.curSlots == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 8019ed4:	4b4e      	ldr	r3, [pc, #312]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019ed6:	68db      	ldr	r3, [r3, #12]
 8019ed8:	781a      	ldrb	r2, [r3, #0]
 8019eda:	4b4d      	ldr	r3, [pc, #308]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019edc:	795b      	ldrb	r3, [r3, #5]
 8019ede:	429a      	cmp	r2, r3
 8019ee0:	d203      	bcs.n	8019eea <rfalNfcbPollerGetCollisionResolutionStatus+0x28e>
 8019ee2:	4b4b      	ldr	r3, [pc, #300]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019ee4:	7d1b      	ldrb	r3, [r3, #20]
 8019ee6:	2b00      	cmp	r3, #0
 8019ee8:	d114      	bne.n	8019f14 <rfalNfcbPollerGetCollisionResolutionStatus+0x2b8>
                            gRfalNfcb.CR.state = RFAL_NFCB_CR_END;
 8019eea:	4b49      	ldr	r3, [pc, #292]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019eec:	2203      	movs	r2, #3
 8019eee:	f883 2020 	strb.w	r2, [r3, #32]
                            return RFAL_ERR_BUSY;
 8019ef2:	2302      	movs	r3, #2
 8019ef4:	e088      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
                    if( (gRfalNfcb.CR.devLimit == 0U) && (gRfalNfcb.CR.curSlotNum == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 8019ef6:	4b46      	ldr	r3, [pc, #280]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019ef8:	795b      	ldrb	r3, [r3, #5]
 8019efa:	2b00      	cmp	r3, #0
 8019efc:	d105      	bne.n	8019f0a <rfalNfcbPollerGetCollisionResolutionStatus+0x2ae>
 8019efe:	4b44      	ldr	r3, [pc, #272]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f00:	7d5b      	ldrb	r3, [r3, #21]
 8019f02:	2b00      	cmp	r3, #0
 8019f04:	d101      	bne.n	8019f0a <rfalNfcbPollerGetCollisionResolutionStatus+0x2ae>
                        return RFAL_ERR_RF_COLLISION;
 8019f06:	231d      	movs	r3, #29
 8019f08:	e07e      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
                    (*gRfalNfcb.CR.colPending) = true;
 8019f0a:	4b41      	ldr	r3, [pc, #260]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f0c:	691b      	ldr	r3, [r3, #16]
 8019f0e:	2201      	movs	r2, #1
 8019f10:	701a      	strb	r2, [r3, #0]
 8019f12:	e000      	b.n	8019f16 <rfalNfcbPollerGetCollisionResolutionStatus+0x2ba>
                    if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 8019f14:	bf00      	nop
            if( (gRfalNfcb.CR.curSlotNum + 1U) < rfalNfcbNI2NumberOfSlots(gRfalNfcb.CR.curSlots)  )
 8019f16:	4b3e      	ldr	r3, [pc, #248]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f18:	7d5b      	ldrb	r3, [r3, #21]
 8019f1a:	3301      	adds	r3, #1
 8019f1c:	4a3c      	ldr	r2, [pc, #240]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f1e:	7d12      	ldrb	r2, [r2, #20]
 8019f20:	4611      	mov	r1, r2
 8019f22:	2201      	movs	r2, #1
 8019f24:	408a      	lsls	r2, r1
 8019f26:	b2d2      	uxtb	r2, r2
 8019f28:	4293      	cmp	r3, r2
 8019f2a:	d20a      	bcs.n	8019f42 <rfalNfcbPollerGetCollisionResolutionStatus+0x2e6>
                gRfalNfcb.CR.curSlotNum++;
 8019f2c:	4b38      	ldr	r3, [pc, #224]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f2e:	7d5b      	ldrb	r3, [r3, #21]
 8019f30:	3301      	adds	r3, #1
 8019f32:	b2da      	uxtb	r2, r3
 8019f34:	4b36      	ldr	r3, [pc, #216]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f36:	755a      	strb	r2, [r3, #21]
                gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS_TX;
 8019f38:	4b35      	ldr	r3, [pc, #212]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f3a:	2200      	movs	r2, #0
 8019f3c:	f883 2020 	strb.w	r2, [r3, #32]
 8019f40:	e020      	b.n	8019f84 <rfalNfcbPollerGetCollisionResolutionStatus+0x328>
                if( !(*gRfalNfcb.CR.colPending) )
 8019f42:	4b33      	ldr	r3, [pc, #204]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f44:	691b      	ldr	r3, [r3, #16]
 8019f46:	781b      	ldrb	r3, [r3, #0]
 8019f48:	f083 0301 	eor.w	r3, r3, #1
 8019f4c:	b2db      	uxtb	r3, r3
 8019f4e:	2b00      	cmp	r3, #0
 8019f50:	d156      	bne.n	801a000 <rfalNfcbPollerGetCollisionResolutionStatus+0x3a4>
                if( gRfalNfcb.CR.curDevCnt == 0U )
 8019f52:	4b2f      	ldr	r3, [pc, #188]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f54:	7ddb      	ldrb	r3, [r3, #23]
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	d110      	bne.n	8019f7c <rfalNfcbPollerGetCollisionResolutionStatus+0x320>
                    if( (gRfalNfcb.CR.curSlotNum + 1U) >= rfalNfcbNI2NumberOfSlots(gRfalNfcb.CR.endSlots) )
 8019f5a:	4b2d      	ldr	r3, [pc, #180]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f5c:	7d5b      	ldrb	r3, [r3, #21]
 8019f5e:	3301      	adds	r3, #1
 8019f60:	4a2b      	ldr	r2, [pc, #172]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f62:	7d92      	ldrb	r2, [r2, #22]
 8019f64:	4611      	mov	r1, r2
 8019f66:	2201      	movs	r2, #1
 8019f68:	408a      	lsls	r2, r1
 8019f6a:	b2d2      	uxtb	r2, r2
 8019f6c:	4293      	cmp	r3, r2
 8019f6e:	d249      	bcs.n	801a004 <rfalNfcbPollerGetCollisionResolutionStatus+0x3a8>
                    gRfalNfcb.CR.curSlots++;
 8019f70:	4b27      	ldr	r3, [pc, #156]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f72:	7d1b      	ldrb	r3, [r3, #20]
 8019f74:	3301      	adds	r3, #1
 8019f76:	b2da      	uxtb	r2, r3
 8019f78:	4b25      	ldr	r3, [pc, #148]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f7a:	751a      	strb	r2, [r3, #20]
                gRfalNfcb.CR.state = RFAL_NFCB_CR_SLEEP;
 8019f7c:	4b24      	ldr	r3, [pc, #144]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f7e:	2202      	movs	r2, #2
 8019f80:	f883 2020 	strb.w	r2, [r3, #32]
            return RFAL_ERR_BUSY;
 8019f84:	2302      	movs	r3, #2
 8019f86:	e03f      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
            if( (gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_NFC) && (gRfalNfcb.CR.curDevCnt != 0U) )
 8019f88:	4b21      	ldr	r3, [pc, #132]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f8a:	791b      	ldrb	r3, [r3, #4]
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d125      	bne.n	8019fdc <rfalNfcbPollerGetCollisionResolutionStatus+0x380>
 8019f90:	4b1f      	ldr	r3, [pc, #124]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f92:	7ddb      	ldrb	r3, [r3, #23]
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	d021      	beq.n	8019fdc <rfalNfcbPollerGetCollisionResolutionStatus+0x380>
                rfalNfcbPollerSleepTx( gRfalNfcb.CR.nfcbDevList[((*gRfalNfcb.CR.devCnt) - (uint8_t)1U)].sensbRes.nfcid0 );
 8019f98:	4b1d      	ldr	r3, [pc, #116]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f9a:	689a      	ldr	r2, [r3, #8]
 8019f9c:	4b1c      	ldr	r3, [pc, #112]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019f9e:	68db      	ldr	r3, [r3, #12]
 8019fa0:	781b      	ldrb	r3, [r3, #0]
 8019fa2:	4619      	mov	r1, r3
 8019fa4:	460b      	mov	r3, r1
 8019fa6:	011b      	lsls	r3, r3, #4
 8019fa8:	1a5b      	subs	r3, r3, r1
 8019faa:	3b0f      	subs	r3, #15
 8019fac:	4413      	add	r3, r2
 8019fae:	3302      	adds	r3, #2
 8019fb0:	4618      	mov	r0, r3
 8019fb2:	f7ff fc1e 	bl	80197f2 <rfalNfcbPollerSleepTx>
                gRfalNfcb.CR.nfcbDevList[((*gRfalNfcb.CR.devCnt) - (uint8_t)1U)].isSleep = true;
 8019fb6:	4b16      	ldr	r3, [pc, #88]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019fb8:	689a      	ldr	r2, [r3, #8]
 8019fba:	4b15      	ldr	r3, [pc, #84]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019fbc:	68db      	ldr	r3, [r3, #12]
 8019fbe:	781b      	ldrb	r3, [r3, #0]
 8019fc0:	4619      	mov	r1, r3
 8019fc2:	460b      	mov	r3, r1
 8019fc4:	011b      	lsls	r3, r3, #4
 8019fc6:	1a5b      	subs	r3, r3, r1
 8019fc8:	3b0f      	subs	r3, #15
 8019fca:	4413      	add	r3, r2
 8019fcc:	2201      	movs	r2, #1
 8019fce:	739a      	strb	r2, [r3, #14]
                gRfalNfcb.CR.tmr = platformTimerCreate( (uint16_t) rfalConv1fcToMs(RFAL_NFCB_ACTIVATION_FWT) );
 8019fd0:	2011      	movs	r0, #17
 8019fd2:	f7ec fe16 	bl	8006c02 <timerCalculateTimer>
 8019fd6:	4603      	mov	r3, r0
 8019fd8:	4a0d      	ldr	r2, [pc, #52]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019fda:	61d3      	str	r3, [r2, #28]
            gRfalNfcb.CR.curSlotNum    = 0U;
 8019fdc:	4b0c      	ldr	r3, [pc, #48]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019fde:	2200      	movs	r2, #0
 8019fe0:	755a      	strb	r2, [r3, #21]
            gRfalNfcb.CR.curDevCnt     = 0U;
 8019fe2:	4b0b      	ldr	r3, [pc, #44]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019fe4:	2200      	movs	r2, #0
 8019fe6:	75da      	strb	r2, [r3, #23]
            (*gRfalNfcb.CR.colPending) = false;
 8019fe8:	4b09      	ldr	r3, [pc, #36]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019fea:	691b      	ldr	r3, [r3, #16]
 8019fec:	2200      	movs	r2, #0
 8019fee:	701a      	strb	r2, [r3, #0]
            gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS_TX;
 8019ff0:	4b07      	ldr	r3, [pc, #28]	@ (801a010 <rfalNfcbPollerGetCollisionResolutionStatus+0x3b4>)
 8019ff2:	2200      	movs	r2, #0
 8019ff4:	f883 2020 	strb.w	r2, [r3, #32]
            return RFAL_ERR_BUSY;
 8019ff8:	2302      	movs	r3, #2
 8019ffa:	e005      	b.n	801a008 <rfalNfcbPollerGetCollisionResolutionStatus+0x3ac>
            break;
 8019ffc:	bf00      	nop
 8019ffe:	e002      	b.n	801a006 <rfalNfcbPollerGetCollisionResolutionStatus+0x3aa>
                    break;
 801a000:	bf00      	nop
 801a002:	e000      	b.n	801a006 <rfalNfcbPollerGetCollisionResolutionStatus+0x3aa>
                        break;
 801a004:	bf00      	nop
    }
    
    return RFAL_ERR_NONE;
 801a006:	2300      	movs	r3, #0
}
 801a008:	4618      	mov	r0, r3
 801a00a:	370c      	adds	r7, #12
 801a00c:	46bd      	mov	sp, r7
 801a00e:	bd90      	pop	{r4, r7, pc}
 801a010:	20003a00 	.word	0x20003a00

0801a014 <rfalNfcbTR2ToFDT>:


/*******************************************************************************/
uint32_t rfalNfcbTR2ToFDT( uint8_t tr2Code )
{
 801a014:	b480      	push	{r7}
 801a016:	b085      	sub	sp, #20
 801a018:	af00      	add	r7, sp, #0
 801a01a:	4603      	mov	r3, r0
 801a01c:	71fb      	strb	r3, [r7, #7]
    /*******************************************************************************/
    /* MISRA 8.9 An object should be defined at block scope if its identifier only appears in a single function */
    /*! TR2 Table according to Digital 1.1 Table 33 */
    const uint16_t rfalNfcbTr2Table[4] = { 1792, 3328, 5376, 9472 };
 801a01e:	4a0a      	ldr	r2, [pc, #40]	@ (801a048 <rfalNfcbTR2ToFDT+0x34>)
 801a020:	f107 0308 	add.w	r3, r7, #8
 801a024:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a028:	e883 0003 	stmia.w	r3, {r0, r1}
    /*******************************************************************************/

    return (uint32_t)rfalNfcbTr2Table[ (tr2Code & RFAL_NFCB_SENSB_RES_PROTO_TR2_MASK) ];
 801a02c:	79fb      	ldrb	r3, [r7, #7]
 801a02e:	f003 0303 	and.w	r3, r3, #3
 801a032:	005b      	lsls	r3, r3, #1
 801a034:	3310      	adds	r3, #16
 801a036:	443b      	add	r3, r7
 801a038:	f833 3c08 	ldrh.w	r3, [r3, #-8]
}
 801a03c:	4618      	mov	r0, r3
 801a03e:	3714      	adds	r7, #20
 801a040:	46bd      	mov	sp, r7
 801a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a046:	4770      	bx	lr
 801a048:	0801e198 	.word	0x0801e198

0801a04c <rfalNfcfComputeValidSENF>:
******************************************************************************
*/

/*******************************************************************************/
static void rfalNfcfComputeValidSENF( rfalNfcfListenDevice *outDevInfo, uint8_t *curDevIdx, uint8_t devLimit, bool overwrite, bool *nfcDepFound )
{
 801a04c:	b5b0      	push	{r4, r5, r7, lr}
 801a04e:	b08c      	sub	sp, #48	@ 0x30
 801a050:	af00      	add	r7, sp, #0
 801a052:	60f8      	str	r0, [r7, #12]
 801a054:	60b9      	str	r1, [r7, #8]
 801a056:	4611      	mov	r1, r2
 801a058:	461a      	mov	r2, r3
 801a05a:	460b      	mov	r3, r1
 801a05c:	71fb      	strb	r3, [r7, #7]
 801a05e:	4613      	mov	r3, r2
 801a060:	71bb      	strb	r3, [r7, #6]
    
    
    /*******************************************************************************/
    /* Go through all responses check if valid and duplicates                      */
    /*******************************************************************************/
    while( (gNfcf.CR.greedyF.pollFound > 0U) && ((*curDevIdx) < devLimit) )
 801a062:	e0e8      	b.n	801a236 <rfalNfcfComputeValidSENF+0x1ea>
    {
        duplicate = false;
 801a064:	2300      	movs	r3, #0
 801a066:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        gNfcf.CR.greedyF.pollFound--;
 801a06a:	4b7a      	ldr	r3, [pc, #488]	@ (801a254 <rfalNfcfComputeValidSENF+0x208>)
 801a06c:	781b      	ldrb	r3, [r3, #0]
 801a06e:	3b01      	subs	r3, #1
 801a070:	b2da      	uxtb	r2, r3
 801a072:	4b78      	ldr	r3, [pc, #480]	@ (801a254 <rfalNfcfComputeValidSENF+0x208>)
 801a074:	701a      	strb	r2, [r3, #0]
        
        /* MISRA 11.3 - Cannot point directly into different object type, use local copy */
        RFAL_MEMCPY( (uint8_t*)&sensfCopy, (uint8_t*)&gNfcf.CR.greedyF.POLL_F[gNfcf.CR.greedyF.pollFound], sizeof(rfalNfcfSensfResBuf) );
 801a076:	4b77      	ldr	r3, [pc, #476]	@ (801a254 <rfalNfcfComputeValidSENF+0x208>)
 801a078:	781b      	ldrb	r3, [r3, #0]
 801a07a:	461a      	mov	r2, r3
 801a07c:	4613      	mov	r3, r2
 801a07e:	009b      	lsls	r3, r3, #2
 801a080:	4413      	add	r3, r2
 801a082:	009b      	lsls	r3, r3, #2
 801a084:	4a73      	ldr	r2, [pc, #460]	@ (801a254 <rfalNfcfComputeValidSENF+0x208>)
 801a086:	4413      	add	r3, r2
 801a088:	3302      	adds	r3, #2
 801a08a:	f107 0414 	add.w	r4, r7, #20
 801a08e:	461d      	mov	r5, r3
 801a090:	6828      	ldr	r0, [r5, #0]
 801a092:	6869      	ldr	r1, [r5, #4]
 801a094:	68aa      	ldr	r2, [r5, #8]
 801a096:	68eb      	ldr	r3, [r5, #12]
 801a098:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801a09a:	6928      	ldr	r0, [r5, #16]
 801a09c:	6020      	str	r0, [r4, #0]
        
        
        /* Point to received SENSF_RES */
        sensfBuf = &sensfCopy;
 801a09e:	f107 0314 	add.w	r3, r7, #20
 801a0a2:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        
        /* Check for devices that are already in device list */
        for( tmpIdx = 0; tmpIdx < (*curDevIdx); tmpIdx++ )
 801a0a4:	2300      	movs	r3, #0
 801a0a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801a0aa:	e01b      	b.n	801a0e4 <rfalNfcfComputeValidSENF+0x98>
        {
            if( RFAL_BYTECMP( sensfBuf->SENSF_RES.NFCID2, outDevInfo[tmpIdx].sensfRes.NFCID2, RFAL_NFCF_NFCID2_LEN ) == 0 )
 801a0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a0ae:	1c98      	adds	r0, r3, #2
 801a0b0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801a0b4:	4613      	mov	r3, r2
 801a0b6:	009b      	lsls	r3, r3, #2
 801a0b8:	4413      	add	r3, r2
 801a0ba:	009b      	lsls	r3, r3, #2
 801a0bc:	461a      	mov	r2, r3
 801a0be:	68fb      	ldr	r3, [r7, #12]
 801a0c0:	4413      	add	r3, r2
 801a0c2:	3302      	adds	r3, #2
 801a0c4:	2208      	movs	r2, #8
 801a0c6:	4619      	mov	r1, r3
 801a0c8:	f002 f992 	bl	801c3f0 <memcmp>
 801a0cc:	4603      	mov	r3, r0
 801a0ce:	2b00      	cmp	r3, #0
 801a0d0:	d103      	bne.n	801a0da <rfalNfcfComputeValidSENF+0x8e>
            {
                duplicate = true;
 801a0d2:	2301      	movs	r3, #1
 801a0d4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                break;
 801a0d8:	e00a      	b.n	801a0f0 <rfalNfcfComputeValidSENF+0xa4>
        for( tmpIdx = 0; tmpIdx < (*curDevIdx); tmpIdx++ )
 801a0da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801a0de:	3301      	adds	r3, #1
 801a0e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801a0e4:	68bb      	ldr	r3, [r7, #8]
 801a0e6:	781b      	ldrb	r3, [r3, #0]
 801a0e8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801a0ec:	429a      	cmp	r2, r3
 801a0ee:	d3dd      	bcc.n	801a0ac <rfalNfcfComputeValidSENF+0x60>
            }
        }
        
        /* If is a duplicate skip this (and not to overwrite)*/        
        if(duplicate && (!overwrite))
 801a0f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801a0f4:	2b00      	cmp	r3, #0
 801a0f6:	d006      	beq.n	801a106 <rfalNfcfComputeValidSENF+0xba>
 801a0f8:	79bb      	ldrb	r3, [r7, #6]
 801a0fa:	f083 0301 	eor.w	r3, r3, #1
 801a0fe:	b2db      	uxtb	r3, r3
 801a100:	2b00      	cmp	r3, #0
 801a102:	f040 8093 	bne.w	801a22c <rfalNfcfComputeValidSENF+0x1e0>
        {
            continue;
        }
        
        /* Check if response length is OK */
        if( (( sensfBuf->LEN - RFAL_NFCF_HEADER_LEN) < RFAL_NFCF_SENSF_RES_LEN_MIN) || ((sensfBuf->LEN - RFAL_NFCF_HEADER_LEN) > RFAL_NFCF_SENSF_RES_LEN_MAX) )
 801a106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a108:	781b      	ldrb	r3, [r3, #0]
 801a10a:	3b02      	subs	r3, #2
 801a10c:	2b0f      	cmp	r3, #15
 801a10e:	f240 808f 	bls.w	801a230 <rfalNfcfComputeValidSENF+0x1e4>
 801a112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a114:	781b      	ldrb	r3, [r3, #0]
 801a116:	3b02      	subs	r3, #2
 801a118:	2b12      	cmp	r3, #18
 801a11a:	f200 8089 	bhi.w	801a230 <rfalNfcfComputeValidSENF+0x1e4>
        {
            continue;
        }
        
        /* Check if the response is a SENSF_RES / Polling response */
        if( sensfBuf->SENSF_RES.CMD != (uint8_t)RFAL_NFCF_CMD_POLLING_RES )
 801a11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a120:	785b      	ldrb	r3, [r3, #1]
 801a122:	2b01      	cmp	r3, #1
 801a124:	f040 8086 	bne.w	801a234 <rfalNfcfComputeValidSENF+0x1e8>
        {
            continue;
        }
        
        /* Check if is an overwrite request or new device*/
        if(duplicate && overwrite)
 801a128:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d02a      	beq.n	801a186 <rfalNfcfComputeValidSENF+0x13a>
 801a130:	79bb      	ldrb	r3, [r7, #6]
 801a132:	2b00      	cmp	r3, #0
 801a134:	d027      	beq.n	801a186 <rfalNfcfComputeValidSENF+0x13a>
        {
            /* overwrite deviceInfo/GRE_SENSF_RES with SENSF_RES */
            outDevInfo[tmpIdx].sensfResLen = (sensfBuf->LEN - RFAL_NFCF_LENGTH_LEN);
 801a136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a138:	7819      	ldrb	r1, [r3, #0]
 801a13a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801a13e:	4613      	mov	r3, r2
 801a140:	009b      	lsls	r3, r3, #2
 801a142:	4413      	add	r3, r2
 801a144:	009b      	lsls	r3, r3, #2
 801a146:	461a      	mov	r2, r3
 801a148:	68fb      	ldr	r3, [r7, #12]
 801a14a:	4413      	add	r3, r2
 801a14c:	1e4a      	subs	r2, r1, #1
 801a14e:	b2d2      	uxtb	r2, r2
 801a150:	701a      	strb	r2, [r3, #0]
            RFAL_MEMCPY( &outDevInfo[tmpIdx].sensfRes, &sensfBuf->SENSF_RES, outDevInfo[tmpIdx].sensfResLen );
 801a152:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801a156:	4613      	mov	r3, r2
 801a158:	009b      	lsls	r3, r3, #2
 801a15a:	4413      	add	r3, r2
 801a15c:	009b      	lsls	r3, r3, #2
 801a15e:	461a      	mov	r2, r3
 801a160:	68fb      	ldr	r3, [r7, #12]
 801a162:	4413      	add	r3, r2
 801a164:	1c58      	adds	r0, r3, #1
 801a166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a168:	1c59      	adds	r1, r3, #1
 801a16a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801a16e:	4613      	mov	r3, r2
 801a170:	009b      	lsls	r3, r3, #2
 801a172:	4413      	add	r3, r2
 801a174:	009b      	lsls	r3, r3, #2
 801a176:	461a      	mov	r2, r3
 801a178:	68fb      	ldr	r3, [r7, #12]
 801a17a:	4413      	add	r3, r2
 801a17c:	781b      	ldrb	r3, [r3, #0]
 801a17e:	461a      	mov	r2, r3
 801a180:	f002 f994 	bl	801c4ac <memcpy>
            continue;
 801a184:	e057      	b.n	801a236 <rfalNfcfComputeValidSENF+0x1ea>
        }
        else
        {
            /* fill deviceInfo/GRE_SENSF_RES with new SENSF_RES */
            outDevInfo[(*curDevIdx)].sensfResLen = (sensfBuf->LEN - RFAL_NFCF_LENGTH_LEN);
 801a186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a188:	781a      	ldrb	r2, [r3, #0]
 801a18a:	68bb      	ldr	r3, [r7, #8]
 801a18c:	781b      	ldrb	r3, [r3, #0]
 801a18e:	4619      	mov	r1, r3
 801a190:	460b      	mov	r3, r1
 801a192:	009b      	lsls	r3, r3, #2
 801a194:	440b      	add	r3, r1
 801a196:	009b      	lsls	r3, r3, #2
 801a198:	4619      	mov	r1, r3
 801a19a:	68fb      	ldr	r3, [r7, #12]
 801a19c:	440b      	add	r3, r1
 801a19e:	3a01      	subs	r2, #1
 801a1a0:	b2d2      	uxtb	r2, r2
 801a1a2:	701a      	strb	r2, [r3, #0]
            RFAL_MEMCPY( &outDevInfo[(*curDevIdx)].sensfRes, &sensfBuf->SENSF_RES, outDevInfo[(*curDevIdx)].sensfResLen );            
 801a1a4:	68bb      	ldr	r3, [r7, #8]
 801a1a6:	781b      	ldrb	r3, [r3, #0]
 801a1a8:	461a      	mov	r2, r3
 801a1aa:	4613      	mov	r3, r2
 801a1ac:	009b      	lsls	r3, r3, #2
 801a1ae:	4413      	add	r3, r2
 801a1b0:	009b      	lsls	r3, r3, #2
 801a1b2:	461a      	mov	r2, r3
 801a1b4:	68fb      	ldr	r3, [r7, #12]
 801a1b6:	4413      	add	r3, r2
 801a1b8:	1c58      	adds	r0, r3, #1
 801a1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a1bc:	1c59      	adds	r1, r3, #1
 801a1be:	68bb      	ldr	r3, [r7, #8]
 801a1c0:	781b      	ldrb	r3, [r3, #0]
 801a1c2:	461a      	mov	r2, r3
 801a1c4:	4613      	mov	r3, r2
 801a1c6:	009b      	lsls	r3, r3, #2
 801a1c8:	4413      	add	r3, r2
 801a1ca:	009b      	lsls	r3, r3, #2
 801a1cc:	461a      	mov	r2, r3
 801a1ce:	68fb      	ldr	r3, [r7, #12]
 801a1d0:	4413      	add	r3, r2
 801a1d2:	781b      	ldrb	r3, [r3, #0]
 801a1d4:	461a      	mov	r2, r3
 801a1d6:	f002 f969 	bl	801c4ac <memcpy>
        }
        
        /* Check if this device supports NFC-DEP and signal it (ACTIVITY 1.1   9.3.6.63) */        
        *nfcDepFound = rfalNfcfIsNfcDepSupported( &outDevInfo[(*curDevIdx)] );
 801a1da:	68bb      	ldr	r3, [r7, #8]
 801a1dc:	781b      	ldrb	r3, [r3, #0]
 801a1de:	461a      	mov	r2, r3
 801a1e0:	4613      	mov	r3, r2
 801a1e2:	009b      	lsls	r3, r3, #2
 801a1e4:	4413      	add	r3, r2
 801a1e6:	009b      	lsls	r3, r3, #2
 801a1e8:	461a      	mov	r2, r3
 801a1ea:	68fb      	ldr	r3, [r7, #12]
 801a1ec:	4413      	add	r3, r2
 801a1ee:	789b      	ldrb	r3, [r3, #2]
 801a1f0:	2b01      	cmp	r3, #1
 801a1f2:	d10e      	bne.n	801a212 <rfalNfcfComputeValidSENF+0x1c6>
 801a1f4:	68bb      	ldr	r3, [r7, #8]
 801a1f6:	781b      	ldrb	r3, [r3, #0]
 801a1f8:	461a      	mov	r2, r3
 801a1fa:	4613      	mov	r3, r2
 801a1fc:	009b      	lsls	r3, r3, #2
 801a1fe:	4413      	add	r3, r2
 801a200:	009b      	lsls	r3, r3, #2
 801a202:	461a      	mov	r2, r3
 801a204:	68fb      	ldr	r3, [r7, #12]
 801a206:	4413      	add	r3, r2
 801a208:	78db      	ldrb	r3, [r3, #3]
 801a20a:	2bfe      	cmp	r3, #254	@ 0xfe
 801a20c:	d101      	bne.n	801a212 <rfalNfcfComputeValidSENF+0x1c6>
 801a20e:	2301      	movs	r3, #1
 801a210:	e000      	b.n	801a214 <rfalNfcfComputeValidSENF+0x1c8>
 801a212:	2300      	movs	r3, #0
 801a214:	f003 0301 	and.w	r3, r3, #1
 801a218:	b2da      	uxtb	r2, r3
 801a21a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a21c:	701a      	strb	r2, [r3, #0]
                
        (*curDevIdx)++;
 801a21e:	68bb      	ldr	r3, [r7, #8]
 801a220:	781b      	ldrb	r3, [r3, #0]
 801a222:	3301      	adds	r3, #1
 801a224:	b2da      	uxtb	r2, r3
 801a226:	68bb      	ldr	r3, [r7, #8]
 801a228:	701a      	strb	r2, [r3, #0]
 801a22a:	e004      	b.n	801a236 <rfalNfcfComputeValidSENF+0x1ea>
            continue;
 801a22c:	bf00      	nop
 801a22e:	e002      	b.n	801a236 <rfalNfcfComputeValidSENF+0x1ea>
            continue;
 801a230:	bf00      	nop
 801a232:	e000      	b.n	801a236 <rfalNfcfComputeValidSENF+0x1ea>
            continue;
 801a234:	bf00      	nop
    while( (gNfcf.CR.greedyF.pollFound > 0U) && ((*curDevIdx) < devLimit) )
 801a236:	4b07      	ldr	r3, [pc, #28]	@ (801a254 <rfalNfcfComputeValidSENF+0x208>)
 801a238:	781b      	ldrb	r3, [r3, #0]
 801a23a:	2b00      	cmp	r3, #0
 801a23c:	d005      	beq.n	801a24a <rfalNfcfComputeValidSENF+0x1fe>
 801a23e:	68bb      	ldr	r3, [r7, #8]
 801a240:	781b      	ldrb	r3, [r3, #0]
 801a242:	79fa      	ldrb	r2, [r7, #7]
 801a244:	429a      	cmp	r2, r3
 801a246:	f63f af0d 	bhi.w	801a064 <rfalNfcfComputeValidSENF+0x18>
    }
}
 801a24a:	bf00      	nop
 801a24c:	3730      	adds	r7, #48	@ 0x30
 801a24e:	46bd      	mov	sp, r7
 801a250:	bdb0      	pop	{r4, r5, r7, pc}
 801a252:	bf00      	nop
 801a254:	20003a30 	.word	0x20003a30

0801a258 <rfalNfcfPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcfPollerInitialize( rfalBitRate bitRate )
{
 801a258:	b580      	push	{r7, lr}
 801a25a:	b084      	sub	sp, #16
 801a25c:	af00      	add	r7, sp, #0
 801a25e:	4603      	mov	r3, r0
 801a260:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    
    if( (bitRate != RFAL_BR_212) && (bitRate != RFAL_BR_424) )
 801a262:	79fb      	ldrb	r3, [r7, #7]
 801a264:	2b01      	cmp	r3, #1
 801a266:	d004      	beq.n	801a272 <rfalNfcfPollerInitialize+0x1a>
 801a268:	79fb      	ldrb	r3, [r7, #7]
 801a26a:	2b02      	cmp	r3, #2
 801a26c:	d001      	beq.n	801a272 <rfalNfcfPollerInitialize+0x1a>
    {
        return RFAL_ERR_PARAM;
 801a26e:	2307      	movs	r3, #7
 801a270:	e01b      	b.n	801a2aa <rfalNfcfPollerInitialize+0x52>
    }
    
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCF, bitRate, bitRate ) );
 801a272:	79fa      	ldrb	r2, [r7, #7]
 801a274:	79fb      	ldrb	r3, [r7, #7]
 801a276:	4619      	mov	r1, r3
 801a278:	2006      	movs	r0, #6
 801a27a:	f7e7 fcab 	bl	8001bd4 <rfalSetMode>
 801a27e:	4603      	mov	r3, r0
 801a280:	81fb      	strh	r3, [r7, #14]
 801a282:	89fb      	ldrh	r3, [r7, #14]
 801a284:	2b00      	cmp	r3, #0
 801a286:	d001      	beq.n	801a28c <rfalNfcfPollerInitialize+0x34>
 801a288:	89fb      	ldrh	r3, [r7, #14]
 801a28a:	e00e      	b.n	801a2aa <rfalNfcfPollerInitialize+0x52>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 801a28c:	2000      	movs	r0, #0
 801a28e:	f7e8 f8c5 	bl	800241c <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCF );
 801a292:	4808      	ldr	r0, [pc, #32]	@ (801a2b4 <rfalNfcfPollerInitialize+0x5c>)
 801a294:	f7e8 f918 	bl	80024c8 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCF_POLLER );
 801a298:	f44f 6027 	mov.w	r0, #2672	@ 0xa70
 801a29c:	f7e8 f900 	bl	80024a0 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCF_POLLER );
 801a2a0:	f641 2090 	movw	r0, #6800	@ 0x1a90
 801a2a4:	f7e8 f8da 	bl	800245c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 801a2a8:	2300      	movs	r3, #0
}
 801a2aa:	4618      	mov	r0, r3
 801a2ac:	3710      	adds	r7, #16
 801a2ae:	46bd      	mov	sp, r7
 801a2b0:	bd80      	pop	{r7, pc}
 801a2b2:	bf00      	nop
 801a2b4:	00042360 	.word	0x00042360

0801a2b8 <rfalNfcfPollerPoll>:

/*******************************************************************************/
ReturnCode rfalNfcfPollerPoll( rfalFeliCaPollSlots slots, uint16_t sysCode, uint8_t reqCode, rfalFeliCaPollRes *cardList, uint8_t *devCnt, uint8_t *collisions )
{
 801a2b8:	b590      	push	{r4, r7, lr}
 801a2ba:	b087      	sub	sp, #28
 801a2bc:	af04      	add	r7, sp, #16
 801a2be:	603b      	str	r3, [r7, #0]
 801a2c0:	4603      	mov	r3, r0
 801a2c2:	71fb      	strb	r3, [r7, #7]
 801a2c4:	460b      	mov	r3, r1
 801a2c6:	80bb      	strh	r3, [r7, #4]
 801a2c8:	4613      	mov	r3, r2
 801a2ca:	71bb      	strb	r3, [r7, #6]
    return rfalFeliCaPoll( slots, sysCode, reqCode, cardList, rfalNfcfSlots2CardNum(slots), devCnt, collisions );
 801a2cc:	79fb      	ldrb	r3, [r7, #7]
 801a2ce:	3301      	adds	r3, #1
 801a2d0:	b2db      	uxtb	r3, r3
 801a2d2:	79bc      	ldrb	r4, [r7, #6]
 801a2d4:	88b9      	ldrh	r1, [r7, #4]
 801a2d6:	79f8      	ldrb	r0, [r7, #7]
 801a2d8:	69fa      	ldr	r2, [r7, #28]
 801a2da:	9202      	str	r2, [sp, #8]
 801a2dc:	69ba      	ldr	r2, [r7, #24]
 801a2de:	9201      	str	r2, [sp, #4]
 801a2e0:	9300      	str	r3, [sp, #0]
 801a2e2:	683b      	ldr	r3, [r7, #0]
 801a2e4:	4622      	mov	r2, r4
 801a2e6:	f7e9 ff4f 	bl	8004188 <rfalFeliCaPoll>
 801a2ea:	4603      	mov	r3, r0
}
 801a2ec:	4618      	mov	r0, r3
 801a2ee:	370c      	adds	r7, #12
 801a2f0:	46bd      	mov	sp, r7
 801a2f2:	bd90      	pop	{r4, r7, pc}

0801a2f4 <rfalNfcfPollerStartCheckPresence>:
    return ret;
}

/*******************************************************************************/
ReturnCode rfalNfcfPollerStartCheckPresence( void )
{
 801a2f4:	b580      	push	{r7, lr}
 801a2f6:	b084      	sub	sp, #16
 801a2f8:	af04      	add	r7, sp, #16
    gNfcf.CR.greedyF.pollFound     = 0;
 801a2fa:	4b0b      	ldr	r3, [pc, #44]	@ (801a328 <rfalNfcfPollerStartCheckPresence+0x34>)
 801a2fc:	2200      	movs	r2, #0
 801a2fe:	701a      	strb	r2, [r3, #0]
    gNfcf.CR.greedyF.pollCollision = 0;
 801a300:	4b09      	ldr	r3, [pc, #36]	@ (801a328 <rfalNfcfPollerStartCheckPresence+0x34>)
 801a302:	2200      	movs	r2, #0
 801a304:	705a      	strb	r2, [r3, #1]
        
    /* ACTIVITY 1.0 & 1.1 - 9.2.3.17 SENSF_REQ  must be with number of slots equal to 4
     *                                SC must be 0xFFFF
     *                                RC must be 0x00 (No system code info required) */
    return rfalStartFeliCaPoll( RFAL_FELICA_4_SLOTS, RFAL_NFCF_SYSTEMCODE, RFAL_FELICA_POLL_RC_NO_REQUEST, gNfcf.CR.greedyF.POLL_F, rfalNfcfSlots2CardNum(RFAL_FELICA_4_SLOTS), &gNfcf.CR.greedyF.pollFound, &gNfcf.CR.greedyF.pollCollision );
 801a306:	4b09      	ldr	r3, [pc, #36]	@ (801a32c <rfalNfcfPollerStartCheckPresence+0x38>)
 801a308:	9302      	str	r3, [sp, #8]
 801a30a:	4b07      	ldr	r3, [pc, #28]	@ (801a328 <rfalNfcfPollerStartCheckPresence+0x34>)
 801a30c:	9301      	str	r3, [sp, #4]
 801a30e:	2304      	movs	r3, #4
 801a310:	9300      	str	r3, [sp, #0]
 801a312:	4b07      	ldr	r3, [pc, #28]	@ (801a330 <rfalNfcfPollerStartCheckPresence+0x3c>)
 801a314:	2200      	movs	r2, #0
 801a316:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801a31a:	2003      	movs	r0, #3
 801a31c:	f7e9 ff60 	bl	80041e0 <rfalStartFeliCaPoll>
 801a320:	4603      	mov	r3, r0
}
 801a322:	4618      	mov	r0, r3
 801a324:	46bd      	mov	sp, r7
 801a326:	bd80      	pop	{r7, pc}
 801a328:	20003a30 	.word	0x20003a30
 801a32c:	20003a31 	.word	0x20003a31
 801a330:	20003a32 	.word	0x20003a32

0801a334 <rfalNfcfPollerGetCheckPresenceStatus>:

/*******************************************************************************/
ReturnCode rfalNfcfPollerGetCheckPresenceStatus( void )
{
 801a334:	b580      	push	{r7, lr}
 801a336:	af00      	add	r7, sp, #0
   return rfalGetFeliCaPollStatus();
 801a338:	f7e9 ffd8 	bl	80042ec <rfalGetFeliCaPollStatus>
 801a33c:	4603      	mov	r3, r0
}
 801a33e:	4618      	mov	r0, r3
 801a340:	bd80      	pop	{r7, pc}
	...

0801a344 <rfalNfcfPollerStartCollisionResolution>:
}


/*******************************************************************************/
ReturnCode rfalNfcfPollerStartCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcfListenDevice *nfcfDevList, uint8_t *devCnt )
{
 801a344:	b580      	push	{r7, lr}
 801a346:	b086      	sub	sp, #24
 801a348:	af02      	add	r7, sp, #8
 801a34a:	60ba      	str	r2, [r7, #8]
 801a34c:	607b      	str	r3, [r7, #4]
 801a34e:	4603      	mov	r3, r0
 801a350:	73fb      	strb	r3, [r7, #15]
 801a352:	460b      	mov	r3, r1
 801a354:	73bb      	strb	r3, [r7, #14]
    if( (nfcfDevList == NULL) || (devCnt == NULL) )
 801a356:	68bb      	ldr	r3, [r7, #8]
 801a358:	2b00      	cmp	r3, #0
 801a35a:	d002      	beq.n	801a362 <rfalNfcfPollerStartCollisionResolution+0x1e>
 801a35c:	687b      	ldr	r3, [r7, #4]
 801a35e:	2b00      	cmp	r3, #0
 801a360:	d101      	bne.n	801a366 <rfalNfcfPollerStartCollisionResolution+0x22>
    {
        return RFAL_ERR_PARAM;
 801a362:	2307      	movs	r3, #7
 801a364:	e024      	b.n	801a3b0 <rfalNfcfPollerStartCollisionResolution+0x6c>
    }
            
    *devCnt      = 0;
 801a366:	687b      	ldr	r3, [r7, #4]
 801a368:	2200      	movs	r2, #0
 801a36a:	701a      	strb	r2, [r3, #0]
    /* ACTIVITY 2.1 - 9.3.6.2 Populate GRE_SENSF_RES with data from GRE_POLL_F               */
    /*                                                                                         */
    /* CON_DEVICES_LIMIT = 0 Just check if devices from Tech Detection exceeds -> always true  */
    /* Allow the number of slots open on Technology Detection                                  */
    /*******************************************************************************************/
    rfalNfcfComputeValidSENF( nfcfDevList, devCnt, ((devLimit == 0U) ? rfalNfcfSlots2CardNum( RFAL_FELICA_4_SLOTS ) : devLimit), false, &gNfcf.CR.nfcDepFound );
 801a36c:	7bbb      	ldrb	r3, [r7, #14]
 801a36e:	2b00      	cmp	r3, #0
 801a370:	d001      	beq.n	801a376 <rfalNfcfPollerStartCollisionResolution+0x32>
 801a372:	7bba      	ldrb	r2, [r7, #14]
 801a374:	e000      	b.n	801a378 <rfalNfcfPollerStartCollisionResolution+0x34>
 801a376:	2204      	movs	r2, #4
 801a378:	4b0f      	ldr	r3, [pc, #60]	@ (801a3b8 <rfalNfcfPollerStartCollisionResolution+0x74>)
 801a37a:	9300      	str	r3, [sp, #0]
 801a37c:	2300      	movs	r3, #0
 801a37e:	6879      	ldr	r1, [r7, #4]
 801a380:	68b8      	ldr	r0, [r7, #8]
 801a382:	f7ff fe63 	bl	801a04c <rfalNfcfComputeValidSENF>
    
    /* Store context */
    gNfcf.CR.nfcfDevList = nfcfDevList;
 801a386:	4a0d      	ldr	r2, [pc, #52]	@ (801a3bc <rfalNfcfPollerStartCollisionResolution+0x78>)
 801a388:	68bb      	ldr	r3, [r7, #8]
 801a38a:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
    gNfcf.CR.compMode    = compMode;
 801a38e:	4a0b      	ldr	r2, [pc, #44]	@ (801a3bc <rfalNfcfPollerStartCollisionResolution+0x78>)
 801a390:	7bfb      	ldrb	r3, [r7, #15]
 801a392:	f882 3143 	strb.w	r3, [r2, #323]	@ 0x143
    gNfcf.CR.devLimit    = devLimit;
 801a396:	4a09      	ldr	r2, [pc, #36]	@ (801a3bc <rfalNfcfPollerStartCollisionResolution+0x78>)
 801a398:	7bbb      	ldrb	r3, [r7, #14]
 801a39a:	f882 3142 	strb.w	r3, [r2, #322]	@ 0x142
    gNfcf.CR.devCnt      = devCnt;
 801a39e:	4a07      	ldr	r2, [pc, #28]	@ (801a3bc <rfalNfcfPollerStartCollisionResolution+0x78>)
 801a3a0:	687b      	ldr	r3, [r7, #4]
 801a3a2:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
    gNfcf.CR.state       = RFAL_NFCF_CR_POLL;
 801a3a6:	4b05      	ldr	r3, [pc, #20]	@ (801a3bc <rfalNfcfPollerStartCollisionResolution+0x78>)
 801a3a8:	2200      	movs	r2, #0
 801a3aa:	f883 214e 	strb.w	r2, [r3, #334]	@ 0x14e
    
    return RFAL_ERR_NONE;
 801a3ae:	2300      	movs	r3, #0
}
 801a3b0:	4618      	mov	r0, r3
 801a3b2:	3710      	adds	r7, #16
 801a3b4:	46bd      	mov	sp, r7
 801a3b6:	bd80      	pop	{r7, pc}
 801a3b8:	20003b7d 	.word	0x20003b7d
 801a3bc:	20003a30 	.word	0x20003a30

0801a3c0 <rfalNfcfPollerGetCollisionResolutionStatus>:

/*******************************************************************************/
ReturnCode rfalNfcfPollerGetCollisionResolutionStatus( void )
{
 801a3c0:	b580      	push	{r7, lr}
 801a3c2:	b086      	sub	sp, #24
 801a3c4:	af04      	add	r7, sp, #16
    ReturnCode  ret;
    
    switch( gNfcf.CR.state )
 801a3c6:	4b3c      	ldr	r3, [pc, #240]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a3c8:	f893 314e 	ldrb.w	r3, [r3, #334]	@ 0x14e
 801a3cc:	2b02      	cmp	r3, #2
 801a3ce:	d006      	beq.n	801a3de <rfalNfcfPollerGetCollisionResolutionStatus+0x1e>
 801a3d0:	2b02      	cmp	r3, #2
 801a3d2:	dc66      	bgt.n	801a4a2 <rfalNfcfPollerGetCollisionResolutionStatus+0xe2>
 801a3d4:	2b00      	cmp	r3, #0
 801a3d6:	d002      	beq.n	801a3de <rfalNfcfPollerGetCollisionResolutionStatus+0x1e>
 801a3d8:	2b01      	cmp	r3, #1
 801a3da:	d034      	beq.n	801a446 <rfalNfcfPollerGetCollisionResolutionStatus+0x86>
            break;
            
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 801a3dc:	e061      	b.n	801a4a2 <rfalNfcfPollerGetCollisionResolutionStatus+0xe2>
            if( gNfcf.CR.state == RFAL_NFCF_CR_POLL  )
 801a3de:	4b36      	ldr	r3, [pc, #216]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a3e0:	f893 314e 	ldrb.w	r3, [r3, #334]	@ 0x14e
 801a3e4:	2b00      	cmp	r3, #0
 801a3e6:	d10d      	bne.n	801a404 <rfalNfcfPollerGetCollisionResolutionStatus+0x44>
                if( *gNfcf.CR.devCnt >= gNfcf.CR.devLimit )
 801a3e8:	4b33      	ldr	r3, [pc, #204]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a3ea:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801a3ee:	781a      	ldrb	r2, [r3, #0]
 801a3f0:	4b31      	ldr	r3, [pc, #196]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a3f2:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 801a3f6:	429a      	cmp	r2, r3
 801a3f8:	d255      	bcs.n	801a4a6 <rfalNfcfPollerGetCollisionResolutionStatus+0xe6>
                *gNfcf.CR.devCnt = 0;
 801a3fa:	4b2f      	ldr	r3, [pc, #188]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a3fc:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801a400:	2200      	movs	r2, #0
 801a402:	701a      	strb	r2, [r3, #0]
            RFAL_EXIT_ON_ERR( ret, rfalStartFeliCaPoll( RFAL_FELICA_16_SLOTS, 
 801a404:	4b2c      	ldr	r3, [pc, #176]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a406:	f893 314e 	ldrb.w	r3, [r3, #334]	@ 0x14e
 801a40a:	2b02      	cmp	r3, #2
 801a40c:	d101      	bne.n	801a412 <rfalNfcfPollerGetCollisionResolutionStatus+0x52>
 801a40e:	2201      	movs	r2, #1
 801a410:	e000      	b.n	801a414 <rfalNfcfPollerGetCollisionResolutionStatus+0x54>
 801a412:	2200      	movs	r2, #0
 801a414:	4b29      	ldr	r3, [pc, #164]	@ (801a4bc <rfalNfcfPollerGetCollisionResolutionStatus+0xfc>)
 801a416:	9302      	str	r3, [sp, #8]
 801a418:	4b27      	ldr	r3, [pc, #156]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a41a:	9301      	str	r3, [sp, #4]
 801a41c:	2310      	movs	r3, #16
 801a41e:	9300      	str	r3, [sp, #0]
 801a420:	4b27      	ldr	r3, [pc, #156]	@ (801a4c0 <rfalNfcfPollerGetCollisionResolutionStatus+0x100>)
 801a422:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801a426:	200f      	movs	r0, #15
 801a428:	f7e9 feda 	bl	80041e0 <rfalStartFeliCaPoll>
 801a42c:	4603      	mov	r3, r0
 801a42e:	80fb      	strh	r3, [r7, #6]
 801a430:	88fb      	ldrh	r3, [r7, #6]
 801a432:	2b00      	cmp	r3, #0
 801a434:	d001      	beq.n	801a43a <rfalNfcfPollerGetCollisionResolutionStatus+0x7a>
 801a436:	88fb      	ldrh	r3, [r7, #6]
 801a438:	e039      	b.n	801a4ae <rfalNfcfPollerGetCollisionResolutionStatus+0xee>
            gNfcf.CR.state = RFAL_NFCF_CR_PARSE;
 801a43a:	4b1f      	ldr	r3, [pc, #124]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a43c:	2201      	movs	r2, #1
 801a43e:	f883 214e 	strb.w	r2, [r3, #334]	@ 0x14e
            return RFAL_ERR_BUSY;
 801a442:	2302      	movs	r3, #2
 801a444:	e033      	b.n	801a4ae <rfalNfcfPollerGetCollisionResolutionStatus+0xee>
            RFAL_EXIT_ON_BUSY( ret, rfalGetFeliCaPollStatus() );
 801a446:	f7e9 ff51 	bl	80042ec <rfalGetFeliCaPollStatus>
 801a44a:	4603      	mov	r3, r0
 801a44c:	80fb      	strh	r3, [r7, #6]
 801a44e:	88fb      	ldrh	r3, [r7, #6]
 801a450:	2b02      	cmp	r3, #2
 801a452:	d101      	bne.n	801a458 <rfalNfcfPollerGetCollisionResolutionStatus+0x98>
 801a454:	88fb      	ldrh	r3, [r7, #6]
 801a456:	e02a      	b.n	801a4ae <rfalNfcfPollerGetCollisionResolutionStatus+0xee>
            if( ret == RFAL_ERR_NONE )
 801a458:	88fb      	ldrh	r3, [r7, #6]
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	d10d      	bne.n	801a47a <rfalNfcfPollerGetCollisionResolutionStatus+0xba>
                rfalNfcfComputeValidSENF( gNfcf.CR.nfcfDevList, gNfcf.CR.devCnt, gNfcf.CR.devLimit, false, &gNfcf.CR.nfcDepFound );
 801a45e:	4b16      	ldr	r3, [pc, #88]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a460:	f8d3 0144 	ldr.w	r0, [r3, #324]	@ 0x144
 801a464:	4b14      	ldr	r3, [pc, #80]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a466:	f8d3 1148 	ldr.w	r1, [r3, #328]	@ 0x148
 801a46a:	4b13      	ldr	r3, [pc, #76]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a46c:	f893 2142 	ldrb.w	r2, [r3, #322]	@ 0x142
 801a470:	4b14      	ldr	r3, [pc, #80]	@ (801a4c4 <rfalNfcfPollerGetCollisionResolutionStatus+0x104>)
 801a472:	9300      	str	r3, [sp, #0]
 801a474:	2300      	movs	r3, #0
 801a476:	f7ff fde9 	bl	801a04c <rfalNfcfComputeValidSENF>
            if( (gNfcf.CR.nfcDepFound) && (gNfcf.CR.compMode == RFAL_COMPLIANCE_MODE_NFC) )
 801a47a:	4b0f      	ldr	r3, [pc, #60]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a47c:	f893 314d 	ldrb.w	r3, [r3, #333]	@ 0x14d
 801a480:	2b00      	cmp	r3, #0
 801a482:	d012      	beq.n	801a4aa <rfalNfcfPollerGetCollisionResolutionStatus+0xea>
 801a484:	4b0c      	ldr	r3, [pc, #48]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a486:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 801a48a:	2b00      	cmp	r3, #0
 801a48c:	d10d      	bne.n	801a4aa <rfalNfcfPollerGetCollisionResolutionStatus+0xea>
                gNfcf.CR.state = RFAL_NFCF_CR_POLL_SC;
 801a48e:	4b0a      	ldr	r3, [pc, #40]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a490:	2202      	movs	r2, #2
 801a492:	f883 214e 	strb.w	r2, [r3, #334]	@ 0x14e
                gNfcf.CR.compMode = RFAL_COMPLIANCE_MODE_EMV; 
 801a496:	4b08      	ldr	r3, [pc, #32]	@ (801a4b8 <rfalNfcfPollerGetCollisionResolutionStatus+0xf8>)
 801a498:	2201      	movs	r2, #1
 801a49a:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
                return RFAL_ERR_BUSY;
 801a49e:	2302      	movs	r3, #2
 801a4a0:	e005      	b.n	801a4ae <rfalNfcfPollerGetCollisionResolutionStatus+0xee>
            break;
 801a4a2:	bf00      	nop
 801a4a4:	e002      	b.n	801a4ac <rfalNfcfPollerGetCollisionResolutionStatus+0xec>
                    break;
 801a4a6:	bf00      	nop
 801a4a8:	e000      	b.n	801a4ac <rfalNfcfPollerGetCollisionResolutionStatus+0xec>
            break;
 801a4aa:	bf00      	nop
        
    }
    
    return RFAL_ERR_NONE;
 801a4ac:	2300      	movs	r3, #0
    
}
 801a4ae:	4618      	mov	r0, r3
 801a4b0:	3708      	adds	r7, #8
 801a4b2:	46bd      	mov	sp, r7
 801a4b4:	bd80      	pop	{r7, pc}
 801a4b6:	bf00      	nop
 801a4b8:	20003a30 	.word	0x20003a30
 801a4bc:	20003a31 	.word	0x20003a31
 801a4c0:	20003a32 	.word	0x20003a32
 801a4c4:	20003b7d 	.word	0x20003b7d

0801a4c8 <rfalNfcfPollerCheck>:

/*******************************************************************************/
ReturnCode rfalNfcfPollerCheck( const uint8_t* nfcid2, const rfalNfcfServBlockListParam *servBlock, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rcvdLen )
{
 801a4c8:	b580      	push	{r7, lr}
 801a4ca:	b0a0      	sub	sp, #128	@ 0x80
 801a4cc:	af04      	add	r7, sp, #16
 801a4ce:	60f8      	str	r0, [r7, #12]
 801a4d0:	60b9      	str	r1, [r7, #8]
 801a4d2:	607a      	str	r2, [r7, #4]
 801a4d4:	807b      	strh	r3, [r7, #2]
    uint8_t       i;
    ReturnCode    ret;
    const uint8_t *checkRes;
    
    /* Check parameters */
    if( (nfcid2 == NULL) || (rxBuf == NULL) || (servBlock == NULL)                           ||
 801a4d6:	68fb      	ldr	r3, [r7, #12]
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	d018      	beq.n	801a50e <rfalNfcfPollerCheck+0x46>
 801a4dc:	687b      	ldr	r3, [r7, #4]
 801a4de:	2b00      	cmp	r3, #0
 801a4e0:	d015      	beq.n	801a50e <rfalNfcfPollerCheck+0x46>
 801a4e2:	68bb      	ldr	r3, [r7, #8]
 801a4e4:	2b00      	cmp	r3, #0
 801a4e6:	d012      	beq.n	801a50e <rfalNfcfPollerCheck+0x46>
        (servBlock->numBlock == 0U) || (servBlock->numBlock > RFAL_NFCF_CHECK_REQ_MAX_BLOCK) ||
 801a4e8:	68bb      	ldr	r3, [r7, #8]
 801a4ea:	7a1b      	ldrb	r3, [r3, #8]
    if( (nfcid2 == NULL) || (rxBuf == NULL) || (servBlock == NULL)                           ||
 801a4ec:	2b00      	cmp	r3, #0
 801a4ee:	d00e      	beq.n	801a50e <rfalNfcfPollerCheck+0x46>
        (servBlock->numBlock == 0U) || (servBlock->numBlock > RFAL_NFCF_CHECK_REQ_MAX_BLOCK) ||
 801a4f0:	68bb      	ldr	r3, [r7, #8]
 801a4f2:	7a1b      	ldrb	r3, [r3, #8]
 801a4f4:	2b0f      	cmp	r3, #15
 801a4f6:	d80a      	bhi.n	801a50e <rfalNfcfPollerCheck+0x46>
        (servBlock->numServ == 0U) || (servBlock->numServ > RFAL_NFCF_CHECK_REQ_MAX_SERV)    ||
 801a4f8:	68bb      	ldr	r3, [r7, #8]
 801a4fa:	781b      	ldrb	r3, [r3, #0]
        (servBlock->numBlock == 0U) || (servBlock->numBlock > RFAL_NFCF_CHECK_REQ_MAX_BLOCK) ||
 801a4fc:	2b00      	cmp	r3, #0
 801a4fe:	d006      	beq.n	801a50e <rfalNfcfPollerCheck+0x46>
        (servBlock->numServ == 0U) || (servBlock->numServ > RFAL_NFCF_CHECK_REQ_MAX_SERV)    ||
 801a500:	68bb      	ldr	r3, [r7, #8]
 801a502:	781b      	ldrb	r3, [r3, #0]
 801a504:	2b0f      	cmp	r3, #15
 801a506:	d802      	bhi.n	801a50e <rfalNfcfPollerCheck+0x46>
 801a508:	887b      	ldrh	r3, [r7, #2]
 801a50a:	2b0b      	cmp	r3, #11
 801a50c:	d801      	bhi.n	801a512 <rfalNfcfPollerCheck+0x4a>
        (rxBufLen < (RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_CHECK_RES_MIN_LEN))                      )
    {
        return RFAL_ERR_PARAM;
 801a50e:	2307      	movs	r3, #7
 801a510:	e11a      	b.n	801a748 <rfalNfcfPollerCheck+0x280>
    }
    
    msgIt = 0;
 801a512:	2300      	movs	r3, #0
 801a514:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    
    /*******************************************************************************/
    /* Compose CHECK command/request                                               */
    
    txBuf[msgIt++] = RFAL_NFCF_CMD_READ_WITHOUT_ENCRYPTION;                               /* Command Code    */
 801a518:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a51c:	1c5a      	adds	r2, r3, #1
 801a51e:	f887 206f 	strb.w	r2, [r7, #111]	@ 0x6f
 801a522:	3370      	adds	r3, #112	@ 0x70
 801a524:	443b      	add	r3, r7
 801a526:	2206      	movs	r2, #6
 801a528:	f803 2c60 	strb.w	r2, [r3, #-96]
    
    RFAL_MEMCPY( &txBuf[msgIt], nfcid2, RFAL_NFCF_NFCID2_LEN );                             /* NFCID2          */
 801a52c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a530:	f107 0210 	add.w	r2, r7, #16
 801a534:	4413      	add	r3, r2
 801a536:	2208      	movs	r2, #8
 801a538:	68f9      	ldr	r1, [r7, #12]
 801a53a:	4618      	mov	r0, r3
 801a53c:	f001 ffb6 	bl	801c4ac <memcpy>
    msgIt += RFAL_NFCF_NFCID2_LEN;
 801a540:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a544:	3308      	adds	r3, #8
 801a546:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    
    txBuf[msgIt++] = servBlock->numServ;                                                  /* NoS             */
 801a54a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a54e:	1c5a      	adds	r2, r3, #1
 801a550:	f887 206f 	strb.w	r2, [r7, #111]	@ 0x6f
 801a554:	4619      	mov	r1, r3
 801a556:	68bb      	ldr	r3, [r7, #8]
 801a558:	781a      	ldrb	r2, [r3, #0]
 801a55a:	f101 0370 	add.w	r3, r1, #112	@ 0x70
 801a55e:	443b      	add	r3, r7
 801a560:	f803 2c60 	strb.w	r2, [r3, #-96]
    for( i = 0; i < servBlock->numServ; i++)
 801a564:	2300      	movs	r3, #0
 801a566:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 801a56a:	e028      	b.n	801a5be <rfalNfcfPollerCheck+0xf6>
    {
        txBuf[msgIt++] = (uint8_t)((servBlock->servList[i] >> 0U) & 0xFFU);               /* Service Code    */
 801a56c:	68bb      	ldr	r3, [r7, #8]
 801a56e:	685a      	ldr	r2, [r3, #4]
 801a570:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a574:	005b      	lsls	r3, r3, #1
 801a576:	4413      	add	r3, r2
 801a578:	881a      	ldrh	r2, [r3, #0]
 801a57a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a57e:	1c59      	adds	r1, r3, #1
 801a580:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 801a584:	b2d2      	uxtb	r2, r2
 801a586:	3370      	adds	r3, #112	@ 0x70
 801a588:	443b      	add	r3, r7
 801a58a:	f803 2c60 	strb.w	r2, [r3, #-96]
        txBuf[msgIt++] = (uint8_t)((servBlock->servList[i] >> 8U) & 0xFFU);            
 801a58e:	68bb      	ldr	r3, [r7, #8]
 801a590:	685a      	ldr	r2, [r3, #4]
 801a592:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a596:	005b      	lsls	r3, r3, #1
 801a598:	4413      	add	r3, r2
 801a59a:	881b      	ldrh	r3, [r3, #0]
 801a59c:	0a1b      	lsrs	r3, r3, #8
 801a59e:	b29a      	uxth	r2, r3
 801a5a0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a5a4:	1c59      	adds	r1, r3, #1
 801a5a6:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 801a5aa:	b2d2      	uxtb	r2, r2
 801a5ac:	3370      	adds	r3, #112	@ 0x70
 801a5ae:	443b      	add	r3, r7
 801a5b0:	f803 2c60 	strb.w	r2, [r3, #-96]
    for( i = 0; i < servBlock->numServ; i++)
 801a5b4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a5b8:	3301      	adds	r3, #1
 801a5ba:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 801a5be:	68bb      	ldr	r3, [r7, #8]
 801a5c0:	781b      	ldrb	r3, [r3, #0]
 801a5c2:	f897 206e 	ldrb.w	r2, [r7, #110]	@ 0x6e
 801a5c6:	429a      	cmp	r2, r3
 801a5c8:	d3d0      	bcc.n	801a56c <rfalNfcfPollerCheck+0xa4>
    }
    
    txBuf[msgIt++] = servBlock->numBlock;                                                 /* NoB             */
 801a5ca:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a5ce:	1c5a      	adds	r2, r3, #1
 801a5d0:	f887 206f 	strb.w	r2, [r7, #111]	@ 0x6f
 801a5d4:	4619      	mov	r1, r3
 801a5d6:	68bb      	ldr	r3, [r7, #8]
 801a5d8:	7a1a      	ldrb	r2, [r3, #8]
 801a5da:	f101 0370 	add.w	r3, r1, #112	@ 0x70
 801a5de:	443b      	add	r3, r7
 801a5e0:	f803 2c60 	strb.w	r2, [r3, #-96]
    for( i = 0; i < servBlock->numBlock; i++)
 801a5e4:	2300      	movs	r3, #0
 801a5e6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 801a5ea:	e054      	b.n	801a696 <rfalNfcfPollerCheck+0x1ce>
    {
        txBuf[msgIt++] = servBlock->blockList[i].conf;                                    /* Block list element conf (Flag|Access|Service) */
 801a5ec:	68bb      	ldr	r3, [r7, #8]
 801a5ee:	68da      	ldr	r2, [r3, #12]
 801a5f0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a5f4:	009b      	lsls	r3, r3, #2
 801a5f6:	441a      	add	r2, r3
 801a5f8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a5fc:	1c59      	adds	r1, r3, #1
 801a5fe:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 801a602:	7812      	ldrb	r2, [r2, #0]
 801a604:	3370      	adds	r3, #112	@ 0x70
 801a606:	443b      	add	r3, r7
 801a608:	f803 2c60 	strb.w	r2, [r3, #-96]
        if( (servBlock->blockList[i].conf & RFAL_NFCF_BLOCKLISTELEM_LEN_BIT) != 0U )      /* Check if 2 or 3 byte block list element       */
 801a60c:	68bb      	ldr	r3, [r7, #8]
 801a60e:	68da      	ldr	r2, [r3, #12]
 801a610:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a614:	009b      	lsls	r3, r3, #2
 801a616:	4413      	add	r3, r2
 801a618:	781b      	ldrb	r3, [r3, #0]
 801a61a:	b25b      	sxtb	r3, r3
 801a61c:	2b00      	cmp	r3, #0
 801a61e:	da11      	bge.n	801a644 <rfalNfcfPollerCheck+0x17c>
        {
            txBuf[msgIt++] = (uint8_t)(servBlock->blockList[i].blockNum & 0xFFU);         /* 1byte Block Num */
 801a620:	68bb      	ldr	r3, [r7, #8]
 801a622:	68da      	ldr	r2, [r3, #12]
 801a624:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a628:	009b      	lsls	r3, r3, #2
 801a62a:	4413      	add	r3, r2
 801a62c:	885a      	ldrh	r2, [r3, #2]
 801a62e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a632:	1c59      	adds	r1, r3, #1
 801a634:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 801a638:	b2d2      	uxtb	r2, r2
 801a63a:	3370      	adds	r3, #112	@ 0x70
 801a63c:	443b      	add	r3, r7
 801a63e:	f803 2c60 	strb.w	r2, [r3, #-96]
 801a642:	e023      	b.n	801a68c <rfalNfcfPollerCheck+0x1c4>
        }
        else
        {
            txBuf[msgIt++] = (uint8_t)((servBlock->blockList[i].blockNum >> 0U) & 0xFFU); /* 2byte Block Num */
 801a644:	68bb      	ldr	r3, [r7, #8]
 801a646:	68da      	ldr	r2, [r3, #12]
 801a648:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a64c:	009b      	lsls	r3, r3, #2
 801a64e:	4413      	add	r3, r2
 801a650:	885a      	ldrh	r2, [r3, #2]
 801a652:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a656:	1c59      	adds	r1, r3, #1
 801a658:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 801a65c:	b2d2      	uxtb	r2, r2
 801a65e:	3370      	adds	r3, #112	@ 0x70
 801a660:	443b      	add	r3, r7
 801a662:	f803 2c60 	strb.w	r2, [r3, #-96]
            txBuf[msgIt++] = (uint8_t)((servBlock->blockList[i].blockNum >> 8U) & 0xFFU);
 801a666:	68bb      	ldr	r3, [r7, #8]
 801a668:	68da      	ldr	r2, [r3, #12]
 801a66a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a66e:	009b      	lsls	r3, r3, #2
 801a670:	4413      	add	r3, r2
 801a672:	885b      	ldrh	r3, [r3, #2]
 801a674:	0a1b      	lsrs	r3, r3, #8
 801a676:	b29a      	uxth	r2, r3
 801a678:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a67c:	1c59      	adds	r1, r3, #1
 801a67e:	f887 106f 	strb.w	r1, [r7, #111]	@ 0x6f
 801a682:	b2d2      	uxtb	r2, r2
 801a684:	3370      	adds	r3, #112	@ 0x70
 801a686:	443b      	add	r3, r7
 801a688:	f803 2c60 	strb.w	r2, [r3, #-96]
    for( i = 0; i < servBlock->numBlock; i++)
 801a68c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 801a690:	3301      	adds	r3, #1
 801a692:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 801a696:	68bb      	ldr	r3, [r7, #8]
 801a698:	7a1b      	ldrb	r3, [r3, #8]
 801a69a:	f897 206e 	ldrb.w	r2, [r7, #110]	@ 0x6e
 801a69e:	429a      	cmp	r2, r3
 801a6a0:	d3a4      	bcc.n	801a5ec <rfalNfcfPollerCheck+0x124>
        }
    }
    
    /*******************************************************************************/
    /* Transceive CHECK command/request                                            */
    ret = rfalTransceiveBlockingTxRx( txBuf, msgIt, rxBuf, rxBufLen, rcvdLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCF_MRT_CHECK_UPDATE );
 801a6a2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801a6a6:	b299      	uxth	r1, r3
 801a6a8:	887a      	ldrh	r2, [r7, #2]
 801a6aa:	f107 0010 	add.w	r0, r7, #16
 801a6ae:	4b28      	ldr	r3, [pc, #160]	@ (801a750 <rfalNfcfPollerCheck+0x288>)
 801a6b0:	9302      	str	r3, [sp, #8]
 801a6b2:	2300      	movs	r3, #0
 801a6b4:	9301      	str	r3, [sp, #4]
 801a6b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a6b8:	9300      	str	r3, [sp, #0]
 801a6ba:	4613      	mov	r3, r2
 801a6bc:	687a      	ldr	r2, [r7, #4]
 801a6be:	f7e8 f9c7 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801a6c2:	4603      	mov	r3, r0
 801a6c4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    
    if( ret == RFAL_ERR_NONE )
 801a6c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801a6cc:	2b00      	cmp	r3, #0
 801a6ce:	d139      	bne.n	801a744 <rfalNfcfPollerCheck+0x27c>
    {
        /* Skip LEN byte */
        checkRes = (rxBuf + RFAL_NFCF_LENGTH_LEN);
 801a6d0:	687b      	ldr	r3, [r7, #4]
 801a6d2:	3301      	adds	r3, #1
 801a6d4:	66bb      	str	r3, [r7, #104]	@ 0x68
       
        /* Check NFCID and response length    T3T v1.0   5.4.2.3 */
        if( (RFAL_BYTECMP( nfcid2, &checkRes[RFAL_NFCF_CMD_LEN], RFAL_NFCF_NFCID2_LEN ) != 0) || 
 801a6d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a6d8:	3301      	adds	r3, #1
 801a6da:	2208      	movs	r2, #8
 801a6dc:	4619      	mov	r1, r3
 801a6de:	68f8      	ldr	r0, [r7, #12]
 801a6e0:	f001 fe86 	bl	801c3f0 <memcmp>
 801a6e4:	4603      	mov	r3, r0
 801a6e6:	2b00      	cmp	r3, #0
 801a6e8:	d103      	bne.n	801a6f2 <rfalNfcfPollerCheck+0x22a>
            (*rcvdLen < (RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_CHECKUPDATE_RES_ST2_POS))            )
 801a6ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a6ec:	881b      	ldrh	r3, [r3, #0]
        if( (RFAL_BYTECMP( nfcid2, &checkRes[RFAL_NFCF_CMD_LEN], RFAL_NFCF_NFCID2_LEN ) != 0) || 
 801a6ee:	2b0a      	cmp	r3, #10
 801a6f0:	d803      	bhi.n	801a6fa <rfalNfcfPollerCheck+0x232>
        {
            ret = RFAL_ERR_PROTO;
 801a6f2:	230b      	movs	r3, #11
 801a6f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 801a6f8:	e024      	b.n	801a744 <rfalNfcfPollerCheck+0x27c>
        }
        /* Check for a valid response */
        else if( (checkRes[RFAL_NFCF_CMD_POS] != (uint8_t)RFAL_NFCF_CMD_READ_WITHOUT_ENCRYPTION_RES) ||
 801a6fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a6fc:	781b      	ldrb	r3, [r3, #0]
 801a6fe:	2b07      	cmp	r3, #7
 801a700:	d109      	bne.n	801a716 <rfalNfcfPollerCheck+0x24e>
                 (checkRes[RFAL_NFCF_CHECKUPDATE_RES_ST1_POS] != RFAL_NFCF_STATUS_FLAG_SUCCESS)      || 
 801a702:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a704:	3309      	adds	r3, #9
 801a706:	781b      	ldrb	r3, [r3, #0]
        else if( (checkRes[RFAL_NFCF_CMD_POS] != (uint8_t)RFAL_NFCF_CMD_READ_WITHOUT_ENCRYPTION_RES) ||
 801a708:	2b00      	cmp	r3, #0
 801a70a:	d104      	bne.n	801a716 <rfalNfcfPollerCheck+0x24e>
                 (checkRes[RFAL_NFCF_CHECKUPDATE_RES_ST2_POS] != RFAL_NFCF_STATUS_FLAG_SUCCESS)        )
 801a70c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a70e:	330a      	adds	r3, #10
 801a710:	781b      	ldrb	r3, [r3, #0]
                 (checkRes[RFAL_NFCF_CHECKUPDATE_RES_ST1_POS] != RFAL_NFCF_STATUS_FLAG_SUCCESS)      || 
 801a712:	2b00      	cmp	r3, #0
 801a714:	d003      	beq.n	801a71e <rfalNfcfPollerCheck+0x256>
        {
            ret = RFAL_ERR_REQUEST;
 801a716:	2305      	movs	r3, #5
 801a718:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 801a71c:	e012      	b.n	801a744 <rfalNfcfPollerCheck+0x27c>
        }
        /* CHECK succesfull, remove header */
        else
        {
            (*rcvdLen) -= (RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_CHECKUPDATE_RES_NOB_POS);
 801a71e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a720:	881b      	ldrh	r3, [r3, #0]
 801a722:	3b0c      	subs	r3, #12
 801a724:	b29a      	uxth	r2, r3
 801a726:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a728:	801a      	strh	r2, [r3, #0]
            
            if( *rcvdLen > 0U )
 801a72a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a72c:	881b      	ldrh	r3, [r3, #0]
 801a72e:	2b00      	cmp	r3, #0
 801a730:	d008      	beq.n	801a744 <rfalNfcfPollerCheck+0x27c>
            {
                RFAL_MEMMOVE( rxBuf, &checkRes[RFAL_NFCF_CHECKUPDATE_RES_NOB_POS], (*rcvdLen) );
 801a732:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a734:	f103 010b 	add.w	r1, r3, #11
 801a738:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a73a:	881b      	ldrh	r3, [r3, #0]
 801a73c:	461a      	mov	r2, r3
 801a73e:	6878      	ldr	r0, [r7, #4]
 801a740:	f001 fe66 	bl	801c410 <memmove>
            }
        }
    }
    
    return ret;
 801a744:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
}
 801a748:	4618      	mov	r0, r3
 801a74a:	3770      	adds	r7, #112	@ 0x70
 801a74c:	46bd      	mov	sp, r7
 801a74e:	bd80      	pop	{r7, pc}
 801a750:	02000010 	.word	0x02000010

0801a754 <rfalNfcfPollerUpdate>:


/*******************************************************************************/
ReturnCode rfalNfcfPollerUpdate( const uint8_t* nfcid2, const rfalNfcfServBlockListParam *servBlock,  uint8_t *txBuf, uint16_t txBufLen, const uint8_t *blockData, uint8_t *rxBuf, uint16_t rxBufLen )
{
 801a754:	b580      	push	{r7, lr}
 801a756:	b08c      	sub	sp, #48	@ 0x30
 801a758:	af04      	add	r7, sp, #16
 801a75a:	60f8      	str	r0, [r7, #12]
 801a75c:	60b9      	str	r1, [r7, #8]
 801a75e:	607a      	str	r2, [r7, #4]
 801a760:	807b      	strh	r3, [r7, #2]
    uint16_t      auxLen;
    const uint8_t *updateRes;
    ReturnCode    ret;

    /* Check parameters */
    if( (nfcid2 == NULL) || (rxBuf == NULL) || (servBlock == NULL) || (txBuf == NULL)         ||
 801a762:	68fb      	ldr	r3, [r7, #12]
 801a764:	2b00      	cmp	r3, #0
 801a766:	d01b      	beq.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
 801a768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	d018      	beq.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
 801a76e:	68bb      	ldr	r3, [r7, #8]
 801a770:	2b00      	cmp	r3, #0
 801a772:	d015      	beq.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
 801a774:	687b      	ldr	r3, [r7, #4]
 801a776:	2b00      	cmp	r3, #0
 801a778:	d012      	beq.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
        (servBlock->numBlock == 0U) || (servBlock->numBlock > RFAL_NFCF_UPDATE_REQ_MAX_BLOCK) ||
 801a77a:	68bb      	ldr	r3, [r7, #8]
 801a77c:	7a1b      	ldrb	r3, [r3, #8]
    if( (nfcid2 == NULL) || (rxBuf == NULL) || (servBlock == NULL) || (txBuf == NULL)         ||
 801a77e:	2b00      	cmp	r3, #0
 801a780:	d00e      	beq.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
        (servBlock->numBlock == 0U) || (servBlock->numBlock > RFAL_NFCF_UPDATE_REQ_MAX_BLOCK) ||
 801a782:	68bb      	ldr	r3, [r7, #8]
 801a784:	7a1b      	ldrb	r3, [r3, #8]
 801a786:	2b0d      	cmp	r3, #13
 801a788:	d80a      	bhi.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
        (servBlock->numServ == 0U)   || (servBlock->numServ > RFAL_NFCF_UPDATE_REQ_MAX_SERV)  ||
 801a78a:	68bb      	ldr	r3, [r7, #8]
 801a78c:	781b      	ldrb	r3, [r3, #0]
        (servBlock->numBlock == 0U) || (servBlock->numBlock > RFAL_NFCF_UPDATE_REQ_MAX_BLOCK) ||
 801a78e:	2b00      	cmp	r3, #0
 801a790:	d006      	beq.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
        (servBlock->numServ == 0U)   || (servBlock->numServ > RFAL_NFCF_UPDATE_REQ_MAX_SERV)  ||
 801a792:	68bb      	ldr	r3, [r7, #8]
 801a794:	781b      	ldrb	r3, [r3, #0]
 801a796:	2b0f      	cmp	r3, #15
 801a798:	d802      	bhi.n	801a7a0 <rfalNfcfPollerUpdate+0x4c>
 801a79a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801a79c:	2b0b      	cmp	r3, #11
 801a79e:	d801      	bhi.n	801a7a4 <rfalNfcfPollerUpdate+0x50>
        (rxBufLen < (RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_UPDATE_RES_MIN_LEN))                      )
    {
        return RFAL_ERR_PARAM;
 801a7a0:	2307      	movs	r3, #7
 801a7a2:	e0fe      	b.n	801a9a2 <rfalNfcfPollerUpdate+0x24e>
    }
    
    /* Calculate required txBuffer lenth      T3T 1.0  Table 9 */
    auxLen = (uint16_t)( RFAL_NFCF_CMD_LEN + RFAL_NFCF_NFCID2_LEN + RFAL_NFCF_NOS_LEN + ( servBlock->numServ * sizeof(rfalNfcfServ) ) + 
 801a7a4:	68bb      	ldr	r3, [r7, #8]
 801a7a6:	781b      	ldrb	r3, [r3, #0]
 801a7a8:	005b      	lsls	r3, r3, #1
 801a7aa:	b29a      	uxth	r2, r3
              RFAL_NFCF_NOB_LEN + (uint16_t)((uint16_t)servBlock->numBlock * RFAL_NFCF_BLOCKLISTELEM_MAX_LEN) + (uint16_t)((uint16_t)servBlock->numBlock * RFAL_NFCF_BLOCK_LEN) );
 801a7ac:	68bb      	ldr	r3, [r7, #8]
 801a7ae:	7a1b      	ldrb	r3, [r3, #8]
 801a7b0:	4619      	mov	r1, r3
 801a7b2:	0049      	lsls	r1, r1, #1
 801a7b4:	440b      	add	r3, r1
 801a7b6:	b29b      	uxth	r3, r3
 801a7b8:	4413      	add	r3, r2
 801a7ba:	b29a      	uxth	r2, r3
 801a7bc:	68bb      	ldr	r3, [r7, #8]
 801a7be:	7a1b      	ldrb	r3, [r3, #8]
 801a7c0:	011b      	lsls	r3, r3, #4
 801a7c2:	b29b      	uxth	r3, r3
 801a7c4:	4413      	add	r3, r2
 801a7c6:	b29b      	uxth	r3, r3
    auxLen = (uint16_t)( RFAL_NFCF_CMD_LEN + RFAL_NFCF_NFCID2_LEN + RFAL_NFCF_NOS_LEN + ( servBlock->numServ * sizeof(rfalNfcfServ) ) + 
 801a7c8:	330b      	adds	r3, #11
 801a7ca:	833b      	strh	r3, [r7, #24]
    
    
    /* Check whether the provided buffer is sufficient for this request */
    if( txBufLen < auxLen )
 801a7cc:	887a      	ldrh	r2, [r7, #2]
 801a7ce:	8b3b      	ldrh	r3, [r7, #24]
 801a7d0:	429a      	cmp	r2, r3
 801a7d2:	d201      	bcs.n	801a7d8 <rfalNfcfPollerUpdate+0x84>
    {
        return RFAL_ERR_PARAM;
 801a7d4:	2307      	movs	r3, #7
 801a7d6:	e0e4      	b.n	801a9a2 <rfalNfcfPollerUpdate+0x24e>
    }
        
    msgIt = 0;
 801a7d8:	2300      	movs	r3, #0
 801a7da:	83bb      	strh	r3, [r7, #28]
    
    /*******************************************************************************/
    /* Compose UPDATE command/request                                              */
    
    txBuf[msgIt++] = RFAL_NFCF_CMD_WRITE_WITHOUT_ENCRYPTION;                              /* Command Code    */
 801a7dc:	8bbb      	ldrh	r3, [r7, #28]
 801a7de:	1c5a      	adds	r2, r3, #1
 801a7e0:	83ba      	strh	r2, [r7, #28]
 801a7e2:	461a      	mov	r2, r3
 801a7e4:	687b      	ldr	r3, [r7, #4]
 801a7e6:	4413      	add	r3, r2
 801a7e8:	2208      	movs	r2, #8
 801a7ea:	701a      	strb	r2, [r3, #0]
    
    RFAL_MEMCPY( &txBuf[msgIt], nfcid2, RFAL_NFCF_NFCID2_LEN );                             /* NFCID2          */
 801a7ec:	8bbb      	ldrh	r3, [r7, #28]
 801a7ee:	687a      	ldr	r2, [r7, #4]
 801a7f0:	4413      	add	r3, r2
 801a7f2:	2208      	movs	r2, #8
 801a7f4:	68f9      	ldr	r1, [r7, #12]
 801a7f6:	4618      	mov	r0, r3
 801a7f8:	f001 fe58 	bl	801c4ac <memcpy>
    msgIt += RFAL_NFCF_NFCID2_LEN;
 801a7fc:	8bbb      	ldrh	r3, [r7, #28]
 801a7fe:	3308      	adds	r3, #8
 801a800:	83bb      	strh	r3, [r7, #28]
    
    txBuf[msgIt++] = servBlock->numServ;                                                  /* NoS             */
 801a802:	8bbb      	ldrh	r3, [r7, #28]
 801a804:	1c5a      	adds	r2, r3, #1
 801a806:	83ba      	strh	r2, [r7, #28]
 801a808:	461a      	mov	r2, r3
 801a80a:	687b      	ldr	r3, [r7, #4]
 801a80c:	4413      	add	r3, r2
 801a80e:	68ba      	ldr	r2, [r7, #8]
 801a810:	7812      	ldrb	r2, [r2, #0]
 801a812:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < servBlock->numServ; i++)
 801a814:	2300      	movs	r3, #0
 801a816:	77fb      	strb	r3, [r7, #31]
 801a818:	e020      	b.n	801a85c <rfalNfcfPollerUpdate+0x108>
    {
        txBuf[msgIt++] = (uint8_t)((servBlock->servList[i] >> 0U) & 0xFFU);               /* Service Code    */
 801a81a:	68bb      	ldr	r3, [r7, #8]
 801a81c:	685a      	ldr	r2, [r3, #4]
 801a81e:	7ffb      	ldrb	r3, [r7, #31]
 801a820:	005b      	lsls	r3, r3, #1
 801a822:	4413      	add	r3, r2
 801a824:	881a      	ldrh	r2, [r3, #0]
 801a826:	8bbb      	ldrh	r3, [r7, #28]
 801a828:	1c59      	adds	r1, r3, #1
 801a82a:	83b9      	strh	r1, [r7, #28]
 801a82c:	4619      	mov	r1, r3
 801a82e:	687b      	ldr	r3, [r7, #4]
 801a830:	440b      	add	r3, r1
 801a832:	b2d2      	uxtb	r2, r2
 801a834:	701a      	strb	r2, [r3, #0]
        txBuf[msgIt++] = (uint8_t)((servBlock->servList[i] >> 8U) & 0xFFU);            
 801a836:	68bb      	ldr	r3, [r7, #8]
 801a838:	685a      	ldr	r2, [r3, #4]
 801a83a:	7ffb      	ldrb	r3, [r7, #31]
 801a83c:	005b      	lsls	r3, r3, #1
 801a83e:	4413      	add	r3, r2
 801a840:	881b      	ldrh	r3, [r3, #0]
 801a842:	0a1b      	lsrs	r3, r3, #8
 801a844:	b29a      	uxth	r2, r3
 801a846:	8bbb      	ldrh	r3, [r7, #28]
 801a848:	1c59      	adds	r1, r3, #1
 801a84a:	83b9      	strh	r1, [r7, #28]
 801a84c:	4619      	mov	r1, r3
 801a84e:	687b      	ldr	r3, [r7, #4]
 801a850:	440b      	add	r3, r1
 801a852:	b2d2      	uxtb	r2, r2
 801a854:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < servBlock->numServ; i++)
 801a856:	7ffb      	ldrb	r3, [r7, #31]
 801a858:	3301      	adds	r3, #1
 801a85a:	77fb      	strb	r3, [r7, #31]
 801a85c:	68bb      	ldr	r3, [r7, #8]
 801a85e:	781b      	ldrb	r3, [r3, #0]
 801a860:	7ffa      	ldrb	r2, [r7, #31]
 801a862:	429a      	cmp	r2, r3
 801a864:	d3d9      	bcc.n	801a81a <rfalNfcfPollerUpdate+0xc6>
    }
    
    txBuf[msgIt++] = servBlock->numBlock;                                                 /* NoB             */
 801a866:	8bbb      	ldrh	r3, [r7, #28]
 801a868:	1c5a      	adds	r2, r3, #1
 801a86a:	83ba      	strh	r2, [r7, #28]
 801a86c:	461a      	mov	r2, r3
 801a86e:	687b      	ldr	r3, [r7, #4]
 801a870:	4413      	add	r3, r2
 801a872:	68ba      	ldr	r2, [r7, #8]
 801a874:	7a12      	ldrb	r2, [r2, #8]
 801a876:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < servBlock->numBlock; i++)
 801a878:	2300      	movs	r3, #0
 801a87a:	77fb      	strb	r3, [r7, #31]
 801a87c:	e045      	b.n	801a90a <rfalNfcfPollerUpdate+0x1b6>
    {
        txBuf[msgIt++] = servBlock->blockList[i].conf;                                    /* Block list element conf (Flag|Access|Service) */
 801a87e:	68bb      	ldr	r3, [r7, #8]
 801a880:	68da      	ldr	r2, [r3, #12]
 801a882:	7ffb      	ldrb	r3, [r7, #31]
 801a884:	009b      	lsls	r3, r3, #2
 801a886:	441a      	add	r2, r3
 801a888:	8bbb      	ldrh	r3, [r7, #28]
 801a88a:	1c59      	adds	r1, r3, #1
 801a88c:	83b9      	strh	r1, [r7, #28]
 801a88e:	4619      	mov	r1, r3
 801a890:	687b      	ldr	r3, [r7, #4]
 801a892:	440b      	add	r3, r1
 801a894:	7812      	ldrb	r2, [r2, #0]
 801a896:	701a      	strb	r2, [r3, #0]
        if( (servBlock->blockList[i].conf & RFAL_NFCF_BLOCKLISTELEM_LEN_BIT) != 0U )      /* Check if 2 or 3 byte block list element       */
 801a898:	68bb      	ldr	r3, [r7, #8]
 801a89a:	68da      	ldr	r2, [r3, #12]
 801a89c:	7ffb      	ldrb	r3, [r7, #31]
 801a89e:	009b      	lsls	r3, r3, #2
 801a8a0:	4413      	add	r3, r2
 801a8a2:	781b      	ldrb	r3, [r3, #0]
 801a8a4:	b25b      	sxtb	r3, r3
 801a8a6:	2b00      	cmp	r3, #0
 801a8a8:	da0e      	bge.n	801a8c8 <rfalNfcfPollerUpdate+0x174>
        {
            txBuf[msgIt++] = (uint8_t)(servBlock->blockList[i].blockNum & 0xFFU);         /* 1byte Block Num */
 801a8aa:	68bb      	ldr	r3, [r7, #8]
 801a8ac:	68da      	ldr	r2, [r3, #12]
 801a8ae:	7ffb      	ldrb	r3, [r7, #31]
 801a8b0:	009b      	lsls	r3, r3, #2
 801a8b2:	4413      	add	r3, r2
 801a8b4:	885a      	ldrh	r2, [r3, #2]
 801a8b6:	8bbb      	ldrh	r3, [r7, #28]
 801a8b8:	1c59      	adds	r1, r3, #1
 801a8ba:	83b9      	strh	r1, [r7, #28]
 801a8bc:	4619      	mov	r1, r3
 801a8be:	687b      	ldr	r3, [r7, #4]
 801a8c0:	440b      	add	r3, r1
 801a8c2:	b2d2      	uxtb	r2, r2
 801a8c4:	701a      	strb	r2, [r3, #0]
 801a8c6:	e01d      	b.n	801a904 <rfalNfcfPollerUpdate+0x1b0>
        }
        else
        {
            txBuf[msgIt++] = (uint8_t)((servBlock->blockList[i].blockNum >> 0U) & 0xFFU); /* 2byte Block Num */
 801a8c8:	68bb      	ldr	r3, [r7, #8]
 801a8ca:	68da      	ldr	r2, [r3, #12]
 801a8cc:	7ffb      	ldrb	r3, [r7, #31]
 801a8ce:	009b      	lsls	r3, r3, #2
 801a8d0:	4413      	add	r3, r2
 801a8d2:	885a      	ldrh	r2, [r3, #2]
 801a8d4:	8bbb      	ldrh	r3, [r7, #28]
 801a8d6:	1c59      	adds	r1, r3, #1
 801a8d8:	83b9      	strh	r1, [r7, #28]
 801a8da:	4619      	mov	r1, r3
 801a8dc:	687b      	ldr	r3, [r7, #4]
 801a8de:	440b      	add	r3, r1
 801a8e0:	b2d2      	uxtb	r2, r2
 801a8e2:	701a      	strb	r2, [r3, #0]
            txBuf[msgIt++] = (uint8_t)((servBlock->blockList[i].blockNum >> 8U) & 0xFFU);
 801a8e4:	68bb      	ldr	r3, [r7, #8]
 801a8e6:	68da      	ldr	r2, [r3, #12]
 801a8e8:	7ffb      	ldrb	r3, [r7, #31]
 801a8ea:	009b      	lsls	r3, r3, #2
 801a8ec:	4413      	add	r3, r2
 801a8ee:	885b      	ldrh	r3, [r3, #2]
 801a8f0:	0a1b      	lsrs	r3, r3, #8
 801a8f2:	b29a      	uxth	r2, r3
 801a8f4:	8bbb      	ldrh	r3, [r7, #28]
 801a8f6:	1c59      	adds	r1, r3, #1
 801a8f8:	83b9      	strh	r1, [r7, #28]
 801a8fa:	4619      	mov	r1, r3
 801a8fc:	687b      	ldr	r3, [r7, #4]
 801a8fe:	440b      	add	r3, r1
 801a900:	b2d2      	uxtb	r2, r2
 801a902:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < servBlock->numBlock; i++)
 801a904:	7ffb      	ldrb	r3, [r7, #31]
 801a906:	3301      	adds	r3, #1
 801a908:	77fb      	strb	r3, [r7, #31]
 801a90a:	68bb      	ldr	r3, [r7, #8]
 801a90c:	7a1b      	ldrb	r3, [r3, #8]
 801a90e:	7ffa      	ldrb	r2, [r7, #31]
 801a910:	429a      	cmp	r2, r3
 801a912:	d3b4      	bcc.n	801a87e <rfalNfcfPollerUpdate+0x12a>
        }
    }
    
    auxLen = ((uint16_t)servBlock->numBlock * RFAL_NFCF_BLOCK_LEN);
 801a914:	68bb      	ldr	r3, [r7, #8]
 801a916:	7a1b      	ldrb	r3, [r3, #8]
 801a918:	011b      	lsls	r3, r3, #4
 801a91a:	833b      	strh	r3, [r7, #24]
    RFAL_MEMCPY( &txBuf[msgIt], blockData, auxLen );                                        /* Block Data      */
 801a91c:	8bbb      	ldrh	r3, [r7, #28]
 801a91e:	687a      	ldr	r2, [r7, #4]
 801a920:	4413      	add	r3, r2
 801a922:	8b3a      	ldrh	r2, [r7, #24]
 801a924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a926:	4618      	mov	r0, r3
 801a928:	f001 fdc0 	bl	801c4ac <memcpy>
    msgIt += auxLen;
 801a92c:	8bba      	ldrh	r2, [r7, #28]
 801a92e:	8b3b      	ldrh	r3, [r7, #24]
 801a930:	4413      	add	r3, r2
 801a932:	83bb      	strh	r3, [r7, #28]
    
    
    /*******************************************************************************/
    /* Transceive UPDATE command/request                                           */
    ret = rfalTransceiveBlockingTxRx( txBuf, msgIt, rxBuf, rxBufLen, &rcvdLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCF_MRT_CHECK_UPDATE );
 801a934:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 801a936:	8bb9      	ldrh	r1, [r7, #28]
 801a938:	4b1c      	ldr	r3, [pc, #112]	@ (801a9ac <rfalNfcfPollerUpdate+0x258>)
 801a93a:	9302      	str	r3, [sp, #8]
 801a93c:	2300      	movs	r3, #0
 801a93e:	9301      	str	r3, [sp, #4]
 801a940:	f107 0312 	add.w	r3, r7, #18
 801a944:	9300      	str	r3, [sp, #0]
 801a946:	4613      	mov	r3, r2
 801a948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a94a:	6878      	ldr	r0, [r7, #4]
 801a94c:	f7e8 f880 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801a950:	4603      	mov	r3, r0
 801a952:	837b      	strh	r3, [r7, #26]
    
    if( ret == RFAL_ERR_NONE )
 801a954:	8b7b      	ldrh	r3, [r7, #26]
 801a956:	2b00      	cmp	r3, #0
 801a958:	d122      	bne.n	801a9a0 <rfalNfcfPollerUpdate+0x24c>
    {
        /* Skip LEN byte */
        updateRes = (rxBuf + RFAL_NFCF_LENGTH_LEN);
 801a95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a95c:	3301      	adds	r3, #1
 801a95e:	617b      	str	r3, [r7, #20]
        
        /* Check NFCID and response length    T3T v1.0   5.5.2.3 */
        if( (RFAL_BYTECMP( nfcid2, &updateRes[RFAL_NFCF_CMD_LEN], RFAL_NFCF_NFCID2_LEN ) != 0) || 
 801a960:	697b      	ldr	r3, [r7, #20]
 801a962:	3301      	adds	r3, #1
 801a964:	2208      	movs	r2, #8
 801a966:	4619      	mov	r1, r3
 801a968:	68f8      	ldr	r0, [r7, #12]
 801a96a:	f001 fd41 	bl	801c3f0 <memcmp>
 801a96e:	4603      	mov	r3, r0
 801a970:	2b00      	cmp	r3, #0
 801a972:	d102      	bne.n	801a97a <rfalNfcfPollerUpdate+0x226>
            (rcvdLen < (RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_CHECKUPDATE_RES_ST2_POS))             )
 801a974:	8a7b      	ldrh	r3, [r7, #18]
        if( (RFAL_BYTECMP( nfcid2, &updateRes[RFAL_NFCF_CMD_LEN], RFAL_NFCF_NFCID2_LEN ) != 0) || 
 801a976:	2b0a      	cmp	r3, #10
 801a978:	d802      	bhi.n	801a980 <rfalNfcfPollerUpdate+0x22c>
        {
            ret = RFAL_ERR_PROTO;
 801a97a:	230b      	movs	r3, #11
 801a97c:	837b      	strh	r3, [r7, #26]
 801a97e:	e00f      	b.n	801a9a0 <rfalNfcfPollerUpdate+0x24c>
        }
        /* Check for a valid response */
        else if( (updateRes[RFAL_NFCF_CMD_POS] != (uint8_t)RFAL_NFCF_CMD_WRITE_WITHOUT_ENCRYPTION_RES) ||
 801a980:	697b      	ldr	r3, [r7, #20]
 801a982:	781b      	ldrb	r3, [r3, #0]
 801a984:	2b09      	cmp	r3, #9
 801a986:	d109      	bne.n	801a99c <rfalNfcfPollerUpdate+0x248>
                 (updateRes[RFAL_NFCF_CHECKUPDATE_RES_ST1_POS] != RFAL_NFCF_STATUS_FLAG_SUCCESS)       ||
 801a988:	697b      	ldr	r3, [r7, #20]
 801a98a:	3309      	adds	r3, #9
 801a98c:	781b      	ldrb	r3, [r3, #0]
        else if( (updateRes[RFAL_NFCF_CMD_POS] != (uint8_t)RFAL_NFCF_CMD_WRITE_WITHOUT_ENCRYPTION_RES) ||
 801a98e:	2b00      	cmp	r3, #0
 801a990:	d104      	bne.n	801a99c <rfalNfcfPollerUpdate+0x248>
                 (updateRes[RFAL_NFCF_CHECKUPDATE_RES_ST2_POS] != RFAL_NFCF_STATUS_FLAG_SUCCESS)         )
 801a992:	697b      	ldr	r3, [r7, #20]
 801a994:	330a      	adds	r3, #10
 801a996:	781b      	ldrb	r3, [r3, #0]
                 (updateRes[RFAL_NFCF_CHECKUPDATE_RES_ST1_POS] != RFAL_NFCF_STATUS_FLAG_SUCCESS)       ||
 801a998:	2b00      	cmp	r3, #0
 801a99a:	d001      	beq.n	801a9a0 <rfalNfcfPollerUpdate+0x24c>
        {
            ret = RFAL_ERR_REQUEST;
 801a99c:	2305      	movs	r3, #5
 801a99e:	837b      	strh	r3, [r7, #26]
        {
            /* MISRA 15.7 - Empty else */
        }
    }
    
    return ret;
 801a9a0:	8b7b      	ldrh	r3, [r7, #26]
}
 801a9a2:	4618      	mov	r0, r3
 801a9a4:	3720      	adds	r7, #32
 801a9a6:	46bd      	mov	sp, r7
 801a9a8:	bd80      	pop	{r7, pc}
 801a9aa:	bf00      	nop
 801a9ac:	02000010 	.word	0x02000010

0801a9b0 <rfalNfcvParseError>:
******************************************************************************
*/

/*******************************************************************************/
static ReturnCode rfalNfcvParseError( uint8_t err )
{
 801a9b0:	b480      	push	{r7}
 801a9b2:	b083      	sub	sp, #12
 801a9b4:	af00      	add	r7, sp, #0
 801a9b6:	4603      	mov	r3, r0
 801a9b8:	71fb      	strb	r3, [r7, #7]
    switch(err)
 801a9ba:	79fb      	ldrb	r3, [r7, #7]
 801a9bc:	3b01      	subs	r3, #1
 801a9be:	2b12      	cmp	r3, #18
 801a9c0:	d82e      	bhi.n	801aa20 <rfalNfcvParseError+0x70>
 801a9c2:	a201      	add	r2, pc, #4	@ (adr r2, 801a9c8 <rfalNfcvParseError+0x18>)
 801a9c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a9c8:	0801aa15 	.word	0x0801aa15
 801a9cc:	0801aa19 	.word	0x0801aa19
 801a9d0:	0801aa15 	.word	0x0801aa15
 801a9d4:	0801aa21 	.word	0x0801aa21
 801a9d8:	0801aa21 	.word	0x0801aa21
 801a9dc:	0801aa21 	.word	0x0801aa21
 801a9e0:	0801aa21 	.word	0x0801aa21
 801a9e4:	0801aa21 	.word	0x0801aa21
 801a9e8:	0801aa21 	.word	0x0801aa21
 801a9ec:	0801aa21 	.word	0x0801aa21
 801a9f0:	0801aa21 	.word	0x0801aa21
 801a9f4:	0801aa21 	.word	0x0801aa21
 801a9f8:	0801aa21 	.word	0x0801aa21
 801a9fc:	0801aa21 	.word	0x0801aa21
 801aa00:	0801aa21 	.word	0x0801aa21
 801aa04:	0801aa21 	.word	0x0801aa21
 801aa08:	0801aa21 	.word	0x0801aa21
 801aa0c:	0801aa21 	.word	0x0801aa21
 801aa10:	0801aa1d 	.word	0x0801aa1d
    {
        case RFAL_NFCV_ERROR_CMD_NOT_SUPPORTED:
        case RFAL_NFCV_ERROR_OPTION_NOT_SUPPORTED:
            return RFAL_ERR_NOTSUPP;
 801aa14:	2318      	movs	r3, #24
 801aa16:	e004      	b.n	801aa22 <rfalNfcvParseError+0x72>
            
        case RFAL_NFCV_ERROR_CMD_NOT_RECOGNIZED:
            return RFAL_ERR_PROTO;
 801aa18:	230b      	movs	r3, #11
 801aa1a:	e002      	b.n	801aa22 <rfalNfcvParseError+0x72>
            
        case RFAL_NFCV_ERROR_WRITE_FAILED:
            return RFAL_ERR_WRITE;
 801aa1c:	2319      	movs	r3, #25
 801aa1e:	e000      	b.n	801aa22 <rfalNfcvParseError+0x72>
            
        default:
            return RFAL_ERR_REQUEST;
 801aa20:	2305      	movs	r3, #5
    }
}
 801aa22:	4618      	mov	r0, r3
 801aa24:	370c      	adds	r7, #12
 801aa26:	46bd      	mov	sp, r7
 801aa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa2c:	4770      	bx	lr
 801aa2e:	bf00      	nop

0801aa30 <rfalNfcvPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcvPollerInitialize( void )
{
 801aa30:	b580      	push	{r7, lr}
 801aa32:	b082      	sub	sp, #8
 801aa34:	af00      	add	r7, sp, #0
    ReturnCode ret;
            
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCV, RFAL_BR_26p48, RFAL_BR_26p48 ) );
 801aa36:	22ec      	movs	r2, #236	@ 0xec
 801aa38:	21ec      	movs	r1, #236	@ 0xec
 801aa3a:	2007      	movs	r0, #7
 801aa3c:	f7e7 f8ca 	bl	8001bd4 <rfalSetMode>
 801aa40:	4603      	mov	r3, r0
 801aa42:	80fb      	strh	r3, [r7, #6]
 801aa44:	88fb      	ldrh	r3, [r7, #6]
 801aa46:	2b00      	cmp	r3, #0
 801aa48:	d001      	beq.n	801aa4e <rfalNfcvPollerInitialize+0x1e>
 801aa4a:	88fb      	ldrh	r3, [r7, #6]
 801aa4c:	e00e      	b.n	801aa6c <rfalNfcvPollerInitialize+0x3c>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 801aa4e:	2000      	movs	r0, #0
 801aa50:	f7e7 fce4 	bl	800241c <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCV );
 801aa54:	4807      	ldr	r0, [pc, #28]	@ (801aa74 <rfalNfcvPollerInitialize+0x44>)
 801aa56:	f7e7 fd37 	bl	80024c8 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCV_POLLER );
 801aa5a:	f241 00d6 	movw	r0, #4310	@ 0x10d6
 801aa5e:	f7e7 fd1f 	bl	80024a0 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCV_POLLER );
 801aa62:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 801aa66:	f7e7 fcf9 	bl	800245c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 801aa6a:	2300      	movs	r3, #0
}
 801aa6c:	4618      	mov	r0, r3
 801aa6e:	3708      	adds	r7, #8
 801aa70:	46bd      	mov	sp, r7
 801aa72:	bd80      	pop	{r7, pc}
 801aa74:	000108d8 	.word	0x000108d8

0801aa78 <rfalNfcvPollerCheckPresence>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerCheckPresence( rfalNfcvInventoryRes *invRes )
{
 801aa78:	b580      	push	{r7, lr}
 801aa7a:	b086      	sub	sp, #24
 801aa7c:	af02      	add	r7, sp, #8
 801aa7e:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    
    /* INVENTORY_REQ with 1 slot and no Mask   Activity 2.0 (Candidate) 9.2.3.32 */
    ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, 0, NULL, invRes, NULL );
 801aa80:	2300      	movs	r3, #0
 801aa82:	9300      	str	r3, [sp, #0]
 801aa84:	687b      	ldr	r3, [r7, #4]
 801aa86:	2200      	movs	r2, #0
 801aa88:	2100      	movs	r1, #0
 801aa8a:	2020      	movs	r0, #32
 801aa8c:	f000 f815 	bl	801aaba <rfalNfcvPollerInventory>
 801aa90:	4603      	mov	r3, r0
 801aa92:	81fb      	strh	r3, [r7, #14]
    
    if( (ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC)  || 
 801aa94:	89fb      	ldrh	r3, [r7, #14]
 801aa96:	2b1d      	cmp	r3, #29
 801aa98:	d008      	beq.n	801aaac <rfalNfcvPollerCheckPresence+0x34>
 801aa9a:	89fb      	ldrh	r3, [r7, #14]
 801aa9c:	2b15      	cmp	r3, #21
 801aa9e:	d005      	beq.n	801aaac <rfalNfcvPollerCheckPresence+0x34>
 801aaa0:	89fb      	ldrh	r3, [r7, #14]
 801aaa2:	2b09      	cmp	r3, #9
 801aaa4:	d002      	beq.n	801aaac <rfalNfcvPollerCheckPresence+0x34>
        (ret == RFAL_ERR_FRAMING)      || (ret == RFAL_ERR_PROTO)  )
 801aaa6:	89fb      	ldrh	r3, [r7, #14]
 801aaa8:	2b0b      	cmp	r3, #11
 801aaaa:	d101      	bne.n	801aab0 <rfalNfcvPollerCheckPresence+0x38>
    {
        ret = RFAL_ERR_NONE;
 801aaac:	2300      	movs	r3, #0
 801aaae:	81fb      	strh	r3, [r7, #14]
    }
    
    return ret;
 801aab0:	89fb      	ldrh	r3, [r7, #14]
}
 801aab2:	4618      	mov	r0, r3
 801aab4:	3710      	adds	r7, #16
 801aab6:	46bd      	mov	sp, r7
 801aab8:	bd80      	pop	{r7, pc}

0801aaba <rfalNfcvPollerInventory>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerInventory( rfalNfcvNumSlots nSlots, uint8_t maskLen, const uint8_t *maskVal, rfalNfcvInventoryRes *invRes, uint16_t* rcvdLen )
{
 801aaba:	b580      	push	{r7, lr}
 801aabc:	b08c      	sub	sp, #48	@ 0x30
 801aabe:	af02      	add	r7, sp, #8
 801aac0:	60ba      	str	r2, [r7, #8]
 801aac2:	607b      	str	r3, [r7, #4]
 801aac4:	4603      	mov	r3, r0
 801aac6:	73fb      	strb	r3, [r7, #15]
 801aac8:	460b      	mov	r3, r1
 801aaca:	73bb      	strb	r3, [r7, #14]
    ReturnCode           ret;
    rfalNfcvInventoryReq invReq;
    uint16_t             rxLen;
    
    if( ((maskVal == NULL) && (maskLen != 0U)) || (invRes == NULL) )
 801aacc:	68bb      	ldr	r3, [r7, #8]
 801aace:	2b00      	cmp	r3, #0
 801aad0:	d102      	bne.n	801aad8 <rfalNfcvPollerInventory+0x1e>
 801aad2:	7bbb      	ldrb	r3, [r7, #14]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	d102      	bne.n	801aade <rfalNfcvPollerInventory+0x24>
 801aad8:	687b      	ldr	r3, [r7, #4]
 801aada:	2b00      	cmp	r3, #0
 801aadc:	d101      	bne.n	801aae2 <rfalNfcvPollerInventory+0x28>
    {
        return RFAL_ERR_PARAM;
 801aade:	2307      	movs	r3, #7
 801aae0:	e051      	b.n	801ab86 <rfalNfcvPollerInventory+0xcc>
    }
    
    invReq.INV_FLAG = (RFAL_NFCV_INV_REQ_FLAG | (uint8_t)nSlots);
 801aae2:	7bfb      	ldrb	r3, [r7, #15]
 801aae4:	f043 0306 	orr.w	r3, r3, #6
 801aae8:	b2db      	uxtb	r3, r3
 801aaea:	763b      	strb	r3, [r7, #24]
    invReq.CMD      = RFAL_NFCV_CMD_INVENTORY;
 801aaec:	2301      	movs	r3, #1
 801aaee:	767b      	strb	r3, [r7, #25]
    invReq.MASK_LEN = (uint8_t)RFAL_MIN( maskLen, ((nSlots == RFAL_NFCV_NUM_SLOTS_1) ? RFAL_NFCV_MASKVAL_MAX_1SLOT_LEN : RFAL_NFCV_MASKVAL_MAX_16SLOT_LEN) );   /* Digital 2.0  9.6.1.6 */
 801aaf0:	7bbb      	ldrb	r3, [r7, #14]
 801aaf2:	7bfa      	ldrb	r2, [r7, #15]
 801aaf4:	2a20      	cmp	r2, #32
 801aaf6:	d101      	bne.n	801aafc <rfalNfcvPollerInventory+0x42>
 801aaf8:	2240      	movs	r2, #64	@ 0x40
 801aafa:	e000      	b.n	801aafe <rfalNfcvPollerInventory+0x44>
 801aafc:	223c      	movs	r2, #60	@ 0x3c
 801aafe:	429a      	cmp	r2, r3
 801ab00:	d806      	bhi.n	801ab10 <rfalNfcvPollerInventory+0x56>
 801ab02:	7bfb      	ldrb	r3, [r7, #15]
 801ab04:	2b20      	cmp	r3, #32
 801ab06:	d101      	bne.n	801ab0c <rfalNfcvPollerInventory+0x52>
 801ab08:	2340      	movs	r3, #64	@ 0x40
 801ab0a:	e002      	b.n	801ab12 <rfalNfcvPollerInventory+0x58>
 801ab0c:	233c      	movs	r3, #60	@ 0x3c
 801ab0e:	e000      	b.n	801ab12 <rfalNfcvPollerInventory+0x58>
 801ab10:	7bbb      	ldrb	r3, [r7, #14]
 801ab12:	76bb      	strb	r3, [r7, #26]
    
    if( (rfalConvBitsToBytes(invReq.MASK_LEN) > 0U) && (maskVal != NULL) )  /* MISRA 21.18 & 1.3 */
 801ab14:	7ebb      	ldrb	r3, [r7, #26]
 801ab16:	3307      	adds	r3, #7
 801ab18:	08db      	lsrs	r3, r3, #3
 801ab1a:	b29b      	uxth	r3, r3
 801ab1c:	2b00      	cmp	r3, #0
 801ab1e:	d00e      	beq.n	801ab3e <rfalNfcvPollerInventory+0x84>
 801ab20:	68bb      	ldr	r3, [r7, #8]
 801ab22:	2b00      	cmp	r3, #0
 801ab24:	d00b      	beq.n	801ab3e <rfalNfcvPollerInventory+0x84>
    {
        RFAL_MEMCPY( invReq.MASK_VALUE, maskVal, rfalConvBitsToBytes(invReq.MASK_LEN) );
 801ab26:	7ebb      	ldrb	r3, [r7, #26]
 801ab28:	3307      	adds	r3, #7
 801ab2a:	08db      	lsrs	r3, r3, #3
 801ab2c:	b29b      	uxth	r3, r3
 801ab2e:	461a      	mov	r2, r3
 801ab30:	f107 0318 	add.w	r3, r7, #24
 801ab34:	3303      	adds	r3, #3
 801ab36:	68b9      	ldr	r1, [r7, #8]
 801ab38:	4618      	mov	r0, r3
 801ab3a:	f001 fcb7 	bl	801c4ac <memcpy>
    }
    
    ret = rfalISO15693TransceiveAnticollisionFrame( (uint8_t*)&invReq, (uint8_t)(RFAL_NFCV_INV_REQ_HEADER_LEN + rfalConvBitsToBytes(invReq.MASK_LEN)), (uint8_t*)invRes, sizeof(rfalNfcvInventoryRes), &rxLen );
 801ab3e:	7ebb      	ldrb	r3, [r7, #26]
 801ab40:	3307      	adds	r3, #7
 801ab42:	08db      	lsrs	r3, r3, #3
 801ab44:	b2db      	uxtb	r3, r3
 801ab46:	3303      	adds	r3, #3
 801ab48:	b2d9      	uxtb	r1, r3
 801ab4a:	f107 0018 	add.w	r0, r7, #24
 801ab4e:	f107 0316 	add.w	r3, r7, #22
 801ab52:	9300      	str	r3, [sp, #0]
 801ab54:	230c      	movs	r3, #12
 801ab56:	687a      	ldr	r2, [r7, #4]
 801ab58:	f7e9 fa1a 	bl	8003f90 <rfalISO15693TransceiveAnticollisionFrame>
 801ab5c:	4603      	mov	r3, r0
 801ab5e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    
    /* Check for optional output parameter */
    if( rcvdLen != NULL )
 801ab60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab62:	2b00      	cmp	r3, #0
 801ab64:	d002      	beq.n	801ab6c <rfalNfcvPollerInventory+0xb2>
    {
        *rcvdLen = rxLen;
 801ab66:	8afa      	ldrh	r2, [r7, #22]
 801ab68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab6a:	801a      	strh	r2, [r3, #0]
    }
    
    if( ret == RFAL_ERR_NONE )
 801ab6c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	d108      	bne.n	801ab84 <rfalNfcvPollerInventory+0xca>
    {
        /* Check for valid INVENTORY_RES   Digital 2.2  9.6.2.1 & 9.6.2.3 */
        if( !rfalNfcvCheckInvRes( invRes->RES_FLAG, rxLen ) )
 801ab72:	8afb      	ldrh	r3, [r7, #22]
 801ab74:	2b60      	cmp	r3, #96	@ 0x60
 801ab76:	d103      	bne.n	801ab80 <rfalNfcvPollerInventory+0xc6>
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	781b      	ldrb	r3, [r3, #0]
 801ab7c:	2b00      	cmp	r3, #0
 801ab7e:	d001      	beq.n	801ab84 <rfalNfcvPollerInventory+0xca>
        {
            return RFAL_ERR_PROTO;
 801ab80:	230b      	movs	r3, #11
 801ab82:	e000      	b.n	801ab86 <rfalNfcvPollerInventory+0xcc>
        }
    }
    
    return ret;
 801ab84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 801ab86:	4618      	mov	r0, r3
 801ab88:	3728      	adds	r7, #40	@ 0x28
 801ab8a:	46bd      	mov	sp, r7
 801ab8c:	bd80      	pop	{r7, pc}

0801ab8e <rfalNfcvPollerCollisionResolution>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcvListenDevice *nfcvDevList, uint8_t *devCnt )
{
 801ab8e:	b580      	push	{r7, lr}
 801ab90:	b0ae      	sub	sp, #184	@ 0xb8
 801ab92:	af02      	add	r7, sp, #8
 801ab94:	60ba      	str	r2, [r7, #8]
 801ab96:	607b      	str	r3, [r7, #4]
 801ab98:	4603      	mov	r3, r0
 801ab9a:	73fb      	strb	r3, [r7, #15]
 801ab9c:	460b      	mov	r3, r1
 801ab9e:	73bb      	strb	r3, [r7, #14]
    uint8_t           colPos;
    bool              colPending;
    rfalNfcvCollision colFound[RFAL_NFCV_MAX_COLL_SUPPORTED];
    
    
    if( (nfcvDevList == NULL) || (devCnt == NULL) )
 801aba0:	68bb      	ldr	r3, [r7, #8]
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	d002      	beq.n	801abac <rfalNfcvPollerCollisionResolution+0x1e>
 801aba6:	687b      	ldr	r3, [r7, #4]
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d101      	bne.n	801abb0 <rfalNfcvPollerCollisionResolution+0x22>
    {
        return RFAL_ERR_PARAM;
 801abac:	2307      	movs	r3, #7
 801abae:	e19e      	b.n	801aeee <rfalNfcvPollerCollisionResolution+0x360>
    }

    /* Initialize parameters */
    *devCnt = 0;
 801abb0:	687b      	ldr	r3, [r7, #4]
 801abb2:	2200      	movs	r2, #0
 801abb4:	701a      	strb	r2, [r3, #0]
    colIt         = 0;
 801abb6:	2300      	movs	r3, #0
 801abb8:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
    colCnt        = 0;
 801abbc:	2300      	movs	r3, #0
 801abbe:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    colPending    = false;
 801abc2:	2300      	movs	r3, #0
 801abc4:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
    RFAL_MEMSET(colFound, 0x00, (sizeof(rfalNfcvCollision)*RFAL_NFCV_MAX_COLL_SUPPORTED) );
 801abc8:	f107 0314 	add.w	r3, r7, #20
 801abcc:	2290      	movs	r2, #144	@ 0x90
 801abce:	2100      	movs	r1, #0
 801abd0:	4618      	mov	r0, r3
 801abd2:	f001 fc37 	bl	801c444 <memset>

    if( devLimit > 0U )       /* MISRA 21.18 */
 801abd6:	7bbb      	ldrb	r3, [r7, #14]
 801abd8:	2b00      	cmp	r3, #0
 801abda:	d00a      	beq.n	801abf2 <rfalNfcvPollerCollisionResolution+0x64>
    {
        RFAL_MEMSET(nfcvDevList, 0x00, (sizeof(rfalNfcvListenDevice)*devLimit) );
 801abdc:	7bba      	ldrb	r2, [r7, #14]
 801abde:	4613      	mov	r3, r2
 801abe0:	005b      	lsls	r3, r3, #1
 801abe2:	4413      	add	r3, r2
 801abe4:	009b      	lsls	r3, r3, #2
 801abe6:	4413      	add	r3, r2
 801abe8:	461a      	mov	r2, r3
 801abea:	2100      	movs	r1, #0
 801abec:	68b8      	ldr	r0, [r7, #8]
 801abee:	f001 fc29 	bl	801c444 <memset>
    }

    RFAL_NO_WARNING(colPending);   /* colPending is not exposed externally, in future it might become exposed/ouput parameter */

    if( compMode == RFAL_COMPLIANCE_MODE_NFC )
 801abf2:	7bfb      	ldrb	r3, [r7, #15]
 801abf4:	2b00      	cmp	r3, #0
 801abf6:	d12f      	bne.n	801ac58 <rfalNfcvPollerCollisionResolution+0xca>
    {
        /* Send INVENTORY_REQ with one slot   Activity 2.1  9.3.7.1  (Symbol 0)  */
        ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, 0, NULL, &nfcvDevList->InvRes, NULL );
 801abf8:	68bb      	ldr	r3, [r7, #8]
 801abfa:	2200      	movs	r2, #0
 801abfc:	9200      	str	r2, [sp, #0]
 801abfe:	2200      	movs	r2, #0
 801ac00:	2100      	movs	r1, #0
 801ac02:	2020      	movs	r0, #32
 801ac04:	f7ff ff59 	bl	801aaba <rfalNfcvPollerInventory>
 801ac08:	4603      	mov	r3, r0
 801ac0a:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae

        /* Exit if no device found                              Activity 2.1  9.3.7.2 (Symbol 1)  */
        /* Exit if no correct frame (no Transmission Error)     Activity 2.1  9.3.7.3 (Symbol 2)  */
        if( (ret == RFAL_ERR_TIMEOUT) || ((ret == RFAL_ERR_PROTO)) ) 
 801ac0e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 801ac12:	2b04      	cmp	r3, #4
 801ac14:	d003      	beq.n	801ac1e <rfalNfcvPollerCollisionResolution+0x90>
 801ac16:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 801ac1a:	2b0b      	cmp	r3, #11
 801ac1c:	d101      	bne.n	801ac22 <rfalNfcvPollerCollisionResolution+0x94>
        {
            return RFAL_ERR_NONE;
 801ac1e:	2300      	movs	r3, #0
 801ac20:	e165      	b.n	801aeee <rfalNfcvPollerCollisionResolution+0x360>
        }
        
        /* Valid Response found without transmission error/collision    Activity 2.1  9.3.7.6 (Symbol 5)  */
        if( ret == RFAL_ERR_NONE )
 801ac22:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 801ac26:	2b00      	cmp	r3, #0
 801ac28:	d107      	bne.n	801ac3a <rfalNfcvPollerCollisionResolution+0xac>
        {
            (*devCnt)++;
 801ac2a:	687b      	ldr	r3, [r7, #4]
 801ac2c:	781b      	ldrb	r3, [r3, #0]
 801ac2e:	3301      	adds	r3, #1
 801ac30:	b2da      	uxtb	r2, r3
 801ac32:	687b      	ldr	r3, [r7, #4]
 801ac34:	701a      	strb	r2, [r3, #0]
            return RFAL_ERR_NONE;
 801ac36:	2300      	movs	r3, #0
 801ac38:	e159      	b.n	801aeee <rfalNfcvPollerCollisionResolution+0x360>
        }

        /* A Collision has been identified  Activity 2.1  9.3.7.4  (Symbol 3) */
        colPending = true;
 801ac3a:	2301      	movs	r3, #1
 801ac3c:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
        colCnt        = 1;
 801ac40:	2301      	movs	r3, #1
 801ac42:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

        /* Check if the Collision Resolution is set to perform only Collision detection   Activity 2.1  9.3.7.5 (Symbol 4)*/
        if( devLimit == 0U )
 801ac46:	7bbb      	ldrb	r3, [r7, #14]
 801ac48:	2b00      	cmp	r3, #0
 801ac4a:	d101      	bne.n	801ac50 <rfalNfcvPollerCollisionResolution+0xc2>
        {
            return RFAL_ERR_RF_COLLISION;
 801ac4c:	231d      	movs	r3, #29
 801ac4e:	e14e      	b.n	801aeee <rfalNfcvPollerCollisionResolution+0x360>
        }

        platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 801ac50:	2004      	movs	r0, #4
 801ac52:	f7ec f889 	bl	8006d68 <HAL_Delay>
 801ac56:	e005      	b.n	801ac64 <rfalNfcvPollerCollisionResolution+0xd6>
        /*******************************************************************************/
    }
    else
    { 
        /* Advance to 16 slots below without mask. Will give a good chance to identify multiple cards */
        colPending = true;
 801ac58:	2301      	movs	r3, #1
 801ac5a:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
        colCnt        = 1;
 801ac5e:	2301      	movs	r3, #1
 801ac60:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    
    /* Execute until all collisions are resolved Activity 2.1 9.3.7.18  (Symbol 17) */
    do
    {
        /* Activity 2.1  9.3.7.7  (Symbol 6 / 7) */
        colPending = false;
 801ac64:	2300      	movs	r3, #0
 801ac66:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
        slotNum    = 0;
 801ac6a:	2300      	movs	r3, #0
 801ac6c:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
        
        do
        {
            if( slotNum == 0U )
 801ac70:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 801ac74:	2b00      	cmp	r3, #0
 801ac76:	d129      	bne.n	801accc <rfalNfcvPollerCollisionResolution+0x13e>
            {
                /* Send INVENTORY_REQ with 16 slots   Activity 2.1  9.3.7.9  (Symbol 8) */
                ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_16, colFound[colIt].maskLen, colFound[colIt].maskVal, &nfcvDevList[(*devCnt)].InvRes, &rcvdLen );
 801ac78:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 801ac7c:	4613      	mov	r3, r2
 801ac7e:	00db      	lsls	r3, r3, #3
 801ac80:	4413      	add	r3, r2
 801ac82:	33b0      	adds	r3, #176	@ 0xb0
 801ac84:	443b      	add	r3, r7
 801ac86:	3b9c      	subs	r3, #156	@ 0x9c
 801ac88:	7818      	ldrb	r0, [r3, #0]
 801ac8a:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 801ac8e:	f107 0114 	add.w	r1, r7, #20
 801ac92:	4613      	mov	r3, r2
 801ac94:	00db      	lsls	r3, r3, #3
 801ac96:	4413      	add	r3, r2
 801ac98:	440b      	add	r3, r1
 801ac9a:	1c59      	adds	r1, r3, #1
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	781b      	ldrb	r3, [r3, #0]
 801aca0:	461a      	mov	r2, r3
 801aca2:	4613      	mov	r3, r2
 801aca4:	005b      	lsls	r3, r3, #1
 801aca6:	4413      	add	r3, r2
 801aca8:	009b      	lsls	r3, r3, #2
 801acaa:	4413      	add	r3, r2
 801acac:	68ba      	ldr	r2, [r7, #8]
 801acae:	4413      	add	r3, r2
 801acb0:	461a      	mov	r2, r3
 801acb2:	f107 03a6 	add.w	r3, r7, #166	@ 0xa6
 801acb6:	9300      	str	r3, [sp, #0]
 801acb8:	4613      	mov	r3, r2
 801acba:	460a      	mov	r2, r1
 801acbc:	4601      	mov	r1, r0
 801acbe:	2000      	movs	r0, #0
 801acc0:	f7ff fefb 	bl	801aaba <rfalNfcvPollerInventory>
 801acc4:	4603      	mov	r3, r0
 801acc6:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 801acca:	e013      	b.n	801acf4 <rfalNfcvPollerCollisionResolution+0x166>
            }
            else
            {
                ret = rfalISO15693TransceiveEOFAnticollision( (uint8_t*)&nfcvDevList[(*devCnt)].InvRes, sizeof(rfalNfcvInventoryRes), &rcvdLen );
 801accc:	687b      	ldr	r3, [r7, #4]
 801acce:	781b      	ldrb	r3, [r3, #0]
 801acd0:	461a      	mov	r2, r3
 801acd2:	4613      	mov	r3, r2
 801acd4:	005b      	lsls	r3, r3, #1
 801acd6:	4413      	add	r3, r2
 801acd8:	009b      	lsls	r3, r3, #2
 801acda:	4413      	add	r3, r2
 801acdc:	68ba      	ldr	r2, [r7, #8]
 801acde:	4413      	add	r3, r2
 801ace0:	4618      	mov	r0, r3
 801ace2:	f107 03a6 	add.w	r3, r7, #166	@ 0xa6
 801ace6:	461a      	mov	r2, r3
 801ace8:	210c      	movs	r1, #12
 801acea:	f7e9 fa0d 	bl	8004108 <rfalISO15693TransceiveEOFAnticollision>
 801acee:	4603      	mov	r3, r0
 801acf0:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
            }
            slotNum++;
 801acf4:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 801acf8:	3301      	adds	r3, #1
 801acfa:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
            
            /*******************************************************************************/
            if( ret != RFAL_ERR_TIMEOUT )
 801acfe:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 801ad02:	2b04      	cmp	r3, #4
 801ad04:	f000 80d5 	beq.w	801aeb2 <rfalNfcvPollerCollisionResolution+0x324>
            {
                if( rcvdLen < rfalConvBytesToBits(RFAL_NFCV_INV_RES_LEN + RFAL_NFCV_CRC_LEN) )
 801ad08:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801ad0c:	2b5f      	cmp	r3, #95	@ 0x5f
 801ad0e:	d802      	bhi.n	801ad16 <rfalNfcvPollerCollisionResolution+0x188>
                { /* If only a partial frame was received make sure the FDT_V_INVENT_NORES is fulfilled */
                    platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 801ad10:	2004      	movs	r0, #4
 801ad12:	f7ec f829 	bl	8006d68 <HAL_Delay>
                }
                
                /* Check if response is a correct frame (no TxRx error)  Activity 2.1  9.3.7.11  (Symbol 10)*/
                if( (ret == RFAL_ERR_NONE) || (ret == RFAL_ERR_PROTO) )
 801ad16:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 801ad1a:	2b00      	cmp	r3, #0
 801ad1c:	d003      	beq.n	801ad26 <rfalNfcvPollerCollisionResolution+0x198>
 801ad1e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 801ad22:	2b0b      	cmp	r3, #11
 801ad24:	d119      	bne.n	801ad5a <rfalNfcvPollerCollisionResolution+0x1cc>
                {
                    /* Check if the device found is already on the list and its response is a valid INVENTORY_RES */
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 801ad26:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801ad2a:	2b60      	cmp	r3, #96	@ 0x60
 801ad2c:	f040 80c5 	bne.w	801aeba <rfalNfcvPollerCollisionResolution+0x32c>
 801ad30:	687b      	ldr	r3, [r7, #4]
 801ad32:	781b      	ldrb	r3, [r3, #0]
 801ad34:	461a      	mov	r2, r3
 801ad36:	4613      	mov	r3, r2
 801ad38:	005b      	lsls	r3, r3, #1
 801ad3a:	4413      	add	r3, r2
 801ad3c:	009b      	lsls	r3, r3, #2
 801ad3e:	4413      	add	r3, r2
 801ad40:	68ba      	ldr	r2, [r7, #8]
 801ad42:	4413      	add	r3, r2
 801ad44:	781b      	ldrb	r3, [r3, #0]
 801ad46:	2b00      	cmp	r3, #0
 801ad48:	f040 80b7 	bne.w	801aeba <rfalNfcvPollerCollisionResolution+0x32c>
                    {
                        /* Activity 2.1  9.3.7.12  (Symbol 11) */
                        (*devCnt)++;
 801ad4c:	687b      	ldr	r3, [r7, #4]
 801ad4e:	781b      	ldrb	r3, [r3, #0]
 801ad50:	3301      	adds	r3, #1
 801ad52:	b2da      	uxtb	r2, r3
 801ad54:	687b      	ldr	r3, [r7, #4]
 801ad56:	701a      	strb	r2, [r3, #0]
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 801ad58:	e0af      	b.n	801aeba <rfalNfcvPollerCollisionResolution+0x32c>
                    }
                }
                else /* Treat everything else as collision */
                {
                    /* Activity 2.1  9.3.7.17  (Symbol 16) */
                    colPending = true;
 801ad5a:	2301      	movs	r3, #1
 801ad5c:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
                    

                    /*******************************************************************************/
                    /* Ensure that this collision still fits on the container */
                    if( colCnt < RFAL_NFCV_MAX_COLL_SUPPORTED )
 801ad60:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 801ad64:	2b0f      	cmp	r3, #15
 801ad66:	f200 80a9 	bhi.w	801aebc <rfalNfcvPollerCollisionResolution+0x32e>
                    {
                        /* Store this collision on the container to be resolved later */
                        /* Activity 2.1  9.3.7.17  (Symbol 16): add the collision information
                         * (MASK_VAL + SN) to the list containing the collision information */
                        RFAL_MEMCPY(colFound[colCnt].maskVal, colFound[colIt].maskVal, RFAL_NFCV_UID_LEN);
 801ad6a:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801ad6e:	f107 0114 	add.w	r1, r7, #20
 801ad72:	4613      	mov	r3, r2
 801ad74:	00db      	lsls	r3, r3, #3
 801ad76:	4413      	add	r3, r2
 801ad78:	440b      	add	r3, r1
 801ad7a:	1c58      	adds	r0, r3, #1
 801ad7c:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 801ad80:	f107 0114 	add.w	r1, r7, #20
 801ad84:	4613      	mov	r3, r2
 801ad86:	00db      	lsls	r3, r3, #3
 801ad88:	4413      	add	r3, r2
 801ad8a:	440b      	add	r3, r1
 801ad8c:	3301      	adds	r3, #1
 801ad8e:	2208      	movs	r2, #8
 801ad90:	4619      	mov	r1, r3
 801ad92:	f001 fb8b 	bl	801c4ac <memcpy>
                        colPos = colFound[colIt].maskLen;
 801ad96:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 801ad9a:	4613      	mov	r3, r2
 801ad9c:	00db      	lsls	r3, r3, #3
 801ad9e:	4413      	add	r3, r2
 801ada0:	33b0      	adds	r3, #176	@ 0xb0
 801ada2:	443b      	add	r3, r7
 801ada4:	3b9c      	subs	r3, #156	@ 0x9c
 801ada6:	781b      	ldrb	r3, [r3, #0]
 801ada8:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
                        colFound[colCnt].maskVal[(colPos/RFAL_BITS_IN_BYTE)]      &= (uint8_t)((1U << (colPos % RFAL_BITS_IN_BYTE)) - 1U);
 801adac:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801adb0:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 801adb4:	08db      	lsrs	r3, r3, #3
 801adb6:	b2d8      	uxtb	r0, r3
 801adb8:	4601      	mov	r1, r0
 801adba:	4613      	mov	r3, r2
 801adbc:	00db      	lsls	r3, r3, #3
 801adbe:	4413      	add	r3, r2
 801adc0:	33b0      	adds	r3, #176	@ 0xb0
 801adc2:	443b      	add	r3, r7
 801adc4:	440b      	add	r3, r1
 801adc6:	3b9b      	subs	r3, #155	@ 0x9b
 801adc8:	7819      	ldrb	r1, [r3, #0]
 801adca:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 801adce:	f003 0307 	and.w	r3, r3, #7
 801add2:	2201      	movs	r2, #1
 801add4:	fa02 f303 	lsl.w	r3, r2, r3
 801add8:	b2db      	uxtb	r3, r3
 801adda:	3b01      	subs	r3, #1
 801addc:	b2db      	uxtb	r3, r3
 801adde:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801ade2:	400b      	ands	r3, r1
 801ade4:	b2d9      	uxtb	r1, r3
 801ade6:	4613      	mov	r3, r2
 801ade8:	00db      	lsls	r3, r3, #3
 801adea:	4413      	add	r3, r2
 801adec:	33b0      	adds	r3, #176	@ 0xb0
 801adee:	443b      	add	r3, r7
 801adf0:	4403      	add	r3, r0
 801adf2:	3b9b      	subs	r3, #155	@ 0x9b
 801adf4:	460a      	mov	r2, r1
 801adf6:	701a      	strb	r2, [r3, #0]
                        colFound[colCnt].maskVal[(colPos/RFAL_BITS_IN_BYTE)]      |= (uint8_t)((slotNum-1U) << (colPos % RFAL_BITS_IN_BYTE));
 801adf8:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801adfc:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 801ae00:	08db      	lsrs	r3, r3, #3
 801ae02:	b2d8      	uxtb	r0, r3
 801ae04:	4601      	mov	r1, r0
 801ae06:	4613      	mov	r3, r2
 801ae08:	00db      	lsls	r3, r3, #3
 801ae0a:	4413      	add	r3, r2
 801ae0c:	33b0      	adds	r3, #176	@ 0xb0
 801ae0e:	443b      	add	r3, r7
 801ae10:	440b      	add	r3, r1
 801ae12:	3b9b      	subs	r3, #155	@ 0x9b
 801ae14:	7819      	ldrb	r1, [r3, #0]
 801ae16:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 801ae1a:	1e5a      	subs	r2, r3, #1
 801ae1c:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 801ae20:	f003 0307 	and.w	r3, r3, #7
 801ae24:	fa02 f303 	lsl.w	r3, r2, r3
 801ae28:	b2db      	uxtb	r3, r3
 801ae2a:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801ae2e:	430b      	orrs	r3, r1
 801ae30:	b2d9      	uxtb	r1, r3
 801ae32:	4613      	mov	r3, r2
 801ae34:	00db      	lsls	r3, r3, #3
 801ae36:	4413      	add	r3, r2
 801ae38:	33b0      	adds	r3, #176	@ 0xb0
 801ae3a:	443b      	add	r3, r7
 801ae3c:	4403      	add	r3, r0
 801ae3e:	3b9b      	subs	r3, #155	@ 0x9b
 801ae40:	460a      	mov	r2, r1
 801ae42:	701a      	strb	r2, [r3, #0]
                        colFound[colCnt].maskVal[((colPos/RFAL_BITS_IN_BYTE)+1U)]  = (uint8_t)((slotNum-1U) >> (RFAL_BITS_IN_BYTE - (colPos % RFAL_BITS_IN_BYTE)));
 801ae44:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 801ae48:	1e5a      	subs	r2, r3, #1
 801ae4a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 801ae4e:	f003 0307 	and.w	r3, r3, #7
 801ae52:	f1c3 0308 	rsb	r3, r3, #8
 801ae56:	fa22 f003 	lsr.w	r0, r2, r3
 801ae5a:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801ae5e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 801ae62:	08db      	lsrs	r3, r3, #3
 801ae64:	b2db      	uxtb	r3, r3
 801ae66:	1c59      	adds	r1, r3, #1
 801ae68:	b2c0      	uxtb	r0, r0
 801ae6a:	4613      	mov	r3, r2
 801ae6c:	00db      	lsls	r3, r3, #3
 801ae6e:	4413      	add	r3, r2
 801ae70:	33b0      	adds	r3, #176	@ 0xb0
 801ae72:	443b      	add	r3, r7
 801ae74:	440b      	add	r3, r1
 801ae76:	3b9b      	subs	r3, #155	@ 0x9b
 801ae78:	4602      	mov	r2, r0
 801ae7a:	701a      	strb	r2, [r3, #0]

                        colFound[colCnt].maskLen = (colFound[colIt].maskLen + 4U);
 801ae7c:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 801ae80:	4613      	mov	r3, r2
 801ae82:	00db      	lsls	r3, r3, #3
 801ae84:	4413      	add	r3, r2
 801ae86:	33b0      	adds	r3, #176	@ 0xb0
 801ae88:	443b      	add	r3, r7
 801ae8a:	3b9c      	subs	r3, #156	@ 0x9c
 801ae8c:	781b      	ldrb	r3, [r3, #0]
 801ae8e:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 801ae92:	3304      	adds	r3, #4
 801ae94:	b2d9      	uxtb	r1, r3
 801ae96:	4613      	mov	r3, r2
 801ae98:	00db      	lsls	r3, r3, #3
 801ae9a:	4413      	add	r3, r2
 801ae9c:	33b0      	adds	r3, #176	@ 0xb0
 801ae9e:	443b      	add	r3, r7
 801aea0:	3b9c      	subs	r3, #156	@ 0x9c
 801aea2:	460a      	mov	r2, r1
 801aea4:	701a      	strb	r2, [r3, #0]

                        colCnt++;
 801aea6:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 801aeaa:	3301      	adds	r3, #1
 801aeac:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
 801aeb0:	e004      	b.n	801aebc <rfalNfcvPollerCollisionResolution+0x32e>
                }
            }
            else 
            { 
                /* Timeout */
                platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 801aeb2:	2004      	movs	r0, #4
 801aeb4:	f7eb ff58 	bl	8006d68 <HAL_Delay>
 801aeb8:	e000      	b.n	801aebc <rfalNfcvPollerCollisionResolution+0x32e>
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 801aeba:	bf00      	nop
            }
            
            /* Check if devices found have reached device limit   Activity 2.1  9.3.7.13  (Symbol 12) */
            if( *devCnt >= devLimit )
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	781b      	ldrb	r3, [r3, #0]
 801aec0:	7bba      	ldrb	r2, [r7, #14]
 801aec2:	429a      	cmp	r2, r3
 801aec4:	d801      	bhi.n	801aeca <rfalNfcvPollerCollisionResolution+0x33c>
            {
                return RFAL_ERR_NONE;
 801aec6:	2300      	movs	r3, #0
 801aec8:	e011      	b.n	801aeee <rfalNfcvPollerCollisionResolution+0x360>
            }
            
        } while( slotNum < RFAL_NFCV_MAX_SLOTS );  /* Slot loop             */
 801aeca:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 801aece:	2b0f      	cmp	r3, #15
 801aed0:	f67f aece 	bls.w	801ac70 <rfalNfcvPollerCollisionResolution+0xe2>
        colIt++;
 801aed4:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 801aed8:	3301      	adds	r3, #1
 801aeda:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
    } while( colIt < colCnt );                     /* Collisions found loop */
 801aede:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 801aee2:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 801aee6:	429a      	cmp	r2, r3
 801aee8:	f4ff aebc 	bcc.w	801ac64 <rfalNfcvPollerCollisionResolution+0xd6>
    
    return RFAL_ERR_NONE;
 801aeec:	2300      	movs	r3, #0
}
 801aeee:	4618      	mov	r0, r3
 801aef0:	37b0      	adds	r7, #176	@ 0xb0
 801aef2:	46bd      	mov	sp, r7
 801aef4:	bd80      	pop	{r7, pc}

0801aef6 <rfalNfcvPollerSelect>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
ReturnCode rfalNfcvPollerSelect( uint8_t flags, const uint8_t* uid )
{
 801aef6:	b580      	push	{r7, lr}
 801aef8:	b094      	sub	sp, #80	@ 0x50
 801aefa:	af06      	add	r7, sp, #24
 801aefc:	4603      	mov	r3, r0
 801aefe:	6039      	str	r1, [r7, #0]
 801af00:	71fb      	strb	r3, [r7, #7]
    uint16_t           rcvLen;
    rfalNfcvGenericRes res;
    
    if( uid == NULL )
 801af02:	683b      	ldr	r3, [r7, #0]
 801af04:	2b00      	cmp	r3, #0
 801af06:	d101      	bne.n	801af0c <rfalNfcvPollerSelect+0x16>
    {
        return RFAL_ERR_PARAM;
 801af08:	2307      	movs	r3, #7
 801af0a:	e012      	b.n	801af32 <rfalNfcvPollerSelect+0x3c>
    }
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_SELECT, flags, RFAL_NFCV_PARAM_SKIP, uid, NULL, 0U, (uint8_t*)&res, sizeof(rfalNfcvGenericRes), &rcvLen );
 801af0c:	79f9      	ldrb	r1, [r7, #7]
 801af0e:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 801af12:	9304      	str	r3, [sp, #16]
 801af14:	232a      	movs	r3, #42	@ 0x2a
 801af16:	9303      	str	r3, [sp, #12]
 801af18:	f107 030c 	add.w	r3, r7, #12
 801af1c:	9302      	str	r3, [sp, #8]
 801af1e:	2300      	movs	r3, #0
 801af20:	9301      	str	r3, [sp, #4]
 801af22:	2300      	movs	r3, #0
 801af24:	9300      	str	r3, [sp, #0]
 801af26:	683b      	ldr	r3, [r7, #0]
 801af28:	2200      	movs	r2, #0
 801af2a:	2025      	movs	r0, #37	@ 0x25
 801af2c:	f000 fa24 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801af30:	4603      	mov	r3, r0
}
 801af32:	4618      	mov	r0, r3
 801af34:	3738      	adds	r7, #56	@ 0x38
 801af36:	46bd      	mov	sp, r7
 801af38:	bd80      	pop	{r7, pc}

0801af3a <rfalNfcvPollerReadSingleBlock>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerReadSingleBlock( uint8_t flags, const uint8_t* uid, uint8_t blockNum, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801af3a:	b580      	push	{r7, lr}
 801af3c:	b08c      	sub	sp, #48	@ 0x30
 801af3e:	af06      	add	r7, sp, #24
 801af40:	60b9      	str	r1, [r7, #8]
 801af42:	607b      	str	r3, [r7, #4]
 801af44:	4603      	mov	r3, r0
 801af46:	73fb      	strb	r3, [r7, #15]
 801af48:	4613      	mov	r3, r2
 801af4a:	73bb      	strb	r3, [r7, #14]
    uint8_t bn;

    bn = blockNum;
 801af4c:	7bbb      	ldrb	r3, [r7, #14]
 801af4e:	75fb      	strb	r3, [r7, #23]

    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_READ_SINGLE_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, &bn, sizeof(uint8_t), rxBuf, rxBufLen, rcvLen );
 801af50:	7bf9      	ldrb	r1, [r7, #15]
 801af52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801af54:	9304      	str	r3, [sp, #16]
 801af56:	8c3b      	ldrh	r3, [r7, #32]
 801af58:	9303      	str	r3, [sp, #12]
 801af5a:	687b      	ldr	r3, [r7, #4]
 801af5c:	9302      	str	r3, [sp, #8]
 801af5e:	2301      	movs	r3, #1
 801af60:	9301      	str	r3, [sp, #4]
 801af62:	f107 0317 	add.w	r3, r7, #23
 801af66:	9300      	str	r3, [sp, #0]
 801af68:	68bb      	ldr	r3, [r7, #8]
 801af6a:	2200      	movs	r2, #0
 801af6c:	2020      	movs	r0, #32
 801af6e:	f000 fa03 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801af72:	4603      	mov	r3, r0
}
 801af74:	4618      	mov	r0, r3
 801af76:	3718      	adds	r7, #24
 801af78:	46bd      	mov	sp, r7
 801af7a:	bd80      	pop	{r7, pc}

0801af7c <rfalNfcvPollerWriteSingleBlock>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerWriteSingleBlock( uint8_t flags, const uint8_t* uid, uint8_t blockNum, const uint8_t* wrData, uint8_t blockLen )
{
 801af7c:	b580      	push	{r7, lr}
 801af7e:	b09e      	sub	sp, #120	@ 0x78
 801af80:	af06      	add	r7, sp, #24
 801af82:	60b9      	str	r1, [r7, #8]
 801af84:	607b      	str	r3, [r7, #4]
 801af86:	4603      	mov	r3, r0
 801af88:	73fb      	strb	r3, [r7, #15]
 801af8a:	4613      	mov	r3, r2
 801af8c:	73bb      	strb	r3, [r7, #14]
    uint8_t            dataLen;
    uint16_t           rcvLen;
    rfalNfcvGenericRes res;
    
    /* Check for valid parameters */
    if( (blockLen == 0U) || (blockLen > (uint8_t)RFAL_NFCV_MAX_BLOCK_LEN) || (wrData == NULL) )
 801af8e:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801af92:	2b00      	cmp	r3, #0
 801af94:	d006      	beq.n	801afa4 <rfalNfcvPollerWriteSingleBlock+0x28>
 801af96:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801af9a:	2b20      	cmp	r3, #32
 801af9c:	d802      	bhi.n	801afa4 <rfalNfcvPollerWriteSingleBlock+0x28>
 801af9e:	687b      	ldr	r3, [r7, #4]
 801afa0:	2b00      	cmp	r3, #0
 801afa2:	d101      	bne.n	801afa8 <rfalNfcvPollerWriteSingleBlock+0x2c>
    {
        return RFAL_ERR_PARAM;
 801afa4:	2307      	movs	r3, #7
 801afa6:	e034      	b.n	801b012 <rfalNfcvPollerWriteSingleBlock+0x96>
    }
    
    dataLen = 0U;
 801afa8:	2300      	movs	r3, #0
 801afaa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    
    /* Compute Request Data */
    data[dataLen++] = blockNum;                    /* Set Block Number (8 bits)  */
 801afae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801afb2:	1c5a      	adds	r2, r3, #1
 801afb4:	f887 205f 	strb.w	r2, [r7, #95]	@ 0x5f
 801afb8:	3360      	adds	r3, #96	@ 0x60
 801afba:	443b      	add	r3, r7
 801afbc:	7bba      	ldrb	r2, [r7, #14]
 801afbe:	f803 2c24 	strb.w	r2, [r3, #-36]
    RFAL_MEMCPY( &data[dataLen], wrData, blockLen ); /* Append Block data to write */
 801afc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801afc6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801afca:	4413      	add	r3, r2
 801afcc:	f897 2068 	ldrb.w	r2, [r7, #104]	@ 0x68
 801afd0:	6879      	ldr	r1, [r7, #4]
 801afd2:	4618      	mov	r0, r3
 801afd4:	f001 fa6a 	bl	801c4ac <memcpy>
    dataLen += blockLen;
 801afd8:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801afdc:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801afe0:	4413      	add	r3, r2
 801afe2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_WRITE_SINGLE_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, (uint8_t*)&res, sizeof(rfalNfcvGenericRes), &rcvLen );
 801afe6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801afea:	b29b      	uxth	r3, r3
 801afec:	7bf9      	ldrb	r1, [r7, #15]
 801afee:	f107 023a 	add.w	r2, r7, #58	@ 0x3a
 801aff2:	9204      	str	r2, [sp, #16]
 801aff4:	222a      	movs	r2, #42	@ 0x2a
 801aff6:	9203      	str	r2, [sp, #12]
 801aff8:	f107 0210 	add.w	r2, r7, #16
 801affc:	9202      	str	r2, [sp, #8]
 801affe:	9301      	str	r3, [sp, #4]
 801b000:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801b004:	9300      	str	r3, [sp, #0]
 801b006:	68bb      	ldr	r3, [r7, #8]
 801b008:	2200      	movs	r2, #0
 801b00a:	2021      	movs	r0, #33	@ 0x21
 801b00c:	f000 f9b4 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b010:	4603      	mov	r3, r0
}
 801b012:	4618      	mov	r0, r3
 801b014:	3760      	adds	r7, #96	@ 0x60
 801b016:	46bd      	mov	sp, r7
 801b018:	bd80      	pop	{r7, pc}

0801b01a <rfalNfcvPollerLockBlock>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerLockBlock( uint8_t flags, const uint8_t* uid, uint8_t blockNum )
{
 801b01a:	b580      	push	{r7, lr}
 801b01c:	b094      	sub	sp, #80	@ 0x50
 801b01e:	af06      	add	r7, sp, #24
 801b020:	4603      	mov	r3, r0
 801b022:	6039      	str	r1, [r7, #0]
 801b024:	71fb      	strb	r3, [r7, #7]
 801b026:	4613      	mov	r3, r2
 801b028:	71bb      	strb	r3, [r7, #6]
    uint16_t           rcvLen;
    rfalNfcvGenericRes res;
    uint8_t            bn;
    
    bn = blockNum;
 801b02a:	79bb      	ldrb	r3, [r7, #6]
 801b02c:	72fb      	strb	r3, [r7, #11]
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_LOCK_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, &bn, sizeof(uint8_t), (uint8_t*)&res, sizeof(rfalNfcvGenericRes), &rcvLen );
 801b02e:	79f9      	ldrb	r1, [r7, #7]
 801b030:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 801b034:	9304      	str	r3, [sp, #16]
 801b036:	232a      	movs	r3, #42	@ 0x2a
 801b038:	9303      	str	r3, [sp, #12]
 801b03a:	f107 030c 	add.w	r3, r7, #12
 801b03e:	9302      	str	r3, [sp, #8]
 801b040:	2301      	movs	r3, #1
 801b042:	9301      	str	r3, [sp, #4]
 801b044:	f107 030b 	add.w	r3, r7, #11
 801b048:	9300      	str	r3, [sp, #0]
 801b04a:	683b      	ldr	r3, [r7, #0]
 801b04c:	2200      	movs	r2, #0
 801b04e:	2022      	movs	r0, #34	@ 0x22
 801b050:	f000 f992 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b054:	4603      	mov	r3, r0
}
 801b056:	4618      	mov	r0, r3
 801b058:	3738      	adds	r7, #56	@ 0x38
 801b05a:	46bd      	mov	sp, r7
 801b05c:	bd80      	pop	{r7, pc}

0801b05e <rfalNfcvPollerReadMultipleBlocks>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerReadMultipleBlocks( uint8_t flags, const uint8_t* uid, uint8_t firstBlockNum, uint8_t numOfBlocks, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b05e:	b580      	push	{r7, lr}
 801b060:	b08a      	sub	sp, #40	@ 0x28
 801b062:	af06      	add	r7, sp, #24
 801b064:	6039      	str	r1, [r7, #0]
 801b066:	4611      	mov	r1, r2
 801b068:	461a      	mov	r2, r3
 801b06a:	4603      	mov	r3, r0
 801b06c:	71fb      	strb	r3, [r7, #7]
 801b06e:	460b      	mov	r3, r1
 801b070:	71bb      	strb	r3, [r7, #6]
 801b072:	4613      	mov	r3, r2
 801b074:	717b      	strb	r3, [r7, #5]
    uint8_t            data[(RFAL_NFCV_BLOCKNUM_LEN + RFAL_NFCV_BLOCKNUM_LEN)];
    uint8_t            dataLen;
    
    dataLen = 0U;
 801b076:	2300      	movs	r3, #0
 801b078:	73fb      	strb	r3, [r7, #15]
    
    /* Compute Request Data */
    data[dataLen++] = firstBlockNum;                    /* Set first Block Number       */
 801b07a:	7bfb      	ldrb	r3, [r7, #15]
 801b07c:	1c5a      	adds	r2, r3, #1
 801b07e:	73fa      	strb	r2, [r7, #15]
 801b080:	3310      	adds	r3, #16
 801b082:	443b      	add	r3, r7
 801b084:	79ba      	ldrb	r2, [r7, #6]
 801b086:	f803 2c04 	strb.w	r2, [r3, #-4]
    data[dataLen++] = numOfBlocks;                      /* Set number of blocks to read */
 801b08a:	7bfb      	ldrb	r3, [r7, #15]
 801b08c:	1c5a      	adds	r2, r3, #1
 801b08e:	73fa      	strb	r2, [r7, #15]
 801b090:	3310      	adds	r3, #16
 801b092:	443b      	add	r3, r7
 801b094:	797a      	ldrb	r2, [r7, #5]
 801b096:	f803 2c04 	strb.w	r2, [r3, #-4]
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_READ_MULTIPLE_BLOCKS, flags, RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, rxBuf, rxBufLen, rcvLen );
 801b09a:	7bfb      	ldrb	r3, [r7, #15]
 801b09c:	b29b      	uxth	r3, r3
 801b09e:	79f9      	ldrb	r1, [r7, #7]
 801b0a0:	6a3a      	ldr	r2, [r7, #32]
 801b0a2:	9204      	str	r2, [sp, #16]
 801b0a4:	8bba      	ldrh	r2, [r7, #28]
 801b0a6:	9203      	str	r2, [sp, #12]
 801b0a8:	69ba      	ldr	r2, [r7, #24]
 801b0aa:	9202      	str	r2, [sp, #8]
 801b0ac:	9301      	str	r3, [sp, #4]
 801b0ae:	f107 030c 	add.w	r3, r7, #12
 801b0b2:	9300      	str	r3, [sp, #0]
 801b0b4:	683b      	ldr	r3, [r7, #0]
 801b0b6:	2200      	movs	r2, #0
 801b0b8:	2023      	movs	r0, #35	@ 0x23
 801b0ba:	f000 f95d 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b0be:	4603      	mov	r3, r0
}
 801b0c0:	4618      	mov	r0, r3
 801b0c2:	3710      	adds	r7, #16
 801b0c4:	46bd      	mov	sp, r7
 801b0c6:	bd80      	pop	{r7, pc}

0801b0c8 <rfalNfcvPollerExtendedReadSingleBlock>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
ReturnCode rfalNfcvPollerExtendedReadSingleBlock( uint8_t flags, const uint8_t* uid, uint16_t blockNum, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b0c8:	b580      	push	{r7, lr}
 801b0ca:	b08c      	sub	sp, #48	@ 0x30
 801b0cc:	af06      	add	r7, sp, #24
 801b0ce:	60b9      	str	r1, [r7, #8]
 801b0d0:	607b      	str	r3, [r7, #4]
 801b0d2:	4603      	mov	r3, r0
 801b0d4:	73fb      	strb	r3, [r7, #15]
 801b0d6:	4613      	mov	r3, r2
 801b0d8:	81bb      	strh	r3, [r7, #12]
    uint8_t data[RFAL_NFCV_BLOCKNUM_EXTENDED_LEN];
    uint8_t dataLen;
        
    dataLen = 0U;
 801b0da:	2300      	movs	r3, #0
 801b0dc:	75fb      	strb	r3, [r7, #23]
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)blockNum; /* TS T5T 1.0 BNo is considered as a multi-byte field. TS T5T 1.0 5.1.1.13 multi-byte field follows [DIGITAL]. [DIGITAL] 9.3.1 A multiple byte field is transmitted LSB first. */
 801b0de:	7dfb      	ldrb	r3, [r7, #23]
 801b0e0:	1c5a      	adds	r2, r3, #1
 801b0e2:	75fa      	strb	r2, [r7, #23]
 801b0e4:	89ba      	ldrh	r2, [r7, #12]
 801b0e6:	b2d2      	uxtb	r2, r2
 801b0e8:	3318      	adds	r3, #24
 801b0ea:	443b      	add	r3, r7
 801b0ec:	f803 2c04 	strb.w	r2, [r3, #-4]
    data[dataLen++] = (uint8_t)((blockNum >> 8U) & 0xFFU);
 801b0f0:	89bb      	ldrh	r3, [r7, #12]
 801b0f2:	0a1b      	lsrs	r3, r3, #8
 801b0f4:	b29a      	uxth	r2, r3
 801b0f6:	7dfb      	ldrb	r3, [r7, #23]
 801b0f8:	1c59      	adds	r1, r3, #1
 801b0fa:	75f9      	strb	r1, [r7, #23]
 801b0fc:	b2d2      	uxtb	r2, r2
 801b0fe:	3318      	adds	r3, #24
 801b100:	443b      	add	r3, r7
 801b102:	f803 2c04 	strb.w	r2, [r3, #-4]
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_EXTENDED_READ_SINGLE_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, rxBuf, rxBufLen, rcvLen );
 801b106:	7dfb      	ldrb	r3, [r7, #23]
 801b108:	b29b      	uxth	r3, r3
 801b10a:	7bf9      	ldrb	r1, [r7, #15]
 801b10c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b10e:	9204      	str	r2, [sp, #16]
 801b110:	8c3a      	ldrh	r2, [r7, #32]
 801b112:	9203      	str	r2, [sp, #12]
 801b114:	687a      	ldr	r2, [r7, #4]
 801b116:	9202      	str	r2, [sp, #8]
 801b118:	9301      	str	r3, [sp, #4]
 801b11a:	f107 0314 	add.w	r3, r7, #20
 801b11e:	9300      	str	r3, [sp, #0]
 801b120:	68bb      	ldr	r3, [r7, #8]
 801b122:	2200      	movs	r2, #0
 801b124:	2030      	movs	r0, #48	@ 0x30
 801b126:	f000 f927 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b12a:	4603      	mov	r3, r0
}
 801b12c:	4618      	mov	r0, r3
 801b12e:	3718      	adds	r7, #24
 801b130:	46bd      	mov	sp, r7
 801b132:	bd80      	pop	{r7, pc}

0801b134 <rfalNfcvPollerExtendedWriteSingleBlock>:


/*******************************************************************************/
ReturnCode rfalNfcvPollerExtendedWriteSingleBlock( uint8_t flags, const uint8_t* uid, uint16_t blockNum, const uint8_t* wrData, uint8_t blockLen )
{
 801b134:	b580      	push	{r7, lr}
 801b136:	b09e      	sub	sp, #120	@ 0x78
 801b138:	af06      	add	r7, sp, #24
 801b13a:	60b9      	str	r1, [r7, #8]
 801b13c:	607b      	str	r3, [r7, #4]
 801b13e:	4603      	mov	r3, r0
 801b140:	73fb      	strb	r3, [r7, #15]
 801b142:	4613      	mov	r3, r2
 801b144:	81bb      	strh	r3, [r7, #12]
    uint8_t            dataLen;
    uint16_t           rcvLen;
    rfalNfcvGenericRes res;
    
    /* Check for valid parameters */
    if( (blockLen == 0U) || (blockLen > (uint8_t)RFAL_NFCV_MAX_BLOCK_LEN) )
 801b146:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801b14a:	2b00      	cmp	r3, #0
 801b14c:	d003      	beq.n	801b156 <rfalNfcvPollerExtendedWriteSingleBlock+0x22>
 801b14e:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801b152:	2b20      	cmp	r3, #32
 801b154:	d901      	bls.n	801b15a <rfalNfcvPollerExtendedWriteSingleBlock+0x26>
    {
        return RFAL_ERR_PARAM;
 801b156:	2307      	movs	r3, #7
 801b158:	e042      	b.n	801b1e0 <rfalNfcvPollerExtendedWriteSingleBlock+0xac>
    }
    
    dataLen = 0U;
 801b15a:	2300      	movs	r3, #0
 801b15c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)blockNum;                    /* TS T5T 1.0 BNo is considered as a multi-byte field. TS T5T 1.0 5.1.1.13 multi-byte field follows [DIGITAL]. [DIGITAL] 9.3.1 A multiple byte field is transmitted LSB first. */
 801b160:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801b164:	1c5a      	adds	r2, r3, #1
 801b166:	f887 205f 	strb.w	r2, [r7, #95]	@ 0x5f
 801b16a:	89ba      	ldrh	r2, [r7, #12]
 801b16c:	b2d2      	uxtb	r2, r2
 801b16e:	3360      	adds	r3, #96	@ 0x60
 801b170:	443b      	add	r3, r7
 801b172:	f803 2c24 	strb.w	r2, [r3, #-36]
    data[dataLen++] = (uint8_t)((blockNum >> 8U) & 0xFFU);
 801b176:	89bb      	ldrh	r3, [r7, #12]
 801b178:	0a1b      	lsrs	r3, r3, #8
 801b17a:	b29a      	uxth	r2, r3
 801b17c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801b180:	1c59      	adds	r1, r3, #1
 801b182:	f887 105f 	strb.w	r1, [r7, #95]	@ 0x5f
 801b186:	b2d2      	uxtb	r2, r2
 801b188:	3360      	adds	r3, #96	@ 0x60
 801b18a:	443b      	add	r3, r7
 801b18c:	f803 2c24 	strb.w	r2, [r3, #-36]
    RFAL_MEMCPY( &data[dataLen], wrData, blockLen );         /* Append Block data to write */
 801b190:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801b194:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801b198:	4413      	add	r3, r2
 801b19a:	f897 2068 	ldrb.w	r2, [r7, #104]	@ 0x68
 801b19e:	6879      	ldr	r1, [r7, #4]
 801b1a0:	4618      	mov	r0, r3
 801b1a2:	f001 f983 	bl	801c4ac <memcpy>
    dataLen += blockLen;
 801b1a6:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801b1aa:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801b1ae:	4413      	add	r3, r2
 801b1b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_EXTENDED_WRITE_SINGLE_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, (uint8_t*)&res, sizeof(rfalNfcvGenericRes), &rcvLen );
 801b1b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801b1b8:	b29b      	uxth	r3, r3
 801b1ba:	7bf9      	ldrb	r1, [r7, #15]
 801b1bc:	f107 023a 	add.w	r2, r7, #58	@ 0x3a
 801b1c0:	9204      	str	r2, [sp, #16]
 801b1c2:	222a      	movs	r2, #42	@ 0x2a
 801b1c4:	9203      	str	r2, [sp, #12]
 801b1c6:	f107 0210 	add.w	r2, r7, #16
 801b1ca:	9202      	str	r2, [sp, #8]
 801b1cc:	9301      	str	r3, [sp, #4]
 801b1ce:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801b1d2:	9300      	str	r3, [sp, #0]
 801b1d4:	68bb      	ldr	r3, [r7, #8]
 801b1d6:	2200      	movs	r2, #0
 801b1d8:	2031      	movs	r0, #49	@ 0x31
 801b1da:	f000 f8cd 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b1de:	4603      	mov	r3, r0
}
 801b1e0:	4618      	mov	r0, r3
 801b1e2:	3760      	adds	r7, #96	@ 0x60
 801b1e4:	46bd      	mov	sp, r7
 801b1e6:	bd80      	pop	{r7, pc}

0801b1e8 <rfalNfcvPollerExtendedLockSingleBlock>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerExtendedLockSingleBlock( uint8_t flags, const uint8_t* uid, uint16_t blockNum )
{
 801b1e8:	b580      	push	{r7, lr}
 801b1ea:	b094      	sub	sp, #80	@ 0x50
 801b1ec:	af06      	add	r7, sp, #24
 801b1ee:	4603      	mov	r3, r0
 801b1f0:	6039      	str	r1, [r7, #0]
 801b1f2:	71fb      	strb	r3, [r7, #7]
 801b1f4:	4613      	mov	r3, r2
 801b1f6:	80bb      	strh	r3, [r7, #4]
    uint8_t            data[RFAL_NFCV_BLOCKNUM_EXTENDED_LEN];
    uint8_t            dataLen;
    uint16_t           rcvLen;
    rfalNfcvGenericRes res;
    
    dataLen = 0U;
 801b1f8:	2300      	movs	r3, #0
 801b1fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)blockNum;                   /* TS T5T 1.0 BNo is considered as a multi-byte field. TS T5T 1.0 5.1.1.13 multi-byte field follows [DIGITAL]. [DIGITAL] 9.3.1 A multiple byte field is transmitted LSB first. */
 801b1fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801b202:	1c5a      	adds	r2, r3, #1
 801b204:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801b208:	88ba      	ldrh	r2, [r7, #4]
 801b20a:	b2d2      	uxtb	r2, r2
 801b20c:	3338      	adds	r3, #56	@ 0x38
 801b20e:	443b      	add	r3, r7
 801b210:	f803 2c04 	strb.w	r2, [r3, #-4]
    data[dataLen++] = (uint8_t)((blockNum >> 8U) & 0xFFU);
 801b214:	88bb      	ldrh	r3, [r7, #4]
 801b216:	0a1b      	lsrs	r3, r3, #8
 801b218:	b29a      	uxth	r2, r3
 801b21a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801b21e:	1c59      	adds	r1, r3, #1
 801b220:	f887 1037 	strb.w	r1, [r7, #55]	@ 0x37
 801b224:	b2d2      	uxtb	r2, r2
 801b226:	3338      	adds	r3, #56	@ 0x38
 801b228:	443b      	add	r3, r7
 801b22a:	f803 2c04 	strb.w	r2, [r3, #-4]

    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_EXTENDED_LOCK_SINGLE_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, (uint8_t*)&res, sizeof(rfalNfcvGenericRes), &rcvLen );
 801b22e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801b232:	b29b      	uxth	r3, r3
 801b234:	79f9      	ldrb	r1, [r7, #7]
 801b236:	f107 0232 	add.w	r2, r7, #50	@ 0x32
 801b23a:	9204      	str	r2, [sp, #16]
 801b23c:	222a      	movs	r2, #42	@ 0x2a
 801b23e:	9203      	str	r2, [sp, #12]
 801b240:	f107 0208 	add.w	r2, r7, #8
 801b244:	9202      	str	r2, [sp, #8]
 801b246:	9301      	str	r3, [sp, #4]
 801b248:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 801b24c:	9300      	str	r3, [sp, #0]
 801b24e:	683b      	ldr	r3, [r7, #0]
 801b250:	2200      	movs	r2, #0
 801b252:	2032      	movs	r0, #50	@ 0x32
 801b254:	f000 f890 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b258:	4603      	mov	r3, r0
}
 801b25a:	4618      	mov	r0, r3
 801b25c:	3738      	adds	r7, #56	@ 0x38
 801b25e:	46bd      	mov	sp, r7
 801b260:	bd80      	pop	{r7, pc}

0801b262 <rfalNfcvPollerExtendedReadMultipleBlocks>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerExtendedReadMultipleBlocks( uint8_t flags, const uint8_t* uid, uint16_t firstBlockNum, uint16_t numOfBlocks, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b262:	b580      	push	{r7, lr}
 801b264:	b08c      	sub	sp, #48	@ 0x30
 801b266:	af06      	add	r7, sp, #24
 801b268:	60b9      	str	r1, [r7, #8]
 801b26a:	4611      	mov	r1, r2
 801b26c:	461a      	mov	r2, r3
 801b26e:	4603      	mov	r3, r0
 801b270:	73fb      	strb	r3, [r7, #15]
 801b272:	460b      	mov	r3, r1
 801b274:	81bb      	strh	r3, [r7, #12]
 801b276:	4613      	mov	r3, r2
 801b278:	80fb      	strh	r3, [r7, #6]
    uint8_t data[(RFAL_NFCV_BLOCKNUM_EXTENDED_LEN + RFAL_NFCV_BLOCKNUM_EXTENDED_LEN)];
    uint8_t dataLen;
        
    dataLen = 0U;
 801b27a:	2300      	movs	r3, #0
 801b27c:	75fb      	strb	r3, [r7, #23]
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)((firstBlockNum >> 0U) & 0xFFU);
 801b27e:	7dfb      	ldrb	r3, [r7, #23]
 801b280:	1c5a      	adds	r2, r3, #1
 801b282:	75fa      	strb	r2, [r7, #23]
 801b284:	89ba      	ldrh	r2, [r7, #12]
 801b286:	b2d2      	uxtb	r2, r2
 801b288:	3318      	adds	r3, #24
 801b28a:	443b      	add	r3, r7
 801b28c:	f803 2c08 	strb.w	r2, [r3, #-8]
    data[dataLen++] = (uint8_t)((firstBlockNum >> 8U) & 0xFFU);
 801b290:	89bb      	ldrh	r3, [r7, #12]
 801b292:	0a1b      	lsrs	r3, r3, #8
 801b294:	b29a      	uxth	r2, r3
 801b296:	7dfb      	ldrb	r3, [r7, #23]
 801b298:	1c59      	adds	r1, r3, #1
 801b29a:	75f9      	strb	r1, [r7, #23]
 801b29c:	b2d2      	uxtb	r2, r2
 801b29e:	3318      	adds	r3, #24
 801b2a0:	443b      	add	r3, r7
 801b2a2:	f803 2c08 	strb.w	r2, [r3, #-8]
    data[dataLen++] = (uint8_t)((numOfBlocks >> 0U) & 0xFFU);
 801b2a6:	7dfb      	ldrb	r3, [r7, #23]
 801b2a8:	1c5a      	adds	r2, r3, #1
 801b2aa:	75fa      	strb	r2, [r7, #23]
 801b2ac:	88fa      	ldrh	r2, [r7, #6]
 801b2ae:	b2d2      	uxtb	r2, r2
 801b2b0:	3318      	adds	r3, #24
 801b2b2:	443b      	add	r3, r7
 801b2b4:	f803 2c08 	strb.w	r2, [r3, #-8]
    data[dataLen++] = (uint8_t)((numOfBlocks >> 8U) & 0xFFU);
 801b2b8:	88fb      	ldrh	r3, [r7, #6]
 801b2ba:	0a1b      	lsrs	r3, r3, #8
 801b2bc:	b29a      	uxth	r2, r3
 801b2be:	7dfb      	ldrb	r3, [r7, #23]
 801b2c0:	1c59      	adds	r1, r3, #1
 801b2c2:	75f9      	strb	r1, [r7, #23]
 801b2c4:	b2d2      	uxtb	r2, r2
 801b2c6:	3318      	adds	r3, #24
 801b2c8:	443b      	add	r3, r7
 801b2ca:	f803 2c08 	strb.w	r2, [r3, #-8]
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_EXTENDED_READ_MULTIPLE_BLOCK, flags, RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, rxBuf, rxBufLen, rcvLen );
 801b2ce:	7dfb      	ldrb	r3, [r7, #23]
 801b2d0:	b29b      	uxth	r3, r3
 801b2d2:	7bf9      	ldrb	r1, [r7, #15]
 801b2d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b2d6:	9204      	str	r2, [sp, #16]
 801b2d8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801b2da:	9203      	str	r2, [sp, #12]
 801b2dc:	6a3a      	ldr	r2, [r7, #32]
 801b2de:	9202      	str	r2, [sp, #8]
 801b2e0:	9301      	str	r3, [sp, #4]
 801b2e2:	f107 0310 	add.w	r3, r7, #16
 801b2e6:	9300      	str	r3, [sp, #0]
 801b2e8:	68bb      	ldr	r3, [r7, #8]
 801b2ea:	2200      	movs	r2, #0
 801b2ec:	2033      	movs	r0, #51	@ 0x33
 801b2ee:	f000 f843 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b2f2:	4603      	mov	r3, r0
}
 801b2f4:	4618      	mov	r0, r3
 801b2f6:	3718      	adds	r7, #24
 801b2f8:	46bd      	mov	sp, r7
 801b2fa:	bd80      	pop	{r7, pc}

0801b2fc <rfalNfcvPollerGetSystemInformation>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
ReturnCode rfalNfcvPollerGetSystemInformation( uint8_t flags, const uint8_t* uid, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b2fc:	b580      	push	{r7, lr}
 801b2fe:	b08a      	sub	sp, #40	@ 0x28
 801b300:	af06      	add	r7, sp, #24
 801b302:	60b9      	str	r1, [r7, #8]
 801b304:	607a      	str	r2, [r7, #4]
 801b306:	461a      	mov	r2, r3
 801b308:	4603      	mov	r3, r0
 801b30a:	73fb      	strb	r3, [r7, #15]
 801b30c:	4613      	mov	r3, r2
 801b30e:	81bb      	strh	r3, [r7, #12]
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_GET_SYS_INFO, flags, RFAL_NFCV_PARAM_SKIP, uid, NULL, 0U, rxBuf, rxBufLen, rcvLen );
 801b310:	7bf9      	ldrb	r1, [r7, #15]
 801b312:	69bb      	ldr	r3, [r7, #24]
 801b314:	9304      	str	r3, [sp, #16]
 801b316:	89bb      	ldrh	r3, [r7, #12]
 801b318:	9303      	str	r3, [sp, #12]
 801b31a:	687b      	ldr	r3, [r7, #4]
 801b31c:	9302      	str	r3, [sp, #8]
 801b31e:	2300      	movs	r3, #0
 801b320:	9301      	str	r3, [sp, #4]
 801b322:	2300      	movs	r3, #0
 801b324:	9300      	str	r3, [sp, #0]
 801b326:	68bb      	ldr	r3, [r7, #8]
 801b328:	2200      	movs	r2, #0
 801b32a:	202b      	movs	r0, #43	@ 0x2b
 801b32c:	f000 f824 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b330:	4603      	mov	r3, r0
}
 801b332:	4618      	mov	r0, r3
 801b334:	3710      	adds	r7, #16
 801b336:	46bd      	mov	sp, r7
 801b338:	bd80      	pop	{r7, pc}

0801b33a <rfalNfcvPollerExtendedGetSystemInformation>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerExtendedGetSystemInformation( uint8_t flags, const uint8_t* uid, uint8_t requestField, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b33a:	b580      	push	{r7, lr}
 801b33c:	b08a      	sub	sp, #40	@ 0x28
 801b33e:	af06      	add	r7, sp, #24
 801b340:	60b9      	str	r1, [r7, #8]
 801b342:	607b      	str	r3, [r7, #4]
 801b344:	4603      	mov	r3, r0
 801b346:	73fb      	strb	r3, [r7, #15]
 801b348:	4613      	mov	r3, r2
 801b34a:	73bb      	strb	r3, [r7, #14]
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_EXTENDED_GET_SYS_INFO, flags, requestField, uid, NULL, 0U, rxBuf, rxBufLen, rcvLen ); 
 801b34c:	7bba      	ldrb	r2, [r7, #14]
 801b34e:	7bf9      	ldrb	r1, [r7, #15]
 801b350:	69fb      	ldr	r3, [r7, #28]
 801b352:	9304      	str	r3, [sp, #16]
 801b354:	8b3b      	ldrh	r3, [r7, #24]
 801b356:	9303      	str	r3, [sp, #12]
 801b358:	687b      	ldr	r3, [r7, #4]
 801b35a:	9302      	str	r3, [sp, #8]
 801b35c:	2300      	movs	r3, #0
 801b35e:	9301      	str	r3, [sp, #4]
 801b360:	2300      	movs	r3, #0
 801b362:	9300      	str	r3, [sp, #0]
 801b364:	68bb      	ldr	r3, [r7, #8]
 801b366:	203b      	movs	r0, #59	@ 0x3b
 801b368:	f000 f806 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b36c:	4603      	mov	r3, r0
}
 801b36e:	4618      	mov	r0, r3
 801b370:	3710      	adds	r7, #16
 801b372:	46bd      	mov	sp, r7
 801b374:	bd80      	pop	{r7, pc}
	...

0801b378 <rfalNfcvPollerTransceiveReq>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerTransceiveReq( uint8_t cmd, uint8_t flags, uint8_t param, const uint8_t* uid, const uint8_t *data, uint16_t dataLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b378:	b580      	push	{r7, lr}
 801b37a:	b094      	sub	sp, #80	@ 0x50
 801b37c:	af04      	add	r7, sp, #16
 801b37e:	603b      	str	r3, [r7, #0]
 801b380:	4603      	mov	r3, r0
 801b382:	71fb      	strb	r3, [r7, #7]
 801b384:	460b      	mov	r3, r1
 801b386:	71bb      	strb	r3, [r7, #6]
 801b388:	4613      	mov	r3, r2
 801b38a:	717b      	strb	r3, [r7, #5]
    uint8_t            msgIt;
    rfalBitRate        rxBR;
    bool               fastMode;
    bool               specialFrame;
    
    msgIt        = 0;
 801b38c:	2300      	movs	r3, #0
 801b38e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    fastMode     = false;
 801b392:	2300      	movs	r3, #0
 801b394:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    specialFrame = false;
 801b398:	2300      	movs	r3, #0
 801b39a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    
    /* Check for valid parameters */
    if( (rxBuf == NULL) || (rcvLen == NULL) || ((dataLen > 0U) && (data == NULL))                                  || 
 801b39e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b3a0:	2b00      	cmp	r3, #0
 801b3a2:	d013      	beq.n	801b3cc <rfalNfcvPollerTransceiveReq+0x54>
 801b3a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b3a6:	2b00      	cmp	r3, #0
 801b3a8:	d010      	beq.n	801b3cc <rfalNfcvPollerTransceiveReq+0x54>
 801b3aa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d002      	beq.n	801b3b8 <rfalNfcvPollerTransceiveReq+0x40>
 801b3b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b3b4:	2b00      	cmp	r3, #0
 801b3b6:	d009      	beq.n	801b3cc <rfalNfcvPollerTransceiveReq+0x54>
        (dataLen > ((uid != NULL) ? RFAL_NFCV_MAX_GEN_DATA_LEN : (RFAL_NFCV_MAX_GEN_DATA_LEN - RFAL_NFCV_UID_LEN)))  )
 801b3b8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801b3bc:	683a      	ldr	r2, [r7, #0]
 801b3be:	2a00      	cmp	r2, #0
 801b3c0:	d001      	beq.n	801b3c6 <rfalNfcvPollerTransceiveReq+0x4e>
 801b3c2:	2229      	movs	r2, #41	@ 0x29
 801b3c4:	e000      	b.n	801b3c8 <rfalNfcvPollerTransceiveReq+0x50>
 801b3c6:	2221      	movs	r2, #33	@ 0x21
    if( (rxBuf == NULL) || (rcvLen == NULL) || ((dataLen > 0U) && (data == NULL))                                  || 
 801b3c8:	429a      	cmp	r2, r3
 801b3ca:	d201      	bcs.n	801b3d0 <rfalNfcvPollerTransceiveReq+0x58>
    {
        return RFAL_ERR_PARAM;
 801b3cc:	2307      	movs	r3, #7
 801b3ce:	e0d1      	b.n	801b574 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    
    /* Check if the command is an ST's Fast command */
    if( (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_SINGLE_BLOCK)    || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_EXTENDED_READ_SINGLE_BLOCK)    || 
 801b3d0:	79fb      	ldrb	r3, [r7, #7]
 801b3d2:	2bc0      	cmp	r3, #192	@ 0xc0
 801b3d4:	d017      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
 801b3d6:	79fb      	ldrb	r3, [r7, #7]
 801b3d8:	2bc4      	cmp	r3, #196	@ 0xc4
 801b3da:	d014      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
 801b3dc:	79fb      	ldrb	r3, [r7, #7]
 801b3de:	2bc3      	cmp	r3, #195	@ 0xc3
 801b3e0:	d011      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_MULTIPLE_BLOCKS) || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_EXTENDED_READ_MULTIPLE_BLOCKS) ||
 801b3e2:	79fb      	ldrb	r3, [r7, #7]
 801b3e4:	2bc5      	cmp	r3, #197	@ 0xc5
 801b3e6:	d00e      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
 801b3e8:	79fb      	ldrb	r3, [r7, #7]
 801b3ea:	2bca      	cmp	r3, #202	@ 0xca
 801b3ec:	d00b      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_WRITE_MESSAGE)        || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_MESSAGE_LENGTH)           ||
 801b3ee:	79fb      	ldrb	r3, [r7, #7]
 801b3f0:	2bcb      	cmp	r3, #203	@ 0xcb
 801b3f2:	d008      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
 801b3f4:	79fb      	ldrb	r3, [r7, #7]
 801b3f6:	2bcc      	cmp	r3, #204	@ 0xcc
 801b3f8:	d005      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_MESSAGE)         || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_DYN_CONFIGURATION)        ||               
 801b3fa:	79fb      	ldrb	r3, [r7, #7]
 801b3fc:	2bcd      	cmp	r3, #205	@ 0xcd
 801b3fe:	d002      	beq.n	801b406 <rfalNfcvPollerTransceiveReq+0x8e>
 801b400:	79fb      	ldrb	r3, [r7, #7]
 801b402:	2bce      	cmp	r3, #206	@ 0xce
 801b404:	d10c      	bne.n	801b420 <rfalNfcvPollerTransceiveReq+0xa8>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_WRITE_DYN_CONFIGURATION) )
    {
        /* Store current Rx bit rate and move to fast mode */
        rfalGetBitRate( NULL, &rxBR );
 801b406:	f107 030f 	add.w	r3, r7, #15
 801b40a:	4619      	mov	r1, r3
 801b40c:	2000      	movs	r0, #0
 801b40e:	f7e6 ffdf 	bl	80023d0 <rfalGetBitRate>
        rfalSetBitRate( RFAL_BR_KEEP, RFAL_BR_52p97 );
 801b412:	21eb      	movs	r1, #235	@ 0xeb
 801b414:	20ff      	movs	r0, #255	@ 0xff
 801b416:	f7e6 fd1f 	bl	8001e58 <rfalSetBitRate>
        
        fastMode = true;
 801b41a:	2301      	movs	r3, #1
 801b41c:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    }
    
    
    /* Compute Request Command */
    req.REQ_FLAG  = (uint8_t)(flags & (~((uint32_t)RFAL_NFCV_REQ_FLAG_ADDRESS)));
 801b420:	79bb      	ldrb	r3, [r7, #6]
 801b422:	f023 0320 	bic.w	r3, r3, #32
 801b426:	b2db      	uxtb	r3, r3
 801b428:	743b      	strb	r3, [r7, #16]
    req.CMD       = cmd;
 801b42a:	79fb      	ldrb	r3, [r7, #7]
 801b42c:	747b      	strb	r3, [r7, #17]
    
    /* Prepend parameter on ceratin proprietary requests: IC Manuf, Parameters */
    if( param != RFAL_NFCV_PARAM_SKIP )
 801b42e:	797b      	ldrb	r3, [r7, #5]
 801b430:	2b00      	cmp	r3, #0
 801b432:	d009      	beq.n	801b448 <rfalNfcvPollerTransceiveReq+0xd0>
    {
        req.payload.data[msgIt++] = param;
 801b434:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801b438:	1c5a      	adds	r2, r3, #1
 801b43a:	f887 203d 	strb.w	r2, [r7, #61]	@ 0x3d
 801b43e:	3340      	adds	r3, #64	@ 0x40
 801b440:	443b      	add	r3, r7
 801b442:	797a      	ldrb	r2, [r7, #5]
 801b444:	f803 2c2e 	strb.w	r2, [r3, #-46]
    }
    
    /* Check if Request is to be sent in Addressed mode. Select mode flag shall be set by user */
    if( uid != NULL )
 801b448:	683b      	ldr	r3, [r7, #0]
 801b44a:	2b00      	cmp	r3, #0
 801b44c:	d014      	beq.n	801b478 <rfalNfcvPollerTransceiveReq+0x100>
    {
        req.REQ_FLAG |= (uint8_t)RFAL_NFCV_REQ_FLAG_ADDRESS;
 801b44e:	7c3b      	ldrb	r3, [r7, #16]
 801b450:	f043 0320 	orr.w	r3, r3, #32
 801b454:	b2db      	uxtb	r3, r3
 801b456:	743b      	strb	r3, [r7, #16]
        RFAL_MEMCPY( &req.payload.data[msgIt], uid, RFAL_NFCV_UID_LEN );
 801b458:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801b45c:	f107 0210 	add.w	r2, r7, #16
 801b460:	4413      	add	r3, r2
 801b462:	3302      	adds	r3, #2
 801b464:	2208      	movs	r2, #8
 801b466:	6839      	ldr	r1, [r7, #0]
 801b468:	4618      	mov	r0, r3
 801b46a:	f001 f81f 	bl	801c4ac <memcpy>
        msgIt += RFAL_NFCV_UID_LEN;
 801b46e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801b472:	3308      	adds	r3, #8
 801b474:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    }
    
    if( dataLen > 0U )
 801b478:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801b47c:	2b00      	cmp	r3, #0
 801b47e:	d013      	beq.n	801b4a8 <rfalNfcvPollerTransceiveReq+0x130>
    {
        RFAL_MEMCPY( &req.payload.data[msgIt], data, dataLen);
 801b480:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801b484:	f107 0210 	add.w	r2, r7, #16
 801b488:	4413      	add	r3, r2
 801b48a:	3302      	adds	r3, #2
 801b48c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 801b490:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801b492:	4618      	mov	r0, r3
 801b494:	f001 f80a 	bl	801c4ac <memcpy>
        msgIt += (uint8_t)dataLen;
 801b498:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801b49c:	b2da      	uxtb	r2, r3
 801b49e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801b4a2:	4413      	add	r3, r2
 801b4a4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    }
    
    
    /* If the Option Flag | Special Frame is set in certain commands an EOF needs to be sent whithin  FDTV,EOF to retrieve the VICC response     Digital 2.3  9.7.4    ISO15693-3 2009  10.4.2 & 10.4.3 & 10.4.5 */
    if( ((flags & (uint8_t)RFAL_NFCV_REQ_FLAG_OPTION) != 0U) && ((cmd == (uint8_t)RFAL_NFCV_CMD_WRITE_SINGLE_BLOCK) || (cmd == (uint8_t)RFAL_NFCV_CMD_WRITE_MULTIPLE_BLOCKS)        ||
 801b4a8:	79bb      	ldrb	r3, [r7, #6]
 801b4aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b4ae:	2b00      	cmp	r3, #0
 801b4b0:	d014      	beq.n	801b4dc <rfalNfcvPollerTransceiveReq+0x164>
 801b4b2:	79fb      	ldrb	r3, [r7, #7]
 801b4b4:	2b21      	cmp	r3, #33	@ 0x21
 801b4b6:	d00e      	beq.n	801b4d6 <rfalNfcvPollerTransceiveReq+0x15e>
 801b4b8:	79fb      	ldrb	r3, [r7, #7]
 801b4ba:	2b24      	cmp	r3, #36	@ 0x24
 801b4bc:	d00b      	beq.n	801b4d6 <rfalNfcvPollerTransceiveReq+0x15e>
 801b4be:	79fb      	ldrb	r3, [r7, #7]
 801b4c0:	2b22      	cmp	r3, #34	@ 0x22
 801b4c2:	d008      	beq.n	801b4d6 <rfalNfcvPollerTransceiveReq+0x15e>
                                                        (cmd == (uint8_t)RFAL_NFCV_CMD_LOCK_BLOCK) || (cmd == (uint8_t)RFAL_NFCV_CMD_EXTENDED_WRITE_SINGLE_BLOCK)                   ||
 801b4c4:	79fb      	ldrb	r3, [r7, #7]
 801b4c6:	2b31      	cmp	r3, #49	@ 0x31
 801b4c8:	d005      	beq.n	801b4d6 <rfalNfcvPollerTransceiveReq+0x15e>
 801b4ca:	79fb      	ldrb	r3, [r7, #7]
 801b4cc:	2b32      	cmp	r3, #50	@ 0x32
 801b4ce:	d002      	beq.n	801b4d6 <rfalNfcvPollerTransceiveReq+0x15e>
                                                        (cmd == (uint8_t)RFAL_NFCV_CMD_EXTENDED_LOCK_SINGLE_BLOCK) || (cmd == (uint8_t)RFAL_NFCV_CMD_EXTENDED_WRITE_MULTIPLE_BLOCK))  )
 801b4d0:	79fb      	ldrb	r3, [r7, #7]
 801b4d2:	2b34      	cmp	r3, #52	@ 0x34
 801b4d4:	d102      	bne.n	801b4dc <rfalNfcvPollerTransceiveReq+0x164>
    {
        specialFrame = true;
 801b4d6:	2301      	movs	r3, #1
 801b4d8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    }
    
    
    /* Transceive Command */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&req, (RFAL_NFCV_CMD_LEN + RFAL_NFCV_FLAG_LEN +(uint16_t)msgIt), rxBuf, rxBufLen, rcvLen, RFAL_TXRX_FLAGS_DEFAULT, (specialFrame ? RFAL_NFCV_FDT_EOF : RFAL_NFCV_FDT_MAX) );
 801b4dc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801b4e0:	b29b      	uxth	r3, r3
 801b4e2:	3302      	adds	r3, #2
 801b4e4:	b299      	uxth	r1, r3
 801b4e6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801b4ea:	2b00      	cmp	r3, #0
 801b4ec:	d001      	beq.n	801b4f2 <rfalNfcvPollerTransceiveReq+0x17a>
 801b4ee:	4b23      	ldr	r3, [pc, #140]	@ (801b57c <rfalNfcvPollerTransceiveReq+0x204>)
 801b4f0:	e000      	b.n	801b4f4 <rfalNfcvPollerTransceiveReq+0x17c>
 801b4f2:	4b23      	ldr	r3, [pc, #140]	@ (801b580 <rfalNfcvPollerTransceiveReq+0x208>)
 801b4f4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 801b4f8:	f107 0010 	add.w	r0, r7, #16
 801b4fc:	9302      	str	r3, [sp, #8]
 801b4fe:	2300      	movs	r3, #0
 801b500:	9301      	str	r3, [sp, #4]
 801b502:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b504:	9300      	str	r3, [sp, #0]
 801b506:	4613      	mov	r3, r2
 801b508:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801b50a:	f7e7 faa1 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801b50e:	4603      	mov	r3, r0
 801b510:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    
    /* If the Option Flag | Special Frame is set in certain commands an EOF needs to be sent whithin  FDTV,EOF to retrieve the VICC response     Digital 2.3  9.7.4    ISO15693-3 2009  10.4.2 & 10.4.3 & 10.4.5 */
    if( specialFrame )
 801b512:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801b516:	2b00      	cmp	r3, #0
 801b518:	d009      	beq.n	801b52e <rfalNfcvPollerTransceiveReq+0x1b6>
    {
        ret = rfalISO15693TransceiveEOF( rxBuf, (uint8_t)rxBufLen, rcvLen );
 801b51a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 801b51e:	b2db      	uxtb	r3, r3
 801b520:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801b522:	4619      	mov	r1, r3
 801b524:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801b526:	f7e8 fe05 	bl	8004134 <rfalISO15693TransceiveEOF>
 801b52a:	4603      	mov	r3, r0
 801b52c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    /* Restore Rx BitRate */
    if( fastMode )
 801b52e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b532:	2b00      	cmp	r3, #0
 801b534:	d004      	beq.n	801b540 <rfalNfcvPollerTransceiveReq+0x1c8>
    {
        rfalSetBitRate( RFAL_BR_KEEP, rxBR );
 801b536:	7bfb      	ldrb	r3, [r7, #15]
 801b538:	4619      	mov	r1, r3
 801b53a:	20ff      	movs	r0, #255	@ 0xff
 801b53c:	f7e6 fc8c 	bl	8001e58 <rfalSetBitRate>
    }
    
    if( ret != RFAL_ERR_NONE )
 801b540:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801b542:	2b00      	cmp	r3, #0
 801b544:	d001      	beq.n	801b54a <rfalNfcvPollerTransceiveReq+0x1d2>
    {
        return ret;
 801b546:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801b548:	e014      	b.n	801b574 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    /* Check if the response minimum length has been received */
    if( (*rcvLen) < (uint8_t)RFAL_NFCV_FLAG_LEN )
 801b54a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801b54c:	881b      	ldrh	r3, [r3, #0]
 801b54e:	2b00      	cmp	r3, #0
 801b550:	d101      	bne.n	801b556 <rfalNfcvPollerTransceiveReq+0x1de>
    {
        return RFAL_ERR_PROTO;
 801b552:	230b      	movs	r3, #11
 801b554:	e00e      	b.n	801b574 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    /* Check if an error has been signalled */
    if( (rxBuf[RFAL_NFCV_FLAG_POS] & (uint8_t)RFAL_NFCV_RES_FLAG_ERROR) != 0U )
 801b556:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b558:	781b      	ldrb	r3, [r3, #0]
 801b55a:	f003 0301 	and.w	r3, r3, #1
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d007      	beq.n	801b572 <rfalNfcvPollerTransceiveReq+0x1fa>
    {
        return rfalNfcvParseError( rxBuf[RFAL_NFCV_DATASTART_POS] );
 801b562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b564:	3301      	adds	r3, #1
 801b566:	781b      	ldrb	r3, [r3, #0]
 801b568:	4618      	mov	r0, r3
 801b56a:	f7ff fa21 	bl	801a9b0 <rfalNfcvParseError>
 801b56e:	4603      	mov	r3, r0
 801b570:	e000      	b.n	801b574 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    return RFAL_ERR_NONE;
 801b572:	2300      	movs	r3, #0
}
 801b574:	4618      	mov	r0, r3
 801b576:	3740      	adds	r7, #64	@ 0x40
 801b578:	46bd      	mov	sp, r7
 801b57a:	bd80      	pop	{r7, pc}
 801b57c:	00034f80 	.word	0x00034f80
 801b580:	00042334 	.word	0x00042334

0801b584 <rfalSt25tbPollerDoCollisionResolution>:
******************************************************************************
*/


static bool rfalSt25tbPollerDoCollisionResolution( uint8_t devLimit, rfalSt25tbListenDevice *st25tbDevList, uint8_t *devCnt )
{
 801b584:	b580      	push	{r7, lr}
 801b586:	b086      	sub	sp, #24
 801b588:	af00      	add	r7, sp, #0
 801b58a:	4603      	mov	r3, r0
 801b58c:	60b9      	str	r1, [r7, #8]
 801b58e:	607a      	str	r2, [r7, #4]
 801b590:	73fb      	strb	r3, [r7, #15]
    uint8_t    i;
    uint8_t    chipId;
    ReturnCode ret;
    bool col;

    col = false;
 801b592:	2300      	movs	r3, #0
 801b594:	74fb      	strb	r3, [r7, #19]
    
    for(i = 0; i < RFAL_ST25TB_SLOTS; i++)
 801b596:	2300      	movs	r3, #0
 801b598:	75fb      	strb	r3, [r7, #23]
 801b59a:	e072      	b.n	801b682 <rfalSt25tbPollerDoCollisionResolution+0xfe>
    {
        platformDelay(1);  /* Wait t2: Answer to new request delay  */
 801b59c:	2001      	movs	r0, #1
 801b59e:	f7eb fbe3 	bl	8006d68 <HAL_Delay>
        
        if( i==0U )
 801b5a2:	7dfb      	ldrb	r3, [r7, #23]
 801b5a4:	2b00      	cmp	r3, #0
 801b5a6:	d107      	bne.n	801b5b8 <rfalSt25tbPollerDoCollisionResolution+0x34>
        {
            /* Step 2: Send Pcall16 */
            ret = rfalSt25tbPollerPcall( &chipId );
 801b5a8:	f107 0312 	add.w	r3, r7, #18
 801b5ac:	4618      	mov	r0, r3
 801b5ae:	f000 f8c6 	bl	801b73e <rfalSt25tbPollerPcall>
 801b5b2:	4603      	mov	r3, r0
 801b5b4:	82bb      	strh	r3, [r7, #20]
 801b5b6:	e008      	b.n	801b5ca <rfalSt25tbPollerDoCollisionResolution+0x46>
        }
        else
        {
            /* Step 3-17: Send Pcall16 */
            ret = rfalSt25tbPollerSlotMarker( i, &chipId );
 801b5b8:	f107 0212 	add.w	r2, r7, #18
 801b5bc:	7dfb      	ldrb	r3, [r7, #23]
 801b5be:	4611      	mov	r1, r2
 801b5c0:	4618      	mov	r0, r3
 801b5c2:	f000 f8e2 	bl	801b78a <rfalSt25tbPollerSlotMarker>
 801b5c6:	4603      	mov	r3, r0
 801b5c8:	82bb      	strh	r3, [r7, #20]
        }
        
        if( ret == RFAL_ERR_NONE )
 801b5ca:	8abb      	ldrh	r3, [r7, #20]
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d148      	bne.n	801b662 <rfalSt25tbPollerDoCollisionResolution+0xde>
        {
            /* Found another device */
            st25tbDevList[*devCnt].chipID       = chipId;
 801b5d0:	687b      	ldr	r3, [r7, #4]
 801b5d2:	781b      	ldrb	r3, [r3, #0]
 801b5d4:	461a      	mov	r2, r3
 801b5d6:	4613      	mov	r3, r2
 801b5d8:	009b      	lsls	r3, r3, #2
 801b5da:	4413      	add	r3, r2
 801b5dc:	005b      	lsls	r3, r3, #1
 801b5de:	461a      	mov	r2, r3
 801b5e0:	68bb      	ldr	r3, [r7, #8]
 801b5e2:	4413      	add	r3, r2
 801b5e4:	7cba      	ldrb	r2, [r7, #18]
 801b5e6:	701a      	strb	r2, [r3, #0]
            st25tbDevList[*devCnt].isDeselected = false;
 801b5e8:	687b      	ldr	r3, [r7, #4]
 801b5ea:	781b      	ldrb	r3, [r3, #0]
 801b5ec:	461a      	mov	r2, r3
 801b5ee:	4613      	mov	r3, r2
 801b5f0:	009b      	lsls	r3, r3, #2
 801b5f2:	4413      	add	r3, r2
 801b5f4:	005b      	lsls	r3, r3, #1
 801b5f6:	461a      	mov	r2, r3
 801b5f8:	68bb      	ldr	r3, [r7, #8]
 801b5fa:	4413      	add	r3, r2
 801b5fc:	2200      	movs	r2, #0
 801b5fe:	725a      	strb	r2, [r3, #9]
            
            /* Select Device, retrieve its UID  */
            ret = rfalSt25tbPollerSelect( chipId );
 801b600:	7cbb      	ldrb	r3, [r7, #18]
 801b602:	4618      	mov	r0, r3
 801b604:	f000 f8f4 	bl	801b7f0 <rfalSt25tbPollerSelect>
 801b608:	4603      	mov	r3, r0
 801b60a:	82bb      	strh	r3, [r7, #20]

            /* By Selecting this device, the previous gets Deselected */
            if( (*devCnt) > 0U )
 801b60c:	687b      	ldr	r3, [r7, #4]
 801b60e:	781b      	ldrb	r3, [r3, #0]
 801b610:	2b00      	cmp	r3, #0
 801b612:	d00b      	beq.n	801b62c <rfalSt25tbPollerDoCollisionResolution+0xa8>
            {
                st25tbDevList[(*devCnt)-1U].isDeselected = true;
 801b614:	687b      	ldr	r3, [r7, #4]
 801b616:	781b      	ldrb	r3, [r3, #0]
 801b618:	461a      	mov	r2, r3
 801b61a:	4613      	mov	r3, r2
 801b61c:	009b      	lsls	r3, r3, #2
 801b61e:	4413      	add	r3, r2
 801b620:	005b      	lsls	r3, r3, #1
 801b622:	3b0a      	subs	r3, #10
 801b624:	68ba      	ldr	r2, [r7, #8]
 801b626:	4413      	add	r3, r2
 801b628:	2201      	movs	r2, #1
 801b62a:	725a      	strb	r2, [r3, #9]
            }

            if( RFAL_ERR_NONE == ret )
 801b62c:	8abb      	ldrh	r3, [r7, #20]
 801b62e:	2b00      	cmp	r3, #0
 801b630:	d10d      	bne.n	801b64e <rfalSt25tbPollerDoCollisionResolution+0xca>
            {
                rfalSt25tbPollerGetUID( &st25tbDevList[*devCnt].UID );
 801b632:	687b      	ldr	r3, [r7, #4]
 801b634:	781b      	ldrb	r3, [r3, #0]
 801b636:	461a      	mov	r2, r3
 801b638:	4613      	mov	r3, r2
 801b63a:	009b      	lsls	r3, r3, #2
 801b63c:	4413      	add	r3, r2
 801b63e:	005b      	lsls	r3, r3, #1
 801b640:	461a      	mov	r2, r3
 801b642:	68bb      	ldr	r3, [r7, #8]
 801b644:	4413      	add	r3, r2
 801b646:	3301      	adds	r3, #1
 801b648:	4618      	mov	r0, r3
 801b64a:	f000 f8fd 	bl	801b848 <rfalSt25tbPollerGetUID>
            }

            if( RFAL_ERR_NONE == ret )
 801b64e:	8abb      	ldrh	r3, [r7, #20]
 801b650:	2b00      	cmp	r3, #0
 801b652:	d10e      	bne.n	801b672 <rfalSt25tbPollerDoCollisionResolution+0xee>
            {
                (*devCnt)++;
 801b654:	687b      	ldr	r3, [r7, #4]
 801b656:	781b      	ldrb	r3, [r3, #0]
 801b658:	3301      	adds	r3, #1
 801b65a:	b2da      	uxtb	r2, r3
 801b65c:	687b      	ldr	r3, [r7, #4]
 801b65e:	701a      	strb	r2, [r3, #0]
 801b660:	e007      	b.n	801b672 <rfalSt25tbPollerDoCollisionResolution+0xee>
            }
        }
        else if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 801b662:	8abb      	ldrh	r3, [r7, #20]
 801b664:	2b15      	cmp	r3, #21
 801b666:	d002      	beq.n	801b66e <rfalSt25tbPollerDoCollisionResolution+0xea>
 801b668:	8abb      	ldrh	r3, [r7, #20]
 801b66a:	2b09      	cmp	r3, #9
 801b66c:	d101      	bne.n	801b672 <rfalSt25tbPollerDoCollisionResolution+0xee>
        {
            col = true;
 801b66e:	2301      	movs	r3, #1
 801b670:	74fb      	strb	r3, [r7, #19]
        else
        {
            /* MISRA 15.7 - Empty else */
        }
        
        if( *devCnt >= devLimit )
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	781b      	ldrb	r3, [r3, #0]
 801b676:	7bfa      	ldrb	r2, [r7, #15]
 801b678:	429a      	cmp	r2, r3
 801b67a:	d906      	bls.n	801b68a <rfalSt25tbPollerDoCollisionResolution+0x106>
    for(i = 0; i < RFAL_ST25TB_SLOTS; i++)
 801b67c:	7dfb      	ldrb	r3, [r7, #23]
 801b67e:	3301      	adds	r3, #1
 801b680:	75fb      	strb	r3, [r7, #23]
 801b682:	7dfb      	ldrb	r3, [r7, #23]
 801b684:	2b0f      	cmp	r3, #15
 801b686:	d989      	bls.n	801b59c <rfalSt25tbPollerDoCollisionResolution+0x18>
 801b688:	e000      	b.n	801b68c <rfalSt25tbPollerDoCollisionResolution+0x108>
        {
            break;
 801b68a:	bf00      	nop
        }
    }
    return col;
 801b68c:	7cfb      	ldrb	r3, [r7, #19]
}
 801b68e:	4618      	mov	r0, r3
 801b690:	3718      	adds	r7, #24
 801b692:	46bd      	mov	sp, r7
 801b694:	bd80      	pop	{r7, pc}

0801b696 <rfalSt25tbPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalSt25tbPollerInitialize( void )
{
 801b696:	b580      	push	{r7, lr}
 801b698:	af00      	add	r7, sp, #0
    return rfalNfcbPollerInitialize();
 801b69a:	f7fe f8d3 	bl	8019844 <rfalNfcbPollerInitialize>
 801b69e:	4603      	mov	r3, r0
}
 801b6a0:	4618      	mov	r0, r3
 801b6a2:	bd80      	pop	{r7, pc}

0801b6a4 <rfalSt25tbPollerCheckPresence>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerCheckPresence( uint8_t *chipId )
{
 801b6a4:	b580      	push	{r7, lr}
 801b6a6:	b084      	sub	sp, #16
 801b6a8:	af00      	add	r7, sp, #0
 801b6aa:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    uint8_t    chipIdRes;

    chipIdRes = 0x00;
 801b6ac:	2300      	movs	r3, #0
 801b6ae:	737b      	strb	r3, [r7, #13]
   
    /* Send Initiate Request */
    ret = rfalSt25tbPollerInitiate( &chipIdRes );
 801b6b0:	f107 030d 	add.w	r3, r7, #13
 801b6b4:	4618      	mov	r0, r3
 801b6b6:	f000 f815 	bl	801b6e4 <rfalSt25tbPollerInitiate>
 801b6ba:	4603      	mov	r3, r0
 801b6bc:	81fb      	strh	r3, [r7, #14]
    
    /*  Check if a transmission error was detected */
    if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 801b6be:	89fb      	ldrh	r3, [r7, #14]
 801b6c0:	2b15      	cmp	r3, #21
 801b6c2:	d002      	beq.n	801b6ca <rfalSt25tbPollerCheckPresence+0x26>
 801b6c4:	89fb      	ldrh	r3, [r7, #14]
 801b6c6:	2b09      	cmp	r3, #9
 801b6c8:	d101      	bne.n	801b6ce <rfalSt25tbPollerCheckPresence+0x2a>
    {
        return RFAL_ERR_NONE;
 801b6ca:	2300      	movs	r3, #0
 801b6cc:	e006      	b.n	801b6dc <rfalSt25tbPollerCheckPresence+0x38>
    }
    
    /* Copy chip ID if requested */
    if( chipId != NULL )
 801b6ce:	687b      	ldr	r3, [r7, #4]
 801b6d0:	2b00      	cmp	r3, #0
 801b6d2:	d002      	beq.n	801b6da <rfalSt25tbPollerCheckPresence+0x36>
    {
        *chipId = chipIdRes;
 801b6d4:	7b7a      	ldrb	r2, [r7, #13]
 801b6d6:	687b      	ldr	r3, [r7, #4]
 801b6d8:	701a      	strb	r2, [r3, #0]
    }
    
    return ret;
 801b6da:	89fb      	ldrh	r3, [r7, #14]
}
 801b6dc:	4618      	mov	r0, r3
 801b6de:	3710      	adds	r7, #16
 801b6e0:	46bd      	mov	sp, r7
 801b6e2:	bd80      	pop	{r7, pc}

0801b6e4 <rfalSt25tbPollerInitiate>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerInitiate( uint8_t *chipId )
{
 801b6e4:	b580      	push	{r7, lr}
 801b6e6:	b08a      	sub	sp, #40	@ 0x28
 801b6e8:	af04      	add	r7, sp, #16
 801b6ea:	6078      	str	r0, [r7, #4]
    uint16_t              rxLen;
    rfalSt25tbInitiateReq initiateReq;
    uint8_t               rxBuf[RFAL_ST25TB_CHIP_ID_LEN + RFAL_ST25TB_CRC_LEN]; /* In case we receive less data that CRC, RF layer will not remove the CRC from buffer */
    
    /* Compute Initiate Request */
    initiateReq.cmd1   = RFAL_ST25TB_INITIATE_CMD1;
 801b6ec:	2306      	movs	r3, #6
 801b6ee:	743b      	strb	r3, [r7, #16]
    initiateReq.cmd2   = RFAL_ST25TB_INITIATE_CMD2;
 801b6f0:	2300      	movs	r3, #0
 801b6f2:	747b      	strb	r3, [r7, #17]
    
    /* Send Initiate Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&initiateReq, sizeof(rfalSt25tbInitiateReq), (uint8_t*)rxBuf, sizeof(rxBuf), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 801b6f4:	f107 020c 	add.w	r2, r7, #12
 801b6f8:	f107 0010 	add.w	r0, r7, #16
 801b6fc:	f241 036d 	movw	r3, #4205	@ 0x106d
 801b700:	9302      	str	r3, [sp, #8]
 801b702:	2300      	movs	r3, #0
 801b704:	9301      	str	r3, [sp, #4]
 801b706:	f107 0314 	add.w	r3, r7, #20
 801b70a:	9300      	str	r3, [sp, #0]
 801b70c:	2303      	movs	r3, #3
 801b70e:	2102      	movs	r1, #2
 801b710:	f7e7 f99e 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801b714:	4603      	mov	r3, r0
 801b716:	82fb      	strh	r3, [r7, #22]
    
    /* Check for valid Select Response   */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_CHIP_ID_LEN) )
 801b718:	8afb      	ldrh	r3, [r7, #22]
 801b71a:	2b00      	cmp	r3, #0
 801b71c:	d104      	bne.n	801b728 <rfalSt25tbPollerInitiate+0x44>
 801b71e:	8abb      	ldrh	r3, [r7, #20]
 801b720:	2b01      	cmp	r3, #1
 801b722:	d001      	beq.n	801b728 <rfalSt25tbPollerInitiate+0x44>
    {
        return RFAL_ERR_PROTO;
 801b724:	230b      	movs	r3, #11
 801b726:	e006      	b.n	801b736 <rfalSt25tbPollerInitiate+0x52>
    }
    
    /* Copy chip ID if requested */
    if( chipId != NULL )
 801b728:	687b      	ldr	r3, [r7, #4]
 801b72a:	2b00      	cmp	r3, #0
 801b72c:	d002      	beq.n	801b734 <rfalSt25tbPollerInitiate+0x50>
    {
        *chipId = *rxBuf;
 801b72e:	7b3a      	ldrb	r2, [r7, #12]
 801b730:	687b      	ldr	r3, [r7, #4]
 801b732:	701a      	strb	r2, [r3, #0]
    }
    
    return ret;
 801b734:	8afb      	ldrh	r3, [r7, #22]
}
 801b736:	4618      	mov	r0, r3
 801b738:	3718      	adds	r7, #24
 801b73a:	46bd      	mov	sp, r7
 801b73c:	bd80      	pop	{r7, pc}

0801b73e <rfalSt25tbPollerPcall>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerPcall( uint8_t *chipId )
{
 801b73e:	b580      	push	{r7, lr}
 801b740:	b088      	sub	sp, #32
 801b742:	af04      	add	r7, sp, #16
 801b744:	6078      	str	r0, [r7, #4]
    ReturnCode         ret;
    uint16_t           rxLen;
    rfalSt25tbPcallReq pcallReq;

    /* Compute Pcal16 Request */
    pcallReq.cmd1   = RFAL_ST25TB_PCALL_CMD1;
 801b746:	2306      	movs	r3, #6
 801b748:	723b      	strb	r3, [r7, #8]
    pcallReq.cmd2   = RFAL_ST25TB_PCALL_CMD2;
 801b74a:	2304      	movs	r3, #4
 801b74c:	727b      	strb	r3, [r7, #9]
    
    /* Send Pcal16 Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&pcallReq, sizeof(rfalSt25tbPcallReq), (uint8_t*)chipId, RFAL_ST25TB_CHIP_ID_LEN, &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 801b74e:	f107 0008 	add.w	r0, r7, #8
 801b752:	f241 036d 	movw	r3, #4205	@ 0x106d
 801b756:	9302      	str	r3, [sp, #8]
 801b758:	2300      	movs	r3, #0
 801b75a:	9301      	str	r3, [sp, #4]
 801b75c:	f107 030c 	add.w	r3, r7, #12
 801b760:	9300      	str	r3, [sp, #0]
 801b762:	2301      	movs	r3, #1
 801b764:	687a      	ldr	r2, [r7, #4]
 801b766:	2102      	movs	r1, #2
 801b768:	f7e7 f972 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801b76c:	4603      	mov	r3, r0
 801b76e:	81fb      	strh	r3, [r7, #14]
    
    /* Check for valid Select Response   */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_CHIP_ID_LEN) )
 801b770:	89fb      	ldrh	r3, [r7, #14]
 801b772:	2b00      	cmp	r3, #0
 801b774:	d104      	bne.n	801b780 <rfalSt25tbPollerPcall+0x42>
 801b776:	89bb      	ldrh	r3, [r7, #12]
 801b778:	2b01      	cmp	r3, #1
 801b77a:	d001      	beq.n	801b780 <rfalSt25tbPollerPcall+0x42>
    {
        return RFAL_ERR_PROTO;
 801b77c:	230b      	movs	r3, #11
 801b77e:	e000      	b.n	801b782 <rfalSt25tbPollerPcall+0x44>
    }
    
    return ret;
 801b780:	89fb      	ldrh	r3, [r7, #14]
}
 801b782:	4618      	mov	r0, r3
 801b784:	3710      	adds	r7, #16
 801b786:	46bd      	mov	sp, r7
 801b788:	bd80      	pop	{r7, pc}

0801b78a <rfalSt25tbPollerSlotMarker>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerSlotMarker( uint8_t slotNum, uint8_t *chipIdRes )
{
 801b78a:	b580      	push	{r7, lr}
 801b78c:	b088      	sub	sp, #32
 801b78e:	af04      	add	r7, sp, #16
 801b790:	4603      	mov	r3, r0
 801b792:	6039      	str	r1, [r7, #0]
 801b794:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    uint16_t   rxLen;
    uint8_t    slotMarker;

    if( (slotNum == 0U) || (slotNum > 15U) )
 801b796:	79fb      	ldrb	r3, [r7, #7]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d002      	beq.n	801b7a2 <rfalSt25tbPollerSlotMarker+0x18>
 801b79c:	79fb      	ldrb	r3, [r7, #7]
 801b79e:	2b0f      	cmp	r3, #15
 801b7a0:	d901      	bls.n	801b7a6 <rfalSt25tbPollerSlotMarker+0x1c>
    {
        return RFAL_ERR_PARAM;
 801b7a2:	2307      	movs	r3, #7
 801b7a4:	e020      	b.n	801b7e8 <rfalSt25tbPollerSlotMarker+0x5e>
    }
    
    /* Compute SlotMarker */
    slotMarker = ( ((slotNum & RFAL_ST25TB_SLOTNUM_MASK) << RFAL_ST25TB_SLOTNUM_SHIFT) | RFAL_ST25TB_PCALL_CMD1 );
 801b7a6:	79fb      	ldrb	r3, [r7, #7]
 801b7a8:	011b      	lsls	r3, r3, #4
 801b7aa:	b2db      	uxtb	r3, r3
 801b7ac:	f043 0306 	orr.w	r3, r3, #6
 801b7b0:	b2db      	uxtb	r3, r3
 801b7b2:	72fb      	strb	r3, [r7, #11]
    
    
    /* Send SlotMarker */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&slotMarker, RFAL_ST25TB_CMD_LEN, (uint8_t*)chipIdRes, RFAL_ST25TB_CHIP_ID_LEN, &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 801b7b4:	f107 000b 	add.w	r0, r7, #11
 801b7b8:	f241 036d 	movw	r3, #4205	@ 0x106d
 801b7bc:	9302      	str	r3, [sp, #8]
 801b7be:	2300      	movs	r3, #0
 801b7c0:	9301      	str	r3, [sp, #4]
 801b7c2:	f107 030c 	add.w	r3, r7, #12
 801b7c6:	9300      	str	r3, [sp, #0]
 801b7c8:	2301      	movs	r3, #1
 801b7ca:	683a      	ldr	r2, [r7, #0]
 801b7cc:	2101      	movs	r1, #1
 801b7ce:	f7e7 f93f 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801b7d2:	4603      	mov	r3, r0
 801b7d4:	81fb      	strh	r3, [r7, #14]
    
    /* Check for valid ChipID Response   */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_CHIP_ID_LEN) )
 801b7d6:	89fb      	ldrh	r3, [r7, #14]
 801b7d8:	2b00      	cmp	r3, #0
 801b7da:	d104      	bne.n	801b7e6 <rfalSt25tbPollerSlotMarker+0x5c>
 801b7dc:	89bb      	ldrh	r3, [r7, #12]
 801b7de:	2b01      	cmp	r3, #1
 801b7e0:	d001      	beq.n	801b7e6 <rfalSt25tbPollerSlotMarker+0x5c>
    {
        return RFAL_ERR_PROTO;
 801b7e2:	230b      	movs	r3, #11
 801b7e4:	e000      	b.n	801b7e8 <rfalSt25tbPollerSlotMarker+0x5e>
    }
    
    return ret;
 801b7e6:	89fb      	ldrh	r3, [r7, #14]
}
 801b7e8:	4618      	mov	r0, r3
 801b7ea:	3710      	adds	r7, #16
 801b7ec:	46bd      	mov	sp, r7
 801b7ee:	bd80      	pop	{r7, pc}

0801b7f0 <rfalSt25tbPollerSelect>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerSelect( uint8_t chipId )
{
 801b7f0:	b580      	push	{r7, lr}
 801b7f2:	b08a      	sub	sp, #40	@ 0x28
 801b7f4:	af04      	add	r7, sp, #16
 801b7f6:	4603      	mov	r3, r0
 801b7f8:	71fb      	strb	r3, [r7, #7]
    uint16_t            rxLen;    
    rfalSt25tbSelectReq selectReq;
    uint8_t             chipIdRes;

    /* Compute Select Request */
    selectReq.cmd    = RFAL_ST25TB_SELECT_CMD;
 801b7fa:	230e      	movs	r3, #14
 801b7fc:	743b      	strb	r3, [r7, #16]
    selectReq.chipId = chipId;
 801b7fe:	79fb      	ldrb	r3, [r7, #7]
 801b800:	747b      	strb	r3, [r7, #17]
    
    /* Send Select Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&selectReq, sizeof(rfalSt25tbSelectReq), (uint8_t*)&chipIdRes, RFAL_ST25TB_CHIP_ID_LEN, &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 801b802:	f107 020f 	add.w	r2, r7, #15
 801b806:	f107 0010 	add.w	r0, r7, #16
 801b80a:	f241 036d 	movw	r3, #4205	@ 0x106d
 801b80e:	9302      	str	r3, [sp, #8]
 801b810:	2300      	movs	r3, #0
 801b812:	9301      	str	r3, [sp, #4]
 801b814:	f107 0314 	add.w	r3, r7, #20
 801b818:	9300      	str	r3, [sp, #0]
 801b81a:	2301      	movs	r3, #1
 801b81c:	2102      	movs	r1, #2
 801b81e:	f7e7 f917 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801b822:	4603      	mov	r3, r0
 801b824:	82fb      	strh	r3, [r7, #22]
    
    /* Check for valid Select Response   */
    if( (ret == RFAL_ERR_NONE) && ((rxLen != RFAL_ST25TB_CHIP_ID_LEN) || (chipIdRes != chipId)) )
 801b826:	8afb      	ldrh	r3, [r7, #22]
 801b828:	2b00      	cmp	r3, #0
 801b82a:	d108      	bne.n	801b83e <rfalSt25tbPollerSelect+0x4e>
 801b82c:	8abb      	ldrh	r3, [r7, #20]
 801b82e:	2b01      	cmp	r3, #1
 801b830:	d103      	bne.n	801b83a <rfalSt25tbPollerSelect+0x4a>
 801b832:	7bfb      	ldrb	r3, [r7, #15]
 801b834:	79fa      	ldrb	r2, [r7, #7]
 801b836:	429a      	cmp	r2, r3
 801b838:	d001      	beq.n	801b83e <rfalSt25tbPollerSelect+0x4e>
    {
        return RFAL_ERR_PROTO;
 801b83a:	230b      	movs	r3, #11
 801b83c:	e000      	b.n	801b840 <rfalSt25tbPollerSelect+0x50>
    }
    
    return ret;
 801b83e:	8afb      	ldrh	r3, [r7, #22]
}
 801b840:	4618      	mov	r0, r3
 801b842:	3718      	adds	r7, #24
 801b844:	46bd      	mov	sp, r7
 801b846:	bd80      	pop	{r7, pc}

0801b848 <rfalSt25tbPollerGetUID>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerGetUID( rfalSt25tbUID *UID )
{
 801b848:	b580      	push	{r7, lr}
 801b84a:	b088      	sub	sp, #32
 801b84c:	af04      	add	r7, sp, #16
 801b84e:	6078      	str	r0, [r7, #4]
    uint16_t   rxLen;
    uint8_t    getUidReq;
    

    /* Compute Get UID Request */
    getUidReq = RFAL_ST25TB_GET_UID_CMD;
 801b850:	230b      	movs	r3, #11
 801b852:	72fb      	strb	r3, [r7, #11]
    
    /* Send Select Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&getUidReq, RFAL_ST25TB_CMD_LEN, (uint8_t*)UID, sizeof(rfalSt25tbUID), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 801b854:	f107 000b 	add.w	r0, r7, #11
 801b858:	f241 036d 	movw	r3, #4205	@ 0x106d
 801b85c:	9302      	str	r3, [sp, #8]
 801b85e:	2300      	movs	r3, #0
 801b860:	9301      	str	r3, [sp, #4]
 801b862:	f107 030c 	add.w	r3, r7, #12
 801b866:	9300      	str	r3, [sp, #0]
 801b868:	2308      	movs	r3, #8
 801b86a:	687a      	ldr	r2, [r7, #4]
 801b86c:	2101      	movs	r1, #1
 801b86e:	f7e7 f8ef 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801b872:	4603      	mov	r3, r0
 801b874:	81fb      	strh	r3, [r7, #14]
    
    /* Check for valid UID Response */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_UID_LEN) )
 801b876:	89fb      	ldrh	r3, [r7, #14]
 801b878:	2b00      	cmp	r3, #0
 801b87a:	d104      	bne.n	801b886 <rfalSt25tbPollerGetUID+0x3e>
 801b87c:	89bb      	ldrh	r3, [r7, #12]
 801b87e:	2b08      	cmp	r3, #8
 801b880:	d001      	beq.n	801b886 <rfalSt25tbPollerGetUID+0x3e>
    {
        return RFAL_ERR_PROTO;
 801b882:	230b      	movs	r3, #11
 801b884:	e000      	b.n	801b888 <rfalSt25tbPollerGetUID+0x40>
    }
    
    return ret;
 801b886:	89fb      	ldrh	r3, [r7, #14]
}
 801b888:	4618      	mov	r0, r3
 801b88a:	3710      	adds	r7, #16
 801b88c:	46bd      	mov	sp, r7
 801b88e:	bd80      	pop	{r7, pc}

0801b890 <rfalSt25tbPollerCollisionResolution>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerCollisionResolution( uint8_t devLimit, rfalSt25tbListenDevice *st25tbDevList, uint8_t *devCnt )
{
 801b890:	b580      	push	{r7, lr}
 801b892:	b086      	sub	sp, #24
 801b894:	af00      	add	r7, sp, #0
 801b896:	4603      	mov	r3, r0
 801b898:	60b9      	str	r1, [r7, #8]
 801b89a:	607a      	str	r2, [r7, #4]
 801b89c:	73fb      	strb	r3, [r7, #15]
    
    uint8_t    chipId;
    ReturnCode ret;
    bool       detected;  /* collision or device was detected */
    
    if( (st25tbDevList == NULL) || (devCnt == NULL) || (devLimit == 0U) )
 801b89e:	68bb      	ldr	r3, [r7, #8]
 801b8a0:	2b00      	cmp	r3, #0
 801b8a2:	d005      	beq.n	801b8b0 <rfalSt25tbPollerCollisionResolution+0x20>
 801b8a4:	687b      	ldr	r3, [r7, #4]
 801b8a6:	2b00      	cmp	r3, #0
 801b8a8:	d002      	beq.n	801b8b0 <rfalSt25tbPollerCollisionResolution+0x20>
 801b8aa:	7bfb      	ldrb	r3, [r7, #15]
 801b8ac:	2b00      	cmp	r3, #0
 801b8ae:	d101      	bne.n	801b8b4 <rfalSt25tbPollerCollisionResolution+0x24>
    {
        return RFAL_ERR_PARAM;
 801b8b0:	2307      	movs	r3, #7
 801b8b2:	e05c      	b.n	801b96e <rfalSt25tbPollerCollisionResolution+0xde>
    }
    
    *devCnt = 0;
 801b8b4:	687b      	ldr	r3, [r7, #4]
 801b8b6:	2200      	movs	r2, #0
 801b8b8:	701a      	strb	r2, [r3, #0]
    
    /* Step 1: Send Initiate */
    ret = rfalSt25tbPollerInitiate( &chipId );
 801b8ba:	f107 0314 	add.w	r3, r7, #20
 801b8be:	4618      	mov	r0, r3
 801b8c0:	f7ff ff10 	bl	801b6e4 <rfalSt25tbPollerInitiate>
 801b8c4:	4603      	mov	r3, r0
 801b8c6:	82fb      	strh	r3, [r7, #22]
    if( ret == RFAL_ERR_NONE )
 801b8c8:	8afb      	ldrh	r3, [r7, #22]
 801b8ca:	2b00      	cmp	r3, #0
 801b8cc:	d139      	bne.n	801b942 <rfalSt25tbPollerCollisionResolution+0xb2>
    {
        /* If only 1 answer is detected */
        st25tbDevList[*devCnt].chipID       = chipId;
 801b8ce:	687b      	ldr	r3, [r7, #4]
 801b8d0:	781b      	ldrb	r3, [r3, #0]
 801b8d2:	461a      	mov	r2, r3
 801b8d4:	4613      	mov	r3, r2
 801b8d6:	009b      	lsls	r3, r3, #2
 801b8d8:	4413      	add	r3, r2
 801b8da:	005b      	lsls	r3, r3, #1
 801b8dc:	461a      	mov	r2, r3
 801b8de:	68bb      	ldr	r3, [r7, #8]
 801b8e0:	4413      	add	r3, r2
 801b8e2:	7d3a      	ldrb	r2, [r7, #20]
 801b8e4:	701a      	strb	r2, [r3, #0]
        st25tbDevList[*devCnt].isDeselected = false;
 801b8e6:	687b      	ldr	r3, [r7, #4]
 801b8e8:	781b      	ldrb	r3, [r3, #0]
 801b8ea:	461a      	mov	r2, r3
 801b8ec:	4613      	mov	r3, r2
 801b8ee:	009b      	lsls	r3, r3, #2
 801b8f0:	4413      	add	r3, r2
 801b8f2:	005b      	lsls	r3, r3, #1
 801b8f4:	461a      	mov	r2, r3
 801b8f6:	68bb      	ldr	r3, [r7, #8]
 801b8f8:	4413      	add	r3, r2
 801b8fa:	2200      	movs	r2, #0
 801b8fc:	725a      	strb	r2, [r3, #9]
        
        /* Retrieve its UID and keep it Selected*/
        ret = rfalSt25tbPollerSelect( chipId );
 801b8fe:	7d3b      	ldrb	r3, [r7, #20]
 801b900:	4618      	mov	r0, r3
 801b902:	f7ff ff75 	bl	801b7f0 <rfalSt25tbPollerSelect>
 801b906:	4603      	mov	r3, r0
 801b908:	82fb      	strh	r3, [r7, #22]
        
        if( RFAL_ERR_NONE == ret )
 801b90a:	8afb      	ldrh	r3, [r7, #22]
 801b90c:	2b00      	cmp	r3, #0
 801b90e:	d10f      	bne.n	801b930 <rfalSt25tbPollerCollisionResolution+0xa0>
        {
            ret = rfalSt25tbPollerGetUID( &st25tbDevList[*devCnt].UID );
 801b910:	687b      	ldr	r3, [r7, #4]
 801b912:	781b      	ldrb	r3, [r3, #0]
 801b914:	461a      	mov	r2, r3
 801b916:	4613      	mov	r3, r2
 801b918:	009b      	lsls	r3, r3, #2
 801b91a:	4413      	add	r3, r2
 801b91c:	005b      	lsls	r3, r3, #1
 801b91e:	461a      	mov	r2, r3
 801b920:	68bb      	ldr	r3, [r7, #8]
 801b922:	4413      	add	r3, r2
 801b924:	3301      	adds	r3, #1
 801b926:	4618      	mov	r0, r3
 801b928:	f7ff ff8e 	bl	801b848 <rfalSt25tbPollerGetUID>
 801b92c:	4603      	mov	r3, r0
 801b92e:	82fb      	strh	r3, [r7, #22]
        }
        
        if( RFAL_ERR_NONE == ret )
 801b930:	8afb      	ldrh	r3, [r7, #22]
 801b932:	2b00      	cmp	r3, #0
 801b934:	d105      	bne.n	801b942 <rfalSt25tbPollerCollisionResolution+0xb2>
        {
            (*devCnt)++;
 801b936:	687b      	ldr	r3, [r7, #4]
 801b938:	781b      	ldrb	r3, [r3, #0]
 801b93a:	3301      	adds	r3, #1
 801b93c:	b2da      	uxtb	r2, r3
 801b93e:	687b      	ldr	r3, [r7, #4]
 801b940:	701a      	strb	r2, [r3, #0]
        }
    }
    /* Always proceed to Pcall16 anticollision as phase differences of tags can lead to no tag recognized, even if there is one */
    if( *devCnt < devLimit )
 801b942:	687b      	ldr	r3, [r7, #4]
 801b944:	781b      	ldrb	r3, [r3, #0]
 801b946:	7bfa      	ldrb	r2, [r7, #15]
 801b948:	429a      	cmp	r2, r3
 801b94a:	d90f      	bls.n	801b96c <rfalSt25tbPollerCollisionResolution+0xdc>
    {
        /* Multiple device responses */
        do
        {
            detected = rfalSt25tbPollerDoCollisionResolution( devLimit, st25tbDevList, devCnt );
 801b94c:	7bfb      	ldrb	r3, [r7, #15]
 801b94e:	687a      	ldr	r2, [r7, #4]
 801b950:	68b9      	ldr	r1, [r7, #8]
 801b952:	4618      	mov	r0, r3
 801b954:	f7ff fe16 	bl	801b584 <rfalSt25tbPollerDoCollisionResolution>
 801b958:	4603      	mov	r3, r0
 801b95a:	757b      	strb	r3, [r7, #21]
        }
        while( (detected == true) && (*devCnt < devLimit) );
 801b95c:	7d7b      	ldrb	r3, [r7, #21]
 801b95e:	2b00      	cmp	r3, #0
 801b960:	d004      	beq.n	801b96c <rfalSt25tbPollerCollisionResolution+0xdc>
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	781b      	ldrb	r3, [r3, #0]
 801b966:	7bfa      	ldrb	r2, [r7, #15]
 801b968:	429a      	cmp	r2, r3
 801b96a:	d8ef      	bhi.n	801b94c <rfalSt25tbPollerCollisionResolution+0xbc>
    }

    return RFAL_ERR_NONE;
 801b96c:	2300      	movs	r3, #0
}
 801b96e:	4618      	mov	r0, r3
 801b970:	3718      	adds	r7, #24
 801b972:	46bd      	mov	sp, r7
 801b974:	bd80      	pop	{r7, pc}

0801b976 <rfalST25xVPollerM24LRReadSingleBlock>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalST25xVPollerM24LRReadSingleBlock( uint8_t flags, const uint8_t* uid, uint16_t blockNum, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801b976:	b580      	push	{r7, lr}
 801b978:	b08c      	sub	sp, #48	@ 0x30
 801b97a:	af06      	add	r7, sp, #24
 801b97c:	60b9      	str	r1, [r7, #8]
 801b97e:	607b      	str	r3, [r7, #4]
 801b980:	4603      	mov	r3, r0
 801b982:	73fb      	strb	r3, [r7, #15]
 801b984:	4613      	mov	r3, r2
 801b986:	81bb      	strh	r3, [r7, #12]
    uint8_t data[RFAL_NFCV_BLOCKNUM_M24LR_LEN];
    uint8_t dataLen;
    
    dataLen = 0;
 801b988:	2300      	movs	r3, #0
 801b98a:	75fb      	strb	r3, [r7, #23]
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)blockNum;         /* Set M24LR Block Number (16 bits) LSB */
 801b98c:	7dfb      	ldrb	r3, [r7, #23]
 801b98e:	1c5a      	adds	r2, r3, #1
 801b990:	75fa      	strb	r2, [r7, #23]
 801b992:	89ba      	ldrh	r2, [r7, #12]
 801b994:	b2d2      	uxtb	r2, r2
 801b996:	3318      	adds	r3, #24
 801b998:	443b      	add	r3, r7
 801b99a:	f803 2c04 	strb.w	r2, [r3, #-4]
    data[dataLen++] = (uint8_t)(blockNum >> 8U); /* Set M24LR Block Number (16 bits) MSB */
 801b99e:	89bb      	ldrh	r3, [r7, #12]
 801b9a0:	0a1b      	lsrs	r3, r3, #8
 801b9a2:	b29a      	uxth	r2, r3
 801b9a4:	7dfb      	ldrb	r3, [r7, #23]
 801b9a6:	1c59      	adds	r1, r3, #1
 801b9a8:	75f9      	strb	r1, [r7, #23]
 801b9aa:	b2d2      	uxtb	r2, r2
 801b9ac:	3318      	adds	r3, #24
 801b9ae:	443b      	add	r3, r7
 801b9b0:	f803 2c04 	strb.w	r2, [r3, #-4]
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_READ_SINGLE_BLOCK, (flags | (uint8_t)RFAL_NFCV_REQ_FLAG_PROTOCOL_EXT), RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, rxBuf, rxBufLen, rcvLen );
 801b9b4:	7bfb      	ldrb	r3, [r7, #15]
 801b9b6:	f043 0308 	orr.w	r3, r3, #8
 801b9ba:	b2d9      	uxtb	r1, r3
 801b9bc:	7dfb      	ldrb	r3, [r7, #23]
 801b9be:	b29b      	uxth	r3, r3
 801b9c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b9c2:	9204      	str	r2, [sp, #16]
 801b9c4:	8c3a      	ldrh	r2, [r7, #32]
 801b9c6:	9203      	str	r2, [sp, #12]
 801b9c8:	687a      	ldr	r2, [r7, #4]
 801b9ca:	9202      	str	r2, [sp, #8]
 801b9cc:	9301      	str	r3, [sp, #4]
 801b9ce:	f107 0314 	add.w	r3, r7, #20
 801b9d2:	9300      	str	r3, [sp, #0]
 801b9d4:	68bb      	ldr	r3, [r7, #8]
 801b9d6:	2200      	movs	r2, #0
 801b9d8:	2020      	movs	r0, #32
 801b9da:	f7ff fccd 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801b9de:	4603      	mov	r3, r0
}
 801b9e0:	4618      	mov	r0, r3
 801b9e2:	3718      	adds	r7, #24
 801b9e4:	46bd      	mov	sp, r7
 801b9e6:	bd80      	pop	{r7, pc}

0801b9e8 <rfalST25xVPollerM24LRWriteSingleBlock>:

/*******************************************************************************/
ReturnCode rfalST25xVPollerM24LRWriteSingleBlock( uint8_t flags, const uint8_t* uid, uint16_t blockNum, const uint8_t* wrData, uint8_t blockLen )
{
 801b9e8:	b580      	push	{r7, lr}
 801b9ea:	b09e      	sub	sp, #120	@ 0x78
 801b9ec:	af06      	add	r7, sp, #24
 801b9ee:	60b9      	str	r1, [r7, #8]
 801b9f0:	607b      	str	r3, [r7, #4]
 801b9f2:	4603      	mov	r3, r0
 801b9f4:	73fb      	strb	r3, [r7, #15]
 801b9f6:	4613      	mov	r3, r2
 801b9f8:	81bb      	strh	r3, [r7, #12]
    uint8_t            dataLen;
    uint16_t           rcvLen;
    rfalNfcvGenericRes res;
    
    /* Check for valid parameters */
    if( (blockLen == 0U) || (blockLen > (uint8_t)RFAL_NFCV_MAX_BLOCK_LEN) || (wrData == NULL) )
 801b9fa:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801b9fe:	2b00      	cmp	r3, #0
 801ba00:	d006      	beq.n	801ba10 <rfalST25xVPollerM24LRWriteSingleBlock+0x28>
 801ba02:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801ba06:	2b20      	cmp	r3, #32
 801ba08:	d802      	bhi.n	801ba10 <rfalST25xVPollerM24LRWriteSingleBlock+0x28>
 801ba0a:	687b      	ldr	r3, [r7, #4]
 801ba0c:	2b00      	cmp	r3, #0
 801ba0e:	d101      	bne.n	801ba14 <rfalST25xVPollerM24LRWriteSingleBlock+0x2c>
    {
        return RFAL_ERR_PARAM;
 801ba10:	2307      	movs	r3, #7
 801ba12:	e045      	b.n	801baa0 <rfalST25xVPollerM24LRWriteSingleBlock+0xb8>
    }
    
    dataLen = 0U;
 801ba14:	2300      	movs	r3, #0
 801ba16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)blockNum;         /* Set M24LR Block Number (16 bits) LSB */
 801ba1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ba1e:	1c5a      	adds	r2, r3, #1
 801ba20:	f887 205f 	strb.w	r2, [r7, #95]	@ 0x5f
 801ba24:	89ba      	ldrh	r2, [r7, #12]
 801ba26:	b2d2      	uxtb	r2, r2
 801ba28:	3360      	adds	r3, #96	@ 0x60
 801ba2a:	443b      	add	r3, r7
 801ba2c:	f803 2c24 	strb.w	r2, [r3, #-36]
    data[dataLen++] = (uint8_t)(blockNum >> 8U); /* Set M24LR Block Number (16 bits) MSB */
 801ba30:	89bb      	ldrh	r3, [r7, #12]
 801ba32:	0a1b      	lsrs	r3, r3, #8
 801ba34:	b29a      	uxth	r2, r3
 801ba36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ba3a:	1c59      	adds	r1, r3, #1
 801ba3c:	f887 105f 	strb.w	r1, [r7, #95]	@ 0x5f
 801ba40:	b2d2      	uxtb	r2, r2
 801ba42:	3360      	adds	r3, #96	@ 0x60
 801ba44:	443b      	add	r3, r7
 801ba46:	f803 2c24 	strb.w	r2, [r3, #-36]
    RFAL_MEMCPY( &data[dataLen], wrData, blockLen ); /* Append Block data to write       */
 801ba4a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ba4e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801ba52:	4413      	add	r3, r2
 801ba54:	f897 2068 	ldrb.w	r2, [r7, #104]	@ 0x68
 801ba58:	6879      	ldr	r1, [r7, #4]
 801ba5a:	4618      	mov	r0, r3
 801ba5c:	f000 fd26 	bl	801c4ac <memcpy>
    dataLen += blockLen;
 801ba60:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801ba64:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 801ba68:	4413      	add	r3, r2
 801ba6a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_WRITE_SINGLE_BLOCK, (flags | (uint8_t)RFAL_NFCV_REQ_FLAG_PROTOCOL_EXT), RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, (uint8_t*)&res, sizeof(rfalNfcvGenericRes), &rcvLen );
 801ba6e:	7bfb      	ldrb	r3, [r7, #15]
 801ba70:	f043 0308 	orr.w	r3, r3, #8
 801ba74:	b2d9      	uxtb	r1, r3
 801ba76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ba7a:	b29b      	uxth	r3, r3
 801ba7c:	f107 023a 	add.w	r2, r7, #58	@ 0x3a
 801ba80:	9204      	str	r2, [sp, #16]
 801ba82:	222a      	movs	r2, #42	@ 0x2a
 801ba84:	9203      	str	r2, [sp, #12]
 801ba86:	f107 0210 	add.w	r2, r7, #16
 801ba8a:	9202      	str	r2, [sp, #8]
 801ba8c:	9301      	str	r3, [sp, #4]
 801ba8e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801ba92:	9300      	str	r3, [sp, #0]
 801ba94:	68bb      	ldr	r3, [r7, #8]
 801ba96:	2200      	movs	r2, #0
 801ba98:	2021      	movs	r0, #33	@ 0x21
 801ba9a:	f7ff fc6d 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801ba9e:	4603      	mov	r3, r0
}
 801baa0:	4618      	mov	r0, r3
 801baa2:	3760      	adds	r7, #96	@ 0x60
 801baa4:	46bd      	mov	sp, r7
 801baa6:	bd80      	pop	{r7, pc}

0801baa8 <rfalST25xVPollerM24LRReadMultipleBlocks>:

/*******************************************************************************/
ReturnCode rfalST25xVPollerM24LRReadMultipleBlocks( uint8_t flags, const uint8_t* uid, uint16_t firstBlockNum, uint8_t numOfBlocks, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 801baa8:	b580      	push	{r7, lr}
 801baaa:	b08a      	sub	sp, #40	@ 0x28
 801baac:	af06      	add	r7, sp, #24
 801baae:	6039      	str	r1, [r7, #0]
 801bab0:	4611      	mov	r1, r2
 801bab2:	461a      	mov	r2, r3
 801bab4:	4603      	mov	r3, r0
 801bab6:	71fb      	strb	r3, [r7, #7]
 801bab8:	460b      	mov	r3, r1
 801baba:	80bb      	strh	r3, [r7, #4]
 801babc:	4613      	mov	r3, r2
 801babe:	71bb      	strb	r3, [r7, #6]
    uint8_t data[(RFAL_NFCV_BLOCKNUM_M24LR_LEN + RFAL_NFCV_BLOCKNUM_M24LR_LEN)];
    uint8_t dataLen;
    
    dataLen = 0U;
 801bac0:	2300      	movs	r3, #0
 801bac2:	73fb      	strb	r3, [r7, #15]
    
    /* Compute Request Data */
    data[dataLen++] = (uint8_t)firstBlockNum;         /* Set M24LR Block Number (16 bits) LSB */
 801bac4:	7bfb      	ldrb	r3, [r7, #15]
 801bac6:	1c5a      	adds	r2, r3, #1
 801bac8:	73fa      	strb	r2, [r7, #15]
 801baca:	88ba      	ldrh	r2, [r7, #4]
 801bacc:	b2d2      	uxtb	r2, r2
 801bace:	3310      	adds	r3, #16
 801bad0:	443b      	add	r3, r7
 801bad2:	f803 2c08 	strb.w	r2, [r3, #-8]
    data[dataLen++] = (uint8_t)(firstBlockNum >> 8U); /* Set M24LR Block Number (16 bits) MSB */
 801bad6:	88bb      	ldrh	r3, [r7, #4]
 801bad8:	0a1b      	lsrs	r3, r3, #8
 801bada:	b29a      	uxth	r2, r3
 801badc:	7bfb      	ldrb	r3, [r7, #15]
 801bade:	1c59      	adds	r1, r3, #1
 801bae0:	73f9      	strb	r1, [r7, #15]
 801bae2:	b2d2      	uxtb	r2, r2
 801bae4:	3310      	adds	r3, #16
 801bae6:	443b      	add	r3, r7
 801bae8:	f803 2c08 	strb.w	r2, [r3, #-8]
    data[dataLen++] = numOfBlocks;                    /* Set number of blocks to read         */
 801baec:	7bfb      	ldrb	r3, [r7, #15]
 801baee:	1c5a      	adds	r2, r3, #1
 801baf0:	73fa      	strb	r2, [r7, #15]
 801baf2:	3310      	adds	r3, #16
 801baf4:	443b      	add	r3, r7
 801baf6:	79ba      	ldrb	r2, [r7, #6]
 801baf8:	f803 2c08 	strb.w	r2, [r3, #-8]
    
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_READ_MULTIPLE_BLOCKS, (flags | (uint8_t)RFAL_NFCV_REQ_FLAG_PROTOCOL_EXT), RFAL_NFCV_PARAM_SKIP, uid, data, dataLen, rxBuf, rxBufLen, rcvLen );
 801bafc:	79fb      	ldrb	r3, [r7, #7]
 801bafe:	f043 0308 	orr.w	r3, r3, #8
 801bb02:	b2d9      	uxtb	r1, r3
 801bb04:	7bfb      	ldrb	r3, [r7, #15]
 801bb06:	b29b      	uxth	r3, r3
 801bb08:	6a3a      	ldr	r2, [r7, #32]
 801bb0a:	9204      	str	r2, [sp, #16]
 801bb0c:	8bba      	ldrh	r2, [r7, #28]
 801bb0e:	9203      	str	r2, [sp, #12]
 801bb10:	69ba      	ldr	r2, [r7, #24]
 801bb12:	9202      	str	r2, [sp, #8]
 801bb14:	9301      	str	r3, [sp, #4]
 801bb16:	f107 0308 	add.w	r3, r7, #8
 801bb1a:	9300      	str	r3, [sp, #0]
 801bb1c:	683b      	ldr	r3, [r7, #0]
 801bb1e:	2200      	movs	r2, #0
 801bb20:	2023      	movs	r0, #35	@ 0x23
 801bb22:	f7ff fc29 	bl	801b378 <rfalNfcvPollerTransceiveReq>
 801bb26:	4603      	mov	r3, r0
}
 801bb28:	4618      	mov	r0, r3
 801bb2a:	3710      	adds	r7, #16
 801bb2c:	46bd      	mov	sp, r7
 801bb2e:	bd80      	pop	{r7, pc}

0801bb30 <rfalT1TPollerInitialize>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

ReturnCode rfalT1TPollerInitialize( void )
{
 801bb30:	b580      	push	{r7, lr}
 801bb32:	b082      	sub	sp, #8
 801bb34:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR(ret, rfalSetMode( RFAL_MODE_POLL_NFCA_T1T, RFAL_BR_106, RFAL_BR_106 ) );
 801bb36:	2200      	movs	r2, #0
 801bb38:	2100      	movs	r1, #0
 801bb3a:	2002      	movs	r0, #2
 801bb3c:	f7e6 f84a 	bl	8001bd4 <rfalSetMode>
 801bb40:	4603      	mov	r3, r0
 801bb42:	80fb      	strh	r3, [r7, #6]
 801bb44:	88fb      	ldrh	r3, [r7, #6]
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d001      	beq.n	801bb4e <rfalT1TPollerInitialize+0x1e>
 801bb4a:	88fb      	ldrh	r3, [r7, #6]
 801bb4c:	e00e      	b.n	801bb6c <rfalT1TPollerInitialize+0x3c>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 801bb4e:	2000      	movs	r0, #0
 801bb50:	f7e6 fc64 	bl	800241c <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NONE );                          /* T1T should only be initialized after NFC-A mode, therefore the GT has been fulfilled */ 
 801bb54:	2000      	movs	r0, #0
 801bb56:	f7e6 fcb7 	bl	80024c8 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCA_POLLER );    /* T1T uses NFC-A FDT Listen with n=9   Digital 1.1  10.7.2                             */
 801bb5a:	f240 4094 	movw	r0, #1172	@ 0x494
 801bb5e:	f7e6 fc9f 	bl	80024a0 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCA_T1T_POLLER );
 801bb62:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801bb66:	f7e6 fc79 	bl	800245c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 801bb6a:	2300      	movs	r3, #0
}
 801bb6c:	4618      	mov	r0, r3
 801bb6e:	3708      	adds	r7, #8
 801bb70:	46bd      	mov	sp, r7
 801bb72:	bd80      	pop	{r7, pc}

0801bb74 <rfalT1TPollerRid>:


/*******************************************************************************/
ReturnCode rfalT1TPollerRid( rfalT1TRidRes *ridRes )
{
 801bb74:	b580      	push	{r7, lr}
 801bb76:	b08a      	sub	sp, #40	@ 0x28
 801bb78:	af04      	add	r7, sp, #16
 801bb7a:	6078      	str	r0, [r7, #4]
    ReturnCode     ret;
    rfalT1TRidReq  ridReq;
    uint16_t       rcvdLen;
    
    if( ridRes == NULL )
 801bb7c:	687b      	ldr	r3, [r7, #4]
 801bb7e:	2b00      	cmp	r3, #0
 801bb80:	d101      	bne.n	801bb86 <rfalT1TPollerRid+0x12>
    {
        return RFAL_ERR_PARAM;
 801bb82:	2307      	movs	r3, #7
 801bb84:	e02a      	b.n	801bbdc <rfalT1TPollerRid+0x68>
    }
    
    /* Compute RID command and set Undefined Values to 0x00    Digital 1.1 10.6.1 */
    RFAL_MEMSET( &ridReq, 0x00, sizeof(rfalT1TRidReq) );
 801bb86:	f107 030c 	add.w	r3, r7, #12
 801bb8a:	2207      	movs	r2, #7
 801bb8c:	2100      	movs	r1, #0
 801bb8e:	4618      	mov	r0, r3
 801bb90:	f000 fc58 	bl	801c444 <memset>
    ridReq.cmd = (uint8_t)RFAL_T1T_CMD_RID;
 801bb94:	2378      	movs	r3, #120	@ 0x78
 801bb96:	733b      	strb	r3, [r7, #12]
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTxRx( (uint8_t*)&ridReq, sizeof(rfalT1TRidReq), (uint8_t*)ridRes, sizeof(rfalT1TRidRes), &rcvdLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_T1T_DRD_READ ) );
 801bb98:	f107 000c 	add.w	r0, r7, #12
 801bb9c:	f640 13a8 	movw	r3, #2472	@ 0x9a8
 801bba0:	9302      	str	r3, [sp, #8]
 801bba2:	2300      	movs	r3, #0
 801bba4:	9301      	str	r3, [sp, #4]
 801bba6:	f107 030a 	add.w	r3, r7, #10
 801bbaa:	9300      	str	r3, [sp, #0]
 801bbac:	2306      	movs	r3, #6
 801bbae:	687a      	ldr	r2, [r7, #4]
 801bbb0:	2107      	movs	r1, #7
 801bbb2:	f7e6 ff4d 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801bbb6:	4603      	mov	r3, r0
 801bbb8:	82fb      	strh	r3, [r7, #22]
 801bbba:	8afb      	ldrh	r3, [r7, #22]
 801bbbc:	2b00      	cmp	r3, #0
 801bbbe:	d001      	beq.n	801bbc4 <rfalT1TPollerRid+0x50>
 801bbc0:	8afb      	ldrh	r3, [r7, #22]
 801bbc2:	e00b      	b.n	801bbdc <rfalT1TPollerRid+0x68>
    
    /* Check expected RID response length and the HR0   Digital 2.0 (Candidate) 11.6.2.1 */
    if( (rcvdLen != sizeof(rfalT1TRidRes)) || ((ridRes->hr0 & RFAL_T1T_RID_RES_HR0_MASK) != RFAL_T1T_RID_RES_HR0_VAL) )
 801bbc4:	897b      	ldrh	r3, [r7, #10]
 801bbc6:	2b06      	cmp	r3, #6
 801bbc8:	d105      	bne.n	801bbd6 <rfalT1TPollerRid+0x62>
 801bbca:	687b      	ldr	r3, [r7, #4]
 801bbcc:	781b      	ldrb	r3, [r3, #0]
 801bbce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bbd2:	2b10      	cmp	r3, #16
 801bbd4:	d001      	beq.n	801bbda <rfalT1TPollerRid+0x66>
    {
        return RFAL_ERR_PROTO;
 801bbd6:	230b      	movs	r3, #11
 801bbd8:	e000      	b.n	801bbdc <rfalT1TPollerRid+0x68>
    }
    
    return RFAL_ERR_NONE;
 801bbda:	2300      	movs	r3, #0
}
 801bbdc:	4618      	mov	r0, r3
 801bbde:	3718      	adds	r7, #24
 801bbe0:	46bd      	mov	sp, r7
 801bbe2:	bd80      	pop	{r7, pc}

0801bbe4 <rfalT2TPollerRead>:
 * GLOBAL FUNCTIONS
 ******************************************************************************
 */

 ReturnCode rfalT2TPollerRead( uint8_t blockNum, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
 {
 801bbe4:	b580      	push	{r7, lr}
 801bbe6:	b08a      	sub	sp, #40	@ 0x28
 801bbe8:	af04      	add	r7, sp, #16
 801bbea:	60b9      	str	r1, [r7, #8]
 801bbec:	607b      	str	r3, [r7, #4]
 801bbee:	4603      	mov	r3, r0
 801bbf0:	73fb      	strb	r3, [r7, #15]
 801bbf2:	4613      	mov	r3, r2
 801bbf4:	81bb      	strh	r3, [r7, #12]
    ReturnCode      ret;
    rfalT2TReadReq  req;
     
    if( (rxBuf == NULL) || (rcvLen == NULL) )
 801bbf6:	68bb      	ldr	r3, [r7, #8]
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	d002      	beq.n	801bc02 <rfalT2TPollerRead+0x1e>
 801bbfc:	687b      	ldr	r3, [r7, #4]
 801bbfe:	2b00      	cmp	r3, #0
 801bc00:	d101      	bne.n	801bc06 <rfalT2TPollerRead+0x22>
    {
        return RFAL_ERR_PARAM;
 801bc02:	2307      	movs	r3, #7
 801bc04:	e023      	b.n	801bc4e <rfalT2TPollerRead+0x6a>
    }
    
    req.code = (uint8_t)RFAL_T2T_CMD_READ;
 801bc06:	2330      	movs	r3, #48	@ 0x30
 801bc08:	753b      	strb	r3, [r7, #20]
    req.blNo = blockNum;
 801bc0a:	7bfb      	ldrb	r3, [r7, #15]
 801bc0c:	757b      	strb	r3, [r7, #21]
    
    /* Transceive Command */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&req, sizeof(rfalT2TReadReq), rxBuf, rxBufLen, rcvLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FDT_POLL_READ_MAX );
 801bc0e:	89ba      	ldrh	r2, [r7, #12]
 801bc10:	f107 0014 	add.w	r0, r7, #20
 801bc14:	4b10      	ldr	r3, [pc, #64]	@ (801bc58 <rfalT2TPollerRead+0x74>)
 801bc16:	9302      	str	r3, [sp, #8]
 801bc18:	2300      	movs	r3, #0
 801bc1a:	9301      	str	r3, [sp, #4]
 801bc1c:	687b      	ldr	r3, [r7, #4]
 801bc1e:	9300      	str	r3, [sp, #0]
 801bc20:	4613      	mov	r3, r2
 801bc22:	68ba      	ldr	r2, [r7, #8]
 801bc24:	2102      	movs	r1, #2
 801bc26:	f7e6 ff13 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801bc2a:	4603      	mov	r3, r0
 801bc2c:	82fb      	strh	r3, [r7, #22]
    
    /* T2T 1.0 5.2.1.7 The Reader/Writer SHALL treat a NACK in response to a READ Command as a Protocol Error */
    if( (ret == RFAL_ERR_INCOMPLETE_BYTE) && (*rcvLen == RFAL_T2T_ACK_NACK_LEN) && ((*rxBuf & RFAL_T2T_ACK_MASK) != RFAL_T2T_ACK) )
 801bc2e:	8afb      	ldrh	r3, [r7, #22]
 801bc30:	2b28      	cmp	r3, #40	@ 0x28
 801bc32:	d10b      	bne.n	801bc4c <rfalT2TPollerRead+0x68>
 801bc34:	687b      	ldr	r3, [r7, #4]
 801bc36:	881b      	ldrh	r3, [r3, #0]
 801bc38:	2b01      	cmp	r3, #1
 801bc3a:	d107      	bne.n	801bc4c <rfalT2TPollerRead+0x68>
 801bc3c:	68bb      	ldr	r3, [r7, #8]
 801bc3e:	781b      	ldrb	r3, [r3, #0]
 801bc40:	f003 030f 	and.w	r3, r3, #15
 801bc44:	2b0a      	cmp	r3, #10
 801bc46:	d001      	beq.n	801bc4c <rfalT2TPollerRead+0x68>
    {
        return RFAL_ERR_PROTO;
 801bc48:	230b      	movs	r3, #11
 801bc4a:	e000      	b.n	801bc4e <rfalT2TPollerRead+0x6a>
    }
    return ret;
 801bc4c:	8afb      	ldrh	r3, [r7, #22]
 }
 801bc4e:	4618      	mov	r0, r3
 801bc50:	3718      	adds	r7, #24
 801bc52:	46bd      	mov	sp, r7
 801bc54:	bd80      	pop	{r7, pc}
 801bc56:	bf00      	nop
 801bc58:	000108d8 	.word	0x000108d8

0801bc5c <rfalT2TPollerWrite>:
 
 
 /*******************************************************************************/
 ReturnCode rfalT2TPollerWrite( uint8_t blockNum, const uint8_t* wrData )
 {
 801bc5c:	b580      	push	{r7, lr}
 801bc5e:	b08a      	sub	sp, #40	@ 0x28
 801bc60:	af04      	add	r7, sp, #16
 801bc62:	4603      	mov	r3, r0
 801bc64:	6039      	str	r1, [r7, #0]
 801bc66:	71fb      	strb	r3, [r7, #7]
    ReturnCode         ret;
    rfalT2TWriteReq    req;
    uint8_t            res;
    uint16_t           rxLen;
    
    req.code = (uint8_t)RFAL_T2T_CMD_WRITE;
 801bc68:	23a2      	movs	r3, #162	@ 0xa2
 801bc6a:	743b      	strb	r3, [r7, #16]
    req.blNo = blockNum;
 801bc6c:	79fb      	ldrb	r3, [r7, #7]
 801bc6e:	747b      	strb	r3, [r7, #17]
    RFAL_MEMCPY(req.data, wrData, RFAL_T2T_WRITE_DATA_LEN);
 801bc70:	683b      	ldr	r3, [r7, #0]
 801bc72:	681b      	ldr	r3, [r3, #0]
 801bc74:	f8c7 3012 	str.w	r3, [r7, #18]
    
     
    /* Transceive WRITE Command */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&req, sizeof(rfalT2TWriteReq), &res, sizeof(uint8_t), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FDT_POLL_WRITE_MAX );
 801bc78:	f107 020f 	add.w	r2, r7, #15
 801bc7c:	f107 0010 	add.w	r0, r7, #16
 801bc80:	4b11      	ldr	r3, [pc, #68]	@ (801bcc8 <rfalT2TPollerWrite+0x6c>)
 801bc82:	9302      	str	r3, [sp, #8]
 801bc84:	2300      	movs	r3, #0
 801bc86:	9301      	str	r3, [sp, #4]
 801bc88:	f107 030c 	add.w	r3, r7, #12
 801bc8c:	9300      	str	r3, [sp, #0]
 801bc8e:	2301      	movs	r3, #1
 801bc90:	2106      	movs	r1, #6
 801bc92:	f7e6 fedd 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801bc96:	4603      	mov	r3, r0
 801bc98:	82fb      	strh	r3, [r7, #22]
    
    /* Check for a valid ACK */
    if( (ret == RFAL_ERR_INCOMPLETE_BYTE) || (ret == RFAL_ERR_NONE) )
 801bc9a:	8afb      	ldrh	r3, [r7, #22]
 801bc9c:	2b28      	cmp	r3, #40	@ 0x28
 801bc9e:	d002      	beq.n	801bca6 <rfalT2TPollerWrite+0x4a>
 801bca0:	8afb      	ldrh	r3, [r7, #22]
 801bca2:	2b00      	cmp	r3, #0
 801bca4:	d10b      	bne.n	801bcbe <rfalT2TPollerWrite+0x62>
    {
        ret = RFAL_ERR_PROTO;
 801bca6:	230b      	movs	r3, #11
 801bca8:	82fb      	strh	r3, [r7, #22]
        
        if( (rxLen == RFAL_T2T_ACK_NACK_LEN) && ((res & RFAL_T2T_ACK_MASK) == RFAL_T2T_ACK) )
 801bcaa:	89bb      	ldrh	r3, [r7, #12]
 801bcac:	2b01      	cmp	r3, #1
 801bcae:	d106      	bne.n	801bcbe <rfalT2TPollerWrite+0x62>
 801bcb0:	7bfb      	ldrb	r3, [r7, #15]
 801bcb2:	f003 030f 	and.w	r3, r3, #15
 801bcb6:	2b0a      	cmp	r3, #10
 801bcb8:	d101      	bne.n	801bcbe <rfalT2TPollerWrite+0x62>
        {
            ret = RFAL_ERR_NONE;
 801bcba:	2300      	movs	r3, #0
 801bcbc:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    return ret;
 801bcbe:	8afb      	ldrh	r3, [r7, #22]
 }
 801bcc0:	4618      	mov	r0, r3
 801bcc2:	3718      	adds	r7, #24
 801bcc4:	46bd      	mov	sp, r7
 801bcc6:	bd80      	pop	{r7, pc}
 801bcc8:	000211b0 	.word	0x000211b0

0801bccc <rfalT2TPollerSectorSelect>:

 
 /*******************************************************************************/
 ReturnCode rfalT2TPollerSectorSelect( uint8_t sectorNum )
 {
 801bccc:	b580      	push	{r7, lr}
 801bcce:	b08a      	sub	sp, #40	@ 0x28
 801bcd0:	af04      	add	r7, sp, #16
 801bcd2:	4603      	mov	r3, r0
 801bcd4:	71fb      	strb	r3, [r7, #7]
    uint8_t                  res;
    uint16_t                 rxLen;
    
    
    /* Compute SECTOR SELECT Packet 1  */
    p1Req.code  = (uint8_t)RFAL_T2T_CMD_SECTOR_SELECT;
 801bcd6:	23c2      	movs	r3, #194	@ 0xc2
 801bcd8:	753b      	strb	r3, [r7, #20]
    p1Req.byte2 = RFAL_T2T_SECTOR_SELECT_P1_BYTE2;
 801bcda:	23ff      	movs	r3, #255	@ 0xff
 801bcdc:	757b      	strb	r3, [r7, #21]
    
    /* Transceive SECTOR SELECT Packet 1 */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&p1Req, sizeof(rfalT2TSectorSelectP1Req), &res, sizeof(uint8_t), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FDT_POLL_SL_MAX );
 801bcde:	f107 020f 	add.w	r2, r7, #15
 801bce2:	f107 0014 	add.w	r0, r7, #20
 801bce6:	f243 43f8 	movw	r3, #13560	@ 0x34f8
 801bcea:	9302      	str	r3, [sp, #8]
 801bcec:	2300      	movs	r3, #0
 801bcee:	9301      	str	r3, [sp, #4]
 801bcf0:	f107 030c 	add.w	r3, r7, #12
 801bcf4:	9300      	str	r3, [sp, #0]
 801bcf6:	2301      	movs	r3, #1
 801bcf8:	2102      	movs	r1, #2
 801bcfa:	f7e6 fea9 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801bcfe:	4603      	mov	r3, r0
 801bd00:	82fb      	strh	r3, [r7, #22]
    
    /* Check and report any transmission error */
    if( (ret != RFAL_ERR_INCOMPLETE_BYTE) && (ret != RFAL_ERR_NONE) )
 801bd02:	8afb      	ldrh	r3, [r7, #22]
 801bd04:	2b28      	cmp	r3, #40	@ 0x28
 801bd06:	d004      	beq.n	801bd12 <rfalT2TPollerSectorSelect+0x46>
 801bd08:	8afb      	ldrh	r3, [r7, #22]
 801bd0a:	2b00      	cmp	r3, #0
 801bd0c:	d001      	beq.n	801bd12 <rfalT2TPollerSectorSelect+0x46>
    {
        return ret;
 801bd0e:	8afb      	ldrh	r3, [r7, #22]
 801bd10:	e036      	b.n	801bd80 <rfalT2TPollerSectorSelect+0xb4>
    }
    
    /* Ensure that an ACK was received */
    if( (ret != RFAL_ERR_INCOMPLETE_BYTE) || (rxLen != RFAL_T2T_ACK_NACK_LEN) || ((res & RFAL_T2T_ACK_MASK) != RFAL_T2T_ACK) )
 801bd12:	8afb      	ldrh	r3, [r7, #22]
 801bd14:	2b28      	cmp	r3, #40	@ 0x28
 801bd16:	d107      	bne.n	801bd28 <rfalT2TPollerSectorSelect+0x5c>
 801bd18:	89bb      	ldrh	r3, [r7, #12]
 801bd1a:	2b01      	cmp	r3, #1
 801bd1c:	d104      	bne.n	801bd28 <rfalT2TPollerSectorSelect+0x5c>
 801bd1e:	7bfb      	ldrb	r3, [r7, #15]
 801bd20:	f003 030f 	and.w	r3, r3, #15
 801bd24:	2b0a      	cmp	r3, #10
 801bd26:	d001      	beq.n	801bd2c <rfalT2TPollerSectorSelect+0x60>
    {
        return RFAL_ERR_PROTO;
 801bd28:	230b      	movs	r3, #11
 801bd2a:	e029      	b.n	801bd80 <rfalT2TPollerSectorSelect+0xb4>
    }
    
    
    /* Compute SECTOR SELECT Packet 2  */
    p2Req.secNo  = sectorNum;
 801bd2c:	79fb      	ldrb	r3, [r7, #7]
 801bd2e:	743b      	strb	r3, [r7, #16]
    RFAL_MEMSET( &p2Req.rfu, 0x00, RFAL_T2T_SECTOR_SELECT_P2_RFU_LEN );
 801bd30:	f107 0310 	add.w	r3, r7, #16
 801bd34:	3301      	adds	r3, #1
 801bd36:	2203      	movs	r2, #3
 801bd38:	2100      	movs	r1, #0
 801bd3a:	4618      	mov	r0, r3
 801bd3c:	f000 fb82 	bl	801c444 <memset>
    
    
    /* Transceive SECTOR SELECT Packet 2 */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&p2Req, sizeof(rfalT2TSectorSelectP2Req), &res, sizeof(uint8_t), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FDT_POLL_SL_MAX );
 801bd40:	f107 020f 	add.w	r2, r7, #15
 801bd44:	f107 0010 	add.w	r0, r7, #16
 801bd48:	f243 43f8 	movw	r3, #13560	@ 0x34f8
 801bd4c:	9302      	str	r3, [sp, #8]
 801bd4e:	2300      	movs	r3, #0
 801bd50:	9301      	str	r3, [sp, #4]
 801bd52:	f107 030c 	add.w	r3, r7, #12
 801bd56:	9300      	str	r3, [sp, #0]
 801bd58:	2301      	movs	r3, #1
 801bd5a:	2104      	movs	r1, #4
 801bd5c:	f7e6 fe78 	bl	8002a50 <rfalTransceiveBlockingTxRx>
 801bd60:	4603      	mov	r3, r0
 801bd62:	82fb      	strh	r3, [r7, #22]
    
    /* T2T 1.0 5.4.1.14 The Reader/Writer SHALL treat any response received before the end of PATT2T,SL,MAX as a Protocol Error */
    if( (ret == RFAL_ERR_NONE) || (ret == RFAL_ERR_INCOMPLETE_BYTE) )
 801bd64:	8afb      	ldrh	r3, [r7, #22]
 801bd66:	2b00      	cmp	r3, #0
 801bd68:	d002      	beq.n	801bd70 <rfalT2TPollerSectorSelect+0xa4>
 801bd6a:	8afb      	ldrh	r3, [r7, #22]
 801bd6c:	2b28      	cmp	r3, #40	@ 0x28
 801bd6e:	d101      	bne.n	801bd74 <rfalT2TPollerSectorSelect+0xa8>
    {
        return RFAL_ERR_PROTO;
 801bd70:	230b      	movs	r3, #11
 801bd72:	e005      	b.n	801bd80 <rfalT2TPollerSectorSelect+0xb4>
    }
    
    /* T2T 1.0 5.4.1.13 The Reader/Writer SHALL treat the transmission of the SECTOR SELECT Command Packet 2 as being successful when it receives no response until PATT2T,SL,MAX. */ 
    if( ret == RFAL_ERR_TIMEOUT )
 801bd74:	8afb      	ldrh	r3, [r7, #22]
 801bd76:	2b04      	cmp	r3, #4
 801bd78:	d101      	bne.n	801bd7e <rfalT2TPollerSectorSelect+0xb2>
    {
        return RFAL_ERR_NONE;
 801bd7a:	2300      	movs	r3, #0
 801bd7c:	e000      	b.n	801bd80 <rfalT2TPollerSectorSelect+0xb4>
    }
    
    return ret;
 801bd7e:	8afb      	ldrh	r3, [r7, #22]
 }
 801bd80:	4618      	mov	r0, r3
 801bd82:	3718      	adds	r7, #24
 801bd84:	46bd      	mov	sp, r7
 801bd86:	bd80      	pop	{r7, pc}

0801bd88 <rfalT4TPollerComposeCAPDU>:
 ******************************************************************************
 */

/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeCAPDU( const rfalT4tCApduParam *apduParam )
{
 801bd88:	b580      	push	{r7, lr}
 801bd8a:	b084      	sub	sp, #16
 801bd8c:	af00      	add	r7, sp, #0
 801bd8e:	6078      	str	r0, [r7, #4]
    uint8_t                  hdrLen;
    uint16_t                 msgIt;
    
    if( (apduParam == NULL) || (apduParam->cApduBuf == NULL) || (apduParam->cApduLen == NULL) )
 801bd90:	687b      	ldr	r3, [r7, #4]
 801bd92:	2b00      	cmp	r3, #0
 801bd94:	d007      	beq.n	801bda6 <rfalT4TPollerComposeCAPDU+0x1e>
 801bd96:	687b      	ldr	r3, [r7, #4]
 801bd98:	689b      	ldr	r3, [r3, #8]
 801bd9a:	2b00      	cmp	r3, #0
 801bd9c:	d003      	beq.n	801bda6 <rfalT4TPollerComposeCAPDU+0x1e>
 801bd9e:	687b      	ldr	r3, [r7, #4]
 801bda0:	68db      	ldr	r3, [r3, #12]
 801bda2:	2b00      	cmp	r3, #0
 801bda4:	d101      	bne.n	801bdaa <rfalT4TPollerComposeCAPDU+0x22>
    {
        return RFAL_ERR_PARAM;
 801bda6:	2307      	movs	r3, #7
 801bda8:	e085      	b.n	801beb6 <rfalT4TPollerComposeCAPDU+0x12e>
    }
    
    msgIt                  = 0;
 801bdaa:	2300      	movs	r3, #0
 801bdac:	81fb      	strh	r3, [r7, #14]
    *(apduParam->cApduLen) = 0;
 801bdae:	687b      	ldr	r3, [r7, #4]
 801bdb0:	68db      	ldr	r3, [r3, #12]
 801bdb2:	2200      	movs	r2, #0
 801bdb4:	801a      	strh	r2, [r3, #0]
    
    /*******************************************************************************/
    /* Compute Command-APDU  according to the format   T4T 1.0 5.1.2 & ISO7816-4 2013 Table 1 */
    
    /* Check if Data is present */
    if( apduParam->LcFlag )
 801bdb6:	687b      	ldr	r3, [r7, #4]
 801bdb8:	795b      	ldrb	r3, [r3, #5]
 801bdba:	2b00      	cmp	r3, #0
 801bdbc:	d026      	beq.n	801be0c <rfalT4TPollerComposeCAPDU+0x84>
    {
        if( apduParam->Lc == 0U )
 801bdbe:	687b      	ldr	r3, [r7, #4]
 801bdc0:	791b      	ldrb	r3, [r3, #4]
 801bdc2:	2b00      	cmp	r3, #0
 801bdc4:	d101      	bne.n	801bdca <rfalT4TPollerComposeCAPDU+0x42>
        {
            /* Extented field coding not supported */
            return RFAL_ERR_PARAM;
 801bdc6:	2307      	movs	r3, #7
 801bdc8:	e075      	b.n	801beb6 <rfalT4TPollerComposeCAPDU+0x12e>
        {
            return RFAL_ERR_PARAM; /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset  */ 
        }
        
        /* Calculate the header length a place the data/body where it should be */
        hdrLen = RFAL_T4T_MAX_CAPDU_PROLOGUE_LEN + RFAL_T4T_LC_LEN;
 801bdca:	2305      	movs	r3, #5
 801bdcc:	737b      	strb	r3, [r7, #13]
        
        /* make sure not to exceed buffer size */
        if( ((uint16_t)hdrLen + (uint16_t)apduParam->Lc + (apduParam->LeFlag ? RFAL_T4T_LC_LEN : 0U)) > RFAL_FEATURE_ISO_DEP_APDU_MAX_LEN )
 801bdce:	7b7b      	ldrb	r3, [r7, #13]
 801bdd0:	687a      	ldr	r2, [r7, #4]
 801bdd2:	7912      	ldrb	r2, [r2, #4]
 801bdd4:	4413      	add	r3, r2
 801bdd6:	461a      	mov	r2, r3
 801bdd8:	687b      	ldr	r3, [r7, #4]
 801bdda:	79db      	ldrb	r3, [r3, #7]
 801bddc:	2b00      	cmp	r3, #0
 801bdde:	d001      	beq.n	801bde4 <rfalT4TPollerComposeCAPDU+0x5c>
 801bde0:	2301      	movs	r3, #1
 801bde2:	e000      	b.n	801bde6 <rfalT4TPollerComposeCAPDU+0x5e>
 801bde4:	2300      	movs	r3, #0
 801bde6:	4413      	add	r3, r2
 801bde8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bdec:	d901      	bls.n	801bdf2 <rfalT4TPollerComposeCAPDU+0x6a>
        {
            return RFAL_ERR_NOMEM; /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset */ 
 801bdee:	2301      	movs	r3, #1
 801bdf0:	e061      	b.n	801beb6 <rfalT4TPollerComposeCAPDU+0x12e>
        }
        RFAL_MEMMOVE( &apduParam->cApduBuf->apdu[hdrLen], apduParam->cApduBuf->apdu, apduParam->Lc );
 801bdf2:	687b      	ldr	r3, [r7, #4]
 801bdf4:	689a      	ldr	r2, [r3, #8]
 801bdf6:	7b7b      	ldrb	r3, [r7, #13]
 801bdf8:	4413      	add	r3, r2
 801bdfa:	1cd8      	adds	r0, r3, #3
 801bdfc:	687b      	ldr	r3, [r7, #4]
 801bdfe:	689b      	ldr	r3, [r3, #8]
 801be00:	1cd9      	adds	r1, r3, #3
 801be02:	687b      	ldr	r3, [r7, #4]
 801be04:	791b      	ldrb	r3, [r3, #4]
 801be06:	461a      	mov	r2, r3
 801be08:	f000 fb02 	bl	801c410 <memmove>
    }
    
    /* Prepend the ADPDU's header */
    apduParam->cApduBuf->apdu[msgIt++] = apduParam->CLA;
 801be0c:	687b      	ldr	r3, [r7, #4]
 801be0e:	689a      	ldr	r2, [r3, #8]
 801be10:	89fb      	ldrh	r3, [r7, #14]
 801be12:	1c59      	adds	r1, r3, #1
 801be14:	81f9      	strh	r1, [r7, #14]
 801be16:	4618      	mov	r0, r3
 801be18:	687b      	ldr	r3, [r7, #4]
 801be1a:	7819      	ldrb	r1, [r3, #0]
 801be1c:	1813      	adds	r3, r2, r0
 801be1e:	460a      	mov	r2, r1
 801be20:	70da      	strb	r2, [r3, #3]
    apduParam->cApduBuf->apdu[msgIt++] = apduParam->INS;
 801be22:	687b      	ldr	r3, [r7, #4]
 801be24:	689a      	ldr	r2, [r3, #8]
 801be26:	89fb      	ldrh	r3, [r7, #14]
 801be28:	1c59      	adds	r1, r3, #1
 801be2a:	81f9      	strh	r1, [r7, #14]
 801be2c:	4618      	mov	r0, r3
 801be2e:	687b      	ldr	r3, [r7, #4]
 801be30:	7859      	ldrb	r1, [r3, #1]
 801be32:	1813      	adds	r3, r2, r0
 801be34:	460a      	mov	r2, r1
 801be36:	70da      	strb	r2, [r3, #3]
    apduParam->cApduBuf->apdu[msgIt++] = apduParam->P1;
 801be38:	687b      	ldr	r3, [r7, #4]
 801be3a:	689a      	ldr	r2, [r3, #8]
 801be3c:	89fb      	ldrh	r3, [r7, #14]
 801be3e:	1c59      	adds	r1, r3, #1
 801be40:	81f9      	strh	r1, [r7, #14]
 801be42:	4618      	mov	r0, r3
 801be44:	687b      	ldr	r3, [r7, #4]
 801be46:	7899      	ldrb	r1, [r3, #2]
 801be48:	1813      	adds	r3, r2, r0
 801be4a:	460a      	mov	r2, r1
 801be4c:	70da      	strb	r2, [r3, #3]
    apduParam->cApduBuf->apdu[msgIt++] = apduParam->P2;
 801be4e:	687b      	ldr	r3, [r7, #4]
 801be50:	689a      	ldr	r2, [r3, #8]
 801be52:	89fb      	ldrh	r3, [r7, #14]
 801be54:	1c59      	adds	r1, r3, #1
 801be56:	81f9      	strh	r1, [r7, #14]
 801be58:	4618      	mov	r0, r3
 801be5a:	687b      	ldr	r3, [r7, #4]
 801be5c:	78d9      	ldrb	r1, [r3, #3]
 801be5e:	1813      	adds	r3, r2, r0
 801be60:	460a      	mov	r2, r1
 801be62:	70da      	strb	r2, [r3, #3]
    
    
    /* Check if Data field length is to be added */
    if( apduParam->LcFlag )
 801be64:	687b      	ldr	r3, [r7, #4]
 801be66:	795b      	ldrb	r3, [r3, #5]
 801be68:	2b00      	cmp	r3, #0
 801be6a:	d010      	beq.n	801be8e <rfalT4TPollerComposeCAPDU+0x106>
    {
        apduParam->cApduBuf->apdu[msgIt++] = apduParam->Lc;
 801be6c:	687b      	ldr	r3, [r7, #4]
 801be6e:	689a      	ldr	r2, [r3, #8]
 801be70:	89fb      	ldrh	r3, [r7, #14]
 801be72:	1c59      	adds	r1, r3, #1
 801be74:	81f9      	strh	r1, [r7, #14]
 801be76:	4618      	mov	r0, r3
 801be78:	687b      	ldr	r3, [r7, #4]
 801be7a:	7919      	ldrb	r1, [r3, #4]
 801be7c:	1813      	adds	r3, r2, r0
 801be7e:	460a      	mov	r2, r1
 801be80:	70da      	strb	r2, [r3, #3]
        msgIt += apduParam->Lc;
 801be82:	687b      	ldr	r3, [r7, #4]
 801be84:	791b      	ldrb	r3, [r3, #4]
 801be86:	461a      	mov	r2, r3
 801be88:	89fb      	ldrh	r3, [r7, #14]
 801be8a:	4413      	add	r3, r2
 801be8c:	81fb      	strh	r3, [r7, #14]
    }
    
    /* Check if Expected Response Length is to be added */
    if( apduParam->LeFlag )
 801be8e:	687b      	ldr	r3, [r7, #4]
 801be90:	79db      	ldrb	r3, [r3, #7]
 801be92:	2b00      	cmp	r3, #0
 801be94:	d00a      	beq.n	801beac <rfalT4TPollerComposeCAPDU+0x124>
    {
        apduParam->cApduBuf->apdu[msgIt++] = apduParam->Le;
 801be96:	687b      	ldr	r3, [r7, #4]
 801be98:	689a      	ldr	r2, [r3, #8]
 801be9a:	89fb      	ldrh	r3, [r7, #14]
 801be9c:	1c59      	adds	r1, r3, #1
 801be9e:	81f9      	strh	r1, [r7, #14]
 801bea0:	4618      	mov	r0, r3
 801bea2:	687b      	ldr	r3, [r7, #4]
 801bea4:	7999      	ldrb	r1, [r3, #6]
 801bea6:	1813      	adds	r3, r2, r0
 801bea8:	460a      	mov	r2, r1
 801beaa:	70da      	strb	r2, [r3, #3]
    }
    
    *(apduParam->cApduLen) = msgIt;
 801beac:	687b      	ldr	r3, [r7, #4]
 801beae:	68db      	ldr	r3, [r3, #12]
 801beb0:	89fa      	ldrh	r2, [r7, #14]
 801beb2:	801a      	strh	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 801beb4:	2300      	movs	r3, #0
}
 801beb6:	4618      	mov	r0, r3
 801beb8:	3710      	adds	r7, #16
 801beba:	46bd      	mov	sp, r7
 801bebc:	bd80      	pop	{r7, pc}

0801bebe <rfalT4TPollerParseRAPDU>:


/*******************************************************************************/
ReturnCode rfalT4TPollerParseRAPDU( rfalT4tRApduParam *apduParam )
{
 801bebe:	b480      	push	{r7}
 801bec0:	b083      	sub	sp, #12
 801bec2:	af00      	add	r7, sp, #0
 801bec4:	6078      	str	r0, [r7, #4]
    if( (apduParam == NULL) || (apduParam->rApduBuf == NULL) )
 801bec6:	687b      	ldr	r3, [r7, #4]
 801bec8:	2b00      	cmp	r3, #0
 801beca:	d003      	beq.n	801bed4 <rfalT4TPollerParseRAPDU+0x16>
 801becc:	687b      	ldr	r3, [r7, #4]
 801bece:	681b      	ldr	r3, [r3, #0]
 801bed0:	2b00      	cmp	r3, #0
 801bed2:	d101      	bne.n	801bed8 <rfalT4TPollerParseRAPDU+0x1a>
    {
        return RFAL_ERR_PARAM;
 801bed4:	2307      	movs	r3, #7
 801bed6:	e02a      	b.n	801bf2e <rfalT4TPollerParseRAPDU+0x70>
    }
    
    if( apduParam->rcvdLen < RFAL_T4T_MAX_RAPDU_SW1SW2_LEN )
 801bed8:	687b      	ldr	r3, [r7, #4]
 801beda:	889b      	ldrh	r3, [r3, #4]
 801bedc:	2b01      	cmp	r3, #1
 801bede:	d801      	bhi.n	801bee4 <rfalT4TPollerParseRAPDU+0x26>
    {
        return RFAL_ERR_PROTO;
 801bee0:	230b      	movs	r3, #11
 801bee2:	e024      	b.n	801bf2e <rfalT4TPollerParseRAPDU+0x70>
    }

    apduParam->rApduBodyLen = (apduParam->rcvdLen - (uint16_t)RFAL_T4T_MAX_RAPDU_SW1SW2_LEN);
 801bee4:	687b      	ldr	r3, [r7, #4]
 801bee6:	889b      	ldrh	r3, [r3, #4]
 801bee8:	3b02      	subs	r3, #2
 801beea:	b29a      	uxth	r2, r3
 801beec:	687b      	ldr	r3, [r7, #4]
 801beee:	80da      	strh	r2, [r3, #6]
    apduParam->statusWord   = RFAL_GETU16( &apduParam->rApduBuf->apdu[ apduParam->rApduBodyLen ] );
 801bef0:	687b      	ldr	r3, [r7, #4]
 801bef2:	681b      	ldr	r3, [r3, #0]
 801bef4:	687a      	ldr	r2, [r7, #4]
 801bef6:	88d2      	ldrh	r2, [r2, #6]
 801bef8:	4413      	add	r3, r2
 801befa:	78db      	ldrb	r3, [r3, #3]
 801befc:	b21b      	sxth	r3, r3
 801befe:	021b      	lsls	r3, r3, #8
 801bf00:	b21a      	sxth	r2, r3
 801bf02:	687b      	ldr	r3, [r7, #4]
 801bf04:	681b      	ldr	r3, [r3, #0]
 801bf06:	6879      	ldr	r1, [r7, #4]
 801bf08:	88c9      	ldrh	r1, [r1, #6]
 801bf0a:	440b      	add	r3, r1
 801bf0c:	3303      	adds	r3, #3
 801bf0e:	3301      	adds	r3, #1
 801bf10:	781b      	ldrb	r3, [r3, #0]
 801bf12:	b21b      	sxth	r3, r3
 801bf14:	4313      	orrs	r3, r2
 801bf16:	b21b      	sxth	r3, r3
 801bf18:	b29a      	uxth	r2, r3
 801bf1a:	687b      	ldr	r3, [r7, #4]
 801bf1c:	811a      	strh	r2, [r3, #8]

    /* Check SW1 SW2    T4T 1.0 5.1.3 NOTE */
    if( apduParam->statusWord == RFAL_T4T_ISO7816_STATUS_COMPLETE )
 801bf1e:	687b      	ldr	r3, [r7, #4]
 801bf20:	891b      	ldrh	r3, [r3, #8]
 801bf22:	f5b3 4f10 	cmp.w	r3, #36864	@ 0x9000
 801bf26:	d101      	bne.n	801bf2c <rfalT4TPollerParseRAPDU+0x6e>
    {
        return RFAL_ERR_NONE;
 801bf28:	2300      	movs	r3, #0
 801bf2a:	e000      	b.n	801bf2e <rfalT4TPollerParseRAPDU+0x70>
    }

    return RFAL_ERR_REQUEST;
 801bf2c:	2305      	movs	r3, #5
}
 801bf2e:	4618      	mov	r0, r3
 801bf30:	370c      	adds	r7, #12
 801bf32:	46bd      	mov	sp, r7
 801bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf38:	4770      	bx	lr

0801bf3a <rfalT4TPollerComposeSelectAppl>:


/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeSelectAppl( rfalIsoDepApduBufFormat *cApduBuf, const uint8_t* aid, uint8_t aidLen, uint16_t *cApduLen )
{   
 801bf3a:	b580      	push	{r7, lr}
 801bf3c:	b088      	sub	sp, #32
 801bf3e:	af00      	add	r7, sp, #0
 801bf40:	60f8      	str	r0, [r7, #12]
 801bf42:	60b9      	str	r1, [r7, #8]
 801bf44:	603b      	str	r3, [r7, #0]
 801bf46:	4613      	mov	r3, r2
 801bf48:	71fb      	strb	r3, [r7, #7]
    rfalT4tCApduParam cAPDU;
    
    if( cApduBuf == NULL )
 801bf4a:	68fb      	ldr	r3, [r7, #12]
 801bf4c:	2b00      	cmp	r3, #0
 801bf4e:	d101      	bne.n	801bf54 <rfalT4TPollerComposeSelectAppl+0x1a>
    {
        return RFAL_ERR_PARAM;
 801bf50:	2307      	movs	r3, #7
 801bf52:	e026      	b.n	801bfa2 <rfalT4TPollerComposeSelectAppl+0x68>
    }

    /* CLA INS P1  P2   Lc  Data   Le  */
    /* 00h A4h 00h 00h  07h AID    00h */
    cAPDU.CLA      = RFAL_T4T_CLA;
 801bf54:	2300      	movs	r3, #0
 801bf56:	743b      	strb	r3, [r7, #16]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_SELECT;
 801bf58:	23a4      	movs	r3, #164	@ 0xa4
 801bf5a:	747b      	strb	r3, [r7, #17]
    cAPDU.P1       = RFAL_T4T_ISO7816_P1_SELECT_BY_DF_NAME;
 801bf5c:	2304      	movs	r3, #4
 801bf5e:	74bb      	strb	r3, [r7, #18]
    cAPDU.P2       = RFAL_T4T_ISO7816_P2_SELECT_FIRST_OR_ONLY_OCCURENCE | RFAL_T4T_ISO7816_P2_SELECT_RETURN_FCI_TEMPLATE;
 801bf60:	2300      	movs	r3, #0
 801bf62:	74fb      	strb	r3, [r7, #19]
    cAPDU.Lc       = aidLen;
 801bf64:	79fb      	ldrb	r3, [r7, #7]
 801bf66:	753b      	strb	r3, [r7, #20]
    cAPDU.Le       = 0x00;
 801bf68:	2300      	movs	r3, #0
 801bf6a:	75bb      	strb	r3, [r7, #22]
    cAPDU.LcFlag   = true;
 801bf6c:	2301      	movs	r3, #1
 801bf6e:	757b      	strb	r3, [r7, #21]
    cAPDU.LeFlag   = true;
 801bf70:	2301      	movs	r3, #1
 801bf72:	75fb      	strb	r3, [r7, #23]
    cAPDU.cApduBuf = cApduBuf;
 801bf74:	68fb      	ldr	r3, [r7, #12]
 801bf76:	61bb      	str	r3, [r7, #24]
    cAPDU.cApduLen = cApduLen;
 801bf78:	683b      	ldr	r3, [r7, #0]
 801bf7a:	61fb      	str	r3, [r7, #28]
    
    if( (aid != NULL) && (aidLen > 0U) )
 801bf7c:	68bb      	ldr	r3, [r7, #8]
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d009      	beq.n	801bf96 <rfalT4TPollerComposeSelectAppl+0x5c>
 801bf82:	79fb      	ldrb	r3, [r7, #7]
 801bf84:	2b00      	cmp	r3, #0
 801bf86:	d006      	beq.n	801bf96 <rfalT4TPollerComposeSelectAppl+0x5c>
    {
        RFAL_MEMCPY( cAPDU.cApduBuf->apdu, aid, aidLen );
 801bf88:	69bb      	ldr	r3, [r7, #24]
 801bf8a:	3303      	adds	r3, #3
 801bf8c:	79fa      	ldrb	r2, [r7, #7]
 801bf8e:	68b9      	ldr	r1, [r7, #8]
 801bf90:	4618      	mov	r0, r3
 801bf92:	f000 fa8b 	bl	801c4ac <memcpy>
    }
    
    return rfalT4TPollerComposeCAPDU( &cAPDU );
 801bf96:	f107 0310 	add.w	r3, r7, #16
 801bf9a:	4618      	mov	r0, r3
 801bf9c:	f7ff fef4 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801bfa0:	4603      	mov	r3, r0
}
 801bfa2:	4618      	mov	r0, r3
 801bfa4:	3720      	adds	r7, #32
 801bfa6:	46bd      	mov	sp, r7
 801bfa8:	bd80      	pop	{r7, pc}

0801bfaa <rfalT4TPollerComposeSelectFile>:


/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeSelectFile( rfalIsoDepApduBufFormat *cApduBuf, const uint8_t* fid, uint8_t fidLen, uint16_t *cApduLen )
{   
 801bfaa:	b580      	push	{r7, lr}
 801bfac:	b088      	sub	sp, #32
 801bfae:	af00      	add	r7, sp, #0
 801bfb0:	60f8      	str	r0, [r7, #12]
 801bfb2:	60b9      	str	r1, [r7, #8]
 801bfb4:	603b      	str	r3, [r7, #0]
 801bfb6:	4613      	mov	r3, r2
 801bfb8:	71fb      	strb	r3, [r7, #7]
    rfalT4tCApduParam cAPDU;
    
    if( cApduBuf == NULL )
 801bfba:	68fb      	ldr	r3, [r7, #12]
 801bfbc:	2b00      	cmp	r3, #0
 801bfbe:	d101      	bne.n	801bfc4 <rfalT4TPollerComposeSelectFile+0x1a>
    {
        return RFAL_ERR_PARAM;
 801bfc0:	2307      	movs	r3, #7
 801bfc2:	e026      	b.n	801c012 <rfalT4TPollerComposeSelectFile+0x68>
    }

    /* CLA INS P1  P2   Lc  Data   Le  */
    /* 00h A4h 00h 0Ch  02h FID    -   */    
    cAPDU.CLA      = RFAL_T4T_CLA;
 801bfc4:	2300      	movs	r3, #0
 801bfc6:	743b      	strb	r3, [r7, #16]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_SELECT;
 801bfc8:	23a4      	movs	r3, #164	@ 0xa4
 801bfca:	747b      	strb	r3, [r7, #17]
    cAPDU.P1       = RFAL_T4T_ISO7816_P1_SELECT_BY_FILEID;
 801bfcc:	2300      	movs	r3, #0
 801bfce:	74bb      	strb	r3, [r7, #18]
    cAPDU.P2       = RFAL_T4T_ISO7816_P2_SELECT_FIRST_OR_ONLY_OCCURENCE | RFAL_T4T_ISO7816_P2_SELECT_NO_RESPONSE_DATA;
 801bfd0:	230c      	movs	r3, #12
 801bfd2:	74fb      	strb	r3, [r7, #19]
    cAPDU.Lc       = fidLen;
 801bfd4:	79fb      	ldrb	r3, [r7, #7]
 801bfd6:	753b      	strb	r3, [r7, #20]
    cAPDU.Le       = 0x00;
 801bfd8:	2300      	movs	r3, #0
 801bfda:	75bb      	strb	r3, [r7, #22]
    cAPDU.LcFlag   = true;
 801bfdc:	2301      	movs	r3, #1
 801bfde:	757b      	strb	r3, [r7, #21]
    cAPDU.LeFlag   = false;
 801bfe0:	2300      	movs	r3, #0
 801bfe2:	75fb      	strb	r3, [r7, #23]
    cAPDU.cApduBuf = cApduBuf;
 801bfe4:	68fb      	ldr	r3, [r7, #12]
 801bfe6:	61bb      	str	r3, [r7, #24]
    cAPDU.cApduLen = cApduLen;
 801bfe8:	683b      	ldr	r3, [r7, #0]
 801bfea:	61fb      	str	r3, [r7, #28]
    
    if( (fid != NULL) && (fidLen > 0U) )
 801bfec:	68bb      	ldr	r3, [r7, #8]
 801bfee:	2b00      	cmp	r3, #0
 801bff0:	d009      	beq.n	801c006 <rfalT4TPollerComposeSelectFile+0x5c>
 801bff2:	79fb      	ldrb	r3, [r7, #7]
 801bff4:	2b00      	cmp	r3, #0
 801bff6:	d006      	beq.n	801c006 <rfalT4TPollerComposeSelectFile+0x5c>
    {
        RFAL_MEMCPY( cAPDU.cApduBuf->apdu, fid, fidLen );
 801bff8:	69bb      	ldr	r3, [r7, #24]
 801bffa:	3303      	adds	r3, #3
 801bffc:	79fa      	ldrb	r2, [r7, #7]
 801bffe:	68b9      	ldr	r1, [r7, #8]
 801c000:	4618      	mov	r0, r3
 801c002:	f000 fa53 	bl	801c4ac <memcpy>
    }
    
    return rfalT4TPollerComposeCAPDU( &cAPDU );
 801c006:	f107 0310 	add.w	r3, r7, #16
 801c00a:	4618      	mov	r0, r3
 801c00c:	f7ff febc 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801c010:	4603      	mov	r3, r0
}
 801c012:	4618      	mov	r0, r3
 801c014:	3720      	adds	r7, #32
 801c016:	46bd      	mov	sp, r7
 801c018:	bd80      	pop	{r7, pc}

0801c01a <rfalT4TPollerComposeSelectFileV1Mapping>:


/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeSelectFileV1Mapping( rfalIsoDepApduBufFormat *cApduBuf, const uint8_t* fid, uint8_t fidLen, uint16_t *cApduLen )
{   
 801c01a:	b580      	push	{r7, lr}
 801c01c:	b088      	sub	sp, #32
 801c01e:	af00      	add	r7, sp, #0
 801c020:	60f8      	str	r0, [r7, #12]
 801c022:	60b9      	str	r1, [r7, #8]
 801c024:	603b      	str	r3, [r7, #0]
 801c026:	4613      	mov	r3, r2
 801c028:	71fb      	strb	r3, [r7, #7]
    rfalT4tCApduParam cAPDU;
    
    if( cApduBuf == NULL )
 801c02a:	68fb      	ldr	r3, [r7, #12]
 801c02c:	2b00      	cmp	r3, #0
 801c02e:	d101      	bne.n	801c034 <rfalT4TPollerComposeSelectFileV1Mapping+0x1a>
    {
        return RFAL_ERR_PARAM;
 801c030:	2307      	movs	r3, #7
 801c032:	e026      	b.n	801c082 <rfalT4TPollerComposeSelectFileV1Mapping+0x68>
    }
    
    /* CLA INS P1  P2   Lc  Data   Le  */
    /* 00h A4h 00h 00h  02h FID    -   */      
    cAPDU.CLA      = RFAL_T4T_CLA;
 801c034:	2300      	movs	r3, #0
 801c036:	743b      	strb	r3, [r7, #16]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_SELECT;
 801c038:	23a4      	movs	r3, #164	@ 0xa4
 801c03a:	747b      	strb	r3, [r7, #17]
    cAPDU.P1       = RFAL_T4T_ISO7816_P1_SELECT_BY_FILEID;
 801c03c:	2300      	movs	r3, #0
 801c03e:	74bb      	strb	r3, [r7, #18]
    cAPDU.P2       = RFAL_T4T_ISO7816_P2_SELECT_FIRST_OR_ONLY_OCCURENCE | RFAL_T4T_ISO7816_P2_SELECT_RETURN_FCI_TEMPLATE;
 801c040:	2300      	movs	r3, #0
 801c042:	74fb      	strb	r3, [r7, #19]
    cAPDU.Lc       = fidLen;
 801c044:	79fb      	ldrb	r3, [r7, #7]
 801c046:	753b      	strb	r3, [r7, #20]
    cAPDU.Le       = 0x00;
 801c048:	2300      	movs	r3, #0
 801c04a:	75bb      	strb	r3, [r7, #22]
    cAPDU.LcFlag   = true;
 801c04c:	2301      	movs	r3, #1
 801c04e:	757b      	strb	r3, [r7, #21]
    cAPDU.LeFlag   = false;
 801c050:	2300      	movs	r3, #0
 801c052:	75fb      	strb	r3, [r7, #23]
    cAPDU.cApduBuf = cApduBuf;
 801c054:	68fb      	ldr	r3, [r7, #12]
 801c056:	61bb      	str	r3, [r7, #24]
    cAPDU.cApduLen = cApduLen;
 801c058:	683b      	ldr	r3, [r7, #0]
 801c05a:	61fb      	str	r3, [r7, #28]
    
    if( (fid != NULL) && (fidLen > 0U) )
 801c05c:	68bb      	ldr	r3, [r7, #8]
 801c05e:	2b00      	cmp	r3, #0
 801c060:	d009      	beq.n	801c076 <rfalT4TPollerComposeSelectFileV1Mapping+0x5c>
 801c062:	79fb      	ldrb	r3, [r7, #7]
 801c064:	2b00      	cmp	r3, #0
 801c066:	d006      	beq.n	801c076 <rfalT4TPollerComposeSelectFileV1Mapping+0x5c>
    {
        RFAL_MEMCPY( cAPDU.cApduBuf->apdu, fid, fidLen );
 801c068:	69bb      	ldr	r3, [r7, #24]
 801c06a:	3303      	adds	r3, #3
 801c06c:	79fa      	ldrb	r2, [r7, #7]
 801c06e:	68b9      	ldr	r1, [r7, #8]
 801c070:	4618      	mov	r0, r3
 801c072:	f000 fa1b 	bl	801c4ac <memcpy>
    }
    
    return rfalT4TPollerComposeCAPDU( &cAPDU );
 801c076:	f107 0310 	add.w	r3, r7, #16
 801c07a:	4618      	mov	r0, r3
 801c07c:	f7ff fe84 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801c080:	4603      	mov	r3, r0
}
 801c082:	4618      	mov	r0, r3
 801c084:	3720      	adds	r7, #32
 801c086:	46bd      	mov	sp, r7
 801c088:	bd80      	pop	{r7, pc}

0801c08a <rfalT4TPollerComposeReadData>:


/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeReadData( rfalIsoDepApduBufFormat *cApduBuf, uint16_t offset, uint8_t expLen, uint16_t *cApduLen )
{    
 801c08a:	b580      	push	{r7, lr}
 801c08c:	b088      	sub	sp, #32
 801c08e:	af00      	add	r7, sp, #0
 801c090:	60f8      	str	r0, [r7, #12]
 801c092:	607b      	str	r3, [r7, #4]
 801c094:	460b      	mov	r3, r1
 801c096:	817b      	strh	r3, [r7, #10]
 801c098:	4613      	mov	r3, r2
 801c09a:	727b      	strb	r3, [r7, #9]
    rfalT4tCApduParam cAPDU;

    RFAL_MEMSET( &cAPDU, 0x00, sizeof(rfalT4tCApduParam) );
 801c09c:	f107 0310 	add.w	r3, r7, #16
 801c0a0:	2210      	movs	r2, #16
 801c0a2:	2100      	movs	r1, #0
 801c0a4:	4618      	mov	r0, r3
 801c0a6:	f000 f9cd 	bl	801c444 <memset>
  
    /* CLA INS P1  P2   Lc  Data   Le  */
    /* 00h B0h [Offset] -   -      len */     
    cAPDU.CLA      = RFAL_T4T_CLA;
 801c0aa:	2300      	movs	r3, #0
 801c0ac:	743b      	strb	r3, [r7, #16]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_READBINARY;
 801c0ae:	23b0      	movs	r3, #176	@ 0xb0
 801c0b0:	747b      	strb	r3, [r7, #17]
    cAPDU.P1       = (uint8_t)((offset >> 8U) & 0xFFU);
 801c0b2:	897b      	ldrh	r3, [r7, #10]
 801c0b4:	0a1b      	lsrs	r3, r3, #8
 801c0b6:	b29b      	uxth	r3, r3
 801c0b8:	b2db      	uxtb	r3, r3
 801c0ba:	74bb      	strb	r3, [r7, #18]
    cAPDU.P2       = (uint8_t)((offset >> 0U) & 0xFFU);
 801c0bc:	897b      	ldrh	r3, [r7, #10]
 801c0be:	b2db      	uxtb	r3, r3
 801c0c0:	74fb      	strb	r3, [r7, #19]
    cAPDU.Le       = expLen;
 801c0c2:	7a7b      	ldrb	r3, [r7, #9]
 801c0c4:	75bb      	strb	r3, [r7, #22]
    cAPDU.LcFlag   = false;
 801c0c6:	2300      	movs	r3, #0
 801c0c8:	757b      	strb	r3, [r7, #21]
    cAPDU.LeFlag   = true;
 801c0ca:	2301      	movs	r3, #1
 801c0cc:	75fb      	strb	r3, [r7, #23]
    cAPDU.cApduBuf = cApduBuf;
 801c0ce:	68fb      	ldr	r3, [r7, #12]
 801c0d0:	61bb      	str	r3, [r7, #24]
    cAPDU.cApduLen = cApduLen;
 801c0d2:	687b      	ldr	r3, [r7, #4]
 801c0d4:	61fb      	str	r3, [r7, #28]
    
    return rfalT4TPollerComposeCAPDU( &cAPDU ); 
 801c0d6:	f107 0310 	add.w	r3, r7, #16
 801c0da:	4618      	mov	r0, r3
 801c0dc:	f7ff fe54 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801c0e0:	4603      	mov	r3, r0
}
 801c0e2:	4618      	mov	r0, r3
 801c0e4:	3720      	adds	r7, #32
 801c0e6:	46bd      	mov	sp, r7
 801c0e8:	bd80      	pop	{r7, pc}

0801c0ea <rfalT4TPollerComposeReadDataODO>:


/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeReadDataODO( rfalIsoDepApduBufFormat *cApduBuf, uint32_t offset, uint8_t expLen, uint16_t *cApduLen )
{    
 801c0ea:	b580      	push	{r7, lr}
 801c0ec:	b08a      	sub	sp, #40	@ 0x28
 801c0ee:	af00      	add	r7, sp, #0
 801c0f0:	60f8      	str	r0, [r7, #12]
 801c0f2:	60b9      	str	r1, [r7, #8]
 801c0f4:	603b      	str	r3, [r7, #0]
 801c0f6:	4613      	mov	r3, r2
 801c0f8:	71fb      	strb	r3, [r7, #7]
    uint8_t           dataIt;

    /* CLA INS P1  P2  Lc  Data         Le */
    /* 00h B1h 00h 00h Lc  54 03 xxyyzz len */
    /*                          [Offset]    */    
    cAPDU.CLA      = RFAL_T4T_CLA;
 801c0fa:	2300      	movs	r3, #0
 801c0fc:	753b      	strb	r3, [r7, #20]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_READBINARY_ODO;
 801c0fe:	23b1      	movs	r3, #177	@ 0xb1
 801c100:	757b      	strb	r3, [r7, #21]
    cAPDU.P1       = 0x00U;
 801c102:	2300      	movs	r3, #0
 801c104:	75bb      	strb	r3, [r7, #22]
    cAPDU.P2       = 0x00U;
 801c106:	2300      	movs	r3, #0
 801c108:	75fb      	strb	r3, [r7, #23]
    cAPDU.Le       = expLen;
 801c10a:	79fb      	ldrb	r3, [r7, #7]
 801c10c:	76bb      	strb	r3, [r7, #26]
    cAPDU.LcFlag   = true;
 801c10e:	2301      	movs	r3, #1
 801c110:	767b      	strb	r3, [r7, #25]
    cAPDU.LeFlag   = true;
 801c112:	2301      	movs	r3, #1
 801c114:	76fb      	strb	r3, [r7, #27]
    cAPDU.cApduBuf = cApduBuf;
 801c116:	68fb      	ldr	r3, [r7, #12]
 801c118:	61fb      	str	r3, [r7, #28]
    cAPDU.cApduLen = cApduLen;
 801c11a:	683b      	ldr	r3, [r7, #0]
 801c11c:	623b      	str	r3, [r7, #32]
    
    dataIt = 0U;
 801c11e:	2300      	movs	r3, #0
 801c120:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    cApduBuf->apdu[dataIt++] = RFAL_T4T_OFFSET_DO;
 801c124:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c128:	1c5a      	adds	r2, r3, #1
 801c12a:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c12e:	461a      	mov	r2, r3
 801c130:	68fb      	ldr	r3, [r7, #12]
 801c132:	4413      	add	r3, r2
 801c134:	2254      	movs	r2, #84	@ 0x54
 801c136:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = RFAL_T4T_LENGTH_DO;
 801c138:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c13c:	1c5a      	adds	r2, r3, #1
 801c13e:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c142:	461a      	mov	r2, r3
 801c144:	68fb      	ldr	r3, [r7, #12]
 801c146:	4413      	add	r3, r2
 801c148:	2203      	movs	r2, #3
 801c14a:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = (uint8_t)(offset >> 16U);
 801c14c:	68bb      	ldr	r3, [r7, #8]
 801c14e:	0c1a      	lsrs	r2, r3, #16
 801c150:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c154:	1c59      	adds	r1, r3, #1
 801c156:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 801c15a:	4619      	mov	r1, r3
 801c15c:	b2d2      	uxtb	r2, r2
 801c15e:	68fb      	ldr	r3, [r7, #12]
 801c160:	440b      	add	r3, r1
 801c162:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = (uint8_t)(offset >> 8U);
 801c164:	68bb      	ldr	r3, [r7, #8]
 801c166:	0a1a      	lsrs	r2, r3, #8
 801c168:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c16c:	1c59      	adds	r1, r3, #1
 801c16e:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 801c172:	4619      	mov	r1, r3
 801c174:	b2d2      	uxtb	r2, r2
 801c176:	68fb      	ldr	r3, [r7, #12]
 801c178:	440b      	add	r3, r1
 801c17a:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = (uint8_t)(offset);
 801c17c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c180:	1c5a      	adds	r2, r3, #1
 801c182:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c186:	4619      	mov	r1, r3
 801c188:	68bb      	ldr	r3, [r7, #8]
 801c18a:	b2da      	uxtb	r2, r3
 801c18c:	68fb      	ldr	r3, [r7, #12]
 801c18e:	440b      	add	r3, r1
 801c190:	70da      	strb	r2, [r3, #3]
    cAPDU.Lc                 = dataIt;
 801c192:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c196:	763b      	strb	r3, [r7, #24]
    
    return rfalT4TPollerComposeCAPDU( &cAPDU );
 801c198:	f107 0314 	add.w	r3, r7, #20
 801c19c:	4618      	mov	r0, r3
 801c19e:	f7ff fdf3 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801c1a2:	4603      	mov	r3, r0
}
 801c1a4:	4618      	mov	r0, r3
 801c1a6:	3728      	adds	r7, #40	@ 0x28
 801c1a8:	46bd      	mov	sp, r7
 801c1aa:	bd80      	pop	{r7, pc}

0801c1ac <rfalT4TPollerComposeWriteData>:


/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeWriteData( rfalIsoDepApduBufFormat *cApduBuf, uint16_t offset, const uint8_t* data, uint8_t dataLen, uint16_t *cApduLen )
{    
 801c1ac:	b580      	push	{r7, lr}
 801c1ae:	b088      	sub	sp, #32
 801c1b0:	af00      	add	r7, sp, #0
 801c1b2:	60f8      	str	r0, [r7, #12]
 801c1b4:	607a      	str	r2, [r7, #4]
 801c1b6:	461a      	mov	r2, r3
 801c1b8:	460b      	mov	r3, r1
 801c1ba:	817b      	strh	r3, [r7, #10]
 801c1bc:	4613      	mov	r3, r2
 801c1be:	727b      	strb	r3, [r7, #9]
    rfalT4tCApduParam cAPDU;
    
    if( cApduBuf == NULL )
 801c1c0:	68fb      	ldr	r3, [r7, #12]
 801c1c2:	2b00      	cmp	r3, #0
 801c1c4:	d101      	bne.n	801c1ca <rfalT4TPollerComposeWriteData+0x1e>
    {
        return RFAL_ERR_PARAM;
 801c1c6:	2307      	movs	r3, #7
 801c1c8:	e02f      	b.n	801c22a <rfalT4TPollerComposeWriteData+0x7e>
    }

    RFAL_MEMSET( &cAPDU, 0x00, sizeof(rfalT4tCApduParam) );
 801c1ca:	f107 0310 	add.w	r3, r7, #16
 801c1ce:	2210      	movs	r2, #16
 801c1d0:	2100      	movs	r1, #0
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	f000 f936 	bl	801c444 <memset>


    /* CLA INS P1  P2   Lc  Data   Le  */
    /* 00h D6h [Offset] len Data   -   */         
    cAPDU.CLA      = RFAL_T4T_CLA;
 801c1d8:	2300      	movs	r3, #0
 801c1da:	743b      	strb	r3, [r7, #16]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_UPDATEBINARY;
 801c1dc:	23d6      	movs	r3, #214	@ 0xd6
 801c1de:	747b      	strb	r3, [r7, #17]
    cAPDU.P1       = (uint8_t)((offset >> 8U) & 0xFFU);
 801c1e0:	897b      	ldrh	r3, [r7, #10]
 801c1e2:	0a1b      	lsrs	r3, r3, #8
 801c1e4:	b29b      	uxth	r3, r3
 801c1e6:	b2db      	uxtb	r3, r3
 801c1e8:	74bb      	strb	r3, [r7, #18]
    cAPDU.P2       = (uint8_t)((offset >> 0U) & 0xFFU);
 801c1ea:	897b      	ldrh	r3, [r7, #10]
 801c1ec:	b2db      	uxtb	r3, r3
 801c1ee:	74fb      	strb	r3, [r7, #19]
    cAPDU.Lc       = dataLen;
 801c1f0:	7a7b      	ldrb	r3, [r7, #9]
 801c1f2:	753b      	strb	r3, [r7, #20]
    cAPDU.LcFlag   = true;
 801c1f4:	2301      	movs	r3, #1
 801c1f6:	757b      	strb	r3, [r7, #21]
    cAPDU.LeFlag   = false;
 801c1f8:	2300      	movs	r3, #0
 801c1fa:	75fb      	strb	r3, [r7, #23]
    cAPDU.cApduBuf = cApduBuf;
 801c1fc:	68fb      	ldr	r3, [r7, #12]
 801c1fe:	61bb      	str	r3, [r7, #24]
    cAPDU.cApduLen = cApduLen;
 801c200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c202:	61fb      	str	r3, [r7, #28]
    
    if( (data != NULL) && (dataLen > 0U) )
 801c204:	687b      	ldr	r3, [r7, #4]
 801c206:	2b00      	cmp	r3, #0
 801c208:	d009      	beq.n	801c21e <rfalT4TPollerComposeWriteData+0x72>
 801c20a:	7a7b      	ldrb	r3, [r7, #9]
 801c20c:	2b00      	cmp	r3, #0
 801c20e:	d006      	beq.n	801c21e <rfalT4TPollerComposeWriteData+0x72>
    {
        RFAL_MEMCPY( cAPDU.cApduBuf->apdu, data, dataLen );
 801c210:	69bb      	ldr	r3, [r7, #24]
 801c212:	3303      	adds	r3, #3
 801c214:	7a7a      	ldrb	r2, [r7, #9]
 801c216:	6879      	ldr	r1, [r7, #4]
 801c218:	4618      	mov	r0, r3
 801c21a:	f000 f947 	bl	801c4ac <memcpy>
    }
    
    return rfalT4TPollerComposeCAPDU( &cAPDU );
 801c21e:	f107 0310 	add.w	r3, r7, #16
 801c222:	4618      	mov	r0, r3
 801c224:	f7ff fdb0 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801c228:	4603      	mov	r3, r0
}
 801c22a:	4618      	mov	r0, r3
 801c22c:	3720      	adds	r7, #32
 801c22e:	46bd      	mov	sp, r7
 801c230:	bd80      	pop	{r7, pc}

0801c232 <rfalT4TPollerComposeWriteDataODO>:

/*******************************************************************************/ 
ReturnCode rfalT4TPollerComposeWriteDataODO( rfalIsoDepApduBufFormat *cApduBuf, uint32_t offset, const uint8_t* data, uint8_t dataLen, uint16_t *cApduLen )
{    
 801c232:	b580      	push	{r7, lr}
 801c234:	b08a      	sub	sp, #40	@ 0x28
 801c236:	af00      	add	r7, sp, #0
 801c238:	60f8      	str	r0, [r7, #12]
 801c23a:	60b9      	str	r1, [r7, #8]
 801c23c:	607a      	str	r2, [r7, #4]
 801c23e:	70fb      	strb	r3, [r7, #3]
    rfalT4tCApduParam cAPDU;
    uint8_t           dataIt;
    
    if( cApduBuf == NULL )
 801c240:	68fb      	ldr	r3, [r7, #12]
 801c242:	2b00      	cmp	r3, #0
 801c244:	d101      	bne.n	801c24a <rfalT4TPollerComposeWriteDataODO+0x18>
    {
        return RFAL_ERR_PARAM;
 801c246:	2307      	movs	r3, #7
 801c248:	e092      	b.n	801c370 <rfalT4TPollerComposeWriteDataODO+0x13e>
    }

    RFAL_MEMSET( &cAPDU, 0x00, sizeof(rfalT4tCApduParam) );
 801c24a:	f107 0314 	add.w	r3, r7, #20
 801c24e:	2210      	movs	r2, #16
 801c250:	2100      	movs	r1, #0
 801c252:	4618      	mov	r0, r3
 801c254:	f000 f8f6 	bl	801c444 <memset>
        
    /* CLA INS P1  P2   Lc  Data                     Le  */
    /* 00h D7h 00h 00h  len 54 03 xxyyzz 53 Ld data  -   */
    /*                           [offset]     [data]     */
    cAPDU.CLA      = RFAL_T4T_CLA;
 801c258:	2300      	movs	r3, #0
 801c25a:	753b      	strb	r3, [r7, #20]
    cAPDU.INS      = (uint8_t)RFAL_T4T_INS_UPDATEBINARY_ODO;
 801c25c:	23d7      	movs	r3, #215	@ 0xd7
 801c25e:	757b      	strb	r3, [r7, #21]
    cAPDU.P1       = 0x00U;
 801c260:	2300      	movs	r3, #0
 801c262:	75bb      	strb	r3, [r7, #22]
    cAPDU.P2       = 0x00U;
 801c264:	2300      	movs	r3, #0
 801c266:	75fb      	strb	r3, [r7, #23]
    cAPDU.LcFlag   = true;
 801c268:	2301      	movs	r3, #1
 801c26a:	767b      	strb	r3, [r7, #25]
    cAPDU.LeFlag   = false;
 801c26c:	2300      	movs	r3, #0
 801c26e:	76fb      	strb	r3, [r7, #27]
    cAPDU.cApduBuf = cApduBuf;
 801c270:	68fb      	ldr	r3, [r7, #12]
 801c272:	61fb      	str	r3, [r7, #28]
    cAPDU.cApduLen = cApduLen;
 801c274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c276:	623b      	str	r3, [r7, #32]
        
    dataIt = 0U;
 801c278:	2300      	movs	r3, #0
 801c27a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    cApduBuf->apdu[dataIt++] = RFAL_T4T_OFFSET_DO;
 801c27e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c282:	1c5a      	adds	r2, r3, #1
 801c284:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c288:	461a      	mov	r2, r3
 801c28a:	68fb      	ldr	r3, [r7, #12]
 801c28c:	4413      	add	r3, r2
 801c28e:	2254      	movs	r2, #84	@ 0x54
 801c290:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = RFAL_T4T_LENGTH_DO;
 801c292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c296:	1c5a      	adds	r2, r3, #1
 801c298:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c29c:	461a      	mov	r2, r3
 801c29e:	68fb      	ldr	r3, [r7, #12]
 801c2a0:	4413      	add	r3, r2
 801c2a2:	2203      	movs	r2, #3
 801c2a4:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = (uint8_t)(offset >> 16U);
 801c2a6:	68bb      	ldr	r3, [r7, #8]
 801c2a8:	0c1a      	lsrs	r2, r3, #16
 801c2aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c2ae:	1c59      	adds	r1, r3, #1
 801c2b0:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 801c2b4:	4619      	mov	r1, r3
 801c2b6:	b2d2      	uxtb	r2, r2
 801c2b8:	68fb      	ldr	r3, [r7, #12]
 801c2ba:	440b      	add	r3, r1
 801c2bc:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = (uint8_t)(offset >> 8U);
 801c2be:	68bb      	ldr	r3, [r7, #8]
 801c2c0:	0a1a      	lsrs	r2, r3, #8
 801c2c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c2c6:	1c59      	adds	r1, r3, #1
 801c2c8:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 801c2cc:	4619      	mov	r1, r3
 801c2ce:	b2d2      	uxtb	r2, r2
 801c2d0:	68fb      	ldr	r3, [r7, #12]
 801c2d2:	440b      	add	r3, r1
 801c2d4:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = (uint8_t)(offset);
 801c2d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c2da:	1c5a      	adds	r2, r3, #1
 801c2dc:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c2e0:	4619      	mov	r1, r3
 801c2e2:	68bb      	ldr	r3, [r7, #8]
 801c2e4:	b2da      	uxtb	r2, r3
 801c2e6:	68fb      	ldr	r3, [r7, #12]
 801c2e8:	440b      	add	r3, r1
 801c2ea:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = RFAL_T4T_DATA_DO;
 801c2ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c2f0:	1c5a      	adds	r2, r3, #1
 801c2f2:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c2f6:	461a      	mov	r2, r3
 801c2f8:	68fb      	ldr	r3, [r7, #12]
 801c2fa:	4413      	add	r3, r2
 801c2fc:	2253      	movs	r2, #83	@ 0x53
 801c2fe:	70da      	strb	r2, [r3, #3]
    cApduBuf->apdu[dataIt++] = dataLen;
 801c300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c304:	1c5a      	adds	r2, r3, #1
 801c306:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801c30a:	461a      	mov	r2, r3
 801c30c:	68fb      	ldr	r3, [r7, #12]
 801c30e:	4413      	add	r3, r2
 801c310:	78fa      	ldrb	r2, [r7, #3]
 801c312:	70da      	strb	r2, [r3, #3]
    
    if( (((uint32_t)dataLen + (uint32_t)dataIt) >= RFAL_T4T_MAX_LC) ||  (((uint32_t)dataLen + (uint32_t)dataIt) >= RFAL_FEATURE_ISO_DEP_APDU_MAX_LEN) )
 801c314:	78fa      	ldrb	r2, [r7, #3]
 801c316:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c31a:	4413      	add	r3, r2
 801c31c:	2bfe      	cmp	r3, #254	@ 0xfe
 801c31e:	d806      	bhi.n	801c32e <rfalT4TPollerComposeWriteDataODO+0xfc>
 801c320:	78fa      	ldrb	r2, [r7, #3]
 801c322:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c326:	4413      	add	r3, r2
 801c328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c32c:	d301      	bcc.n	801c332 <rfalT4TPollerComposeWriteDataODO+0x100>
    {
        return (RFAL_ERR_NOMEM);
 801c32e:	2301      	movs	r3, #1
 801c330:	e01e      	b.n	801c370 <rfalT4TPollerComposeWriteDataODO+0x13e>
    }
    
    if( (data != NULL) && (dataLen > 0U) )
 801c332:	687b      	ldr	r3, [r7, #4]
 801c334:	2b00      	cmp	r3, #0
 801c336:	d00c      	beq.n	801c352 <rfalT4TPollerComposeWriteDataODO+0x120>
 801c338:	78fb      	ldrb	r3, [r7, #3]
 801c33a:	2b00      	cmp	r3, #0
 801c33c:	d009      	beq.n	801c352 <rfalT4TPollerComposeWriteDataODO+0x120>
    {
        RFAL_MEMCPY( &cAPDU.cApduBuf->apdu[dataIt], data, dataLen );
 801c33e:	69fa      	ldr	r2, [r7, #28]
 801c340:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c344:	4413      	add	r3, r2
 801c346:	3303      	adds	r3, #3
 801c348:	78fa      	ldrb	r2, [r7, #3]
 801c34a:	6879      	ldr	r1, [r7, #4]
 801c34c:	4618      	mov	r0, r3
 801c34e:	f000 f8ad 	bl	801c4ac <memcpy>
    }
    dataIt += dataLen;
 801c352:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801c356:	78fb      	ldrb	r3, [r7, #3]
 801c358:	4413      	add	r3, r2
 801c35a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    cAPDU.Lc = dataIt;
 801c35e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c362:	763b      	strb	r3, [r7, #24]
    
    return rfalT4TPollerComposeCAPDU( &cAPDU );
 801c364:	f107 0314 	add.w	r3, r7, #20
 801c368:	4618      	mov	r0, r3
 801c36a:	f7ff fd0d 	bl	801bd88 <rfalT4TPollerComposeCAPDU>
 801c36e:	4603      	mov	r3, r0
}
 801c370:	4618      	mov	r0, r3
 801c372:	3728      	adds	r7, #40	@ 0x28
 801c374:	46bd      	mov	sp, r7
 801c376:	bd80      	pop	{r7, pc}

0801c378 <_vsniprintf_r>:
 801c378:	b530      	push	{r4, r5, lr}
 801c37a:	4614      	mov	r4, r2
 801c37c:	2c00      	cmp	r4, #0
 801c37e:	b09b      	sub	sp, #108	@ 0x6c
 801c380:	4605      	mov	r5, r0
 801c382:	461a      	mov	r2, r3
 801c384:	da05      	bge.n	801c392 <_vsniprintf_r+0x1a>
 801c386:	238b      	movs	r3, #139	@ 0x8b
 801c388:	6003      	str	r3, [r0, #0]
 801c38a:	f04f 30ff 	mov.w	r0, #4294967295
 801c38e:	b01b      	add	sp, #108	@ 0x6c
 801c390:	bd30      	pop	{r4, r5, pc}
 801c392:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c396:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c39a:	f04f 0300 	mov.w	r3, #0
 801c39e:	9319      	str	r3, [sp, #100]	@ 0x64
 801c3a0:	bf14      	ite	ne
 801c3a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 801c3a6:	4623      	moveq	r3, r4
 801c3a8:	9302      	str	r3, [sp, #8]
 801c3aa:	9305      	str	r3, [sp, #20]
 801c3ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c3b0:	9100      	str	r1, [sp, #0]
 801c3b2:	9104      	str	r1, [sp, #16]
 801c3b4:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c3b8:	4669      	mov	r1, sp
 801c3ba:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801c3bc:	f000 f9d8 	bl	801c770 <_svfiprintf_r>
 801c3c0:	1c43      	adds	r3, r0, #1
 801c3c2:	bfbc      	itt	lt
 801c3c4:	238b      	movlt	r3, #139	@ 0x8b
 801c3c6:	602b      	strlt	r3, [r5, #0]
 801c3c8:	2c00      	cmp	r4, #0
 801c3ca:	d0e0      	beq.n	801c38e <_vsniprintf_r+0x16>
 801c3cc:	9b00      	ldr	r3, [sp, #0]
 801c3ce:	2200      	movs	r2, #0
 801c3d0:	701a      	strb	r2, [r3, #0]
 801c3d2:	e7dc      	b.n	801c38e <_vsniprintf_r+0x16>

0801c3d4 <vsniprintf>:
 801c3d4:	b507      	push	{r0, r1, r2, lr}
 801c3d6:	9300      	str	r3, [sp, #0]
 801c3d8:	4613      	mov	r3, r2
 801c3da:	460a      	mov	r2, r1
 801c3dc:	4601      	mov	r1, r0
 801c3de:	4803      	ldr	r0, [pc, #12]	@ (801c3ec <vsniprintf+0x18>)
 801c3e0:	6800      	ldr	r0, [r0, #0]
 801c3e2:	f7ff ffc9 	bl	801c378 <_vsniprintf_r>
 801c3e6:	b003      	add	sp, #12
 801c3e8:	f85d fb04 	ldr.w	pc, [sp], #4
 801c3ec:	2000004c 	.word	0x2000004c

0801c3f0 <memcmp>:
 801c3f0:	b510      	push	{r4, lr}
 801c3f2:	3901      	subs	r1, #1
 801c3f4:	4402      	add	r2, r0
 801c3f6:	4290      	cmp	r0, r2
 801c3f8:	d101      	bne.n	801c3fe <memcmp+0xe>
 801c3fa:	2000      	movs	r0, #0
 801c3fc:	e005      	b.n	801c40a <memcmp+0x1a>
 801c3fe:	7803      	ldrb	r3, [r0, #0]
 801c400:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c404:	42a3      	cmp	r3, r4
 801c406:	d001      	beq.n	801c40c <memcmp+0x1c>
 801c408:	1b18      	subs	r0, r3, r4
 801c40a:	bd10      	pop	{r4, pc}
 801c40c:	3001      	adds	r0, #1
 801c40e:	e7f2      	b.n	801c3f6 <memcmp+0x6>

0801c410 <memmove>:
 801c410:	4288      	cmp	r0, r1
 801c412:	b510      	push	{r4, lr}
 801c414:	eb01 0402 	add.w	r4, r1, r2
 801c418:	d902      	bls.n	801c420 <memmove+0x10>
 801c41a:	4284      	cmp	r4, r0
 801c41c:	4623      	mov	r3, r4
 801c41e:	d807      	bhi.n	801c430 <memmove+0x20>
 801c420:	1e43      	subs	r3, r0, #1
 801c422:	42a1      	cmp	r1, r4
 801c424:	d008      	beq.n	801c438 <memmove+0x28>
 801c426:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c42a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c42e:	e7f8      	b.n	801c422 <memmove+0x12>
 801c430:	4402      	add	r2, r0
 801c432:	4601      	mov	r1, r0
 801c434:	428a      	cmp	r2, r1
 801c436:	d100      	bne.n	801c43a <memmove+0x2a>
 801c438:	bd10      	pop	{r4, pc}
 801c43a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c43e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c442:	e7f7      	b.n	801c434 <memmove+0x24>

0801c444 <memset>:
 801c444:	4402      	add	r2, r0
 801c446:	4603      	mov	r3, r0
 801c448:	4293      	cmp	r3, r2
 801c44a:	d100      	bne.n	801c44e <memset+0xa>
 801c44c:	4770      	bx	lr
 801c44e:	f803 1b01 	strb.w	r1, [r3], #1
 801c452:	e7f9      	b.n	801c448 <memset+0x4>

0801c454 <__errno>:
 801c454:	4b01      	ldr	r3, [pc, #4]	@ (801c45c <__errno+0x8>)
 801c456:	6818      	ldr	r0, [r3, #0]
 801c458:	4770      	bx	lr
 801c45a:	bf00      	nop
 801c45c:	2000004c 	.word	0x2000004c

0801c460 <__libc_init_array>:
 801c460:	b570      	push	{r4, r5, r6, lr}
 801c462:	4d0d      	ldr	r5, [pc, #52]	@ (801c498 <__libc_init_array+0x38>)
 801c464:	4c0d      	ldr	r4, [pc, #52]	@ (801c49c <__libc_init_array+0x3c>)
 801c466:	1b64      	subs	r4, r4, r5
 801c468:	10a4      	asrs	r4, r4, #2
 801c46a:	2600      	movs	r6, #0
 801c46c:	42a6      	cmp	r6, r4
 801c46e:	d109      	bne.n	801c484 <__libc_init_array+0x24>
 801c470:	4d0b      	ldr	r5, [pc, #44]	@ (801c4a0 <__libc_init_array+0x40>)
 801c472:	4c0c      	ldr	r4, [pc, #48]	@ (801c4a4 <__libc_init_array+0x44>)
 801c474:	f000 fc4a 	bl	801cd0c <_init>
 801c478:	1b64      	subs	r4, r4, r5
 801c47a:	10a4      	asrs	r4, r4, #2
 801c47c:	2600      	movs	r6, #0
 801c47e:	42a6      	cmp	r6, r4
 801c480:	d105      	bne.n	801c48e <__libc_init_array+0x2e>
 801c482:	bd70      	pop	{r4, r5, r6, pc}
 801c484:	f855 3b04 	ldr.w	r3, [r5], #4
 801c488:	4798      	blx	r3
 801c48a:	3601      	adds	r6, #1
 801c48c:	e7ee      	b.n	801c46c <__libc_init_array+0xc>
 801c48e:	f855 3b04 	ldr.w	r3, [r5], #4
 801c492:	4798      	blx	r3
 801c494:	3601      	adds	r6, #1
 801c496:	e7f2      	b.n	801c47e <__libc_init_array+0x1e>
 801c498:	0801e628 	.word	0x0801e628
 801c49c:	0801e628 	.word	0x0801e628
 801c4a0:	0801e628 	.word	0x0801e628
 801c4a4:	0801e62c 	.word	0x0801e62c

0801c4a8 <__retarget_lock_acquire_recursive>:
 801c4a8:	4770      	bx	lr

0801c4aa <__retarget_lock_release_recursive>:
 801c4aa:	4770      	bx	lr

0801c4ac <memcpy>:
 801c4ac:	440a      	add	r2, r1
 801c4ae:	4291      	cmp	r1, r2
 801c4b0:	f100 33ff 	add.w	r3, r0, #4294967295
 801c4b4:	d100      	bne.n	801c4b8 <memcpy+0xc>
 801c4b6:	4770      	bx	lr
 801c4b8:	b510      	push	{r4, lr}
 801c4ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c4be:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c4c2:	4291      	cmp	r1, r2
 801c4c4:	d1f9      	bne.n	801c4ba <memcpy+0xe>
 801c4c6:	bd10      	pop	{r4, pc}

0801c4c8 <_free_r>:
 801c4c8:	b538      	push	{r3, r4, r5, lr}
 801c4ca:	4605      	mov	r5, r0
 801c4cc:	2900      	cmp	r1, #0
 801c4ce:	d041      	beq.n	801c554 <_free_r+0x8c>
 801c4d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c4d4:	1f0c      	subs	r4, r1, #4
 801c4d6:	2b00      	cmp	r3, #0
 801c4d8:	bfb8      	it	lt
 801c4da:	18e4      	addlt	r4, r4, r3
 801c4dc:	f000 f8e0 	bl	801c6a0 <__malloc_lock>
 801c4e0:	4a1d      	ldr	r2, [pc, #116]	@ (801c558 <_free_r+0x90>)
 801c4e2:	6813      	ldr	r3, [r2, #0]
 801c4e4:	b933      	cbnz	r3, 801c4f4 <_free_r+0x2c>
 801c4e6:	6063      	str	r3, [r4, #4]
 801c4e8:	6014      	str	r4, [r2, #0]
 801c4ea:	4628      	mov	r0, r5
 801c4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c4f0:	f000 b8dc 	b.w	801c6ac <__malloc_unlock>
 801c4f4:	42a3      	cmp	r3, r4
 801c4f6:	d908      	bls.n	801c50a <_free_r+0x42>
 801c4f8:	6820      	ldr	r0, [r4, #0]
 801c4fa:	1821      	adds	r1, r4, r0
 801c4fc:	428b      	cmp	r3, r1
 801c4fe:	bf01      	itttt	eq
 801c500:	6819      	ldreq	r1, [r3, #0]
 801c502:	685b      	ldreq	r3, [r3, #4]
 801c504:	1809      	addeq	r1, r1, r0
 801c506:	6021      	streq	r1, [r4, #0]
 801c508:	e7ed      	b.n	801c4e6 <_free_r+0x1e>
 801c50a:	461a      	mov	r2, r3
 801c50c:	685b      	ldr	r3, [r3, #4]
 801c50e:	b10b      	cbz	r3, 801c514 <_free_r+0x4c>
 801c510:	42a3      	cmp	r3, r4
 801c512:	d9fa      	bls.n	801c50a <_free_r+0x42>
 801c514:	6811      	ldr	r1, [r2, #0]
 801c516:	1850      	adds	r0, r2, r1
 801c518:	42a0      	cmp	r0, r4
 801c51a:	d10b      	bne.n	801c534 <_free_r+0x6c>
 801c51c:	6820      	ldr	r0, [r4, #0]
 801c51e:	4401      	add	r1, r0
 801c520:	1850      	adds	r0, r2, r1
 801c522:	4283      	cmp	r3, r0
 801c524:	6011      	str	r1, [r2, #0]
 801c526:	d1e0      	bne.n	801c4ea <_free_r+0x22>
 801c528:	6818      	ldr	r0, [r3, #0]
 801c52a:	685b      	ldr	r3, [r3, #4]
 801c52c:	6053      	str	r3, [r2, #4]
 801c52e:	4408      	add	r0, r1
 801c530:	6010      	str	r0, [r2, #0]
 801c532:	e7da      	b.n	801c4ea <_free_r+0x22>
 801c534:	d902      	bls.n	801c53c <_free_r+0x74>
 801c536:	230c      	movs	r3, #12
 801c538:	602b      	str	r3, [r5, #0]
 801c53a:	e7d6      	b.n	801c4ea <_free_r+0x22>
 801c53c:	6820      	ldr	r0, [r4, #0]
 801c53e:	1821      	adds	r1, r4, r0
 801c540:	428b      	cmp	r3, r1
 801c542:	bf04      	itt	eq
 801c544:	6819      	ldreq	r1, [r3, #0]
 801c546:	685b      	ldreq	r3, [r3, #4]
 801c548:	6063      	str	r3, [r4, #4]
 801c54a:	bf04      	itt	eq
 801c54c:	1809      	addeq	r1, r1, r0
 801c54e:	6021      	streq	r1, [r4, #0]
 801c550:	6054      	str	r4, [r2, #4]
 801c552:	e7ca      	b.n	801c4ea <_free_r+0x22>
 801c554:	bd38      	pop	{r3, r4, r5, pc}
 801c556:	bf00      	nop
 801c558:	20003cc4 	.word	0x20003cc4

0801c55c <sbrk_aligned>:
 801c55c:	b570      	push	{r4, r5, r6, lr}
 801c55e:	4e0f      	ldr	r6, [pc, #60]	@ (801c59c <sbrk_aligned+0x40>)
 801c560:	460c      	mov	r4, r1
 801c562:	6831      	ldr	r1, [r6, #0]
 801c564:	4605      	mov	r5, r0
 801c566:	b911      	cbnz	r1, 801c56e <sbrk_aligned+0x12>
 801c568:	f000 fb8a 	bl	801cc80 <_sbrk_r>
 801c56c:	6030      	str	r0, [r6, #0]
 801c56e:	4621      	mov	r1, r4
 801c570:	4628      	mov	r0, r5
 801c572:	f000 fb85 	bl	801cc80 <_sbrk_r>
 801c576:	1c43      	adds	r3, r0, #1
 801c578:	d103      	bne.n	801c582 <sbrk_aligned+0x26>
 801c57a:	f04f 34ff 	mov.w	r4, #4294967295
 801c57e:	4620      	mov	r0, r4
 801c580:	bd70      	pop	{r4, r5, r6, pc}
 801c582:	1cc4      	adds	r4, r0, #3
 801c584:	f024 0403 	bic.w	r4, r4, #3
 801c588:	42a0      	cmp	r0, r4
 801c58a:	d0f8      	beq.n	801c57e <sbrk_aligned+0x22>
 801c58c:	1a21      	subs	r1, r4, r0
 801c58e:	4628      	mov	r0, r5
 801c590:	f000 fb76 	bl	801cc80 <_sbrk_r>
 801c594:	3001      	adds	r0, #1
 801c596:	d1f2      	bne.n	801c57e <sbrk_aligned+0x22>
 801c598:	e7ef      	b.n	801c57a <sbrk_aligned+0x1e>
 801c59a:	bf00      	nop
 801c59c:	20003cc0 	.word	0x20003cc0

0801c5a0 <_malloc_r>:
 801c5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c5a4:	1ccd      	adds	r5, r1, #3
 801c5a6:	f025 0503 	bic.w	r5, r5, #3
 801c5aa:	3508      	adds	r5, #8
 801c5ac:	2d0c      	cmp	r5, #12
 801c5ae:	bf38      	it	cc
 801c5b0:	250c      	movcc	r5, #12
 801c5b2:	2d00      	cmp	r5, #0
 801c5b4:	4606      	mov	r6, r0
 801c5b6:	db01      	blt.n	801c5bc <_malloc_r+0x1c>
 801c5b8:	42a9      	cmp	r1, r5
 801c5ba:	d904      	bls.n	801c5c6 <_malloc_r+0x26>
 801c5bc:	230c      	movs	r3, #12
 801c5be:	6033      	str	r3, [r6, #0]
 801c5c0:	2000      	movs	r0, #0
 801c5c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c5c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c69c <_malloc_r+0xfc>
 801c5ca:	f000 f869 	bl	801c6a0 <__malloc_lock>
 801c5ce:	f8d8 3000 	ldr.w	r3, [r8]
 801c5d2:	461c      	mov	r4, r3
 801c5d4:	bb44      	cbnz	r4, 801c628 <_malloc_r+0x88>
 801c5d6:	4629      	mov	r1, r5
 801c5d8:	4630      	mov	r0, r6
 801c5da:	f7ff ffbf 	bl	801c55c <sbrk_aligned>
 801c5de:	1c43      	adds	r3, r0, #1
 801c5e0:	4604      	mov	r4, r0
 801c5e2:	d158      	bne.n	801c696 <_malloc_r+0xf6>
 801c5e4:	f8d8 4000 	ldr.w	r4, [r8]
 801c5e8:	4627      	mov	r7, r4
 801c5ea:	2f00      	cmp	r7, #0
 801c5ec:	d143      	bne.n	801c676 <_malloc_r+0xd6>
 801c5ee:	2c00      	cmp	r4, #0
 801c5f0:	d04b      	beq.n	801c68a <_malloc_r+0xea>
 801c5f2:	6823      	ldr	r3, [r4, #0]
 801c5f4:	4639      	mov	r1, r7
 801c5f6:	4630      	mov	r0, r6
 801c5f8:	eb04 0903 	add.w	r9, r4, r3
 801c5fc:	f000 fb40 	bl	801cc80 <_sbrk_r>
 801c600:	4581      	cmp	r9, r0
 801c602:	d142      	bne.n	801c68a <_malloc_r+0xea>
 801c604:	6821      	ldr	r1, [r4, #0]
 801c606:	1a6d      	subs	r5, r5, r1
 801c608:	4629      	mov	r1, r5
 801c60a:	4630      	mov	r0, r6
 801c60c:	f7ff ffa6 	bl	801c55c <sbrk_aligned>
 801c610:	3001      	adds	r0, #1
 801c612:	d03a      	beq.n	801c68a <_malloc_r+0xea>
 801c614:	6823      	ldr	r3, [r4, #0]
 801c616:	442b      	add	r3, r5
 801c618:	6023      	str	r3, [r4, #0]
 801c61a:	f8d8 3000 	ldr.w	r3, [r8]
 801c61e:	685a      	ldr	r2, [r3, #4]
 801c620:	bb62      	cbnz	r2, 801c67c <_malloc_r+0xdc>
 801c622:	f8c8 7000 	str.w	r7, [r8]
 801c626:	e00f      	b.n	801c648 <_malloc_r+0xa8>
 801c628:	6822      	ldr	r2, [r4, #0]
 801c62a:	1b52      	subs	r2, r2, r5
 801c62c:	d420      	bmi.n	801c670 <_malloc_r+0xd0>
 801c62e:	2a0b      	cmp	r2, #11
 801c630:	d917      	bls.n	801c662 <_malloc_r+0xc2>
 801c632:	1961      	adds	r1, r4, r5
 801c634:	42a3      	cmp	r3, r4
 801c636:	6025      	str	r5, [r4, #0]
 801c638:	bf18      	it	ne
 801c63a:	6059      	strne	r1, [r3, #4]
 801c63c:	6863      	ldr	r3, [r4, #4]
 801c63e:	bf08      	it	eq
 801c640:	f8c8 1000 	streq.w	r1, [r8]
 801c644:	5162      	str	r2, [r4, r5]
 801c646:	604b      	str	r3, [r1, #4]
 801c648:	4630      	mov	r0, r6
 801c64a:	f000 f82f 	bl	801c6ac <__malloc_unlock>
 801c64e:	f104 000b 	add.w	r0, r4, #11
 801c652:	1d23      	adds	r3, r4, #4
 801c654:	f020 0007 	bic.w	r0, r0, #7
 801c658:	1ac2      	subs	r2, r0, r3
 801c65a:	bf1c      	itt	ne
 801c65c:	1a1b      	subne	r3, r3, r0
 801c65e:	50a3      	strne	r3, [r4, r2]
 801c660:	e7af      	b.n	801c5c2 <_malloc_r+0x22>
 801c662:	6862      	ldr	r2, [r4, #4]
 801c664:	42a3      	cmp	r3, r4
 801c666:	bf0c      	ite	eq
 801c668:	f8c8 2000 	streq.w	r2, [r8]
 801c66c:	605a      	strne	r2, [r3, #4]
 801c66e:	e7eb      	b.n	801c648 <_malloc_r+0xa8>
 801c670:	4623      	mov	r3, r4
 801c672:	6864      	ldr	r4, [r4, #4]
 801c674:	e7ae      	b.n	801c5d4 <_malloc_r+0x34>
 801c676:	463c      	mov	r4, r7
 801c678:	687f      	ldr	r7, [r7, #4]
 801c67a:	e7b6      	b.n	801c5ea <_malloc_r+0x4a>
 801c67c:	461a      	mov	r2, r3
 801c67e:	685b      	ldr	r3, [r3, #4]
 801c680:	42a3      	cmp	r3, r4
 801c682:	d1fb      	bne.n	801c67c <_malloc_r+0xdc>
 801c684:	2300      	movs	r3, #0
 801c686:	6053      	str	r3, [r2, #4]
 801c688:	e7de      	b.n	801c648 <_malloc_r+0xa8>
 801c68a:	230c      	movs	r3, #12
 801c68c:	6033      	str	r3, [r6, #0]
 801c68e:	4630      	mov	r0, r6
 801c690:	f000 f80c 	bl	801c6ac <__malloc_unlock>
 801c694:	e794      	b.n	801c5c0 <_malloc_r+0x20>
 801c696:	6005      	str	r5, [r0, #0]
 801c698:	e7d6      	b.n	801c648 <_malloc_r+0xa8>
 801c69a:	bf00      	nop
 801c69c:	20003cc4 	.word	0x20003cc4

0801c6a0 <__malloc_lock>:
 801c6a0:	4801      	ldr	r0, [pc, #4]	@ (801c6a8 <__malloc_lock+0x8>)
 801c6a2:	f7ff bf01 	b.w	801c4a8 <__retarget_lock_acquire_recursive>
 801c6a6:	bf00      	nop
 801c6a8:	20003cbc 	.word	0x20003cbc

0801c6ac <__malloc_unlock>:
 801c6ac:	4801      	ldr	r0, [pc, #4]	@ (801c6b4 <__malloc_unlock+0x8>)
 801c6ae:	f7ff befc 	b.w	801c4aa <__retarget_lock_release_recursive>
 801c6b2:	bf00      	nop
 801c6b4:	20003cbc 	.word	0x20003cbc

0801c6b8 <__ssputs_r>:
 801c6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c6bc:	688e      	ldr	r6, [r1, #8]
 801c6be:	461f      	mov	r7, r3
 801c6c0:	42be      	cmp	r6, r7
 801c6c2:	680b      	ldr	r3, [r1, #0]
 801c6c4:	4682      	mov	sl, r0
 801c6c6:	460c      	mov	r4, r1
 801c6c8:	4690      	mov	r8, r2
 801c6ca:	d82d      	bhi.n	801c728 <__ssputs_r+0x70>
 801c6cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c6d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801c6d4:	d026      	beq.n	801c724 <__ssputs_r+0x6c>
 801c6d6:	6965      	ldr	r5, [r4, #20]
 801c6d8:	6909      	ldr	r1, [r1, #16]
 801c6da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c6de:	eba3 0901 	sub.w	r9, r3, r1
 801c6e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c6e6:	1c7b      	adds	r3, r7, #1
 801c6e8:	444b      	add	r3, r9
 801c6ea:	106d      	asrs	r5, r5, #1
 801c6ec:	429d      	cmp	r5, r3
 801c6ee:	bf38      	it	cc
 801c6f0:	461d      	movcc	r5, r3
 801c6f2:	0553      	lsls	r3, r2, #21
 801c6f4:	d527      	bpl.n	801c746 <__ssputs_r+0x8e>
 801c6f6:	4629      	mov	r1, r5
 801c6f8:	f7ff ff52 	bl	801c5a0 <_malloc_r>
 801c6fc:	4606      	mov	r6, r0
 801c6fe:	b360      	cbz	r0, 801c75a <__ssputs_r+0xa2>
 801c700:	6921      	ldr	r1, [r4, #16]
 801c702:	464a      	mov	r2, r9
 801c704:	f7ff fed2 	bl	801c4ac <memcpy>
 801c708:	89a3      	ldrh	r3, [r4, #12]
 801c70a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801c70e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c712:	81a3      	strh	r3, [r4, #12]
 801c714:	6126      	str	r6, [r4, #16]
 801c716:	6165      	str	r5, [r4, #20]
 801c718:	444e      	add	r6, r9
 801c71a:	eba5 0509 	sub.w	r5, r5, r9
 801c71e:	6026      	str	r6, [r4, #0]
 801c720:	60a5      	str	r5, [r4, #8]
 801c722:	463e      	mov	r6, r7
 801c724:	42be      	cmp	r6, r7
 801c726:	d900      	bls.n	801c72a <__ssputs_r+0x72>
 801c728:	463e      	mov	r6, r7
 801c72a:	6820      	ldr	r0, [r4, #0]
 801c72c:	4632      	mov	r2, r6
 801c72e:	4641      	mov	r1, r8
 801c730:	f7ff fe6e 	bl	801c410 <memmove>
 801c734:	68a3      	ldr	r3, [r4, #8]
 801c736:	1b9b      	subs	r3, r3, r6
 801c738:	60a3      	str	r3, [r4, #8]
 801c73a:	6823      	ldr	r3, [r4, #0]
 801c73c:	4433      	add	r3, r6
 801c73e:	6023      	str	r3, [r4, #0]
 801c740:	2000      	movs	r0, #0
 801c742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c746:	462a      	mov	r2, r5
 801c748:	f000 faaa 	bl	801cca0 <_realloc_r>
 801c74c:	4606      	mov	r6, r0
 801c74e:	2800      	cmp	r0, #0
 801c750:	d1e0      	bne.n	801c714 <__ssputs_r+0x5c>
 801c752:	6921      	ldr	r1, [r4, #16]
 801c754:	4650      	mov	r0, sl
 801c756:	f7ff feb7 	bl	801c4c8 <_free_r>
 801c75a:	230c      	movs	r3, #12
 801c75c:	f8ca 3000 	str.w	r3, [sl]
 801c760:	89a3      	ldrh	r3, [r4, #12]
 801c762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c766:	81a3      	strh	r3, [r4, #12]
 801c768:	f04f 30ff 	mov.w	r0, #4294967295
 801c76c:	e7e9      	b.n	801c742 <__ssputs_r+0x8a>
	...

0801c770 <_svfiprintf_r>:
 801c770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c774:	4698      	mov	r8, r3
 801c776:	898b      	ldrh	r3, [r1, #12]
 801c778:	061b      	lsls	r3, r3, #24
 801c77a:	b09d      	sub	sp, #116	@ 0x74
 801c77c:	4607      	mov	r7, r0
 801c77e:	460d      	mov	r5, r1
 801c780:	4614      	mov	r4, r2
 801c782:	d510      	bpl.n	801c7a6 <_svfiprintf_r+0x36>
 801c784:	690b      	ldr	r3, [r1, #16]
 801c786:	b973      	cbnz	r3, 801c7a6 <_svfiprintf_r+0x36>
 801c788:	2140      	movs	r1, #64	@ 0x40
 801c78a:	f7ff ff09 	bl	801c5a0 <_malloc_r>
 801c78e:	6028      	str	r0, [r5, #0]
 801c790:	6128      	str	r0, [r5, #16]
 801c792:	b930      	cbnz	r0, 801c7a2 <_svfiprintf_r+0x32>
 801c794:	230c      	movs	r3, #12
 801c796:	603b      	str	r3, [r7, #0]
 801c798:	f04f 30ff 	mov.w	r0, #4294967295
 801c79c:	b01d      	add	sp, #116	@ 0x74
 801c79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c7a2:	2340      	movs	r3, #64	@ 0x40
 801c7a4:	616b      	str	r3, [r5, #20]
 801c7a6:	2300      	movs	r3, #0
 801c7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 801c7aa:	2320      	movs	r3, #32
 801c7ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c7b0:	f8cd 800c 	str.w	r8, [sp, #12]
 801c7b4:	2330      	movs	r3, #48	@ 0x30
 801c7b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801c954 <_svfiprintf_r+0x1e4>
 801c7ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c7be:	f04f 0901 	mov.w	r9, #1
 801c7c2:	4623      	mov	r3, r4
 801c7c4:	469a      	mov	sl, r3
 801c7c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c7ca:	b10a      	cbz	r2, 801c7d0 <_svfiprintf_r+0x60>
 801c7cc:	2a25      	cmp	r2, #37	@ 0x25
 801c7ce:	d1f9      	bne.n	801c7c4 <_svfiprintf_r+0x54>
 801c7d0:	ebba 0b04 	subs.w	fp, sl, r4
 801c7d4:	d00b      	beq.n	801c7ee <_svfiprintf_r+0x7e>
 801c7d6:	465b      	mov	r3, fp
 801c7d8:	4622      	mov	r2, r4
 801c7da:	4629      	mov	r1, r5
 801c7dc:	4638      	mov	r0, r7
 801c7de:	f7ff ff6b 	bl	801c6b8 <__ssputs_r>
 801c7e2:	3001      	adds	r0, #1
 801c7e4:	f000 80a7 	beq.w	801c936 <_svfiprintf_r+0x1c6>
 801c7e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c7ea:	445a      	add	r2, fp
 801c7ec:	9209      	str	r2, [sp, #36]	@ 0x24
 801c7ee:	f89a 3000 	ldrb.w	r3, [sl]
 801c7f2:	2b00      	cmp	r3, #0
 801c7f4:	f000 809f 	beq.w	801c936 <_svfiprintf_r+0x1c6>
 801c7f8:	2300      	movs	r3, #0
 801c7fa:	f04f 32ff 	mov.w	r2, #4294967295
 801c7fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c802:	f10a 0a01 	add.w	sl, sl, #1
 801c806:	9304      	str	r3, [sp, #16]
 801c808:	9307      	str	r3, [sp, #28]
 801c80a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c80e:	931a      	str	r3, [sp, #104]	@ 0x68
 801c810:	4654      	mov	r4, sl
 801c812:	2205      	movs	r2, #5
 801c814:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c818:	484e      	ldr	r0, [pc, #312]	@ (801c954 <_svfiprintf_r+0x1e4>)
 801c81a:	f7e3 fce1 	bl	80001e0 <memchr>
 801c81e:	9a04      	ldr	r2, [sp, #16]
 801c820:	b9d8      	cbnz	r0, 801c85a <_svfiprintf_r+0xea>
 801c822:	06d0      	lsls	r0, r2, #27
 801c824:	bf44      	itt	mi
 801c826:	2320      	movmi	r3, #32
 801c828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c82c:	0711      	lsls	r1, r2, #28
 801c82e:	bf44      	itt	mi
 801c830:	232b      	movmi	r3, #43	@ 0x2b
 801c832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c836:	f89a 3000 	ldrb.w	r3, [sl]
 801c83a:	2b2a      	cmp	r3, #42	@ 0x2a
 801c83c:	d015      	beq.n	801c86a <_svfiprintf_r+0xfa>
 801c83e:	9a07      	ldr	r2, [sp, #28]
 801c840:	4654      	mov	r4, sl
 801c842:	2000      	movs	r0, #0
 801c844:	f04f 0c0a 	mov.w	ip, #10
 801c848:	4621      	mov	r1, r4
 801c84a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c84e:	3b30      	subs	r3, #48	@ 0x30
 801c850:	2b09      	cmp	r3, #9
 801c852:	d94b      	bls.n	801c8ec <_svfiprintf_r+0x17c>
 801c854:	b1b0      	cbz	r0, 801c884 <_svfiprintf_r+0x114>
 801c856:	9207      	str	r2, [sp, #28]
 801c858:	e014      	b.n	801c884 <_svfiprintf_r+0x114>
 801c85a:	eba0 0308 	sub.w	r3, r0, r8
 801c85e:	fa09 f303 	lsl.w	r3, r9, r3
 801c862:	4313      	orrs	r3, r2
 801c864:	9304      	str	r3, [sp, #16]
 801c866:	46a2      	mov	sl, r4
 801c868:	e7d2      	b.n	801c810 <_svfiprintf_r+0xa0>
 801c86a:	9b03      	ldr	r3, [sp, #12]
 801c86c:	1d19      	adds	r1, r3, #4
 801c86e:	681b      	ldr	r3, [r3, #0]
 801c870:	9103      	str	r1, [sp, #12]
 801c872:	2b00      	cmp	r3, #0
 801c874:	bfbb      	ittet	lt
 801c876:	425b      	neglt	r3, r3
 801c878:	f042 0202 	orrlt.w	r2, r2, #2
 801c87c:	9307      	strge	r3, [sp, #28]
 801c87e:	9307      	strlt	r3, [sp, #28]
 801c880:	bfb8      	it	lt
 801c882:	9204      	strlt	r2, [sp, #16]
 801c884:	7823      	ldrb	r3, [r4, #0]
 801c886:	2b2e      	cmp	r3, #46	@ 0x2e
 801c888:	d10a      	bne.n	801c8a0 <_svfiprintf_r+0x130>
 801c88a:	7863      	ldrb	r3, [r4, #1]
 801c88c:	2b2a      	cmp	r3, #42	@ 0x2a
 801c88e:	d132      	bne.n	801c8f6 <_svfiprintf_r+0x186>
 801c890:	9b03      	ldr	r3, [sp, #12]
 801c892:	1d1a      	adds	r2, r3, #4
 801c894:	681b      	ldr	r3, [r3, #0]
 801c896:	9203      	str	r2, [sp, #12]
 801c898:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c89c:	3402      	adds	r4, #2
 801c89e:	9305      	str	r3, [sp, #20]
 801c8a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801c964 <_svfiprintf_r+0x1f4>
 801c8a4:	7821      	ldrb	r1, [r4, #0]
 801c8a6:	2203      	movs	r2, #3
 801c8a8:	4650      	mov	r0, sl
 801c8aa:	f7e3 fc99 	bl	80001e0 <memchr>
 801c8ae:	b138      	cbz	r0, 801c8c0 <_svfiprintf_r+0x150>
 801c8b0:	9b04      	ldr	r3, [sp, #16]
 801c8b2:	eba0 000a 	sub.w	r0, r0, sl
 801c8b6:	2240      	movs	r2, #64	@ 0x40
 801c8b8:	4082      	lsls	r2, r0
 801c8ba:	4313      	orrs	r3, r2
 801c8bc:	3401      	adds	r4, #1
 801c8be:	9304      	str	r3, [sp, #16]
 801c8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c8c4:	4824      	ldr	r0, [pc, #144]	@ (801c958 <_svfiprintf_r+0x1e8>)
 801c8c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c8ca:	2206      	movs	r2, #6
 801c8cc:	f7e3 fc88 	bl	80001e0 <memchr>
 801c8d0:	2800      	cmp	r0, #0
 801c8d2:	d036      	beq.n	801c942 <_svfiprintf_r+0x1d2>
 801c8d4:	4b21      	ldr	r3, [pc, #132]	@ (801c95c <_svfiprintf_r+0x1ec>)
 801c8d6:	bb1b      	cbnz	r3, 801c920 <_svfiprintf_r+0x1b0>
 801c8d8:	9b03      	ldr	r3, [sp, #12]
 801c8da:	3307      	adds	r3, #7
 801c8dc:	f023 0307 	bic.w	r3, r3, #7
 801c8e0:	3308      	adds	r3, #8
 801c8e2:	9303      	str	r3, [sp, #12]
 801c8e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c8e6:	4433      	add	r3, r6
 801c8e8:	9309      	str	r3, [sp, #36]	@ 0x24
 801c8ea:	e76a      	b.n	801c7c2 <_svfiprintf_r+0x52>
 801c8ec:	fb0c 3202 	mla	r2, ip, r2, r3
 801c8f0:	460c      	mov	r4, r1
 801c8f2:	2001      	movs	r0, #1
 801c8f4:	e7a8      	b.n	801c848 <_svfiprintf_r+0xd8>
 801c8f6:	2300      	movs	r3, #0
 801c8f8:	3401      	adds	r4, #1
 801c8fa:	9305      	str	r3, [sp, #20]
 801c8fc:	4619      	mov	r1, r3
 801c8fe:	f04f 0c0a 	mov.w	ip, #10
 801c902:	4620      	mov	r0, r4
 801c904:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c908:	3a30      	subs	r2, #48	@ 0x30
 801c90a:	2a09      	cmp	r2, #9
 801c90c:	d903      	bls.n	801c916 <_svfiprintf_r+0x1a6>
 801c90e:	2b00      	cmp	r3, #0
 801c910:	d0c6      	beq.n	801c8a0 <_svfiprintf_r+0x130>
 801c912:	9105      	str	r1, [sp, #20]
 801c914:	e7c4      	b.n	801c8a0 <_svfiprintf_r+0x130>
 801c916:	fb0c 2101 	mla	r1, ip, r1, r2
 801c91a:	4604      	mov	r4, r0
 801c91c:	2301      	movs	r3, #1
 801c91e:	e7f0      	b.n	801c902 <_svfiprintf_r+0x192>
 801c920:	ab03      	add	r3, sp, #12
 801c922:	9300      	str	r3, [sp, #0]
 801c924:	462a      	mov	r2, r5
 801c926:	4b0e      	ldr	r3, [pc, #56]	@ (801c960 <_svfiprintf_r+0x1f0>)
 801c928:	a904      	add	r1, sp, #16
 801c92a:	4638      	mov	r0, r7
 801c92c:	f3af 8000 	nop.w
 801c930:	1c42      	adds	r2, r0, #1
 801c932:	4606      	mov	r6, r0
 801c934:	d1d6      	bne.n	801c8e4 <_svfiprintf_r+0x174>
 801c936:	89ab      	ldrh	r3, [r5, #12]
 801c938:	065b      	lsls	r3, r3, #25
 801c93a:	f53f af2d 	bmi.w	801c798 <_svfiprintf_r+0x28>
 801c93e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c940:	e72c      	b.n	801c79c <_svfiprintf_r+0x2c>
 801c942:	ab03      	add	r3, sp, #12
 801c944:	9300      	str	r3, [sp, #0]
 801c946:	462a      	mov	r2, r5
 801c948:	4b05      	ldr	r3, [pc, #20]	@ (801c960 <_svfiprintf_r+0x1f0>)
 801c94a:	a904      	add	r1, sp, #16
 801c94c:	4638      	mov	r0, r7
 801c94e:	f000 f879 	bl	801ca44 <_printf_i>
 801c952:	e7ed      	b.n	801c930 <_svfiprintf_r+0x1c0>
 801c954:	0801e5eb 	.word	0x0801e5eb
 801c958:	0801e5f5 	.word	0x0801e5f5
 801c95c:	00000000 	.word	0x00000000
 801c960:	0801c6b9 	.word	0x0801c6b9
 801c964:	0801e5f1 	.word	0x0801e5f1

0801c968 <_printf_common>:
 801c968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c96c:	4616      	mov	r6, r2
 801c96e:	4698      	mov	r8, r3
 801c970:	688a      	ldr	r2, [r1, #8]
 801c972:	690b      	ldr	r3, [r1, #16]
 801c974:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c978:	4293      	cmp	r3, r2
 801c97a:	bfb8      	it	lt
 801c97c:	4613      	movlt	r3, r2
 801c97e:	6033      	str	r3, [r6, #0]
 801c980:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801c984:	4607      	mov	r7, r0
 801c986:	460c      	mov	r4, r1
 801c988:	b10a      	cbz	r2, 801c98e <_printf_common+0x26>
 801c98a:	3301      	adds	r3, #1
 801c98c:	6033      	str	r3, [r6, #0]
 801c98e:	6823      	ldr	r3, [r4, #0]
 801c990:	0699      	lsls	r1, r3, #26
 801c992:	bf42      	ittt	mi
 801c994:	6833      	ldrmi	r3, [r6, #0]
 801c996:	3302      	addmi	r3, #2
 801c998:	6033      	strmi	r3, [r6, #0]
 801c99a:	6825      	ldr	r5, [r4, #0]
 801c99c:	f015 0506 	ands.w	r5, r5, #6
 801c9a0:	d106      	bne.n	801c9b0 <_printf_common+0x48>
 801c9a2:	f104 0a19 	add.w	sl, r4, #25
 801c9a6:	68e3      	ldr	r3, [r4, #12]
 801c9a8:	6832      	ldr	r2, [r6, #0]
 801c9aa:	1a9b      	subs	r3, r3, r2
 801c9ac:	42ab      	cmp	r3, r5
 801c9ae:	dc26      	bgt.n	801c9fe <_printf_common+0x96>
 801c9b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801c9b4:	6822      	ldr	r2, [r4, #0]
 801c9b6:	3b00      	subs	r3, #0
 801c9b8:	bf18      	it	ne
 801c9ba:	2301      	movne	r3, #1
 801c9bc:	0692      	lsls	r2, r2, #26
 801c9be:	d42b      	bmi.n	801ca18 <_printf_common+0xb0>
 801c9c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801c9c4:	4641      	mov	r1, r8
 801c9c6:	4638      	mov	r0, r7
 801c9c8:	47c8      	blx	r9
 801c9ca:	3001      	adds	r0, #1
 801c9cc:	d01e      	beq.n	801ca0c <_printf_common+0xa4>
 801c9ce:	6823      	ldr	r3, [r4, #0]
 801c9d0:	6922      	ldr	r2, [r4, #16]
 801c9d2:	f003 0306 	and.w	r3, r3, #6
 801c9d6:	2b04      	cmp	r3, #4
 801c9d8:	bf02      	ittt	eq
 801c9da:	68e5      	ldreq	r5, [r4, #12]
 801c9dc:	6833      	ldreq	r3, [r6, #0]
 801c9de:	1aed      	subeq	r5, r5, r3
 801c9e0:	68a3      	ldr	r3, [r4, #8]
 801c9e2:	bf0c      	ite	eq
 801c9e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c9e8:	2500      	movne	r5, #0
 801c9ea:	4293      	cmp	r3, r2
 801c9ec:	bfc4      	itt	gt
 801c9ee:	1a9b      	subgt	r3, r3, r2
 801c9f0:	18ed      	addgt	r5, r5, r3
 801c9f2:	2600      	movs	r6, #0
 801c9f4:	341a      	adds	r4, #26
 801c9f6:	42b5      	cmp	r5, r6
 801c9f8:	d11a      	bne.n	801ca30 <_printf_common+0xc8>
 801c9fa:	2000      	movs	r0, #0
 801c9fc:	e008      	b.n	801ca10 <_printf_common+0xa8>
 801c9fe:	2301      	movs	r3, #1
 801ca00:	4652      	mov	r2, sl
 801ca02:	4641      	mov	r1, r8
 801ca04:	4638      	mov	r0, r7
 801ca06:	47c8      	blx	r9
 801ca08:	3001      	adds	r0, #1
 801ca0a:	d103      	bne.n	801ca14 <_printf_common+0xac>
 801ca0c:	f04f 30ff 	mov.w	r0, #4294967295
 801ca10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ca14:	3501      	adds	r5, #1
 801ca16:	e7c6      	b.n	801c9a6 <_printf_common+0x3e>
 801ca18:	18e1      	adds	r1, r4, r3
 801ca1a:	1c5a      	adds	r2, r3, #1
 801ca1c:	2030      	movs	r0, #48	@ 0x30
 801ca1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ca22:	4422      	add	r2, r4
 801ca24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ca28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ca2c:	3302      	adds	r3, #2
 801ca2e:	e7c7      	b.n	801c9c0 <_printf_common+0x58>
 801ca30:	2301      	movs	r3, #1
 801ca32:	4622      	mov	r2, r4
 801ca34:	4641      	mov	r1, r8
 801ca36:	4638      	mov	r0, r7
 801ca38:	47c8      	blx	r9
 801ca3a:	3001      	adds	r0, #1
 801ca3c:	d0e6      	beq.n	801ca0c <_printf_common+0xa4>
 801ca3e:	3601      	adds	r6, #1
 801ca40:	e7d9      	b.n	801c9f6 <_printf_common+0x8e>
	...

0801ca44 <_printf_i>:
 801ca44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ca48:	7e0f      	ldrb	r7, [r1, #24]
 801ca4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ca4c:	2f78      	cmp	r7, #120	@ 0x78
 801ca4e:	4691      	mov	r9, r2
 801ca50:	4680      	mov	r8, r0
 801ca52:	460c      	mov	r4, r1
 801ca54:	469a      	mov	sl, r3
 801ca56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ca5a:	d807      	bhi.n	801ca6c <_printf_i+0x28>
 801ca5c:	2f62      	cmp	r7, #98	@ 0x62
 801ca5e:	d80a      	bhi.n	801ca76 <_printf_i+0x32>
 801ca60:	2f00      	cmp	r7, #0
 801ca62:	f000 80d1 	beq.w	801cc08 <_printf_i+0x1c4>
 801ca66:	2f58      	cmp	r7, #88	@ 0x58
 801ca68:	f000 80b8 	beq.w	801cbdc <_printf_i+0x198>
 801ca6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ca70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ca74:	e03a      	b.n	801caec <_printf_i+0xa8>
 801ca76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ca7a:	2b15      	cmp	r3, #21
 801ca7c:	d8f6      	bhi.n	801ca6c <_printf_i+0x28>
 801ca7e:	a101      	add	r1, pc, #4	@ (adr r1, 801ca84 <_printf_i+0x40>)
 801ca80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ca84:	0801cadd 	.word	0x0801cadd
 801ca88:	0801caf1 	.word	0x0801caf1
 801ca8c:	0801ca6d 	.word	0x0801ca6d
 801ca90:	0801ca6d 	.word	0x0801ca6d
 801ca94:	0801ca6d 	.word	0x0801ca6d
 801ca98:	0801ca6d 	.word	0x0801ca6d
 801ca9c:	0801caf1 	.word	0x0801caf1
 801caa0:	0801ca6d 	.word	0x0801ca6d
 801caa4:	0801ca6d 	.word	0x0801ca6d
 801caa8:	0801ca6d 	.word	0x0801ca6d
 801caac:	0801ca6d 	.word	0x0801ca6d
 801cab0:	0801cbef 	.word	0x0801cbef
 801cab4:	0801cb1b 	.word	0x0801cb1b
 801cab8:	0801cba9 	.word	0x0801cba9
 801cabc:	0801ca6d 	.word	0x0801ca6d
 801cac0:	0801ca6d 	.word	0x0801ca6d
 801cac4:	0801cc11 	.word	0x0801cc11
 801cac8:	0801ca6d 	.word	0x0801ca6d
 801cacc:	0801cb1b 	.word	0x0801cb1b
 801cad0:	0801ca6d 	.word	0x0801ca6d
 801cad4:	0801ca6d 	.word	0x0801ca6d
 801cad8:	0801cbb1 	.word	0x0801cbb1
 801cadc:	6833      	ldr	r3, [r6, #0]
 801cade:	1d1a      	adds	r2, r3, #4
 801cae0:	681b      	ldr	r3, [r3, #0]
 801cae2:	6032      	str	r2, [r6, #0]
 801cae4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801cae8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801caec:	2301      	movs	r3, #1
 801caee:	e09c      	b.n	801cc2a <_printf_i+0x1e6>
 801caf0:	6833      	ldr	r3, [r6, #0]
 801caf2:	6820      	ldr	r0, [r4, #0]
 801caf4:	1d19      	adds	r1, r3, #4
 801caf6:	6031      	str	r1, [r6, #0]
 801caf8:	0606      	lsls	r6, r0, #24
 801cafa:	d501      	bpl.n	801cb00 <_printf_i+0xbc>
 801cafc:	681d      	ldr	r5, [r3, #0]
 801cafe:	e003      	b.n	801cb08 <_printf_i+0xc4>
 801cb00:	0645      	lsls	r5, r0, #25
 801cb02:	d5fb      	bpl.n	801cafc <_printf_i+0xb8>
 801cb04:	f9b3 5000 	ldrsh.w	r5, [r3]
 801cb08:	2d00      	cmp	r5, #0
 801cb0a:	da03      	bge.n	801cb14 <_printf_i+0xd0>
 801cb0c:	232d      	movs	r3, #45	@ 0x2d
 801cb0e:	426d      	negs	r5, r5
 801cb10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cb14:	4858      	ldr	r0, [pc, #352]	@ (801cc78 <_printf_i+0x234>)
 801cb16:	230a      	movs	r3, #10
 801cb18:	e011      	b.n	801cb3e <_printf_i+0xfa>
 801cb1a:	6821      	ldr	r1, [r4, #0]
 801cb1c:	6833      	ldr	r3, [r6, #0]
 801cb1e:	0608      	lsls	r0, r1, #24
 801cb20:	f853 5b04 	ldr.w	r5, [r3], #4
 801cb24:	d402      	bmi.n	801cb2c <_printf_i+0xe8>
 801cb26:	0649      	lsls	r1, r1, #25
 801cb28:	bf48      	it	mi
 801cb2a:	b2ad      	uxthmi	r5, r5
 801cb2c:	2f6f      	cmp	r7, #111	@ 0x6f
 801cb2e:	4852      	ldr	r0, [pc, #328]	@ (801cc78 <_printf_i+0x234>)
 801cb30:	6033      	str	r3, [r6, #0]
 801cb32:	bf14      	ite	ne
 801cb34:	230a      	movne	r3, #10
 801cb36:	2308      	moveq	r3, #8
 801cb38:	2100      	movs	r1, #0
 801cb3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801cb3e:	6866      	ldr	r6, [r4, #4]
 801cb40:	60a6      	str	r6, [r4, #8]
 801cb42:	2e00      	cmp	r6, #0
 801cb44:	db05      	blt.n	801cb52 <_printf_i+0x10e>
 801cb46:	6821      	ldr	r1, [r4, #0]
 801cb48:	432e      	orrs	r6, r5
 801cb4a:	f021 0104 	bic.w	r1, r1, #4
 801cb4e:	6021      	str	r1, [r4, #0]
 801cb50:	d04b      	beq.n	801cbea <_printf_i+0x1a6>
 801cb52:	4616      	mov	r6, r2
 801cb54:	fbb5 f1f3 	udiv	r1, r5, r3
 801cb58:	fb03 5711 	mls	r7, r3, r1, r5
 801cb5c:	5dc7      	ldrb	r7, [r0, r7]
 801cb5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801cb62:	462f      	mov	r7, r5
 801cb64:	42bb      	cmp	r3, r7
 801cb66:	460d      	mov	r5, r1
 801cb68:	d9f4      	bls.n	801cb54 <_printf_i+0x110>
 801cb6a:	2b08      	cmp	r3, #8
 801cb6c:	d10b      	bne.n	801cb86 <_printf_i+0x142>
 801cb6e:	6823      	ldr	r3, [r4, #0]
 801cb70:	07df      	lsls	r7, r3, #31
 801cb72:	d508      	bpl.n	801cb86 <_printf_i+0x142>
 801cb74:	6923      	ldr	r3, [r4, #16]
 801cb76:	6861      	ldr	r1, [r4, #4]
 801cb78:	4299      	cmp	r1, r3
 801cb7a:	bfde      	ittt	le
 801cb7c:	2330      	movle	r3, #48	@ 0x30
 801cb7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 801cb82:	f106 36ff 	addle.w	r6, r6, #4294967295
 801cb86:	1b92      	subs	r2, r2, r6
 801cb88:	6122      	str	r2, [r4, #16]
 801cb8a:	f8cd a000 	str.w	sl, [sp]
 801cb8e:	464b      	mov	r3, r9
 801cb90:	aa03      	add	r2, sp, #12
 801cb92:	4621      	mov	r1, r4
 801cb94:	4640      	mov	r0, r8
 801cb96:	f7ff fee7 	bl	801c968 <_printf_common>
 801cb9a:	3001      	adds	r0, #1
 801cb9c:	d14a      	bne.n	801cc34 <_printf_i+0x1f0>
 801cb9e:	f04f 30ff 	mov.w	r0, #4294967295
 801cba2:	b004      	add	sp, #16
 801cba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cba8:	6823      	ldr	r3, [r4, #0]
 801cbaa:	f043 0320 	orr.w	r3, r3, #32
 801cbae:	6023      	str	r3, [r4, #0]
 801cbb0:	4832      	ldr	r0, [pc, #200]	@ (801cc7c <_printf_i+0x238>)
 801cbb2:	2778      	movs	r7, #120	@ 0x78
 801cbb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801cbb8:	6823      	ldr	r3, [r4, #0]
 801cbba:	6831      	ldr	r1, [r6, #0]
 801cbbc:	061f      	lsls	r7, r3, #24
 801cbbe:	f851 5b04 	ldr.w	r5, [r1], #4
 801cbc2:	d402      	bmi.n	801cbca <_printf_i+0x186>
 801cbc4:	065f      	lsls	r7, r3, #25
 801cbc6:	bf48      	it	mi
 801cbc8:	b2ad      	uxthmi	r5, r5
 801cbca:	6031      	str	r1, [r6, #0]
 801cbcc:	07d9      	lsls	r1, r3, #31
 801cbce:	bf44      	itt	mi
 801cbd0:	f043 0320 	orrmi.w	r3, r3, #32
 801cbd4:	6023      	strmi	r3, [r4, #0]
 801cbd6:	b11d      	cbz	r5, 801cbe0 <_printf_i+0x19c>
 801cbd8:	2310      	movs	r3, #16
 801cbda:	e7ad      	b.n	801cb38 <_printf_i+0xf4>
 801cbdc:	4826      	ldr	r0, [pc, #152]	@ (801cc78 <_printf_i+0x234>)
 801cbde:	e7e9      	b.n	801cbb4 <_printf_i+0x170>
 801cbe0:	6823      	ldr	r3, [r4, #0]
 801cbe2:	f023 0320 	bic.w	r3, r3, #32
 801cbe6:	6023      	str	r3, [r4, #0]
 801cbe8:	e7f6      	b.n	801cbd8 <_printf_i+0x194>
 801cbea:	4616      	mov	r6, r2
 801cbec:	e7bd      	b.n	801cb6a <_printf_i+0x126>
 801cbee:	6833      	ldr	r3, [r6, #0]
 801cbf0:	6825      	ldr	r5, [r4, #0]
 801cbf2:	6961      	ldr	r1, [r4, #20]
 801cbf4:	1d18      	adds	r0, r3, #4
 801cbf6:	6030      	str	r0, [r6, #0]
 801cbf8:	062e      	lsls	r6, r5, #24
 801cbfa:	681b      	ldr	r3, [r3, #0]
 801cbfc:	d501      	bpl.n	801cc02 <_printf_i+0x1be>
 801cbfe:	6019      	str	r1, [r3, #0]
 801cc00:	e002      	b.n	801cc08 <_printf_i+0x1c4>
 801cc02:	0668      	lsls	r0, r5, #25
 801cc04:	d5fb      	bpl.n	801cbfe <_printf_i+0x1ba>
 801cc06:	8019      	strh	r1, [r3, #0]
 801cc08:	2300      	movs	r3, #0
 801cc0a:	6123      	str	r3, [r4, #16]
 801cc0c:	4616      	mov	r6, r2
 801cc0e:	e7bc      	b.n	801cb8a <_printf_i+0x146>
 801cc10:	6833      	ldr	r3, [r6, #0]
 801cc12:	1d1a      	adds	r2, r3, #4
 801cc14:	6032      	str	r2, [r6, #0]
 801cc16:	681e      	ldr	r6, [r3, #0]
 801cc18:	6862      	ldr	r2, [r4, #4]
 801cc1a:	2100      	movs	r1, #0
 801cc1c:	4630      	mov	r0, r6
 801cc1e:	f7e3 fadf 	bl	80001e0 <memchr>
 801cc22:	b108      	cbz	r0, 801cc28 <_printf_i+0x1e4>
 801cc24:	1b80      	subs	r0, r0, r6
 801cc26:	6060      	str	r0, [r4, #4]
 801cc28:	6863      	ldr	r3, [r4, #4]
 801cc2a:	6123      	str	r3, [r4, #16]
 801cc2c:	2300      	movs	r3, #0
 801cc2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cc32:	e7aa      	b.n	801cb8a <_printf_i+0x146>
 801cc34:	6923      	ldr	r3, [r4, #16]
 801cc36:	4632      	mov	r2, r6
 801cc38:	4649      	mov	r1, r9
 801cc3a:	4640      	mov	r0, r8
 801cc3c:	47d0      	blx	sl
 801cc3e:	3001      	adds	r0, #1
 801cc40:	d0ad      	beq.n	801cb9e <_printf_i+0x15a>
 801cc42:	6823      	ldr	r3, [r4, #0]
 801cc44:	079b      	lsls	r3, r3, #30
 801cc46:	d413      	bmi.n	801cc70 <_printf_i+0x22c>
 801cc48:	68e0      	ldr	r0, [r4, #12]
 801cc4a:	9b03      	ldr	r3, [sp, #12]
 801cc4c:	4298      	cmp	r0, r3
 801cc4e:	bfb8      	it	lt
 801cc50:	4618      	movlt	r0, r3
 801cc52:	e7a6      	b.n	801cba2 <_printf_i+0x15e>
 801cc54:	2301      	movs	r3, #1
 801cc56:	4632      	mov	r2, r6
 801cc58:	4649      	mov	r1, r9
 801cc5a:	4640      	mov	r0, r8
 801cc5c:	47d0      	blx	sl
 801cc5e:	3001      	adds	r0, #1
 801cc60:	d09d      	beq.n	801cb9e <_printf_i+0x15a>
 801cc62:	3501      	adds	r5, #1
 801cc64:	68e3      	ldr	r3, [r4, #12]
 801cc66:	9903      	ldr	r1, [sp, #12]
 801cc68:	1a5b      	subs	r3, r3, r1
 801cc6a:	42ab      	cmp	r3, r5
 801cc6c:	dcf2      	bgt.n	801cc54 <_printf_i+0x210>
 801cc6e:	e7eb      	b.n	801cc48 <_printf_i+0x204>
 801cc70:	2500      	movs	r5, #0
 801cc72:	f104 0619 	add.w	r6, r4, #25
 801cc76:	e7f5      	b.n	801cc64 <_printf_i+0x220>
 801cc78:	0801e5fc 	.word	0x0801e5fc
 801cc7c:	0801e60d 	.word	0x0801e60d

0801cc80 <_sbrk_r>:
 801cc80:	b538      	push	{r3, r4, r5, lr}
 801cc82:	4d06      	ldr	r5, [pc, #24]	@ (801cc9c <_sbrk_r+0x1c>)
 801cc84:	2300      	movs	r3, #0
 801cc86:	4604      	mov	r4, r0
 801cc88:	4608      	mov	r0, r1
 801cc8a:	602b      	str	r3, [r5, #0]
 801cc8c:	f7e4 fede 	bl	8001a4c <_sbrk>
 801cc90:	1c43      	adds	r3, r0, #1
 801cc92:	d102      	bne.n	801cc9a <_sbrk_r+0x1a>
 801cc94:	682b      	ldr	r3, [r5, #0]
 801cc96:	b103      	cbz	r3, 801cc9a <_sbrk_r+0x1a>
 801cc98:	6023      	str	r3, [r4, #0]
 801cc9a:	bd38      	pop	{r3, r4, r5, pc}
 801cc9c:	20003cb8 	.word	0x20003cb8

0801cca0 <_realloc_r>:
 801cca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cca4:	4607      	mov	r7, r0
 801cca6:	4614      	mov	r4, r2
 801cca8:	460d      	mov	r5, r1
 801ccaa:	b921      	cbnz	r1, 801ccb6 <_realloc_r+0x16>
 801ccac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ccb0:	4611      	mov	r1, r2
 801ccb2:	f7ff bc75 	b.w	801c5a0 <_malloc_r>
 801ccb6:	b92a      	cbnz	r2, 801ccc4 <_realloc_r+0x24>
 801ccb8:	f7ff fc06 	bl	801c4c8 <_free_r>
 801ccbc:	4625      	mov	r5, r4
 801ccbe:	4628      	mov	r0, r5
 801ccc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ccc4:	f000 f81a 	bl	801ccfc <_malloc_usable_size_r>
 801ccc8:	4284      	cmp	r4, r0
 801ccca:	4606      	mov	r6, r0
 801cccc:	d802      	bhi.n	801ccd4 <_realloc_r+0x34>
 801ccce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ccd2:	d8f4      	bhi.n	801ccbe <_realloc_r+0x1e>
 801ccd4:	4621      	mov	r1, r4
 801ccd6:	4638      	mov	r0, r7
 801ccd8:	f7ff fc62 	bl	801c5a0 <_malloc_r>
 801ccdc:	4680      	mov	r8, r0
 801ccde:	b908      	cbnz	r0, 801cce4 <_realloc_r+0x44>
 801cce0:	4645      	mov	r5, r8
 801cce2:	e7ec      	b.n	801ccbe <_realloc_r+0x1e>
 801cce4:	42b4      	cmp	r4, r6
 801cce6:	4622      	mov	r2, r4
 801cce8:	4629      	mov	r1, r5
 801ccea:	bf28      	it	cs
 801ccec:	4632      	movcs	r2, r6
 801ccee:	f7ff fbdd 	bl	801c4ac <memcpy>
 801ccf2:	4629      	mov	r1, r5
 801ccf4:	4638      	mov	r0, r7
 801ccf6:	f7ff fbe7 	bl	801c4c8 <_free_r>
 801ccfa:	e7f1      	b.n	801cce0 <_realloc_r+0x40>

0801ccfc <_malloc_usable_size_r>:
 801ccfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cd00:	1f18      	subs	r0, r3, #4
 801cd02:	2b00      	cmp	r3, #0
 801cd04:	bfbc      	itt	lt
 801cd06:	580b      	ldrlt	r3, [r1, r0]
 801cd08:	18c0      	addlt	r0, r0, r3
 801cd0a:	4770      	bx	lr

0801cd0c <_init>:
 801cd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd0e:	bf00      	nop
 801cd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd12:	bc08      	pop	{r3}
 801cd14:	469e      	mov	lr, r3
 801cd16:	4770      	bx	lr

0801cd18 <_fini>:
 801cd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd1a:	bf00      	nop
 801cd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd1e:	bc08      	pop	{r3}
 801cd20:	469e      	mov	lr, r3
 801cd22:	4770      	bx	lr
