Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 10 00:45:37 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file riscv_top_timing_summary_postroute_physopted.rpt -pb riscv_top_timing_summary_postroute_physopted.pb -rpx riscv_top_timing_summary_postroute_physopted.rpx
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3293 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.392   -20974.965                  12957                13615        0.045        0.000                      0                13615        2.000        0.000                       0                  3299  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.167}        8.333           120.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.274        0.000                      0                13552        0.148        0.000                      0                13552        2.917        0.000                       0                  3295  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.390     -501.338                    910                13552        0.148        0.000                      0                13552        2.083        0.000                       0                  3295  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -6.392   -20974.715                  12943                13552        0.045        0.000                      0                13552  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -6.392   -20974.715                  12943                13552        0.045        0.000                      0                13552  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          6.641        0.000                      0                   63        0.335        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.026       -0.251                     14                   63        0.232        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.026       -0.251                     14                   63        0.232        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.977        0.000                      0                   63        0.335        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 2.576ns (32.386%)  route 5.378ns (67.614%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 6.423 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722    -2.297    cpu0/id_ex0/clk_out1
    SLICE_X44Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.134    -0.706    cpu0/id_ex0/ex_reg1[2]
    SLICE_X53Y130        LUT4 (Prop_lut4_I0_O)        0.124    -0.582 f  cpu0/id_ex0/mem_rd_data[15]_i_9/O
                         net (fo=6, routed)           0.779     0.196    cpu0/id_ex0/mem_rd_data[15]_i_9_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I5_O)        0.124     0.320 f  cpu0/id_ex0/mem_rd_data[15]_i_4/O
                         net (fo=1, routed)           0.997     1.318    cpu0/id_ex0/mem_rd_data[15]_i_4_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I5_O)        0.124     1.442 r  cpu0/id_ex0/mem_rd_data[14]_i_4/O
                         net (fo=1, routed)           0.794     2.236    cpu0/id_ex0/mem_rd_data[14]_i_4_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124     2.360 f  cpu0/id_ex0/mem_rd_data[14]_i_2/O
                         net (fo=3, routed)           0.337     2.697    cpu0/id_ex0/mem_rd_data[14]_i_2_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I0_O)        0.124     2.821 r  cpu0/id_ex0/mem_rd_data[14]_i_1/O
                         net (fo=5, routed)           0.352     3.173    cpu0/id_ex0/ex_rd_data[14]
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     3.297 r  cpu0/id_ex0/ex_jmp_addr[15]_i_10/O
                         net (fo=1, routed)           0.476     3.773    cpu0/id_ex0/id_reg1[14]
    SLICE_X38Y131        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.169 r  cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.169    cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.286    cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.403    cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.509     5.352    cpu0/if_id0/ex_jmp_addr_reg[31][17]
    SLICE_X41Y134        LUT6 (Prop_lut6_I3_O)        0.306     5.658 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.658    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.603     6.423    cpu0/id_ex0/clk_out1
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     6.005    
                         clock uncertainty           -0.104     5.901    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)        0.031     5.932    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          5.932    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.079ns (26.525%)  route 5.759ns (73.475%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 6.414 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722    -2.297    cpu0/id_ex0/clk_out1
    SLICE_X47Y128        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 f  cpu0/id_ex0/ex_reg2_reg[2]/Q
                         net (fo=121, routed)         0.949    -0.891    cpu0/id_ex0/ex_reg2[2]
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124    -0.767 r  cpu0/id_ex0/mem_rd_data[31]_i_27/O
                         net (fo=6, routed)           0.827     0.059    cpu0/id_ex0/mem_rd_data[31]_i_27_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.124     0.183 r  cpu0/id_ex0/mem_rd_data[1]_i_8/O
                         net (fo=1, routed)           0.703     0.887    cpu0/id_ex0/mem_rd_data[1]_i_8_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     1.011 r  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=1, routed)           0.714     1.724    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.124     1.848 f  cpu0/id_ex0/mem_rd_data[1]_i_2/O
                         net (fo=2, routed)           0.494     2.342    cpu0/id_ex0/mem_rd_data[1]_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124     2.466 r  cpu0/id_ex0/mem_rd_data[1]_i_1/O
                         net (fo=4, routed)           0.687     3.153    cpu0/id_ex0/ex_rd_data[1]
    SLICE_X38Y128        LUT6 (Prop_lut6_I1_O)        0.124     3.277 r  cpu0/id_ex0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.277    cpu0/if_id0/ex_jmp_addr_reg[3][1]
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.855 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.481     4.336    cpu0/if_id0/id0/jmp_addr1[2]
    SLICE_X33Y128        LUT6 (Prop_lut6_I3_O)        0.301     4.637 r  cpu0/if_id0/ex_jmp_addr[2]_i_1/O
                         net (fo=1, routed)           0.904     5.541    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[2]
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.594     6.414    cpu0/id_ex0/clk_out1
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/C
                         clock pessimism             -0.418     5.996    
                         clock uncertainty           -0.104     5.892    
    SLICE_X37Y127        FDRE (Setup_fdre_C_D)       -0.058     5.834    cpu0/id_ex0/ex_jmp_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.928ns (49.878%)  route 3.947ns (50.122%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 6.427 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130    -0.708    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124    -0.584 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000    -0.584    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.034 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.034    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.080 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.080    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.194 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.194    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.308 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460     1.768    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.892 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000     1.892    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     2.109 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     2.546    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299     2.845 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618     3.462    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303     3.890    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000     4.014    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.564 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.564    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.678 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.678    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.792 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.134 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.582 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.582    cpu0/pc_reg0/npc_reg[31]_0[30]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607     6.427    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.489     5.938    
                         clock uncertainty           -0.104     5.834    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062     5.896    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 1.968ns (25.421%)  route 5.774ns (74.579%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 6.418 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.026     4.149    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X40Y130        LUT2 (Prop_lut2_I1_O)        0.124     4.273 r  cpu0/id_ex0/ex_reg1[17]_i_1/O
                         net (fo=5, routed)           1.175     5.448    cpu0/id_ex0/p_2_in[17]
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.598     6.418    cpu0/id_ex0/clk_out1
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/C
                         clock pessimism             -0.418     6.000    
                         clock uncertainty           -0.104     5.896    
    SLICE_X40Y130        FDRE (Setup_fdre_C_D)       -0.081     5.815    cpu0/id_ex0/ex_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.815    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 3.833ns (49.266%)  route 3.947ns (50.734%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 6.427 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130    -0.708    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124    -0.584 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000    -0.584    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.034 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.034    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.080 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.080    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.194 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.194    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.308 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460     1.768    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.892 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000     1.892    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     2.109 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     2.546    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299     2.845 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618     3.462    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303     3.890    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000     4.014    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.564 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.564    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.678 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.678    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.792 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.134 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.487 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.487    cpu0/pc_reg0/npc_reg[31]_0[31]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607     6.427    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.489     5.938    
                         clock uncertainty           -0.104     5.834    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062     5.896    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.968ns (25.527%)  route 5.741ns (74.473%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 6.411 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.186     4.309    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=5, routed)           0.983     5.416    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.591     6.411    cpu0/id_ex0/clk_out1
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/C
                         clock pessimism             -0.418     5.993    
                         clock uncertainty           -0.104     5.889    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)       -0.058     5.831    cpu0/id_ex0/ex_reg2_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 6.417 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640     3.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117     3.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182     5.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     6.417    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/C
                         clock pessimism             -0.418     5.999    
                         clock uncertainty           -0.104     5.895    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     5.482    cpu0/id_ex0/ex_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 6.417 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640     3.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117     3.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182     5.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     6.417    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/C
                         clock pessimism             -0.418     5.999    
                         clock uncertainty           -0.104     5.895    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     5.482    cpu0/id_ex0/ex_pc_reg[8]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 6.417 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640     3.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117     3.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182     5.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     6.417    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/C
                         clock pessimism             -0.418     5.999    
                         clock uncertainty           -0.104     5.895    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     5.482    cpu0/id_ex0/ex_pc_reg[9]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 1.968ns (25.548%)  route 5.735ns (74.452%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 6.421 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.310     4.433    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X46Y127        LUT4 (Prop_lut4_I3_O)        0.124     4.557 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=4, routed)           0.852     5.410    cpu0/id_ex0/p_2_in[12]
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.601     6.421    cpu0/id_ex0/clk_out1
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.418     6.003    
                         clock uncertainty           -0.104     5.899    
    SLICE_X43Y132        FDRE (Setup_fdre_C_D)       -0.067     5.832    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.198%)  route 0.185ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X29Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[24]/Q
                         net (fo=11, routed)          0.185    -0.163    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/D
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.911    -0.257    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/WCLK
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.456    
    SLICE_X30Y114        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.312    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.083%)  route 0.202ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X28Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[9]/Q
                         net (fo=11, routed)          0.202    -0.147    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/D
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/WCLK
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.458    
    SLICE_X34Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.314    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y12    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y13    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X2Y15    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y11    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y14    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y12    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.333       5.441      RAMB36_X0Y21    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.333       151.667    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X30Y119   cpu0/mem_ctrl0/cache0/entry_reg_0_255_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y127   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y126   cpu0/mem_ctrl0/cache1/tag_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y126   cpu0/mem_ctrl0/cache1/tag_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X14Y126   cpu0/mem_ctrl0/cache1/tag_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.167       2.917      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          910  Failing Endpoints,  Worst Slack       -1.390ns,  Total Violation     -501.338ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 2.576ns (32.386%)  route 5.378ns (67.614%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 4.756 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722    -2.297    cpu0/id_ex0/clk_out1
    SLICE_X44Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.134    -0.706    cpu0/id_ex0/ex_reg1[2]
    SLICE_X53Y130        LUT4 (Prop_lut4_I0_O)        0.124    -0.582 f  cpu0/id_ex0/mem_rd_data[15]_i_9/O
                         net (fo=6, routed)           0.779     0.196    cpu0/id_ex0/mem_rd_data[15]_i_9_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I5_O)        0.124     0.320 f  cpu0/id_ex0/mem_rd_data[15]_i_4/O
                         net (fo=1, routed)           0.997     1.318    cpu0/id_ex0/mem_rd_data[15]_i_4_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I5_O)        0.124     1.442 r  cpu0/id_ex0/mem_rd_data[14]_i_4/O
                         net (fo=1, routed)           0.794     2.236    cpu0/id_ex0/mem_rd_data[14]_i_4_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124     2.360 f  cpu0/id_ex0/mem_rd_data[14]_i_2/O
                         net (fo=3, routed)           0.337     2.697    cpu0/id_ex0/mem_rd_data[14]_i_2_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I0_O)        0.124     2.821 r  cpu0/id_ex0/mem_rd_data[14]_i_1/O
                         net (fo=5, routed)           0.352     3.173    cpu0/id_ex0/ex_rd_data[14]
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     3.297 r  cpu0/id_ex0/ex_jmp_addr[15]_i_10/O
                         net (fo=1, routed)           0.476     3.773    cpu0/id_ex0/id_reg1[14]
    SLICE_X38Y131        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.169 r  cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.169    cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.286    cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.403    cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.520    cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.509     5.352    cpu0/if_id0/ex_jmp_addr_reg[31][17]
    SLICE_X41Y134        LUT6 (Prop_lut6_I3_O)        0.306     5.658 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.658    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.603     4.756    cpu0/id_ex0/clk_out1
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     4.338    
                         clock uncertainty           -0.101     4.237    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)        0.031     4.268    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.268    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.079ns (26.525%)  route 5.759ns (73.475%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.747 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722    -2.297    cpu0/id_ex0/clk_out1
    SLICE_X47Y128        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 f  cpu0/id_ex0/ex_reg2_reg[2]/Q
                         net (fo=121, routed)         0.949    -0.891    cpu0/id_ex0/ex_reg2[2]
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124    -0.767 r  cpu0/id_ex0/mem_rd_data[31]_i_27/O
                         net (fo=6, routed)           0.827     0.059    cpu0/id_ex0/mem_rd_data[31]_i_27_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.124     0.183 r  cpu0/id_ex0/mem_rd_data[1]_i_8/O
                         net (fo=1, routed)           0.703     0.887    cpu0/id_ex0/mem_rd_data[1]_i_8_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     1.011 r  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=1, routed)           0.714     1.724    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.124     1.848 f  cpu0/id_ex0/mem_rd_data[1]_i_2/O
                         net (fo=2, routed)           0.494     2.342    cpu0/id_ex0/mem_rd_data[1]_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124     2.466 r  cpu0/id_ex0/mem_rd_data[1]_i_1/O
                         net (fo=4, routed)           0.687     3.153    cpu0/id_ex0/ex_rd_data[1]
    SLICE_X38Y128        LUT6 (Prop_lut6_I1_O)        0.124     3.277 r  cpu0/id_ex0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.277    cpu0/if_id0/ex_jmp_addr_reg[3][1]
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.855 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.481     4.336    cpu0/if_id0/id0/jmp_addr1[2]
    SLICE_X33Y128        LUT6 (Prop_lut6_I3_O)        0.301     4.637 r  cpu0/if_id0/ex_jmp_addr[2]_i_1/O
                         net (fo=1, routed)           0.904     5.541    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[2]
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.594     4.747    cpu0/id_ex0/clk_out1
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/C
                         clock pessimism             -0.418     4.329    
                         clock uncertainty           -0.101     4.228    
    SLICE_X37Y127        FDRE (Setup_fdre_C_D)       -0.058     4.170    cpu0/id_ex0/ex_jmp_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.928ns (49.878%)  route 3.947ns (50.122%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 4.760 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130    -0.708    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124    -0.584 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000    -0.584    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.034 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.034    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.080 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.080    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.194 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.194    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.308 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460     1.768    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.892 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000     1.892    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     2.109 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     2.546    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299     2.845 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618     3.462    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303     3.890    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000     4.014    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.564 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.564    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.678 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.678    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.792 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.134 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.582 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.582    cpu0/pc_reg0/npc_reg[31]_0[30]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607     4.760    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.489     4.271    
                         clock uncertainty           -0.101     4.169    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062     4.231    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 -1.350    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 1.968ns (25.421%)  route 5.774ns (74.579%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 4.751 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.026     4.149    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X40Y130        LUT2 (Prop_lut2_I1_O)        0.124     4.273 r  cpu0/id_ex0/ex_reg1[17]_i_1/O
                         net (fo=5, routed)           1.175     5.448    cpu0/id_ex0/p_2_in[17]
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.598     4.751    cpu0/id_ex0/clk_out1
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/C
                         clock pessimism             -0.418     4.333    
                         clock uncertainty           -0.101     4.232    
    SLICE_X40Y130        FDRE (Setup_fdre_C_D)       -0.081     4.151    cpu0/id_ex0/ex_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          4.151    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 3.833ns (49.266%)  route 3.947ns (50.734%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 4.760 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130    -0.708    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124    -0.584 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000    -0.584    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.034 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.034    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.080 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.080    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.194 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.194    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.308 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460     1.768    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124     1.892 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000     1.892    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     2.109 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     2.546    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299     2.845 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618     3.462    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303     3.890    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000     4.014    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.564 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.564    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.678 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.678    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.792 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.134 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.487 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.487    cpu0/pc_reg0/npc_reg[31]_0[31]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607     4.760    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.489     4.271    
                         clock uncertainty           -0.101     4.169    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062     4.231    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.968ns (25.527%)  route 5.741ns (74.473%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 4.744 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.186     4.309    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.433 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=5, routed)           0.983     5.416    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.591     4.744    cpu0/id_ex0/clk_out1
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/C
                         clock pessimism             -0.418     4.326    
                         clock uncertainty           -0.101     4.225    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)       -0.058     4.167    cpu0/id_ex0/ex_reg2_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          4.167    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 4.750 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640     3.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117     3.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182     5.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     4.750    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/C
                         clock pessimism             -0.418     4.332    
                         clock uncertainty           -0.101     4.231    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     3.818    cpu0/id_ex0/ex_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 4.750 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640     3.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117     3.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182     5.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     4.750    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/C
                         clock pessimism             -0.418     4.332    
                         clock uncertainty           -0.101     4.231    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     3.818    cpu0/id_ex0/ex_pc_reg[8]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 4.750 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640     3.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117     3.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182     5.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     4.750    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/C
                         clock pessimism             -0.418     4.332    
                         clock uncertainty           -0.101     4.231    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     3.818    cpu0/id_ex0/ex_pc_reg[9]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 1.968ns (25.548%)  route 5.735ns (74.452%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 4.754 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    -2.294    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    -0.736    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    -0.612 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    -0.612    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.062 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.062    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     1.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     2.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     2.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     3.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     3.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.310     4.433    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X46Y127        LUT4 (Prop_lut4_I3_O)        0.124     4.557 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=4, routed)           0.852     5.410    cpu0/id_ex0/p_2_in[12]
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.601     4.754    cpu0/id_ex0/clk_out1
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.418     4.336    
                         clock uncertainty           -0.101     4.235    
    SLICE_X43Y132        FDRE (Setup_fdre_C_D)       -0.067     4.168    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.168    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 -1.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.198%)  route 0.185ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X29Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[24]/Q
                         net (fo=11, routed)          0.185    -0.163    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/D
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.911    -0.257    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/WCLK
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.456    
    SLICE_X30Y114        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.312    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.470    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.216    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.083%)  route 0.202ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X28Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[9]/Q
                         net (fo=11, routed)          0.202    -0.147    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/D
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/WCLK
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.458    
    SLICE_X34Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.314    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y12    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y13    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X2Y15    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y11    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y14    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y12    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X0Y21    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X30Y119   cpu0/mem_ctrl0/cache0/entry_reg_0_255_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y123   cpu0/mem_ctrl0/cache0/entry_reg_0_255_25_25/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y126   cpu0/mem_ctrl0/cache1/tag_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y126   cpu0/mem_ctrl0/cache1/tag_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X14Y126   cpu0/mem_ctrl0/cache1/tag_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X12Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X34Y118   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X30Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.333       2.083      SLICE_X30Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :        12943  Failing Endpoints,  Worst Slack       -6.392ns,  Total Violation   -20974.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.392ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.954ns  (logic 2.576ns (32.386%)  route 5.378ns (67.614%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 6.423 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.297ns = ( 4.370 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722     4.370    cpu0/id_ex0/clk_out1
    SLICE_X44Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE (Prop_fdre_C_Q)         0.456     4.826 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.134     5.960    cpu0/id_ex0/ex_reg1[2]
    SLICE_X53Y130        LUT4 (Prop_lut4_I0_O)        0.124     6.084 f  cpu0/id_ex0/mem_rd_data[15]_i_9/O
                         net (fo=6, routed)           0.779     6.863    cpu0/id_ex0/mem_rd_data[15]_i_9_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I5_O)        0.124     6.987 f  cpu0/id_ex0/mem_rd_data[15]_i_4/O
                         net (fo=1, routed)           0.997     7.984    cpu0/id_ex0/mem_rd_data[15]_i_4_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.108 r  cpu0/id_ex0/mem_rd_data[14]_i_4/O
                         net (fo=1, routed)           0.794     8.902    cpu0/id_ex0/mem_rd_data[14]_i_4_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124     9.026 f  cpu0/id_ex0/mem_rd_data[14]_i_2/O
                         net (fo=3, routed)           0.337     9.363    cpu0/id_ex0/mem_rd_data[14]_i_2_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  cpu0/id_ex0/mem_rd_data[14]_i_1/O
                         net (fo=5, routed)           0.352     9.839    cpu0/id_ex0/ex_rd_data[14]
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124     9.963 r  cpu0/id_ex0/ex_jmp_addr[15]_i_10/O
                         net (fo=1, routed)           0.476    10.440    cpu0/id_ex0/id_reg1[14]
    SLICE_X38Y131        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.836 r  cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.836    cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.953    cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.070    cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.187    cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.510 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.509    12.018    cpu0/if_id0/ex_jmp_addr_reg[31][17]
    SLICE_X41Y134        LUT6 (Prop_lut6_I3_O)        0.306    12.324 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    12.324    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.603     6.423    cpu0/id_ex0/clk_out1
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418     6.005    
                         clock uncertainty           -0.104     5.901    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)        0.031     5.932    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          5.932    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                 -6.392    

Slack (VIOLATED) :        -6.374ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.838ns  (logic 2.079ns (26.525%)  route 5.759ns (73.475%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 6.414 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.297ns = ( 4.370 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722     4.370    cpu0/id_ex0/clk_out1
    SLICE_X47Y128        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456     4.826 f  cpu0/id_ex0/ex_reg2_reg[2]/Q
                         net (fo=121, routed)         0.949     5.775    cpu0/id_ex0/ex_reg2[2]
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     5.899 r  cpu0/id_ex0/mem_rd_data[31]_i_27/O
                         net (fo=6, routed)           0.827     6.726    cpu0/id_ex0/mem_rd_data[31]_i_27_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.124     6.850 r  cpu0/id_ex0/mem_rd_data[1]_i_8/O
                         net (fo=1, routed)           0.703     7.553    cpu0/id_ex0/mem_rd_data[1]_i_8_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124     7.677 r  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=1, routed)           0.714     8.391    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  cpu0/id_ex0/mem_rd_data[1]_i_2/O
                         net (fo=2, routed)           0.494     9.009    cpu0/id_ex0/mem_rd_data[1]_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124     9.133 r  cpu0/id_ex0/mem_rd_data[1]_i_1/O
                         net (fo=4, routed)           0.687     9.820    cpu0/id_ex0/ex_rd_data[1]
    SLICE_X38Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.944 r  cpu0/id_ex0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.944    cpu0/if_id0/ex_jmp_addr_reg[3][1]
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.522 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.481    11.003    cpu0/if_id0/id0/jmp_addr1[2]
    SLICE_X33Y128        LUT6 (Prop_lut6_I3_O)        0.301    11.304 r  cpu0/if_id0/ex_jmp_addr[2]_i_1/O
                         net (fo=1, routed)           0.904    12.208    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[2]
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.594     6.414    cpu0/id_ex0/clk_out1
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/C
                         clock pessimism             -0.418     5.996    
                         clock uncertainty           -0.104     5.892    
    SLICE_X37Y127        FDRE (Setup_fdre_C_D)       -0.058     5.834    cpu0/id_ex0/ex_jmp_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                 -6.374    

Slack (VIOLATED) :        -6.353ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.875ns  (logic 3.928ns (49.878%)  route 3.947ns (50.122%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 6.427 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130     5.959    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.083 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000     6.083    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.633 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000     6.633    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.747    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.861    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460     8.435    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000     8.559    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     8.776 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     9.212    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299     9.511 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618    10.129    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.253 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303    10.556    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000    10.680    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.230    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.344    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.458    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.572    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.686    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.914    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.248 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.248    cpu0/pc_reg0/npc_reg[31]_0[30]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607     6.427    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.489     5.938    
                         clock uncertainty           -0.104     5.834    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062     5.896    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 -6.353    

Slack (VIOLATED) :        -6.300ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.742ns  (logic 1.968ns (25.421%)  route 5.774ns (74.579%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 6.418 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101     5.931    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000     6.055    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.605 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.605    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.719    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     8.307    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     9.232    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     9.356 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     9.666    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.790 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.026    10.816    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X40Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.940 r  cpu0/id_ex0/ex_reg1[17]_i_1/O
                         net (fo=5, routed)           1.175    12.115    cpu0/id_ex0/p_2_in[17]
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.598     6.418    cpu0/id_ex0/clk_out1
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/C
                         clock pessimism             -0.418     6.000    
                         clock uncertainty           -0.104     5.896    
    SLICE_X40Y130        FDRE (Setup_fdre_C_D)       -0.081     5.815    cpu0/id_ex0/ex_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.815    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                 -6.300    

Slack (VIOLATED) :        -6.258ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.780ns  (logic 3.833ns (49.266%)  route 3.947ns (50.734%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 6.427 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130     5.959    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124     6.083 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000     6.083    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.633 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000     6.633    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.747    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.861    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460     8.435    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000     8.559    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     8.776 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436     9.212    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299     9.511 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618    10.129    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.253 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303    10.556    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000    10.680    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.230 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.230    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.344    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.458    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.572    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.686    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.914    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.153 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.153    cpu0/pc_reg0/npc_reg[31]_0[31]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607     6.427    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.489     5.938    
                         clock uncertainty           -0.104     5.834    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062     5.896    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                 -6.258    

Slack (VIOLATED) :        -6.252ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.709ns  (logic 1.968ns (25.527%)  route 5.741ns (74.473%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 6.411 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101     5.931    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000     6.055    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.605 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.605    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.719    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     8.307    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     9.232    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     9.356 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     9.666    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.790 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.186    10.976    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=5, routed)           0.983    12.083    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.591     6.411    cpu0/id_ex0/clk_out1
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/C
                         clock pessimism             -0.418     5.993    
                         clock uncertainty           -0.104     5.889    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)       -0.058     5.831    cpu0/id_ex0/ex_reg2_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                 -6.252    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 6.417 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101     5.931    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000     6.055    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.605 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.605    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.719    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     8.307    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     9.232    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     9.356 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     9.666    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.790 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640    10.430    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117    10.547 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182    11.729    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     6.417    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/C
                         clock pessimism             -0.418     5.999    
                         clock uncertainty           -0.104     5.895    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     5.482    cpu0/id_ex0/ex_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 6.417 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101     5.931    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000     6.055    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.605 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.605    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.719    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     8.307    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     9.232    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     9.356 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     9.666    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.790 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640    10.430    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117    10.547 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182    11.729    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     6.417    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/C
                         clock pessimism             -0.418     5.999    
                         clock uncertainty           -0.104     5.895    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     5.482    cpu0/id_ex0/ex_pc_reg[8]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 6.417 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101     5.931    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000     6.055    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.605 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.605    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.719    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     8.307    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     9.232    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     9.356 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     9.666    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.790 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640    10.430    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117    10.547 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182    11.729    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597     6.417    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/C
                         clock pessimism             -0.418     5.999    
                         clock uncertainty           -0.104     5.895    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413     5.482    cpu0/id_ex0/ex_pc_reg[9]
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.244ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        7.703ns  (logic 1.968ns (25.548%)  route 5.735ns (74.452%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 6.421 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 4.373 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725     4.373    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     4.829 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101     5.931    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000     6.055    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.605 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     6.605    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.719    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.833    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361     8.307    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124     8.431 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801     9.232    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124     9.356 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310     9.666    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.790 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.310    11.100    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X46Y127        LUT4 (Prop_lut4_I3_O)        0.124    11.224 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=4, routed)           0.852    12.076    cpu0/id_ex0/p_2_in[12]
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.601     6.421    cpu0/id_ex0/clk_out1
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.418     6.003    
                         clock uncertainty           -0.104     5.899    
    SLICE_X43Y132        FDRE (Setup_fdre_C_D)       -0.067     5.832    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.198%)  route 0.185ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X29Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[24]/Q
                         net (fo=11, routed)          0.185    -0.163    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/D
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.911    -0.257    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/WCLK
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.456    
                         clock uncertainty            0.104    -0.352    
    SLICE_X30Y114        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.208    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.083%)  route 0.202ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X28Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[9]/Q
                         net (fo=11, routed)          0.202    -0.147    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/D
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/WCLK
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.458    
                         clock uncertainty            0.104    -0.354    
    SLICE_X34Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.210    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        12943  Failing Endpoints,  Worst Slack       -6.392ns,  Total Violation   -20974.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.392ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.954ns  (logic 2.576ns (32.386%)  route 5.378ns (67.614%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 24.756 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.297ns = ( 22.703 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722    22.703    cpu0/id_ex0/clk_out1
    SLICE_X44Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE (Prop_fdre_C_Q)         0.456    23.159 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=25, routed)          1.134    24.294    cpu0/id_ex0/ex_reg1[2]
    SLICE_X53Y130        LUT4 (Prop_lut4_I0_O)        0.124    24.418 f  cpu0/id_ex0/mem_rd_data[15]_i_9/O
                         net (fo=6, routed)           0.779    25.196    cpu0/id_ex0/mem_rd_data[15]_i_9_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I5_O)        0.124    25.320 f  cpu0/id_ex0/mem_rd_data[15]_i_4/O
                         net (fo=1, routed)           0.997    26.318    cpu0/id_ex0/mem_rd_data[15]_i_4_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I5_O)        0.124    26.442 r  cpu0/id_ex0/mem_rd_data[14]_i_4/O
                         net (fo=1, routed)           0.794    27.236    cpu0/id_ex0/mem_rd_data[14]_i_4_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I1_O)        0.124    27.360 f  cpu0/id_ex0/mem_rd_data[14]_i_2/O
                         net (fo=3, routed)           0.337    27.697    cpu0/id_ex0/mem_rd_data[14]_i_2_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I0_O)        0.124    27.821 r  cpu0/id_ex0/mem_rd_data[14]_i_1/O
                         net (fo=5, routed)           0.352    28.173    cpu0/id_ex0/ex_rd_data[14]
    SLICE_X38Y127        LUT6 (Prop_lut6_I4_O)        0.124    28.297 r  cpu0/id_ex0/ex_jmp_addr[15]_i_10/O
                         net (fo=1, routed)           0.476    28.773    cpu0/id_ex0/id_reg1[14]
    SLICE_X38Y131        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.169 r  cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.169    cpu0/id_ex0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.286    cpu0/id_ex0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.403    cpu0/id_ex0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.520    cpu0/id_ex0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.843 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.509    30.352    cpu0/if_id0/ex_jmp_addr_reg[31][17]
    SLICE_X41Y134        LUT6 (Prop_lut6_I3_O)        0.306    30.658 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    30.658    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.603    24.756    cpu0/id_ex0/clk_out1
    SLICE_X41Y134        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.418    24.338    
                         clock uncertainty           -0.104    24.234    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)        0.031    24.265    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         24.265    
                         arrival time                         -30.658    
  -------------------------------------------------------------------
                         slack                                 -6.392    

Slack (VIOLATED) :        -6.374ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.838ns  (logic 2.079ns (26.525%)  route 5.759ns (73.475%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 24.747 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.297ns = ( 22.703 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.722    22.703    cpu0/id_ex0/clk_out1
    SLICE_X47Y128        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    23.159 f  cpu0/id_ex0/ex_reg2_reg[2]/Q
                         net (fo=121, routed)         0.949    24.109    cpu0/id_ex0/ex_reg2[2]
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124    24.233 r  cpu0/id_ex0/mem_rd_data[31]_i_27/O
                         net (fo=6, routed)           0.827    25.059    cpu0/id_ex0/mem_rd_data[31]_i_27_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I3_O)        0.124    25.183 r  cpu0/id_ex0/mem_rd_data[1]_i_8/O
                         net (fo=1, routed)           0.703    25.887    cpu0/id_ex0/mem_rd_data[1]_i_8_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124    26.011 r  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=1, routed)           0.714    26.724    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I0_O)        0.124    26.848 f  cpu0/id_ex0/mem_rd_data[1]_i_2/O
                         net (fo=2, routed)           0.494    27.342    cpu0/id_ex0/mem_rd_data[1]_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    27.466 r  cpu0/id_ex0/mem_rd_data[1]_i_1/O
                         net (fo=4, routed)           0.687    28.153    cpu0/id_ex0/ex_rd_data[1]
    SLICE_X38Y128        LUT6 (Prop_lut6_I1_O)        0.124    28.277 r  cpu0/id_ex0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000    28.277    cpu0/if_id0/ex_jmp_addr_reg[3][1]
    SLICE_X38Y128        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.855 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.481    29.336    cpu0/if_id0/id0/jmp_addr1[2]
    SLICE_X33Y128        LUT6 (Prop_lut6_I3_O)        0.301    29.637 r  cpu0/if_id0/ex_jmp_addr[2]_i_1/O
                         net (fo=1, routed)           0.904    30.541    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[2]
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.594    24.747    cpu0/id_ex0/clk_out1
    SLICE_X37Y127        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[2]/C
                         clock pessimism             -0.418    24.329    
                         clock uncertainty           -0.104    24.225    
    SLICE_X37Y127        FDRE (Setup_fdre_C_D)       -0.058    24.167    cpu0/id_ex0/ex_jmp_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -30.541    
  -------------------------------------------------------------------
                         slack                                 -6.374    

Slack (VIOLATED) :        -6.353ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.875ns  (logic 3.928ns (49.878%)  route 3.947ns (50.122%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 24.760 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130    24.292    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124    24.416 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000    24.416    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.966    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.080    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.194    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460    26.768    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124    26.892 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000    26.892    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    27.109 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436    27.546    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299    27.845 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618    28.462    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124    28.586 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303    28.890    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124    29.014 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000    29.014    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.564 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.564    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.678 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.678    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.792 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.792    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.906 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.906    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.020 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.020    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.134 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.134    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.248 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.248    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.582 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    30.582    cpu0/pc_reg0/npc_reg[31]_0[30]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607    24.760    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.489    24.271    
                         clock uncertainty           -0.104    24.167    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062    24.229    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                         24.229    
                         arrival time                         -30.582    
  -------------------------------------------------------------------
                         slack                                 -6.353    

Slack (VIOLATED) :        -6.300ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.742ns  (logic 1.968ns (25.421%)  route 5.774ns (74.579%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 24.751 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    24.264    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    24.388 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    24.388    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.938 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    24.938    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    25.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361    26.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801    27.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    27.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310    28.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.026    29.149    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X40Y130        LUT2 (Prop_lut2_I1_O)        0.124    29.273 r  cpu0/id_ex0/ex_reg1[17]_i_1/O
                         net (fo=5, routed)           1.175    30.448    cpu0/id_ex0/p_2_in[17]
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.598    24.751    cpu0/id_ex0/clk_out1
    SLICE_X40Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[17]/C
                         clock pessimism             -0.418    24.333    
                         clock uncertainty           -0.104    24.229    
    SLICE_X40Y130        FDRE (Setup_fdre_C_D)       -0.081    24.148    cpu0/id_ex0/ex_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         24.148    
                         arrival time                         -30.448    
  -------------------------------------------------------------------
                         slack                                 -6.300    

Slack (VIOLATED) :        -6.258ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.780ns  (logic 3.833ns (49.266%)  route 3.947ns (50.734%))
  Logic Levels:           18  (CARRY4=12 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 24.760 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.130    24.292    cpu0/id_ex0/ex_reg2[3]
    SLICE_X45Y127        LUT4 (Prop_lut4_I1_O)        0.124    24.416 r  cpu0/id_ex0/_jmp_enable_i_148/O
                         net (fo=1, routed)           0.000    24.416    cpu0/id_ex0/_jmp_enable_i_148_n_0
    SLICE_X45Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.966 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    24.966    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X45Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.080 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.080    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X45Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.194 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.194    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X45Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.308 f  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.460    26.768    cpu0/id_ex0/ex0/p_2_in
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.124    26.892 r  cpu0/id_ex0/npc[0]_i_11/O
                         net (fo=1, routed)           0.000    26.892    cpu0/id_ex0/npc[0]_i_11_n_0
    SLICE_X23Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    27.109 r  cpu0/id_ex0/npc_reg[0]_i_4/O
                         net (fo=1, routed)           0.436    27.546    cpu0/id_ex0/npc_reg[0]_i_4_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I1_O)        0.299    27.845 f  cpu0/id_ex0/npc[0]_i_2/O
                         net (fo=81, routed)          0.618    28.462    cpu0/id_ex0/npc[0]_i_2_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I0_O)        0.124    28.586 r  cpu0/id_ex0/npc[4]_i_8/O
                         net (fo=1, routed)           0.303    28.890    cpu0/mem_ctrl0/cache1/npc_reg[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124    29.014 r  cpu0/mem_ctrl0/cache1/npc[4]_i_5/O
                         net (fo=1, routed)           0.000    29.014    cpu0/id_ex0/S[0]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.564 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.564    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.678 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.678    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.792 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.792    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.906 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.906    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.020 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.020    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.134 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.134    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.248 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.248    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X24Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.487 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    30.487    cpu0/pc_reg0/npc_reg[31]_0[31]
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.607    24.760    cpu0/pc_reg0/clk_out1
    SLICE_X24Y136        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.489    24.271    
                         clock uncertainty           -0.104    24.167    
    SLICE_X24Y136        FDRE (Setup_fdre_C_D)        0.062    24.229    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                         24.229    
                         arrival time                         -30.487    
  -------------------------------------------------------------------
                         slack                                 -6.258    

Slack (VIOLATED) :        -6.252ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.709ns  (logic 1.968ns (25.527%)  route 5.741ns (74.473%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 24.744 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    24.264    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    24.388 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    24.388    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.938 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    24.938    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    25.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361    26.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801    27.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    27.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310    28.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.186    29.309    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X47Y129        LUT6 (Prop_lut6_I5_O)        0.124    29.433 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=5, routed)           0.983    30.416    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.591    24.744    cpu0/id_ex0/clk_out1
    SLICE_X39Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica_2/C
                         clock pessimism             -0.418    24.326    
                         clock uncertainty           -0.104    24.222    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)       -0.058    24.164    cpu0/id_ex0/ex_reg2_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         24.164    
                         arrival time                         -30.416    
  -------------------------------------------------------------------
                         slack                                 -6.252    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 24.750 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    24.264    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    24.388 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    24.388    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.938 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    24.938    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    25.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361    26.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801    27.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    27.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310    28.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640    28.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117    28.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182    30.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597    24.750    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[7]/C
                         clock pessimism             -0.418    24.332    
                         clock uncertainty           -0.104    24.228    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413    23.815    cpu0/id_ex0/ex_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -30.063    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 24.750 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    24.264    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    24.388 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    24.388    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.938 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    24.938    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    25.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361    26.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801    27.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    27.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310    28.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640    28.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117    28.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182    30.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597    24.750    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[8]/C
                         clock pessimism             -0.418    24.332    
                         clock uncertainty           -0.104    24.228    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413    23.815    cpu0/id_ex0/ex_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -30.063    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.356ns  (logic 1.961ns (26.657%)  route 5.395ns (73.343%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 24.750 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    24.264    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    24.388 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    24.388    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.938 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    24.938    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    25.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361    26.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801    27.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    27.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310    28.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         0.640    28.763    cpu0/mem_ctrl0/ex_pc_reg[0]
    SLICE_X31Y130        LUT2 (Prop_lut2_I1_O)        0.117    28.880 r  cpu0/mem_ctrl0/ex_pc[31]_i_1/O
                         net (fo=37, routed)          1.182    30.063    cpu0/id_ex0/ex_pc_reg[0]_0[0]
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.597    24.750    cpu0/id_ex0/clk_out1
    SLICE_X39Y129        FDRE                                         r  cpu0/id_ex0/ex_pc_reg[9]/C
                         clock pessimism             -0.418    24.332    
                         clock uncertainty           -0.104    24.228    
    SLICE_X39Y129        FDRE (Setup_fdre_C_CE)      -0.413    23.815    cpu0/id_ex0/ex_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -30.063    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.244ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        7.703ns  (logic 1.968ns (25.548%)  route 5.735ns (74.452%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 24.754 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.294ns = ( 22.706 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.725    22.706    cpu0/id_ex0/clk_out1
    SLICE_X49Y129        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456    23.162 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=103, routed)         1.101    24.264    cpu0/id_ex0/ex_reg2[3]
    SLICE_X44Y128        LUT4 (Prop_lut4_I1_O)        0.124    24.388 r  cpu0/id_ex0/_jmp_enable_i_140/O
                         net (fo=1, routed)           0.000    24.388    cpu0/id_ex0/_jmp_enable_i_140_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.938 r  cpu0/id_ex0/_jmp_enable_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    24.938    cpu0/id_ex0/_jmp_enable_reg_i_99_n_0
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.052 r  cpu0/id_ex0/_jmp_enable_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    25.052    cpu0/id_ex0/_jmp_enable_reg_i_58_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.166 r  cpu0/id_ex0/_jmp_enable_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.166    cpu0/id_ex0/_jmp_enable_reg_i_18_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.280 f  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           1.361    26.641    cpu0/id_ex0/ex0/p_1_in
    SLICE_X32Y130        LUT6 (Prop_lut6_I3_O)        0.124    26.765 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=2, routed)           0.801    27.566    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X31Y130        LUT5 (Prop_lut5_I1_O)        0.124    27.690 f  cpu0/id_ex0/_flush_if_i_3/O
                         net (fo=2, routed)           0.310    28.000    cpu0/id_ex0/_flush_if_i_3_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.124 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=115, routed)         1.310    29.433    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X46Y127        LUT4 (Prop_lut4_I3_O)        0.124    29.557 r  cpu0/id_ex0/ex_reg1[12]_i_1/O
                         net (fo=4, routed)           0.852    30.410    cpu0/id_ex0/p_2_in[12]
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.601    24.754    cpu0/id_ex0/clk_out1
    SLICE_X43Y132        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.418    24.336    
                         clock uncertainty           -0.104    24.232    
    SLICE_X43Y132        FDRE (Setup_fdre_C_D)       -0.067    24.165    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         24.165    
                         arrival time                         -30.410    
  -------------------------------------------------------------------
                         slack                                 -6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.198%)  route 0.185ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X29Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[24]/Q
                         net (fo=11, routed)          0.185    -0.163    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/D
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.911    -0.257    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/WCLK
    SLICE_X30Y114        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.456    
                         clock uncertainty            0.104    -0.352    
    SLICE_X30Y114        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.208    cpu0/mem_ctrl0/cache1/entry_reg_0_255_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    hci0/uart_blk/uart_rx_fifo/clk_out1
    SLICE_X15Y103        FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=19, routed)          0.281    -0.061    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD2
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y103        RAMS32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.222    -0.470    
                         clock uncertainty            0.104    -0.366    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.112    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cpu0/mem_ctrl0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.083%)  route 0.202ns (58.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.639    -0.490    cpu0/mem_ctrl0/clk_out1
    SLICE_X28Y115        FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  cpu0/mem_ctrl0/data_out_reg[9]/Q
                         net (fo=11, routed)          0.202    -0.147    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/D
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.909    -0.259    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/WCLK
    SLICE_X34Y116        RAMS64E                                      r  cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.199    -0.458    
                         clock uncertainty            0.104    -0.354    
    SLICE_X34Y116        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.210    cpu0/mem_ctrl0/cache1/entry_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 6.435 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    -1.133    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     6.435    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     6.017    
                         clock uncertainty           -0.104     5.913    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.508    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 6.435 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    -1.133    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     6.435    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     6.017    
                         clock uncertainty           -0.104     5.913    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.508    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 6.435 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    -1.133    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     6.435    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     6.017    
                         clock uncertainty           -0.104     5.913    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.508    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.558%)  route 0.697ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 6.436 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.697    -1.126    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.616     6.436    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.405     6.031    
                         clock uncertainty           -0.104     5.927    
    SLICE_X9Y102         FDCE (Recov_fdce_C_CLR)     -0.405     5.522    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 rst_reg_replica_36/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (38.010%)  route 0.744ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.502 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X9Y106         FDPE                                         r  rst_reg_replica_36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica_36/Q
                         net (fo=8, routed)           0.744    -1.079    hci0/uart_blk/uart_baud_clk_blk/rst_repN_36_alias
    SLICE_X7Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.682     6.502    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X7Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.418     6.084    
                         clock uncertainty           -0.104     5.980    
    SLICE_X7Y105         FDCE (Recov_fdce_C_CLR)     -0.405     5.575    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.575    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  6.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.537    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 rst_reg_replica_35/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_35/Q
                         net (fo=1, routed)           0.176    -0.167    hci0/uart_blk/rst_repN_35_alias
    SLICE_X11Y107        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y107        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X11Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.141    -0.342 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.175    -0.167    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.220    -0.467    
    SLICE_X9Y103         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg_replica_30/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.214%)  route 0.238ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.643    -0.486    clk
    SLICE_X9Y112         FDPE                                         r  rst_reg_replica_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_30/Q
                         net (fo=2, routed)           0.238    -0.107    hci0/uart_blk/uart_rx_blk/rst_repN_30_alias
    SLICE_X7Y108         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.947    -0.221    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y108         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.199    -0.420    
    SLICE_X7Y108         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 6.435 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689     5.534    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     6.435    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     6.017    
                         clock uncertainty           -0.104     5.913    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.508    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 6.435 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689     5.534    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     6.435    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     6.017    
                         clock uncertainty           -0.104     5.913    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.508    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 6.435 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689     5.534    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     6.435    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     6.017    
                         clock uncertainty           -0.104     5.913    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.508    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702     5.546    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702     5.546    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702     5.546    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702     5.546    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 6.434 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702     5.546    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     6.434    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.401     6.033    
                         clock uncertainty           -0.104     5.929    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     5.524    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.558%)  route 0.697ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 6.436 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.697     5.541    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.616     6.436    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.405     6.031    
                         clock uncertainty           -0.104     5.927    
    SLICE_X9Y102         FDCE (Recov_fdce_C_CLR)     -0.405     5.522    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 rst_reg_replica_36/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@8.333ns - clk_out1_clk_wiz_0_1 rise@6.667ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (38.010%)  route 0.744ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.502 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 4.388 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.378    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482     0.896 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.552    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.648 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740     4.388    clk
    SLICE_X9Y106         FDPE                                         r  rst_reg_replica_36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.456     4.844 f  rst_reg_replica_36/Q
                         net (fo=8, routed)           0.744     5.588    hci0/uart_blk/uart_baud_clk_blk/rst_repN_36_alias
    SLICE_X7Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  EXCLK (IN)
                         net (fo=0)                   0.000     8.333    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.902    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     3.153 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     4.729    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.820 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.682     6.502    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X7Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.418     6.084    
                         clock uncertainty           -0.104     5.980    
    SLICE_X7Y105         FDCE (Recov_fdce_C_CLR)     -0.405     5.575    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.575    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 -0.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.433    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_reg_replica_35/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_35/Q
                         net (fo=1, routed)           0.176    -0.167    hci0/uart_blk/rst_repN_35_alias
    SLICE_X11Y107        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y107        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.104    -0.343    
    SLICE_X11Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.141    -0.342 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.175    -0.167    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.220    -0.467    
                         clock uncertainty            0.104    -0.363    
    SLICE_X9Y103         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.441    
                         clock uncertainty            0.104    -0.337    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.404    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.441    
                         clock uncertainty            0.104    -0.337    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.404    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.219    -0.441    
                         clock uncertainty            0.104    -0.337    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.404    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg_replica_30/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.214%)  route 0.238ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.643    -0.486    clk
    SLICE_X9Y112         FDPE                                         r  rst_reg_replica_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_30/Q
                         net (fo=2, routed)           0.238    -0.107    hci0/uart_blk/uart_rx_blk/rst_repN_30_alias
    SLICE_X7Y108         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.947    -0.221    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y108         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.199    -0.420    
                         clock uncertainty            0.104    -0.316    
    SLICE_X7Y108         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 24.768 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    23.867    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615    24.768    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418    24.350    
                         clock uncertainty           -0.104    24.246    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.841    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -23.867    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 24.768 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    23.867    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615    24.768    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418    24.350    
                         clock uncertainty           -0.104    24.246    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.841    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -23.867    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 24.768 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    23.867    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615    24.768    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418    24.350    
                         clock uncertainty           -0.104    24.246    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.841    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -23.867    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 24.767 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    23.879    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614    24.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.401    24.366    
                         clock uncertainty           -0.104    24.262    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.857    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -23.879    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 24.767 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    23.879    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614    24.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.401    24.366    
                         clock uncertainty           -0.104    24.262    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.857    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -23.879    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 24.767 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    23.879    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614    24.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.401    24.366    
                         clock uncertainty           -0.104    24.262    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.857    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -23.879    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 24.767 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    23.879    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614    24.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.401    24.366    
                         clock uncertainty           -0.104    24.262    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.857    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -23.879    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 24.767 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    23.879    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614    24.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.401    24.366    
                         clock uncertainty           -0.104    24.262    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405    23.857    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -23.879    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.558%)  route 0.697ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 24.769 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.697    23.874    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.616    24.769    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.405    24.364    
                         clock uncertainty           -0.104    24.260    
    SLICE_X9Y102         FDCE (Recov_fdce_C_CLR)     -0.405    23.855    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.855    
                         arrival time                         -23.874    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 rst_reg_replica_36/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (38.010%)  route 0.744ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 24.835 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 22.721 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    27.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    19.230 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    20.885    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.981 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    22.721    clk
    SLICE_X9Y106         FDPE                                         r  rst_reg_replica_36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.456    23.177 f  rst_reg_replica_36/Q
                         net (fo=8, routed)           0.744    23.921    hci0/uart_blk/uart_baud_clk_blk/rst_repN_36_alias
    SLICE_X7Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    26.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    29.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    21.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    23.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.682    24.835    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X7Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.418    24.417    
                         clock uncertainty           -0.104    24.313    
    SLICE_X7Y105         FDCE (Recov_fdce_C_CLR)     -0.405    23.908    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.908    
                         arrival time                         -23.921    
  -------------------------------------------------------------------
                         slack                                 -0.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.220    -0.466    
                         clock uncertainty            0.104    -0.362    
    SLICE_X8Y102         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.433    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_reg_replica_35/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_35/Q
                         net (fo=1, routed)           0.176    -0.167    hci0/uart_blk/rst_repN_35_alias
    SLICE_X11Y107        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y107        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.104    -0.343    
    SLICE_X11Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.141    -0.342 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.175    -0.167    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.220    -0.467    
                         clock uncertainty            0.104    -0.363    
    SLICE_X9Y103         FDCE (Remov_fdce_C_CLR)     -0.092    -0.455    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.441    
                         clock uncertainty            0.104    -0.337    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.404    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.441    
                         clock uncertainty            0.104    -0.337    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.404    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.219    -0.441    
                         clock uncertainty            0.104    -0.337    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.404    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg_replica_30/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.214%)  route 0.238ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.643    -0.486    clk
    SLICE_X9Y112         FDPE                                         r  rst_reg_replica_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_30/Q
                         net (fo=2, routed)           0.238    -0.107    hci0/uart_blk/uart_rx_blk/rst_repN_30_alias
    SLICE_X7Y108         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.947    -0.221    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y108         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.199    -0.420    
                         clock uncertainty            0.104    -0.316    
    SLICE_X7Y108         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 4.768 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    -1.133    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     4.768    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     4.350    
                         clock uncertainty           -0.101     4.249    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.844    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 4.768 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    -1.133    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     4.768    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     4.350    
                         clock uncertainty           -0.101     4.249    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.844    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 4.768 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.689    -1.133    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X15Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.615     4.768    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X15Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     4.350    
                         clock uncertainty           -0.101     4.249    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.844    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 4.767 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     4.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.401     4.366    
                         clock uncertainty           -0.101     4.265    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.860    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 4.767 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     4.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.401     4.366    
                         clock uncertainty           -0.101     4.265    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.860    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 4.767 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     4.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.401     4.366    
                         clock uncertainty           -0.101     4.265    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.860    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 4.767 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     4.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.401     4.366    
                         clock uncertainty           -0.101     4.265    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.860    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 rst_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.456ns (39.378%)  route 0.702ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 4.767 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X17Y104        FDPE                                         r  rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica/Q
                         net (fo=200, routed)         0.702    -1.121    hci0/uart_blk/uart_rx_blk/rst_repN_alias
    SLICE_X16Y104        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.614     4.767    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X16Y104        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.401     4.366    
                         clock uncertainty           -0.101     4.265    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.405     3.860    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.558%)  route 0.697ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 4.769 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.697    -1.126    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.616     4.769    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.405     4.364    
                         clock uncertainty           -0.101     4.263    
    SLICE_X9Y102         FDCE (Recov_fdce_C_CLR)     -0.405     3.858    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.858    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 rst_reg_replica_36/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (38.010%)  route 0.744ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 4.835 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.279ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.740    -2.279    clk
    SLICE_X9Y106         FDPE                                         r  rst_reg_replica_36/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDPE (Prop_fdpe_C_Q)         0.456    -1.823 f  rst_reg_replica_36/Q
                         net (fo=8, routed)           0.744    -1.079    hci0/uart_blk/uart_baud_clk_blk/rst_repN_36_alias
    SLICE_X7Y105         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.667    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.236    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.486 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     3.062    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.153 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        1.682     4.835    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X7Y105         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism             -0.418     4.417    
                         clock uncertainty           -0.101     4.316    
    SLICE_X7Y105         FDCE (Recov_fdce_C_CLR)     -0.405     3.911    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.911    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  4.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 rst_reg_replica_31/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.220%)  route 0.145ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_31/Q
                         net (fo=4, routed)           0.145    -0.197    hci0/uart_blk/uart_tx_blk/rst_repN_31_alias
    SLICE_X8Y102         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.922    -0.246    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X8Y102         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.220    -0.466    
    SLICE_X8Y102         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.537    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 rst_reg_replica_35/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.645    -0.484    clk
    SLICE_X9Y108         FDPE                                         r  rst_reg_replica_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141    -0.343 f  rst_reg_replica_35/Q
                         net (fo=1, routed)           0.176    -0.167    hci0/uart_blk/rst_repN_35_alias
    SLICE_X11Y107        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.920    -0.248    hci0/uart_blk/clk_out1
    SLICE_X11Y107        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X11Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 rst_reg_replica_34/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.646    -0.483    clk
    SLICE_X9Y104         FDPE                                         r  rst_reg_replica_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDPE (Prop_fdpe_C_Q)         0.141    -0.342 f  rst_reg_replica_34/Q
                         net (fo=16, routed)          0.175    -0.167    hci0/uart_blk/uart_tx_blk/rst_repN_34_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.921    -0.247    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.220    -0.467    
    SLICE_X9Y103         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rst_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.787%)  route 0.205ns (59.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.671    -0.458    clk
    SLICE_X7Y112         FDPE                                         r  rst_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.317 f  rst_reg_replica_33/Q
                         net (fo=13, routed)          0.205    -0.112    hci0/uart_blk/uart_rx_blk/rst_repN_33_alias
    SLICE_X6Y110         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.946    -0.222    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X6Y110         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.219    -0.441    
    SLICE_X6Y110         FDCE (Remov_fdce_C_CLR)     -0.067    -0.508    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg_replica_30/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.214%)  route 0.238ns (62.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.643    -0.486    clk
    SLICE_X9Y112         FDPE                                         r  rst_reg_replica_30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_30/Q
                         net (fo=2, routed)           0.238    -0.107    hci0/uart_blk/uart_rx_blk/rst_repN_30_alias
    SLICE_X7Y108         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=3293, routed)        0.947    -0.221    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X7Y108         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.199    -0.420    
    SLICE_X7Y108         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.405    





