
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007338  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  080074c8  080074c8  000174c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a4c  08007a4c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007a4c  08007a4c  00017a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a54  08007a54  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a54  08007a54  00017a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a58  08007a58  00017a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a8c  20000070  08007acc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000afc  08007acc  00020afc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012357  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002854  00000000  00000000  000323f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b98  00000000  00000000  00034c50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a50  00000000  00000000  000357e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002849d  00000000  00000000  00036238  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d65b  00000000  00000000  0005e6d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f15b9  00000000  00000000  0006bd30  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015d2e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003644  00000000  00000000  0015d364  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080074b0 	.word	0x080074b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080074b0 	.word	0x080074b0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000586:	2300      	movs	r3, #0
 8000588:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058a:	2003      	movs	r0, #3
 800058c:	f000 f95a 	bl	8000844 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000590:	2000      	movs	r0, #0
 8000592:	f000 f80d 	bl	80005b0 <HAL_InitTick>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d002      	beq.n	80005a2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	e001      	b.n	80005a6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005a2:	f004 fe1b 	bl	80051dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <HAL_InitTick+0x68>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d022      	beq.n	800060a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005c4:	4b15      	ldr	r3, [pc, #84]	; (800061c <HAL_InitTick+0x6c>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <HAL_InitTick+0x68>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 f968 	bl	80008ae <HAL_SYSTICK_Config>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d10f      	bne.n	8000604 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b0f      	cmp	r3, #15
 80005e8:	d809      	bhi.n	80005fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ea:	2200      	movs	r2, #0
 80005ec:	6879      	ldr	r1, [r7, #4]
 80005ee:	f04f 30ff 	mov.w	r0, #4294967295
 80005f2:	f000 f932 	bl	800085a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005f6:	4a0a      	ldr	r2, [pc, #40]	; (8000620 <HAL_InitTick+0x70>)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	e007      	b.n	800060e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	73fb      	strb	r3, [r7, #15]
 8000602:	e004      	b.n	800060e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	73fb      	strb	r3, [r7, #15]
 8000608:	e001      	b.n	800060e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800060a:	2301      	movs	r3, #1
 800060c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800060e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000004 	.word	0x20000004
 800061c:	20000008 	.word	0x20000008
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <HAL_IncTick+0x1c>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_IncTick+0x20>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4413      	add	r3, r2
 8000632:	4a03      	ldr	r2, [pc, #12]	; (8000640 <HAL_IncTick+0x1c>)
 8000634:	6013      	str	r3, [r2, #0]
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	20000098 	.word	0x20000098
 8000644:	20000004 	.word	0x20000004

08000648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <HAL_GetTick+0x14>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000098 	.word	0x20000098

08000660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000668:	f7ff ffee 	bl	8000648 <HAL_GetTick>
 800066c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000678:	d004      	beq.n	8000684 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800067a:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <HAL_Delay+0x40>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	4413      	add	r3, r2
 8000682:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000684:	bf00      	nop
 8000686:	f7ff ffdf 	bl	8000648 <HAL_GetTick>
 800068a:	4602      	mov	r2, r0
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	68fa      	ldr	r2, [r7, #12]
 8000692:	429a      	cmp	r2, r3
 8000694:	d8f7      	bhi.n	8000686 <HAL_Delay+0x26>
  {
  }
}
 8000696:	bf00      	nop
 8000698:	3710      	adds	r7, #16
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000004 	.word	0x20000004

080006a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c0:	4013      	ands	r3, r2
 80006c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d6:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	60d3      	str	r3, [r2, #12]
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <__NVIC_GetPriorityGrouping+0x18>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	0a1b      	lsrs	r3, r3, #8
 80006f6:	f003 0307 	and.w	r3, r3, #7
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	2b00      	cmp	r3, #0
 8000718:	db0b      	blt.n	8000732 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	f003 021f 	and.w	r2, r3, #31
 8000720:	4907      	ldr	r1, [pc, #28]	; (8000740 <__NVIC_EnableIRQ+0x38>)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	095b      	lsrs	r3, r3, #5
 8000728:	2001      	movs	r0, #1
 800072a:	fa00 f202 	lsl.w	r2, r0, r2
 800072e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000e100 	.word	0xe000e100

08000744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	6039      	str	r1, [r7, #0]
 800074e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000754:	2b00      	cmp	r3, #0
 8000756:	db0a      	blt.n	800076e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	490c      	ldr	r1, [pc, #48]	; (8000790 <__NVIC_SetPriority+0x4c>)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	0112      	lsls	r2, r2, #4
 8000764:	b2d2      	uxtb	r2, r2
 8000766:	440b      	add	r3, r1
 8000768:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800076c:	e00a      	b.n	8000784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4908      	ldr	r1, [pc, #32]	; (8000794 <__NVIC_SetPriority+0x50>)
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	f003 030f 	and.w	r3, r3, #15
 800077a:	3b04      	subs	r3, #4
 800077c:	0112      	lsls	r2, r2, #4
 800077e:	b2d2      	uxtb	r2, r2
 8000780:	440b      	add	r3, r1
 8000782:	761a      	strb	r2, [r3, #24]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000e100 	.word	0xe000e100
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000798:	b480      	push	{r7}
 800079a:	b089      	sub	sp, #36	; 0x24
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f003 0307 	and.w	r3, r3, #7
 80007aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	f1c3 0307 	rsb	r3, r3, #7
 80007b2:	2b04      	cmp	r3, #4
 80007b4:	bf28      	it	cs
 80007b6:	2304      	movcs	r3, #4
 80007b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	3304      	adds	r3, #4
 80007be:	2b06      	cmp	r3, #6
 80007c0:	d902      	bls.n	80007c8 <NVIC_EncodePriority+0x30>
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3b03      	subs	r3, #3
 80007c6:	e000      	b.n	80007ca <NVIC_EncodePriority+0x32>
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007cc:	f04f 32ff 	mov.w	r2, #4294967295
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	fa02 f303 	lsl.w	r3, r2, r3
 80007d6:	43da      	mvns	r2, r3
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	401a      	ands	r2, r3
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e0:	f04f 31ff 	mov.w	r1, #4294967295
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	43d9      	mvns	r1, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f0:	4313      	orrs	r3, r2
         );
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3724      	adds	r7, #36	; 0x24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
	...

08000800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000810:	d301      	bcc.n	8000816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000812:	2301      	movs	r3, #1
 8000814:	e00f      	b.n	8000836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000816:	4a0a      	ldr	r2, [pc, #40]	; (8000840 <SysTick_Config+0x40>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800081e:	210f      	movs	r1, #15
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	f7ff ff8e 	bl	8000744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000828:	4b05      	ldr	r3, [pc, #20]	; (8000840 <SysTick_Config+0x40>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082e:	4b04      	ldr	r3, [pc, #16]	; (8000840 <SysTick_Config+0x40>)
 8000830:	2207      	movs	r2, #7
 8000832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000834:	2300      	movs	r3, #0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	e000e010 	.word	0xe000e010

08000844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ff29 	bl	80006a4 <__NVIC_SetPriorityGrouping>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b086      	sub	sp, #24
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
 8000866:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800086c:	f7ff ff3e 	bl	80006ec <__NVIC_GetPriorityGrouping>
 8000870:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	6978      	ldr	r0, [r7, #20]
 8000878:	f7ff ff8e 	bl	8000798 <NVIC_EncodePriority>
 800087c:	4602      	mov	r2, r0
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000882:	4611      	mov	r1, r2
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff5d 	bl	8000744 <__NVIC_SetPriority>
}
 800088a:	bf00      	nop
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b082      	sub	sp, #8
 8000896:	af00      	add	r7, sp, #0
 8000898:	4603      	mov	r3, r0
 800089a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff31 	bl	8000708 <__NVIC_EnableIRQ>
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff ffa2 	bl	8000800 <SysTick_Config>
 80008bc:	4603      	mov	r3, r0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e098      	b.n	8000a0c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	461a      	mov	r2, r3
 80008e0:	4b4d      	ldr	r3, [pc, #308]	; (8000a18 <HAL_DMA_Init+0x150>)
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d80f      	bhi.n	8000906 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	461a      	mov	r2, r3
 80008ec:	4b4b      	ldr	r3, [pc, #300]	; (8000a1c <HAL_DMA_Init+0x154>)
 80008ee:	4413      	add	r3, r2
 80008f0:	4a4b      	ldr	r2, [pc, #300]	; (8000a20 <HAL_DMA_Init+0x158>)
 80008f2:	fba2 2303 	umull	r2, r3, r2, r3
 80008f6:	091b      	lsrs	r3, r3, #4
 80008f8:	009a      	lsls	r2, r3, #2
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a48      	ldr	r2, [pc, #288]	; (8000a24 <HAL_DMA_Init+0x15c>)
 8000902:	641a      	str	r2, [r3, #64]	; 0x40
 8000904:	e00e      	b.n	8000924 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	4b46      	ldr	r3, [pc, #280]	; (8000a28 <HAL_DMA_Init+0x160>)
 800090e:	4413      	add	r3, r2
 8000910:	4a43      	ldr	r2, [pc, #268]	; (8000a20 <HAL_DMA_Init+0x158>)
 8000912:	fba2 2303 	umull	r2, r3, r2, r3
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	009a      	lsls	r2, r3, #2
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a42      	ldr	r2, [pc, #264]	; (8000a2c <HAL_DMA_Init+0x164>)
 8000922:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2202      	movs	r2, #2
 8000928:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800093a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800093e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	691b      	ldr	r3, [r3, #16]
 800094e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a1b      	ldr	r3, [r3, #32]
 8000966:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000968:	68fa      	ldr	r2, [r7, #12]
 800096a:	4313      	orrs	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800097e:	d039      	beq.n	80009f4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000984:	4a27      	ldr	r2, [pc, #156]	; (8000a24 <HAL_DMA_Init+0x15c>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d11a      	bne.n	80009c0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800098a:	4b29      	ldr	r3, [pc, #164]	; (8000a30 <HAL_DMA_Init+0x168>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	f003 031c 	and.w	r3, r3, #28
 8000996:	210f      	movs	r1, #15
 8000998:	fa01 f303 	lsl.w	r3, r1, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	4924      	ldr	r1, [pc, #144]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009a0:	4013      	ands	r3, r2
 80009a2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009a4:	4b22      	ldr	r3, [pc, #136]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6859      	ldr	r1, [r3, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b0:	f003 031c 	and.w	r3, r3, #28
 80009b4:	fa01 f303 	lsl.w	r3, r1, r3
 80009b8:	491d      	ldr	r1, [pc, #116]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009ba:	4313      	orrs	r3, r2
 80009bc:	600b      	str	r3, [r1, #0]
 80009be:	e019      	b.n	80009f4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c8:	f003 031c 	and.w	r3, r3, #28
 80009cc:	210f      	movs	r1, #15
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	4917      	ldr	r1, [pc, #92]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009d6:	4013      	ands	r3, r2
 80009d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009da:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6859      	ldr	r1, [r3, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e6:	f003 031c 	and.w	r3, r3, #28
 80009ea:	fa01 f303 	lsl.w	r3, r1, r3
 80009ee:	4911      	ldr	r1, [pc, #68]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009f0:	4313      	orrs	r3, r2
 80009f2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2201      	movs	r2, #1
 80009fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2200      	movs	r2, #0
 8000a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40020407 	.word	0x40020407
 8000a1c:	bffdfff8 	.word	0xbffdfff8
 8000a20:	cccccccd 	.word	0xcccccccd
 8000a24:	40020000 	.word	0x40020000
 8000a28:	bffdfbf8 	.word	0xbffdfbf8
 8000a2c:	40020400 	.word	0x40020400
 8000a30:	400200a8 	.word	0x400200a8
 8000a34:	400204a8 	.word	0x400204a8

08000a38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
 8000a44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d101      	bne.n	8000a58 <HAL_DMA_Start_IT+0x20>
 8000a54:	2302      	movs	r3, #2
 8000a56:	e04b      	b.n	8000af0 <HAL_DMA_Start_IT+0xb8>
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d13a      	bne.n	8000ae2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2202      	movs	r2, #2
 8000a70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2200      	movs	r2, #0
 8000a78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f022 0201 	bic.w	r2, r2, #1
 8000a88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f000 f96b 	bl	8000d6c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d008      	beq.n	8000ab0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f042 020e 	orr.w	r2, r2, #14
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	e00f      	b.n	8000ad0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f022 0204 	bic.w	r2, r2, #4
 8000abe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f042 020a 	orr.w	r2, r2, #10
 8000ace:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f042 0201 	orr.w	r2, r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	e005      	b.n	8000aee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000aea:	2302      	movs	r3, #2
 8000aec:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b00:	2300      	movs	r3, #0
 8000b02:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d008      	beq.n	8000b22 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2204      	movs	r2, #4
 8000b14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e022      	b.n	8000b68 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f022 020e 	bic.w	r2, r2, #14
 8000b30:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f022 0201 	bic.w	r2, r2, #1
 8000b40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b46:	f003 021c 	and.w	r2, r3, #28
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	2101      	movs	r1, #1
 8000b50:	fa01 f202 	lsl.w	r2, r1, r2
 8000b54:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2201      	movs	r2, #1
 8000b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d005      	beq.n	8000b98 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2204      	movs	r2, #4
 8000b90:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	73fb      	strb	r3, [r7, #15]
 8000b96:	e029      	b.n	8000bec <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f022 020e 	bic.w	r2, r2, #14
 8000ba6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f022 0201 	bic.w	r2, r2, #1
 8000bb6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbc:	f003 021c 	and.w	r2, r3, #28
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bca:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d003      	beq.n	8000bec <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	4798      	blx	r3
    }
  }
  return status;
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c12:	f003 031c 	and.w	r3, r3, #28
 8000c16:	2204      	movs	r2, #4
 8000c18:	409a      	lsls	r2, r3
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d026      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x7a>
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	f003 0304 	and.w	r3, r3, #4
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d021      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0320 	and.w	r3, r3, #32
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d107      	bne.n	8000c4a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f022 0204 	bic.w	r2, r2, #4
 8000c48:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4e:	f003 021c 	and.w	r2, r3, #28
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	2104      	movs	r1, #4
 8000c58:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d071      	beq.n	8000d4a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000c6e:	e06c      	b.n	8000d4a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c74:	f003 031c 	and.w	r3, r3, #28
 8000c78:	2202      	movs	r2, #2
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d02e      	beq.n	8000ce2 <HAL_DMA_IRQHandler+0xec>
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d029      	beq.n	8000ce2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d10b      	bne.n	8000cb4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 020a 	bic.w	r2, r2, #10
 8000caa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb8:	f003 021c 	and.w	r2, r3, #28
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d038      	beq.n	8000d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000ce0:	e033      	b.n	8000d4a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce6:	f003 031c 	and.w	r3, r3, #28
 8000cea:	2208      	movs	r2, #8
 8000cec:	409a      	lsls	r2, r3
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d02a      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d025      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 020e 	bic.w	r2, r2, #14
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d14:	f003 021c 	and.w	r2, r3, #28
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2201      	movs	r2, #1
 8000d28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d004      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
}
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
 8000d78:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f003 021c 	and.w	r2, r3, #28
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	2101      	movs	r1, #1
 8000d88:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	683a      	ldr	r2, [r7, #0]
 8000d94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	2b10      	cmp	r3, #16
 8000d9c:	d108      	bne.n	8000db0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000dae:	e007      	b.n	8000dc0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	68ba      	ldr	r2, [r7, #8]
 8000db6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	60da      	str	r2, [r3, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dda:	e17f      	b.n	80010dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	2101      	movs	r1, #1
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	4013      	ands	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8171 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x38>
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2b12      	cmp	r3, #18
 8000e02:	d123      	bne.n	8000e4c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	08da      	lsrs	r2, r3, #3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3208      	adds	r2, #8
 8000e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	f003 0307 	and.w	r3, r3, #7
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	220f      	movs	r2, #15
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4013      	ands	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	691a      	ldr	r2, [r3, #16]
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	08da      	lsrs	r2, r3, #3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	3208      	adds	r2, #8
 8000e46:	6939      	ldr	r1, [r7, #16]
 8000e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	2203      	movs	r2, #3
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0203 	and.w	r2, r3, #3
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d00b      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d007      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e94:	2b11      	cmp	r3, #17
 8000e96:	d003      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b12      	cmp	r3, #18
 8000e9e:	d130      	bne.n	8000f02 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	68da      	ldr	r2, [r3, #12]
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	f003 0201 	and.w	r2, r3, #1
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b03      	cmp	r3, #3
 8000f0c:	d118      	bne.n	8000f40 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f14:	2201      	movs	r2, #1
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	08db      	lsrs	r3, r3, #3
 8000f2a:	f003 0201 	and.w	r2, r3, #1
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	f000 80ac 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b5e      	ldr	r3, [pc, #376]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f82:	4a5d      	ldr	r2, [pc, #372]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6613      	str	r3, [r2, #96]	; 0x60
 8000f8a:	4b5b      	ldr	r3, [pc, #364]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f96:	4a59      	ldr	r2, [pc, #356]	; (80010fc <HAL_GPIO_Init+0x330>)
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	220f      	movs	r2, #15
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fc0:	d025      	beq.n	800100e <HAL_GPIO_Init+0x242>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4e      	ldr	r2, [pc, #312]	; (8001100 <HAL_GPIO_Init+0x334>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d01f      	beq.n	800100a <HAL_GPIO_Init+0x23e>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4d      	ldr	r2, [pc, #308]	; (8001104 <HAL_GPIO_Init+0x338>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d019      	beq.n	8001006 <HAL_GPIO_Init+0x23a>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4c      	ldr	r2, [pc, #304]	; (8001108 <HAL_GPIO_Init+0x33c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d013      	beq.n	8001002 <HAL_GPIO_Init+0x236>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4b      	ldr	r2, [pc, #300]	; (800110c <HAL_GPIO_Init+0x340>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00d      	beq.n	8000ffe <HAL_GPIO_Init+0x232>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4a      	ldr	r2, [pc, #296]	; (8001110 <HAL_GPIO_Init+0x344>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d007      	beq.n	8000ffa <HAL_GPIO_Init+0x22e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a49      	ldr	r2, [pc, #292]	; (8001114 <HAL_GPIO_Init+0x348>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_GPIO_Init+0x22a>
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	e00c      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	e00a      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e008      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001002:	2303      	movs	r3, #3
 8001004:	e004      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001006:	2302      	movs	r3, #2
 8001008:	e002      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100e:	2300      	movs	r3, #0
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	f002 0203 	and.w	r2, r2, #3
 8001016:	0092      	lsls	r2, r2, #2
 8001018:	4093      	lsls	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001020:	4936      	ldr	r1, [pc, #216]	; (80010fc <HAL_GPIO_Init+0x330>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	089b      	lsrs	r3, r3, #2
 8001026:	3302      	adds	r3, #2
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800102e:	4b3a      	ldr	r3, [pc, #232]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	43db      	mvns	r3, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001052:	4a31      	ldr	r2, [pc, #196]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001058:	4b2f      	ldr	r3, [pc, #188]	; (8001118 <HAL_GPIO_Init+0x34c>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800107c:	4a26      	ldr	r2, [pc, #152]	; (8001118 <HAL_GPIO_Init+0x34c>)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001082:	4b25      	ldr	r3, [pc, #148]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010a6:	4a1c      	ldr	r2, [pc, #112]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010d0:	4a11      	ldr	r2, [pc, #68]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	3301      	adds	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa22 f303 	lsr.w	r3, r2, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	f47f ae78 	bne.w	8000ddc <HAL_GPIO_Init+0x10>
  }
}
 80010ec:	bf00      	nop
 80010ee:	371c      	adds	r7, #28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40010000 	.word	0x40010000
 8001100:	48000400 	.word	0x48000400
 8001104:	48000800 	.word	0x48000800
 8001108:	48000c00 	.word	0x48000c00
 800110c:	48001000 	.word	0x48001000
 8001110:	48001400 	.word	0x48001400
 8001114:	48001800 	.word	0x48001800
 8001118:	40010400 	.word	0x40010400

0800111c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	807b      	strh	r3, [r7, #2]
 8001128:	4613      	mov	r3, r2
 800112a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800112c:	787b      	ldrb	r3, [r7, #1]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001132:	887a      	ldrh	r2, [r7, #2]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001138:	e002      	b.n	8001140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800113a:	887a      	ldrh	r2, [r7, #2]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e0af      	b.n	80012be <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d106      	bne.n	8001178 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f004 f856 	bl	8005224 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2202      	movs	r2, #2
 800117c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f022 0201 	bic.w	r2, r2, #1
 800118e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e00a      	b.n	80011ac <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	3304      	adds	r3, #4
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	2200      	movs	r2, #0
 80011a4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3301      	adds	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	2b0f      	cmp	r3, #15
 80011b0:	d9f1      	bls.n	8001196 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	689a      	ldr	r2, [r3, #8]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f042 0204 	orr.w	r2, r2, #4
 80011c0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	4b3f      	ldr	r3, [pc, #252]	; (80012c8 <HAL_LCD_Init+0x17c>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6851      	ldr	r1, [r2, #4]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6892      	ldr	r2, [r2, #8]
 80011d4:	4311      	orrs	r1, r2
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80011da:	4311      	orrs	r1, r2
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80011e0:	4311      	orrs	r1, r2
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	69d2      	ldr	r2, [r2, #28]
 80011e6:	4311      	orrs	r1, r2
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	6a12      	ldr	r2, [r2, #32]
 80011ec:	4311      	orrs	r1, r2
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	6992      	ldr	r2, [r2, #24]
 80011f2:	4311      	orrs	r1, r2
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80011f8:	4311      	orrs	r1, r2
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	430b      	orrs	r3, r1
 8001200:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f000 f94c 	bl	80014a0 <LCD_WaitForSynchro>
 8001208:	4603      	mov	r3, r0
 800120a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800120c:	7cfb      	ldrb	r3, [r7, #19]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <HAL_LCD_Init+0xca>
  {
    return status;
 8001212:	7cfb      	ldrb	r3, [r7, #19]
 8001214:	e053      	b.n	80012be <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68da      	ldr	r2, [r3, #12]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	431a      	orrs	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	430a      	orrs	r2, r1
 800123c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f042 0201 	orr.w	r2, r2, #1
 800124c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800124e:	f7ff f9fb 	bl	8000648 <HAL_GetTick>
 8001252:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001254:	e00c      	b.n	8001270 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001256:	f7ff f9f7 	bl	8000648 <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001264:	d904      	bls.n	8001270 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2208      	movs	r2, #8
 800126a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e026      	b.n	80012be <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b01      	cmp	r3, #1
 800127c:	d1eb      	bne.n	8001256 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800127e:	f7ff f9e3 	bl	8000648 <HAL_GetTick>
 8001282:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001284:	e00c      	b.n	80012a0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001286:	f7ff f9df 	bl	8000648 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001294:	d904      	bls.n	80012a0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2210      	movs	r2, #16
 800129a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e00e      	b.n	80012be <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f003 0310 	and.w	r3, r3, #16
 80012aa:	2b10      	cmp	r3, #16
 80012ac:	d1eb      	bne.n	8001286 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2201      	movs	r2, #1
 80012b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80012bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	fc00000e 	.word	0xfc00000e

080012cc <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
 80012d8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012e0:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d002      	beq.n	80012ee <HAL_LCD_Write+0x22>
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d144      	bne.n	8001378 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d12a      	bne.n	8001350 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001300:	2b01      	cmp	r3, #1
 8001302:	d101      	bne.n	8001308 <HAL_LCD_Write+0x3c>
 8001304:	2302      	movs	r3, #2
 8001306:	e038      	b.n	800137a <HAL_LCD_Write+0xae>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2202      	movs	r2, #2
 8001314:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001318:	f7ff f996 	bl	8000648 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800131e:	e010      	b.n	8001342 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001320:	f7ff f992 	bl	8000648 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800132e:	d908      	bls.n	8001342 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2202      	movs	r2, #2
 8001334:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2200      	movs	r2, #0
 800133a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e01b      	b.n	800137a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b04      	cmp	r3, #4
 800134e:	d0e7      	beq.n	8001320 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	3304      	adds	r3, #4
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	401a      	ands	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	6819      	ldr	r1, [r3, #0]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	431a      	orrs	r2, r3
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	3304      	adds	r3, #4
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	440b      	add	r3, r1
 8001372:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001374:	2300      	movs	r3, #0
 8001376:	e000      	b.n	800137a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
  }
}
 800137a:	4618      	mov	r0, r3
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b086      	sub	sp, #24
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001394:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001396:	7cbb      	ldrb	r3, [r7, #18]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d002      	beq.n	80013a2 <HAL_LCD_Clear+0x20>
 800139c:	7cbb      	ldrb	r3, [r7, #18]
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d140      	bne.n	8001424 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d101      	bne.n	80013b0 <HAL_LCD_Clear+0x2e>
 80013ac:	2302      	movs	r3, #2
 80013ae:	e03a      	b.n	8001426 <HAL_LCD_Clear+0xa4>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2202      	movs	r2, #2
 80013bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80013c0:	f7ff f942 	bl	8000648 <HAL_GetTick>
 80013c4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80013c6:	e010      	b.n	80013ea <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80013c8:	f7ff f93e 	bl	8000648 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013d6:	d908      	bls.n	80013ea <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2202      	movs	r2, #2
 80013dc:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e01d      	b.n	8001426 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 0304 	and.w	r3, r3, #4
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d0e7      	beq.n	80013c8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	e00a      	b.n	8001414 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3304      	adds	r3, #4
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	2200      	movs	r2, #0
 800140c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	3301      	adds	r3, #1
 8001412:	617b      	str	r3, [r7, #20]
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	d9f1      	bls.n	80013fe <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f000 f807 	bl	800142e <HAL_LCD_UpdateDisplayRequest>
 8001420:	4603      	mov	r3, r0
 8001422:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8001424:	7cfb      	ldrb	r3, [r7, #19]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2208      	movs	r2, #8
 800143c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f042 0204 	orr.w	r2, r2, #4
 800144c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800144e:	f7ff f8fb 	bl	8000648 <HAL_GetTick>
 8001452:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001454:	e010      	b.n	8001478 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001456:	f7ff f8f7 	bl	8000648 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001464:	d908      	bls.n	8001478 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2204      	movs	r2, #4
 800146a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e00f      	b.n	8001498 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	2b08      	cmp	r3, #8
 8001484:	d1e7      	bne.n	8001456 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2201      	movs	r2, #1
 800148a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80014a8:	f7ff f8ce 	bl	8000648 <HAL_GetTick>
 80014ac:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80014ae:	e00c      	b.n	80014ca <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80014b0:	f7ff f8ca 	bl	8000648 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014be:	d904      	bls.n	80014ca <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2201      	movs	r2, #1
 80014c4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e007      	b.n	80014da <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 0320 	and.w	r3, r3, #32
 80014d4:	2b20      	cmp	r3, #32
 80014d6:	d1eb      	bne.n	80014b0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80014e8:	4b04      	ldr	r3, [pc, #16]	; (80014fc <HAL_PWREx_GetVoltageRange+0x18>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40007000 	.word	0x40007000

08001500 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800150e:	d130      	bne.n	8001572 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001510:	4b23      	ldr	r3, [pc, #140]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800151c:	d038      	beq.n	8001590 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800151e:	4b20      	ldr	r3, [pc, #128]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001526:	4a1e      	ldr	r2, [pc, #120]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001528:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800152c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800152e:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2232      	movs	r2, #50	; 0x32
 8001534:	fb02 f303 	mul.w	r3, r2, r3
 8001538:	4a1b      	ldr	r2, [pc, #108]	; (80015a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800153a:	fba2 2303 	umull	r2, r3, r2, r3
 800153e:	0c9b      	lsrs	r3, r3, #18
 8001540:	3301      	adds	r3, #1
 8001542:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001544:	e002      	b.n	800154c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3b01      	subs	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800154c:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001558:	d102      	bne.n	8001560 <HAL_PWREx_ControlVoltageScaling+0x60>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1f2      	bne.n	8001546 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001560:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001562:	695b      	ldr	r3, [r3, #20]
 8001564:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001568:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800156c:	d110      	bne.n	8001590 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e00f      	b.n	8001592 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001572:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800157a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800157e:	d007      	beq.n	8001590 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001588:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800158a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800158e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40007000 	.word	0x40007000
 80015a4:	20000008 	.word	0x20000008
 80015a8:	431bde83 	.word	0x431bde83

080015ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e39d      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015be:	4ba4      	ldr	r3, [pc, #656]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015c8:	4ba1      	ldr	r3, [pc, #644]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0310 	and.w	r3, r3, #16
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f000 80e1 	beq.w	80017a2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d007      	beq.n	80015f6 <HAL_RCC_OscConfig+0x4a>
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	2b0c      	cmp	r3, #12
 80015ea:	f040 8088 	bne.w	80016fe <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	f040 8084 	bne.w	80016fe <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015f6:	4b96      	ldr	r3, [pc, #600]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d005      	beq.n	800160e <HAL_RCC_OscConfig+0x62>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d101      	bne.n	800160e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e375      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a1a      	ldr	r2, [r3, #32]
 8001612:	4b8f      	ldr	r3, [pc, #572]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0308 	and.w	r3, r3, #8
 800161a:	2b00      	cmp	r3, #0
 800161c:	d004      	beq.n	8001628 <HAL_RCC_OscConfig+0x7c>
 800161e:	4b8c      	ldr	r3, [pc, #560]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001626:	e005      	b.n	8001634 <HAL_RCC_OscConfig+0x88>
 8001628:	4b89      	ldr	r3, [pc, #548]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800162a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001634:	4293      	cmp	r3, r2
 8001636:	d223      	bcs.n	8001680 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4618      	mov	r0, r3
 800163e:	f000 fd09 	bl	8002054 <RCC_SetFlashLatencyFromMSIRange>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e356      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800164c:	4b80      	ldr	r3, [pc, #512]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a7f      	ldr	r2, [pc, #508]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001652:	f043 0308 	orr.w	r3, r3, #8
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	4b7d      	ldr	r3, [pc, #500]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	497a      	ldr	r1, [pc, #488]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001666:	4313      	orrs	r3, r2
 8001668:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800166a:	4b79      	ldr	r3, [pc, #484]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	4975      	ldr	r1, [pc, #468]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800167a:	4313      	orrs	r3, r2
 800167c:	604b      	str	r3, [r1, #4]
 800167e:	e022      	b.n	80016c6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001680:	4b73      	ldr	r3, [pc, #460]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a72      	ldr	r2, [pc, #456]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001686:	f043 0308 	orr.w	r3, r3, #8
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	4b70      	ldr	r3, [pc, #448]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6a1b      	ldr	r3, [r3, #32]
 8001698:	496d      	ldr	r1, [pc, #436]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800169a:	4313      	orrs	r3, r2
 800169c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800169e:	4b6c      	ldr	r3, [pc, #432]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	4968      	ldr	r1, [pc, #416]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 fccc 	bl	8002054 <RCC_SetFlashLatencyFromMSIRange>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e319      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016c6:	f000 fc03 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 80016ca:	4601      	mov	r1, r0
 80016cc:	4b60      	ldr	r3, [pc, #384]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	091b      	lsrs	r3, r3, #4
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	4a5f      	ldr	r2, [pc, #380]	; (8001854 <HAL_RCC_OscConfig+0x2a8>)
 80016d8:	5cd3      	ldrb	r3, [r2, r3]
 80016da:	f003 031f 	and.w	r3, r3, #31
 80016de:	fa21 f303 	lsr.w	r3, r1, r3
 80016e2:	4a5d      	ldr	r2, [pc, #372]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016e6:	4b5d      	ldr	r3, [pc, #372]	; (800185c <HAL_RCC_OscConfig+0x2b0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe ff60 	bl	80005b0 <HAL_InitTick>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d052      	beq.n	80017a0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	e2fd      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d032      	beq.n	800176c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001706:	4b52      	ldr	r3, [pc, #328]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a51      	ldr	r2, [pc, #324]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001712:	f7fe ff99 	bl	8000648 <HAL_GetTick>
 8001716:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800171a:	f7fe ff95 	bl	8000648 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e2e6      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800172c:	4b48      	ldr	r3, [pc, #288]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0f0      	beq.n	800171a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001738:	4b45      	ldr	r3, [pc, #276]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a44      	ldr	r2, [pc, #272]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800173e:	f043 0308 	orr.w	r3, r3, #8
 8001742:	6013      	str	r3, [r2, #0]
 8001744:	4b42      	ldr	r3, [pc, #264]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	493f      	ldr	r1, [pc, #252]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001752:	4313      	orrs	r3, r2
 8001754:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001756:	4b3e      	ldr	r3, [pc, #248]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	493a      	ldr	r1, [pc, #232]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001766:	4313      	orrs	r3, r2
 8001768:	604b      	str	r3, [r1, #4]
 800176a:	e01a      	b.n	80017a2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800176c:	4b38      	ldr	r3, [pc, #224]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a37      	ldr	r2, [pc, #220]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001772:	f023 0301 	bic.w	r3, r3, #1
 8001776:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001778:	f7fe ff66 	bl	8000648 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001780:	f7fe ff62 	bl	8000648 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e2b3      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001792:	4b2f      	ldr	r3, [pc, #188]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x1d4>
 800179e:	e000      	b.n	80017a2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d074      	beq.n	8001898 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d005      	beq.n	80017c0 <HAL_RCC_OscConfig+0x214>
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	2b0c      	cmp	r3, #12
 80017b8:	d10e      	bne.n	80017d8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	2b03      	cmp	r3, #3
 80017be:	d10b      	bne.n	80017d8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c0:	4b23      	ldr	r3, [pc, #140]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d064      	beq.n	8001896 <HAL_RCC_OscConfig+0x2ea>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d160      	bne.n	8001896 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e290      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017e0:	d106      	bne.n	80017f0 <HAL_RCC_OscConfig+0x244>
 80017e2:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a1a      	ldr	r2, [pc, #104]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80017e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ec:	6013      	str	r3, [r2, #0]
 80017ee:	e01d      	b.n	800182c <HAL_RCC_OscConfig+0x280>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017f8:	d10c      	bne.n	8001814 <HAL_RCC_OscConfig+0x268>
 80017fa:	4b15      	ldr	r3, [pc, #84]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a14      	ldr	r2, [pc, #80]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001800:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a11      	ldr	r2, [pc, #68]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800180c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e00b      	b.n	800182c <HAL_RCC_OscConfig+0x280>
 8001814:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0d      	ldr	r2, [pc, #52]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 800181a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <HAL_RCC_OscConfig+0x2a4>)
 8001826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800182a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d01c      	beq.n	800186e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001834:	f7fe ff08 	bl	8000648 <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800183a:	e011      	b.n	8001860 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800183c:	f7fe ff04 	bl	8000648 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b64      	cmp	r3, #100	; 0x64
 8001848:	d90a      	bls.n	8001860 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e255      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
 800184e:	bf00      	nop
 8001850:	40021000 	.word	0x40021000
 8001854:	0800796c 	.word	0x0800796c
 8001858:	20000008 	.word	0x20000008
 800185c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001860:	4bae      	ldr	r3, [pc, #696]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0e7      	beq.n	800183c <HAL_RCC_OscConfig+0x290>
 800186c:	e014      	b.n	8001898 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186e:	f7fe feeb 	bl	8000648 <HAL_GetTick>
 8001872:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001874:	e008      	b.n	8001888 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001876:	f7fe fee7 	bl	8000648 <HAL_GetTick>
 800187a:	4602      	mov	r2, r0
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b64      	cmp	r3, #100	; 0x64
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e238      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001888:	4ba4      	ldr	r3, [pc, #656]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1f0      	bne.n	8001876 <HAL_RCC_OscConfig+0x2ca>
 8001894:	e000      	b.n	8001898 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001896:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d060      	beq.n	8001966 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d005      	beq.n	80018b6 <HAL_RCC_OscConfig+0x30a>
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	2b0c      	cmp	r3, #12
 80018ae:	d119      	bne.n	80018e4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d116      	bne.n	80018e4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018b6:	4b99      	ldr	r3, [pc, #612]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d005      	beq.n	80018ce <HAL_RCC_OscConfig+0x322>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e215      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ce:	4b93      	ldr	r3, [pc, #588]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	061b      	lsls	r3, r3, #24
 80018dc:	498f      	ldr	r1, [pc, #572]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80018de:	4313      	orrs	r3, r2
 80018e0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018e2:	e040      	b.n	8001966 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d023      	beq.n	8001934 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018ec:	4b8b      	ldr	r3, [pc, #556]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a8a      	ldr	r2, [pc, #552]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80018f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f8:	f7fe fea6 	bl	8000648 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001900:	f7fe fea2 	bl	8000648 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e1f3      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001912:	4b82      	ldr	r3, [pc, #520]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0f0      	beq.n	8001900 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191e:	4b7f      	ldr	r3, [pc, #508]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	061b      	lsls	r3, r3, #24
 800192c:	497b      	ldr	r1, [pc, #492]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 800192e:	4313      	orrs	r3, r2
 8001930:	604b      	str	r3, [r1, #4]
 8001932:	e018      	b.n	8001966 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001934:	4b79      	ldr	r3, [pc, #484]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a78      	ldr	r2, [pc, #480]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 800193a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800193e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001940:	f7fe fe82 	bl	8000648 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001948:	f7fe fe7e 	bl	8000648 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b02      	cmp	r3, #2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e1cf      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800195a:	4b70      	ldr	r3, [pc, #448]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0308 	and.w	r3, r3, #8
 800196e:	2b00      	cmp	r3, #0
 8001970:	d03c      	beq.n	80019ec <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d01c      	beq.n	80019b4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800197a:	4b68      	ldr	r3, [pc, #416]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 800197c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001980:	4a66      	ldr	r2, [pc, #408]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198a:	f7fe fe5d 	bl	8000648 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001992:	f7fe fe59 	bl	8000648 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e1aa      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019a4:	4b5d      	ldr	r3, [pc, #372]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80019a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0ef      	beq.n	8001992 <HAL_RCC_OscConfig+0x3e6>
 80019b2:	e01b      	b.n	80019ec <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019b4:	4b59      	ldr	r3, [pc, #356]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80019b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ba:	4a58      	ldr	r2, [pc, #352]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80019bc:	f023 0301 	bic.w	r3, r3, #1
 80019c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c4:	f7fe fe40 	bl	8000648 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019cc:	f7fe fe3c 	bl	8000648 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e18d      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019de:	4b4f      	ldr	r3, [pc, #316]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 80019e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d1ef      	bne.n	80019cc <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 80a5 	beq.w	8001b44 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019fe:	4b47      	ldr	r3, [pc, #284]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10d      	bne.n	8001a26 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a0a:	4b44      	ldr	r3, [pc, #272]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0e:	4a43      	ldr	r2, [pc, #268]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a14:	6593      	str	r3, [r2, #88]	; 0x58
 8001a16:	4b41      	ldr	r3, [pc, #260]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a22:	2301      	movs	r3, #1
 8001a24:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a26:	4b3e      	ldr	r3, [pc, #248]	; (8001b20 <HAL_RCC_OscConfig+0x574>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d118      	bne.n	8001a64 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a32:	4b3b      	ldr	r3, [pc, #236]	; (8001b20 <HAL_RCC_OscConfig+0x574>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a3a      	ldr	r2, [pc, #232]	; (8001b20 <HAL_RCC_OscConfig+0x574>)
 8001a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a3e:	f7fe fe03 	bl	8000648 <HAL_GetTick>
 8001a42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a44:	e008      	b.n	8001a58 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a46:	f7fe fdff 	bl	8000648 <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e150      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a58:	4b31      	ldr	r3, [pc, #196]	; (8001b20 <HAL_RCC_OscConfig+0x574>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0f0      	beq.n	8001a46 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d108      	bne.n	8001a7e <HAL_RCC_OscConfig+0x4d2>
 8001a6c:	4b2b      	ldr	r3, [pc, #172]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a72:	4a2a      	ldr	r2, [pc, #168]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a7c:	e024      	b.n	8001ac8 <HAL_RCC_OscConfig+0x51c>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b05      	cmp	r3, #5
 8001a84:	d110      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x4fc>
 8001a86:	4b25      	ldr	r3, [pc, #148]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a8c:	4a23      	ldr	r2, [pc, #140]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a8e:	f043 0304 	orr.w	r3, r3, #4
 8001a92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a96:	4b21      	ldr	r3, [pc, #132]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a9c:	4a1f      	ldr	r2, [pc, #124]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001aa6:	e00f      	b.n	8001ac8 <HAL_RCC_OscConfig+0x51c>
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001aae:	4a1b      	ldr	r2, [pc, #108]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001ab0:	f023 0301 	bic.w	r3, r3, #1
 8001ab4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ab8:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001abe:	4a17      	ldr	r2, [pc, #92]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001ac0:	f023 0304 	bic.w	r3, r3, #4
 8001ac4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d016      	beq.n	8001afe <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad0:	f7fe fdba 	bl	8000648 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ad6:	e00a      	b.n	8001aee <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad8:	f7fe fdb6 	bl	8000648 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e105      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aee:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <HAL_RCC_OscConfig+0x570>)
 8001af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d0ed      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x52c>
 8001afc:	e019      	b.n	8001b32 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afe:	f7fe fda3 	bl	8000648 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b04:	e00e      	b.n	8001b24 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b06:	f7fe fd9f 	bl	8000648 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d905      	bls.n	8001b24 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e0ee      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b24:	4b77      	ldr	r3, [pc, #476]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1e9      	bne.n	8001b06 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b32:	7ffb      	ldrb	r3, [r7, #31]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d105      	bne.n	8001b44 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b38:	4b72      	ldr	r3, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3c:	4a71      	ldr	r2, [pc, #452]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b42:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 80d5 	beq.w	8001cf8 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	2b0c      	cmp	r3, #12
 8001b52:	f000 808e 	beq.w	8001c72 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d15b      	bne.n	8001c16 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b5e:	4b69      	ldr	r3, [pc, #420]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a68      	ldr	r2, [pc, #416]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6a:	f7fe fd6d 	bl	8000648 <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b72:	f7fe fd69 	bl	8000648 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e0ba      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b84:	4b5f      	ldr	r3, [pc, #380]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1f0      	bne.n	8001b72 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b90:	4b5c      	ldr	r3, [pc, #368]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001b92:	68da      	ldr	r2, [r3, #12]
 8001b94:	4b5c      	ldr	r3, [pc, #368]	; (8001d08 <HAL_RCC_OscConfig+0x75c>)
 8001b96:	4013      	ands	r3, r2
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ba0:	3a01      	subs	r2, #1
 8001ba2:	0112      	lsls	r2, r2, #4
 8001ba4:	4311      	orrs	r1, r2
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001baa:	0212      	lsls	r2, r2, #8
 8001bac:	4311      	orrs	r1, r2
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001bb2:	0852      	lsrs	r2, r2, #1
 8001bb4:	3a01      	subs	r2, #1
 8001bb6:	0552      	lsls	r2, r2, #21
 8001bb8:	4311      	orrs	r1, r2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001bbe:	0852      	lsrs	r2, r2, #1
 8001bc0:	3a01      	subs	r2, #1
 8001bc2:	0652      	lsls	r2, r2, #25
 8001bc4:	4311      	orrs	r1, r2
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001bca:	0912      	lsrs	r2, r2, #4
 8001bcc:	0452      	lsls	r2, r2, #17
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	494c      	ldr	r1, [pc, #304]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bd6:	4b4b      	ldr	r3, [pc, #300]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a4a      	ldr	r2, [pc, #296]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001bdc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001be2:	4b48      	ldr	r3, [pc, #288]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	4a47      	ldr	r2, [pc, #284]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001be8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bec:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bee:	f7fe fd2b 	bl	8000648 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf6:	f7fe fd27 	bl	8000648 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e078      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c08:	4b3e      	ldr	r3, [pc, #248]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0f0      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x64a>
 8001c14:	e070      	b.n	8001cf8 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a3a      	ldr	r2, [pc, #232]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c20:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001c22:	4b38      	ldr	r3, [pc, #224]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001c2e:	4b35      	ldr	r3, [pc, #212]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	4a34      	ldr	r2, [pc, #208]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c34:	f023 0303 	bic.w	r3, r3, #3
 8001c38:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c3a:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	4a31      	ldr	r2, [pc, #196]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c40:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c48:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4a:	f7fe fcfd 	bl	8000648 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c52:	f7fe fcf9 	bl	8000648 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e04a      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c64:	4b27      	ldr	r3, [pc, #156]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f0      	bne.n	8001c52 <HAL_RCC_OscConfig+0x6a6>
 8001c70:	e042      	b.n	8001cf8 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d101      	bne.n	8001c7e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e03d      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001c7e:	4b21      	ldr	r3, [pc, #132]	; (8001d04 <HAL_RCC_OscConfig+0x758>)
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	f003 0203 	and.w	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d130      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d127      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cae:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d11f      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001cbe:	2a07      	cmp	r2, #7
 8001cc0:	bf14      	ite	ne
 8001cc2:	2201      	movne	r2, #1
 8001cc4:	2200      	moveq	r2, #0
 8001cc6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d113      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cd6:	085b      	lsrs	r3, r3, #1
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d109      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	085b      	lsrs	r3, r3, #1
 8001cec:	3b01      	subs	r3, #1
 8001cee:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d001      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3720      	adds	r7, #32
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000
 8001d08:	f99d808c 	.word	0xf99d808c

08001d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e0c8      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d20:	4b66      	ldr	r3, [pc, #408]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d910      	bls.n	8001d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2e:	4b63      	ldr	r3, [pc, #396]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f023 0207 	bic.w	r2, r3, #7
 8001d36:	4961      	ldr	r1, [pc, #388]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d3e:	4b5f      	ldr	r3, [pc, #380]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0307 	and.w	r3, r3, #7
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d001      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e0b0      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d04c      	beq.n	8001df6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b03      	cmp	r3, #3
 8001d62:	d107      	bne.n	8001d74 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d64:	4b56      	ldr	r3, [pc, #344]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d121      	bne.n	8001db4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e09e      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d107      	bne.n	8001d8c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d7c:	4b50      	ldr	r3, [pc, #320]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d115      	bne.n	8001db4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e092      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d107      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d94:	4b4a      	ldr	r3, [pc, #296]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d109      	bne.n	8001db4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e086      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001da4:	4b46      	ldr	r3, [pc, #280]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e07e      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001db4:	4b42      	ldr	r3, [pc, #264]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f023 0203 	bic.w	r2, r3, #3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	493f      	ldr	r1, [pc, #252]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dc6:	f7fe fc3f 	bl	8000648 <HAL_GetTick>
 8001dca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dcc:	e00a      	b.n	8001de4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dce:	f7fe fc3b 	bl	8000648 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e066      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de4:	4b36      	ldr	r3, [pc, #216]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 020c 	and.w	r2, r3, #12
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d1eb      	bne.n	8001dce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d008      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e02:	4b2f      	ldr	r3, [pc, #188]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	492c      	ldr	r1, [pc, #176]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e10:	4313      	orrs	r3, r2
 8001e12:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e14:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0307 	and.w	r3, r3, #7
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d210      	bcs.n	8001e44 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e22:	4b26      	ldr	r3, [pc, #152]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 0207 	bic.w	r2, r3, #7
 8001e2a:	4924      	ldr	r1, [pc, #144]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e32:	4b22      	ldr	r3, [pc, #136]	; (8001ebc <HAL_RCC_ClockConfig+0x1b0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d001      	beq.n	8001e44 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e036      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d008      	beq.n	8001e62 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e50:	4b1b      	ldr	r3, [pc, #108]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	4918      	ldr	r1, [pc, #96]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d009      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e6e:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4910      	ldr	r1, [pc, #64]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e82:	f000 f825 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 8001e86:	4601      	mov	r1, r0
 8001e88:	4b0d      	ldr	r3, [pc, #52]	; (8001ec0 <HAL_RCC_ClockConfig+0x1b4>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	4a0c      	ldr	r2, [pc, #48]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	f003 031f 	and.w	r3, r3, #31
 8001e9a:	fa21 f303 	lsr.w	r3, r1, r3
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fb82 	bl	80005b0 <HAL_InitTick>
 8001eac:	4603      	mov	r3, r0
 8001eae:	72fb      	strb	r3, [r7, #11]

  return status;
 8001eb0:	7afb      	ldrb	r3, [r7, #11]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	0800796c 	.word	0x0800796c
 8001ec8:	20000008 	.word	0x20000008
 8001ecc:	20000000 	.word	0x20000000

08001ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b089      	sub	sp, #36	; 0x24
 8001ed4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ede:	4b3d      	ldr	r3, [pc, #244]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
 8001ee6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ee8:	4b3a      	ldr	r3, [pc, #232]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d005      	beq.n	8001f04 <HAL_RCC_GetSysClockFreq+0x34>
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	2b0c      	cmp	r3, #12
 8001efc:	d121      	bne.n	8001f42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d11e      	bne.n	8001f42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f04:	4b33      	ldr	r3, [pc, #204]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0308 	and.w	r3, r3, #8
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d107      	bne.n	8001f20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f10:	4b30      	ldr	r3, [pc, #192]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f16:	0a1b      	lsrs	r3, r3, #8
 8001f18:	f003 030f 	and.w	r3, r3, #15
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	e005      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f20:	4b2c      	ldr	r3, [pc, #176]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	091b      	lsrs	r3, r3, #4
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f2c:	4a2a      	ldr	r2, [pc, #168]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d10d      	bne.n	8001f58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f40:	e00a      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	2b04      	cmp	r3, #4
 8001f46:	d102      	bne.n	8001f4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f48:	4b24      	ldr	r3, [pc, #144]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f4a:	61bb      	str	r3, [r7, #24]
 8001f4c:	e004      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d101      	bne.n	8001f58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f54:	4b22      	ldr	r3, [pc, #136]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	2b0c      	cmp	r3, #12
 8001f5c:	d133      	bne.n	8001fc6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f5e:	4b1d      	ldr	r3, [pc, #116]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d002      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0xa4>
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d003      	beq.n	8001f7a <HAL_RCC_GetSysClockFreq+0xaa>
 8001f72:	e005      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f74:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f76:	617b      	str	r3, [r7, #20]
      break;
 8001f78:	e005      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f7c:	617b      	str	r3, [r7, #20]
      break;
 8001f7e:	e002      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	617b      	str	r3, [r7, #20]
      break;
 8001f84:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f86:	4b13      	ldr	r3, [pc, #76]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	091b      	lsrs	r3, r3, #4
 8001f8c:	f003 0307 	and.w	r3, r3, #7
 8001f90:	3301      	adds	r3, #1
 8001f92:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	fb02 f203 	mul.w	r2, r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001faa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fac:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	0e5b      	lsrs	r3, r3, #25
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fc6:	69bb      	ldr	r3, [r7, #24]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3724      	adds	r7, #36	; 0x24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	08007984 	.word	0x08007984
 8001fdc:	00f42400 	.word	0x00f42400
 8001fe0:	007a1200 	.word	0x007a1200

08001fe4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe8:	4b03      	ldr	r3, [pc, #12]	; (8001ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fea:	681b      	ldr	r3, [r3, #0]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000008 	.word	0x20000008

08001ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002000:	f7ff fff0 	bl	8001fe4 <HAL_RCC_GetHCLKFreq>
 8002004:	4601      	mov	r1, r0
 8002006:	4b06      	ldr	r3, [pc, #24]	; (8002020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	0a1b      	lsrs	r3, r3, #8
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	4a04      	ldr	r2, [pc, #16]	; (8002024 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002012:	5cd3      	ldrb	r3, [r2, r3]
 8002014:	f003 031f 	and.w	r3, r3, #31
 8002018:	fa21 f303 	lsr.w	r3, r1, r3
}
 800201c:	4618      	mov	r0, r3
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40021000 	.word	0x40021000
 8002024:	0800797c 	.word	0x0800797c

08002028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800202c:	f7ff ffda 	bl	8001fe4 <HAL_RCC_GetHCLKFreq>
 8002030:	4601      	mov	r1, r0
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	0adb      	lsrs	r3, r3, #11
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	4a04      	ldr	r2, [pc, #16]	; (8002050 <HAL_RCC_GetPCLK2Freq+0x28>)
 800203e:	5cd3      	ldrb	r3, [r2, r3]
 8002040:	f003 031f 	and.w	r3, r3, #31
 8002044:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002048:	4618      	mov	r0, r3
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40021000 	.word	0x40021000
 8002050:	0800797c 	.word	0x0800797c

08002054 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800205c:	2300      	movs	r3, #0
 800205e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002060:	4b2a      	ldr	r3, [pc, #168]	; (800210c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d003      	beq.n	8002074 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800206c:	f7ff fa3a 	bl	80014e4 <HAL_PWREx_GetVoltageRange>
 8002070:	6178      	str	r0, [r7, #20]
 8002072:	e014      	b.n	800209e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002074:	4b25      	ldr	r3, [pc, #148]	; (800210c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002078:	4a24      	ldr	r2, [pc, #144]	; (800210c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800207a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800207e:	6593      	str	r3, [r2, #88]	; 0x58
 8002080:	4b22      	ldr	r3, [pc, #136]	; (800210c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002084:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800208c:	f7ff fa2a 	bl	80014e4 <HAL_PWREx_GetVoltageRange>
 8002090:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002092:	4b1e      	ldr	r3, [pc, #120]	; (800210c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002096:	4a1d      	ldr	r2, [pc, #116]	; (800210c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002098:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800209c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020a4:	d10b      	bne.n	80020be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2b80      	cmp	r3, #128	; 0x80
 80020aa:	d919      	bls.n	80020e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2ba0      	cmp	r3, #160	; 0xa0
 80020b0:	d902      	bls.n	80020b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020b2:	2302      	movs	r3, #2
 80020b4:	613b      	str	r3, [r7, #16]
 80020b6:	e013      	b.n	80020e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020b8:	2301      	movs	r3, #1
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	e010      	b.n	80020e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b80      	cmp	r3, #128	; 0x80
 80020c2:	d902      	bls.n	80020ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020c4:	2303      	movs	r3, #3
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	e00a      	b.n	80020e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b80      	cmp	r3, #128	; 0x80
 80020ce:	d102      	bne.n	80020d6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020d0:	2302      	movs	r3, #2
 80020d2:	613b      	str	r3, [r7, #16]
 80020d4:	e004      	b.n	80020e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b70      	cmp	r3, #112	; 0x70
 80020da:	d101      	bne.n	80020e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020dc:	2301      	movs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80020e0:	4b0b      	ldr	r3, [pc, #44]	; (8002110 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f023 0207 	bic.w	r2, r3, #7
 80020e8:	4909      	ldr	r1, [pc, #36]	; (8002110 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80020f0:	4b07      	ldr	r3, [pc, #28]	; (8002110 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0307 	and.w	r3, r3, #7
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d001      	beq.n	8002102 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40021000 	.word	0x40021000
 8002110:	40022000 	.word	0x40022000

08002114 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800211c:	2300      	movs	r3, #0
 800211e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002120:	2300      	movs	r3, #0
 8002122:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800212c:	2b00      	cmp	r3, #0
 800212e:	d03f      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002134:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002138:	d01c      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800213a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800213e:	d802      	bhi.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00e      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002144:	e01f      	b.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002146:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800214a:	d003      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800214c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002150:	d01c      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002152:	e018      	b.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002154:	4b85      	ldr	r3, [pc, #532]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	4a84      	ldr	r2, [pc, #528]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800215a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800215e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002160:	e015      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3304      	adds	r3, #4
 8002166:	2100      	movs	r1, #0
 8002168:	4618      	mov	r0, r3
 800216a:	f000 fab9 	bl	80026e0 <RCCEx_PLLSAI1_Config>
 800216e:	4603      	mov	r3, r0
 8002170:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002172:	e00c      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3320      	adds	r3, #32
 8002178:	2100      	movs	r1, #0
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fba0 	bl	80028c0 <RCCEx_PLLSAI2_Config>
 8002180:	4603      	mov	r3, r0
 8002182:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002184:	e003      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	74fb      	strb	r3, [r7, #19]
      break;
 800218a:	e000      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800218c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800218e:	7cfb      	ldrb	r3, [r7, #19]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10b      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002194:	4b75      	ldr	r3, [pc, #468]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021a2:	4972      	ldr	r1, [pc, #456]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021aa:	e001      	b.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021ac:	7cfb      	ldrb	r3, [r7, #19]
 80021ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d03f      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021c4:	d01c      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80021c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ca:	d802      	bhi.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00e      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0xda>
 80021d0:	e01f      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80021d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021d6:	d003      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80021d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021dc:	d01c      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80021de:	e018      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021e0:	4b62      	ldr	r3, [pc, #392]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	4a61      	ldr	r2, [pc, #388]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021ec:	e015      	b.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3304      	adds	r3, #4
 80021f2:	2100      	movs	r1, #0
 80021f4:	4618      	mov	r0, r3
 80021f6:	f000 fa73 	bl	80026e0 <RCCEx_PLLSAI1_Config>
 80021fa:	4603      	mov	r3, r0
 80021fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021fe:	e00c      	b.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3320      	adds	r3, #32
 8002204:	2100      	movs	r1, #0
 8002206:	4618      	mov	r0, r3
 8002208:	f000 fb5a 	bl	80028c0 <RCCEx_PLLSAI2_Config>
 800220c:	4603      	mov	r3, r0
 800220e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002210:	e003      	b.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	74fb      	strb	r3, [r7, #19]
      break;
 8002216:	e000      	b.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002218:	bf00      	nop
    }

    if(ret == HAL_OK)
 800221a:	7cfb      	ldrb	r3, [r7, #19]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10b      	bne.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002220:	4b52      	ldr	r3, [pc, #328]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002226:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800222e:	494f      	ldr	r1, [pc, #316]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002230:	4313      	orrs	r3, r2
 8002232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002236:	e001      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002238:	7cfb      	ldrb	r3, [r7, #19]
 800223a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 80a0 	beq.w	800238a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800224a:	2300      	movs	r3, #0
 800224c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800224e:	4b47      	ldr	r3, [pc, #284]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800225e:	2300      	movs	r3, #0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d00d      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002264:	4b41      	ldr	r3, [pc, #260]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002268:	4a40      	ldr	r2, [pc, #256]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800226a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800226e:	6593      	str	r3, [r2, #88]	; 0x58
 8002270:	4b3e      	ldr	r3, [pc, #248]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800227c:	2301      	movs	r3, #1
 800227e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002280:	4b3b      	ldr	r3, [pc, #236]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a3a      	ldr	r2, [pc, #232]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800228a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800228c:	f7fe f9dc 	bl	8000648 <HAL_GetTick>
 8002290:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002292:	e009      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002294:	f7fe f9d8 	bl	8000648 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d902      	bls.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	74fb      	strb	r3, [r7, #19]
        break;
 80022a6:	e005      	b.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022a8:	4b31      	ldr	r3, [pc, #196]	; (8002370 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0ef      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80022b4:	7cfb      	ldrb	r3, [r7, #19]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d15c      	bne.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022ba:	4b2c      	ldr	r3, [pc, #176]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022c4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d01f      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d019      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022d8:	4b24      	ldr	r3, [pc, #144]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022e4:	4b21      	ldr	r3, [pc, #132]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ea:	4a20      	ldr	r2, [pc, #128]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022f4:	4b1d      	ldr	r3, [pc, #116]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022fa:	4a1c      	ldr	r2, [pc, #112]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002300:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002304:	4a19      	ldr	r2, [pc, #100]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d016      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002316:	f7fe f997 	bl	8000648 <HAL_GetTick>
 800231a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800231c:	e00b      	b.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231e:	f7fe f993 	bl	8000648 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	f241 3288 	movw	r2, #5000	; 0x1388
 800232c:	4293      	cmp	r3, r2
 800232e:	d902      	bls.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	74fb      	strb	r3, [r7, #19]
            break;
 8002334:	e006      	b.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002336:	4b0d      	ldr	r3, [pc, #52]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0ec      	beq.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002344:	7cfb      	ldrb	r3, [r7, #19]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10c      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800234c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002350:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800235a:	4904      	ldr	r1, [pc, #16]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800235c:	4313      	orrs	r3, r2
 800235e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002362:	e009      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002364:	7cfb      	ldrb	r3, [r7, #19]
 8002366:	74bb      	strb	r3, [r7, #18]
 8002368:	e006      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000
 8002370:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002374:	7cfb      	ldrb	r3, [r7, #19]
 8002376:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002378:	7c7b      	ldrb	r3, [r7, #17]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d105      	bne.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237e:	4b9e      	ldr	r3, [pc, #632]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002382:	4a9d      	ldr	r2, [pc, #628]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002388:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00a      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002396:	4b98      	ldr	r3, [pc, #608]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239c:	f023 0203 	bic.w	r2, r3, #3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a4:	4994      	ldr	r1, [pc, #592]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00a      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023b8:	4b8f      	ldr	r3, [pc, #572]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023be:	f023 020c 	bic.w	r2, r3, #12
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c6:	498c      	ldr	r1, [pc, #560]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00a      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023da:	4b87      	ldr	r3, [pc, #540]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e8:	4983      	ldr	r1, [pc, #524]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00a      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023fc:	4b7e      	ldr	r3, [pc, #504]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002402:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240a:	497b      	ldr	r1, [pc, #492]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00a      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800241e:	4b76      	ldr	r3, [pc, #472]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002424:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800242c:	4972      	ldr	r1, [pc, #456]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800242e:	4313      	orrs	r3, r2
 8002430:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0320 	and.w	r3, r3, #32
 800243c:	2b00      	cmp	r3, #0
 800243e:	d00a      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002440:	4b6d      	ldr	r3, [pc, #436]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002446:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244e:	496a      	ldr	r1, [pc, #424]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002450:	4313      	orrs	r3, r2
 8002452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00a      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002462:	4b65      	ldr	r3, [pc, #404]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002468:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002470:	4961      	ldr	r1, [pc, #388]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002472:	4313      	orrs	r3, r2
 8002474:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002480:	2b00      	cmp	r3, #0
 8002482:	d00a      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002484:	4b5c      	ldr	r3, [pc, #368]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002492:	4959      	ldr	r1, [pc, #356]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002494:	4313      	orrs	r3, r2
 8002496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00a      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024a6:	4b54      	ldr	r3, [pc, #336]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024b4:	4950      	ldr	r1, [pc, #320]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00a      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024c8:	4b4b      	ldr	r3, [pc, #300]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d6:	4948      	ldr	r1, [pc, #288]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00a      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024ea:	4b43      	ldr	r3, [pc, #268]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f8:	493f      	ldr	r1, [pc, #252]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024fa:	4313      	orrs	r3, r2
 80024fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d028      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800250c:	4b3a      	ldr	r3, [pc, #232]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800250e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002512:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800251a:	4937      	ldr	r1, [pc, #220]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800251c:	4313      	orrs	r3, r2
 800251e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002526:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800252a:	d106      	bne.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800252c:	4b32      	ldr	r3, [pc, #200]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4a31      	ldr	r2, [pc, #196]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002532:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002536:	60d3      	str	r3, [r2, #12]
 8002538:	e011      	b.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800253e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002542:	d10c      	bne.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	3304      	adds	r3, #4
 8002548:	2101      	movs	r1, #1
 800254a:	4618      	mov	r0, r3
 800254c:	f000 f8c8 	bl	80026e0 <RCCEx_PLLSAI1_Config>
 8002550:	4603      	mov	r3, r0
 8002552:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002554:	7cfb      	ldrb	r3, [r7, #19]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800255a:	7cfb      	ldrb	r3, [r7, #19]
 800255c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d028      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800256a:	4b23      	ldr	r3, [pc, #140]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800256c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002570:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002578:	491f      	ldr	r1, [pc, #124]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800257a:	4313      	orrs	r3, r2
 800257c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002584:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002588:	d106      	bne.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800258a:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	4a1a      	ldr	r2, [pc, #104]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002590:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002594:	60d3      	str	r3, [r2, #12]
 8002596:	e011      	b.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800259c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025a0:	d10c      	bne.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3304      	adds	r3, #4
 80025a6:	2101      	movs	r1, #1
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 f899 	bl	80026e0 <RCCEx_PLLSAI1_Config>
 80025ae:	4603      	mov	r3, r0
 80025b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025b2:	7cfb      	ldrb	r3, [r7, #19]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80025b8:	7cfb      	ldrb	r3, [r7, #19]
 80025ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d02b      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025d6:	4908      	ldr	r1, [pc, #32]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025e6:	d109      	bne.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025e8:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	4a02      	ldr	r2, [pc, #8]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025f2:	60d3      	str	r3, [r2, #12]
 80025f4:	e014      	b.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80025f6:	bf00      	nop
 80025f8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002600:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002604:	d10c      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	3304      	adds	r3, #4
 800260a:	2101      	movs	r1, #1
 800260c:	4618      	mov	r0, r3
 800260e:	f000 f867 	bl	80026e0 <RCCEx_PLLSAI1_Config>
 8002612:	4603      	mov	r3, r0
 8002614:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002616:	7cfb      	ldrb	r3, [r7, #19]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800261c:	7cfb      	ldrb	r3, [r7, #19]
 800261e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d02f      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800262c:	4b2b      	ldr	r3, [pc, #172]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002632:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800263a:	4928      	ldr	r1, [pc, #160]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800263c:	4313      	orrs	r3, r2
 800263e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002646:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800264a:	d10d      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	2102      	movs	r1, #2
 8002652:	4618      	mov	r0, r3
 8002654:	f000 f844 	bl	80026e0 <RCCEx_PLLSAI1_Config>
 8002658:	4603      	mov	r3, r0
 800265a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800265c:	7cfb      	ldrb	r3, [r7, #19]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d014      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002662:	7cfb      	ldrb	r3, [r7, #19]
 8002664:	74bb      	strb	r3, [r7, #18]
 8002666:	e011      	b.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800266c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002670:	d10c      	bne.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3320      	adds	r3, #32
 8002676:	2102      	movs	r1, #2
 8002678:	4618      	mov	r0, r3
 800267a:	f000 f921 	bl	80028c0 <RCCEx_PLLSAI2_Config>
 800267e:	4603      	mov	r3, r0
 8002680:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002682:	7cfb      	ldrb	r3, [r7, #19]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002688:	7cfb      	ldrb	r3, [r7, #19]
 800268a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00a      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002698:	4b10      	ldr	r3, [pc, #64]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800269a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026a6:	490d      	ldr	r1, [pc, #52]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00b      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026ca:	4904      	ldr	r1, [pc, #16]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40021000 	.word	0x40021000

080026e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026ea:	2300      	movs	r3, #0
 80026ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026ee:	4b73      	ldr	r3, [pc, #460]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d018      	beq.n	800272c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80026fa:	4b70      	ldr	r3, [pc, #448]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	f003 0203 	and.w	r2, r3, #3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d10d      	bne.n	8002726 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
       ||
 800270e:	2b00      	cmp	r3, #0
 8002710:	d009      	beq.n	8002726 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002712:	4b6a      	ldr	r3, [pc, #424]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	091b      	lsrs	r3, r3, #4
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	1c5a      	adds	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
       ||
 8002722:	429a      	cmp	r2, r3
 8002724:	d044      	beq.n	80027b0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	73fb      	strb	r3, [r7, #15]
 800272a:	e041      	b.n	80027b0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d00c      	beq.n	800274e <RCCEx_PLLSAI1_Config+0x6e>
 8002734:	2b03      	cmp	r3, #3
 8002736:	d013      	beq.n	8002760 <RCCEx_PLLSAI1_Config+0x80>
 8002738:	2b01      	cmp	r3, #1
 800273a:	d120      	bne.n	800277e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800273c:	4b5f      	ldr	r3, [pc, #380]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0302 	and.w	r3, r3, #2
 8002744:	2b00      	cmp	r3, #0
 8002746:	d11d      	bne.n	8002784 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800274c:	e01a      	b.n	8002784 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800274e:	4b5b      	ldr	r3, [pc, #364]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002756:	2b00      	cmp	r3, #0
 8002758:	d116      	bne.n	8002788 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800275e:	e013      	b.n	8002788 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002760:	4b56      	ldr	r3, [pc, #344]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10f      	bne.n	800278c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800276c:	4b53      	ldr	r3, [pc, #332]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d109      	bne.n	800278c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800277c:	e006      	b.n	800278c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	73fb      	strb	r3, [r7, #15]
      break;
 8002782:	e004      	b.n	800278e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002784:	bf00      	nop
 8002786:	e002      	b.n	800278e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002788:	bf00      	nop
 800278a:	e000      	b.n	800278e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800278c:	bf00      	nop
    }

    if(status == HAL_OK)
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10d      	bne.n	80027b0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002794:	4b49      	ldr	r3, [pc, #292]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6819      	ldr	r1, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	3b01      	subs	r3, #1
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	430b      	orrs	r3, r1
 80027aa:	4944      	ldr	r1, [pc, #272]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d17d      	bne.n	80028b2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027b6:	4b41      	ldr	r3, [pc, #260]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a40      	ldr	r2, [pc, #256]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80027bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027c2:	f7fd ff41 	bl	8000648 <HAL_GetTick>
 80027c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027c8:	e009      	b.n	80027de <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027ca:	f7fd ff3d 	bl	8000648 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d902      	bls.n	80027de <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	73fb      	strb	r3, [r7, #15]
        break;
 80027dc:	e005      	b.n	80027ea <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027de:	4b37      	ldr	r3, [pc, #220]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1ef      	bne.n	80027ca <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d160      	bne.n	80028b2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d111      	bne.n	800281a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027f6:	4b31      	ldr	r3, [pc, #196]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80027fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6892      	ldr	r2, [r2, #8]
 8002806:	0211      	lsls	r1, r2, #8
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68d2      	ldr	r2, [r2, #12]
 800280c:	0912      	lsrs	r2, r2, #4
 800280e:	0452      	lsls	r2, r2, #17
 8002810:	430a      	orrs	r2, r1
 8002812:	492a      	ldr	r1, [pc, #168]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002814:	4313      	orrs	r3, r2
 8002816:	610b      	str	r3, [r1, #16]
 8002818:	e027      	b.n	800286a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d112      	bne.n	8002846 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002820:	4b26      	ldr	r3, [pc, #152]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002828:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6892      	ldr	r2, [r2, #8]
 8002830:	0211      	lsls	r1, r2, #8
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6912      	ldr	r2, [r2, #16]
 8002836:	0852      	lsrs	r2, r2, #1
 8002838:	3a01      	subs	r2, #1
 800283a:	0552      	lsls	r2, r2, #21
 800283c:	430a      	orrs	r2, r1
 800283e:	491f      	ldr	r1, [pc, #124]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002840:	4313      	orrs	r3, r2
 8002842:	610b      	str	r3, [r1, #16]
 8002844:	e011      	b.n	800286a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002846:	4b1d      	ldr	r3, [pc, #116]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800284e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6892      	ldr	r2, [r2, #8]
 8002856:	0211      	lsls	r1, r2, #8
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6952      	ldr	r2, [r2, #20]
 800285c:	0852      	lsrs	r2, r2, #1
 800285e:	3a01      	subs	r2, #1
 8002860:	0652      	lsls	r2, r2, #25
 8002862:	430a      	orrs	r2, r1
 8002864:	4915      	ldr	r1, [pc, #84]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002866:	4313      	orrs	r3, r2
 8002868:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800286a:	4b14      	ldr	r3, [pc, #80]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a13      	ldr	r2, [pc, #76]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002870:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002874:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002876:	f7fd fee7 	bl	8000648 <HAL_GetTick>
 800287a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800287c:	e009      	b.n	8002892 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800287e:	f7fd fee3 	bl	8000648 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d902      	bls.n	8002892 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	73fb      	strb	r3, [r7, #15]
          break;
 8002890:	e005      	b.n	800289e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0ef      	beq.n	800287e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800289e:	7bfb      	ldrb	r3, [r7, #15]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d106      	bne.n	80028b2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028a4:	4b05      	ldr	r3, [pc, #20]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	4903      	ldr	r1, [pc, #12]	; (80028bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40021000 	.word	0x40021000

080028c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028ce:	4b68      	ldr	r3, [pc, #416]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d018      	beq.n	800290c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80028da:	4b65      	ldr	r3, [pc, #404]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f003 0203 	and.w	r2, r3, #3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d10d      	bne.n	8002906 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
       ||
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d009      	beq.n	8002906 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80028f2:	4b5f      	ldr	r3, [pc, #380]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
       ||
 8002902:	429a      	cmp	r2, r3
 8002904:	d044      	beq.n	8002990 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	73fb      	strb	r3, [r7, #15]
 800290a:	e041      	b.n	8002990 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b02      	cmp	r3, #2
 8002912:	d00c      	beq.n	800292e <RCCEx_PLLSAI2_Config+0x6e>
 8002914:	2b03      	cmp	r3, #3
 8002916:	d013      	beq.n	8002940 <RCCEx_PLLSAI2_Config+0x80>
 8002918:	2b01      	cmp	r3, #1
 800291a:	d120      	bne.n	800295e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800291c:	4b54      	ldr	r3, [pc, #336]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d11d      	bne.n	8002964 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800292c:	e01a      	b.n	8002964 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800292e:	4b50      	ldr	r3, [pc, #320]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002936:	2b00      	cmp	r3, #0
 8002938:	d116      	bne.n	8002968 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800293e:	e013      	b.n	8002968 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002940:	4b4b      	ldr	r3, [pc, #300]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d10f      	bne.n	800296c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800294c:	4b48      	ldr	r3, [pc, #288]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800295c:	e006      	b.n	800296c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	73fb      	strb	r3, [r7, #15]
      break;
 8002962:	e004      	b.n	800296e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002964:	bf00      	nop
 8002966:	e002      	b.n	800296e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002968:	bf00      	nop
 800296a:	e000      	b.n	800296e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800296c:	bf00      	nop
    }

    if(status == HAL_OK)
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10d      	bne.n	8002990 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002974:	4b3e      	ldr	r3, [pc, #248]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6819      	ldr	r1, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	3b01      	subs	r3, #1
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	430b      	orrs	r3, r1
 800298a:	4939      	ldr	r1, [pc, #228]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 800298c:	4313      	orrs	r3, r2
 800298e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002990:	7bfb      	ldrb	r3, [r7, #15]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d167      	bne.n	8002a66 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002996:	4b36      	ldr	r3, [pc, #216]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a35      	ldr	r2, [pc, #212]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 800299c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029a2:	f7fd fe51 	bl	8000648 <HAL_GetTick>
 80029a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029a8:	e009      	b.n	80029be <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029aa:	f7fd fe4d 	bl	8000648 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d902      	bls.n	80029be <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	73fb      	strb	r3, [r7, #15]
        break;
 80029bc:	e005      	b.n	80029ca <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029be:	4b2c      	ldr	r3, [pc, #176]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1ef      	bne.n	80029aa <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d14a      	bne.n	8002a66 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d111      	bne.n	80029fa <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029d6:	4b26      	ldr	r3, [pc, #152]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80029de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6892      	ldr	r2, [r2, #8]
 80029e6:	0211      	lsls	r1, r2, #8
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	68d2      	ldr	r2, [r2, #12]
 80029ec:	0912      	lsrs	r2, r2, #4
 80029ee:	0452      	lsls	r2, r2, #17
 80029f0:	430a      	orrs	r2, r1
 80029f2:	491f      	ldr	r1, [pc, #124]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	614b      	str	r3, [r1, #20]
 80029f8:	e011      	b.n	8002a1e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80029fa:	4b1d      	ldr	r3, [pc, #116]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a02:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6892      	ldr	r2, [r2, #8]
 8002a0a:	0211      	lsls	r1, r2, #8
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6912      	ldr	r2, [r2, #16]
 8002a10:	0852      	lsrs	r2, r2, #1
 8002a12:	3a01      	subs	r2, #1
 8002a14:	0652      	lsls	r2, r2, #25
 8002a16:	430a      	orrs	r2, r1
 8002a18:	4915      	ldr	r1, [pc, #84]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a1e:	4b14      	ldr	r3, [pc, #80]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a13      	ldr	r2, [pc, #76]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a28:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2a:	f7fd fe0d 	bl	8000648 <HAL_GetTick>
 8002a2e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a30:	e009      	b.n	8002a46 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a32:	f7fd fe09 	bl	8000648 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d902      	bls.n	8002a46 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	73fb      	strb	r3, [r7, #15]
          break;
 8002a44:	e005      	b.n	8002a52 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a46:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0ef      	beq.n	8002a32 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d106      	bne.n	8002a66 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a58:	4b05      	ldr	r3, [pc, #20]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a5a:	695a      	ldr	r2, [r3, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	4903      	ldr	r1, [pc, #12]	; (8002a70 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40021000 	.word	0x40021000

08002a74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e040      	b.n	8002b08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d106      	bne.n	8002a9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f002 fc26 	bl	80052e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2224      	movs	r2, #36	; 0x24
 8002aa0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 0201 	bic.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 fc6c 	bl	8003390 <UART_SetConfig>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e022      	b.n	8002b08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 ffa8 	bl	8003a20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ade:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002aee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0201 	orr.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f001 f82f 	bl	8003b64 <UART_CheckIdleState>
 8002b06:	4603      	mov	r3, r0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08a      	sub	sp, #40	; 0x28
 8002b14:	af02      	add	r7, sp, #8
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	603b      	str	r3, [r7, #0]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	f040 8081 	bne.w	8002c2c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <HAL_UART_Transmit+0x26>
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e079      	b.n	8002c2e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d101      	bne.n	8002b48 <HAL_UART_Transmit+0x38>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e072      	b.n	8002c2e <HAL_UART_Transmit+0x11e>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2221      	movs	r2, #33	; 0x21
 8002b5a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002b5c:	f7fd fd74 	bl	8000648 <HAL_GetTick>
 8002b60:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	88fa      	ldrh	r2, [r7, #6]
 8002b66:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	88fa      	ldrh	r2, [r7, #6]
 8002b6e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7a:	d108      	bne.n	8002b8e <HAL_UART_Transmit+0x7e>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d104      	bne.n	8002b8e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002b84:	2300      	movs	r3, #0
 8002b86:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	61bb      	str	r3, [r7, #24]
 8002b8c:	e003      	b.n	8002b96 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b96:	e02d      	b.n	8002bf4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	9300      	str	r3, [sp, #0]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	2180      	movs	r1, #128	; 0x80
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f001 f823 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e03d      	b.n	8002c2e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10b      	bne.n	8002bd0 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bc4:	b292      	uxth	r2, r2
 8002bc6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	3302      	adds	r3, #2
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	e008      	b.n	8002be2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	781a      	ldrb	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	b292      	uxth	r2, r2
 8002bda:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	3301      	adds	r3, #1
 8002be0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	3b01      	subs	r3, #1
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1cb      	bne.n	8002b98 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	2200      	movs	r2, #0
 8002c08:	2140      	movs	r1, #64	; 0x40
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 ffef 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e009      	b.n	8002c2e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	e000      	b.n	8002c2e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002c2c:	2302      	movs	r3, #2
  }
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3720      	adds	r7, #32
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b08a      	sub	sp, #40	; 0x28
 8002c3a:	af02      	add	r7, sp, #8
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	603b      	str	r3, [r7, #0]
 8002c42:	4613      	mov	r3, r2
 8002c44:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	f040 80bb 	bne.w	8002dc6 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <HAL_UART_Receive+0x26>
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0b3      	b.n	8002dc8 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d101      	bne.n	8002c6e <HAL_UART_Receive+0x38>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e0ac      	b.n	8002dc8 <HAL_UART_Receive+0x192>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2222      	movs	r2, #34	; 0x22
 8002c80:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002c82:	f7fd fce1 	bl	8000648 <HAL_GetTick>
 8002c86:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	88fa      	ldrh	r2, [r7, #6]
 8002c8c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	88fa      	ldrh	r2, [r7, #6]
 8002c94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca0:	d10e      	bne.n	8002cc0 <HAL_UART_Receive+0x8a>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d105      	bne.n	8002cb6 <HAL_UART_Receive+0x80>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002cb0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cb4:	e02d      	b.n	8002d12 <HAL_UART_Receive+0xdc>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	22ff      	movs	r2, #255	; 0xff
 8002cba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cbe:	e028      	b.n	8002d12 <HAL_UART_Receive+0xdc>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10d      	bne.n	8002ce4 <HAL_UART_Receive+0xae>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d104      	bne.n	8002cda <HAL_UART_Receive+0xa4>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	22ff      	movs	r2, #255	; 0xff
 8002cd4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cd8:	e01b      	b.n	8002d12 <HAL_UART_Receive+0xdc>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	227f      	movs	r2, #127	; 0x7f
 8002cde:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002ce2:	e016      	b.n	8002d12 <HAL_UART_Receive+0xdc>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002cec:	d10d      	bne.n	8002d0a <HAL_UART_Receive+0xd4>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d104      	bne.n	8002d00 <HAL_UART_Receive+0xca>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	227f      	movs	r2, #127	; 0x7f
 8002cfa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002cfe:	e008      	b.n	8002d12 <HAL_UART_Receive+0xdc>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	223f      	movs	r2, #63	; 0x3f
 8002d04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002d08:	e003      	b.n	8002d12 <HAL_UART_Receive+0xdc>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002d18:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d22:	d108      	bne.n	8002d36 <HAL_UART_Receive+0x100>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d104      	bne.n	8002d36 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	61bb      	str	r3, [r7, #24]
 8002d34:	e003      	b.n	8002d3e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002d3e:	e033      	b.n	8002da8 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2200      	movs	r2, #0
 8002d48:	2120      	movs	r1, #32
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 ff4f 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e036      	b.n	8002dc8 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10c      	bne.n	8002d7a <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	8a7b      	ldrh	r3, [r7, #18]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	3302      	adds	r3, #2
 8002d76:	61bb      	str	r3, [r7, #24]
 8002d78:	e00d      	b.n	8002d96 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	b2da      	uxtb	r2, r3
 8002d84:	8a7b      	ldrh	r3, [r7, #18]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	4013      	ands	r3, r2
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	3301      	adds	r3, #1
 8002d94:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1c5      	bne.n	8002d40 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e000      	b.n	8002dc8 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8002dc6:	2302      	movs	r3, #2
  }
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3720      	adds	r7, #32
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002de2:	2b20      	cmp	r3, #32
 8002de4:	f040 808a 	bne.w	8002efc <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d002      	beq.n	8002df4 <HAL_UART_Receive_IT+0x24>
 8002dee:	88fb      	ldrh	r3, [r7, #6]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e082      	b.n	8002efe <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d101      	bne.n	8002e06 <HAL_UART_Receive_IT+0x36>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e07b      	b.n	8002efe <HAL_UART_Receive_IT+0x12e>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	88fa      	ldrh	r2, [r7, #6]
 8002e20:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e32:	d10e      	bne.n	8002e52 <HAL_UART_Receive_IT+0x82>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d105      	bne.n	8002e48 <HAL_UART_Receive_IT+0x78>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002e42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e46:	e02d      	b.n	8002ea4 <HAL_UART_Receive_IT+0xd4>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	22ff      	movs	r2, #255	; 0xff
 8002e4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e50:	e028      	b.n	8002ea4 <HAL_UART_Receive_IT+0xd4>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10d      	bne.n	8002e76 <HAL_UART_Receive_IT+0xa6>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d104      	bne.n	8002e6c <HAL_UART_Receive_IT+0x9c>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	22ff      	movs	r2, #255	; 0xff
 8002e66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e6a:	e01b      	b.n	8002ea4 <HAL_UART_Receive_IT+0xd4>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	227f      	movs	r2, #127	; 0x7f
 8002e70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e74:	e016      	b.n	8002ea4 <HAL_UART_Receive_IT+0xd4>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e7e:	d10d      	bne.n	8002e9c <HAL_UART_Receive_IT+0xcc>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d104      	bne.n	8002e92 <HAL_UART_Receive_IT+0xc2>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	227f      	movs	r2, #127	; 0x7f
 8002e8c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e90:	e008      	b.n	8002ea4 <HAL_UART_Receive_IT+0xd4>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	223f      	movs	r2, #63	; 0x3f
 8002e96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002e9a:	e003      	b.n	8002ea4 <HAL_UART_Receive_IT+0xd4>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2222      	movs	r2, #34	; 0x22
 8002eae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689a      	ldr	r2, [r3, #8]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec8:	d107      	bne.n	8002eda <HAL_UART_Receive_IT+0x10a>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d103      	bne.n	8002eda <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4a0d      	ldr	r2, [pc, #52]	; (8002f0c <HAL_UART_Receive_IT+0x13c>)
 8002ed6:	661a      	str	r2, [r3, #96]	; 0x60
 8002ed8:	e002      	b.n	8002ee0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	4a0c      	ldr	r2, [pc, #48]	; (8002f10 <HAL_UART_Receive_IT+0x140>)
 8002ede:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002ef6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e000      	b.n	8002efe <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8002efc:	2302      	movs	r3, #2
  }
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3714      	adds	r7, #20
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	08003eed 	.word	0x08003eed
 8002f10:	08003e43 	.word	0x08003e43

08002f14 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f26:	2b20      	cmp	r3, #32
 8002f28:	d16c      	bne.n	8003004 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d002      	beq.n	8002f36 <HAL_UART_Receive_DMA+0x22>
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e065      	b.n	8003006 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_UART_Receive_DMA+0x34>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e05e      	b.n	8003006 <HAL_UART_Receive_DMA+0xf2>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2222      	movs	r2, #34	; 0x22
 8002f68:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d02a      	beq.n	8002fc8 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f76:	4a26      	ldr	r2, [pc, #152]	; (8003010 <HAL_UART_Receive_DMA+0xfc>)
 8002f78:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f7e:	4a25      	ldr	r2, [pc, #148]	; (8003014 <HAL_UART_Receive_DMA+0x100>)
 8002f80:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f86:	4a24      	ldr	r2, [pc, #144]	; (8003018 <HAL_UART_Receive_DMA+0x104>)
 8002f88:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f8e:	2200      	movs	r2, #0
 8002f90:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	3324      	adds	r3, #36	; 0x24
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	f7fd fd47 	bl	8000a38 <HAL_DMA_Start_IT>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00b      	beq.n	8002fc8 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2210      	movs	r2, #16
 8002fb4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e01e      	b.n	8003006 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fde:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0201 	orr.w	r2, r2, #1
 8002fee:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ffe:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8003004:	2302      	movs	r3, #2
  }
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	08003ce9 	.word	0x08003ce9
 8003014:	08003d51 	.word	0x08003d51
 8003018:	08003d6d 	.word	0x08003d6d

0800301c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003028:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800302e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303a:	2b80      	cmp	r3, #128	; 0x80
 800303c:	d126      	bne.n	800308c <HAL_UART_DMAStop+0x70>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2b21      	cmp	r3, #33	; 0x21
 8003042:	d123      	bne.n	800308c <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003052:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003058:	2b00      	cmp	r3, #0
 800305a:	d014      	beq.n	8003086 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003060:	4618      	mov	r0, r3
 8003062:	f7fd fd49 	bl	8000af8 <HAL_DMA_Abort>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00c      	beq.n	8003086 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003070:	4618      	mov	r0, r3
 8003072:	f7fd fe6f 	bl	8000d54 <HAL_DMA_GetError>
 8003076:	4603      	mov	r3, r0
 8003078:	2b20      	cmp	r3, #32
 800307a:	d104      	bne.n	8003086 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2210      	movs	r2, #16
 8003080:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e031      	b.n	80030ea <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fdf9 	bl	8003c7e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003096:	2b40      	cmp	r3, #64	; 0x40
 8003098:	d126      	bne.n	80030e8 <HAL_UART_DMAStop+0xcc>
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	2b22      	cmp	r3, #34	; 0x22
 800309e:	d123      	bne.n	80030e8 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ae:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d014      	beq.n	80030e2 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fd fd1b 	bl	8000af8 <HAL_DMA_Abort>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00c      	beq.n	80030e2 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fd fe41 	bl	8000d54 <HAL_DMA_GetError>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d104      	bne.n	80030e2 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2210      	movs	r2, #16
 80030dc:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e003      	b.n	80030ea <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fde0 	bl	8003ca8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d113      	bne.n	800314a <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00e      	beq.n	800314a <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	f003 0320 	and.w	r3, r3, #32
 8003132:	2b00      	cmp	r3, #0
 8003134:	d009      	beq.n	800314a <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 80ff 	beq.w	800333e <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	4798      	blx	r3
      }
      return;
 8003148:	e0f9      	b.n	800333e <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 80c1 	beq.w	80032d4 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d105      	bne.n	8003168 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80b6 	beq.w	80032d4 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00e      	beq.n	8003190 <HAL_UART_IRQHandler+0x9c>
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d009      	beq.n	8003190 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2201      	movs	r2, #1
 8003182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003188:	f043 0201 	orr.w	r2, r3, #1
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00e      	beq.n	80031b8 <HAL_UART_IRQHandler+0xc4>
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d009      	beq.n	80031b8 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2202      	movs	r2, #2
 80031aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031b0:	f043 0204 	orr.w	r2, r3, #4
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	f003 0304 	and.w	r3, r3, #4
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00e      	beq.n	80031e0 <HAL_UART_IRQHandler+0xec>
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d009      	beq.n	80031e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2204      	movs	r2, #4
 80031d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031d8:	f043 0202 	orr.w	r2, r3, #2
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d013      	beq.n	8003212 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	f003 0320 	and.w	r3, r3, #32
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d104      	bne.n	80031fe <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d009      	beq.n	8003212 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2208      	movs	r2, #8
 8003204:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800320a:	f043 0208 	orr.w	r2, r3, #8
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 8093 	beq.w	8003342 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00c      	beq.n	8003240 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	f003 0320 	and.w	r3, r3, #32
 800322c:	2b00      	cmp	r3, #0
 800322e:	d007      	beq.n	8003240 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003234:	2b00      	cmp	r3, #0
 8003236:	d003      	beq.n	8003240 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003244:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003250:	2b40      	cmp	r3, #64	; 0x40
 8003252:	d004      	beq.n	800325e <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800325a:	2b00      	cmp	r3, #0
 800325c:	d031      	beq.n	80032c2 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 fd22 	bl	8003ca8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326e:	2b40      	cmp	r3, #64	; 0x40
 8003270:	d123      	bne.n	80032ba <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003280:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003286:	2b00      	cmp	r3, #0
 8003288:	d013      	beq.n	80032b2 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800328e:	4a30      	ldr	r2, [pc, #192]	; (8003350 <HAL_UART_IRQHandler+0x25c>)
 8003290:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003296:	4618      	mov	r0, r3
 8003298:	f7fd fc6c 	bl	8000b74 <HAL_DMA_Abort_IT>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d016      	beq.n	80032d0 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80032ac:	4610      	mov	r0, r2
 80032ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032b0:	e00e      	b.n	80032d0 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f862 	bl	800337c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032b8:	e00a      	b.n	80032d0 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f85e 	bl	800337c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c0:	e006      	b.n	80032d0 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f85a 	bl	800337c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80032ce:	e038      	b.n	8003342 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d0:	bf00      	nop
    return;
 80032d2:	e036      	b.n	8003342 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00d      	beq.n	80032fa <HAL_UART_IRQHandler+0x206>
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80032f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 fe4f 	bl	8003f96 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80032f8:	e026      	b.n	8003348 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00d      	beq.n	8003320 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800330a:	2b00      	cmp	r3, #0
 800330c:	d008      	beq.n	8003320 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003312:	2b00      	cmp	r3, #0
 8003314:	d017      	beq.n	8003346 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	4798      	blx	r3
    }
    return;
 800331e:	e012      	b.n	8003346 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00e      	beq.n	8003348 <HAL_UART_IRQHandler+0x254>
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003330:	2b00      	cmp	r3, #0
 8003332:	d009      	beq.n	8003348 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 fd6b 	bl	8003e10 <UART_EndTransmit_IT>
    return;
 800333a:	bf00      	nop
 800333c:	e004      	b.n	8003348 <HAL_UART_IRQHandler+0x254>
      return;
 800333e:	bf00      	nop
 8003340:	e002      	b.n	8003348 <HAL_UART_IRQHandler+0x254>
    return;
 8003342:	bf00      	nop
 8003344:	e000      	b.n	8003348 <HAL_UART_IRQHandler+0x254>
    return;
 8003346:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003348:	3720      	adds	r7, #32
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	08003de5 	.word	0x08003de5

08003354 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003390:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003394:	b088      	sub	sp, #32
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800339a:	2300      	movs	r3, #0
 800339c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	431a      	orrs	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	4bac      	ldr	r3, [pc, #688]	; (8003678 <UART_SetConfig+0x2e8>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6812      	ldr	r2, [r2, #0]
 80033cc:	69f9      	ldr	r1, [r7, #28]
 80033ce:	430b      	orrs	r3, r1
 80033d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4aa2      	ldr	r2, [pc, #648]	; (800367c <UART_SetConfig+0x2ec>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d004      	beq.n	8003402 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	69fa      	ldr	r2, [r7, #28]
 80033fe:	4313      	orrs	r3, r2
 8003400:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	69fa      	ldr	r2, [r7, #28]
 8003412:	430a      	orrs	r2, r1
 8003414:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a99      	ldr	r2, [pc, #612]	; (8003680 <UART_SetConfig+0x2f0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d121      	bne.n	8003464 <UART_SetConfig+0xd4>
 8003420:	4b98      	ldr	r3, [pc, #608]	; (8003684 <UART_SetConfig+0x2f4>)
 8003422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	2b03      	cmp	r3, #3
 800342c:	d816      	bhi.n	800345c <UART_SetConfig+0xcc>
 800342e:	a201      	add	r2, pc, #4	; (adr r2, 8003434 <UART_SetConfig+0xa4>)
 8003430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003434:	08003445 	.word	0x08003445
 8003438:	08003451 	.word	0x08003451
 800343c:	0800344b 	.word	0x0800344b
 8003440:	08003457 	.word	0x08003457
 8003444:	2301      	movs	r3, #1
 8003446:	76fb      	strb	r3, [r7, #27]
 8003448:	e0e8      	b.n	800361c <UART_SetConfig+0x28c>
 800344a:	2302      	movs	r3, #2
 800344c:	76fb      	strb	r3, [r7, #27]
 800344e:	e0e5      	b.n	800361c <UART_SetConfig+0x28c>
 8003450:	2304      	movs	r3, #4
 8003452:	76fb      	strb	r3, [r7, #27]
 8003454:	e0e2      	b.n	800361c <UART_SetConfig+0x28c>
 8003456:	2308      	movs	r3, #8
 8003458:	76fb      	strb	r3, [r7, #27]
 800345a:	e0df      	b.n	800361c <UART_SetConfig+0x28c>
 800345c:	2310      	movs	r3, #16
 800345e:	76fb      	strb	r3, [r7, #27]
 8003460:	bf00      	nop
 8003462:	e0db      	b.n	800361c <UART_SetConfig+0x28c>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a87      	ldr	r2, [pc, #540]	; (8003688 <UART_SetConfig+0x2f8>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d134      	bne.n	80034d8 <UART_SetConfig+0x148>
 800346e:	4b85      	ldr	r3, [pc, #532]	; (8003684 <UART_SetConfig+0x2f4>)
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003474:	f003 030c 	and.w	r3, r3, #12
 8003478:	2b0c      	cmp	r3, #12
 800347a:	d829      	bhi.n	80034d0 <UART_SetConfig+0x140>
 800347c:	a201      	add	r2, pc, #4	; (adr r2, 8003484 <UART_SetConfig+0xf4>)
 800347e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003482:	bf00      	nop
 8003484:	080034b9 	.word	0x080034b9
 8003488:	080034d1 	.word	0x080034d1
 800348c:	080034d1 	.word	0x080034d1
 8003490:	080034d1 	.word	0x080034d1
 8003494:	080034c5 	.word	0x080034c5
 8003498:	080034d1 	.word	0x080034d1
 800349c:	080034d1 	.word	0x080034d1
 80034a0:	080034d1 	.word	0x080034d1
 80034a4:	080034bf 	.word	0x080034bf
 80034a8:	080034d1 	.word	0x080034d1
 80034ac:	080034d1 	.word	0x080034d1
 80034b0:	080034d1 	.word	0x080034d1
 80034b4:	080034cb 	.word	0x080034cb
 80034b8:	2300      	movs	r3, #0
 80034ba:	76fb      	strb	r3, [r7, #27]
 80034bc:	e0ae      	b.n	800361c <UART_SetConfig+0x28c>
 80034be:	2302      	movs	r3, #2
 80034c0:	76fb      	strb	r3, [r7, #27]
 80034c2:	e0ab      	b.n	800361c <UART_SetConfig+0x28c>
 80034c4:	2304      	movs	r3, #4
 80034c6:	76fb      	strb	r3, [r7, #27]
 80034c8:	e0a8      	b.n	800361c <UART_SetConfig+0x28c>
 80034ca:	2308      	movs	r3, #8
 80034cc:	76fb      	strb	r3, [r7, #27]
 80034ce:	e0a5      	b.n	800361c <UART_SetConfig+0x28c>
 80034d0:	2310      	movs	r3, #16
 80034d2:	76fb      	strb	r3, [r7, #27]
 80034d4:	bf00      	nop
 80034d6:	e0a1      	b.n	800361c <UART_SetConfig+0x28c>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a6b      	ldr	r2, [pc, #428]	; (800368c <UART_SetConfig+0x2fc>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d120      	bne.n	8003524 <UART_SetConfig+0x194>
 80034e2:	4b68      	ldr	r3, [pc, #416]	; (8003684 <UART_SetConfig+0x2f4>)
 80034e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80034ec:	2b10      	cmp	r3, #16
 80034ee:	d00f      	beq.n	8003510 <UART_SetConfig+0x180>
 80034f0:	2b10      	cmp	r3, #16
 80034f2:	d802      	bhi.n	80034fa <UART_SetConfig+0x16a>
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <UART_SetConfig+0x174>
 80034f8:	e010      	b.n	800351c <UART_SetConfig+0x18c>
 80034fa:	2b20      	cmp	r3, #32
 80034fc:	d005      	beq.n	800350a <UART_SetConfig+0x17a>
 80034fe:	2b30      	cmp	r3, #48	; 0x30
 8003500:	d009      	beq.n	8003516 <UART_SetConfig+0x186>
 8003502:	e00b      	b.n	800351c <UART_SetConfig+0x18c>
 8003504:	2300      	movs	r3, #0
 8003506:	76fb      	strb	r3, [r7, #27]
 8003508:	e088      	b.n	800361c <UART_SetConfig+0x28c>
 800350a:	2302      	movs	r3, #2
 800350c:	76fb      	strb	r3, [r7, #27]
 800350e:	e085      	b.n	800361c <UART_SetConfig+0x28c>
 8003510:	2304      	movs	r3, #4
 8003512:	76fb      	strb	r3, [r7, #27]
 8003514:	e082      	b.n	800361c <UART_SetConfig+0x28c>
 8003516:	2308      	movs	r3, #8
 8003518:	76fb      	strb	r3, [r7, #27]
 800351a:	e07f      	b.n	800361c <UART_SetConfig+0x28c>
 800351c:	2310      	movs	r3, #16
 800351e:	76fb      	strb	r3, [r7, #27]
 8003520:	bf00      	nop
 8003522:	e07b      	b.n	800361c <UART_SetConfig+0x28c>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a59      	ldr	r2, [pc, #356]	; (8003690 <UART_SetConfig+0x300>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d120      	bne.n	8003570 <UART_SetConfig+0x1e0>
 800352e:	4b55      	ldr	r3, [pc, #340]	; (8003684 <UART_SetConfig+0x2f4>)
 8003530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003534:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003538:	2b40      	cmp	r3, #64	; 0x40
 800353a:	d00f      	beq.n	800355c <UART_SetConfig+0x1cc>
 800353c:	2b40      	cmp	r3, #64	; 0x40
 800353e:	d802      	bhi.n	8003546 <UART_SetConfig+0x1b6>
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <UART_SetConfig+0x1c0>
 8003544:	e010      	b.n	8003568 <UART_SetConfig+0x1d8>
 8003546:	2b80      	cmp	r3, #128	; 0x80
 8003548:	d005      	beq.n	8003556 <UART_SetConfig+0x1c6>
 800354a:	2bc0      	cmp	r3, #192	; 0xc0
 800354c:	d009      	beq.n	8003562 <UART_SetConfig+0x1d2>
 800354e:	e00b      	b.n	8003568 <UART_SetConfig+0x1d8>
 8003550:	2300      	movs	r3, #0
 8003552:	76fb      	strb	r3, [r7, #27]
 8003554:	e062      	b.n	800361c <UART_SetConfig+0x28c>
 8003556:	2302      	movs	r3, #2
 8003558:	76fb      	strb	r3, [r7, #27]
 800355a:	e05f      	b.n	800361c <UART_SetConfig+0x28c>
 800355c:	2304      	movs	r3, #4
 800355e:	76fb      	strb	r3, [r7, #27]
 8003560:	e05c      	b.n	800361c <UART_SetConfig+0x28c>
 8003562:	2308      	movs	r3, #8
 8003564:	76fb      	strb	r3, [r7, #27]
 8003566:	e059      	b.n	800361c <UART_SetConfig+0x28c>
 8003568:	2310      	movs	r3, #16
 800356a:	76fb      	strb	r3, [r7, #27]
 800356c:	bf00      	nop
 800356e:	e055      	b.n	800361c <UART_SetConfig+0x28c>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a47      	ldr	r2, [pc, #284]	; (8003694 <UART_SetConfig+0x304>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d124      	bne.n	80035c4 <UART_SetConfig+0x234>
 800357a:	4b42      	ldr	r3, [pc, #264]	; (8003684 <UART_SetConfig+0x2f4>)
 800357c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003580:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003584:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003588:	d012      	beq.n	80035b0 <UART_SetConfig+0x220>
 800358a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800358e:	d802      	bhi.n	8003596 <UART_SetConfig+0x206>
 8003590:	2b00      	cmp	r3, #0
 8003592:	d007      	beq.n	80035a4 <UART_SetConfig+0x214>
 8003594:	e012      	b.n	80035bc <UART_SetConfig+0x22c>
 8003596:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800359a:	d006      	beq.n	80035aa <UART_SetConfig+0x21a>
 800359c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035a0:	d009      	beq.n	80035b6 <UART_SetConfig+0x226>
 80035a2:	e00b      	b.n	80035bc <UART_SetConfig+0x22c>
 80035a4:	2300      	movs	r3, #0
 80035a6:	76fb      	strb	r3, [r7, #27]
 80035a8:	e038      	b.n	800361c <UART_SetConfig+0x28c>
 80035aa:	2302      	movs	r3, #2
 80035ac:	76fb      	strb	r3, [r7, #27]
 80035ae:	e035      	b.n	800361c <UART_SetConfig+0x28c>
 80035b0:	2304      	movs	r3, #4
 80035b2:	76fb      	strb	r3, [r7, #27]
 80035b4:	e032      	b.n	800361c <UART_SetConfig+0x28c>
 80035b6:	2308      	movs	r3, #8
 80035b8:	76fb      	strb	r3, [r7, #27]
 80035ba:	e02f      	b.n	800361c <UART_SetConfig+0x28c>
 80035bc:	2310      	movs	r3, #16
 80035be:	76fb      	strb	r3, [r7, #27]
 80035c0:	bf00      	nop
 80035c2:	e02b      	b.n	800361c <UART_SetConfig+0x28c>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a2c      	ldr	r2, [pc, #176]	; (800367c <UART_SetConfig+0x2ec>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d124      	bne.n	8003618 <UART_SetConfig+0x288>
 80035ce:	4b2d      	ldr	r3, [pc, #180]	; (8003684 <UART_SetConfig+0x2f4>)
 80035d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80035d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035dc:	d012      	beq.n	8003604 <UART_SetConfig+0x274>
 80035de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035e2:	d802      	bhi.n	80035ea <UART_SetConfig+0x25a>
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d007      	beq.n	80035f8 <UART_SetConfig+0x268>
 80035e8:	e012      	b.n	8003610 <UART_SetConfig+0x280>
 80035ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035ee:	d006      	beq.n	80035fe <UART_SetConfig+0x26e>
 80035f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80035f4:	d009      	beq.n	800360a <UART_SetConfig+0x27a>
 80035f6:	e00b      	b.n	8003610 <UART_SetConfig+0x280>
 80035f8:	2300      	movs	r3, #0
 80035fa:	76fb      	strb	r3, [r7, #27]
 80035fc:	e00e      	b.n	800361c <UART_SetConfig+0x28c>
 80035fe:	2302      	movs	r3, #2
 8003600:	76fb      	strb	r3, [r7, #27]
 8003602:	e00b      	b.n	800361c <UART_SetConfig+0x28c>
 8003604:	2304      	movs	r3, #4
 8003606:	76fb      	strb	r3, [r7, #27]
 8003608:	e008      	b.n	800361c <UART_SetConfig+0x28c>
 800360a:	2308      	movs	r3, #8
 800360c:	76fb      	strb	r3, [r7, #27]
 800360e:	e005      	b.n	800361c <UART_SetConfig+0x28c>
 8003610:	2310      	movs	r3, #16
 8003612:	76fb      	strb	r3, [r7, #27]
 8003614:	bf00      	nop
 8003616:	e001      	b.n	800361c <UART_SetConfig+0x28c>
 8003618:	2310      	movs	r3, #16
 800361a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a16      	ldr	r2, [pc, #88]	; (800367c <UART_SetConfig+0x2ec>)
 8003622:	4293      	cmp	r3, r2
 8003624:	f040 80fa 	bne.w	800381c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003628:	7efb      	ldrb	r3, [r7, #27]
 800362a:	2b08      	cmp	r3, #8
 800362c:	d836      	bhi.n	800369c <UART_SetConfig+0x30c>
 800362e:	a201      	add	r2, pc, #4	; (adr r2, 8003634 <UART_SetConfig+0x2a4>)
 8003630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003634:	08003659 	.word	0x08003659
 8003638:	0800369d 	.word	0x0800369d
 800363c:	08003661 	.word	0x08003661
 8003640:	0800369d 	.word	0x0800369d
 8003644:	08003667 	.word	0x08003667
 8003648:	0800369d 	.word	0x0800369d
 800364c:	0800369d 	.word	0x0800369d
 8003650:	0800369d 	.word	0x0800369d
 8003654:	0800366f 	.word	0x0800366f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003658:	f7fe fcd0 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 800365c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800365e:	e020      	b.n	80036a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003660:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <UART_SetConfig+0x308>)
 8003662:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003664:	e01d      	b.n	80036a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003666:	f7fe fc33 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 800366a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800366c:	e019      	b.n	80036a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800366e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003672:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003674:	e015      	b.n	80036a2 <UART_SetConfig+0x312>
 8003676:	bf00      	nop
 8003678:	efff69f3 	.word	0xefff69f3
 800367c:	40008000 	.word	0x40008000
 8003680:	40013800 	.word	0x40013800
 8003684:	40021000 	.word	0x40021000
 8003688:	40004400 	.word	0x40004400
 800368c:	40004800 	.word	0x40004800
 8003690:	40004c00 	.word	0x40004c00
 8003694:	40005000 	.word	0x40005000
 8003698:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	74fb      	strb	r3, [r7, #19]
        break;
 80036a0:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 81ac 	beq.w	8003a02 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	4413      	add	r3, r2
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d305      	bcc.n	80036c6 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d902      	bls.n	80036cc <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	74fb      	strb	r3, [r7, #19]
 80036ca:	e19a      	b.n	8003a02 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80036cc:	7efb      	ldrb	r3, [r7, #27]
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	f200 8091 	bhi.w	80037f6 <UART_SetConfig+0x466>
 80036d4:	a201      	add	r2, pc, #4	; (adr r2, 80036dc <UART_SetConfig+0x34c>)
 80036d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036da:	bf00      	nop
 80036dc:	08003701 	.word	0x08003701
 80036e0:	080037f7 	.word	0x080037f7
 80036e4:	0800374d 	.word	0x0800374d
 80036e8:	080037f7 	.word	0x080037f7
 80036ec:	08003781 	.word	0x08003781
 80036f0:	080037f7 	.word	0x080037f7
 80036f4:	080037f7 	.word	0x080037f7
 80036f8:	080037f7 	.word	0x080037f7
 80036fc:	080037cd 	.word	0x080037cd
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003700:	f7fe fc7c 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 8003704:	4603      	mov	r3, r0
 8003706:	4619      	mov	r1, r3
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	f04f 0300 	mov.w	r3, #0
 8003710:	f04f 0400 	mov.w	r4, #0
 8003714:	0214      	lsls	r4, r2, #8
 8003716:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800371a:	020b      	lsls	r3, r1, #8
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6852      	ldr	r2, [r2, #4]
 8003720:	0852      	lsrs	r2, r2, #1
 8003722:	4611      	mov	r1, r2
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	eb13 0b01 	adds.w	fp, r3, r1
 800372c:	eb44 0c02 	adc.w	ip, r4, r2
 8003730:	4658      	mov	r0, fp
 8003732:	4661      	mov	r1, ip
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f04f 0400 	mov.w	r4, #0
 800373c:	461a      	mov	r2, r3
 800373e:	4623      	mov	r3, r4
 8003740:	f7fc fd9e 	bl	8000280 <__aeabi_uldivmod>
 8003744:	4603      	mov	r3, r0
 8003746:	460c      	mov	r4, r1
 8003748:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800374a:	e057      	b.n	80037fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	085b      	lsrs	r3, r3, #1
 8003752:	f04f 0400 	mov.w	r4, #0
 8003756:	49b1      	ldr	r1, [pc, #708]	; (8003a1c <UART_SetConfig+0x68c>)
 8003758:	f04f 0200 	mov.w	r2, #0
 800375c:	eb13 0b01 	adds.w	fp, r3, r1
 8003760:	eb44 0c02 	adc.w	ip, r4, r2
 8003764:	4658      	mov	r0, fp
 8003766:	4661      	mov	r1, ip
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f04f 0400 	mov.w	r4, #0
 8003770:	461a      	mov	r2, r3
 8003772:	4623      	mov	r3, r4
 8003774:	f7fc fd84 	bl	8000280 <__aeabi_uldivmod>
 8003778:	4603      	mov	r3, r0
 800377a:	460c      	mov	r4, r1
 800377c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800377e:	e03d      	b.n	80037fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003780:	f7fe fba6 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 8003784:	4603      	mov	r3, r0
 8003786:	4619      	mov	r1, r3
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	f04f 0400 	mov.w	r4, #0
 8003794:	0214      	lsls	r4, r2, #8
 8003796:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800379a:	020b      	lsls	r3, r1, #8
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6852      	ldr	r2, [r2, #4]
 80037a0:	0852      	lsrs	r2, r2, #1
 80037a2:	4611      	mov	r1, r2
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	eb13 0b01 	adds.w	fp, r3, r1
 80037ac:	eb44 0c02 	adc.w	ip, r4, r2
 80037b0:	4658      	mov	r0, fp
 80037b2:	4661      	mov	r1, ip
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f04f 0400 	mov.w	r4, #0
 80037bc:	461a      	mov	r2, r3
 80037be:	4623      	mov	r3, r4
 80037c0:	f7fc fd5e 	bl	8000280 <__aeabi_uldivmod>
 80037c4:	4603      	mov	r3, r0
 80037c6:	460c      	mov	r4, r1
 80037c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80037ca:	e017      	b.n	80037fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	085b      	lsrs	r3, r3, #1
 80037d2:	f04f 0400 	mov.w	r4, #0
 80037d6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80037da:	f144 0100 	adc.w	r1, r4, #0
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f04f 0400 	mov.w	r4, #0
 80037e6:	461a      	mov	r2, r3
 80037e8:	4623      	mov	r3, r4
 80037ea:	f7fc fd49 	bl	8000280 <__aeabi_uldivmod>
 80037ee:	4603      	mov	r3, r0
 80037f0:	460c      	mov	r4, r1
 80037f2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80037f4:	e002      	b.n	80037fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	74fb      	strb	r3, [r7, #19]
            break;
 80037fa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003802:	d308      	bcc.n	8003816 <UART_SetConfig+0x486>
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800380a:	d204      	bcs.n	8003816 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	60da      	str	r2, [r3, #12]
 8003814:	e0f5      	b.n	8003a02 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	74fb      	strb	r3, [r7, #19]
 800381a:	e0f2      	b.n	8003a02 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003824:	d17f      	bne.n	8003926 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8003826:	7efb      	ldrb	r3, [r7, #27]
 8003828:	2b08      	cmp	r3, #8
 800382a:	d85c      	bhi.n	80038e6 <UART_SetConfig+0x556>
 800382c:	a201      	add	r2, pc, #4	; (adr r2, 8003834 <UART_SetConfig+0x4a4>)
 800382e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003832:	bf00      	nop
 8003834:	08003859 	.word	0x08003859
 8003838:	08003877 	.word	0x08003877
 800383c:	08003895 	.word	0x08003895
 8003840:	080038e7 	.word	0x080038e7
 8003844:	080038b1 	.word	0x080038b1
 8003848:	080038e7 	.word	0x080038e7
 800384c:	080038e7 	.word	0x080038e7
 8003850:	080038e7 	.word	0x080038e7
 8003854:	080038cf 	.word	0x080038cf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003858:	f7fe fbd0 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 800385c:	4603      	mov	r3, r0
 800385e:	005a      	lsls	r2, r3, #1
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	085b      	lsrs	r3, r3, #1
 8003866:	441a      	add	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003870:	b29b      	uxth	r3, r3
 8003872:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003874:	e03a      	b.n	80038ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003876:	f7fe fbd7 	bl	8002028 <HAL_RCC_GetPCLK2Freq>
 800387a:	4603      	mov	r3, r0
 800387c:	005a      	lsls	r2, r3, #1
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	085b      	lsrs	r3, r3, #1
 8003884:	441a      	add	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	fbb2 f3f3 	udiv	r3, r2, r3
 800388e:	b29b      	uxth	r3, r3
 8003890:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003892:	e02b      	b.n	80038ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	085b      	lsrs	r3, r3, #1
 800389a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800389e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6852      	ldr	r2, [r2, #4]
 80038a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038ae:	e01d      	b.n	80038ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80038b0:	f7fe fb0e 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 80038b4:	4603      	mov	r3, r0
 80038b6:	005a      	lsls	r2, r3, #1
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	085b      	lsrs	r3, r3, #1
 80038be:	441a      	add	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038cc:	e00e      	b.n	80038ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	085b      	lsrs	r3, r3, #1
 80038d4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80038e4:	e002      	b.n	80038ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	74fb      	strb	r3, [r7, #19]
        break;
 80038ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2b0f      	cmp	r3, #15
 80038f0:	d916      	bls.n	8003920 <UART_SetConfig+0x590>
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f8:	d212      	bcs.n	8003920 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	f023 030f 	bic.w	r3, r3, #15
 8003902:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	085b      	lsrs	r3, r3, #1
 8003908:	b29b      	uxth	r3, r3
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	b29a      	uxth	r2, r3
 8003910:	897b      	ldrh	r3, [r7, #10]
 8003912:	4313      	orrs	r3, r2
 8003914:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	897a      	ldrh	r2, [r7, #10]
 800391c:	60da      	str	r2, [r3, #12]
 800391e:	e070      	b.n	8003a02 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	74fb      	strb	r3, [r7, #19]
 8003924:	e06d      	b.n	8003a02 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8003926:	7efb      	ldrb	r3, [r7, #27]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d859      	bhi.n	80039e0 <UART_SetConfig+0x650>
 800392c:	a201      	add	r2, pc, #4	; (adr r2, 8003934 <UART_SetConfig+0x5a4>)
 800392e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003932:	bf00      	nop
 8003934:	08003959 	.word	0x08003959
 8003938:	08003975 	.word	0x08003975
 800393c:	08003991 	.word	0x08003991
 8003940:	080039e1 	.word	0x080039e1
 8003944:	080039ad 	.word	0x080039ad
 8003948:	080039e1 	.word	0x080039e1
 800394c:	080039e1 	.word	0x080039e1
 8003950:	080039e1 	.word	0x080039e1
 8003954:	080039c9 	.word	0x080039c9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003958:	f7fe fb50 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 800395c:	4602      	mov	r2, r0
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	085b      	lsrs	r3, r3, #1
 8003964:	441a      	add	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	fbb2 f3f3 	udiv	r3, r2, r3
 800396e:	b29b      	uxth	r3, r3
 8003970:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003972:	e038      	b.n	80039e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003974:	f7fe fb58 	bl	8002028 <HAL_RCC_GetPCLK2Freq>
 8003978:	4602      	mov	r2, r0
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	085b      	lsrs	r3, r3, #1
 8003980:	441a      	add	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	fbb2 f3f3 	udiv	r3, r2, r3
 800398a:	b29b      	uxth	r3, r3
 800398c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800398e:	e02a      	b.n	80039e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	085b      	lsrs	r3, r3, #1
 8003996:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800399a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6852      	ldr	r2, [r2, #4]
 80039a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039aa:	e01c      	b.n	80039e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80039ac:	f7fe fa90 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 80039b0:	4602      	mov	r2, r0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	085b      	lsrs	r3, r3, #1
 80039b8:	441a      	add	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039c6:	e00e      	b.n	80039e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	085b      	lsrs	r3, r3, #1
 80039ce:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039da:	b29b      	uxth	r3, r3
 80039dc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039de:	e002      	b.n	80039e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	74fb      	strb	r3, [r7, #19]
        break;
 80039e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2b0f      	cmp	r3, #15
 80039ea:	d908      	bls.n	80039fe <UART_SetConfig+0x66e>
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039f2:	d204      	bcs.n	80039fe <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	60da      	str	r2, [r3, #12]
 80039fc:	e001      	b.n	8003a02 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003a0e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3720      	adds	r7, #32
 8003a14:	46bd      	mov	sp, r7
 8003a16:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003a1a:	bf00      	nop
 8003a1c:	f4240000 	.word	0xf4240000

08003a20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00a      	beq.n	8003a6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00a      	beq.n	8003a8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	f003 0308 	and.w	r3, r3, #8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	f003 0310 	and.w	r3, r3, #16
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00a      	beq.n	8003ad2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00a      	beq.n	8003af4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d01a      	beq.n	8003b36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b1e:	d10a      	bne.n	8003b36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	605a      	str	r2, [r3, #4]
  }
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af02      	add	r7, sp, #8
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003b72:	f7fc fd69 	bl	8000648 <HAL_GetTick>
 8003b76:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b08      	cmp	r3, #8
 8003b84:	d10e      	bne.n	8003ba4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b86:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f82a 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e020      	b.n	8003be6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0304 	and.w	r3, r3, #4
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	d10e      	bne.n	8003bd0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bb2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 f814 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e00a      	b.n	8003be6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bfe:	e02a      	b.n	8003c56 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c06:	d026      	beq.n	8003c56 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c08:	f7fc fd1e 	bl	8000648 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d302      	bcc.n	8003c1e <UART_WaitOnFlagUntilTimeout+0x30>
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d11b      	bne.n	8003c56 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c2c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 0201 	bic.w	r2, r2, #1
 8003c3c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2220      	movs	r2, #32
 8003c48:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e00f      	b.n	8003c76 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	69da      	ldr	r2, [r3, #28]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	bf0c      	ite	eq
 8003c66:	2301      	moveq	r3, #1
 8003c68:	2300      	movne	r3, #0
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d0c5      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3710      	adds	r7, #16
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b083      	sub	sp, #12
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003c94:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003cbe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 0201 	bic.w	r2, r2, #1
 8003cce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0320 	and.w	r3, r3, #32
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d11e      	bne.n	8003d42 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d1a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d3a:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 fb48 	bl	80043d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d48:	bf00      	nop
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f7ff fb02 	bl	8003368 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d64:	bf00      	nop
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d78:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d7e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d90:	2b80      	cmp	r3, #128	; 0x80
 8003d92:	d109      	bne.n	8003da8 <UART_DMAError+0x3c>
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	2b21      	cmp	r3, #33	; 0x21
 8003d98:	d106      	bne.n	8003da8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8003da2:	6978      	ldr	r0, [r7, #20]
 8003da4:	f7ff ff6b 	bl	8003c7e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db2:	2b40      	cmp	r3, #64	; 0x40
 8003db4:	d109      	bne.n	8003dca <UART_DMAError+0x5e>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2b22      	cmp	r3, #34	; 0x22
 8003dba:	d106      	bne.n	8003dca <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8003dc4:	6978      	ldr	r0, [r7, #20]
 8003dc6:	f7ff ff6f 	bl	8003ca8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dce:	f043 0210 	orr.w	r2, r3, #16
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003dd6:	6978      	ldr	r0, [r7, #20]
 8003dd8:	f7ff fad0 	bl	800337c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ddc:	bf00      	nop
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f7ff faba 	bl	800337c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e08:	bf00      	nop
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e26:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff fa8d 	bl	8003354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b084      	sub	sp, #16
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003e50:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e56:	2b22      	cmp	r3, #34	; 0x22
 8003e58:	d13a      	bne.n	8003ed0 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003e60:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003e62:	89bb      	ldrh	r3, [r7, #12]
 8003e64:	b2d9      	uxtb	r1, r3
 8003e66:	89fb      	ldrh	r3, [r7, #14]
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e6e:	400a      	ands	r2, r1
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e78:	1c5a      	adds	r2, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d123      	bne.n	8003ee4 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003eaa:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f022 0201 	bic.w	r2, r2, #1
 8003eba:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 fa85 	bl	80043d8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ece:	e009      	b.n	8003ee4 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	8b1b      	ldrh	r3, [r3, #24]
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f042 0208 	orr.w	r2, r2, #8
 8003ee0:	b292      	uxth	r2, r2
 8003ee2:	831a      	strh	r2, [r3, #24]
}
 8003ee4:	bf00      	nop
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003efa:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f00:	2b22      	cmp	r3, #34	; 0x22
 8003f02:	d13a      	bne.n	8003f7a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003f0a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f10:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003f12:	89ba      	ldrh	r2, [r7, #12]
 8003f14:	89fb      	ldrh	r3, [r7, #14]
 8003f16:	4013      	ands	r3, r2
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f22:	1c9a      	adds	r2, r3, #2
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d123      	bne.n	8003f8e <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f54:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689a      	ldr	r2, [r3, #8]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0201 	bic.w	r2, r2, #1
 8003f64:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2220      	movs	r2, #32
 8003f6a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 fa30 	bl	80043d8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f78:	e009      	b.n	8003f8e <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	8b1b      	ldrh	r3, [r3, #24]
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0208 	orr.w	r2, r2, #8
 8003f8a:	b292      	uxth	r2, r2
 8003f8c:	831a      	strh	r2, [r3, #24]
}
 8003f8e:	bf00      	nop
 8003f90:	3710      	adds	r7, #16
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b083      	sub	sp, #12
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003f9e:	bf00      	nop
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
	...

08003fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fb0:	f7fc fae6 	bl	8000580 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8003fb4:	f000 fb90 	bl	80046d8 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fb8:	f000 f860 	bl	800407c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003fbc:	f000 f9b6 	bl	800432c <MX_GPIO_Init>
  MX_DMA_Init();
 8003fc0:	f000 f996 	bl	80042f0 <MX_DMA_Init>
  MX_LCD_Init();
 8003fc4:	f000 f8cc 	bl	8004160 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8003fc8:	f000 f962 	bl	8004290 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8003fcc:	f000 f900 	bl	80041d0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8003fd0:	f000 f92e 	bl	8004230 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8003fd4:	481c      	ldr	r0, [pc, #112]	; (8004048 <main+0x9c>)
 8003fd6:	f000 fab9 	bl	800454c <RetargetInit>
  printf("\r\nStarting\r\n");
 8003fda:	481c      	ldr	r0, [pc, #112]	; (800404c <main+0xa0>)
 8003fdc:	f002 f9ac 	bl	8006338 <puts>
  qr_scanner_init(&huart1); // note - THIS SHOULD BE CALLED BEFORE esp8266_init()
 8003fe0:	481b      	ldr	r0, [pc, #108]	; (8004050 <main+0xa4>)
 8003fe2:	f000 fa1f 	bl	8004424 <qr_scanner_init>
  esp8266_init(&huart4, 1, 0);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2101      	movs	r1, #1
 8003fea:	481a      	ldr	r0, [pc, #104]	; (8004054 <main+0xa8>)
 8003fec:	f001 fb90 	bl	8005710 <esp8266_init>
  HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE so that esp8266_init() can use QR scanning for WiFi if needed
 8003ff0:	4b19      	ldr	r3, [pc, #100]	; (8004058 <main+0xac>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2209      	movs	r2, #9
 8003ff6:	4919      	ldr	r1, [pc, #100]	; (800405c <main+0xb0>)
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fe fee9 	bl	8002dd0 <HAL_UART_Receive_IT>
  //BSP_LCD_GLASS_DisplayString("OK");
  printf("QR INIT DONE\r\n");
 8003ffe:	4818      	ldr	r0, [pc, #96]	; (8004060 <main+0xb4>)
 8004000:	f002 f99a 	bl	8006338 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	if (qr_scan_pending == 1) {
 8004004:	4b17      	ldr	r3, [pc, #92]	; (8004064 <main+0xb8>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d104      	bne.n	8004016 <main+0x6a>
		printf("BEGIN SEND SCAN\r\n");
 800400c:	4816      	ldr	r0, [pc, #88]	; (8004068 <main+0xbc>)
 800400e:	f002 f993 	bl	8006338 <puts>
		qr_scan_received();
 8004012:	f000 fa1b 	bl	800444c <qr_scan_received>
	}
	if (message_pending_handling == 1) {
 8004016:	4b15      	ldr	r3, [pc, #84]	; (800406c <main+0xc0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <main+0x76>
		handle_message_response();
 800401e:	f001 ff79 	bl	8005f14 <handle_message_response>
	}
	if (message_queue_head != NULL) {
 8004022:	4b13      	ldr	r3, [pc, #76]	; (8004070 <main+0xc4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0ec      	beq.n	8004004 <main+0x58>
		if (ready_for_next_message == 1) {
 800402a:	4b12      	ldr	r3, [pc, #72]	; (8004074 <main+0xc8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d102      	bne.n	8004038 <main+0x8c>
			get_ok_to_send();
 8004032:	f001 fe03 	bl	8005c3c <get_ok_to_send>
 8004036:	e7e5      	b.n	8004004 <main+0x58>
		} else if (good_for_send == 1) {
 8004038:	4b0f      	ldr	r3, [pc, #60]	; (8004078 <main+0xcc>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d1e1      	bne.n	8004004 <main+0x58>
			send_message();
 8004040:	f001 fe9c 	bl	8005d7c <send_message>
	if (qr_scan_pending == 1) {
 8004044:	e7de      	b.n	8004004 <main+0x58>
 8004046:	bf00      	nop
 8004048:	2000022c 	.word	0x2000022c
 800404c:	080074c8 	.word	0x080074c8
 8004050:	200000e4 	.word	0x200000e4
 8004054:	200001a8 	.word	0x200001a8
 8004058:	200002b0 	.word	0x200002b0
 800405c:	200002b4 	.word	0x200002b4
 8004060:	080074d4 	.word	0x080074d4
 8004064:	200002ac 	.word	0x200002ac
 8004068:	080074e4 	.word	0x080074e4
 800406c:	20000314 	.word	0x20000314
 8004070:	20000164 	.word	0x20000164
 8004074:	20000af4 	.word	0x20000af4
 8004078:	20000af0 	.word	0x20000af0

0800407c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b0b8      	sub	sp, #224	; 0xe0
 8004080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004082:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004086:	2244      	movs	r2, #68	; 0x44
 8004088:	2100      	movs	r1, #0
 800408a:	4618      	mov	r0, r3
 800408c:	f002 f82f 	bl	80060ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004090:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	60da      	str	r2, [r3, #12]
 800409e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040a0:	463b      	mov	r3, r7
 80040a2:	2288      	movs	r2, #136	; 0x88
 80040a4:	2100      	movs	r1, #0
 80040a6:	4618      	mov	r0, r3
 80040a8:	f002 f821 	bl	80060ee <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80040ac:	2318      	movs	r3, #24
 80040ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80040b2:	2301      	movs	r3, #1
 80040b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80040b8:	2301      	movs	r3, #1
 80040ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80040be:	2300      	movs	r3, #0
 80040c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80040c4:	2360      	movs	r3, #96	; 0x60
 80040c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80040ca:	2300      	movs	r3, #0
 80040cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fd fa69 	bl	80015ac <HAL_RCC_OscConfig>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d001      	beq.n	80040e4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80040e0:	f000 f998 	bl	8004414 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040e4:	230f      	movs	r3, #15
 80040e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80040ea:	2300      	movs	r3, #0
 80040ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040f0:	2300      	movs	r3, #0
 80040f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80040f6:	2300      	movs	r3, #0
 80040f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80040fc:	2300      	movs	r3, #0
 80040fe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004102:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004106:	2100      	movs	r1, #0
 8004108:	4618      	mov	r0, r3
 800410a:	f7fd fdff 	bl	8001d0c <HAL_RCC_ClockConfig>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004114:	f000 f97e 	bl	8004414 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8004118:	4b10      	ldr	r3, [pc, #64]	; (800415c <SystemClock_Config+0xe0>)
 800411a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800411c:	2300      	movs	r3, #0
 800411e:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004120:	2300      	movs	r3, #0
 8004122:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004124:	2300      	movs	r3, #0
 8004126:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004128:	f44f 7300 	mov.w	r3, #512	; 0x200
 800412c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004130:	463b      	mov	r3, r7
 8004132:	4618      	mov	r0, r3
 8004134:	f7fd ffee 	bl	8002114 <HAL_RCCEx_PeriphCLKConfig>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800413e:	f000 f969 	bl	8004414 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004142:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004146:	f7fd f9db 	bl	8001500 <HAL_PWREx_ControlVoltageScaling>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8004150:	f000 f960 	bl	8004414 <Error_Handler>
  }
}
 8004154:	bf00      	nop
 8004156:	37e0      	adds	r7, #224	; 0xe0
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	0002000b 	.word	0x0002000b

08004160 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8004164:	4b18      	ldr	r3, [pc, #96]	; (80041c8 <MX_LCD_Init+0x68>)
 8004166:	4a19      	ldr	r2, [pc, #100]	; (80041cc <MX_LCD_Init+0x6c>)
 8004168:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800416a:	4b17      	ldr	r3, [pc, #92]	; (80041c8 <MX_LCD_Init+0x68>)
 800416c:	2200      	movs	r2, #0
 800416e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8004170:	4b15      	ldr	r3, [pc, #84]	; (80041c8 <MX_LCD_Init+0x68>)
 8004172:	2200      	movs	r2, #0
 8004174:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 8004176:	4b14      	ldr	r3, [pc, #80]	; (80041c8 <MX_LCD_Init+0x68>)
 8004178:	2204      	movs	r2, #4
 800417a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800417c:	4b12      	ldr	r3, [pc, #72]	; (80041c8 <MX_LCD_Init+0x68>)
 800417e:	2200      	movs	r2, #0
 8004180:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8004182:	4b11      	ldr	r3, [pc, #68]	; (80041c8 <MX_LCD_Init+0x68>)
 8004184:	2200      	movs	r2, #0
 8004186:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8004188:	4b0f      	ldr	r3, [pc, #60]	; (80041c8 <MX_LCD_Init+0x68>)
 800418a:	2200      	movs	r2, #0
 800418c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800418e:	4b0e      	ldr	r3, [pc, #56]	; (80041c8 <MX_LCD_Init+0x68>)
 8004190:	2200      	movs	r2, #0
 8004192:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8004194:	4b0c      	ldr	r3, [pc, #48]	; (80041c8 <MX_LCD_Init+0x68>)
 8004196:	2200      	movs	r2, #0
 8004198:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800419a:	4b0b      	ldr	r3, [pc, #44]	; (80041c8 <MX_LCD_Init+0x68>)
 800419c:	2200      	movs	r2, #0
 800419e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80041a0:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <MX_LCD_Init+0x68>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80041a6:	4b08      	ldr	r3, [pc, #32]	; (80041c8 <MX_LCD_Init+0x68>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80041ac:	4b06      	ldr	r3, [pc, #24]	; (80041c8 <MX_LCD_Init+0x68>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80041b2:	4805      	ldr	r0, [pc, #20]	; (80041c8 <MX_LCD_Init+0x68>)
 80041b4:	f7fc ffca 	bl	800114c <HAL_LCD_Init>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80041be:	f000 f929 	bl	8004414 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80041c2:	bf00      	nop
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	2000016c 	.word	0x2000016c
 80041cc:	40002400 	.word	0x40002400

080041d0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80041d4:	4b14      	ldr	r3, [pc, #80]	; (8004228 <MX_UART4_Init+0x58>)
 80041d6:	4a15      	ldr	r2, [pc, #84]	; (800422c <MX_UART4_Init+0x5c>)
 80041d8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80041da:	4b13      	ldr	r3, [pc, #76]	; (8004228 <MX_UART4_Init+0x58>)
 80041dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80041e0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80041e2:	4b11      	ldr	r3, [pc, #68]	; (8004228 <MX_UART4_Init+0x58>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80041e8:	4b0f      	ldr	r3, [pc, #60]	; (8004228 <MX_UART4_Init+0x58>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80041ee:	4b0e      	ldr	r3, [pc, #56]	; (8004228 <MX_UART4_Init+0x58>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80041f4:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <MX_UART4_Init+0x58>)
 80041f6:	220c      	movs	r2, #12
 80041f8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041fa:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <MX_UART4_Init+0x58>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004200:	4b09      	ldr	r3, [pc, #36]	; (8004228 <MX_UART4_Init+0x58>)
 8004202:	2200      	movs	r2, #0
 8004204:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004206:	4b08      	ldr	r3, [pc, #32]	; (8004228 <MX_UART4_Init+0x58>)
 8004208:	2200      	movs	r2, #0
 800420a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800420c:	4b06      	ldr	r3, [pc, #24]	; (8004228 <MX_UART4_Init+0x58>)
 800420e:	2200      	movs	r2, #0
 8004210:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004212:	4805      	ldr	r0, [pc, #20]	; (8004228 <MX_UART4_Init+0x58>)
 8004214:	f7fe fc2e 	bl	8002a74 <HAL_UART_Init>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800421e:	f000 f8f9 	bl	8004414 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004222:	bf00      	nop
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	200001a8 	.word	0x200001a8
 800422c:	40004c00 	.word	0x40004c00

08004230 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004234:	4b14      	ldr	r3, [pc, #80]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004236:	4a15      	ldr	r2, [pc, #84]	; (800428c <MX_USART1_UART_Init+0x5c>)
 8004238:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800423a:	4b13      	ldr	r3, [pc, #76]	; (8004288 <MX_USART1_UART_Init+0x58>)
 800423c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004240:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004242:	4b11      	ldr	r3, [pc, #68]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004244:	2200      	movs	r2, #0
 8004246:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004248:	4b0f      	ldr	r3, [pc, #60]	; (8004288 <MX_USART1_UART_Init+0x58>)
 800424a:	2200      	movs	r2, #0
 800424c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800424e:	4b0e      	ldr	r3, [pc, #56]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004250:	2200      	movs	r2, #0
 8004252:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004254:	4b0c      	ldr	r3, [pc, #48]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004256:	220c      	movs	r2, #12
 8004258:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800425a:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <MX_USART1_UART_Init+0x58>)
 800425c:	2200      	movs	r2, #0
 800425e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004260:	4b09      	ldr	r3, [pc, #36]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004262:	2200      	movs	r2, #0
 8004264:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004266:	4b08      	ldr	r3, [pc, #32]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004268:	2200      	movs	r2, #0
 800426a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800426c:	4b06      	ldr	r3, [pc, #24]	; (8004288 <MX_USART1_UART_Init+0x58>)
 800426e:	2200      	movs	r2, #0
 8004270:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004272:	4805      	ldr	r0, [pc, #20]	; (8004288 <MX_USART1_UART_Init+0x58>)
 8004274:	f7fe fbfe 	bl	8002a74 <HAL_UART_Init>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800427e:	f000 f8c9 	bl	8004414 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200000e4 	.word	0x200000e4
 800428c:	40013800 	.word	0x40013800

08004290 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004294:	4b14      	ldr	r3, [pc, #80]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 8004296:	4a15      	ldr	r2, [pc, #84]	; (80042ec <MX_USART2_UART_Init+0x5c>)
 8004298:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800429a:	4b13      	ldr	r3, [pc, #76]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 800429c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80042a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042a2:	4b11      	ldr	r3, [pc, #68]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80042a8:	4b0f      	ldr	r3, [pc, #60]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80042ae:	4b0e      	ldr	r3, [pc, #56]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80042b4:	4b0c      	ldr	r3, [pc, #48]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042b6:	220c      	movs	r2, #12
 80042b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042ba:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042bc:	2200      	movs	r2, #0
 80042be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80042c0:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80042c6:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80042d2:	4805      	ldr	r0, [pc, #20]	; (80042e8 <MX_USART2_UART_Init+0x58>)
 80042d4:	f7fe fbce 	bl	8002a74 <HAL_UART_Init>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80042de:	f000 f899 	bl	8004414 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80042e2:	bf00      	nop
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	2000022c 	.word	0x2000022c
 80042ec:	40004400 	.word	0x40004400

080042f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80042f6:	4b0c      	ldr	r3, [pc, #48]	; (8004328 <MX_DMA_Init+0x38>)
 80042f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042fa:	4a0b      	ldr	r2, [pc, #44]	; (8004328 <MX_DMA_Init+0x38>)
 80042fc:	f043 0302 	orr.w	r3, r3, #2
 8004300:	6493      	str	r3, [r2, #72]	; 0x48
 8004302:	4b09      	ldr	r3, [pc, #36]	; (8004328 <MX_DMA_Init+0x38>)
 8004304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	607b      	str	r3, [r7, #4]
 800430c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800430e:	2200      	movs	r2, #0
 8004310:	2100      	movs	r1, #0
 8004312:	203c      	movs	r0, #60	; 0x3c
 8004314:	f7fc faa1 	bl	800085a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8004318:	203c      	movs	r0, #60	; 0x3c
 800431a:	f7fc faba 	bl	8000892 <HAL_NVIC_EnableIRQ>

}
 800431e:	bf00      	nop
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40021000 	.word	0x40021000

0800432c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b08a      	sub	sp, #40	; 0x28
 8004330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004332:	f107 0314 	add.w	r3, r7, #20
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	605a      	str	r2, [r3, #4]
 800433c:	609a      	str	r2, [r3, #8]
 800433e:	60da      	str	r2, [r3, #12]
 8004340:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004342:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004346:	4a22      	ldr	r2, [pc, #136]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004348:	f043 0304 	orr.w	r3, r3, #4
 800434c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800434e:	4b20      	ldr	r3, [pc, #128]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004352:	f003 0304 	and.w	r3, r3, #4
 8004356:	613b      	str	r3, [r7, #16]
 8004358:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800435a:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <MX_GPIO_Init+0xa4>)
 800435c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800435e:	4a1c      	ldr	r2, [pc, #112]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004360:	f043 0301 	orr.w	r3, r3, #1
 8004364:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004366:	4b1a      	ldr	r3, [pc, #104]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	60fb      	str	r3, [r7, #12]
 8004370:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004372:	4b17      	ldr	r3, [pc, #92]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004376:	4a16      	ldr	r2, [pc, #88]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004378:	f043 0302 	orr.w	r3, r3, #2
 800437c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800437e:	4b14      	ldr	r3, [pc, #80]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	60bb      	str	r3, [r7, #8]
 8004388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800438a:	4b11      	ldr	r3, [pc, #68]	; (80043d0 <MX_GPIO_Init+0xa4>)
 800438c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438e:	4a10      	ldr	r2, [pc, #64]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004390:	f043 0308 	orr.w	r3, r3, #8
 8004394:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004396:	4b0e      	ldr	r3, [pc, #56]	; (80043d0 <MX_GPIO_Init+0xa4>)
 8004398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	607b      	str	r3, [r7, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80043a2:	2200      	movs	r2, #0
 80043a4:	2104      	movs	r1, #4
 80043a6:	480b      	ldr	r0, [pc, #44]	; (80043d4 <MX_GPIO_Init+0xa8>)
 80043a8:	f7fc feb8 	bl	800111c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80043ac:	2304      	movs	r3, #4
 80043ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043b0:	2301      	movs	r3, #1
 80043b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b4:	2300      	movs	r3, #0
 80043b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043b8:	2300      	movs	r3, #0
 80043ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043bc:	f107 0314 	add.w	r3, r7, #20
 80043c0:	4619      	mov	r1, r3
 80043c2:	4804      	ldr	r0, [pc, #16]	; (80043d4 <MX_GPIO_Init+0xa8>)
 80043c4:	f7fc fd02 	bl	8000dcc <HAL_GPIO_Init>

}
 80043c8:	bf00      	nop
 80043ca:	3728      	adds	r7, #40	; 0x28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40021000 	.word	0x40021000
 80043d4:	48000400 	.word	0x48000400

080043d8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 80043e0:	4808      	ldr	r0, [pc, #32]	; (8004404 <HAL_UART_RxCpltCallback+0x2c>)
 80043e2:	f001 ffa9 	bl	8006338 <puts>
	if (huart == qr_huart) {
 80043e6:	4b08      	ldr	r3, [pc, #32]	; (8004408 <HAL_UART_RxCpltCallback+0x30>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d105      	bne.n	80043fc <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 80043f0:	4806      	ldr	r0, [pc, #24]	; (800440c <HAL_UART_RxCpltCallback+0x34>)
 80043f2:	f001 ffa1 	bl	8006338 <puts>
		qr_scan_pending = 1;
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <HAL_UART_RxCpltCallback+0x38>)
 80043f8:	2201      	movs	r2, #1
 80043fa:	601a      	str	r2, [r3, #0]
	}
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	080074f8 	.word	0x080074f8
 8004408:	200002b0 	.word	0x200002b0
 800440c:	0800750c 	.word	0x0800750c
 8004410:	200002ac 	.word	0x200002ac

08004414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004418:	bf00      	nop
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
	...

08004424 <qr_scanner_init>:
int qr_scan_pending;
UART_HandleTypeDef *qr_huart;

// call to set up first qr scan interrupt
// pass the UART_HandleTypeDef of the uart channel the qr scanner uses
void qr_scanner_init(UART_HandleTypeDef* huart) {
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
	qr_huart = huart;
 800442c:	4a05      	ldr	r2, [pc, #20]	; (8004444 <qr_scanner_init+0x20>)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6013      	str	r3, [r2, #0]
	qr_scan_pending = 0;
 8004432:	4b05      	ldr	r3, [pc, #20]	; (8004448 <qr_scanner_init+0x24>)
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	200002b0 	.word	0x200002b0
 8004448:	200002ac 	.word	0x200002ac

0800444c <qr_scan_received>:

// set a flag to call this in RxComplete callback. DO NOT CALL IT FROM THE CALLBACK.
void qr_scan_received(void) {
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 8004452:	491c      	ldr	r1, [pc, #112]	; (80044c4 <qr_scan_received+0x78>)
 8004454:	481c      	ldr	r0, [pc, #112]	; (80044c8 <qr_scan_received+0x7c>)
 8004456:	f001 fefb 	bl	8006250 <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	e00a      	b.n	8004476 <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 8004460:	4a18      	ldr	r2, [pc, #96]	; (80044c4 <qr_scan_received+0x78>)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4413      	add	r3, r2
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	4619      	mov	r1, r3
 800446a:	4818      	ldr	r0, [pc, #96]	; (80044cc <qr_scan_received+0x80>)
 800446c:	f001 fef0 	bl	8006250 <iprintf>
	for (i=0; i<8; ++i) {
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	3301      	adds	r3, #1
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b07      	cmp	r3, #7
 800447a:	ddf1      	ble.n	8004460 <qr_scan_received+0x14>
	}
	printf("\r\n");
 800447c:	4814      	ldr	r0, [pc, #80]	; (80044d0 <qr_scan_received+0x84>)
 800447e:	f001 ff5b 	bl	8006338 <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 8004482:	4a10      	ldr	r2, [pc, #64]	; (80044c4 <qr_scan_received+0x78>)
 8004484:	463b      	mov	r3, r7
 8004486:	6810      	ldr	r0, [r2, #0]
 8004488:	6851      	ldr	r1, [r2, #4]
 800448a:	c303      	stmia	r3!, {r0, r1}
 800448c:	7a12      	ldrb	r2, [r2, #8]
 800448e:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 8004490:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <qr_scan_received+0x88>)
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]
	send_qr_scan(qr_to_send);
 8004496:	463b      	mov	r3, r7
 8004498:	4618      	mov	r0, r3
 800449a:	f000 f821 	bl	80044e0 <send_qr_scan>
	BSP_LCD_GLASS_DisplayString("DONE");
 800449e:	480e      	ldr	r0, [pc, #56]	; (80044d8 <qr_scan_received+0x8c>)
 80044a0:	f000 f954 	bl	800474c <BSP_LCD_GLASS_DisplayString>
	memset(qr_buf, 0, QR_SIZE);
 80044a4:	2209      	movs	r2, #9
 80044a6:	2100      	movs	r1, #0
 80044a8:	4806      	ldr	r0, [pc, #24]	; (80044c4 <qr_scan_received+0x78>)
 80044aa:	f001 fe20 	bl	80060ee <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 80044ae:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <qr_scan_received+0x90>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2209      	movs	r2, #9
 80044b4:	4903      	ldr	r1, [pc, #12]	; (80044c4 <qr_scan_received+0x78>)
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fe fc8a 	bl	8002dd0 <HAL_UART_Receive_IT>
}
 80044bc:	bf00      	nop
 80044be:	3710      	adds	r7, #16
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	200002b4 	.word	0x200002b4
 80044c8:	08007514 	.word	0x08007514
 80044cc:	08007528 	.word	0x08007528
 80044d0:	0800752c 	.word	0x0800752c
 80044d4:	200002ac 	.word	0x200002ac
 80044d8:	08007530 	.word	0x08007530
 80044dc:	200002b0 	.word	0x200002b0

080044e0 <send_qr_scan>:

// sets up and sends get request with qr code
void send_qr_scan(char* qr_code) {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b0ae      	sub	sp, #184	; 0xb8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 80044e8:	f107 0308 	add.w	r3, r7, #8
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	4913      	ldr	r1, [pc, #76]	; (800453c <send_qr_scan+0x5c>)
 80044f0:	4618      	mov	r0, r3
 80044f2:	f001 ffe7 	bl	80064c4 <siprintf>
	printf("url_str: %s\r\n\r\n", url_str);
 80044f6:	f107 0308 	add.w	r3, r7, #8
 80044fa:	4619      	mov	r1, r3
 80044fc:	4810      	ldr	r0, [pc, #64]	; (8004540 <send_qr_scan+0x60>)
 80044fe:	f001 fea7 	bl	8006250 <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 8004502:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8004506:	f107 0308 	add.w	r3, r7, #8
 800450a:	2255      	movs	r2, #85	; 0x55
 800450c:	4618      	mov	r0, r3
 800450e:	f001 f8e1 	bl	80056d4 <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 8004512:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004516:	4619      	mov	r1, r3
 8004518:	480a      	ldr	r0, [pc, #40]	; (8004544 <send_qr_scan+0x64>)
 800451a:	f001 fe99 	bl	8006250 <iprintf>
	BSP_LCD_GLASS_DisplayString("WIFI");
 800451e:	480a      	ldr	r0, [pc, #40]	; (8004548 <send_qr_scan+0x68>)
 8004520:	f000 f914 	bl	800474c <BSP_LCD_GLASS_DisplayString>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 8004524:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004528:	2255      	movs	r2, #85	; 0x55
 800452a:	4619      	mov	r1, r3
 800452c:	2001      	movs	r0, #1
 800452e:	f001 fb2f 	bl	8005b90 <new_message>
}
 8004532:	bf00      	nop
 8004534:	37b8      	adds	r7, #184	; 0xb8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	08007538 	.word	0x08007538
 8004540:	08007588 	.word	0x08007588
 8004544:	08007598 	.word	0x08007598
 8004548:	080075a4 	.word	0x080075a4

0800454c <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8004554:	4a07      	ldr	r2, [pc, #28]	; (8004574 <RetargetInit+0x28>)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800455a:	4b07      	ldr	r3, [pc, #28]	; (8004578 <RetargetInit+0x2c>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6898      	ldr	r0, [r3, #8]
 8004560:	2300      	movs	r3, #0
 8004562:	2202      	movs	r2, #2
 8004564:	2100      	movs	r1, #0
 8004566:	f001 feff 	bl	8006368 <setvbuf>
}
 800456a:	bf00      	nop
 800456c:	3708      	adds	r7, #8
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	200002c0 	.word	0x200002c0
 8004578:	2000000c 	.word	0x2000000c

0800457c <_isatty>:

int _isatty(int fd) {
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	db04      	blt.n	8004594 <_isatty+0x18>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b02      	cmp	r3, #2
 800458e:	dc01      	bgt.n	8004594 <_isatty+0x18>
    return 1;
 8004590:	2301      	movs	r3, #1
 8004592:	e005      	b.n	80045a0 <_isatty+0x24>

  errno = EBADF;
 8004594:	f001 fd66 	bl	8006064 <__errno>
 8004598:	4602      	mov	r2, r0
 800459a:	2309      	movs	r3, #9
 800459c:	6013      	str	r3, [r2, #0]
  return 0;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <_write>:

int _write(int fd, char* ptr, int len) {
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d002      	beq.n	80045c0 <_write+0x18>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d111      	bne.n	80045e4 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80045c0:	4b0e      	ldr	r3, [pc, #56]	; (80045fc <_write+0x54>)
 80045c2:	6818      	ldr	r0, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	f04f 33ff 	mov.w	r3, #4294967295
 80045cc:	68b9      	ldr	r1, [r7, #8]
 80045ce:	f7fe fa9f 	bl	8002b10 <HAL_UART_Transmit>
 80045d2:	4603      	mov	r3, r0
 80045d4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80045d6:	7dfb      	ldrb	r3, [r7, #23]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <_write+0x38>
      return len;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	e008      	b.n	80045f2 <_write+0x4a>
    else
      return EIO;
 80045e0:	2305      	movs	r3, #5
 80045e2:	e006      	b.n	80045f2 <_write+0x4a>
  }
  errno = EBADF;
 80045e4:	f001 fd3e 	bl	8006064 <__errno>
 80045e8:	4602      	mov	r2, r0
 80045ea:	2309      	movs	r3, #9
 80045ec:	6013      	str	r3, [r2, #0]
  return -1;
 80045ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	200002c0 	.word	0x200002c0

08004600 <_close>:

int _close(int fd) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	db04      	blt.n	8004618 <_close+0x18>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b02      	cmp	r3, #2
 8004612:	dc01      	bgt.n	8004618 <_close+0x18>
    return 0;
 8004614:	2300      	movs	r3, #0
 8004616:	e006      	b.n	8004626 <_close+0x26>

  errno = EBADF;
 8004618:	f001 fd24 	bl	8006064 <__errno>
 800461c:	4602      	mov	r2, r0
 800461e:	2309      	movs	r3, #9
 8004620:	6013      	str	r3, [r2, #0]
  return -1;
 8004622:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004626:	4618      	mov	r0, r3
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	60f8      	str	r0, [r7, #12]
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800463a:	f001 fd13 	bl	8006064 <__errno>
 800463e:	4602      	mov	r2, r0
 8004640:	2309      	movs	r3, #9
 8004642:	6013      	str	r3, [r2, #0]
  return -1;
 8004644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <_read>:

int _read(int fd, char* ptr, int len) {
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d110      	bne.n	8004684 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8004662:	4b0e      	ldr	r3, [pc, #56]	; (800469c <_read+0x4c>)
 8004664:	6818      	ldr	r0, [r3, #0]
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	2201      	movs	r2, #1
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	f7fe fae2 	bl	8002c36 <HAL_UART_Receive>
 8004672:	4603      	mov	r3, r0
 8004674:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8004676:	7dfb      	ldrb	r3, [r7, #23]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <_read+0x30>
      return 1;
 800467c:	2301      	movs	r3, #1
 800467e:	e008      	b.n	8004692 <_read+0x42>
    else
      return EIO;
 8004680:	2305      	movs	r3, #5
 8004682:	e006      	b.n	8004692 <_read+0x42>
  }
  errno = EBADF;
 8004684:	f001 fcee 	bl	8006064 <__errno>
 8004688:	4602      	mov	r2, r0
 800468a:	2309      	movs	r3, #9
 800468c:	6013      	str	r3, [r2, #0]
  return -1;
 800468e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004692:	4618      	mov	r0, r3
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	200002c0 	.word	0x200002c0

080046a0 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	db08      	blt.n	80046c2 <_fstat+0x22>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	dc05      	bgt.n	80046c2 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046bc:	605a      	str	r2, [r3, #4]
    return 0;
 80046be:	2300      	movs	r3, #0
 80046c0:	e005      	b.n	80046ce <_fstat+0x2e>
  }

  errno = EBADF;
 80046c2:	f001 fccf 	bl	8006064 <__errno>
 80046c6:	4602      	mov	r2, r0
 80046c8:	2309      	movs	r3, #9
 80046ca:	6013      	str	r3, [r2, #0]
  return 0;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3708      	adds	r7, #8
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
	...

080046d8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80046dc:	4b19      	ldr	r3, [pc, #100]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 80046de:	4a1a      	ldr	r2, [pc, #104]	; (8004748 <BSP_LCD_GLASS_Init+0x70>)
 80046e0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80046e2:	4b18      	ldr	r3, [pc, #96]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80046e8:	4b16      	ldr	r3, [pc, #88]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 80046ea:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80046ee:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80046f0:	4b14      	ldr	r3, [pc, #80]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 80046f2:	220c      	movs	r2, #12
 80046f4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80046f6:	4b13      	ldr	r3, [pc, #76]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 80046f8:	2240      	movs	r2, #64	; 0x40
 80046fa:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80046fc:	4b11      	ldr	r3, [pc, #68]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 80046fe:	2200      	movs	r2, #0
 8004700:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8004702:	4b10      	ldr	r3, [pc, #64]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 8004704:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8004708:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800470a:	4b0e      	ldr	r3, [pc, #56]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 800470c:	2200      	movs	r2, #0
 800470e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8004710:	4b0c      	ldr	r3, [pc, #48]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 8004712:	2240      	movs	r2, #64	; 0x40
 8004714:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8004716:	4b0b      	ldr	r3, [pc, #44]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 8004718:	2200      	movs	r2, #0
 800471a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800471c:	4b09      	ldr	r3, [pc, #36]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 800471e:	2200      	movs	r2, #0
 8004720:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8004722:	4b08      	ldr	r3, [pc, #32]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 8004724:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004728:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800472a:	4b06      	ldr	r3, [pc, #24]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 800472c:	2200      	movs	r2, #0
 800472e:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8004730:	4804      	ldr	r0, [pc, #16]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 8004732:	f000 f843 	bl	80047bc <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8004736:	4803      	ldr	r0, [pc, #12]	; (8004744 <BSP_LCD_GLASS_Init+0x6c>)
 8004738:	f7fc fd08 	bl	800114c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800473c:	f000 f834 	bl	80047a8 <BSP_LCD_GLASS_Clear>
}
 8004740:	bf00      	nop
 8004742:	bd80      	pop	{r7, pc}
 8004744:	200002d4 	.word	0x200002d4
 8004748:	40002400 	.word	0x40002400

0800474c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8004754:	2300      	movs	r3, #0
 8004756:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8004758:	e00b      	b.n	8004772 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800475a:	7bfb      	ldrb	r3, [r7, #15]
 800475c:	2200      	movs	r2, #0
 800475e:	2100      	movs	r1, #0
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 f9bb 	bl	8004adc <WriteChar>

    /* Point on the next character */
    ptr++;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3301      	adds	r3, #1
 800476a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	3301      	adds	r3, #1
 8004770:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	bf14      	ite	ne
 800477a:	2301      	movne	r3, #1
 800477c:	2300      	moveq	r3, #0
 800477e:	b2da      	uxtb	r2, r3
 8004780:	7bfb      	ldrb	r3, [r7, #15]
 8004782:	2b05      	cmp	r3, #5
 8004784:	bf94      	ite	ls
 8004786:	2301      	movls	r3, #1
 8004788:	2300      	movhi	r3, #0
 800478a:	b2db      	uxtb	r3, r3
 800478c:	4013      	ands	r3, r2
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1e2      	bne.n	800475a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8004794:	4803      	ldr	r0, [pc, #12]	; (80047a4 <BSP_LCD_GLASS_DisplayString+0x58>)
 8004796:	f7fc fe4a 	bl	800142e <HAL_LCD_UpdateDisplayRequest>
}
 800479a:	bf00      	nop
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	200002d4 	.word	0x200002d4

080047a8 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 80047ac:	4802      	ldr	r0, [pc, #8]	; (80047b8 <BSP_LCD_GLASS_Clear+0x10>)
 80047ae:	f7fc fde8 	bl	8001382 <HAL_LCD_Clear>
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	200002d4 	.word	0x200002d4

080047bc <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b0c0      	sub	sp, #256	; 0x100
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80047c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80047d4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80047d8:	2244      	movs	r2, #68	; 0x44
 80047da:	2100      	movs	r1, #0
 80047dc:	4618      	mov	r0, r3
 80047de:	f001 fc86 	bl	80060ee <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80047e2:	f107 0320 	add.w	r3, r7, #32
 80047e6:	2288      	movs	r2, #136	; 0x88
 80047e8:	2100      	movs	r1, #0
 80047ea:	4618      	mov	r0, r3
 80047ec:	f001 fc7f 	bl	80060ee <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80047f0:	4b51      	ldr	r3, [pc, #324]	; (8004938 <LCD_MspInit+0x17c>)
 80047f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f4:	4a50      	ldr	r2, [pc, #320]	; (8004938 <LCD_MspInit+0x17c>)
 80047f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047fa:	6593      	str	r3, [r2, #88]	; 0x58
 80047fc:	4b4e      	ldr	r3, [pc, #312]	; (8004938 <LCD_MspInit+0x17c>)
 80047fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004804:	61fb      	str	r3, [r7, #28]
 8004806:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8004808:	2304      	movs	r3, #4
 800480a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800480e:	2300      	movs	r3, #0
 8004810:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8004814:	2301      	movs	r3, #1
 8004816:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800481a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800481e:	4618      	mov	r0, r3
 8004820:	f7fc fec4 	bl	80015ac <HAL_RCC_OscConfig>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d000      	beq.n	800482c <LCD_MspInit+0x70>
  { 
    while(1);
 800482a:	e7fe      	b.n	800482a <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800482c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004830:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004832:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800483a:	f107 0320 	add.w	r3, r7, #32
 800483e:	4618      	mov	r0, r3
 8004840:	f7fd fc68 	bl	8002114 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004844:	4b3c      	ldr	r3, [pc, #240]	; (8004938 <LCD_MspInit+0x17c>)
 8004846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004848:	4a3b      	ldr	r2, [pc, #236]	; (8004938 <LCD_MspInit+0x17c>)
 800484a:	f043 0301 	orr.w	r3, r3, #1
 800484e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004850:	4b39      	ldr	r3, [pc, #228]	; (8004938 <LCD_MspInit+0x17c>)
 8004852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	61bb      	str	r3, [r7, #24]
 800485a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800485c:	4b36      	ldr	r3, [pc, #216]	; (8004938 <LCD_MspInit+0x17c>)
 800485e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004860:	4a35      	ldr	r2, [pc, #212]	; (8004938 <LCD_MspInit+0x17c>)
 8004862:	f043 0302 	orr.w	r3, r3, #2
 8004866:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004868:	4b33      	ldr	r3, [pc, #204]	; (8004938 <LCD_MspInit+0x17c>)
 800486a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	617b      	str	r3, [r7, #20]
 8004872:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004874:	4b30      	ldr	r3, [pc, #192]	; (8004938 <LCD_MspInit+0x17c>)
 8004876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004878:	4a2f      	ldr	r2, [pc, #188]	; (8004938 <LCD_MspInit+0x17c>)
 800487a:	f043 0304 	orr.w	r3, r3, #4
 800487e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004880:	4b2d      	ldr	r3, [pc, #180]	; (8004938 <LCD_MspInit+0x17c>)
 8004882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	613b      	str	r3, [r7, #16]
 800488a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800488c:	4b2a      	ldr	r3, [pc, #168]	; (8004938 <LCD_MspInit+0x17c>)
 800488e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004890:	4a29      	ldr	r2, [pc, #164]	; (8004938 <LCD_MspInit+0x17c>)
 8004892:	f043 0308 	orr.w	r3, r3, #8
 8004896:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004898:	4b27      	ldr	r3, [pc, #156]	; (8004938 <LCD_MspInit+0x17c>)
 800489a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80048a4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80048a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80048ac:	2302      	movs	r3, #2
 80048ae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 80048b8:	2303      	movs	r3, #3
 80048ba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80048be:	230b      	movs	r3, #11
 80048c0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80048c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048c8:	4619      	mov	r1, r3
 80048ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048ce:	f7fc fa7d 	bl	8000dcc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80048d2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80048d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80048da:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048de:	4619      	mov	r1, r3
 80048e0:	4816      	ldr	r0, [pc, #88]	; (800493c <LCD_MspInit+0x180>)
 80048e2:	f7fc fa73 	bl	8000dcc <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80048e6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80048ea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80048ee:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80048f2:	4619      	mov	r1, r3
 80048f4:	4812      	ldr	r0, [pc, #72]	; (8004940 <LCD_MspInit+0x184>)
 80048f6:	f7fc fa69 	bl	8000dcc <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80048fa:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80048fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8004902:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004906:	4619      	mov	r1, r3
 8004908:	480e      	ldr	r0, [pc, #56]	; (8004944 <LCD_MspInit+0x188>)
 800490a:	f7fc fa5f 	bl	8000dcc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800490e:	2002      	movs	r0, #2
 8004910:	f7fb fea6 	bl	8000660 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8004914:	4b08      	ldr	r3, [pc, #32]	; (8004938 <LCD_MspInit+0x17c>)
 8004916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004918:	4a07      	ldr	r2, [pc, #28]	; (8004938 <LCD_MspInit+0x17c>)
 800491a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800491e:	6593      	str	r3, [r2, #88]	; 0x58
 8004920:	4b05      	ldr	r3, [pc, #20]	; (8004938 <LCD_MspInit+0x17c>)
 8004922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004924:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	68bb      	ldr	r3, [r7, #8]
}
 800492c:	bf00      	nop
 800492e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40021000 	.word	0x40021000
 800493c:	48000400 	.word	0x48000400
 8004940:	48000800 	.word	0x48000800
 8004944:	48000c00 	.word	0x48000c00

08004948 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	460b      	mov	r3, r1
 8004952:	70fb      	strb	r3, [r7, #3]
 8004954:	4613      	mov	r3, r2
 8004956:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8004958:	2300      	movs	r3, #0
 800495a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800495c:	2300      	movs	r3, #0
 800495e:	737b      	strb	r3, [r7, #13]
 8004960:	2300      	movs	r3, #0
 8004962:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b2f      	cmp	r3, #47	; 0x2f
 800496a:	d04d      	beq.n	8004a08 <Convert+0xc0>
 800496c:	2b2f      	cmp	r3, #47	; 0x2f
 800496e:	dc11      	bgt.n	8004994 <Convert+0x4c>
 8004970:	2b29      	cmp	r3, #41	; 0x29
 8004972:	d02e      	beq.n	80049d2 <Convert+0x8a>
 8004974:	2b29      	cmp	r3, #41	; 0x29
 8004976:	dc06      	bgt.n	8004986 <Convert+0x3e>
 8004978:	2b25      	cmp	r3, #37	; 0x25
 800497a:	d04c      	beq.n	8004a16 <Convert+0xce>
 800497c:	2b28      	cmp	r3, #40	; 0x28
 800497e:	d025      	beq.n	80049cc <Convert+0x84>
 8004980:	2b20      	cmp	r3, #32
 8004982:	d01c      	beq.n	80049be <Convert+0x76>
 8004984:	e057      	b.n	8004a36 <Convert+0xee>
 8004986:	2b2b      	cmp	r3, #43	; 0x2b
 8004988:	d03a      	beq.n	8004a00 <Convert+0xb8>
 800498a:	2b2b      	cmp	r3, #43	; 0x2b
 800498c:	db1a      	blt.n	80049c4 <Convert+0x7c>
 800498e:	2b2d      	cmp	r3, #45	; 0x2d
 8004990:	d032      	beq.n	80049f8 <Convert+0xb0>
 8004992:	e050      	b.n	8004a36 <Convert+0xee>
 8004994:	2b6d      	cmp	r3, #109	; 0x6d
 8004996:	d023      	beq.n	80049e0 <Convert+0x98>
 8004998:	2b6d      	cmp	r3, #109	; 0x6d
 800499a:	dc04      	bgt.n	80049a6 <Convert+0x5e>
 800499c:	2b39      	cmp	r3, #57	; 0x39
 800499e:	dd42      	ble.n	8004a26 <Convert+0xde>
 80049a0:	2b64      	cmp	r3, #100	; 0x64
 80049a2:	d019      	beq.n	80049d8 <Convert+0x90>
 80049a4:	e047      	b.n	8004a36 <Convert+0xee>
 80049a6:	2bb0      	cmp	r3, #176	; 0xb0
 80049a8:	d031      	beq.n	8004a0e <Convert+0xc6>
 80049aa:	2bb0      	cmp	r3, #176	; 0xb0
 80049ac:	dc02      	bgt.n	80049b4 <Convert+0x6c>
 80049ae:	2b6e      	cmp	r3, #110	; 0x6e
 80049b0:	d01a      	beq.n	80049e8 <Convert+0xa0>
 80049b2:	e040      	b.n	8004a36 <Convert+0xee>
 80049b4:	2bb5      	cmp	r3, #181	; 0xb5
 80049b6:	d01b      	beq.n	80049f0 <Convert+0xa8>
 80049b8:	2bff      	cmp	r3, #255	; 0xff
 80049ba:	d030      	beq.n	8004a1e <Convert+0xd6>
 80049bc:	e03b      	b.n	8004a36 <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 80049be:	2300      	movs	r3, #0
 80049c0:	81fb      	strh	r3, [r7, #14]
      break;
 80049c2:	e057      	b.n	8004a74 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80049c4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80049c8:	81fb      	strh	r3, [r7, #14]
      break;
 80049ca:	e053      	b.n	8004a74 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80049cc:	2328      	movs	r3, #40	; 0x28
 80049ce:	81fb      	strh	r3, [r7, #14]
      break;
 80049d0:	e050      	b.n	8004a74 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80049d2:	2311      	movs	r3, #17
 80049d4:	81fb      	strh	r3, [r7, #14]
      break;
 80049d6:	e04d      	b.n	8004a74 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 80049d8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80049dc:	81fb      	strh	r3, [r7, #14]
      break;
 80049de:	e049      	b.n	8004a74 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 80049e0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80049e4:	81fb      	strh	r3, [r7, #14]
      break;
 80049e6:	e045      	b.n	8004a74 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 80049e8:	f242 2310 	movw	r3, #8720	; 0x2210
 80049ec:	81fb      	strh	r3, [r7, #14]
      break;
 80049ee:	e041      	b.n	8004a74 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80049f0:	f246 0384 	movw	r3, #24708	; 0x6084
 80049f4:	81fb      	strh	r3, [r7, #14]
      break;
 80049f6:	e03d      	b.n	8004a74 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80049f8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80049fc:	81fb      	strh	r3, [r7, #14]
      break;
 80049fe:	e039      	b.n	8004a74 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8004a00:	f24a 0314 	movw	r3, #40980	; 0xa014
 8004a04:	81fb      	strh	r3, [r7, #14]
      break;
 8004a06:	e035      	b.n	8004a74 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8004a08:	23c0      	movs	r3, #192	; 0xc0
 8004a0a:	81fb      	strh	r3, [r7, #14]
      break;  
 8004a0c:	e032      	b.n	8004a74 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8004a0e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8004a12:	81fb      	strh	r3, [r7, #14]
      break;  
 8004a14:	e02e      	b.n	8004a74 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8004a16:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8004a1a:	81fb      	strh	r3, [r7, #14]
      break;
 8004a1c:	e02a      	b.n	8004a74 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8004a1e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8004a22:	81fb      	strh	r3, [r7, #14]
      break ;
 8004a24:	e026      	b.n	8004a74 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	3b30      	subs	r3, #48	; 0x30
 8004a2c:	4a28      	ldr	r2, [pc, #160]	; (8004ad0 <Convert+0x188>)
 8004a2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a32:	81fb      	strh	r3, [r7, #14]
      break;
 8004a34:	e01e      	b.n	8004a74 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	2b5a      	cmp	r3, #90	; 0x5a
 8004a3c:	d80a      	bhi.n	8004a54 <Convert+0x10c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	2b40      	cmp	r3, #64	; 0x40
 8004a44:	d906      	bls.n	8004a54 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	3b41      	subs	r3, #65	; 0x41
 8004a4c:	4a21      	ldr	r2, [pc, #132]	; (8004ad4 <Convert+0x18c>)
 8004a4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a52:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	2b7a      	cmp	r3, #122	; 0x7a
 8004a5a:	d80a      	bhi.n	8004a72 <Convert+0x12a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	2b60      	cmp	r3, #96	; 0x60
 8004a62:	d906      	bls.n	8004a72 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	3b61      	subs	r3, #97	; 0x61
 8004a6a:	4a1a      	ldr	r2, [pc, #104]	; (8004ad4 <Convert+0x18c>)
 8004a6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a70:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8004a72:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8004a74:	78fb      	ldrb	r3, [r7, #3]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d103      	bne.n	8004a82 <Convert+0x13a>
  {
    ch |= 0x0002;
 8004a7a:	89fb      	ldrh	r3, [r7, #14]
 8004a7c:	f043 0302 	orr.w	r3, r3, #2
 8004a80:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8004a82:	78bb      	ldrb	r3, [r7, #2]
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d103      	bne.n	8004a90 <Convert+0x148>
  {
    ch |= 0x0020;
 8004a88:	89fb      	ldrh	r3, [r7, #14]
 8004a8a:	f043 0320 	orr.w	r3, r3, #32
 8004a8e:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004a90:	230c      	movs	r3, #12
 8004a92:	737b      	strb	r3, [r7, #13]
 8004a94:	2300      	movs	r3, #0
 8004a96:	733b      	strb	r3, [r7, #12]
 8004a98:	e010      	b.n	8004abc <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8004a9a:	89fa      	ldrh	r2, [r7, #14]
 8004a9c:	7b7b      	ldrb	r3, [r7, #13]
 8004a9e:	fa42 f303 	asr.w	r3, r2, r3
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	7b3b      	ldrb	r3, [r7, #12]
 8004aa6:	f002 020f 	and.w	r2, r2, #15
 8004aaa:	490b      	ldr	r1, [pc, #44]	; (8004ad8 <Convert+0x190>)
 8004aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8004ab0:	7b7b      	ldrb	r3, [r7, #13]
 8004ab2:	3b04      	subs	r3, #4
 8004ab4:	737b      	strb	r3, [r7, #13]
 8004ab6:	7b3b      	ldrb	r3, [r7, #12]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	733b      	strb	r3, [r7, #12]
 8004abc:	7b3b      	ldrb	r3, [r7, #12]
 8004abe:	2b03      	cmp	r3, #3
 8004ac0:	d9eb      	bls.n	8004a9a <Convert+0x152>
  }
}
 8004ac2:	bf00      	nop
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	08007958 	.word	0x08007958
 8004ad4:	08007924 	.word	0x08007924
 8004ad8:	200002c4 	.word	0x200002c4

08004adc <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	4608      	mov	r0, r1
 8004ae6:	4611      	mov	r1, r2
 8004ae8:	461a      	mov	r2, r3
 8004aea:	4603      	mov	r3, r0
 8004aec:	70fb      	strb	r3, [r7, #3]
 8004aee:	460b      	mov	r3, r1
 8004af0:	70bb      	strb	r3, [r7, #2]
 8004af2:	4613      	mov	r3, r2
 8004af4:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8004af6:	2300      	movs	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8004afa:	78ba      	ldrb	r2, [r7, #2]
 8004afc:	78fb      	ldrb	r3, [r7, #3]
 8004afe:	4619      	mov	r1, r3
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff ff21 	bl	8004948 <Convert>

  switch (Position)
 8004b06:	787b      	ldrb	r3, [r7, #1]
 8004b08:	2b05      	cmp	r3, #5
 8004b0a:	f200 835b 	bhi.w	80051c4 <WriteChar+0x6e8>
 8004b0e:	a201      	add	r2, pc, #4	; (adr r2, 8004b14 <WriteChar+0x38>)
 8004b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b14:	08004b2d 	.word	0x08004b2d
 8004b18:	08004c27 	.word	0x08004c27
 8004b1c:	08004d41 	.word	0x08004d41
 8004b20:	08004e43 	.word	0x08004e43
 8004b24:	08004f71 	.word	0x08004f71
 8004b28:	080050bb 	.word	0x080050bb
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b2c:	4b80      	ldr	r3, [pc, #512]	; (8004d30 <WriteChar+0x254>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	f003 0210 	and.w	r2, r3, #16
 8004b36:	4b7e      	ldr	r3, [pc, #504]	; (8004d30 <WriteChar+0x254>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	085b      	lsrs	r3, r3, #1
 8004b3c:	05db      	lsls	r3, r3, #23
 8004b3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b42:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b44:	4b7a      	ldr	r3, [pc, #488]	; (8004d30 <WriteChar+0x254>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	089b      	lsrs	r3, r3, #2
 8004b4a:	059b      	lsls	r3, r3, #22
 8004b4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b50:	431a      	orrs	r2, r3
 8004b52:	4b77      	ldr	r3, [pc, #476]	; (8004d30 <WriteChar+0x254>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4a74      	ldr	r2, [pc, #464]	; (8004d34 <WriteChar+0x258>)
 8004b62:	2100      	movs	r1, #0
 8004b64:	4874      	ldr	r0, [pc, #464]	; (8004d38 <WriteChar+0x25c>)
 8004b66:	f7fc fbb1 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b6a:	4b71      	ldr	r3, [pc, #452]	; (8004d30 <WriteChar+0x254>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	f003 0210 	and.w	r2, r3, #16
 8004b74:	4b6e      	ldr	r3, [pc, #440]	; (8004d30 <WriteChar+0x254>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	085b      	lsrs	r3, r3, #1
 8004b7a:	05db      	lsls	r3, r3, #23
 8004b7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b80:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b82:	4b6b      	ldr	r3, [pc, #428]	; (8004d30 <WriteChar+0x254>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	089b      	lsrs	r3, r3, #2
 8004b88:	059b      	lsls	r3, r3, #22
 8004b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	4b67      	ldr	r3, [pc, #412]	; (8004d30 <WriteChar+0x254>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a65      	ldr	r2, [pc, #404]	; (8004d34 <WriteChar+0x258>)
 8004ba0:	2102      	movs	r1, #2
 8004ba2:	4865      	ldr	r0, [pc, #404]	; (8004d38 <WriteChar+0x25c>)
 8004ba4:	f7fc fb92 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004ba8:	4b61      	ldr	r3, [pc, #388]	; (8004d30 <WriteChar+0x254>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	f003 0210 	and.w	r2, r3, #16
 8004bb2:	4b5f      	ldr	r3, [pc, #380]	; (8004d30 <WriteChar+0x254>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	085b      	lsrs	r3, r3, #1
 8004bb8:	05db      	lsls	r3, r3, #23
 8004bba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bbe:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004bc0:	4b5b      	ldr	r3, [pc, #364]	; (8004d30 <WriteChar+0x254>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	089b      	lsrs	r3, r3, #2
 8004bc6:	059b      	lsls	r3, r3, #22
 8004bc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	4b58      	ldr	r3, [pc, #352]	; (8004d30 <WriteChar+0x254>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	4a55      	ldr	r2, [pc, #340]	; (8004d34 <WriteChar+0x258>)
 8004bde:	2104      	movs	r1, #4
 8004be0:	4855      	ldr	r0, [pc, #340]	; (8004d38 <WriteChar+0x25c>)
 8004be2:	f7fc fb73 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004be6:	4b52      	ldr	r3, [pc, #328]	; (8004d30 <WriteChar+0x254>)
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	011b      	lsls	r3, r3, #4
 8004bec:	f003 0210 	and.w	r2, r3, #16
 8004bf0:	4b4f      	ldr	r3, [pc, #316]	; (8004d30 <WriteChar+0x254>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	085b      	lsrs	r3, r3, #1
 8004bf6:	05db      	lsls	r3, r3, #23
 8004bf8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bfc:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004bfe:	4b4c      	ldr	r3, [pc, #304]	; (8004d30 <WriteChar+0x254>)
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	089b      	lsrs	r3, r3, #2
 8004c04:	059b      	lsls	r3, r3, #22
 8004c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	4b48      	ldr	r3, [pc, #288]	; (8004d30 <WriteChar+0x254>)
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4a46      	ldr	r2, [pc, #280]	; (8004d34 <WriteChar+0x258>)
 8004c1c:	2106      	movs	r1, #6
 8004c1e:	4846      	ldr	r0, [pc, #280]	; (8004d38 <WriteChar+0x25c>)
 8004c20:	f7fc fb54 	bl	80012cc <HAL_LCD_Write>
      break;
 8004c24:	e2cf      	b.n	80051c6 <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c26:	4b42      	ldr	r3, [pc, #264]	; (8004d30 <WriteChar+0x254>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	019b      	lsls	r3, r3, #6
 8004c2c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c30:	4b3f      	ldr	r3, [pc, #252]	; (8004d30 <WriteChar+0x254>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	085b      	lsrs	r3, r3, #1
 8004c36:	035b      	lsls	r3, r3, #13
 8004c38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c3c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c3e:	4b3c      	ldr	r3, [pc, #240]	; (8004d30 <WriteChar+0x254>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	089b      	lsrs	r3, r3, #2
 8004c44:	031b      	lsls	r3, r3, #12
 8004c46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	4b38      	ldr	r3, [pc, #224]	; (8004d30 <WriteChar+0x254>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	08db      	lsrs	r3, r3, #3
 8004c52:	015b      	lsls	r3, r3, #5
 8004c54:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	4a37      	ldr	r2, [pc, #220]	; (8004d3c <WriteChar+0x260>)
 8004c60:	2100      	movs	r1, #0
 8004c62:	4835      	ldr	r0, [pc, #212]	; (8004d38 <WriteChar+0x25c>)
 8004c64:	f7fc fb32 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c68:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <WriteChar+0x254>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	019b      	lsls	r3, r3, #6
 8004c6e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004c72:	4b2f      	ldr	r3, [pc, #188]	; (8004d30 <WriteChar+0x254>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	085b      	lsrs	r3, r3, #1
 8004c78:	035b      	lsls	r3, r3, #13
 8004c7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c7e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c80:	4b2b      	ldr	r3, [pc, #172]	; (8004d30 <WriteChar+0x254>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	089b      	lsrs	r3, r3, #2
 8004c86:	031b      	lsls	r3, r3, #12
 8004c88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	4b28      	ldr	r3, [pc, #160]	; (8004d30 <WriteChar+0x254>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	08db      	lsrs	r3, r3, #3
 8004c94:	015b      	lsls	r3, r3, #5
 8004c96:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	4a26      	ldr	r2, [pc, #152]	; (8004d3c <WriteChar+0x260>)
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	4824      	ldr	r0, [pc, #144]	; (8004d38 <WriteChar+0x25c>)
 8004ca6:	f7fc fb11 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004caa:	4b21      	ldr	r3, [pc, #132]	; (8004d30 <WriteChar+0x254>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	019b      	lsls	r3, r3, #6
 8004cb0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004cb4:	4b1e      	ldr	r3, [pc, #120]	; (8004d30 <WriteChar+0x254>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	035b      	lsls	r3, r3, #13
 8004cbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cc0:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004cc2:	4b1b      	ldr	r3, [pc, #108]	; (8004d30 <WriteChar+0x254>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	089b      	lsrs	r3, r3, #2
 8004cc8:	031b      	lsls	r3, r3, #12
 8004cca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	4b17      	ldr	r3, [pc, #92]	; (8004d30 <WriteChar+0x254>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	08db      	lsrs	r3, r3, #3
 8004cd6:	015b      	lsls	r3, r3, #5
 8004cd8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4a16      	ldr	r2, [pc, #88]	; (8004d3c <WriteChar+0x260>)
 8004ce4:	2104      	movs	r1, #4
 8004ce6:	4814      	ldr	r0, [pc, #80]	; (8004d38 <WriteChar+0x25c>)
 8004ce8:	f7fc faf0 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004cec:	4b10      	ldr	r3, [pc, #64]	; (8004d30 <WriteChar+0x254>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	019b      	lsls	r3, r3, #6
 8004cf2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004cf6:	4b0e      	ldr	r3, [pc, #56]	; (8004d30 <WriteChar+0x254>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	085b      	lsrs	r3, r3, #1
 8004cfc:	035b      	lsls	r3, r3, #13
 8004cfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d02:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004d04:	4b0a      	ldr	r3, [pc, #40]	; (8004d30 <WriteChar+0x254>)
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	089b      	lsrs	r3, r3, #2
 8004d0a:	031b      	lsls	r3, r3, #12
 8004d0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d10:	431a      	orrs	r2, r3
 8004d12:	4b07      	ldr	r3, [pc, #28]	; (8004d30 <WriteChar+0x254>)
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	08db      	lsrs	r3, r3, #3
 8004d18:	015b      	lsls	r3, r3, #5
 8004d1a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a05      	ldr	r2, [pc, #20]	; (8004d3c <WriteChar+0x260>)
 8004d26:	2106      	movs	r1, #6
 8004d28:	4803      	ldr	r0, [pc, #12]	; (8004d38 <WriteChar+0x25c>)
 8004d2a:	f7fc facf 	bl	80012cc <HAL_LCD_Write>
      break;
 8004d2e:	e24a      	b.n	80051c6 <WriteChar+0x6ea>
 8004d30:	200002c4 	.word	0x200002c4
 8004d34:	ff3fffe7 	.word	0xff3fffe7
 8004d38:	200002d4 	.word	0x200002d4
 8004d3c:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d40:	4b88      	ldr	r3, [pc, #544]	; (8004f64 <WriteChar+0x488>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	03db      	lsls	r3, r3, #15
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	4b86      	ldr	r3, [pc, #536]	; (8004f64 <WriteChar+0x488>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	075b      	lsls	r3, r3, #29
 8004d50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d54:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004d56:	4b83      	ldr	r3, [pc, #524]	; (8004f64 <WriteChar+0x488>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	089b      	lsrs	r3, r3, #2
 8004d5c:	071b      	lsls	r3, r3, #28
 8004d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d62:	431a      	orrs	r2, r3
 8004d64:	4b7f      	ldr	r3, [pc, #508]	; (8004f64 <WriteChar+0x488>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	08db      	lsrs	r3, r3, #3
 8004d6a:	039b      	lsls	r3, r3, #14
 8004d6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4a7c      	ldr	r2, [pc, #496]	; (8004f68 <WriteChar+0x48c>)
 8004d78:	2100      	movs	r1, #0
 8004d7a:	487c      	ldr	r0, [pc, #496]	; (8004f6c <WriteChar+0x490>)
 8004d7c:	f7fc faa6 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004d80:	4b78      	ldr	r3, [pc, #480]	; (8004f64 <WriteChar+0x488>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	03db      	lsls	r3, r3, #15
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	4b76      	ldr	r3, [pc, #472]	; (8004f64 <WriteChar+0x488>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	085b      	lsrs	r3, r3, #1
 8004d8e:	075b      	lsls	r3, r3, #29
 8004d90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d94:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004d96:	4b73      	ldr	r3, [pc, #460]	; (8004f64 <WriteChar+0x488>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	089b      	lsrs	r3, r3, #2
 8004d9c:	071b      	lsls	r3, r3, #28
 8004d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004da2:	431a      	orrs	r2, r3
 8004da4:	4b6f      	ldr	r3, [pc, #444]	; (8004f64 <WriteChar+0x488>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	08db      	lsrs	r3, r3, #3
 8004daa:	039b      	lsls	r3, r3, #14
 8004dac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	4a6c      	ldr	r2, [pc, #432]	; (8004f68 <WriteChar+0x48c>)
 8004db8:	2102      	movs	r1, #2
 8004dba:	486c      	ldr	r0, [pc, #432]	; (8004f6c <WriteChar+0x490>)
 8004dbc:	f7fc fa86 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004dc0:	4b68      	ldr	r3, [pc, #416]	; (8004f64 <WriteChar+0x488>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	03db      	lsls	r3, r3, #15
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	4b66      	ldr	r3, [pc, #408]	; (8004f64 <WriteChar+0x488>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	085b      	lsrs	r3, r3, #1
 8004dce:	075b      	lsls	r3, r3, #29
 8004dd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dd4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004dd6:	4b63      	ldr	r3, [pc, #396]	; (8004f64 <WriteChar+0x488>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	089b      	lsrs	r3, r3, #2
 8004ddc:	071b      	lsls	r3, r3, #28
 8004dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004de2:	431a      	orrs	r2, r3
 8004de4:	4b5f      	ldr	r3, [pc, #380]	; (8004f64 <WriteChar+0x488>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	08db      	lsrs	r3, r3, #3
 8004dea:	039b      	lsls	r3, r3, #14
 8004dec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4a5c      	ldr	r2, [pc, #368]	; (8004f68 <WriteChar+0x48c>)
 8004df8:	2104      	movs	r1, #4
 8004dfa:	485c      	ldr	r0, [pc, #368]	; (8004f6c <WriteChar+0x490>)
 8004dfc:	f7fc fa66 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004e00:	4b58      	ldr	r3, [pc, #352]	; (8004f64 <WriteChar+0x488>)
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	03db      	lsls	r3, r3, #15
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	4b56      	ldr	r3, [pc, #344]	; (8004f64 <WriteChar+0x488>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	085b      	lsrs	r3, r3, #1
 8004e0e:	075b      	lsls	r3, r3, #29
 8004e10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e14:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004e16:	4b53      	ldr	r3, [pc, #332]	; (8004f64 <WriteChar+0x488>)
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	071b      	lsls	r3, r3, #28
 8004e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e22:	431a      	orrs	r2, r3
 8004e24:	4b4f      	ldr	r3, [pc, #316]	; (8004f64 <WriteChar+0x488>)
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	08db      	lsrs	r3, r3, #3
 8004e2a:	039b      	lsls	r3, r3, #14
 8004e2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4a4c      	ldr	r2, [pc, #304]	; (8004f68 <WriteChar+0x48c>)
 8004e38:	2106      	movs	r1, #6
 8004e3a:	484c      	ldr	r0, [pc, #304]	; (8004f6c <WriteChar+0x490>)
 8004e3c:	f7fc fa46 	bl	80012cc <HAL_LCD_Write>
      break;
 8004e40:	e1c1      	b.n	80051c6 <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004e42:	4b48      	ldr	r3, [pc, #288]	; (8004f64 <WriteChar+0x488>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	07da      	lsls	r2, r3, #31
 8004e48:	4b46      	ldr	r3, [pc, #280]	; (8004f64 <WriteChar+0x488>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	08db      	lsrs	r3, r3, #3
 8004e4e:	079b      	lsls	r3, r3, #30
 8004e50:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4842      	ldr	r0, [pc, #264]	; (8004f6c <WriteChar+0x490>)
 8004e62:	f7fc fa33 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004e66:	4b3f      	ldr	r3, [pc, #252]	; (8004f64 <WriteChar+0x488>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0202 	and.w	r2, r3, #2
 8004e6e:	4b3d      	ldr	r3, [pc, #244]	; (8004f64 <WriteChar+0x488>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	089b      	lsrs	r3, r3, #2
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f06f 0203 	mvn.w	r2, #3
 8004e82:	2101      	movs	r1, #1
 8004e84:	4839      	ldr	r0, [pc, #228]	; (8004f6c <WriteChar+0x490>)
 8004e86:	f7fc fa21 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004e8a:	4b36      	ldr	r3, [pc, #216]	; (8004f64 <WriteChar+0x488>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	07da      	lsls	r2, r3, #31
 8004e90:	4b34      	ldr	r3, [pc, #208]	; (8004f64 <WriteChar+0x488>)
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	08db      	lsrs	r3, r3, #3
 8004e96:	079b      	lsls	r3, r3, #30
 8004e98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004ea6:	2102      	movs	r1, #2
 8004ea8:	4830      	ldr	r0, [pc, #192]	; (8004f6c <WriteChar+0x490>)
 8004eaa:	f7fc fa0f 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004eae:	4b2d      	ldr	r3, [pc, #180]	; (8004f64 <WriteChar+0x488>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f003 0202 	and.w	r2, r3, #2
 8004eb6:	4b2b      	ldr	r3, [pc, #172]	; (8004f64 <WriteChar+0x488>)
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	089b      	lsrs	r3, r3, #2
 8004ebc:	f003 0301 	and.w	r3, r3, #1
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f06f 0203 	mvn.w	r2, #3
 8004eca:	2103      	movs	r1, #3
 8004ecc:	4827      	ldr	r0, [pc, #156]	; (8004f6c <WriteChar+0x490>)
 8004ece:	f7fc f9fd 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004ed2:	4b24      	ldr	r3, [pc, #144]	; (8004f64 <WriteChar+0x488>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	07da      	lsls	r2, r3, #31
 8004ed8:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <WriteChar+0x488>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	08db      	lsrs	r3, r3, #3
 8004ede:	079b      	lsls	r3, r3, #30
 8004ee0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004eee:	2104      	movs	r1, #4
 8004ef0:	481e      	ldr	r0, [pc, #120]	; (8004f6c <WriteChar+0x490>)
 8004ef2:	f7fc f9eb 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004ef6:	4b1b      	ldr	r3, [pc, #108]	; (8004f64 <WriteChar+0x488>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 0202 	and.w	r2, r3, #2
 8004efe:	4b19      	ldr	r3, [pc, #100]	; (8004f64 <WriteChar+0x488>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	089b      	lsrs	r3, r3, #2
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f06f 0203 	mvn.w	r2, #3
 8004f12:	2105      	movs	r1, #5
 8004f14:	4815      	ldr	r0, [pc, #84]	; (8004f6c <WriteChar+0x490>)
 8004f16:	f7fc f9d9 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004f1a:	4b12      	ldr	r3, [pc, #72]	; (8004f64 <WriteChar+0x488>)
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	07da      	lsls	r2, r3, #31
 8004f20:	4b10      	ldr	r3, [pc, #64]	; (8004f64 <WriteChar+0x488>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	08db      	lsrs	r3, r3, #3
 8004f26:	079b      	lsls	r3, r3, #30
 8004f28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004f36:	2106      	movs	r1, #6
 8004f38:	480c      	ldr	r0, [pc, #48]	; (8004f6c <WriteChar+0x490>)
 8004f3a:	f7fc f9c7 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004f3e:	4b09      	ldr	r3, [pc, #36]	; (8004f64 <WriteChar+0x488>)
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f003 0202 	and.w	r2, r3, #2
 8004f46:	4b07      	ldr	r3, [pc, #28]	; (8004f64 <WriteChar+0x488>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	089b      	lsrs	r3, r3, #2
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	4313      	orrs	r3, r2
 8004f52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f06f 0203 	mvn.w	r2, #3
 8004f5a:	2107      	movs	r1, #7
 8004f5c:	4803      	ldr	r0, [pc, #12]	; (8004f6c <WriteChar+0x490>)
 8004f5e:	f7fc f9b5 	bl	80012cc <HAL_LCD_Write>
      break;
 8004f62:	e130      	b.n	80051c6 <WriteChar+0x6ea>
 8004f64:	200002c4 	.word	0x200002c4
 8004f68:	cfff3fff 	.word	0xcfff3fff
 8004f6c:	200002d4 	.word	0x200002d4
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004f70:	4b97      	ldr	r3, [pc, #604]	; (80051d0 <WriteChar+0x6f4>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	085b      	lsrs	r3, r3, #1
 8004f76:	065b      	lsls	r3, r3, #25
 8004f78:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004f7c:	4b94      	ldr	r3, [pc, #592]	; (80051d0 <WriteChar+0x6f4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	089b      	lsrs	r3, r3, #2
 8004f82:	061b      	lsls	r3, r3, #24
 8004f84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004f92:	2100      	movs	r1, #0
 8004f94:	488f      	ldr	r0, [pc, #572]	; (80051d4 <WriteChar+0x6f8>)
 8004f96:	f7fc f999 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004f9a:	4b8d      	ldr	r3, [pc, #564]	; (80051d0 <WriteChar+0x6f4>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	f003 0208 	and.w	r2, r3, #8
 8004fa4:	4b8a      	ldr	r3, [pc, #552]	; (80051d0 <WriteChar+0x6f4>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	08db      	lsrs	r3, r3, #3
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f06f 020c 	mvn.w	r2, #12
 8004fba:	2101      	movs	r1, #1
 8004fbc:	4885      	ldr	r0, [pc, #532]	; (80051d4 <WriteChar+0x6f8>)
 8004fbe:	f7fc f985 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004fc2:	4b83      	ldr	r3, [pc, #524]	; (80051d0 <WriteChar+0x6f4>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	085b      	lsrs	r3, r3, #1
 8004fc8:	065b      	lsls	r3, r3, #25
 8004fca:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004fce:	4b80      	ldr	r3, [pc, #512]	; (80051d0 <WriteChar+0x6f4>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	089b      	lsrs	r3, r3, #2
 8004fd4:	061b      	lsls	r3, r3, #24
 8004fd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004fe4:	2102      	movs	r1, #2
 8004fe6:	487b      	ldr	r0, [pc, #492]	; (80051d4 <WriteChar+0x6f8>)
 8004fe8:	f7fc f970 	bl	80012cc <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004fec:	4b78      	ldr	r3, [pc, #480]	; (80051d0 <WriteChar+0x6f4>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	f003 0208 	and.w	r2, r3, #8
 8004ff6:	4b76      	ldr	r3, [pc, #472]	; (80051d0 <WriteChar+0x6f4>)
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	08db      	lsrs	r3, r3, #3
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	f003 0304 	and.w	r3, r3, #4
 8005002:	4313      	orrs	r3, r2
 8005004:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f06f 020c 	mvn.w	r2, #12
 800500c:	2103      	movs	r1, #3
 800500e:	4871      	ldr	r0, [pc, #452]	; (80051d4 <WriteChar+0x6f8>)
 8005010:	f7fc f95c 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005014:	4b6e      	ldr	r3, [pc, #440]	; (80051d0 <WriteChar+0x6f4>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	085b      	lsrs	r3, r3, #1
 800501a:	065b      	lsls	r3, r3, #25
 800501c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005020:	4b6b      	ldr	r3, [pc, #428]	; (80051d0 <WriteChar+0x6f4>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	089b      	lsrs	r3, r3, #2
 8005026:	061b      	lsls	r3, r3, #24
 8005028:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800502c:	4313      	orrs	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005036:	2104      	movs	r1, #4
 8005038:	4866      	ldr	r0, [pc, #408]	; (80051d4 <WriteChar+0x6f8>)
 800503a:	f7fc f947 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800503e:	4b64      	ldr	r3, [pc, #400]	; (80051d0 <WriteChar+0x6f4>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	f003 0208 	and.w	r2, r3, #8
 8005048:	4b61      	ldr	r3, [pc, #388]	; (80051d0 <WriteChar+0x6f4>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	08db      	lsrs	r3, r3, #3
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	4313      	orrs	r3, r2
 8005056:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f06f 020c 	mvn.w	r2, #12
 800505e:	2105      	movs	r1, #5
 8005060:	485c      	ldr	r0, [pc, #368]	; (80051d4 <WriteChar+0x6f8>)
 8005062:	f7fc f933 	bl	80012cc <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005066:	4b5a      	ldr	r3, [pc, #360]	; (80051d0 <WriteChar+0x6f4>)
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	085b      	lsrs	r3, r3, #1
 800506c:	065b      	lsls	r3, r3, #25
 800506e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005072:	4b57      	ldr	r3, [pc, #348]	; (80051d0 <WriteChar+0x6f4>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	089b      	lsrs	r3, r3, #2
 8005078:	061b      	lsls	r3, r3, #24
 800507a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005088:	2106      	movs	r1, #6
 800508a:	4852      	ldr	r0, [pc, #328]	; (80051d4 <WriteChar+0x6f8>)
 800508c:	f7fc f91e 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005090:	4b4f      	ldr	r3, [pc, #316]	; (80051d0 <WriteChar+0x6f4>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	f003 0208 	and.w	r2, r3, #8
 800509a:	4b4d      	ldr	r3, [pc, #308]	; (80051d0 <WriteChar+0x6f4>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	08db      	lsrs	r3, r3, #3
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f06f 020c 	mvn.w	r2, #12
 80050b0:	2107      	movs	r1, #7
 80050b2:	4848      	ldr	r0, [pc, #288]	; (80051d4 <WriteChar+0x6f8>)
 80050b4:	f7fc f90a 	bl	80012cc <HAL_LCD_Write>
      break;
 80050b8:	e085      	b.n	80051c6 <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050ba:	4b45      	ldr	r3, [pc, #276]	; (80051d0 <WriteChar+0x6f4>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	045b      	lsls	r3, r3, #17
 80050c0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80050c4:	4b42      	ldr	r3, [pc, #264]	; (80051d0 <WriteChar+0x6f4>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	085b      	lsrs	r3, r3, #1
 80050ca:	021b      	lsls	r3, r3, #8
 80050cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80050d2:	4b3f      	ldr	r3, [pc, #252]	; (80051d0 <WriteChar+0x6f4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	089b      	lsrs	r3, r3, #2
 80050d8:	025b      	lsls	r3, r3, #9
 80050da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050de:	431a      	orrs	r2, r3
 80050e0:	4b3b      	ldr	r3, [pc, #236]	; (80051d0 <WriteChar+0x6f4>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	08db      	lsrs	r3, r3, #3
 80050e6:	069b      	lsls	r3, r3, #26
 80050e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	4a39      	ldr	r2, [pc, #228]	; (80051d8 <WriteChar+0x6fc>)
 80050f4:	2100      	movs	r1, #0
 80050f6:	4837      	ldr	r0, [pc, #220]	; (80051d4 <WriteChar+0x6f8>)
 80050f8:	f7fc f8e8 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80050fc:	4b34      	ldr	r3, [pc, #208]	; (80051d0 <WriteChar+0x6f4>)
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	045b      	lsls	r3, r3, #17
 8005102:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005106:	4b32      	ldr	r3, [pc, #200]	; (80051d0 <WriteChar+0x6f4>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	085b      	lsrs	r3, r3, #1
 800510c:	021b      	lsls	r3, r3, #8
 800510e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005112:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005114:	4b2e      	ldr	r3, [pc, #184]	; (80051d0 <WriteChar+0x6f4>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	089b      	lsrs	r3, r3, #2
 800511a:	025b      	lsls	r3, r3, #9
 800511c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005120:	431a      	orrs	r2, r3
 8005122:	4b2b      	ldr	r3, [pc, #172]	; (80051d0 <WriteChar+0x6f4>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	08db      	lsrs	r3, r3, #3
 8005128:	069b      	lsls	r3, r3, #26
 800512a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4a28      	ldr	r2, [pc, #160]	; (80051d8 <WriteChar+0x6fc>)
 8005136:	2102      	movs	r1, #2
 8005138:	4826      	ldr	r0, [pc, #152]	; (80051d4 <WriteChar+0x6f8>)
 800513a:	f7fc f8c7 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800513e:	4b24      	ldr	r3, [pc, #144]	; (80051d0 <WriteChar+0x6f4>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	045b      	lsls	r3, r3, #17
 8005144:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005148:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <WriteChar+0x6f4>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	085b      	lsrs	r3, r3, #1
 800514e:	021b      	lsls	r3, r3, #8
 8005150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005154:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005156:	4b1e      	ldr	r3, [pc, #120]	; (80051d0 <WriteChar+0x6f4>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	089b      	lsrs	r3, r3, #2
 800515c:	025b      	lsls	r3, r3, #9
 800515e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005162:	431a      	orrs	r2, r3
 8005164:	4b1a      	ldr	r3, [pc, #104]	; (80051d0 <WriteChar+0x6f4>)
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	08db      	lsrs	r3, r3, #3
 800516a:	069b      	lsls	r3, r3, #26
 800516c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005170:	4313      	orrs	r3, r2
 8005172:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	4a18      	ldr	r2, [pc, #96]	; (80051d8 <WriteChar+0x6fc>)
 8005178:	2104      	movs	r1, #4
 800517a:	4816      	ldr	r0, [pc, #88]	; (80051d4 <WriteChar+0x6f8>)
 800517c:	f7fc f8a6 	bl	80012cc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005180:	4b13      	ldr	r3, [pc, #76]	; (80051d0 <WriteChar+0x6f4>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	045b      	lsls	r3, r3, #17
 8005186:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800518a:	4b11      	ldr	r3, [pc, #68]	; (80051d0 <WriteChar+0x6f4>)
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	085b      	lsrs	r3, r3, #1
 8005190:	021b      	lsls	r3, r3, #8
 8005192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005196:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005198:	4b0d      	ldr	r3, [pc, #52]	; (80051d0 <WriteChar+0x6f4>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	089b      	lsrs	r3, r3, #2
 800519e:	025b      	lsls	r3, r3, #9
 80051a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051a4:	431a      	orrs	r2, r3
 80051a6:	4b0a      	ldr	r3, [pc, #40]	; (80051d0 <WriteChar+0x6f4>)
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	08db      	lsrs	r3, r3, #3
 80051ac:	069b      	lsls	r3, r3, #26
 80051ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	4a07      	ldr	r2, [pc, #28]	; (80051d8 <WriteChar+0x6fc>)
 80051ba:	2106      	movs	r1, #6
 80051bc:	4805      	ldr	r0, [pc, #20]	; (80051d4 <WriteChar+0x6f8>)
 80051be:	f7fc f885 	bl	80012cc <HAL_LCD_Write>
      break;
 80051c2:	e000      	b.n	80051c6 <WriteChar+0x6ea>
    
     default:
      break;
 80051c4:	bf00      	nop
  }
}
 80051c6:	bf00      	nop
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	200002c4 	.word	0x200002c4
 80051d4:	200002d4 	.word	0x200002d4
 80051d8:	fbfdfcff 	.word	0xfbfdfcff

080051dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051e2:	4b0f      	ldr	r3, [pc, #60]	; (8005220 <HAL_MspInit+0x44>)
 80051e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051e6:	4a0e      	ldr	r2, [pc, #56]	; (8005220 <HAL_MspInit+0x44>)
 80051e8:	f043 0301 	orr.w	r3, r3, #1
 80051ec:	6613      	str	r3, [r2, #96]	; 0x60
 80051ee:	4b0c      	ldr	r3, [pc, #48]	; (8005220 <HAL_MspInit+0x44>)
 80051f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	607b      	str	r3, [r7, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051fa:	4b09      	ldr	r3, [pc, #36]	; (8005220 <HAL_MspInit+0x44>)
 80051fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fe:	4a08      	ldr	r2, [pc, #32]	; (8005220 <HAL_MspInit+0x44>)
 8005200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005204:	6593      	str	r3, [r2, #88]	; 0x58
 8005206:	4b06      	ldr	r3, [pc, #24]	; (8005220 <HAL_MspInit+0x44>)
 8005208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	40021000 	.word	0x40021000

08005224 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08a      	sub	sp, #40	; 0x28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800522c:	f107 0314 	add.w	r3, r7, #20
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	605a      	str	r2, [r3, #4]
 8005236:	609a      	str	r2, [r3, #8]
 8005238:	60da      	str	r2, [r3, #12]
 800523a:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a26      	ldr	r2, [pc, #152]	; (80052dc <HAL_LCD_MspInit+0xb8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d145      	bne.n	80052d2 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8005246:	4b26      	ldr	r3, [pc, #152]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 8005248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800524a:	4a25      	ldr	r2, [pc, #148]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 800524c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005250:	6593      	str	r3, [r2, #88]	; 0x58
 8005252:	4b23      	ldr	r3, [pc, #140]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 8005254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005256:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800525e:	4b20      	ldr	r3, [pc, #128]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 8005260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005262:	4a1f      	ldr	r2, [pc, #124]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 8005264:	f043 0304 	orr.w	r3, r3, #4
 8005268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800526a:	4b1d      	ldr	r3, [pc, #116]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 800526c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526e:	f003 0304 	and.w	r3, r3, #4
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005276:	4b1a      	ldr	r3, [pc, #104]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 8005278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800527a:	4a19      	ldr	r2, [pc, #100]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 800527c:	f043 0301 	orr.w	r3, r3, #1
 8005280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005282:	4b17      	ldr	r3, [pc, #92]	; (80052e0 <HAL_LCD_MspInit+0xbc>)
 8005284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	60bb      	str	r3, [r7, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800528e:	2308      	movs	r3, #8
 8005290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005292:	2302      	movs	r3, #2
 8005294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800529a:	2300      	movs	r3, #0
 800529c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800529e:	230b      	movs	r3, #11
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052a2:	f107 0314 	add.w	r3, r7, #20
 80052a6:	4619      	mov	r1, r3
 80052a8:	480e      	ldr	r0, [pc, #56]	; (80052e4 <HAL_LCD_MspInit+0xc0>)
 80052aa:	f7fb fd8f 	bl	8000dcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80052ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80052b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052b4:	2302      	movs	r3, #2
 80052b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052b8:	2300      	movs	r3, #0
 80052ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052bc:	2300      	movs	r3, #0
 80052be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80052c0:	230b      	movs	r3, #11
 80052c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052c4:	f107 0314 	add.w	r3, r7, #20
 80052c8:	4619      	mov	r1, r3
 80052ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052ce:	f7fb fd7d 	bl	8000dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80052d2:	bf00      	nop
 80052d4:	3728      	adds	r7, #40	; 0x28
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	bf00      	nop
 80052dc:	40002400 	.word	0x40002400
 80052e0:	40021000 	.word	0x40021000
 80052e4:	48000800 	.word	0x48000800

080052e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b08e      	sub	sp, #56	; 0x38
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052f4:	2200      	movs	r2, #0
 80052f6:	601a      	str	r2, [r3, #0]
 80052f8:	605a      	str	r2, [r3, #4]
 80052fa:	609a      	str	r2, [r3, #8]
 80052fc:	60da      	str	r2, [r3, #12]
 80052fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a70      	ldr	r2, [pc, #448]	; (80054c8 <HAL_UART_MspInit+0x1e0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d15a      	bne.n	80053c0 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800530a:	4b70      	ldr	r3, [pc, #448]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 800530c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800530e:	4a6f      	ldr	r2, [pc, #444]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005310:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005314:	6593      	str	r3, [r2, #88]	; 0x58
 8005316:	4b6d      	ldr	r3, [pc, #436]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800531a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800531e:	623b      	str	r3, [r7, #32]
 8005320:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005322:	4b6a      	ldr	r3, [pc, #424]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005326:	4a69      	ldr	r2, [pc, #420]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005328:	f043 0301 	orr.w	r3, r3, #1
 800532c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800532e:	4b67      	ldr	r3, [pc, #412]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	61fb      	str	r3, [r7, #28]
 8005338:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800533a:	2303      	movs	r3, #3
 800533c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800533e:	2302      	movs	r3, #2
 8005340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005342:	2300      	movs	r3, #0
 8005344:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005346:	2303      	movs	r3, #3
 8005348:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800534a:	2308      	movs	r3, #8
 800534c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800534e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005352:	4619      	mov	r1, r3
 8005354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005358:	f7fb fd38 	bl	8000dcc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800535c:	4b5c      	ldr	r3, [pc, #368]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 800535e:	4a5d      	ldr	r2, [pc, #372]	; (80054d4 <HAL_UART_MspInit+0x1ec>)
 8005360:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8005362:	4b5b      	ldr	r3, [pc, #364]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 8005364:	2202      	movs	r2, #2
 8005366:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005368:	4b59      	ldr	r3, [pc, #356]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 800536a:	2200      	movs	r2, #0
 800536c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800536e:	4b58      	ldr	r3, [pc, #352]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 8005370:	2200      	movs	r2, #0
 8005372:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005374:	4b56      	ldr	r3, [pc, #344]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 8005376:	2280      	movs	r2, #128	; 0x80
 8005378:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800537a:	4b55      	ldr	r3, [pc, #340]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 800537c:	2200      	movs	r2, #0
 800537e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005380:	4b53      	ldr	r3, [pc, #332]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 8005382:	2200      	movs	r2, #0
 8005384:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005386:	4b52      	ldr	r3, [pc, #328]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 8005388:	2200      	movs	r2, #0
 800538a:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800538c:	4b50      	ldr	r3, [pc, #320]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 800538e:	2200      	movs	r2, #0
 8005390:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005392:	484f      	ldr	r0, [pc, #316]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 8005394:	f7fb fa98 	bl	80008c8 <HAL_DMA_Init>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 800539e:	f7ff f839 	bl	8004414 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a4a      	ldr	r2, [pc, #296]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 80053a6:	66da      	str	r2, [r3, #108]	; 0x6c
 80053a8:	4a49      	ldr	r2, [pc, #292]	; (80054d0 <HAL_UART_MspInit+0x1e8>)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80053ae:	2200      	movs	r2, #0
 80053b0:	2100      	movs	r1, #0
 80053b2:	2034      	movs	r0, #52	; 0x34
 80053b4:	f7fb fa51 	bl	800085a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80053b8:	2034      	movs	r0, #52	; 0x34
 80053ba:	f7fb fa6a 	bl	8000892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80053be:	e07f      	b.n	80054c0 <HAL_UART_MspInit+0x1d8>
  else if(huart->Instance==USART1)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a44      	ldr	r2, [pc, #272]	; (80054d8 <HAL_UART_MspInit+0x1f0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d130      	bne.n	800542c <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART1_CLK_ENABLE();
 80053ca:	4b40      	ldr	r3, [pc, #256]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 80053cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ce:	4a3f      	ldr	r2, [pc, #252]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 80053d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053d4:	6613      	str	r3, [r2, #96]	; 0x60
 80053d6:	4b3d      	ldr	r3, [pc, #244]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 80053d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053de:	61bb      	str	r3, [r7, #24]
 80053e0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053e2:	4b3a      	ldr	r3, [pc, #232]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 80053e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e6:	4a39      	ldr	r2, [pc, #228]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 80053e8:	f043 0302 	orr.w	r3, r3, #2
 80053ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80053ee:	4b37      	ldr	r3, [pc, #220]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 80053f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	617b      	str	r3, [r7, #20]
 80053f8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80053fa:	23c0      	movs	r3, #192	; 0xc0
 80053fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053fe:	2302      	movs	r3, #2
 8005400:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005402:	2300      	movs	r3, #0
 8005404:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005406:	2303      	movs	r3, #3
 8005408:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800540a:	2307      	movs	r3, #7
 800540c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800540e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005412:	4619      	mov	r1, r3
 8005414:	4831      	ldr	r0, [pc, #196]	; (80054dc <HAL_UART_MspInit+0x1f4>)
 8005416:	f7fb fcd9 	bl	8000dcc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800541a:	2200      	movs	r2, #0
 800541c:	2100      	movs	r1, #0
 800541e:	2025      	movs	r0, #37	; 0x25
 8005420:	f7fb fa1b 	bl	800085a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005424:	2025      	movs	r0, #37	; 0x25
 8005426:	f7fb fa34 	bl	8000892 <HAL_NVIC_EnableIRQ>
}
 800542a:	e049      	b.n	80054c0 <HAL_UART_MspInit+0x1d8>
  else if(huart->Instance==USART2)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a2b      	ldr	r2, [pc, #172]	; (80054e0 <HAL_UART_MspInit+0x1f8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d144      	bne.n	80054c0 <HAL_UART_MspInit+0x1d8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005436:	4b25      	ldr	r3, [pc, #148]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800543a:	4a24      	ldr	r2, [pc, #144]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 800543c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005440:	6593      	str	r3, [r2, #88]	; 0x58
 8005442:	4b22      	ldr	r3, [pc, #136]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800544a:	613b      	str	r3, [r7, #16]
 800544c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800544e:	4b1f      	ldr	r3, [pc, #124]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005452:	4a1e      	ldr	r2, [pc, #120]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005454:	f043 0301 	orr.w	r3, r3, #1
 8005458:	64d3      	str	r3, [r2, #76]	; 0x4c
 800545a:	4b1c      	ldr	r3, [pc, #112]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 800545c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005466:	4b19      	ldr	r3, [pc, #100]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800546a:	4a18      	ldr	r2, [pc, #96]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 800546c:	f043 0308 	orr.w	r3, r3, #8
 8005470:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005472:	4b16      	ldr	r3, [pc, #88]	; (80054cc <HAL_UART_MspInit+0x1e4>)
 8005474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005476:	f003 0308 	and.w	r3, r3, #8
 800547a:	60bb      	str	r3, [r7, #8]
 800547c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800547e:	2308      	movs	r3, #8
 8005480:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005482:	2302      	movs	r3, #2
 8005484:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005486:	2300      	movs	r3, #0
 8005488:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800548a:	2303      	movs	r3, #3
 800548c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800548e:	2307      	movs	r3, #7
 8005490:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005496:	4619      	mov	r1, r3
 8005498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800549c:	f7fb fc96 	bl	8000dcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80054a0:	2320      	movs	r3, #32
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054a4:	2302      	movs	r3, #2
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a8:	2300      	movs	r3, #0
 80054aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054ac:	2303      	movs	r3, #3
 80054ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80054b0:	2307      	movs	r3, #7
 80054b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054b8:	4619      	mov	r1, r3
 80054ba:	480a      	ldr	r0, [pc, #40]	; (80054e4 <HAL_UART_MspInit+0x1fc>)
 80054bc:	f7fb fc86 	bl	8000dcc <HAL_GPIO_Init>
}
 80054c0:	bf00      	nop
 80054c2:	3738      	adds	r7, #56	; 0x38
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40004c00 	.word	0x40004c00
 80054cc:	40021000 	.word	0x40021000
 80054d0:	2000009c 	.word	0x2000009c
 80054d4:	40020458 	.word	0x40020458
 80054d8:	40013800 	.word	0x40013800
 80054dc:	48000400 	.word	0x48000400
 80054e0:	40004400 	.word	0x40004400
 80054e4:	48000c00 	.word	0x48000c00

080054e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80054ec:	bf00      	nop
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr

080054f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054f6:	b480      	push	{r7}
 80054f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054fa:	e7fe      	b.n	80054fa <HardFault_Handler+0x4>

080054fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054fc:	b480      	push	{r7}
 80054fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005500:	e7fe      	b.n	8005500 <MemManage_Handler+0x4>

08005502 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005502:	b480      	push	{r7}
 8005504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005506:	e7fe      	b.n	8005506 <BusFault_Handler+0x4>

08005508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005508:	b480      	push	{r7}
 800550a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800550c:	e7fe      	b.n	800550c <UsageFault_Handler+0x4>

0800550e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800550e:	b480      	push	{r7}
 8005510:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005512:	bf00      	nop
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800551c:	b480      	push	{r7}
 800551e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005520:	bf00      	nop
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800552a:	b480      	push	{r7}
 800552c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800552e:	bf00      	nop
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800553c:	f7fb f872 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005540:	bf00      	nop
 8005542:	bd80      	pop	{r7, pc}

08005544 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005548:	4802      	ldr	r0, [pc, #8]	; (8005554 <USART1_IRQHandler+0x10>)
 800554a:	f7fd fdd3 	bl	80030f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800554e:	bf00      	nop
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	200000e4 	.word	0x200000e4

08005558 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800555c:	4813      	ldr	r0, [pc, #76]	; (80055ac <UART4_IRQHandler+0x54>)
 800555e:	f7fd fdc9 	bl	80030f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) { //Judging whether it is idle interruption
 8005562:	4b12      	ldr	r3, [pc, #72]	; (80055ac <UART4_IRQHandler+0x54>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	f003 0310 	and.w	r3, r3, #16
 800556c:	2b10      	cmp	r3, #16
 800556e:	d11b      	bne.n	80055a8 <UART4_IRQHandler+0x50>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8005570:	4b0e      	ldr	r3, [pc, #56]	; (80055ac <UART4_IRQHandler+0x54>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2210      	movs	r2, #16
 8005576:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 8005578:	480c      	ldr	r0, [pc, #48]	; (80055ac <UART4_IRQHandler+0x54>)
 800557a:	f7fd fd4f 	bl	800301c <HAL_UART_DMAStop>
  	//uint8_t data_length  = 2000 - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
  	if (wait_for_send_ok == 1) {
 800557e:	4b0c      	ldr	r3, [pc, #48]	; (80055b0 <UART4_IRQHandler+0x58>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d106      	bne.n	8005594 <UART4_IRQHandler+0x3c>
  		wait_for_send_ok = 0;
 8005586:	4b0a      	ldr	r3, [pc, #40]	; (80055b0 <UART4_IRQHandler+0x58>)
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]
  		good_for_send = 1;
 800558c:	4b09      	ldr	r3, [pc, #36]	; (80055b4 <UART4_IRQHandler+0x5c>)
 800558e:	2201      	movs	r2, #1
 8005590:	601a      	str	r2, [r3, #0]
  		wait_for_message_response = 0;
  		message_pending_handling = 1;
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 8005592:	e009      	b.n	80055a8 <UART4_IRQHandler+0x50>
  	} else if (wait_for_message_response == 1) {
 8005594:	4b08      	ldr	r3, [pc, #32]	; (80055b8 <UART4_IRQHandler+0x60>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d105      	bne.n	80055a8 <UART4_IRQHandler+0x50>
  		wait_for_message_response = 0;
 800559c:	4b06      	ldr	r3, [pc, #24]	; (80055b8 <UART4_IRQHandler+0x60>)
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]
  		message_pending_handling = 1;
 80055a2:	4b06      	ldr	r3, [pc, #24]	; (80055bc <UART4_IRQHandler+0x64>)
 80055a4:	2201      	movs	r2, #1
 80055a6:	601a      	str	r2, [r3, #0]
}
 80055a8:	bf00      	nop
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	200001a8 	.word	0x200001a8
 80055b0:	20000ae8 	.word	0x20000ae8
 80055b4:	20000af0 	.word	0x20000af0
 80055b8:	20000310 	.word	0x20000310
 80055bc:	20000314 	.word	0x20000314

080055c0 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80055c4:	4802      	ldr	r0, [pc, #8]	; (80055d0 <DMA2_Channel5_IRQHandler+0x10>)
 80055c6:	f7fb fb16 	bl	8000bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80055ca:	bf00      	nop
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	2000009c 	.word	0x2000009c

080055d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80055dc:	4b11      	ldr	r3, [pc, #68]	; (8005624 <_sbrk+0x50>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d102      	bne.n	80055ea <_sbrk+0x16>
		heap_end = &end;
 80055e4:	4b0f      	ldr	r3, [pc, #60]	; (8005624 <_sbrk+0x50>)
 80055e6:	4a10      	ldr	r2, [pc, #64]	; (8005628 <_sbrk+0x54>)
 80055e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80055ea:	4b0e      	ldr	r3, [pc, #56]	; (8005624 <_sbrk+0x50>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <_sbrk+0x50>)
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4413      	add	r3, r2
 80055f8:	466a      	mov	r2, sp
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d907      	bls.n	800560e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80055fe:	f000 fd31 	bl	8006064 <__errno>
 8005602:	4602      	mov	r2, r0
 8005604:	230c      	movs	r3, #12
 8005606:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005608:	f04f 33ff 	mov.w	r3, #4294967295
 800560c:	e006      	b.n	800561c <_sbrk+0x48>
	}

	heap_end += incr;
 800560e:	4b05      	ldr	r3, [pc, #20]	; (8005624 <_sbrk+0x50>)
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4413      	add	r3, r2
 8005616:	4a03      	ldr	r2, [pc, #12]	; (8005624 <_sbrk+0x50>)
 8005618:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800561a:	68fb      	ldr	r3, [r7, #12]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	2000008c 	.word	0x2000008c
 8005628:	20000b00 	.word	0x20000b00

0800562c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005630:	4b17      	ldr	r3, [pc, #92]	; (8005690 <SystemInit+0x64>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005636:	4a16      	ldr	r2, [pc, #88]	; (8005690 <SystemInit+0x64>)
 8005638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800563c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005640:	4b14      	ldr	r3, [pc, #80]	; (8005694 <SystemInit+0x68>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a13      	ldr	r2, [pc, #76]	; (8005694 <SystemInit+0x68>)
 8005646:	f043 0301 	orr.w	r3, r3, #1
 800564a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800564c:	4b11      	ldr	r3, [pc, #68]	; (8005694 <SystemInit+0x68>)
 800564e:	2200      	movs	r2, #0
 8005650:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005652:	4b10      	ldr	r3, [pc, #64]	; (8005694 <SystemInit+0x68>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a0f      	ldr	r2, [pc, #60]	; (8005694 <SystemInit+0x68>)
 8005658:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800565c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005660:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005662:	4b0c      	ldr	r3, [pc, #48]	; (8005694 <SystemInit+0x68>)
 8005664:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005668:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800566a:	4b0a      	ldr	r3, [pc, #40]	; (8005694 <SystemInit+0x68>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a09      	ldr	r2, [pc, #36]	; (8005694 <SystemInit+0x68>)
 8005670:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005674:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005676:	4b07      	ldr	r3, [pc, #28]	; (8005694 <SystemInit+0x68>)
 8005678:	2200      	movs	r2, #0
 800567a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800567c:	4b04      	ldr	r3, [pc, #16]	; (8005690 <SystemInit+0x64>)
 800567e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005682:	609a      	str	r2, [r3, #8]
#endif
}
 8005684:	bf00      	nop
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	e000ed00 	.word	0xe000ed00
 8005694:	40021000 	.word	0x40021000

08005698 <count_digits>:
#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
	int digits = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 80056a4:	e00a      	b.n	80056bc <count_digits+0x24>
		n /= 10;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a09      	ldr	r2, [pc, #36]	; (80056d0 <count_digits+0x38>)
 80056aa:	fb82 1203 	smull	r1, r2, r2, r3
 80056ae:	1092      	asrs	r2, r2, #2
 80056b0:	17db      	asrs	r3, r3, #31
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	607b      	str	r3, [r7, #4]
		++digits;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	3301      	adds	r3, #1
 80056ba:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1f1      	bne.n	80056a6 <count_digits+0xe>
	}
	return digits;
 80056c2:	68fb      	ldr	r3, [r7, #12]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3714      	adds	r7, #20
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	66666667 	.word	0x66666667

080056d4 <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 80056d4:	b480      	push	{r7}
 80056d6:	b087      	sub	sp, #28
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 80056e0:	2300      	movs	r3, #0
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	e00a      	b.n	80056fc <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	441a      	add	r2, r3
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	68b9      	ldr	r1, [r7, #8]
 80056f0:	440b      	add	r3, r1
 80056f2:	7812      	ldrb	r2, [r2, #0]
 80056f4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	3301      	adds	r3, #1
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	429a      	cmp	r2, r3
 8005702:	dbf0      	blt.n	80056e6 <str_to_uint+0x12>
	}
}
 8005704:	bf00      	nop
 8005706:	371c      	adds	r7, #28
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <esp8266_init>:
// set up the module and connect to internet
// currently uses blocking/polling so is dumb but is during setup so not the end of the world
// pass huart for esp, connection=0 for heroku, 1 for ptsv2
// TODO: set up to take in wifi name and password as params
// TODO: add set up verification checks
void esp8266_init(UART_HandleTypeDef* huart, int wifi, int fast) {
 8005710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005712:	b0d5      	sub	sp, #340	; 0x154
 8005714:	af00      	add	r7, sp, #0
 8005716:	f107 030c 	add.w	r3, r7, #12
 800571a:	6018      	str	r0, [r3, #0]
 800571c:	f107 0308 	add.w	r3, r7, #8
 8005720:	6019      	str	r1, [r3, #0]
 8005722:	1d3b      	adds	r3, r7, #4
 8005724:	601a      	str	r2, [r3, #0]
	esp_huart = huart;
 8005726:	4ac9      	ldr	r2, [pc, #804]	; (8005a4c <esp8266_init+0x33c>)
 8005728:	f107 030c 	add.w	r3, r7, #12
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 8005730:	4bc7      	ldr	r3, [pc, #796]	; (8005a50 <esp8266_init+0x340>)
 8005732:	2200      	movs	r2, #0
 8005734:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 8005736:	4bc7      	ldr	r3, [pc, #796]	; (8005a54 <esp8266_init+0x344>)
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 800573c:	4bc6      	ldr	r3, [pc, #792]	; (8005a58 <esp8266_init+0x348>)
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8005742:	4bc6      	ldr	r3, [pc, #792]	; (8005a5c <esp8266_init+0x34c>)
 8005744:	2201      	movs	r2, #1
 8005746:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 8005748:	4bc5      	ldr	r3, [pc, #788]	; (8005a60 <esp8266_init+0x350>)
 800574a:	2200      	movs	r2, #0
 800574c:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 800574e:	4bc5      	ldr	r3, [pc, #788]	; (8005a64 <esp8266_init+0x354>)
 8005750:	2200      	movs	r2, #0
 8005752:	601a      	str	r2, [r3, #0]

	// reset
	if (fast != 1) {
 8005754:	1d3b      	adds	r3, r7, #4
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d06b      	beq.n	8005834 <esp8266_init+0x124>
		printf("reset...\r\n");
 800575c:	48c2      	ldr	r0, [pc, #776]	; (8005a68 <esp8266_init+0x358>)
 800575e:	f000 fdeb 	bl	8006338 <puts>
		uint8_t reset[] = "AT+RST\r\n";
 8005762:	4ac2      	ldr	r2, [pc, #776]	; (8005a6c <esp8266_init+0x35c>)
 8005764:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005768:	ca07      	ldmia	r2, {r0, r1, r2}
 800576a:	c303      	stmia	r3!, {r0, r1}
 800576c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 800576e:	4bb7      	ldr	r3, [pc, #732]	; (8005a4c <esp8266_init+0x33c>)
 8005770:	6818      	ldr	r0, [r3, #0]
 8005772:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 8005776:	2364      	movs	r3, #100	; 0x64
 8005778:	2209      	movs	r2, #9
 800577a:	f7fd f9c9 	bl	8002b10 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800577e:	4bb3      	ldr	r3, [pc, #716]	; (8005a4c <esp8266_init+0x33c>)
 8005780:	6818      	ldr	r0, [r3, #0]
 8005782:	f241 3388 	movw	r3, #5000	; 0x1388
 8005786:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800578a:	49b9      	ldr	r1, [pc, #740]	; (8005a70 <esp8266_init+0x360>)
 800578c:	f7fd fa53 	bl	8002c36 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8005790:	49b7      	ldr	r1, [pc, #732]	; (8005a70 <esp8266_init+0x360>)
 8005792:	48b8      	ldr	r0, [pc, #736]	; (8005a74 <esp8266_init+0x364>)
 8005794:	f000 fd5c 	bl	8006250 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8005798:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800579c:	2100      	movs	r1, #0
 800579e:	48b4      	ldr	r0, [pc, #720]	; (8005a70 <esp8266_init+0x360>)
 80057a0:	f000 fca5 	bl	80060ee <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 80057a4:	48b4      	ldr	r0, [pc, #720]	; (8005a78 <esp8266_init+0x368>)
 80057a6:	f000 fdc7 	bl	8006338 <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 80057aa:	4bb4      	ldr	r3, [pc, #720]	; (8005a7c <esp8266_init+0x36c>)
 80057ac:	f107 04e8 	add.w	r4, r7, #232	; 0xe8
 80057b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057b2:	c407      	stmia	r4!, {r0, r1, r2}
 80057b4:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 80057b6:	4ba5      	ldr	r3, [pc, #660]	; (8005a4c <esp8266_init+0x33c>)
 80057b8:	6818      	ldr	r0, [r3, #0]
 80057ba:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 80057be:	2364      	movs	r3, #100	; 0x64
 80057c0:	220e      	movs	r2, #14
 80057c2:	f7fd f9a5 	bl	8002b10 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 80057c6:	4ba1      	ldr	r3, [pc, #644]	; (8005a4c <esp8266_init+0x33c>)
 80057c8:	6818      	ldr	r0, [r3, #0]
 80057ca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80057ce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80057d2:	49a7      	ldr	r1, [pc, #668]	; (8005a70 <esp8266_init+0x360>)
 80057d4:	f7fd fa2f 	bl	8002c36 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 80057d8:	49a5      	ldr	r1, [pc, #660]	; (8005a70 <esp8266_init+0x360>)
 80057da:	48a6      	ldr	r0, [pc, #664]	; (8005a74 <esp8266_init+0x364>)
 80057dc:	f000 fd38 	bl	8006250 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 80057e0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80057e4:	2100      	movs	r1, #0
 80057e6:	48a2      	ldr	r0, [pc, #648]	; (8005a70 <esp8266_init+0x360>)
 80057e8:	f000 fc81 	bl	80060ee <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 80057ec:	48a4      	ldr	r0, [pc, #656]	; (8005a80 <esp8266_init+0x370>)
 80057ee:	f000 fda3 	bl	8006338 <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 80057f2:	4ba4      	ldr	r3, [pc, #656]	; (8005a84 <esp8266_init+0x374>)
 80057f4:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 80057f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057fa:	c407      	stmia	r4!, {r0, r1, r2}
 80057fc:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 80057fe:	4b93      	ldr	r3, [pc, #588]	; (8005a4c <esp8266_init+0x33c>)
 8005800:	6818      	ldr	r0, [r3, #0]
 8005802:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 8005806:	2364      	movs	r3, #100	; 0x64
 8005808:	220e      	movs	r2, #14
 800580a:	f7fd f981 	bl	8002b10 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 800580e:	4b8f      	ldr	r3, [pc, #572]	; (8005a4c <esp8266_init+0x33c>)
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8005816:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800581a:	4995      	ldr	r1, [pc, #596]	; (8005a70 <esp8266_init+0x360>)
 800581c:	f7fd fa0b 	bl	8002c36 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8005820:	4993      	ldr	r1, [pc, #588]	; (8005a70 <esp8266_init+0x360>)
 8005822:	4894      	ldr	r0, [pc, #592]	; (8005a74 <esp8266_init+0x364>)
 8005824:	f000 fd14 	bl	8006250 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8005828:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800582c:	2100      	movs	r1, #0
 800582e:	4890      	ldr	r0, [pc, #576]	; (8005a70 <esp8266_init+0x360>)
 8005830:	f000 fc5d 	bl	80060ee <memset>
	}

	// connect to given wifi
	if (wifi != 0) {
 8005834:	f107 0308 	add.w	r3, r7, #8
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	f000 814d 	beq.w	8005ada <esp8266_init+0x3ca>
	  printf("connect to wifi...\r\n");
 8005840:	4891      	ldr	r0, [pc, #580]	; (8005a88 <esp8266_init+0x378>)
 8005842:	f000 fd79 	bl	8006338 <puts>
	  if (wifi == 2) {
 8005846:	f107 0308 	add.w	r3, r7, #8
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2b02      	cmp	r3, #2
 800584e:	d128      	bne.n	80058a2 <esp8266_init+0x192>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 8005850:	4b8e      	ldr	r3, [pc, #568]	; (8005a8c <esp8266_init+0x37c>)
 8005852:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8005856:	461d      	mov	r5, r3
 8005858:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800585a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800585c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800585e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005860:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005864:	6020      	str	r0, [r4, #0]
 8005866:	3404      	adds	r4, #4
 8005868:	7021      	strb	r1, [r4, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 800586a:	4b78      	ldr	r3, [pc, #480]	; (8005a4c <esp8266_init+0x33c>)
 800586c:	6818      	ldr	r0, [r3, #0]
 800586e:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8005872:	2364      	movs	r3, #100	; 0x64
 8005874:	2225      	movs	r2, #37	; 0x25
 8005876:	f7fd f94b 	bl	8002b10 <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 800587a:	4b74      	ldr	r3, [pc, #464]	; (8005a4c <esp8266_init+0x33c>)
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	f242 7310 	movw	r3, #10000	; 0x2710
 8005882:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005886:	497a      	ldr	r1, [pc, #488]	; (8005a70 <esp8266_init+0x360>)
 8005888:	f7fd f9d5 	bl	8002c36 <HAL_UART_Receive>
		  printf("%s\r\n", esp_recv_buf);
 800588c:	4978      	ldr	r1, [pc, #480]	; (8005a70 <esp8266_init+0x360>)
 800588e:	4879      	ldr	r0, [pc, #484]	; (8005a74 <esp8266_init+0x364>)
 8005890:	f000 fcde 	bl	8006250 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 8005894:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005898:	2100      	movs	r1, #0
 800589a:	4875      	ldr	r0, [pc, #468]	; (8005a70 <esp8266_init+0x360>)
 800589c:	f000 fc27 	bl	80060ee <memset>
 80058a0:	e11b      	b.n	8005ada <esp8266_init+0x3ca>
	  } else {
		  uint8_t wifi_name[100];
		  memset(wifi_name, 0, 100);
 80058a2:	f107 0310 	add.w	r3, r7, #16
 80058a6:	2264      	movs	r2, #100	; 0x64
 80058a8:	2100      	movs	r1, #0
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 fc1f 	bl	80060ee <memset>
		  printf("Please scan QR code for WiFi name:\r\n");
 80058b0:	4877      	ldr	r0, [pc, #476]	; (8005a90 <esp8266_init+0x380>)
 80058b2:	f000 fd41 	bl	8006338 <puts>
		  while (wifi_name[0] == 0) {
 80058b6:	e008      	b.n	80058ca <esp8266_init+0x1ba>
			  HAL_UART_Receive(qr_huart, wifi_name, 100, 1000);
 80058b8:	4b76      	ldr	r3, [pc, #472]	; (8005a94 <esp8266_init+0x384>)
 80058ba:	6818      	ldr	r0, [r3, #0]
 80058bc:	f107 0110 	add.w	r1, r7, #16
 80058c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058c4:	2264      	movs	r2, #100	; 0x64
 80058c6:	f7fd f9b6 	bl	8002c36 <HAL_UART_Receive>
		  while (wifi_name[0] == 0) {
 80058ca:	f107 0310 	add.w	r3, r7, #16
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d0f1      	beq.n	80058b8 <esp8266_init+0x1a8>
		  }
		  printf("%s\r\n", wifi_name);
 80058d4:	f107 0310 	add.w	r3, r7, #16
 80058d8:	4619      	mov	r1, r3
 80058da:	4866      	ldr	r0, [pc, #408]	; (8005a74 <esp8266_init+0x364>)
 80058dc:	f000 fcb8 	bl	8006250 <iprintf>
		  wifi_name[strlen(wifi_name)-1] = 0; // remove ending newline
 80058e0:	f107 0310 	add.w	r3, r7, #16
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fa fc73 	bl	80001d0 <strlen>
 80058ea:	4603      	mov	r3, r0
 80058ec:	3b01      	subs	r3, #1
 80058ee:	f107 0210 	add.w	r2, r7, #16
 80058f2:	2100      	movs	r1, #0
 80058f4:	54d1      	strb	r1, [r2, r3]

		  uint8_t wifi_pass[100];
		  memset(wifi_pass, 0, 100);
 80058f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80058fa:	2264      	movs	r2, #100	; 0x64
 80058fc:	2100      	movs	r1, #0
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fbf5 	bl	80060ee <memset>
		  printf("Please scan QR code for WiFi password:\r\n");
 8005904:	4864      	ldr	r0, [pc, #400]	; (8005a98 <esp8266_init+0x388>)
 8005906:	f000 fd17 	bl	8006338 <puts>
		  while (wifi_pass[0] == 0) {
 800590a:	e008      	b.n	800591e <esp8266_init+0x20e>
			  HAL_UART_Receive(qr_huart, wifi_pass, 100, 1000);
 800590c:	4b61      	ldr	r3, [pc, #388]	; (8005a94 <esp8266_init+0x384>)
 800590e:	6818      	ldr	r0, [r3, #0]
 8005910:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8005914:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005918:	2264      	movs	r2, #100	; 0x64
 800591a:	f7fd f98c 	bl	8002c36 <HAL_UART_Receive>
		  while (wifi_pass[0] == 0) {
 800591e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0f2      	beq.n	800590c <esp8266_init+0x1fc>
		  }
		  printf("%s\r\n", wifi_pass);
 8005926:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800592a:	4619      	mov	r1, r3
 800592c:	4851      	ldr	r0, [pc, #324]	; (8005a74 <esp8266_init+0x364>)
 800592e:	f000 fc8f 	bl	8006250 <iprintf>
		  wifi_pass[strlen(wifi_pass)-1] = 0; // remove ending newline
 8005932:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005936:	4618      	mov	r0, r3
 8005938:	f7fa fc4a 	bl	80001d0 <strlen>
 800593c:	4603      	mov	r3, r0
 800593e:	3b01      	subs	r3, #1
 8005940:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8005944:	4413      	add	r3, r2
 8005946:	2200      	movs	r2, #0
 8005948:	f803 2cdc 	strb.w	r2, [r3, #-220]

		  int c_size = strlen(wifi_name) + strlen(wifi_pass) + 16;
 800594c:	f107 0310 	add.w	r3, r7, #16
 8005950:	4618      	mov	r0, r3
 8005952:	f7fa fc3d 	bl	80001d0 <strlen>
 8005956:	4604      	mov	r4, r0
 8005958:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800595c:	4618      	mov	r0, r3
 800595e:	f7fa fc37 	bl	80001d0 <strlen>
 8005962:	4603      	mov	r3, r0
 8005964:	4423      	add	r3, r4
 8005966:	3310      	adds	r3, #16
 8005968:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
		  uint8_t connect[c_size];
 800596c:	f8d7 514c 	ldr.w	r5, [r7, #332]	; 0x14c
 8005970:	466b      	mov	r3, sp
 8005972:	461e      	mov	r6, r3
 8005974:	1e6b      	subs	r3, r5, #1
 8005976:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800597a:	462b      	mov	r3, r5
 800597c:	4619      	mov	r1, r3
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	f04f 0400 	mov.w	r4, #0
 800598a:	00d4      	lsls	r4, r2, #3
 800598c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005990:	00cb      	lsls	r3, r1, #3
 8005992:	462b      	mov	r3, r5
 8005994:	4619      	mov	r1, r3
 8005996:	f04f 0200 	mov.w	r2, #0
 800599a:	f04f 0300 	mov.w	r3, #0
 800599e:	f04f 0400 	mov.w	r4, #0
 80059a2:	00d4      	lsls	r4, r2, #3
 80059a4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80059a8:	00cb      	lsls	r3, r1, #3
 80059aa:	462b      	mov	r3, r5
 80059ac:	3307      	adds	r3, #7
 80059ae:	08db      	lsrs	r3, r3, #3
 80059b0:	00db      	lsls	r3, r3, #3
 80059b2:	ebad 0d03 	sub.w	sp, sp, r3
 80059b6:	466b      	mov	r3, sp
 80059b8:	3300      	adds	r3, #0
 80059ba:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
		  char connect_str[c_size];
 80059be:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 80059c2:	1e43      	subs	r3, r0, #1
 80059c4:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80059c8:	4603      	mov	r3, r0
 80059ca:	4619      	mov	r1, r3
 80059cc:	f04f 0200 	mov.w	r2, #0
 80059d0:	f04f 0300 	mov.w	r3, #0
 80059d4:	f04f 0400 	mov.w	r4, #0
 80059d8:	00d4      	lsls	r4, r2, #3
 80059da:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80059de:	00cb      	lsls	r3, r1, #3
 80059e0:	4603      	mov	r3, r0
 80059e2:	4619      	mov	r1, r3
 80059e4:	f04f 0200 	mov.w	r2, #0
 80059e8:	f04f 0300 	mov.w	r3, #0
 80059ec:	f04f 0400 	mov.w	r4, #0
 80059f0:	00d4      	lsls	r4, r2, #3
 80059f2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80059f6:	00cb      	lsls	r3, r1, #3
 80059f8:	4603      	mov	r3, r0
 80059fa:	3307      	adds	r3, #7
 80059fc:	08db      	lsrs	r3, r3, #3
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	ebad 0d03 	sub.w	sp, sp, r3
 8005a04:	466b      	mov	r3, sp
 8005a06:	3300      	adds	r3, #0
 8005a08:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		  sprintf(connect_str, "AT+CWJAP=\"%s\",\"%s\"\r\n", wifi_name, wifi_pass);
 8005a0c:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 8005a10:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005a14:	f107 0210 	add.w	r2, r7, #16
 8005a18:	4920      	ldr	r1, [pc, #128]	; (8005a9c <esp8266_init+0x38c>)
 8005a1a:	f000 fd53 	bl	80064c4 <siprintf>
		  printf("Connection command: %s\r\n", connect_str);
 8005a1e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8005a22:	4619      	mov	r1, r3
 8005a24:	481e      	ldr	r0, [pc, #120]	; (8005aa0 <esp8266_init+0x390>)
 8005a26:	f000 fc13 	bl	8006250 <iprintf>
		  str_to_uint(connect_str, connect, 216);
 8005a2a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8005a2e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8005a32:	22d8      	movs	r2, #216	; 0xd8
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff fe4d 	bl	80056d4 <str_to_uint>
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 8005a3a:	4b04      	ldr	r3, [pc, #16]	; (8005a4c <esp8266_init+0x33c>)
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8005a42:	b2aa      	uxth	r2, r5
 8005a44:	2364      	movs	r3, #100	; 0x64
 8005a46:	f7fd f863 	bl	8002b10 <HAL_UART_Transmit>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 8005a4a:	e034      	b.n	8005ab6 <esp8266_init+0x3a6>
 8005a4c:	20000aec 	.word	0x20000aec
 8005a50:	20000ae8 	.word	0x20000ae8
 8005a54:	20000310 	.word	0x20000310
 8005a58:	20000af0 	.word	0x20000af0
 8005a5c:	20000af4 	.word	0x20000af4
 8005a60:	20000314 	.word	0x20000314
 8005a64:	20000164 	.word	0x20000164
 8005a68:	080075ac 	.word	0x080075ac
 8005a6c:	080076bc 	.word	0x080076bc
 8005a70:	20000318 	.word	0x20000318
 8005a74:	080075b8 	.word	0x080075b8
 8005a78:	080075c0 	.word	0x080075c0
 8005a7c:	080076c8 	.word	0x080076c8
 8005a80:	080075d0 	.word	0x080075d0
 8005a84:	080076d8 	.word	0x080076d8
 8005a88:	080075e4 	.word	0x080075e4
 8005a8c:	080076e8 	.word	0x080076e8
 8005a90:	080075f8 	.word	0x080075f8
 8005a94:	200002b0 	.word	0x200002b0
 8005a98:	0800761c 	.word	0x0800761c
 8005a9c:	08007644 	.word	0x08007644
 8005aa0:	0800765c 	.word	0x0800765c
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8005aa4:	4b31      	ldr	r3, [pc, #196]	; (8005b6c <esp8266_init+0x45c>)
 8005aa6:	6818      	ldr	r0, [r3, #0]
 8005aa8:	f241 3388 	movw	r3, #5000	; 0x1388
 8005aac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005ab0:	492f      	ldr	r1, [pc, #188]	; (8005b70 <esp8266_init+0x460>)
 8005ab2:	f7fd f8c0 	bl	8002c36 <HAL_UART_Receive>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 8005ab6:	492f      	ldr	r1, [pc, #188]	; (8005b74 <esp8266_init+0x464>)
 8005ab8:	482d      	ldr	r0, [pc, #180]	; (8005b70 <esp8266_init+0x460>)
 8005aba:	f000 fd30 	bl	800651e <strstr>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0ef      	beq.n	8005aa4 <esp8266_init+0x394>
		  }
		  printf("%s\r\n", esp_recv_buf);
 8005ac4:	492a      	ldr	r1, [pc, #168]	; (8005b70 <esp8266_init+0x460>)
 8005ac6:	482c      	ldr	r0, [pc, #176]	; (8005b78 <esp8266_init+0x468>)
 8005ac8:	f000 fbc2 	bl	8006250 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 8005acc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	4827      	ldr	r0, [pc, #156]	; (8005b70 <esp8266_init+0x460>)
 8005ad4:	f000 fb0b 	bl	80060ee <memset>
 8005ad8:	46b5      	mov	sp, r6
	  }
	}

	// start tcp connection to server
	printf("connect to VQ web server...\r\n");
 8005ada:	4828      	ldr	r0, [pc, #160]	; (8005b7c <esp8266_init+0x46c>)
 8005adc:	f000 fc2c 	bl	8006338 <puts>
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 8005ae0:	4b27      	ldr	r3, [pc, #156]	; (8005b80 <esp8266_init+0x470>)
 8005ae2:	f507 7482 	add.w	r4, r7, #260	; 0x104
 8005ae6:	461d      	mov	r5, r3
 8005ae8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005aea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005af0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005af2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005af4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005af8:	6020      	str	r0, [r4, #0]
 8005afa:	3404      	adds	r4, #4
 8005afc:	8021      	strh	r1, [r4, #0]
 8005afe:	3402      	adds	r4, #2
 8005b00:	0c0b      	lsrs	r3, r1, #16
 8005b02:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 8005b04:	4b19      	ldr	r3, [pc, #100]	; (8005b6c <esp8266_init+0x45c>)
 8005b06:	6818      	ldr	r0, [r3, #0]
 8005b08:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8005b0c:	2364      	movs	r3, #100	; 0x64
 8005b0e:	2237      	movs	r2, #55	; 0x37
 8005b10:	f7fc fffe 	bl	8002b10 <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8005b14:	4b15      	ldr	r3, [pc, #84]	; (8005b6c <esp8266_init+0x45c>)
 8005b16:	6818      	ldr	r0, [r3, #0]
 8005b18:	f241 3388 	movw	r3, #5000	; 0x1388
 8005b1c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005b20:	4913      	ldr	r1, [pc, #76]	; (8005b70 <esp8266_init+0x460>)
 8005b22:	f7fd f888 	bl	8002c36 <HAL_UART_Receive>
	tcp_connected = 1;
 8005b26:	4b17      	ldr	r3, [pc, #92]	; (8005b84 <esp8266_init+0x474>)
 8005b28:	2201      	movs	r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]
	tcp_wait = 0;
 8005b2c:	4b16      	ldr	r3, [pc, #88]	; (8005b88 <esp8266_init+0x478>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	601a      	str	r2, [r3, #0]
	printf("%s\r\n", esp_recv_buf);
 8005b32:	490f      	ldr	r1, [pc, #60]	; (8005b70 <esp8266_init+0x460>)
 8005b34:	4810      	ldr	r0, [pc, #64]	; (8005b78 <esp8266_init+0x468>)
 8005b36:	f000 fb8b 	bl	8006250 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 8005b3a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005b3e:	2100      	movs	r1, #0
 8005b40:	480b      	ldr	r0, [pc, #44]	; (8005b70 <esp8266_init+0x460>)
 8005b42:	f000 fad4 	bl	80060ee <memset>
	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 8005b46:	4b09      	ldr	r3, [pc, #36]	; (8005b6c <esp8266_init+0x45c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	4b07      	ldr	r3, [pc, #28]	; (8005b6c <esp8266_init+0x45c>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f042 0210 	orr.w	r2, r2, #16
 8005b58:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 8005b5a:	480c      	ldr	r0, [pc, #48]	; (8005b8c <esp8266_init+0x47c>)
 8005b5c:	f000 fbec 	bl	8006338 <puts>
}
 8005b60:	bf00      	nop
 8005b62:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20000aec 	.word	0x20000aec
 8005b70:	20000318 	.word	0x20000318
 8005b74:	08007678 	.word	0x08007678
 8005b78:	080075b8 	.word	0x080075b8
 8005b7c:	08007684 	.word	0x08007684
 8005b80:	08007710 	.word	0x08007710
 8005b84:	20000228 	.word	0x20000228
 8005b88:	20000168 	.word	0x20000168
 8005b8c:	080076a4 	.word	0x080076a4

08005b90 <new_message>:
    printf("%s\r\n", esp_recv_buf);
    memset(esp_recv_buf, 0, 2000);
    printf("GET sent\r\n");
}

void new_message(int type, uint8_t* url, int url_len) {
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 8005b9c:	4823      	ldr	r0, [pc, #140]	; (8005c2c <new_message+0x9c>)
 8005b9e:	f000 fbcb 	bl	8006338 <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 8005ba2:	2010      	movs	r0, #16
 8005ba4:	f000 fa88 	bl	80060b8 <malloc>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	613b      	str	r3, [r7, #16]
	m->type = type;
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fa7e 	bl	80060b8 <malloc>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 fa83 	bl	80060d8 <memcpy>
	m->url[url_len] = '\0';
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4413      	add	r3, r2
 8005bda:	2200      	movs	r2, #0
 8005bdc:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	2200      	movs	r2, #0
 8005be8:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 8005bea:	4b11      	ldr	r3, [pc, #68]	; (8005c30 <new_message+0xa0>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 8005bf2:	4810      	ldr	r0, [pc, #64]	; (8005c34 <new_message+0xa4>)
 8005bf4:	f000 fba0 	bl	8006338 <puts>
		message_queue_head = m;
 8005bf8:	4a0d      	ldr	r2, [pc, #52]	; (8005c30 <new_message+0xa0>)
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	e00d      	b.n	8005c1c <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 8005c00:	4b0b      	ldr	r3, [pc, #44]	; (8005c30 <new_message+0xa0>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8005c06:	e002      	b.n	8005c0e <new_message+0x7e>
			tmp = tmp->next;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1f8      	bne.n	8005c08 <new_message+0x78>
		}
		tmp->next = m;
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 8005c1c:	4806      	ldr	r0, [pc, #24]	; (8005c38 <new_message+0xa8>)
 8005c1e:	f000 fb8b 	bl	8006338 <puts>
}
 8005c22:	bf00      	nop
 8005c24:	3718      	adds	r7, #24
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	080077d0 	.word	0x080077d0
 8005c30:	20000164 	.word	0x20000164
 8005c34:	080077e8 	.word	0x080077e8
 8005c38:	080077fc 	.word	0x080077fc

08005c3c <get_ok_to_send>:

void get_ok_to_send() {
 8005c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	466b      	mov	r3, sp
 8005c44:	461e      	mov	r6, r3
	ready_for_next_message = 0;
 8005c46:	4b45      	ldr	r3, [pc, #276]	; (8005d5c <get_ok_to_send+0x120>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 8005c4c:	4b44      	ldr	r3, [pc, #272]	; (8005d60 <get_ok_to_send+0x124>)
 8005c4e:	2201      	movs	r2, #1
 8005c50:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8005c52:	4b44      	ldr	r3, [pc, #272]	; (8005d64 <get_ok_to_send+0x128>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	334e      	adds	r3, #78	; 0x4e
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7ff fd1a 	bl	8005698 <count_digits>
 8005c64:	6138      	str	r0, [r7, #16]
	//printf("DIGITS=%d\r\n", digits);

	uint8_t send_cmd[digits + SEND_CMD_LEN];
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f103 050d 	add.w	r5, r3, #13
 8005c6c:	1e6b      	subs	r3, r5, #1
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	462b      	mov	r3, r5
 8005c72:	4619      	mov	r1, r3
 8005c74:	f04f 0200 	mov.w	r2, #0
 8005c78:	f04f 0300 	mov.w	r3, #0
 8005c7c:	f04f 0400 	mov.w	r4, #0
 8005c80:	00d4      	lsls	r4, r2, #3
 8005c82:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005c86:	00cb      	lsls	r3, r1, #3
 8005c88:	462b      	mov	r3, r5
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	f04f 0200 	mov.w	r2, #0
 8005c90:	f04f 0300 	mov.w	r3, #0
 8005c94:	f04f 0400 	mov.w	r4, #0
 8005c98:	00d4      	lsls	r4, r2, #3
 8005c9a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005c9e:	00cb      	lsls	r3, r1, #3
 8005ca0:	462b      	mov	r3, r5
 8005ca2:	3307      	adds	r3, #7
 8005ca4:	08db      	lsrs	r3, r3, #3
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	ebad 0d03 	sub.w	sp, sp, r3
 8005cac:	466b      	mov	r3, sp
 8005cae:	3300      	adds	r3, #0
 8005cb0:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	f103 000d 	add.w	r0, r3, #13
 8005cb8:	1e43      	subs	r3, r0, #1
 8005cba:	607b      	str	r3, [r7, #4]
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	f04f 0200 	mov.w	r2, #0
 8005cc4:	f04f 0300 	mov.w	r3, #0
 8005cc8:	f04f 0400 	mov.w	r4, #0
 8005ccc:	00d4      	lsls	r4, r2, #3
 8005cce:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005cd2:	00cb      	lsls	r3, r1, #3
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	f04f 0200 	mov.w	r2, #0
 8005cdc:	f04f 0300 	mov.w	r3, #0
 8005ce0:	f04f 0400 	mov.w	r4, #0
 8005ce4:	00d4      	lsls	r4, r2, #3
 8005ce6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005cea:	00cb      	lsls	r3, r1, #3
 8005cec:	4603      	mov	r3, r0
 8005cee:	3307      	adds	r3, #7
 8005cf0:	08db      	lsrs	r3, r3, #3
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	ebad 0d03 	sub.w	sp, sp, r3
 8005cf8:	466b      	mov	r3, sp
 8005cfa:	3300      	adds	r3, #0
 8005cfc:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 8005cfe:	6838      	ldr	r0, [r7, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	334e      	adds	r3, #78	; 0x4e
 8005d06:	461a      	mov	r2, r3
 8005d08:	4917      	ldr	r1, [pc, #92]	; (8005d68 <get_ok_to_send+0x12c>)
 8005d0a:	f000 fbdb 	bl	80064c4 <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 8005d0e:	6838      	ldr	r0, [r7, #0]
 8005d10:	68b9      	ldr	r1, [r7, #8]
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	330d      	adds	r3, #13
 8005d16:	461a      	mov	r2, r3
 8005d18:	f7ff fcdc 	bl	80056d4 <str_to_uint>

	printf("asking to send...\r\n");
 8005d1c:	4813      	ldr	r0, [pc, #76]	; (8005d6c <get_ok_to_send+0x130>)
 8005d1e:	f000 fb0b 	bl	8006338 <puts>
	BSP_LCD_GLASS_DisplayString("ASK ");
 8005d22:	4813      	ldr	r0, [pc, #76]	; (8005d70 <get_ok_to_send+0x134>)
 8005d24:	f7fe fd12 	bl	800474c <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 8005d28:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d2c:	2100      	movs	r1, #0
 8005d2e:	4811      	ldr	r0, [pc, #68]	; (8005d74 <get_ok_to_send+0x138>)
 8005d30:	f000 f9dd 	bl	80060ee <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 8005d34:	4b10      	ldr	r3, [pc, #64]	; (8005d78 <get_ok_to_send+0x13c>)
 8005d36:	6818      	ldr	r0, [r3, #0]
 8005d38:	68b9      	ldr	r1, [r7, #8]
 8005d3a:	b2aa      	uxth	r2, r5
 8005d3c:	2364      	movs	r3, #100	; 0x64
 8005d3e:	f7fc fee7 	bl	8002b10 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005d42:	4b0d      	ldr	r3, [pc, #52]	; (8005d78 <get_ok_to_send+0x13c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005d4a:	490a      	ldr	r1, [pc, #40]	; (8005d74 <get_ok_to_send+0x138>)
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fd f8e1 	bl	8002f14 <HAL_UART_Receive_DMA>
 8005d52:	46b5      	mov	sp, r6
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d5c:	20000af4 	.word	0x20000af4
 8005d60:	20000ae8 	.word	0x20000ae8
 8005d64:	20000164 	.word	0x20000164
 8005d68:	08007748 	.word	0x08007748
 8005d6c:	08007794 	.word	0x08007794
 8005d70:	080077a8 	.word	0x080077a8
 8005d74:	20000318 	.word	0x20000318
 8005d78:	20000aec 	.word	0x20000aec

08005d7c <send_message>:

void send_message() {
 8005d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	466b      	mov	r3, sp
 8005d84:	461e      	mov	r6, r3
	if (strstr(esp_recv_buf, ">") == NULL) {
 8005d86:	213e      	movs	r1, #62	; 0x3e
 8005d88:	4855      	ldr	r0, [pc, #340]	; (8005ee0 <send_message+0x164>)
 8005d8a:	f000 fbbb 	bl	8006504 <strchr>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d114      	bne.n	8005dbe <send_message+0x42>
		wait_for_send_ok = 1;
 8005d94:	4b53      	ldr	r3, [pc, #332]	; (8005ee4 <send_message+0x168>)
 8005d96:	2201      	movs	r2, #1
 8005d98:	601a      	str	r2, [r3, #0]
		good_for_send = 0;
 8005d9a:	4b53      	ldr	r3, [pc, #332]	; (8005ee8 <send_message+0x16c>)
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005da0:	4b52      	ldr	r3, [pc, #328]	; (8005eec <send_message+0x170>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005da8:	494d      	ldr	r1, [pc, #308]	; (8005ee0 <send_message+0x164>)
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fd f8b2 	bl	8002f14 <HAL_UART_Receive_DMA>
		printf("Not good to send: %s\r\n", esp_recv_buf);
 8005db0:	494b      	ldr	r1, [pc, #300]	; (8005ee0 <send_message+0x164>)
 8005db2:	484f      	ldr	r0, [pc, #316]	; (8005ef0 <send_message+0x174>)
 8005db4:	f000 fa4c 	bl	8006250 <iprintf>
		return;
 8005db8:	bf00      	nop
 8005dba:	46b5      	mov	sp, r6
 8005dbc:	e08d      	b.n	8005eda <send_message+0x15e>
	}
	printf("OK TO SEND:\r\n");
 8005dbe:	484d      	ldr	r0, [pc, #308]	; (8005ef4 <send_message+0x178>)
 8005dc0:	f000 faba 	bl	8006338 <puts>
	printf("%s\r\n", esp_recv_buf);
 8005dc4:	4946      	ldr	r1, [pc, #280]	; (8005ee0 <send_message+0x164>)
 8005dc6:	484c      	ldr	r0, [pc, #304]	; (8005ef8 <send_message+0x17c>)
 8005dc8:	f000 fa42 	bl	8006250 <iprintf>
	good_for_send = 0;
 8005dcc:	4b46      	ldr	r3, [pc, #280]	; (8005ee8 <send_message+0x16c>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 8005dd2:	4b4a      	ldr	r3, [pc, #296]	; (8005efc <send_message+0x180>)
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 8005dd8:	4b49      	ldr	r3, [pc, #292]	; (8005f00 <send_message+0x184>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	617b      	str	r3, [r7, #20]

	uint8_t data[m->url_len + GET_LEN];
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 8005de6:	1e6b      	subs	r3, r5, #1
 8005de8:	613b      	str	r3, [r7, #16]
 8005dea:	462b      	mov	r3, r5
 8005dec:	4619      	mov	r1, r3
 8005dee:	f04f 0200 	mov.w	r2, #0
 8005df2:	f04f 0300 	mov.w	r3, #0
 8005df6:	f04f 0400 	mov.w	r4, #0
 8005dfa:	00d4      	lsls	r4, r2, #3
 8005dfc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005e00:	00cb      	lsls	r3, r1, #3
 8005e02:	462b      	mov	r3, r5
 8005e04:	4619      	mov	r1, r3
 8005e06:	f04f 0200 	mov.w	r2, #0
 8005e0a:	f04f 0300 	mov.w	r3, #0
 8005e0e:	f04f 0400 	mov.w	r4, #0
 8005e12:	00d4      	lsls	r4, r2, #3
 8005e14:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005e18:	00cb      	lsls	r3, r1, #3
 8005e1a:	462b      	mov	r3, r5
 8005e1c:	3307      	adds	r3, #7
 8005e1e:	08db      	lsrs	r3, r3, #3
 8005e20:	00db      	lsls	r3, r3, #3
 8005e22:	ebad 0d03 	sub.w	sp, sp, r3
 8005e26:	466b      	mov	r3, sp
 8005e28:	3300      	adds	r3, #0
 8005e2a:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 8005e34:	1e43      	subs	r3, r0, #1
 8005e36:	60bb      	str	r3, [r7, #8]
 8005e38:	4603      	mov	r3, r0
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	f04f 0200 	mov.w	r2, #0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	f04f 0400 	mov.w	r4, #0
 8005e48:	00d4      	lsls	r4, r2, #3
 8005e4a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005e4e:	00cb      	lsls	r3, r1, #3
 8005e50:	4603      	mov	r3, r0
 8005e52:	4619      	mov	r1, r3
 8005e54:	f04f 0200 	mov.w	r2, #0
 8005e58:	f04f 0300 	mov.w	r3, #0
 8005e5c:	f04f 0400 	mov.w	r4, #0
 8005e60:	00d4      	lsls	r4, r2, #3
 8005e62:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005e66:	00cb      	lsls	r3, r1, #3
 8005e68:	4603      	mov	r3, r0
 8005e6a:	3307      	adds	r3, #7
 8005e6c:	08db      	lsrs	r3, r3, #3
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	ebad 0d03 	sub.w	sp, sp, r3
 8005e74:	466b      	mov	r3, sp
 8005e76:	3300      	adds	r3, #0
 8005e78:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	461a      	mov	r2, r3
 8005e82:	4920      	ldr	r1, [pc, #128]	; (8005f04 <send_message+0x188>)
 8005e84:	f000 fb1e 	bl	80064c4 <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	68f9      	ldr	r1, [r7, #12]
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	334e      	adds	r3, #78	; 0x4e
 8005e92:	461a      	mov	r2, r3
 8005e94:	f7ff fc1e 	bl	80056d4 <str_to_uint>

	printf("sending...\r\n");
 8005e98:	481b      	ldr	r0, [pc, #108]	; (8005f08 <send_message+0x18c>)
 8005e9a:	f000 fa4d 	bl	8006338 <puts>
	printf("To send:\r\n%s\r\n", data_str);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	481a      	ldr	r0, [pc, #104]	; (8005f0c <send_message+0x190>)
 8005ea4:	f000 f9d4 	bl	8006250 <iprintf>
	BSP_LCD_GLASS_DisplayString("SEND");
 8005ea8:	4819      	ldr	r0, [pc, #100]	; (8005f10 <send_message+0x194>)
 8005eaa:	f7fe fc4f 	bl	800474c <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 8005eae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	480a      	ldr	r0, [pc, #40]	; (8005ee0 <send_message+0x164>)
 8005eb6:	f000 f91a 	bl	80060ee <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 8005eba:	4b0c      	ldr	r3, [pc, #48]	; (8005eec <send_message+0x170>)
 8005ebc:	6818      	ldr	r0, [r3, #0]
 8005ebe:	68f9      	ldr	r1, [r7, #12]
 8005ec0:	b2aa      	uxth	r2, r5
 8005ec2:	2364      	movs	r3, #100	; 0x64
 8005ec4:	f7fc fe24 	bl	8002b10 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005ec8:	4b08      	ldr	r3, [pc, #32]	; (8005eec <send_message+0x170>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005ed0:	4903      	ldr	r1, [pc, #12]	; (8005ee0 <send_message+0x164>)
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7fd f81e 	bl	8002f14 <HAL_UART_Receive_DMA>
 8005ed8:	46b5      	mov	sp, r6
}
 8005eda:	371c      	adds	r7, #28
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ee0:	20000318 	.word	0x20000318
 8005ee4:	20000ae8 	.word	0x20000ae8
 8005ee8:	20000af0 	.word	0x20000af0
 8005eec:	20000aec 	.word	0x20000aec
 8005ef0:	08007814 	.word	0x08007814
 8005ef4:	0800782c 	.word	0x0800782c
 8005ef8:	080075b8 	.word	0x080075b8
 8005efc:	20000310 	.word	0x20000310
 8005f00:	20000164 	.word	0x20000164
 8005f04:	0800783c 	.word	0x0800783c
 8005f08:	080077b0 	.word	0x080077b0
 8005f0c:	08007890 	.word	0x08007890
 8005f10:	080077bc 	.word	0x080077bc

08005f14 <handle_message_response>:

void handle_message_response() {
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
	if (strstr(esp_recv_buf, "HTTP") == NULL) {
 8005f1a:	492e      	ldr	r1, [pc, #184]	; (8005fd4 <handle_message_response+0xc0>)
 8005f1c:	482e      	ldr	r0, [pc, #184]	; (8005fd8 <handle_message_response+0xc4>)
 8005f1e:	f000 fafe 	bl	800651e <strstr>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d112      	bne.n	8005f4e <handle_message_response+0x3a>
		wait_for_message_response = 1;
 8005f28:	4b2c      	ldr	r3, [pc, #176]	; (8005fdc <handle_message_response+0xc8>)
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	601a      	str	r2, [r3, #0]
		message_pending_handling = 0;
 8005f2e:	4b2c      	ldr	r3, [pc, #176]	; (8005fe0 <handle_message_response+0xcc>)
 8005f30:	2200      	movs	r2, #0
 8005f32:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8005f34:	4b2b      	ldr	r3, [pc, #172]	; (8005fe4 <handle_message_response+0xd0>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005f3c:	4926      	ldr	r1, [pc, #152]	; (8005fd8 <handle_message_response+0xc4>)
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fc ffe8 	bl	8002f14 <HAL_UART_Receive_DMA>
		printf("Not real response: %s\r\n", esp_recv_buf);
 8005f44:	4924      	ldr	r1, [pc, #144]	; (8005fd8 <handle_message_response+0xc4>)
 8005f46:	4828      	ldr	r0, [pc, #160]	; (8005fe8 <handle_message_response+0xd4>)
 8005f48:	f000 f982 	bl	8006250 <iprintf>
		return;
 8005f4c:	e03e      	b.n	8005fcc <handle_message_response+0xb8>
	}
	tcp_connected = 0;
 8005f4e:	4b27      	ldr	r3, [pc, #156]	; (8005fec <handle_message_response+0xd8>)
 8005f50:	2200      	movs	r2, #0
 8005f52:	601a      	str	r2, [r3, #0]
	printf("Response: %s\r\n", esp_recv_buf);
 8005f54:	4920      	ldr	r1, [pc, #128]	; (8005fd8 <handle_message_response+0xc4>)
 8005f56:	4826      	ldr	r0, [pc, #152]	; (8005ff0 <handle_message_response+0xdc>)
 8005f58:	f000 f97a 	bl	8006250 <iprintf>
	WifiMessage *m = message_queue_head;
 8005f5c:	4b25      	ldr	r3, [pc, #148]	; (8005ff4 <handle_message_response+0xe0>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	607b      	str	r3, [r7, #4]
	if (m->type == 1) { // QR scan
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d103      	bne.n	8005f72 <handle_message_response+0x5e>
		printf("WAS QR SCAN\r\n");
 8005f6a:	4823      	ldr	r0, [pc, #140]	; (8005ff8 <handle_message_response+0xe4>)
 8005f6c:	f000 f9e4 	bl	8006338 <puts>
 8005f70:	e016      	b.n	8005fa0 <handle_message_response+0x8c>
		// parse QR JSON
		// determine action - nothing or begin temp
	} else if (m->type == 2) { // things w/o data - exit, tempError, unauthEntry
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d103      	bne.n	8005f82 <handle_message_response+0x6e>
		printf("WAS NO DATA TYPE\r\n");
 8005f7a:	4820      	ldr	r0, [pc, #128]	; (8005ffc <handle_message_response+0xe8>)
 8005f7c:	f000 f9dc 	bl	8006338 <puts>
 8005f80:	e00e      	b.n	8005fa0 <handle_message_response+0x8c>
	} else if (m->type == 3) { // entry
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b03      	cmp	r3, #3
 8005f88:	d103      	bne.n	8005f92 <handle_message_response+0x7e>
		// determine if allowed
		printf("WAS ENTRY\r\n");
 8005f8a:	481d      	ldr	r0, [pc, #116]	; (8006000 <handle_message_response+0xec>)
 8005f8c:	f000 f9d4 	bl	8006338 <puts>
 8005f90:	e006      	b.n	8005fa0 <handle_message_response+0x8c>
	} else if (m->type == 4) { // status
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d102      	bne.n	8005fa0 <handle_message_response+0x8c>
		// parse status JSON
		// send to display
		printf("WAS STATUS\r\n");
 8005f9a:	481a      	ldr	r0, [pc, #104]	; (8006004 <handle_message_response+0xf0>)
 8005f9c:	f000 f9cc 	bl	8006338 <puts>
	}
	message_queue_head = message_queue_head->next;
 8005fa0:	4b14      	ldr	r3, [pc, #80]	; (8005ff4 <handle_message_response+0xe0>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	4a13      	ldr	r2, [pc, #76]	; (8005ff4 <handle_message_response+0xe0>)
 8005fa8:	6013      	str	r3, [r2, #0]
	free(m->url);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 f88a 	bl	80060c8 <free>
	free(m);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f887 	bl	80060c8 <free>
	message_pending_handling = 0;
 8005fba:	4b09      	ldr	r3, [pc, #36]	; (8005fe0 <handle_message_response+0xcc>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8005fc0:	4b11      	ldr	r3, [pc, #68]	; (8006008 <handle_message_response+0xf4>)
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 8005fc6:	4811      	ldr	r0, [pc, #68]	; (800600c <handle_message_response+0xf8>)
 8005fc8:	f000 f9b6 	bl	8006338 <puts>
}
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	080078a0 	.word	0x080078a0
 8005fd8:	20000318 	.word	0x20000318
 8005fdc:	20000310 	.word	0x20000310
 8005fe0:	20000314 	.word	0x20000314
 8005fe4:	20000aec 	.word	0x20000aec
 8005fe8:	080078a8 	.word	0x080078a8
 8005fec:	20000228 	.word	0x20000228
 8005ff0:	080078c0 	.word	0x080078c0
 8005ff4:	20000164 	.word	0x20000164
 8005ff8:	080078d0 	.word	0x080078d0
 8005ffc:	080078e0 	.word	0x080078e0
 8006000:	080078f4 	.word	0x080078f4
 8006004:	08007900 	.word	0x08007900
 8006008:	20000af4 	.word	0x20000af4
 800600c:	0800790c 	.word	0x0800790c

08006010 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006010:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006048 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006014:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006016:	e003      	b.n	8006020 <LoopCopyDataInit>

08006018 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006018:	4b0c      	ldr	r3, [pc, #48]	; (800604c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800601a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800601c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800601e:	3104      	adds	r1, #4

08006020 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006020:	480b      	ldr	r0, [pc, #44]	; (8006050 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006022:	4b0c      	ldr	r3, [pc, #48]	; (8006054 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006024:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006026:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006028:	d3f6      	bcc.n	8006018 <CopyDataInit>
	ldr	r2, =_sbss
 800602a:	4a0b      	ldr	r2, [pc, #44]	; (8006058 <LoopForever+0x12>)
	b	LoopFillZerobss
 800602c:	e002      	b.n	8006034 <LoopFillZerobss>

0800602e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800602e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006030:	f842 3b04 	str.w	r3, [r2], #4

08006034 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006034:	4b09      	ldr	r3, [pc, #36]	; (800605c <LoopForever+0x16>)
	cmp	r2, r3
 8006036:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006038:	d3f9      	bcc.n	800602e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800603a:	f7ff faf7 	bl	800562c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800603e:	f000 f817 	bl	8006070 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006042:	f7fd ffb3 	bl	8003fac <main>

08006046 <LoopForever>:

LoopForever:
    b LoopForever
 8006046:	e7fe      	b.n	8006046 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006048:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800604c:	08007a5c 	.word	0x08007a5c
	ldr	r0, =_sdata
 8006050:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006054:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8006058:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 800605c:	20000afc 	.word	0x20000afc

08006060 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006060:	e7fe      	b.n	8006060 <ADC1_2_IRQHandler>
	...

08006064 <__errno>:
 8006064:	4b01      	ldr	r3, [pc, #4]	; (800606c <__errno+0x8>)
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	2000000c 	.word	0x2000000c

08006070 <__libc_init_array>:
 8006070:	b570      	push	{r4, r5, r6, lr}
 8006072:	4e0d      	ldr	r6, [pc, #52]	; (80060a8 <__libc_init_array+0x38>)
 8006074:	4c0d      	ldr	r4, [pc, #52]	; (80060ac <__libc_init_array+0x3c>)
 8006076:	1ba4      	subs	r4, r4, r6
 8006078:	10a4      	asrs	r4, r4, #2
 800607a:	2500      	movs	r5, #0
 800607c:	42a5      	cmp	r5, r4
 800607e:	d109      	bne.n	8006094 <__libc_init_array+0x24>
 8006080:	4e0b      	ldr	r6, [pc, #44]	; (80060b0 <__libc_init_array+0x40>)
 8006082:	4c0c      	ldr	r4, [pc, #48]	; (80060b4 <__libc_init_array+0x44>)
 8006084:	f001 fa14 	bl	80074b0 <_init>
 8006088:	1ba4      	subs	r4, r4, r6
 800608a:	10a4      	asrs	r4, r4, #2
 800608c:	2500      	movs	r5, #0
 800608e:	42a5      	cmp	r5, r4
 8006090:	d105      	bne.n	800609e <__libc_init_array+0x2e>
 8006092:	bd70      	pop	{r4, r5, r6, pc}
 8006094:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006098:	4798      	blx	r3
 800609a:	3501      	adds	r5, #1
 800609c:	e7ee      	b.n	800607c <__libc_init_array+0xc>
 800609e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060a2:	4798      	blx	r3
 80060a4:	3501      	adds	r5, #1
 80060a6:	e7f2      	b.n	800608e <__libc_init_array+0x1e>
 80060a8:	08007a54 	.word	0x08007a54
 80060ac:	08007a54 	.word	0x08007a54
 80060b0:	08007a54 	.word	0x08007a54
 80060b4:	08007a58 	.word	0x08007a58

080060b8 <malloc>:
 80060b8:	4b02      	ldr	r3, [pc, #8]	; (80060c4 <malloc+0xc>)
 80060ba:	4601      	mov	r1, r0
 80060bc:	6818      	ldr	r0, [r3, #0]
 80060be:	f000 b86d 	b.w	800619c <_malloc_r>
 80060c2:	bf00      	nop
 80060c4:	2000000c 	.word	0x2000000c

080060c8 <free>:
 80060c8:	4b02      	ldr	r3, [pc, #8]	; (80060d4 <free+0xc>)
 80060ca:	4601      	mov	r1, r0
 80060cc:	6818      	ldr	r0, [r3, #0]
 80060ce:	f000 b817 	b.w	8006100 <_free_r>
 80060d2:	bf00      	nop
 80060d4:	2000000c 	.word	0x2000000c

080060d8 <memcpy>:
 80060d8:	b510      	push	{r4, lr}
 80060da:	1e43      	subs	r3, r0, #1
 80060dc:	440a      	add	r2, r1
 80060de:	4291      	cmp	r1, r2
 80060e0:	d100      	bne.n	80060e4 <memcpy+0xc>
 80060e2:	bd10      	pop	{r4, pc}
 80060e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060ec:	e7f7      	b.n	80060de <memcpy+0x6>

080060ee <memset>:
 80060ee:	4402      	add	r2, r0
 80060f0:	4603      	mov	r3, r0
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d100      	bne.n	80060f8 <memset+0xa>
 80060f6:	4770      	bx	lr
 80060f8:	f803 1b01 	strb.w	r1, [r3], #1
 80060fc:	e7f9      	b.n	80060f2 <memset+0x4>
	...

08006100 <_free_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4605      	mov	r5, r0
 8006104:	2900      	cmp	r1, #0
 8006106:	d045      	beq.n	8006194 <_free_r+0x94>
 8006108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800610c:	1f0c      	subs	r4, r1, #4
 800610e:	2b00      	cmp	r3, #0
 8006110:	bfb8      	it	lt
 8006112:	18e4      	addlt	r4, r4, r3
 8006114:	f000 fcbc 	bl	8006a90 <__malloc_lock>
 8006118:	4a1f      	ldr	r2, [pc, #124]	; (8006198 <_free_r+0x98>)
 800611a:	6813      	ldr	r3, [r2, #0]
 800611c:	4610      	mov	r0, r2
 800611e:	b933      	cbnz	r3, 800612e <_free_r+0x2e>
 8006120:	6063      	str	r3, [r4, #4]
 8006122:	6014      	str	r4, [r2, #0]
 8006124:	4628      	mov	r0, r5
 8006126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800612a:	f000 bcb2 	b.w	8006a92 <__malloc_unlock>
 800612e:	42a3      	cmp	r3, r4
 8006130:	d90c      	bls.n	800614c <_free_r+0x4c>
 8006132:	6821      	ldr	r1, [r4, #0]
 8006134:	1862      	adds	r2, r4, r1
 8006136:	4293      	cmp	r3, r2
 8006138:	bf04      	itt	eq
 800613a:	681a      	ldreq	r2, [r3, #0]
 800613c:	685b      	ldreq	r3, [r3, #4]
 800613e:	6063      	str	r3, [r4, #4]
 8006140:	bf04      	itt	eq
 8006142:	1852      	addeq	r2, r2, r1
 8006144:	6022      	streq	r2, [r4, #0]
 8006146:	6004      	str	r4, [r0, #0]
 8006148:	e7ec      	b.n	8006124 <_free_r+0x24>
 800614a:	4613      	mov	r3, r2
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	b10a      	cbz	r2, 8006154 <_free_r+0x54>
 8006150:	42a2      	cmp	r2, r4
 8006152:	d9fa      	bls.n	800614a <_free_r+0x4a>
 8006154:	6819      	ldr	r1, [r3, #0]
 8006156:	1858      	adds	r0, r3, r1
 8006158:	42a0      	cmp	r0, r4
 800615a:	d10b      	bne.n	8006174 <_free_r+0x74>
 800615c:	6820      	ldr	r0, [r4, #0]
 800615e:	4401      	add	r1, r0
 8006160:	1858      	adds	r0, r3, r1
 8006162:	4282      	cmp	r2, r0
 8006164:	6019      	str	r1, [r3, #0]
 8006166:	d1dd      	bne.n	8006124 <_free_r+0x24>
 8006168:	6810      	ldr	r0, [r2, #0]
 800616a:	6852      	ldr	r2, [r2, #4]
 800616c:	605a      	str	r2, [r3, #4]
 800616e:	4401      	add	r1, r0
 8006170:	6019      	str	r1, [r3, #0]
 8006172:	e7d7      	b.n	8006124 <_free_r+0x24>
 8006174:	d902      	bls.n	800617c <_free_r+0x7c>
 8006176:	230c      	movs	r3, #12
 8006178:	602b      	str	r3, [r5, #0]
 800617a:	e7d3      	b.n	8006124 <_free_r+0x24>
 800617c:	6820      	ldr	r0, [r4, #0]
 800617e:	1821      	adds	r1, r4, r0
 8006180:	428a      	cmp	r2, r1
 8006182:	bf04      	itt	eq
 8006184:	6811      	ldreq	r1, [r2, #0]
 8006186:	6852      	ldreq	r2, [r2, #4]
 8006188:	6062      	str	r2, [r4, #4]
 800618a:	bf04      	itt	eq
 800618c:	1809      	addeq	r1, r1, r0
 800618e:	6021      	streq	r1, [r4, #0]
 8006190:	605c      	str	r4, [r3, #4]
 8006192:	e7c7      	b.n	8006124 <_free_r+0x24>
 8006194:	bd38      	pop	{r3, r4, r5, pc}
 8006196:	bf00      	nop
 8006198:	20000090 	.word	0x20000090

0800619c <_malloc_r>:
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	1ccd      	adds	r5, r1, #3
 80061a0:	f025 0503 	bic.w	r5, r5, #3
 80061a4:	3508      	adds	r5, #8
 80061a6:	2d0c      	cmp	r5, #12
 80061a8:	bf38      	it	cc
 80061aa:	250c      	movcc	r5, #12
 80061ac:	2d00      	cmp	r5, #0
 80061ae:	4606      	mov	r6, r0
 80061b0:	db01      	blt.n	80061b6 <_malloc_r+0x1a>
 80061b2:	42a9      	cmp	r1, r5
 80061b4:	d903      	bls.n	80061be <_malloc_r+0x22>
 80061b6:	230c      	movs	r3, #12
 80061b8:	6033      	str	r3, [r6, #0]
 80061ba:	2000      	movs	r0, #0
 80061bc:	bd70      	pop	{r4, r5, r6, pc}
 80061be:	f000 fc67 	bl	8006a90 <__malloc_lock>
 80061c2:	4a21      	ldr	r2, [pc, #132]	; (8006248 <_malloc_r+0xac>)
 80061c4:	6814      	ldr	r4, [r2, #0]
 80061c6:	4621      	mov	r1, r4
 80061c8:	b991      	cbnz	r1, 80061f0 <_malloc_r+0x54>
 80061ca:	4c20      	ldr	r4, [pc, #128]	; (800624c <_malloc_r+0xb0>)
 80061cc:	6823      	ldr	r3, [r4, #0]
 80061ce:	b91b      	cbnz	r3, 80061d8 <_malloc_r+0x3c>
 80061d0:	4630      	mov	r0, r6
 80061d2:	f000 f8b9 	bl	8006348 <_sbrk_r>
 80061d6:	6020      	str	r0, [r4, #0]
 80061d8:	4629      	mov	r1, r5
 80061da:	4630      	mov	r0, r6
 80061dc:	f000 f8b4 	bl	8006348 <_sbrk_r>
 80061e0:	1c43      	adds	r3, r0, #1
 80061e2:	d124      	bne.n	800622e <_malloc_r+0x92>
 80061e4:	230c      	movs	r3, #12
 80061e6:	6033      	str	r3, [r6, #0]
 80061e8:	4630      	mov	r0, r6
 80061ea:	f000 fc52 	bl	8006a92 <__malloc_unlock>
 80061ee:	e7e4      	b.n	80061ba <_malloc_r+0x1e>
 80061f0:	680b      	ldr	r3, [r1, #0]
 80061f2:	1b5b      	subs	r3, r3, r5
 80061f4:	d418      	bmi.n	8006228 <_malloc_r+0x8c>
 80061f6:	2b0b      	cmp	r3, #11
 80061f8:	d90f      	bls.n	800621a <_malloc_r+0x7e>
 80061fa:	600b      	str	r3, [r1, #0]
 80061fc:	50cd      	str	r5, [r1, r3]
 80061fe:	18cc      	adds	r4, r1, r3
 8006200:	4630      	mov	r0, r6
 8006202:	f000 fc46 	bl	8006a92 <__malloc_unlock>
 8006206:	f104 000b 	add.w	r0, r4, #11
 800620a:	1d23      	adds	r3, r4, #4
 800620c:	f020 0007 	bic.w	r0, r0, #7
 8006210:	1ac3      	subs	r3, r0, r3
 8006212:	d0d3      	beq.n	80061bc <_malloc_r+0x20>
 8006214:	425a      	negs	r2, r3
 8006216:	50e2      	str	r2, [r4, r3]
 8006218:	e7d0      	b.n	80061bc <_malloc_r+0x20>
 800621a:	428c      	cmp	r4, r1
 800621c:	684b      	ldr	r3, [r1, #4]
 800621e:	bf16      	itet	ne
 8006220:	6063      	strne	r3, [r4, #4]
 8006222:	6013      	streq	r3, [r2, #0]
 8006224:	460c      	movne	r4, r1
 8006226:	e7eb      	b.n	8006200 <_malloc_r+0x64>
 8006228:	460c      	mov	r4, r1
 800622a:	6849      	ldr	r1, [r1, #4]
 800622c:	e7cc      	b.n	80061c8 <_malloc_r+0x2c>
 800622e:	1cc4      	adds	r4, r0, #3
 8006230:	f024 0403 	bic.w	r4, r4, #3
 8006234:	42a0      	cmp	r0, r4
 8006236:	d005      	beq.n	8006244 <_malloc_r+0xa8>
 8006238:	1a21      	subs	r1, r4, r0
 800623a:	4630      	mov	r0, r6
 800623c:	f000 f884 	bl	8006348 <_sbrk_r>
 8006240:	3001      	adds	r0, #1
 8006242:	d0cf      	beq.n	80061e4 <_malloc_r+0x48>
 8006244:	6025      	str	r5, [r4, #0]
 8006246:	e7db      	b.n	8006200 <_malloc_r+0x64>
 8006248:	20000090 	.word	0x20000090
 800624c:	20000094 	.word	0x20000094

08006250 <iprintf>:
 8006250:	b40f      	push	{r0, r1, r2, r3}
 8006252:	4b0a      	ldr	r3, [pc, #40]	; (800627c <iprintf+0x2c>)
 8006254:	b513      	push	{r0, r1, r4, lr}
 8006256:	681c      	ldr	r4, [r3, #0]
 8006258:	b124      	cbz	r4, 8006264 <iprintf+0x14>
 800625a:	69a3      	ldr	r3, [r4, #24]
 800625c:	b913      	cbnz	r3, 8006264 <iprintf+0x14>
 800625e:	4620      	mov	r0, r4
 8006260:	f000 fb28 	bl	80068b4 <__sinit>
 8006264:	ab05      	add	r3, sp, #20
 8006266:	9a04      	ldr	r2, [sp, #16]
 8006268:	68a1      	ldr	r1, [r4, #8]
 800626a:	9301      	str	r3, [sp, #4]
 800626c:	4620      	mov	r0, r4
 800626e:	f000 fd8d 	bl	8006d8c <_vfiprintf_r>
 8006272:	b002      	add	sp, #8
 8006274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006278:	b004      	add	sp, #16
 800627a:	4770      	bx	lr
 800627c:	2000000c 	.word	0x2000000c

08006280 <_puts_r>:
 8006280:	b570      	push	{r4, r5, r6, lr}
 8006282:	460e      	mov	r6, r1
 8006284:	4605      	mov	r5, r0
 8006286:	b118      	cbz	r0, 8006290 <_puts_r+0x10>
 8006288:	6983      	ldr	r3, [r0, #24]
 800628a:	b90b      	cbnz	r3, 8006290 <_puts_r+0x10>
 800628c:	f000 fb12 	bl	80068b4 <__sinit>
 8006290:	69ab      	ldr	r3, [r5, #24]
 8006292:	68ac      	ldr	r4, [r5, #8]
 8006294:	b913      	cbnz	r3, 800629c <_puts_r+0x1c>
 8006296:	4628      	mov	r0, r5
 8006298:	f000 fb0c 	bl	80068b4 <__sinit>
 800629c:	4b23      	ldr	r3, [pc, #140]	; (800632c <_puts_r+0xac>)
 800629e:	429c      	cmp	r4, r3
 80062a0:	d117      	bne.n	80062d2 <_puts_r+0x52>
 80062a2:	686c      	ldr	r4, [r5, #4]
 80062a4:	89a3      	ldrh	r3, [r4, #12]
 80062a6:	071b      	lsls	r3, r3, #28
 80062a8:	d51d      	bpl.n	80062e6 <_puts_r+0x66>
 80062aa:	6923      	ldr	r3, [r4, #16]
 80062ac:	b1db      	cbz	r3, 80062e6 <_puts_r+0x66>
 80062ae:	3e01      	subs	r6, #1
 80062b0:	68a3      	ldr	r3, [r4, #8]
 80062b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80062b6:	3b01      	subs	r3, #1
 80062b8:	60a3      	str	r3, [r4, #8]
 80062ba:	b9e9      	cbnz	r1, 80062f8 <_puts_r+0x78>
 80062bc:	2b00      	cmp	r3, #0
 80062be:	da2e      	bge.n	800631e <_puts_r+0x9e>
 80062c0:	4622      	mov	r2, r4
 80062c2:	210a      	movs	r1, #10
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 f945 	bl	8006554 <__swbuf_r>
 80062ca:	3001      	adds	r0, #1
 80062cc:	d011      	beq.n	80062f2 <_puts_r+0x72>
 80062ce:	200a      	movs	r0, #10
 80062d0:	e011      	b.n	80062f6 <_puts_r+0x76>
 80062d2:	4b17      	ldr	r3, [pc, #92]	; (8006330 <_puts_r+0xb0>)
 80062d4:	429c      	cmp	r4, r3
 80062d6:	d101      	bne.n	80062dc <_puts_r+0x5c>
 80062d8:	68ac      	ldr	r4, [r5, #8]
 80062da:	e7e3      	b.n	80062a4 <_puts_r+0x24>
 80062dc:	4b15      	ldr	r3, [pc, #84]	; (8006334 <_puts_r+0xb4>)
 80062de:	429c      	cmp	r4, r3
 80062e0:	bf08      	it	eq
 80062e2:	68ec      	ldreq	r4, [r5, #12]
 80062e4:	e7de      	b.n	80062a4 <_puts_r+0x24>
 80062e6:	4621      	mov	r1, r4
 80062e8:	4628      	mov	r0, r5
 80062ea:	f000 f985 	bl	80065f8 <__swsetup_r>
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d0dd      	beq.n	80062ae <_puts_r+0x2e>
 80062f2:	f04f 30ff 	mov.w	r0, #4294967295
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	da04      	bge.n	8006306 <_puts_r+0x86>
 80062fc:	69a2      	ldr	r2, [r4, #24]
 80062fe:	429a      	cmp	r2, r3
 8006300:	dc06      	bgt.n	8006310 <_puts_r+0x90>
 8006302:	290a      	cmp	r1, #10
 8006304:	d004      	beq.n	8006310 <_puts_r+0x90>
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	1c5a      	adds	r2, r3, #1
 800630a:	6022      	str	r2, [r4, #0]
 800630c:	7019      	strb	r1, [r3, #0]
 800630e:	e7cf      	b.n	80062b0 <_puts_r+0x30>
 8006310:	4622      	mov	r2, r4
 8006312:	4628      	mov	r0, r5
 8006314:	f000 f91e 	bl	8006554 <__swbuf_r>
 8006318:	3001      	adds	r0, #1
 800631a:	d1c9      	bne.n	80062b0 <_puts_r+0x30>
 800631c:	e7e9      	b.n	80062f2 <_puts_r+0x72>
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	200a      	movs	r0, #10
 8006322:	1c5a      	adds	r2, r3, #1
 8006324:	6022      	str	r2, [r4, #0]
 8006326:	7018      	strb	r0, [r3, #0]
 8006328:	e7e5      	b.n	80062f6 <_puts_r+0x76>
 800632a:	bf00      	nop
 800632c:	080079d8 	.word	0x080079d8
 8006330:	080079f8 	.word	0x080079f8
 8006334:	080079b8 	.word	0x080079b8

08006338 <puts>:
 8006338:	4b02      	ldr	r3, [pc, #8]	; (8006344 <puts+0xc>)
 800633a:	4601      	mov	r1, r0
 800633c:	6818      	ldr	r0, [r3, #0]
 800633e:	f7ff bf9f 	b.w	8006280 <_puts_r>
 8006342:	bf00      	nop
 8006344:	2000000c 	.word	0x2000000c

08006348 <_sbrk_r>:
 8006348:	b538      	push	{r3, r4, r5, lr}
 800634a:	4c06      	ldr	r4, [pc, #24]	; (8006364 <_sbrk_r+0x1c>)
 800634c:	2300      	movs	r3, #0
 800634e:	4605      	mov	r5, r0
 8006350:	4608      	mov	r0, r1
 8006352:	6023      	str	r3, [r4, #0]
 8006354:	f7ff f93e 	bl	80055d4 <_sbrk>
 8006358:	1c43      	adds	r3, r0, #1
 800635a:	d102      	bne.n	8006362 <_sbrk_r+0x1a>
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	b103      	cbz	r3, 8006362 <_sbrk_r+0x1a>
 8006360:	602b      	str	r3, [r5, #0]
 8006362:	bd38      	pop	{r3, r4, r5, pc}
 8006364:	20000af8 	.word	0x20000af8

08006368 <setvbuf>:
 8006368:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800636c:	461d      	mov	r5, r3
 800636e:	4b51      	ldr	r3, [pc, #324]	; (80064b4 <setvbuf+0x14c>)
 8006370:	681e      	ldr	r6, [r3, #0]
 8006372:	4604      	mov	r4, r0
 8006374:	460f      	mov	r7, r1
 8006376:	4690      	mov	r8, r2
 8006378:	b126      	cbz	r6, 8006384 <setvbuf+0x1c>
 800637a:	69b3      	ldr	r3, [r6, #24]
 800637c:	b913      	cbnz	r3, 8006384 <setvbuf+0x1c>
 800637e:	4630      	mov	r0, r6
 8006380:	f000 fa98 	bl	80068b4 <__sinit>
 8006384:	4b4c      	ldr	r3, [pc, #304]	; (80064b8 <setvbuf+0x150>)
 8006386:	429c      	cmp	r4, r3
 8006388:	d152      	bne.n	8006430 <setvbuf+0xc8>
 800638a:	6874      	ldr	r4, [r6, #4]
 800638c:	f1b8 0f02 	cmp.w	r8, #2
 8006390:	d006      	beq.n	80063a0 <setvbuf+0x38>
 8006392:	f1b8 0f01 	cmp.w	r8, #1
 8006396:	f200 8089 	bhi.w	80064ac <setvbuf+0x144>
 800639a:	2d00      	cmp	r5, #0
 800639c:	f2c0 8086 	blt.w	80064ac <setvbuf+0x144>
 80063a0:	4621      	mov	r1, r4
 80063a2:	4630      	mov	r0, r6
 80063a4:	f000 fa1c 	bl	80067e0 <_fflush_r>
 80063a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063aa:	b141      	cbz	r1, 80063be <setvbuf+0x56>
 80063ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063b0:	4299      	cmp	r1, r3
 80063b2:	d002      	beq.n	80063ba <setvbuf+0x52>
 80063b4:	4630      	mov	r0, r6
 80063b6:	f7ff fea3 	bl	8006100 <_free_r>
 80063ba:	2300      	movs	r3, #0
 80063bc:	6363      	str	r3, [r4, #52]	; 0x34
 80063be:	2300      	movs	r3, #0
 80063c0:	61a3      	str	r3, [r4, #24]
 80063c2:	6063      	str	r3, [r4, #4]
 80063c4:	89a3      	ldrh	r3, [r4, #12]
 80063c6:	061b      	lsls	r3, r3, #24
 80063c8:	d503      	bpl.n	80063d2 <setvbuf+0x6a>
 80063ca:	6921      	ldr	r1, [r4, #16]
 80063cc:	4630      	mov	r0, r6
 80063ce:	f7ff fe97 	bl	8006100 <_free_r>
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80063d8:	f023 0303 	bic.w	r3, r3, #3
 80063dc:	f1b8 0f02 	cmp.w	r8, #2
 80063e0:	81a3      	strh	r3, [r4, #12]
 80063e2:	d05d      	beq.n	80064a0 <setvbuf+0x138>
 80063e4:	ab01      	add	r3, sp, #4
 80063e6:	466a      	mov	r2, sp
 80063e8:	4621      	mov	r1, r4
 80063ea:	4630      	mov	r0, r6
 80063ec:	f000 faec 	bl	80069c8 <__swhatbuf_r>
 80063f0:	89a3      	ldrh	r3, [r4, #12]
 80063f2:	4318      	orrs	r0, r3
 80063f4:	81a0      	strh	r0, [r4, #12]
 80063f6:	bb2d      	cbnz	r5, 8006444 <setvbuf+0xdc>
 80063f8:	9d00      	ldr	r5, [sp, #0]
 80063fa:	4628      	mov	r0, r5
 80063fc:	f7ff fe5c 	bl	80060b8 <malloc>
 8006400:	4607      	mov	r7, r0
 8006402:	2800      	cmp	r0, #0
 8006404:	d14e      	bne.n	80064a4 <setvbuf+0x13c>
 8006406:	f8dd 9000 	ldr.w	r9, [sp]
 800640a:	45a9      	cmp	r9, r5
 800640c:	d13c      	bne.n	8006488 <setvbuf+0x120>
 800640e:	f04f 30ff 	mov.w	r0, #4294967295
 8006412:	89a3      	ldrh	r3, [r4, #12]
 8006414:	f043 0302 	orr.w	r3, r3, #2
 8006418:	81a3      	strh	r3, [r4, #12]
 800641a:	2300      	movs	r3, #0
 800641c:	60a3      	str	r3, [r4, #8]
 800641e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006422:	6023      	str	r3, [r4, #0]
 8006424:	6123      	str	r3, [r4, #16]
 8006426:	2301      	movs	r3, #1
 8006428:	6163      	str	r3, [r4, #20]
 800642a:	b003      	add	sp, #12
 800642c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006430:	4b22      	ldr	r3, [pc, #136]	; (80064bc <setvbuf+0x154>)
 8006432:	429c      	cmp	r4, r3
 8006434:	d101      	bne.n	800643a <setvbuf+0xd2>
 8006436:	68b4      	ldr	r4, [r6, #8]
 8006438:	e7a8      	b.n	800638c <setvbuf+0x24>
 800643a:	4b21      	ldr	r3, [pc, #132]	; (80064c0 <setvbuf+0x158>)
 800643c:	429c      	cmp	r4, r3
 800643e:	bf08      	it	eq
 8006440:	68f4      	ldreq	r4, [r6, #12]
 8006442:	e7a3      	b.n	800638c <setvbuf+0x24>
 8006444:	2f00      	cmp	r7, #0
 8006446:	d0d8      	beq.n	80063fa <setvbuf+0x92>
 8006448:	69b3      	ldr	r3, [r6, #24]
 800644a:	b913      	cbnz	r3, 8006452 <setvbuf+0xea>
 800644c:	4630      	mov	r0, r6
 800644e:	f000 fa31 	bl	80068b4 <__sinit>
 8006452:	f1b8 0f01 	cmp.w	r8, #1
 8006456:	bf08      	it	eq
 8006458:	89a3      	ldrheq	r3, [r4, #12]
 800645a:	6027      	str	r7, [r4, #0]
 800645c:	bf04      	itt	eq
 800645e:	f043 0301 	orreq.w	r3, r3, #1
 8006462:	81a3      	strheq	r3, [r4, #12]
 8006464:	89a3      	ldrh	r3, [r4, #12]
 8006466:	f013 0008 	ands.w	r0, r3, #8
 800646a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800646e:	d01b      	beq.n	80064a8 <setvbuf+0x140>
 8006470:	f013 0001 	ands.w	r0, r3, #1
 8006474:	bf18      	it	ne
 8006476:	426d      	negne	r5, r5
 8006478:	f04f 0300 	mov.w	r3, #0
 800647c:	bf1d      	ittte	ne
 800647e:	60a3      	strne	r3, [r4, #8]
 8006480:	61a5      	strne	r5, [r4, #24]
 8006482:	4618      	movne	r0, r3
 8006484:	60a5      	streq	r5, [r4, #8]
 8006486:	e7d0      	b.n	800642a <setvbuf+0xc2>
 8006488:	4648      	mov	r0, r9
 800648a:	f7ff fe15 	bl	80060b8 <malloc>
 800648e:	4607      	mov	r7, r0
 8006490:	2800      	cmp	r0, #0
 8006492:	d0bc      	beq.n	800640e <setvbuf+0xa6>
 8006494:	89a3      	ldrh	r3, [r4, #12]
 8006496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800649a:	81a3      	strh	r3, [r4, #12]
 800649c:	464d      	mov	r5, r9
 800649e:	e7d3      	b.n	8006448 <setvbuf+0xe0>
 80064a0:	2000      	movs	r0, #0
 80064a2:	e7b6      	b.n	8006412 <setvbuf+0xaa>
 80064a4:	46a9      	mov	r9, r5
 80064a6:	e7f5      	b.n	8006494 <setvbuf+0x12c>
 80064a8:	60a0      	str	r0, [r4, #8]
 80064aa:	e7be      	b.n	800642a <setvbuf+0xc2>
 80064ac:	f04f 30ff 	mov.w	r0, #4294967295
 80064b0:	e7bb      	b.n	800642a <setvbuf+0xc2>
 80064b2:	bf00      	nop
 80064b4:	2000000c 	.word	0x2000000c
 80064b8:	080079d8 	.word	0x080079d8
 80064bc:	080079f8 	.word	0x080079f8
 80064c0:	080079b8 	.word	0x080079b8

080064c4 <siprintf>:
 80064c4:	b40e      	push	{r1, r2, r3}
 80064c6:	b500      	push	{lr}
 80064c8:	b09c      	sub	sp, #112	; 0x70
 80064ca:	ab1d      	add	r3, sp, #116	; 0x74
 80064cc:	9002      	str	r0, [sp, #8]
 80064ce:	9006      	str	r0, [sp, #24]
 80064d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80064d4:	4809      	ldr	r0, [pc, #36]	; (80064fc <siprintf+0x38>)
 80064d6:	9107      	str	r1, [sp, #28]
 80064d8:	9104      	str	r1, [sp, #16]
 80064da:	4909      	ldr	r1, [pc, #36]	; (8006500 <siprintf+0x3c>)
 80064dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e0:	9105      	str	r1, [sp, #20]
 80064e2:	6800      	ldr	r0, [r0, #0]
 80064e4:	9301      	str	r3, [sp, #4]
 80064e6:	a902      	add	r1, sp, #8
 80064e8:	f000 fb2e 	bl	8006b48 <_svfiprintf_r>
 80064ec:	9b02      	ldr	r3, [sp, #8]
 80064ee:	2200      	movs	r2, #0
 80064f0:	701a      	strb	r2, [r3, #0]
 80064f2:	b01c      	add	sp, #112	; 0x70
 80064f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80064f8:	b003      	add	sp, #12
 80064fa:	4770      	bx	lr
 80064fc:	2000000c 	.word	0x2000000c
 8006500:	ffff0208 	.word	0xffff0208

08006504 <strchr>:
 8006504:	b2c9      	uxtb	r1, r1
 8006506:	4603      	mov	r3, r0
 8006508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800650c:	b11a      	cbz	r2, 8006516 <strchr+0x12>
 800650e:	428a      	cmp	r2, r1
 8006510:	d1f9      	bne.n	8006506 <strchr+0x2>
 8006512:	4618      	mov	r0, r3
 8006514:	4770      	bx	lr
 8006516:	2900      	cmp	r1, #0
 8006518:	bf18      	it	ne
 800651a:	2300      	movne	r3, #0
 800651c:	e7f9      	b.n	8006512 <strchr+0xe>

0800651e <strstr>:
 800651e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006520:	7803      	ldrb	r3, [r0, #0]
 8006522:	b17b      	cbz	r3, 8006544 <strstr+0x26>
 8006524:	4604      	mov	r4, r0
 8006526:	7823      	ldrb	r3, [r4, #0]
 8006528:	4620      	mov	r0, r4
 800652a:	1c66      	adds	r6, r4, #1
 800652c:	b17b      	cbz	r3, 800654e <strstr+0x30>
 800652e:	1e4a      	subs	r2, r1, #1
 8006530:	1e63      	subs	r3, r4, #1
 8006532:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8006536:	b14d      	cbz	r5, 800654c <strstr+0x2e>
 8006538:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800653c:	42af      	cmp	r7, r5
 800653e:	4634      	mov	r4, r6
 8006540:	d0f7      	beq.n	8006532 <strstr+0x14>
 8006542:	e7f0      	b.n	8006526 <strstr+0x8>
 8006544:	780b      	ldrb	r3, [r1, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	bf18      	it	ne
 800654a:	2000      	movne	r0, #0
 800654c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800654e:	4618      	mov	r0, r3
 8006550:	e7fc      	b.n	800654c <strstr+0x2e>
	...

08006554 <__swbuf_r>:
 8006554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006556:	460e      	mov	r6, r1
 8006558:	4614      	mov	r4, r2
 800655a:	4605      	mov	r5, r0
 800655c:	b118      	cbz	r0, 8006566 <__swbuf_r+0x12>
 800655e:	6983      	ldr	r3, [r0, #24]
 8006560:	b90b      	cbnz	r3, 8006566 <__swbuf_r+0x12>
 8006562:	f000 f9a7 	bl	80068b4 <__sinit>
 8006566:	4b21      	ldr	r3, [pc, #132]	; (80065ec <__swbuf_r+0x98>)
 8006568:	429c      	cmp	r4, r3
 800656a:	d12a      	bne.n	80065c2 <__swbuf_r+0x6e>
 800656c:	686c      	ldr	r4, [r5, #4]
 800656e:	69a3      	ldr	r3, [r4, #24]
 8006570:	60a3      	str	r3, [r4, #8]
 8006572:	89a3      	ldrh	r3, [r4, #12]
 8006574:	071a      	lsls	r2, r3, #28
 8006576:	d52e      	bpl.n	80065d6 <__swbuf_r+0x82>
 8006578:	6923      	ldr	r3, [r4, #16]
 800657a:	b363      	cbz	r3, 80065d6 <__swbuf_r+0x82>
 800657c:	6923      	ldr	r3, [r4, #16]
 800657e:	6820      	ldr	r0, [r4, #0]
 8006580:	1ac0      	subs	r0, r0, r3
 8006582:	6963      	ldr	r3, [r4, #20]
 8006584:	b2f6      	uxtb	r6, r6
 8006586:	4283      	cmp	r3, r0
 8006588:	4637      	mov	r7, r6
 800658a:	dc04      	bgt.n	8006596 <__swbuf_r+0x42>
 800658c:	4621      	mov	r1, r4
 800658e:	4628      	mov	r0, r5
 8006590:	f000 f926 	bl	80067e0 <_fflush_r>
 8006594:	bb28      	cbnz	r0, 80065e2 <__swbuf_r+0x8e>
 8006596:	68a3      	ldr	r3, [r4, #8]
 8006598:	3b01      	subs	r3, #1
 800659a:	60a3      	str	r3, [r4, #8]
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	1c5a      	adds	r2, r3, #1
 80065a0:	6022      	str	r2, [r4, #0]
 80065a2:	701e      	strb	r6, [r3, #0]
 80065a4:	6963      	ldr	r3, [r4, #20]
 80065a6:	3001      	adds	r0, #1
 80065a8:	4283      	cmp	r3, r0
 80065aa:	d004      	beq.n	80065b6 <__swbuf_r+0x62>
 80065ac:	89a3      	ldrh	r3, [r4, #12]
 80065ae:	07db      	lsls	r3, r3, #31
 80065b0:	d519      	bpl.n	80065e6 <__swbuf_r+0x92>
 80065b2:	2e0a      	cmp	r6, #10
 80065b4:	d117      	bne.n	80065e6 <__swbuf_r+0x92>
 80065b6:	4621      	mov	r1, r4
 80065b8:	4628      	mov	r0, r5
 80065ba:	f000 f911 	bl	80067e0 <_fflush_r>
 80065be:	b190      	cbz	r0, 80065e6 <__swbuf_r+0x92>
 80065c0:	e00f      	b.n	80065e2 <__swbuf_r+0x8e>
 80065c2:	4b0b      	ldr	r3, [pc, #44]	; (80065f0 <__swbuf_r+0x9c>)
 80065c4:	429c      	cmp	r4, r3
 80065c6:	d101      	bne.n	80065cc <__swbuf_r+0x78>
 80065c8:	68ac      	ldr	r4, [r5, #8]
 80065ca:	e7d0      	b.n	800656e <__swbuf_r+0x1a>
 80065cc:	4b09      	ldr	r3, [pc, #36]	; (80065f4 <__swbuf_r+0xa0>)
 80065ce:	429c      	cmp	r4, r3
 80065d0:	bf08      	it	eq
 80065d2:	68ec      	ldreq	r4, [r5, #12]
 80065d4:	e7cb      	b.n	800656e <__swbuf_r+0x1a>
 80065d6:	4621      	mov	r1, r4
 80065d8:	4628      	mov	r0, r5
 80065da:	f000 f80d 	bl	80065f8 <__swsetup_r>
 80065de:	2800      	cmp	r0, #0
 80065e0:	d0cc      	beq.n	800657c <__swbuf_r+0x28>
 80065e2:	f04f 37ff 	mov.w	r7, #4294967295
 80065e6:	4638      	mov	r0, r7
 80065e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065ea:	bf00      	nop
 80065ec:	080079d8 	.word	0x080079d8
 80065f0:	080079f8 	.word	0x080079f8
 80065f4:	080079b8 	.word	0x080079b8

080065f8 <__swsetup_r>:
 80065f8:	4b32      	ldr	r3, [pc, #200]	; (80066c4 <__swsetup_r+0xcc>)
 80065fa:	b570      	push	{r4, r5, r6, lr}
 80065fc:	681d      	ldr	r5, [r3, #0]
 80065fe:	4606      	mov	r6, r0
 8006600:	460c      	mov	r4, r1
 8006602:	b125      	cbz	r5, 800660e <__swsetup_r+0x16>
 8006604:	69ab      	ldr	r3, [r5, #24]
 8006606:	b913      	cbnz	r3, 800660e <__swsetup_r+0x16>
 8006608:	4628      	mov	r0, r5
 800660a:	f000 f953 	bl	80068b4 <__sinit>
 800660e:	4b2e      	ldr	r3, [pc, #184]	; (80066c8 <__swsetup_r+0xd0>)
 8006610:	429c      	cmp	r4, r3
 8006612:	d10f      	bne.n	8006634 <__swsetup_r+0x3c>
 8006614:	686c      	ldr	r4, [r5, #4]
 8006616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800661a:	b29a      	uxth	r2, r3
 800661c:	0715      	lsls	r5, r2, #28
 800661e:	d42c      	bmi.n	800667a <__swsetup_r+0x82>
 8006620:	06d0      	lsls	r0, r2, #27
 8006622:	d411      	bmi.n	8006648 <__swsetup_r+0x50>
 8006624:	2209      	movs	r2, #9
 8006626:	6032      	str	r2, [r6, #0]
 8006628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800662c:	81a3      	strh	r3, [r4, #12]
 800662e:	f04f 30ff 	mov.w	r0, #4294967295
 8006632:	e03e      	b.n	80066b2 <__swsetup_r+0xba>
 8006634:	4b25      	ldr	r3, [pc, #148]	; (80066cc <__swsetup_r+0xd4>)
 8006636:	429c      	cmp	r4, r3
 8006638:	d101      	bne.n	800663e <__swsetup_r+0x46>
 800663a:	68ac      	ldr	r4, [r5, #8]
 800663c:	e7eb      	b.n	8006616 <__swsetup_r+0x1e>
 800663e:	4b24      	ldr	r3, [pc, #144]	; (80066d0 <__swsetup_r+0xd8>)
 8006640:	429c      	cmp	r4, r3
 8006642:	bf08      	it	eq
 8006644:	68ec      	ldreq	r4, [r5, #12]
 8006646:	e7e6      	b.n	8006616 <__swsetup_r+0x1e>
 8006648:	0751      	lsls	r1, r2, #29
 800664a:	d512      	bpl.n	8006672 <__swsetup_r+0x7a>
 800664c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800664e:	b141      	cbz	r1, 8006662 <__swsetup_r+0x6a>
 8006650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006654:	4299      	cmp	r1, r3
 8006656:	d002      	beq.n	800665e <__swsetup_r+0x66>
 8006658:	4630      	mov	r0, r6
 800665a:	f7ff fd51 	bl	8006100 <_free_r>
 800665e:	2300      	movs	r3, #0
 8006660:	6363      	str	r3, [r4, #52]	; 0x34
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006668:	81a3      	strh	r3, [r4, #12]
 800666a:	2300      	movs	r3, #0
 800666c:	6063      	str	r3, [r4, #4]
 800666e:	6923      	ldr	r3, [r4, #16]
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	89a3      	ldrh	r3, [r4, #12]
 8006674:	f043 0308 	orr.w	r3, r3, #8
 8006678:	81a3      	strh	r3, [r4, #12]
 800667a:	6923      	ldr	r3, [r4, #16]
 800667c:	b94b      	cbnz	r3, 8006692 <__swsetup_r+0x9a>
 800667e:	89a3      	ldrh	r3, [r4, #12]
 8006680:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006688:	d003      	beq.n	8006692 <__swsetup_r+0x9a>
 800668a:	4621      	mov	r1, r4
 800668c:	4630      	mov	r0, r6
 800668e:	f000 f9bf 	bl	8006a10 <__smakebuf_r>
 8006692:	89a2      	ldrh	r2, [r4, #12]
 8006694:	f012 0301 	ands.w	r3, r2, #1
 8006698:	d00c      	beq.n	80066b4 <__swsetup_r+0xbc>
 800669a:	2300      	movs	r3, #0
 800669c:	60a3      	str	r3, [r4, #8]
 800669e:	6963      	ldr	r3, [r4, #20]
 80066a0:	425b      	negs	r3, r3
 80066a2:	61a3      	str	r3, [r4, #24]
 80066a4:	6923      	ldr	r3, [r4, #16]
 80066a6:	b953      	cbnz	r3, 80066be <__swsetup_r+0xc6>
 80066a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066ac:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80066b0:	d1ba      	bne.n	8006628 <__swsetup_r+0x30>
 80066b2:	bd70      	pop	{r4, r5, r6, pc}
 80066b4:	0792      	lsls	r2, r2, #30
 80066b6:	bf58      	it	pl
 80066b8:	6963      	ldrpl	r3, [r4, #20]
 80066ba:	60a3      	str	r3, [r4, #8]
 80066bc:	e7f2      	b.n	80066a4 <__swsetup_r+0xac>
 80066be:	2000      	movs	r0, #0
 80066c0:	e7f7      	b.n	80066b2 <__swsetup_r+0xba>
 80066c2:	bf00      	nop
 80066c4:	2000000c 	.word	0x2000000c
 80066c8:	080079d8 	.word	0x080079d8
 80066cc:	080079f8 	.word	0x080079f8
 80066d0:	080079b8 	.word	0x080079b8

080066d4 <__sflush_r>:
 80066d4:	898a      	ldrh	r2, [r1, #12]
 80066d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066da:	4605      	mov	r5, r0
 80066dc:	0710      	lsls	r0, r2, #28
 80066de:	460c      	mov	r4, r1
 80066e0:	d458      	bmi.n	8006794 <__sflush_r+0xc0>
 80066e2:	684b      	ldr	r3, [r1, #4]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	dc05      	bgt.n	80066f4 <__sflush_r+0x20>
 80066e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	dc02      	bgt.n	80066f4 <__sflush_r+0x20>
 80066ee:	2000      	movs	r0, #0
 80066f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066f6:	2e00      	cmp	r6, #0
 80066f8:	d0f9      	beq.n	80066ee <__sflush_r+0x1a>
 80066fa:	2300      	movs	r3, #0
 80066fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006700:	682f      	ldr	r7, [r5, #0]
 8006702:	6a21      	ldr	r1, [r4, #32]
 8006704:	602b      	str	r3, [r5, #0]
 8006706:	d032      	beq.n	800676e <__sflush_r+0x9a>
 8006708:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800670a:	89a3      	ldrh	r3, [r4, #12]
 800670c:	075a      	lsls	r2, r3, #29
 800670e:	d505      	bpl.n	800671c <__sflush_r+0x48>
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	1ac0      	subs	r0, r0, r3
 8006714:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006716:	b10b      	cbz	r3, 800671c <__sflush_r+0x48>
 8006718:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800671a:	1ac0      	subs	r0, r0, r3
 800671c:	2300      	movs	r3, #0
 800671e:	4602      	mov	r2, r0
 8006720:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006722:	6a21      	ldr	r1, [r4, #32]
 8006724:	4628      	mov	r0, r5
 8006726:	47b0      	blx	r6
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	89a3      	ldrh	r3, [r4, #12]
 800672c:	d106      	bne.n	800673c <__sflush_r+0x68>
 800672e:	6829      	ldr	r1, [r5, #0]
 8006730:	291d      	cmp	r1, #29
 8006732:	d848      	bhi.n	80067c6 <__sflush_r+0xf2>
 8006734:	4a29      	ldr	r2, [pc, #164]	; (80067dc <__sflush_r+0x108>)
 8006736:	40ca      	lsrs	r2, r1
 8006738:	07d6      	lsls	r6, r2, #31
 800673a:	d544      	bpl.n	80067c6 <__sflush_r+0xf2>
 800673c:	2200      	movs	r2, #0
 800673e:	6062      	str	r2, [r4, #4]
 8006740:	04d9      	lsls	r1, r3, #19
 8006742:	6922      	ldr	r2, [r4, #16]
 8006744:	6022      	str	r2, [r4, #0]
 8006746:	d504      	bpl.n	8006752 <__sflush_r+0x7e>
 8006748:	1c42      	adds	r2, r0, #1
 800674a:	d101      	bne.n	8006750 <__sflush_r+0x7c>
 800674c:	682b      	ldr	r3, [r5, #0]
 800674e:	b903      	cbnz	r3, 8006752 <__sflush_r+0x7e>
 8006750:	6560      	str	r0, [r4, #84]	; 0x54
 8006752:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006754:	602f      	str	r7, [r5, #0]
 8006756:	2900      	cmp	r1, #0
 8006758:	d0c9      	beq.n	80066ee <__sflush_r+0x1a>
 800675a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800675e:	4299      	cmp	r1, r3
 8006760:	d002      	beq.n	8006768 <__sflush_r+0x94>
 8006762:	4628      	mov	r0, r5
 8006764:	f7ff fccc 	bl	8006100 <_free_r>
 8006768:	2000      	movs	r0, #0
 800676a:	6360      	str	r0, [r4, #52]	; 0x34
 800676c:	e7c0      	b.n	80066f0 <__sflush_r+0x1c>
 800676e:	2301      	movs	r3, #1
 8006770:	4628      	mov	r0, r5
 8006772:	47b0      	blx	r6
 8006774:	1c41      	adds	r1, r0, #1
 8006776:	d1c8      	bne.n	800670a <__sflush_r+0x36>
 8006778:	682b      	ldr	r3, [r5, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d0c5      	beq.n	800670a <__sflush_r+0x36>
 800677e:	2b1d      	cmp	r3, #29
 8006780:	d001      	beq.n	8006786 <__sflush_r+0xb2>
 8006782:	2b16      	cmp	r3, #22
 8006784:	d101      	bne.n	800678a <__sflush_r+0xb6>
 8006786:	602f      	str	r7, [r5, #0]
 8006788:	e7b1      	b.n	80066ee <__sflush_r+0x1a>
 800678a:	89a3      	ldrh	r3, [r4, #12]
 800678c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006790:	81a3      	strh	r3, [r4, #12]
 8006792:	e7ad      	b.n	80066f0 <__sflush_r+0x1c>
 8006794:	690f      	ldr	r7, [r1, #16]
 8006796:	2f00      	cmp	r7, #0
 8006798:	d0a9      	beq.n	80066ee <__sflush_r+0x1a>
 800679a:	0793      	lsls	r3, r2, #30
 800679c:	680e      	ldr	r6, [r1, #0]
 800679e:	bf08      	it	eq
 80067a0:	694b      	ldreq	r3, [r1, #20]
 80067a2:	600f      	str	r7, [r1, #0]
 80067a4:	bf18      	it	ne
 80067a6:	2300      	movne	r3, #0
 80067a8:	eba6 0807 	sub.w	r8, r6, r7
 80067ac:	608b      	str	r3, [r1, #8]
 80067ae:	f1b8 0f00 	cmp.w	r8, #0
 80067b2:	dd9c      	ble.n	80066ee <__sflush_r+0x1a>
 80067b4:	4643      	mov	r3, r8
 80067b6:	463a      	mov	r2, r7
 80067b8:	6a21      	ldr	r1, [r4, #32]
 80067ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80067bc:	4628      	mov	r0, r5
 80067be:	47b0      	blx	r6
 80067c0:	2800      	cmp	r0, #0
 80067c2:	dc06      	bgt.n	80067d2 <__sflush_r+0xfe>
 80067c4:	89a3      	ldrh	r3, [r4, #12]
 80067c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067ca:	81a3      	strh	r3, [r4, #12]
 80067cc:	f04f 30ff 	mov.w	r0, #4294967295
 80067d0:	e78e      	b.n	80066f0 <__sflush_r+0x1c>
 80067d2:	4407      	add	r7, r0
 80067d4:	eba8 0800 	sub.w	r8, r8, r0
 80067d8:	e7e9      	b.n	80067ae <__sflush_r+0xda>
 80067da:	bf00      	nop
 80067dc:	20400001 	.word	0x20400001

080067e0 <_fflush_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	690b      	ldr	r3, [r1, #16]
 80067e4:	4605      	mov	r5, r0
 80067e6:	460c      	mov	r4, r1
 80067e8:	b1db      	cbz	r3, 8006822 <_fflush_r+0x42>
 80067ea:	b118      	cbz	r0, 80067f4 <_fflush_r+0x14>
 80067ec:	6983      	ldr	r3, [r0, #24]
 80067ee:	b90b      	cbnz	r3, 80067f4 <_fflush_r+0x14>
 80067f0:	f000 f860 	bl	80068b4 <__sinit>
 80067f4:	4b0c      	ldr	r3, [pc, #48]	; (8006828 <_fflush_r+0x48>)
 80067f6:	429c      	cmp	r4, r3
 80067f8:	d109      	bne.n	800680e <_fflush_r+0x2e>
 80067fa:	686c      	ldr	r4, [r5, #4]
 80067fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006800:	b17b      	cbz	r3, 8006822 <_fflush_r+0x42>
 8006802:	4621      	mov	r1, r4
 8006804:	4628      	mov	r0, r5
 8006806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800680a:	f7ff bf63 	b.w	80066d4 <__sflush_r>
 800680e:	4b07      	ldr	r3, [pc, #28]	; (800682c <_fflush_r+0x4c>)
 8006810:	429c      	cmp	r4, r3
 8006812:	d101      	bne.n	8006818 <_fflush_r+0x38>
 8006814:	68ac      	ldr	r4, [r5, #8]
 8006816:	e7f1      	b.n	80067fc <_fflush_r+0x1c>
 8006818:	4b05      	ldr	r3, [pc, #20]	; (8006830 <_fflush_r+0x50>)
 800681a:	429c      	cmp	r4, r3
 800681c:	bf08      	it	eq
 800681e:	68ec      	ldreq	r4, [r5, #12]
 8006820:	e7ec      	b.n	80067fc <_fflush_r+0x1c>
 8006822:	2000      	movs	r0, #0
 8006824:	bd38      	pop	{r3, r4, r5, pc}
 8006826:	bf00      	nop
 8006828:	080079d8 	.word	0x080079d8
 800682c:	080079f8 	.word	0x080079f8
 8006830:	080079b8 	.word	0x080079b8

08006834 <std>:
 8006834:	2300      	movs	r3, #0
 8006836:	b510      	push	{r4, lr}
 8006838:	4604      	mov	r4, r0
 800683a:	e9c0 3300 	strd	r3, r3, [r0]
 800683e:	6083      	str	r3, [r0, #8]
 8006840:	8181      	strh	r1, [r0, #12]
 8006842:	6643      	str	r3, [r0, #100]	; 0x64
 8006844:	81c2      	strh	r2, [r0, #14]
 8006846:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800684a:	6183      	str	r3, [r0, #24]
 800684c:	4619      	mov	r1, r3
 800684e:	2208      	movs	r2, #8
 8006850:	305c      	adds	r0, #92	; 0x5c
 8006852:	f7ff fc4c 	bl	80060ee <memset>
 8006856:	4b05      	ldr	r3, [pc, #20]	; (800686c <std+0x38>)
 8006858:	6263      	str	r3, [r4, #36]	; 0x24
 800685a:	4b05      	ldr	r3, [pc, #20]	; (8006870 <std+0x3c>)
 800685c:	62a3      	str	r3, [r4, #40]	; 0x28
 800685e:	4b05      	ldr	r3, [pc, #20]	; (8006874 <std+0x40>)
 8006860:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006862:	4b05      	ldr	r3, [pc, #20]	; (8006878 <std+0x44>)
 8006864:	6224      	str	r4, [r4, #32]
 8006866:	6323      	str	r3, [r4, #48]	; 0x30
 8006868:	bd10      	pop	{r4, pc}
 800686a:	bf00      	nop
 800686c:	080072c9 	.word	0x080072c9
 8006870:	080072eb 	.word	0x080072eb
 8006874:	08007323 	.word	0x08007323
 8006878:	08007347 	.word	0x08007347

0800687c <_cleanup_r>:
 800687c:	4901      	ldr	r1, [pc, #4]	; (8006884 <_cleanup_r+0x8>)
 800687e:	f000 b885 	b.w	800698c <_fwalk_reent>
 8006882:	bf00      	nop
 8006884:	080067e1 	.word	0x080067e1

08006888 <__sfmoreglue>:
 8006888:	b570      	push	{r4, r5, r6, lr}
 800688a:	1e4a      	subs	r2, r1, #1
 800688c:	2568      	movs	r5, #104	; 0x68
 800688e:	4355      	muls	r5, r2
 8006890:	460e      	mov	r6, r1
 8006892:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006896:	f7ff fc81 	bl	800619c <_malloc_r>
 800689a:	4604      	mov	r4, r0
 800689c:	b140      	cbz	r0, 80068b0 <__sfmoreglue+0x28>
 800689e:	2100      	movs	r1, #0
 80068a0:	e9c0 1600 	strd	r1, r6, [r0]
 80068a4:	300c      	adds	r0, #12
 80068a6:	60a0      	str	r0, [r4, #8]
 80068a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80068ac:	f7ff fc1f 	bl	80060ee <memset>
 80068b0:	4620      	mov	r0, r4
 80068b2:	bd70      	pop	{r4, r5, r6, pc}

080068b4 <__sinit>:
 80068b4:	6983      	ldr	r3, [r0, #24]
 80068b6:	b510      	push	{r4, lr}
 80068b8:	4604      	mov	r4, r0
 80068ba:	bb33      	cbnz	r3, 800690a <__sinit+0x56>
 80068bc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80068c0:	6503      	str	r3, [r0, #80]	; 0x50
 80068c2:	4b12      	ldr	r3, [pc, #72]	; (800690c <__sinit+0x58>)
 80068c4:	4a12      	ldr	r2, [pc, #72]	; (8006910 <__sinit+0x5c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6282      	str	r2, [r0, #40]	; 0x28
 80068ca:	4298      	cmp	r0, r3
 80068cc:	bf04      	itt	eq
 80068ce:	2301      	moveq	r3, #1
 80068d0:	6183      	streq	r3, [r0, #24]
 80068d2:	f000 f81f 	bl	8006914 <__sfp>
 80068d6:	6060      	str	r0, [r4, #4]
 80068d8:	4620      	mov	r0, r4
 80068da:	f000 f81b 	bl	8006914 <__sfp>
 80068de:	60a0      	str	r0, [r4, #8]
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 f817 	bl	8006914 <__sfp>
 80068e6:	2200      	movs	r2, #0
 80068e8:	60e0      	str	r0, [r4, #12]
 80068ea:	2104      	movs	r1, #4
 80068ec:	6860      	ldr	r0, [r4, #4]
 80068ee:	f7ff ffa1 	bl	8006834 <std>
 80068f2:	2201      	movs	r2, #1
 80068f4:	2109      	movs	r1, #9
 80068f6:	68a0      	ldr	r0, [r4, #8]
 80068f8:	f7ff ff9c 	bl	8006834 <std>
 80068fc:	2202      	movs	r2, #2
 80068fe:	2112      	movs	r1, #18
 8006900:	68e0      	ldr	r0, [r4, #12]
 8006902:	f7ff ff97 	bl	8006834 <std>
 8006906:	2301      	movs	r3, #1
 8006908:	61a3      	str	r3, [r4, #24]
 800690a:	bd10      	pop	{r4, pc}
 800690c:	080079b4 	.word	0x080079b4
 8006910:	0800687d 	.word	0x0800687d

08006914 <__sfp>:
 8006914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006916:	4b1b      	ldr	r3, [pc, #108]	; (8006984 <__sfp+0x70>)
 8006918:	681e      	ldr	r6, [r3, #0]
 800691a:	69b3      	ldr	r3, [r6, #24]
 800691c:	4607      	mov	r7, r0
 800691e:	b913      	cbnz	r3, 8006926 <__sfp+0x12>
 8006920:	4630      	mov	r0, r6
 8006922:	f7ff ffc7 	bl	80068b4 <__sinit>
 8006926:	3648      	adds	r6, #72	; 0x48
 8006928:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800692c:	3b01      	subs	r3, #1
 800692e:	d503      	bpl.n	8006938 <__sfp+0x24>
 8006930:	6833      	ldr	r3, [r6, #0]
 8006932:	b133      	cbz	r3, 8006942 <__sfp+0x2e>
 8006934:	6836      	ldr	r6, [r6, #0]
 8006936:	e7f7      	b.n	8006928 <__sfp+0x14>
 8006938:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800693c:	b16d      	cbz	r5, 800695a <__sfp+0x46>
 800693e:	3468      	adds	r4, #104	; 0x68
 8006940:	e7f4      	b.n	800692c <__sfp+0x18>
 8006942:	2104      	movs	r1, #4
 8006944:	4638      	mov	r0, r7
 8006946:	f7ff ff9f 	bl	8006888 <__sfmoreglue>
 800694a:	6030      	str	r0, [r6, #0]
 800694c:	2800      	cmp	r0, #0
 800694e:	d1f1      	bne.n	8006934 <__sfp+0x20>
 8006950:	230c      	movs	r3, #12
 8006952:	603b      	str	r3, [r7, #0]
 8006954:	4604      	mov	r4, r0
 8006956:	4620      	mov	r0, r4
 8006958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800695a:	4b0b      	ldr	r3, [pc, #44]	; (8006988 <__sfp+0x74>)
 800695c:	6665      	str	r5, [r4, #100]	; 0x64
 800695e:	e9c4 5500 	strd	r5, r5, [r4]
 8006962:	60a5      	str	r5, [r4, #8]
 8006964:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006968:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800696c:	2208      	movs	r2, #8
 800696e:	4629      	mov	r1, r5
 8006970:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006974:	f7ff fbbb 	bl	80060ee <memset>
 8006978:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800697c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006980:	e7e9      	b.n	8006956 <__sfp+0x42>
 8006982:	bf00      	nop
 8006984:	080079b4 	.word	0x080079b4
 8006988:	ffff0001 	.word	0xffff0001

0800698c <_fwalk_reent>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	4680      	mov	r8, r0
 8006992:	4689      	mov	r9, r1
 8006994:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006998:	2600      	movs	r6, #0
 800699a:	b914      	cbnz	r4, 80069a2 <_fwalk_reent+0x16>
 800699c:	4630      	mov	r0, r6
 800699e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069a2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80069a6:	3f01      	subs	r7, #1
 80069a8:	d501      	bpl.n	80069ae <_fwalk_reent+0x22>
 80069aa:	6824      	ldr	r4, [r4, #0]
 80069ac:	e7f5      	b.n	800699a <_fwalk_reent+0xe>
 80069ae:	89ab      	ldrh	r3, [r5, #12]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d907      	bls.n	80069c4 <_fwalk_reent+0x38>
 80069b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069b8:	3301      	adds	r3, #1
 80069ba:	d003      	beq.n	80069c4 <_fwalk_reent+0x38>
 80069bc:	4629      	mov	r1, r5
 80069be:	4640      	mov	r0, r8
 80069c0:	47c8      	blx	r9
 80069c2:	4306      	orrs	r6, r0
 80069c4:	3568      	adds	r5, #104	; 0x68
 80069c6:	e7ee      	b.n	80069a6 <_fwalk_reent+0x1a>

080069c8 <__swhatbuf_r>:
 80069c8:	b570      	push	{r4, r5, r6, lr}
 80069ca:	460e      	mov	r6, r1
 80069cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d0:	2900      	cmp	r1, #0
 80069d2:	b096      	sub	sp, #88	; 0x58
 80069d4:	4614      	mov	r4, r2
 80069d6:	461d      	mov	r5, r3
 80069d8:	da07      	bge.n	80069ea <__swhatbuf_r+0x22>
 80069da:	2300      	movs	r3, #0
 80069dc:	602b      	str	r3, [r5, #0]
 80069de:	89b3      	ldrh	r3, [r6, #12]
 80069e0:	061a      	lsls	r2, r3, #24
 80069e2:	d410      	bmi.n	8006a06 <__swhatbuf_r+0x3e>
 80069e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069e8:	e00e      	b.n	8006a08 <__swhatbuf_r+0x40>
 80069ea:	466a      	mov	r2, sp
 80069ec:	f000 fcd2 	bl	8007394 <_fstat_r>
 80069f0:	2800      	cmp	r0, #0
 80069f2:	dbf2      	blt.n	80069da <__swhatbuf_r+0x12>
 80069f4:	9a01      	ldr	r2, [sp, #4]
 80069f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069fe:	425a      	negs	r2, r3
 8006a00:	415a      	adcs	r2, r3
 8006a02:	602a      	str	r2, [r5, #0]
 8006a04:	e7ee      	b.n	80069e4 <__swhatbuf_r+0x1c>
 8006a06:	2340      	movs	r3, #64	; 0x40
 8006a08:	2000      	movs	r0, #0
 8006a0a:	6023      	str	r3, [r4, #0]
 8006a0c:	b016      	add	sp, #88	; 0x58
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}

08006a10 <__smakebuf_r>:
 8006a10:	898b      	ldrh	r3, [r1, #12]
 8006a12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a14:	079d      	lsls	r5, r3, #30
 8006a16:	4606      	mov	r6, r0
 8006a18:	460c      	mov	r4, r1
 8006a1a:	d507      	bpl.n	8006a2c <__smakebuf_r+0x1c>
 8006a1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a20:	6023      	str	r3, [r4, #0]
 8006a22:	6123      	str	r3, [r4, #16]
 8006a24:	2301      	movs	r3, #1
 8006a26:	6163      	str	r3, [r4, #20]
 8006a28:	b002      	add	sp, #8
 8006a2a:	bd70      	pop	{r4, r5, r6, pc}
 8006a2c:	ab01      	add	r3, sp, #4
 8006a2e:	466a      	mov	r2, sp
 8006a30:	f7ff ffca 	bl	80069c8 <__swhatbuf_r>
 8006a34:	9900      	ldr	r1, [sp, #0]
 8006a36:	4605      	mov	r5, r0
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7ff fbaf 	bl	800619c <_malloc_r>
 8006a3e:	b948      	cbnz	r0, 8006a54 <__smakebuf_r+0x44>
 8006a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a44:	059a      	lsls	r2, r3, #22
 8006a46:	d4ef      	bmi.n	8006a28 <__smakebuf_r+0x18>
 8006a48:	f023 0303 	bic.w	r3, r3, #3
 8006a4c:	f043 0302 	orr.w	r3, r3, #2
 8006a50:	81a3      	strh	r3, [r4, #12]
 8006a52:	e7e3      	b.n	8006a1c <__smakebuf_r+0xc>
 8006a54:	4b0d      	ldr	r3, [pc, #52]	; (8006a8c <__smakebuf_r+0x7c>)
 8006a56:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a58:	89a3      	ldrh	r3, [r4, #12]
 8006a5a:	6020      	str	r0, [r4, #0]
 8006a5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a60:	81a3      	strh	r3, [r4, #12]
 8006a62:	9b00      	ldr	r3, [sp, #0]
 8006a64:	6163      	str	r3, [r4, #20]
 8006a66:	9b01      	ldr	r3, [sp, #4]
 8006a68:	6120      	str	r0, [r4, #16]
 8006a6a:	b15b      	cbz	r3, 8006a84 <__smakebuf_r+0x74>
 8006a6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a70:	4630      	mov	r0, r6
 8006a72:	f000 fca1 	bl	80073b8 <_isatty_r>
 8006a76:	b128      	cbz	r0, 8006a84 <__smakebuf_r+0x74>
 8006a78:	89a3      	ldrh	r3, [r4, #12]
 8006a7a:	f023 0303 	bic.w	r3, r3, #3
 8006a7e:	f043 0301 	orr.w	r3, r3, #1
 8006a82:	81a3      	strh	r3, [r4, #12]
 8006a84:	89a3      	ldrh	r3, [r4, #12]
 8006a86:	431d      	orrs	r5, r3
 8006a88:	81a5      	strh	r5, [r4, #12]
 8006a8a:	e7cd      	b.n	8006a28 <__smakebuf_r+0x18>
 8006a8c:	0800687d 	.word	0x0800687d

08006a90 <__malloc_lock>:
 8006a90:	4770      	bx	lr

08006a92 <__malloc_unlock>:
 8006a92:	4770      	bx	lr

08006a94 <__ssputs_r>:
 8006a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a98:	688e      	ldr	r6, [r1, #8]
 8006a9a:	429e      	cmp	r6, r3
 8006a9c:	4682      	mov	sl, r0
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	4690      	mov	r8, r2
 8006aa2:	4699      	mov	r9, r3
 8006aa4:	d837      	bhi.n	8006b16 <__ssputs_r+0x82>
 8006aa6:	898a      	ldrh	r2, [r1, #12]
 8006aa8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006aac:	d031      	beq.n	8006b12 <__ssputs_r+0x7e>
 8006aae:	6825      	ldr	r5, [r4, #0]
 8006ab0:	6909      	ldr	r1, [r1, #16]
 8006ab2:	1a6f      	subs	r7, r5, r1
 8006ab4:	6965      	ldr	r5, [r4, #20]
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006abc:	fb95 f5f3 	sdiv	r5, r5, r3
 8006ac0:	f109 0301 	add.w	r3, r9, #1
 8006ac4:	443b      	add	r3, r7
 8006ac6:	429d      	cmp	r5, r3
 8006ac8:	bf38      	it	cc
 8006aca:	461d      	movcc	r5, r3
 8006acc:	0553      	lsls	r3, r2, #21
 8006ace:	d530      	bpl.n	8006b32 <__ssputs_r+0x9e>
 8006ad0:	4629      	mov	r1, r5
 8006ad2:	f7ff fb63 	bl	800619c <_malloc_r>
 8006ad6:	4606      	mov	r6, r0
 8006ad8:	b950      	cbnz	r0, 8006af0 <__ssputs_r+0x5c>
 8006ada:	230c      	movs	r3, #12
 8006adc:	f8ca 3000 	str.w	r3, [sl]
 8006ae0:	89a3      	ldrh	r3, [r4, #12]
 8006ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ae6:	81a3      	strh	r3, [r4, #12]
 8006ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8006aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af0:	463a      	mov	r2, r7
 8006af2:	6921      	ldr	r1, [r4, #16]
 8006af4:	f7ff faf0 	bl	80060d8 <memcpy>
 8006af8:	89a3      	ldrh	r3, [r4, #12]
 8006afa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006afe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b02:	81a3      	strh	r3, [r4, #12]
 8006b04:	6126      	str	r6, [r4, #16]
 8006b06:	6165      	str	r5, [r4, #20]
 8006b08:	443e      	add	r6, r7
 8006b0a:	1bed      	subs	r5, r5, r7
 8006b0c:	6026      	str	r6, [r4, #0]
 8006b0e:	60a5      	str	r5, [r4, #8]
 8006b10:	464e      	mov	r6, r9
 8006b12:	454e      	cmp	r6, r9
 8006b14:	d900      	bls.n	8006b18 <__ssputs_r+0x84>
 8006b16:	464e      	mov	r6, r9
 8006b18:	4632      	mov	r2, r6
 8006b1a:	4641      	mov	r1, r8
 8006b1c:	6820      	ldr	r0, [r4, #0]
 8006b1e:	f000 fc6d 	bl	80073fc <memmove>
 8006b22:	68a3      	ldr	r3, [r4, #8]
 8006b24:	1b9b      	subs	r3, r3, r6
 8006b26:	60a3      	str	r3, [r4, #8]
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	441e      	add	r6, r3
 8006b2c:	6026      	str	r6, [r4, #0]
 8006b2e:	2000      	movs	r0, #0
 8006b30:	e7dc      	b.n	8006aec <__ssputs_r+0x58>
 8006b32:	462a      	mov	r2, r5
 8006b34:	f000 fc7b 	bl	800742e <_realloc_r>
 8006b38:	4606      	mov	r6, r0
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d1e2      	bne.n	8006b04 <__ssputs_r+0x70>
 8006b3e:	6921      	ldr	r1, [r4, #16]
 8006b40:	4650      	mov	r0, sl
 8006b42:	f7ff fadd 	bl	8006100 <_free_r>
 8006b46:	e7c8      	b.n	8006ada <__ssputs_r+0x46>

08006b48 <_svfiprintf_r>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	461d      	mov	r5, r3
 8006b4e:	898b      	ldrh	r3, [r1, #12]
 8006b50:	061f      	lsls	r7, r3, #24
 8006b52:	b09d      	sub	sp, #116	; 0x74
 8006b54:	4680      	mov	r8, r0
 8006b56:	460c      	mov	r4, r1
 8006b58:	4616      	mov	r6, r2
 8006b5a:	d50f      	bpl.n	8006b7c <_svfiprintf_r+0x34>
 8006b5c:	690b      	ldr	r3, [r1, #16]
 8006b5e:	b96b      	cbnz	r3, 8006b7c <_svfiprintf_r+0x34>
 8006b60:	2140      	movs	r1, #64	; 0x40
 8006b62:	f7ff fb1b 	bl	800619c <_malloc_r>
 8006b66:	6020      	str	r0, [r4, #0]
 8006b68:	6120      	str	r0, [r4, #16]
 8006b6a:	b928      	cbnz	r0, 8006b78 <_svfiprintf_r+0x30>
 8006b6c:	230c      	movs	r3, #12
 8006b6e:	f8c8 3000 	str.w	r3, [r8]
 8006b72:	f04f 30ff 	mov.w	r0, #4294967295
 8006b76:	e0c8      	b.n	8006d0a <_svfiprintf_r+0x1c2>
 8006b78:	2340      	movs	r3, #64	; 0x40
 8006b7a:	6163      	str	r3, [r4, #20]
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b80:	2320      	movs	r3, #32
 8006b82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b86:	2330      	movs	r3, #48	; 0x30
 8006b88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b8c:	9503      	str	r5, [sp, #12]
 8006b8e:	f04f 0b01 	mov.w	fp, #1
 8006b92:	4637      	mov	r7, r6
 8006b94:	463d      	mov	r5, r7
 8006b96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006b9a:	b10b      	cbz	r3, 8006ba0 <_svfiprintf_r+0x58>
 8006b9c:	2b25      	cmp	r3, #37	; 0x25
 8006b9e:	d13e      	bne.n	8006c1e <_svfiprintf_r+0xd6>
 8006ba0:	ebb7 0a06 	subs.w	sl, r7, r6
 8006ba4:	d00b      	beq.n	8006bbe <_svfiprintf_r+0x76>
 8006ba6:	4653      	mov	r3, sl
 8006ba8:	4632      	mov	r2, r6
 8006baa:	4621      	mov	r1, r4
 8006bac:	4640      	mov	r0, r8
 8006bae:	f7ff ff71 	bl	8006a94 <__ssputs_r>
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	f000 80a4 	beq.w	8006d00 <_svfiprintf_r+0x1b8>
 8006bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bba:	4453      	add	r3, sl
 8006bbc:	9309      	str	r3, [sp, #36]	; 0x24
 8006bbe:	783b      	ldrb	r3, [r7, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f000 809d 	beq.w	8006d00 <_svfiprintf_r+0x1b8>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bd0:	9304      	str	r3, [sp, #16]
 8006bd2:	9307      	str	r3, [sp, #28]
 8006bd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bd8:	931a      	str	r3, [sp, #104]	; 0x68
 8006bda:	462f      	mov	r7, r5
 8006bdc:	2205      	movs	r2, #5
 8006bde:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006be2:	4850      	ldr	r0, [pc, #320]	; (8006d24 <_svfiprintf_r+0x1dc>)
 8006be4:	f7f9 fafc 	bl	80001e0 <memchr>
 8006be8:	9b04      	ldr	r3, [sp, #16]
 8006bea:	b9d0      	cbnz	r0, 8006c22 <_svfiprintf_r+0xda>
 8006bec:	06d9      	lsls	r1, r3, #27
 8006bee:	bf44      	itt	mi
 8006bf0:	2220      	movmi	r2, #32
 8006bf2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006bf6:	071a      	lsls	r2, r3, #28
 8006bf8:	bf44      	itt	mi
 8006bfa:	222b      	movmi	r2, #43	; 0x2b
 8006bfc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c00:	782a      	ldrb	r2, [r5, #0]
 8006c02:	2a2a      	cmp	r2, #42	; 0x2a
 8006c04:	d015      	beq.n	8006c32 <_svfiprintf_r+0xea>
 8006c06:	9a07      	ldr	r2, [sp, #28]
 8006c08:	462f      	mov	r7, r5
 8006c0a:	2000      	movs	r0, #0
 8006c0c:	250a      	movs	r5, #10
 8006c0e:	4639      	mov	r1, r7
 8006c10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c14:	3b30      	subs	r3, #48	; 0x30
 8006c16:	2b09      	cmp	r3, #9
 8006c18:	d94d      	bls.n	8006cb6 <_svfiprintf_r+0x16e>
 8006c1a:	b1b8      	cbz	r0, 8006c4c <_svfiprintf_r+0x104>
 8006c1c:	e00f      	b.n	8006c3e <_svfiprintf_r+0xf6>
 8006c1e:	462f      	mov	r7, r5
 8006c20:	e7b8      	b.n	8006b94 <_svfiprintf_r+0x4c>
 8006c22:	4a40      	ldr	r2, [pc, #256]	; (8006d24 <_svfiprintf_r+0x1dc>)
 8006c24:	1a80      	subs	r0, r0, r2
 8006c26:	fa0b f000 	lsl.w	r0, fp, r0
 8006c2a:	4318      	orrs	r0, r3
 8006c2c:	9004      	str	r0, [sp, #16]
 8006c2e:	463d      	mov	r5, r7
 8006c30:	e7d3      	b.n	8006bda <_svfiprintf_r+0x92>
 8006c32:	9a03      	ldr	r2, [sp, #12]
 8006c34:	1d11      	adds	r1, r2, #4
 8006c36:	6812      	ldr	r2, [r2, #0]
 8006c38:	9103      	str	r1, [sp, #12]
 8006c3a:	2a00      	cmp	r2, #0
 8006c3c:	db01      	blt.n	8006c42 <_svfiprintf_r+0xfa>
 8006c3e:	9207      	str	r2, [sp, #28]
 8006c40:	e004      	b.n	8006c4c <_svfiprintf_r+0x104>
 8006c42:	4252      	negs	r2, r2
 8006c44:	f043 0302 	orr.w	r3, r3, #2
 8006c48:	9207      	str	r2, [sp, #28]
 8006c4a:	9304      	str	r3, [sp, #16]
 8006c4c:	783b      	ldrb	r3, [r7, #0]
 8006c4e:	2b2e      	cmp	r3, #46	; 0x2e
 8006c50:	d10c      	bne.n	8006c6c <_svfiprintf_r+0x124>
 8006c52:	787b      	ldrb	r3, [r7, #1]
 8006c54:	2b2a      	cmp	r3, #42	; 0x2a
 8006c56:	d133      	bne.n	8006cc0 <_svfiprintf_r+0x178>
 8006c58:	9b03      	ldr	r3, [sp, #12]
 8006c5a:	1d1a      	adds	r2, r3, #4
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	9203      	str	r2, [sp, #12]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	bfb8      	it	lt
 8006c64:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c68:	3702      	adds	r7, #2
 8006c6a:	9305      	str	r3, [sp, #20]
 8006c6c:	4d2e      	ldr	r5, [pc, #184]	; (8006d28 <_svfiprintf_r+0x1e0>)
 8006c6e:	7839      	ldrb	r1, [r7, #0]
 8006c70:	2203      	movs	r2, #3
 8006c72:	4628      	mov	r0, r5
 8006c74:	f7f9 fab4 	bl	80001e0 <memchr>
 8006c78:	b138      	cbz	r0, 8006c8a <_svfiprintf_r+0x142>
 8006c7a:	2340      	movs	r3, #64	; 0x40
 8006c7c:	1b40      	subs	r0, r0, r5
 8006c7e:	fa03 f000 	lsl.w	r0, r3, r0
 8006c82:	9b04      	ldr	r3, [sp, #16]
 8006c84:	4303      	orrs	r3, r0
 8006c86:	3701      	adds	r7, #1
 8006c88:	9304      	str	r3, [sp, #16]
 8006c8a:	7839      	ldrb	r1, [r7, #0]
 8006c8c:	4827      	ldr	r0, [pc, #156]	; (8006d2c <_svfiprintf_r+0x1e4>)
 8006c8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c92:	2206      	movs	r2, #6
 8006c94:	1c7e      	adds	r6, r7, #1
 8006c96:	f7f9 faa3 	bl	80001e0 <memchr>
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	d038      	beq.n	8006d10 <_svfiprintf_r+0x1c8>
 8006c9e:	4b24      	ldr	r3, [pc, #144]	; (8006d30 <_svfiprintf_r+0x1e8>)
 8006ca0:	bb13      	cbnz	r3, 8006ce8 <_svfiprintf_r+0x1a0>
 8006ca2:	9b03      	ldr	r3, [sp, #12]
 8006ca4:	3307      	adds	r3, #7
 8006ca6:	f023 0307 	bic.w	r3, r3, #7
 8006caa:	3308      	adds	r3, #8
 8006cac:	9303      	str	r3, [sp, #12]
 8006cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb0:	444b      	add	r3, r9
 8006cb2:	9309      	str	r3, [sp, #36]	; 0x24
 8006cb4:	e76d      	b.n	8006b92 <_svfiprintf_r+0x4a>
 8006cb6:	fb05 3202 	mla	r2, r5, r2, r3
 8006cba:	2001      	movs	r0, #1
 8006cbc:	460f      	mov	r7, r1
 8006cbe:	e7a6      	b.n	8006c0e <_svfiprintf_r+0xc6>
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	3701      	adds	r7, #1
 8006cc4:	9305      	str	r3, [sp, #20]
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	250a      	movs	r5, #10
 8006cca:	4638      	mov	r0, r7
 8006ccc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cd0:	3a30      	subs	r2, #48	; 0x30
 8006cd2:	2a09      	cmp	r2, #9
 8006cd4:	d903      	bls.n	8006cde <_svfiprintf_r+0x196>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0c8      	beq.n	8006c6c <_svfiprintf_r+0x124>
 8006cda:	9105      	str	r1, [sp, #20]
 8006cdc:	e7c6      	b.n	8006c6c <_svfiprintf_r+0x124>
 8006cde:	fb05 2101 	mla	r1, r5, r1, r2
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	4607      	mov	r7, r0
 8006ce6:	e7f0      	b.n	8006cca <_svfiprintf_r+0x182>
 8006ce8:	ab03      	add	r3, sp, #12
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	4622      	mov	r2, r4
 8006cee:	4b11      	ldr	r3, [pc, #68]	; (8006d34 <_svfiprintf_r+0x1ec>)
 8006cf0:	a904      	add	r1, sp, #16
 8006cf2:	4640      	mov	r0, r8
 8006cf4:	f3af 8000 	nop.w
 8006cf8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006cfc:	4681      	mov	r9, r0
 8006cfe:	d1d6      	bne.n	8006cae <_svfiprintf_r+0x166>
 8006d00:	89a3      	ldrh	r3, [r4, #12]
 8006d02:	065b      	lsls	r3, r3, #25
 8006d04:	f53f af35 	bmi.w	8006b72 <_svfiprintf_r+0x2a>
 8006d08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d0a:	b01d      	add	sp, #116	; 0x74
 8006d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d10:	ab03      	add	r3, sp, #12
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	4622      	mov	r2, r4
 8006d16:	4b07      	ldr	r3, [pc, #28]	; (8006d34 <_svfiprintf_r+0x1ec>)
 8006d18:	a904      	add	r1, sp, #16
 8006d1a:	4640      	mov	r0, r8
 8006d1c:	f000 f9c2 	bl	80070a4 <_printf_i>
 8006d20:	e7ea      	b.n	8006cf8 <_svfiprintf_r+0x1b0>
 8006d22:	bf00      	nop
 8006d24:	08007a18 	.word	0x08007a18
 8006d28:	08007a1e 	.word	0x08007a1e
 8006d2c:	08007a22 	.word	0x08007a22
 8006d30:	00000000 	.word	0x00000000
 8006d34:	08006a95 	.word	0x08006a95

08006d38 <__sfputc_r>:
 8006d38:	6893      	ldr	r3, [r2, #8]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	b410      	push	{r4}
 8006d40:	6093      	str	r3, [r2, #8]
 8006d42:	da08      	bge.n	8006d56 <__sfputc_r+0x1e>
 8006d44:	6994      	ldr	r4, [r2, #24]
 8006d46:	42a3      	cmp	r3, r4
 8006d48:	db01      	blt.n	8006d4e <__sfputc_r+0x16>
 8006d4a:	290a      	cmp	r1, #10
 8006d4c:	d103      	bne.n	8006d56 <__sfputc_r+0x1e>
 8006d4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d52:	f7ff bbff 	b.w	8006554 <__swbuf_r>
 8006d56:	6813      	ldr	r3, [r2, #0]
 8006d58:	1c58      	adds	r0, r3, #1
 8006d5a:	6010      	str	r0, [r2, #0]
 8006d5c:	7019      	strb	r1, [r3, #0]
 8006d5e:	4608      	mov	r0, r1
 8006d60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <__sfputs_r>:
 8006d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d68:	4606      	mov	r6, r0
 8006d6a:	460f      	mov	r7, r1
 8006d6c:	4614      	mov	r4, r2
 8006d6e:	18d5      	adds	r5, r2, r3
 8006d70:	42ac      	cmp	r4, r5
 8006d72:	d101      	bne.n	8006d78 <__sfputs_r+0x12>
 8006d74:	2000      	movs	r0, #0
 8006d76:	e007      	b.n	8006d88 <__sfputs_r+0x22>
 8006d78:	463a      	mov	r2, r7
 8006d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d7e:	4630      	mov	r0, r6
 8006d80:	f7ff ffda 	bl	8006d38 <__sfputc_r>
 8006d84:	1c43      	adds	r3, r0, #1
 8006d86:	d1f3      	bne.n	8006d70 <__sfputs_r+0xa>
 8006d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d8c <_vfiprintf_r>:
 8006d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d90:	460c      	mov	r4, r1
 8006d92:	b09d      	sub	sp, #116	; 0x74
 8006d94:	4617      	mov	r7, r2
 8006d96:	461d      	mov	r5, r3
 8006d98:	4606      	mov	r6, r0
 8006d9a:	b118      	cbz	r0, 8006da4 <_vfiprintf_r+0x18>
 8006d9c:	6983      	ldr	r3, [r0, #24]
 8006d9e:	b90b      	cbnz	r3, 8006da4 <_vfiprintf_r+0x18>
 8006da0:	f7ff fd88 	bl	80068b4 <__sinit>
 8006da4:	4b7c      	ldr	r3, [pc, #496]	; (8006f98 <_vfiprintf_r+0x20c>)
 8006da6:	429c      	cmp	r4, r3
 8006da8:	d158      	bne.n	8006e5c <_vfiprintf_r+0xd0>
 8006daa:	6874      	ldr	r4, [r6, #4]
 8006dac:	89a3      	ldrh	r3, [r4, #12]
 8006dae:	0718      	lsls	r0, r3, #28
 8006db0:	d55e      	bpl.n	8006e70 <_vfiprintf_r+0xe4>
 8006db2:	6923      	ldr	r3, [r4, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d05b      	beq.n	8006e70 <_vfiprintf_r+0xe4>
 8006db8:	2300      	movs	r3, #0
 8006dba:	9309      	str	r3, [sp, #36]	; 0x24
 8006dbc:	2320      	movs	r3, #32
 8006dbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006dc2:	2330      	movs	r3, #48	; 0x30
 8006dc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006dc8:	9503      	str	r5, [sp, #12]
 8006dca:	f04f 0b01 	mov.w	fp, #1
 8006dce:	46b8      	mov	r8, r7
 8006dd0:	4645      	mov	r5, r8
 8006dd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006dd6:	b10b      	cbz	r3, 8006ddc <_vfiprintf_r+0x50>
 8006dd8:	2b25      	cmp	r3, #37	; 0x25
 8006dda:	d154      	bne.n	8006e86 <_vfiprintf_r+0xfa>
 8006ddc:	ebb8 0a07 	subs.w	sl, r8, r7
 8006de0:	d00b      	beq.n	8006dfa <_vfiprintf_r+0x6e>
 8006de2:	4653      	mov	r3, sl
 8006de4:	463a      	mov	r2, r7
 8006de6:	4621      	mov	r1, r4
 8006de8:	4630      	mov	r0, r6
 8006dea:	f7ff ffbc 	bl	8006d66 <__sfputs_r>
 8006dee:	3001      	adds	r0, #1
 8006df0:	f000 80c2 	beq.w	8006f78 <_vfiprintf_r+0x1ec>
 8006df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006df6:	4453      	add	r3, sl
 8006df8:	9309      	str	r3, [sp, #36]	; 0x24
 8006dfa:	f898 3000 	ldrb.w	r3, [r8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 80ba 	beq.w	8006f78 <_vfiprintf_r+0x1ec>
 8006e04:	2300      	movs	r3, #0
 8006e06:	f04f 32ff 	mov.w	r2, #4294967295
 8006e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e0e:	9304      	str	r3, [sp, #16]
 8006e10:	9307      	str	r3, [sp, #28]
 8006e12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e16:	931a      	str	r3, [sp, #104]	; 0x68
 8006e18:	46a8      	mov	r8, r5
 8006e1a:	2205      	movs	r2, #5
 8006e1c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006e20:	485e      	ldr	r0, [pc, #376]	; (8006f9c <_vfiprintf_r+0x210>)
 8006e22:	f7f9 f9dd 	bl	80001e0 <memchr>
 8006e26:	9b04      	ldr	r3, [sp, #16]
 8006e28:	bb78      	cbnz	r0, 8006e8a <_vfiprintf_r+0xfe>
 8006e2a:	06d9      	lsls	r1, r3, #27
 8006e2c:	bf44      	itt	mi
 8006e2e:	2220      	movmi	r2, #32
 8006e30:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006e34:	071a      	lsls	r2, r3, #28
 8006e36:	bf44      	itt	mi
 8006e38:	222b      	movmi	r2, #43	; 0x2b
 8006e3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006e3e:	782a      	ldrb	r2, [r5, #0]
 8006e40:	2a2a      	cmp	r2, #42	; 0x2a
 8006e42:	d02a      	beq.n	8006e9a <_vfiprintf_r+0x10e>
 8006e44:	9a07      	ldr	r2, [sp, #28]
 8006e46:	46a8      	mov	r8, r5
 8006e48:	2000      	movs	r0, #0
 8006e4a:	250a      	movs	r5, #10
 8006e4c:	4641      	mov	r1, r8
 8006e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e52:	3b30      	subs	r3, #48	; 0x30
 8006e54:	2b09      	cmp	r3, #9
 8006e56:	d969      	bls.n	8006f2c <_vfiprintf_r+0x1a0>
 8006e58:	b360      	cbz	r0, 8006eb4 <_vfiprintf_r+0x128>
 8006e5a:	e024      	b.n	8006ea6 <_vfiprintf_r+0x11a>
 8006e5c:	4b50      	ldr	r3, [pc, #320]	; (8006fa0 <_vfiprintf_r+0x214>)
 8006e5e:	429c      	cmp	r4, r3
 8006e60:	d101      	bne.n	8006e66 <_vfiprintf_r+0xda>
 8006e62:	68b4      	ldr	r4, [r6, #8]
 8006e64:	e7a2      	b.n	8006dac <_vfiprintf_r+0x20>
 8006e66:	4b4f      	ldr	r3, [pc, #316]	; (8006fa4 <_vfiprintf_r+0x218>)
 8006e68:	429c      	cmp	r4, r3
 8006e6a:	bf08      	it	eq
 8006e6c:	68f4      	ldreq	r4, [r6, #12]
 8006e6e:	e79d      	b.n	8006dac <_vfiprintf_r+0x20>
 8006e70:	4621      	mov	r1, r4
 8006e72:	4630      	mov	r0, r6
 8006e74:	f7ff fbc0 	bl	80065f8 <__swsetup_r>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d09d      	beq.n	8006db8 <_vfiprintf_r+0x2c>
 8006e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e80:	b01d      	add	sp, #116	; 0x74
 8006e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e86:	46a8      	mov	r8, r5
 8006e88:	e7a2      	b.n	8006dd0 <_vfiprintf_r+0x44>
 8006e8a:	4a44      	ldr	r2, [pc, #272]	; (8006f9c <_vfiprintf_r+0x210>)
 8006e8c:	1a80      	subs	r0, r0, r2
 8006e8e:	fa0b f000 	lsl.w	r0, fp, r0
 8006e92:	4318      	orrs	r0, r3
 8006e94:	9004      	str	r0, [sp, #16]
 8006e96:	4645      	mov	r5, r8
 8006e98:	e7be      	b.n	8006e18 <_vfiprintf_r+0x8c>
 8006e9a:	9a03      	ldr	r2, [sp, #12]
 8006e9c:	1d11      	adds	r1, r2, #4
 8006e9e:	6812      	ldr	r2, [r2, #0]
 8006ea0:	9103      	str	r1, [sp, #12]
 8006ea2:	2a00      	cmp	r2, #0
 8006ea4:	db01      	blt.n	8006eaa <_vfiprintf_r+0x11e>
 8006ea6:	9207      	str	r2, [sp, #28]
 8006ea8:	e004      	b.n	8006eb4 <_vfiprintf_r+0x128>
 8006eaa:	4252      	negs	r2, r2
 8006eac:	f043 0302 	orr.w	r3, r3, #2
 8006eb0:	9207      	str	r2, [sp, #28]
 8006eb2:	9304      	str	r3, [sp, #16]
 8006eb4:	f898 3000 	ldrb.w	r3, [r8]
 8006eb8:	2b2e      	cmp	r3, #46	; 0x2e
 8006eba:	d10e      	bne.n	8006eda <_vfiprintf_r+0x14e>
 8006ebc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ec2:	d138      	bne.n	8006f36 <_vfiprintf_r+0x1aa>
 8006ec4:	9b03      	ldr	r3, [sp, #12]
 8006ec6:	1d1a      	adds	r2, r3, #4
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	9203      	str	r2, [sp, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	bfb8      	it	lt
 8006ed0:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ed4:	f108 0802 	add.w	r8, r8, #2
 8006ed8:	9305      	str	r3, [sp, #20]
 8006eda:	4d33      	ldr	r5, [pc, #204]	; (8006fa8 <_vfiprintf_r+0x21c>)
 8006edc:	f898 1000 	ldrb.w	r1, [r8]
 8006ee0:	2203      	movs	r2, #3
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	f7f9 f97c 	bl	80001e0 <memchr>
 8006ee8:	b140      	cbz	r0, 8006efc <_vfiprintf_r+0x170>
 8006eea:	2340      	movs	r3, #64	; 0x40
 8006eec:	1b40      	subs	r0, r0, r5
 8006eee:	fa03 f000 	lsl.w	r0, r3, r0
 8006ef2:	9b04      	ldr	r3, [sp, #16]
 8006ef4:	4303      	orrs	r3, r0
 8006ef6:	f108 0801 	add.w	r8, r8, #1
 8006efa:	9304      	str	r3, [sp, #16]
 8006efc:	f898 1000 	ldrb.w	r1, [r8]
 8006f00:	482a      	ldr	r0, [pc, #168]	; (8006fac <_vfiprintf_r+0x220>)
 8006f02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f06:	2206      	movs	r2, #6
 8006f08:	f108 0701 	add.w	r7, r8, #1
 8006f0c:	f7f9 f968 	bl	80001e0 <memchr>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	d037      	beq.n	8006f84 <_vfiprintf_r+0x1f8>
 8006f14:	4b26      	ldr	r3, [pc, #152]	; (8006fb0 <_vfiprintf_r+0x224>)
 8006f16:	bb1b      	cbnz	r3, 8006f60 <_vfiprintf_r+0x1d4>
 8006f18:	9b03      	ldr	r3, [sp, #12]
 8006f1a:	3307      	adds	r3, #7
 8006f1c:	f023 0307 	bic.w	r3, r3, #7
 8006f20:	3308      	adds	r3, #8
 8006f22:	9303      	str	r3, [sp, #12]
 8006f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f26:	444b      	add	r3, r9
 8006f28:	9309      	str	r3, [sp, #36]	; 0x24
 8006f2a:	e750      	b.n	8006dce <_vfiprintf_r+0x42>
 8006f2c:	fb05 3202 	mla	r2, r5, r2, r3
 8006f30:	2001      	movs	r0, #1
 8006f32:	4688      	mov	r8, r1
 8006f34:	e78a      	b.n	8006e4c <_vfiprintf_r+0xc0>
 8006f36:	2300      	movs	r3, #0
 8006f38:	f108 0801 	add.w	r8, r8, #1
 8006f3c:	9305      	str	r3, [sp, #20]
 8006f3e:	4619      	mov	r1, r3
 8006f40:	250a      	movs	r5, #10
 8006f42:	4640      	mov	r0, r8
 8006f44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f48:	3a30      	subs	r2, #48	; 0x30
 8006f4a:	2a09      	cmp	r2, #9
 8006f4c:	d903      	bls.n	8006f56 <_vfiprintf_r+0x1ca>
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d0c3      	beq.n	8006eda <_vfiprintf_r+0x14e>
 8006f52:	9105      	str	r1, [sp, #20]
 8006f54:	e7c1      	b.n	8006eda <_vfiprintf_r+0x14e>
 8006f56:	fb05 2101 	mla	r1, r5, r1, r2
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	4680      	mov	r8, r0
 8006f5e:	e7f0      	b.n	8006f42 <_vfiprintf_r+0x1b6>
 8006f60:	ab03      	add	r3, sp, #12
 8006f62:	9300      	str	r3, [sp, #0]
 8006f64:	4622      	mov	r2, r4
 8006f66:	4b13      	ldr	r3, [pc, #76]	; (8006fb4 <_vfiprintf_r+0x228>)
 8006f68:	a904      	add	r1, sp, #16
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	f3af 8000 	nop.w
 8006f70:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006f74:	4681      	mov	r9, r0
 8006f76:	d1d5      	bne.n	8006f24 <_vfiprintf_r+0x198>
 8006f78:	89a3      	ldrh	r3, [r4, #12]
 8006f7a:	065b      	lsls	r3, r3, #25
 8006f7c:	f53f af7e 	bmi.w	8006e7c <_vfiprintf_r+0xf0>
 8006f80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f82:	e77d      	b.n	8006e80 <_vfiprintf_r+0xf4>
 8006f84:	ab03      	add	r3, sp, #12
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	4622      	mov	r2, r4
 8006f8a:	4b0a      	ldr	r3, [pc, #40]	; (8006fb4 <_vfiprintf_r+0x228>)
 8006f8c:	a904      	add	r1, sp, #16
 8006f8e:	4630      	mov	r0, r6
 8006f90:	f000 f888 	bl	80070a4 <_printf_i>
 8006f94:	e7ec      	b.n	8006f70 <_vfiprintf_r+0x1e4>
 8006f96:	bf00      	nop
 8006f98:	080079d8 	.word	0x080079d8
 8006f9c:	08007a18 	.word	0x08007a18
 8006fa0:	080079f8 	.word	0x080079f8
 8006fa4:	080079b8 	.word	0x080079b8
 8006fa8:	08007a1e 	.word	0x08007a1e
 8006fac:	08007a22 	.word	0x08007a22
 8006fb0:	00000000 	.word	0x00000000
 8006fb4:	08006d67 	.word	0x08006d67

08006fb8 <_printf_common>:
 8006fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fbc:	4691      	mov	r9, r2
 8006fbe:	461f      	mov	r7, r3
 8006fc0:	688a      	ldr	r2, [r1, #8]
 8006fc2:	690b      	ldr	r3, [r1, #16]
 8006fc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	bfb8      	it	lt
 8006fcc:	4613      	movlt	r3, r2
 8006fce:	f8c9 3000 	str.w	r3, [r9]
 8006fd2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fd6:	4606      	mov	r6, r0
 8006fd8:	460c      	mov	r4, r1
 8006fda:	b112      	cbz	r2, 8006fe2 <_printf_common+0x2a>
 8006fdc:	3301      	adds	r3, #1
 8006fde:	f8c9 3000 	str.w	r3, [r9]
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	0699      	lsls	r1, r3, #26
 8006fe6:	bf42      	ittt	mi
 8006fe8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006fec:	3302      	addmi	r3, #2
 8006fee:	f8c9 3000 	strmi.w	r3, [r9]
 8006ff2:	6825      	ldr	r5, [r4, #0]
 8006ff4:	f015 0506 	ands.w	r5, r5, #6
 8006ff8:	d107      	bne.n	800700a <_printf_common+0x52>
 8006ffa:	f104 0a19 	add.w	sl, r4, #25
 8006ffe:	68e3      	ldr	r3, [r4, #12]
 8007000:	f8d9 2000 	ldr.w	r2, [r9]
 8007004:	1a9b      	subs	r3, r3, r2
 8007006:	42ab      	cmp	r3, r5
 8007008:	dc28      	bgt.n	800705c <_printf_common+0xa4>
 800700a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800700e:	6822      	ldr	r2, [r4, #0]
 8007010:	3300      	adds	r3, #0
 8007012:	bf18      	it	ne
 8007014:	2301      	movne	r3, #1
 8007016:	0692      	lsls	r2, r2, #26
 8007018:	d42d      	bmi.n	8007076 <_printf_common+0xbe>
 800701a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800701e:	4639      	mov	r1, r7
 8007020:	4630      	mov	r0, r6
 8007022:	47c0      	blx	r8
 8007024:	3001      	adds	r0, #1
 8007026:	d020      	beq.n	800706a <_printf_common+0xb2>
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	68e5      	ldr	r5, [r4, #12]
 800702c:	f8d9 2000 	ldr.w	r2, [r9]
 8007030:	f003 0306 	and.w	r3, r3, #6
 8007034:	2b04      	cmp	r3, #4
 8007036:	bf08      	it	eq
 8007038:	1aad      	subeq	r5, r5, r2
 800703a:	68a3      	ldr	r3, [r4, #8]
 800703c:	6922      	ldr	r2, [r4, #16]
 800703e:	bf0c      	ite	eq
 8007040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007044:	2500      	movne	r5, #0
 8007046:	4293      	cmp	r3, r2
 8007048:	bfc4      	itt	gt
 800704a:	1a9b      	subgt	r3, r3, r2
 800704c:	18ed      	addgt	r5, r5, r3
 800704e:	f04f 0900 	mov.w	r9, #0
 8007052:	341a      	adds	r4, #26
 8007054:	454d      	cmp	r5, r9
 8007056:	d11a      	bne.n	800708e <_printf_common+0xd6>
 8007058:	2000      	movs	r0, #0
 800705a:	e008      	b.n	800706e <_printf_common+0xb6>
 800705c:	2301      	movs	r3, #1
 800705e:	4652      	mov	r2, sl
 8007060:	4639      	mov	r1, r7
 8007062:	4630      	mov	r0, r6
 8007064:	47c0      	blx	r8
 8007066:	3001      	adds	r0, #1
 8007068:	d103      	bne.n	8007072 <_printf_common+0xba>
 800706a:	f04f 30ff 	mov.w	r0, #4294967295
 800706e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007072:	3501      	adds	r5, #1
 8007074:	e7c3      	b.n	8006ffe <_printf_common+0x46>
 8007076:	18e1      	adds	r1, r4, r3
 8007078:	1c5a      	adds	r2, r3, #1
 800707a:	2030      	movs	r0, #48	; 0x30
 800707c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007080:	4422      	add	r2, r4
 8007082:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007086:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800708a:	3302      	adds	r3, #2
 800708c:	e7c5      	b.n	800701a <_printf_common+0x62>
 800708e:	2301      	movs	r3, #1
 8007090:	4622      	mov	r2, r4
 8007092:	4639      	mov	r1, r7
 8007094:	4630      	mov	r0, r6
 8007096:	47c0      	blx	r8
 8007098:	3001      	adds	r0, #1
 800709a:	d0e6      	beq.n	800706a <_printf_common+0xb2>
 800709c:	f109 0901 	add.w	r9, r9, #1
 80070a0:	e7d8      	b.n	8007054 <_printf_common+0x9c>
	...

080070a4 <_printf_i>:
 80070a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80070a8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80070ac:	460c      	mov	r4, r1
 80070ae:	7e09      	ldrb	r1, [r1, #24]
 80070b0:	b085      	sub	sp, #20
 80070b2:	296e      	cmp	r1, #110	; 0x6e
 80070b4:	4617      	mov	r7, r2
 80070b6:	4606      	mov	r6, r0
 80070b8:	4698      	mov	r8, r3
 80070ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070bc:	f000 80b3 	beq.w	8007226 <_printf_i+0x182>
 80070c0:	d822      	bhi.n	8007108 <_printf_i+0x64>
 80070c2:	2963      	cmp	r1, #99	; 0x63
 80070c4:	d036      	beq.n	8007134 <_printf_i+0x90>
 80070c6:	d80a      	bhi.n	80070de <_printf_i+0x3a>
 80070c8:	2900      	cmp	r1, #0
 80070ca:	f000 80b9 	beq.w	8007240 <_printf_i+0x19c>
 80070ce:	2958      	cmp	r1, #88	; 0x58
 80070d0:	f000 8083 	beq.w	80071da <_printf_i+0x136>
 80070d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070d8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80070dc:	e032      	b.n	8007144 <_printf_i+0xa0>
 80070de:	2964      	cmp	r1, #100	; 0x64
 80070e0:	d001      	beq.n	80070e6 <_printf_i+0x42>
 80070e2:	2969      	cmp	r1, #105	; 0x69
 80070e4:	d1f6      	bne.n	80070d4 <_printf_i+0x30>
 80070e6:	6820      	ldr	r0, [r4, #0]
 80070e8:	6813      	ldr	r3, [r2, #0]
 80070ea:	0605      	lsls	r5, r0, #24
 80070ec:	f103 0104 	add.w	r1, r3, #4
 80070f0:	d52a      	bpl.n	8007148 <_printf_i+0xa4>
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6011      	str	r1, [r2, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	da03      	bge.n	8007102 <_printf_i+0x5e>
 80070fa:	222d      	movs	r2, #45	; 0x2d
 80070fc:	425b      	negs	r3, r3
 80070fe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007102:	486f      	ldr	r0, [pc, #444]	; (80072c0 <_printf_i+0x21c>)
 8007104:	220a      	movs	r2, #10
 8007106:	e039      	b.n	800717c <_printf_i+0xd8>
 8007108:	2973      	cmp	r1, #115	; 0x73
 800710a:	f000 809d 	beq.w	8007248 <_printf_i+0x1a4>
 800710e:	d808      	bhi.n	8007122 <_printf_i+0x7e>
 8007110:	296f      	cmp	r1, #111	; 0x6f
 8007112:	d020      	beq.n	8007156 <_printf_i+0xb2>
 8007114:	2970      	cmp	r1, #112	; 0x70
 8007116:	d1dd      	bne.n	80070d4 <_printf_i+0x30>
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	f043 0320 	orr.w	r3, r3, #32
 800711e:	6023      	str	r3, [r4, #0]
 8007120:	e003      	b.n	800712a <_printf_i+0x86>
 8007122:	2975      	cmp	r1, #117	; 0x75
 8007124:	d017      	beq.n	8007156 <_printf_i+0xb2>
 8007126:	2978      	cmp	r1, #120	; 0x78
 8007128:	d1d4      	bne.n	80070d4 <_printf_i+0x30>
 800712a:	2378      	movs	r3, #120	; 0x78
 800712c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007130:	4864      	ldr	r0, [pc, #400]	; (80072c4 <_printf_i+0x220>)
 8007132:	e055      	b.n	80071e0 <_printf_i+0x13c>
 8007134:	6813      	ldr	r3, [r2, #0]
 8007136:	1d19      	adds	r1, r3, #4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6011      	str	r1, [r2, #0]
 800713c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007140:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007144:	2301      	movs	r3, #1
 8007146:	e08c      	b.n	8007262 <_printf_i+0x1be>
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6011      	str	r1, [r2, #0]
 800714c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007150:	bf18      	it	ne
 8007152:	b21b      	sxthne	r3, r3
 8007154:	e7cf      	b.n	80070f6 <_printf_i+0x52>
 8007156:	6813      	ldr	r3, [r2, #0]
 8007158:	6825      	ldr	r5, [r4, #0]
 800715a:	1d18      	adds	r0, r3, #4
 800715c:	6010      	str	r0, [r2, #0]
 800715e:	0628      	lsls	r0, r5, #24
 8007160:	d501      	bpl.n	8007166 <_printf_i+0xc2>
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	e002      	b.n	800716c <_printf_i+0xc8>
 8007166:	0668      	lsls	r0, r5, #25
 8007168:	d5fb      	bpl.n	8007162 <_printf_i+0xbe>
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	4854      	ldr	r0, [pc, #336]	; (80072c0 <_printf_i+0x21c>)
 800716e:	296f      	cmp	r1, #111	; 0x6f
 8007170:	bf14      	ite	ne
 8007172:	220a      	movne	r2, #10
 8007174:	2208      	moveq	r2, #8
 8007176:	2100      	movs	r1, #0
 8007178:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800717c:	6865      	ldr	r5, [r4, #4]
 800717e:	60a5      	str	r5, [r4, #8]
 8007180:	2d00      	cmp	r5, #0
 8007182:	f2c0 8095 	blt.w	80072b0 <_printf_i+0x20c>
 8007186:	6821      	ldr	r1, [r4, #0]
 8007188:	f021 0104 	bic.w	r1, r1, #4
 800718c:	6021      	str	r1, [r4, #0]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d13d      	bne.n	800720e <_printf_i+0x16a>
 8007192:	2d00      	cmp	r5, #0
 8007194:	f040 808e 	bne.w	80072b4 <_printf_i+0x210>
 8007198:	4665      	mov	r5, ip
 800719a:	2a08      	cmp	r2, #8
 800719c:	d10b      	bne.n	80071b6 <_printf_i+0x112>
 800719e:	6823      	ldr	r3, [r4, #0]
 80071a0:	07db      	lsls	r3, r3, #31
 80071a2:	d508      	bpl.n	80071b6 <_printf_i+0x112>
 80071a4:	6923      	ldr	r3, [r4, #16]
 80071a6:	6862      	ldr	r2, [r4, #4]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	bfde      	ittt	le
 80071ac:	2330      	movle	r3, #48	; 0x30
 80071ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80071b6:	ebac 0305 	sub.w	r3, ip, r5
 80071ba:	6123      	str	r3, [r4, #16]
 80071bc:	f8cd 8000 	str.w	r8, [sp]
 80071c0:	463b      	mov	r3, r7
 80071c2:	aa03      	add	r2, sp, #12
 80071c4:	4621      	mov	r1, r4
 80071c6:	4630      	mov	r0, r6
 80071c8:	f7ff fef6 	bl	8006fb8 <_printf_common>
 80071cc:	3001      	adds	r0, #1
 80071ce:	d14d      	bne.n	800726c <_printf_i+0x1c8>
 80071d0:	f04f 30ff 	mov.w	r0, #4294967295
 80071d4:	b005      	add	sp, #20
 80071d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071da:	4839      	ldr	r0, [pc, #228]	; (80072c0 <_printf_i+0x21c>)
 80071dc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80071e0:	6813      	ldr	r3, [r2, #0]
 80071e2:	6821      	ldr	r1, [r4, #0]
 80071e4:	1d1d      	adds	r5, r3, #4
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	6015      	str	r5, [r2, #0]
 80071ea:	060a      	lsls	r2, r1, #24
 80071ec:	d50b      	bpl.n	8007206 <_printf_i+0x162>
 80071ee:	07ca      	lsls	r2, r1, #31
 80071f0:	bf44      	itt	mi
 80071f2:	f041 0120 	orrmi.w	r1, r1, #32
 80071f6:	6021      	strmi	r1, [r4, #0]
 80071f8:	b91b      	cbnz	r3, 8007202 <_printf_i+0x15e>
 80071fa:	6822      	ldr	r2, [r4, #0]
 80071fc:	f022 0220 	bic.w	r2, r2, #32
 8007200:	6022      	str	r2, [r4, #0]
 8007202:	2210      	movs	r2, #16
 8007204:	e7b7      	b.n	8007176 <_printf_i+0xd2>
 8007206:	064d      	lsls	r5, r1, #25
 8007208:	bf48      	it	mi
 800720a:	b29b      	uxthmi	r3, r3
 800720c:	e7ef      	b.n	80071ee <_printf_i+0x14a>
 800720e:	4665      	mov	r5, ip
 8007210:	fbb3 f1f2 	udiv	r1, r3, r2
 8007214:	fb02 3311 	mls	r3, r2, r1, r3
 8007218:	5cc3      	ldrb	r3, [r0, r3]
 800721a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800721e:	460b      	mov	r3, r1
 8007220:	2900      	cmp	r1, #0
 8007222:	d1f5      	bne.n	8007210 <_printf_i+0x16c>
 8007224:	e7b9      	b.n	800719a <_printf_i+0xf6>
 8007226:	6813      	ldr	r3, [r2, #0]
 8007228:	6825      	ldr	r5, [r4, #0]
 800722a:	6961      	ldr	r1, [r4, #20]
 800722c:	1d18      	adds	r0, r3, #4
 800722e:	6010      	str	r0, [r2, #0]
 8007230:	0628      	lsls	r0, r5, #24
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	d501      	bpl.n	800723a <_printf_i+0x196>
 8007236:	6019      	str	r1, [r3, #0]
 8007238:	e002      	b.n	8007240 <_printf_i+0x19c>
 800723a:	066a      	lsls	r2, r5, #25
 800723c:	d5fb      	bpl.n	8007236 <_printf_i+0x192>
 800723e:	8019      	strh	r1, [r3, #0]
 8007240:	2300      	movs	r3, #0
 8007242:	6123      	str	r3, [r4, #16]
 8007244:	4665      	mov	r5, ip
 8007246:	e7b9      	b.n	80071bc <_printf_i+0x118>
 8007248:	6813      	ldr	r3, [r2, #0]
 800724a:	1d19      	adds	r1, r3, #4
 800724c:	6011      	str	r1, [r2, #0]
 800724e:	681d      	ldr	r5, [r3, #0]
 8007250:	6862      	ldr	r2, [r4, #4]
 8007252:	2100      	movs	r1, #0
 8007254:	4628      	mov	r0, r5
 8007256:	f7f8 ffc3 	bl	80001e0 <memchr>
 800725a:	b108      	cbz	r0, 8007260 <_printf_i+0x1bc>
 800725c:	1b40      	subs	r0, r0, r5
 800725e:	6060      	str	r0, [r4, #4]
 8007260:	6863      	ldr	r3, [r4, #4]
 8007262:	6123      	str	r3, [r4, #16]
 8007264:	2300      	movs	r3, #0
 8007266:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800726a:	e7a7      	b.n	80071bc <_printf_i+0x118>
 800726c:	6923      	ldr	r3, [r4, #16]
 800726e:	462a      	mov	r2, r5
 8007270:	4639      	mov	r1, r7
 8007272:	4630      	mov	r0, r6
 8007274:	47c0      	blx	r8
 8007276:	3001      	adds	r0, #1
 8007278:	d0aa      	beq.n	80071d0 <_printf_i+0x12c>
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	079b      	lsls	r3, r3, #30
 800727e:	d413      	bmi.n	80072a8 <_printf_i+0x204>
 8007280:	68e0      	ldr	r0, [r4, #12]
 8007282:	9b03      	ldr	r3, [sp, #12]
 8007284:	4298      	cmp	r0, r3
 8007286:	bfb8      	it	lt
 8007288:	4618      	movlt	r0, r3
 800728a:	e7a3      	b.n	80071d4 <_printf_i+0x130>
 800728c:	2301      	movs	r3, #1
 800728e:	464a      	mov	r2, r9
 8007290:	4639      	mov	r1, r7
 8007292:	4630      	mov	r0, r6
 8007294:	47c0      	blx	r8
 8007296:	3001      	adds	r0, #1
 8007298:	d09a      	beq.n	80071d0 <_printf_i+0x12c>
 800729a:	3501      	adds	r5, #1
 800729c:	68e3      	ldr	r3, [r4, #12]
 800729e:	9a03      	ldr	r2, [sp, #12]
 80072a0:	1a9b      	subs	r3, r3, r2
 80072a2:	42ab      	cmp	r3, r5
 80072a4:	dcf2      	bgt.n	800728c <_printf_i+0x1e8>
 80072a6:	e7eb      	b.n	8007280 <_printf_i+0x1dc>
 80072a8:	2500      	movs	r5, #0
 80072aa:	f104 0919 	add.w	r9, r4, #25
 80072ae:	e7f5      	b.n	800729c <_printf_i+0x1f8>
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1ac      	bne.n	800720e <_printf_i+0x16a>
 80072b4:	7803      	ldrb	r3, [r0, #0]
 80072b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072be:	e76c      	b.n	800719a <_printf_i+0xf6>
 80072c0:	08007a29 	.word	0x08007a29
 80072c4:	08007a3a 	.word	0x08007a3a

080072c8 <__sread>:
 80072c8:	b510      	push	{r4, lr}
 80072ca:	460c      	mov	r4, r1
 80072cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d0:	f000 f8d4 	bl	800747c <_read_r>
 80072d4:	2800      	cmp	r0, #0
 80072d6:	bfab      	itete	ge
 80072d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072da:	89a3      	ldrhlt	r3, [r4, #12]
 80072dc:	181b      	addge	r3, r3, r0
 80072de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072e2:	bfac      	ite	ge
 80072e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80072e6:	81a3      	strhlt	r3, [r4, #12]
 80072e8:	bd10      	pop	{r4, pc}

080072ea <__swrite>:
 80072ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ee:	461f      	mov	r7, r3
 80072f0:	898b      	ldrh	r3, [r1, #12]
 80072f2:	05db      	lsls	r3, r3, #23
 80072f4:	4605      	mov	r5, r0
 80072f6:	460c      	mov	r4, r1
 80072f8:	4616      	mov	r6, r2
 80072fa:	d505      	bpl.n	8007308 <__swrite+0x1e>
 80072fc:	2302      	movs	r3, #2
 80072fe:	2200      	movs	r2, #0
 8007300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007304:	f000 f868 	bl	80073d8 <_lseek_r>
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800730e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	4632      	mov	r2, r6
 8007316:	463b      	mov	r3, r7
 8007318:	4628      	mov	r0, r5
 800731a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800731e:	f000 b817 	b.w	8007350 <_write_r>

08007322 <__sseek>:
 8007322:	b510      	push	{r4, lr}
 8007324:	460c      	mov	r4, r1
 8007326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800732a:	f000 f855 	bl	80073d8 <_lseek_r>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	bf15      	itete	ne
 8007334:	6560      	strne	r0, [r4, #84]	; 0x54
 8007336:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800733a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800733e:	81a3      	strheq	r3, [r4, #12]
 8007340:	bf18      	it	ne
 8007342:	81a3      	strhne	r3, [r4, #12]
 8007344:	bd10      	pop	{r4, pc}

08007346 <__sclose>:
 8007346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734a:	f000 b813 	b.w	8007374 <_close_r>
	...

08007350 <_write_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4c07      	ldr	r4, [pc, #28]	; (8007370 <_write_r+0x20>)
 8007354:	4605      	mov	r5, r0
 8007356:	4608      	mov	r0, r1
 8007358:	4611      	mov	r1, r2
 800735a:	2200      	movs	r2, #0
 800735c:	6022      	str	r2, [r4, #0]
 800735e:	461a      	mov	r2, r3
 8007360:	f7fd f922 	bl	80045a8 <_write>
 8007364:	1c43      	adds	r3, r0, #1
 8007366:	d102      	bne.n	800736e <_write_r+0x1e>
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	b103      	cbz	r3, 800736e <_write_r+0x1e>
 800736c:	602b      	str	r3, [r5, #0]
 800736e:	bd38      	pop	{r3, r4, r5, pc}
 8007370:	20000af8 	.word	0x20000af8

08007374 <_close_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	4c06      	ldr	r4, [pc, #24]	; (8007390 <_close_r+0x1c>)
 8007378:	2300      	movs	r3, #0
 800737a:	4605      	mov	r5, r0
 800737c:	4608      	mov	r0, r1
 800737e:	6023      	str	r3, [r4, #0]
 8007380:	f7fd f93e 	bl	8004600 <_close>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_close_r+0x1a>
 8007388:	6823      	ldr	r3, [r4, #0]
 800738a:	b103      	cbz	r3, 800738e <_close_r+0x1a>
 800738c:	602b      	str	r3, [r5, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	20000af8 	.word	0x20000af8

08007394 <_fstat_r>:
 8007394:	b538      	push	{r3, r4, r5, lr}
 8007396:	4c07      	ldr	r4, [pc, #28]	; (80073b4 <_fstat_r+0x20>)
 8007398:	2300      	movs	r3, #0
 800739a:	4605      	mov	r5, r0
 800739c:	4608      	mov	r0, r1
 800739e:	4611      	mov	r1, r2
 80073a0:	6023      	str	r3, [r4, #0]
 80073a2:	f7fd f97d 	bl	80046a0 <_fstat>
 80073a6:	1c43      	adds	r3, r0, #1
 80073a8:	d102      	bne.n	80073b0 <_fstat_r+0x1c>
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	b103      	cbz	r3, 80073b0 <_fstat_r+0x1c>
 80073ae:	602b      	str	r3, [r5, #0]
 80073b0:	bd38      	pop	{r3, r4, r5, pc}
 80073b2:	bf00      	nop
 80073b4:	20000af8 	.word	0x20000af8

080073b8 <_isatty_r>:
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	4c06      	ldr	r4, [pc, #24]	; (80073d4 <_isatty_r+0x1c>)
 80073bc:	2300      	movs	r3, #0
 80073be:	4605      	mov	r5, r0
 80073c0:	4608      	mov	r0, r1
 80073c2:	6023      	str	r3, [r4, #0]
 80073c4:	f7fd f8da 	bl	800457c <_isatty>
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	d102      	bne.n	80073d2 <_isatty_r+0x1a>
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	b103      	cbz	r3, 80073d2 <_isatty_r+0x1a>
 80073d0:	602b      	str	r3, [r5, #0]
 80073d2:	bd38      	pop	{r3, r4, r5, pc}
 80073d4:	20000af8 	.word	0x20000af8

080073d8 <_lseek_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4c07      	ldr	r4, [pc, #28]	; (80073f8 <_lseek_r+0x20>)
 80073dc:	4605      	mov	r5, r0
 80073de:	4608      	mov	r0, r1
 80073e0:	4611      	mov	r1, r2
 80073e2:	2200      	movs	r2, #0
 80073e4:	6022      	str	r2, [r4, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	f7fd f921 	bl	800462e <_lseek>
 80073ec:	1c43      	adds	r3, r0, #1
 80073ee:	d102      	bne.n	80073f6 <_lseek_r+0x1e>
 80073f0:	6823      	ldr	r3, [r4, #0]
 80073f2:	b103      	cbz	r3, 80073f6 <_lseek_r+0x1e>
 80073f4:	602b      	str	r3, [r5, #0]
 80073f6:	bd38      	pop	{r3, r4, r5, pc}
 80073f8:	20000af8 	.word	0x20000af8

080073fc <memmove>:
 80073fc:	4288      	cmp	r0, r1
 80073fe:	b510      	push	{r4, lr}
 8007400:	eb01 0302 	add.w	r3, r1, r2
 8007404:	d807      	bhi.n	8007416 <memmove+0x1a>
 8007406:	1e42      	subs	r2, r0, #1
 8007408:	4299      	cmp	r1, r3
 800740a:	d00a      	beq.n	8007422 <memmove+0x26>
 800740c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007410:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007414:	e7f8      	b.n	8007408 <memmove+0xc>
 8007416:	4283      	cmp	r3, r0
 8007418:	d9f5      	bls.n	8007406 <memmove+0xa>
 800741a:	1881      	adds	r1, r0, r2
 800741c:	1ad2      	subs	r2, r2, r3
 800741e:	42d3      	cmn	r3, r2
 8007420:	d100      	bne.n	8007424 <memmove+0x28>
 8007422:	bd10      	pop	{r4, pc}
 8007424:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007428:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800742c:	e7f7      	b.n	800741e <memmove+0x22>

0800742e <_realloc_r>:
 800742e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007430:	4607      	mov	r7, r0
 8007432:	4614      	mov	r4, r2
 8007434:	460e      	mov	r6, r1
 8007436:	b921      	cbnz	r1, 8007442 <_realloc_r+0x14>
 8007438:	4611      	mov	r1, r2
 800743a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800743e:	f7fe bead 	b.w	800619c <_malloc_r>
 8007442:	b922      	cbnz	r2, 800744e <_realloc_r+0x20>
 8007444:	f7fe fe5c 	bl	8006100 <_free_r>
 8007448:	4625      	mov	r5, r4
 800744a:	4628      	mov	r0, r5
 800744c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800744e:	f000 f827 	bl	80074a0 <_malloc_usable_size_r>
 8007452:	42a0      	cmp	r0, r4
 8007454:	d20f      	bcs.n	8007476 <_realloc_r+0x48>
 8007456:	4621      	mov	r1, r4
 8007458:	4638      	mov	r0, r7
 800745a:	f7fe fe9f 	bl	800619c <_malloc_r>
 800745e:	4605      	mov	r5, r0
 8007460:	2800      	cmp	r0, #0
 8007462:	d0f2      	beq.n	800744a <_realloc_r+0x1c>
 8007464:	4631      	mov	r1, r6
 8007466:	4622      	mov	r2, r4
 8007468:	f7fe fe36 	bl	80060d8 <memcpy>
 800746c:	4631      	mov	r1, r6
 800746e:	4638      	mov	r0, r7
 8007470:	f7fe fe46 	bl	8006100 <_free_r>
 8007474:	e7e9      	b.n	800744a <_realloc_r+0x1c>
 8007476:	4635      	mov	r5, r6
 8007478:	e7e7      	b.n	800744a <_realloc_r+0x1c>
	...

0800747c <_read_r>:
 800747c:	b538      	push	{r3, r4, r5, lr}
 800747e:	4c07      	ldr	r4, [pc, #28]	; (800749c <_read_r+0x20>)
 8007480:	4605      	mov	r5, r0
 8007482:	4608      	mov	r0, r1
 8007484:	4611      	mov	r1, r2
 8007486:	2200      	movs	r2, #0
 8007488:	6022      	str	r2, [r4, #0]
 800748a:	461a      	mov	r2, r3
 800748c:	f7fd f8e0 	bl	8004650 <_read>
 8007490:	1c43      	adds	r3, r0, #1
 8007492:	d102      	bne.n	800749a <_read_r+0x1e>
 8007494:	6823      	ldr	r3, [r4, #0]
 8007496:	b103      	cbz	r3, 800749a <_read_r+0x1e>
 8007498:	602b      	str	r3, [r5, #0]
 800749a:	bd38      	pop	{r3, r4, r5, pc}
 800749c:	20000af8 	.word	0x20000af8

080074a0 <_malloc_usable_size_r>:
 80074a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074a4:	1f18      	subs	r0, r3, #4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	bfbc      	itt	lt
 80074aa:	580b      	ldrlt	r3, [r1, r0]
 80074ac:	18c0      	addlt	r0, r0, r3
 80074ae:	4770      	bx	lr

080074b0 <_init>:
 80074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b2:	bf00      	nop
 80074b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074b6:	bc08      	pop	{r3}
 80074b8:	469e      	mov	lr, r3
 80074ba:	4770      	bx	lr

080074bc <_fini>:
 80074bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074be:	bf00      	nop
 80074c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c2:	bc08      	pop	{r3}
 80074c4:	469e      	mov	lr, r3
 80074c6:	4770      	bx	lr
