INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_addrhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_addrhbi_ram
INFO: [VRFC 10-311] analyzing module HTA256_theta_addrhbi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_addribs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_addribs_ram
INFO: [VRFC 10-311] analyzing module HTA256_theta_addribs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_buddfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_buddfYi_ram
INFO: [VRFC 10-311] analyzing module HTA256_theta_buddfYi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_buddg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_buddg8j_ram
INFO: [VRFC 10-311] analyzing module HTA256_theta_buddg8j
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_groubkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_groubkb_ram
INFO: [VRFC 10-311] analyzing module HTA256_theta_groubkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_groudEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_groudEe_rom
INFO: [VRFC 10-311] analyzing module HTA256_theta_groudEe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_markjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_markjbC_rom
INFO: [VRFC 10-311] analyzing module HTA256_theta_markjbC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_mux_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_mux_kbM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta_shifeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta_shifeOg_rom
INFO: [VRFC 10-311] analyzing module HTA256_theta_shifeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/log_2_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/66a0/hdl/verilog/HTA256_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA256_theta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.ip_user_files/bd/design_1/ip/design_1_HTA256_theta_0_0/sim/design_1_HTA256_theta_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_HTA256_theta_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/4e58/hdl/verilog/acc256_256_mau_rebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc256_256_mau_rebkb_rom
INFO: [VRFC 10-311] analyzing module acc256_256_mau_rebkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/4e58/hdl/verilog/acc256_256_mau_recud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc256_256_mau_recud_rom
INFO: [VRFC 10-311] analyzing module acc256_256_mau_recud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/4e58/hdl/verilog/HLS_free_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_free_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/4e58/hdl/verilog/HLS_malloc_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_malloc_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ipshared/4e58/hdl/verilog/acc256_256_mau.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc256_256_mau
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.ip_user_files/bd/design_1/ip/design_1_acc256_256_mau_0_0/sim/design_1_acc256_256_mau_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_acc256_256_mau_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_100M_0
