{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586800341081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586800341087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 13:52:20 2020 " "Processing started: Mon Apr 13 13:52:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586800341087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800341087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_atan2_v2 -c fft_atan2_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_atan2_v2 -c fft_atan2_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800341087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586800342990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586800342990 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cordic_atan2_v2.qsys " "Elaborating Platform Designer system entity \"cordic_atan2_v2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800354176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:39 Progress: Loading cordic_atan2_v2/cordic_atan2_v2.qsys " "2020.04.13.13:52:39 Progress: Loading cordic_atan2_v2/cordic_atan2_v2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800359070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:40 Progress: Reading input file " "2020.04.13.13:52:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800360185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:40 Progress: Adding CORDIC_0 \[altera_CORDIC 17.1\] " "2020.04.13.13:52:40 Progress: Adding CORDIC_0 \[altera_CORDIC 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800360271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:41 Progress: Parameterizing module CORDIC_0 " "2020.04.13.13:52:41 Progress: Parameterizing module CORDIC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800361255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:41 Progress: Building connections " "2020.04.13.13:52:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800361255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:41 Progress: Parameterizing connections " "2020.04.13.13:52:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800361255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:41 Progress: Validating " "2020.04.13.13:52:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800361276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.13.13:52:41 Progress: Done reading input file " "2020.04.13.13:52:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800361340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cordic_atan2_v2: Generating cordic_atan2_v2 \"cordic_atan2_v2\" for QUARTUS_SYNTH " "Cordic_atan2_v2: Generating cordic_atan2_v2 \"cordic_atan2_v2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800362495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: C:/intelfpga_lite/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 200 -name cordic_atan2_v2_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -speedgrade 6_H6 FXPVecTranslate 16 15 1 13 1 " "CORDIC_0: C:/intelfpga_lite/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 200 -name cordic_atan2_v2_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -speedgrade 6_H6 FXPVecTranslate 16 15 1 13 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800363935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: Latency on Cyclone V is 21 cycles " "CORDIC_0: Latency on Cyclone V is 21 cycles" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: DSP Blocks Used: 0 " "CORDIC_0: DSP Blocks Used: 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: LUTs Used: 2179 " "CORDIC_0: LUTs Used: 2179" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: Memory Bits Used: 0 " "CORDIC_0: Memory Bits Used: 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: Memory Blocks Used: 0 " "CORDIC_0: Memory Blocks Used: 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: \"cordic_atan2_v2\" instantiated altera_CORDIC \"CORDIC_0\" " "CORDIC_0: \"cordic_atan2_v2\" instantiated altera_CORDIC \"CORDIC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cordic_atan2_v2: Done \"cordic_atan2_v2\" with 2 modules, 4 files " "Cordic_atan2_v2: Done \"cordic_atan2_v2\" with 2 modules, 4 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800372725 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cordic_atan2_v2.qsys " "Finished elaborating Platform Designer system entity \"cordic_atan2_v2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800373465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_reader_v2/pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_reader_v2/pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-rtl " "Found design unit 1: pulse_gen-rtl" {  } { { "ROM_READER_V2/pulse_gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/pulse_gen.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374285 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "ROM_READER_V2/pulse_gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/pulse_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg1bit-rtl " "Found design unit 1: shift_reg1bit-rtl" {  } { { "shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374285 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg1bit " "Found entity 1: shift_reg1bit" {  } { { "shift_reg1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/shift_reg1bit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/fft_burst_16x1024_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/fft_burst_16x1024_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Burst_16x1024_v1 " "Found entity 1: FFT_Burst_16x1024_v1" {  } { { "FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_dspip_text_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_dspip_math_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374310 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_dspip_lib_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374436 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374525 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374535 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374545 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374545 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374555 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374660 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374755 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374885 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374885 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374885 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374975 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800374975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800374975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft_burst_16x1024_v1) " "Found design unit 1: auk_fft_pkg (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/counter_module.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft_burst_16x1024_v1) " "Found design unit 1: fft_pack (fft_burst_16x1024_v1)" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375565 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375646 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375735 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375815 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375895 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375981 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800375981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800375981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376075 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376170 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376275 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376361 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376496 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376581 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376701 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376786 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376870 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800376870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800376870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377011 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377096 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377185 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377265 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377376 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377475 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377615 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377706 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377800 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377900 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800377900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800377900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378001 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378096 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378185 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378520 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378606 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378696 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378845 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378995 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800378995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800378995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379086 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379186 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379426 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379581 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379675 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379776 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379876 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800379876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800379876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380000 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380145 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380265 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380376 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380480 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380588 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380683 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380935 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800380935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800380935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800381155 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800381155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800381155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800381415 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800381415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800381415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800381695 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800381695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800381695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382005 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382245 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382465 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382677 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382748 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382831 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382911 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382986 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800382986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800382986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383099 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383250 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383368 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383501 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383674 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383758 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383849 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383936 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800383936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800383936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384030 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384115 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384210 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384396 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384485 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_burst_16x1024_v1/synthesis/submodules/fft_burst_16x1024_v1_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_burst_16x1024_v1/synthesis/submodules/fft_burst_16x1024_v1_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Burst_16x1024_v1_fft_ii_0 " "Found entity 1: FFT_Burst_16x1024_v1_fft_ii_0" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_atan2_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_atan2_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_atan2_v2-rtl " "Found design unit 1: fft_atan2_v2-rtl" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384587 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft_atan2_v2 " "Found entity 1: fft_atan2_v2" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_reader_v2/rom_reader_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_reader_v2/rom_reader_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_READER_V2-rtl " "Found design unit 1: ROM_READER_V2-rtl" {  } { { "ROM_READER_V2/ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384598 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_READER_V2 " "Found entity 1: ROM_READER_V2" {  } { { "ROM_READER_V2/ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rawdata/rom_rawdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_rawdata/rom_rawdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_rawdata-SYN " "Found design unit 1: rom_rawdata-SYN" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384598 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_RAWDATA " "Found entity 1: ROM_RAWDATA" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_250m/pll_50_to_250m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_250m/pll_50_to_250m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_TO_250M " "Found entity 1: PLL_50_TO_250M" {  } { { "PLL_50_TO_250M/PLL_50_TO_250M.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_250m/pll_50_to_250m/pll_50_to_250m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_250m/pll_50_to_250m/pll_50_to_250m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_TO_250M_0002 " "Found entity 1: PLL_50_TO_250M_0002" {  } { { "PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/PLL_50_TO_250M/PLL_50_TO_250M/PLL_50_TO_250M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordic_atan2_v2/cordic_atan2_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cordic_atan2_v2/cordic_atan2_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_atan2_v2 " "Found entity 1: cordic_atan2_v2" {  } { { "db/ip/cordic_atan2_v2/cordic_atan2_v2.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/cordic_atan2_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_atan2_v2_CORDIC_0-normal " "Found design unit 1: cordic_atan2_v2_CORDIC_0-normal" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384637 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_atan2_v2_CORDIC_0 " "Found entity 1: cordic_atan2_v2_CORDIC_0" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384651 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384651 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384651 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384651 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordic_atan2_v2) " "Found design unit 1: dspba_library_package (cordic_atan2_v2)" {  } { { "db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800384656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800384656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_atan2_v2 " "Elaborating entity \"fft_atan2_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586800385658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rad fft_atan2_v2.vhd(27) " "VHDL Signal Declaration warning at fft_atan2_v2.vhd(27): used implicit default value for signal \"rad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586800385658 "|fft_atan2_v2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "source_sop_out fft_atan2_v2.vhd(33) " "VHDL Signal Declaration warning at fft_atan2_v2.vhd(33): used implicit default value for signal \"source_sop_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586800385658 "|fft_atan2_v2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "source_eop_out fft_atan2_v2.vhd(34) " "VHDL Signal Declaration warning at fft_atan2_v2.vhd(34): used implicit default value for signal \"source_eop_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586800385658 "|fft_atan2_v2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "source_valid_out fft_atan2_v2.vhd(35) " "VHDL Signal Declaration warning at fft_atan2_v2.vhd(35): used implicit default value for signal \"source_valid_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586800385658 "|fft_atan2_v2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd1 fft_atan2_v2.vhd(143) " "Verilog HDL or VHDL warning at fft_atan2_v2.vhd(143): object \"gnd1\" assigned a value but never read" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586800385658 "|fft_atan2_v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_READER_V2 ROM_READER_V2:inst1 " "Elaborating entity \"ROM_READER_V2\" for hierarchy \"ROM_READER_V2:inst1\"" {  } { { "fft_atan2_v2.vhd" "inst1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800385686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen ROM_READER_V2:inst1\|pulse_gen:inst55 " "Elaborating entity \"pulse_gen\" for hierarchy \"ROM_READER_V2:inst1\|pulse_gen:inst55\"" {  } { { "ROM_READER_V2/ROM_READER_V2.vhd" "inst55" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_READER_V2/ROM_READER_V2.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800385705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_RAWDATA ROM_RAWDATA:inst2 " "Elaborating entity \"ROM_RAWDATA\" for hierarchy \"ROM_RAWDATA:inst2\"" {  } { { "fft_atan2_v2.vhd" "inst2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800385725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_RAWDATA:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800385909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_RAWDATA:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800385935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_RAWDATA:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rawdata.hex " "Parameter \"init_file\" = \"./rawdata.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800385935 ""}  } { { "ROM_RAWDATA/ROM_RAWDATA.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/ROM_RAWDATA/ROM_RAWDATA.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586800385935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob24 " "Found entity 1: altsyncram_ob24" {  } { { "db/altsyncram_ob24.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_ob24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800386020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800386020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ob24 ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\|altsyncram_ob24:auto_generated " "Elaborating entity \"altsyncram_ob24\" for hierarchy \"ROM_RAWDATA:inst2\|altsyncram:altsyncram_component\|altsyncram_ob24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800386030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg1bit shift_reg1bit:inst3 " "Elaborating entity \"shift_reg1bit\" for hierarchy \"shift_reg1bit:inst3\"" {  } { { "fft_atan2_v2.vhd" "inst3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800386236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Burst_16x1024_v1 FFT_Burst_16x1024_v1:inst6 " "Elaborating entity \"FFT_Burst_16x1024_v1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\"" {  } { { "fft_atan2_v2.vhd" "inst6" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800386245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_Burst_16x1024_v1_fft_ii_0 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFT_Burst_16x1024_v1_fft_ii_0\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" "fft_ii_0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800386266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_si_se_so_bb FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst " "Elaborating entity \"asj_fft_si_se_so_bb\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" "asj_fft_si_se_so_bb_inst" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800386320 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800386460 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800386460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800386650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b9p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b9p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b9p1 " "Found entity 1: scfifo_b9p1" {  } { { "db/scfifo_b9p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b9p1 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated " "Elaborating entity \"scfifo_b9p1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vie1 " "Found entity 1: a_dpfifo_vie1" {  } { { "db/a_dpfifo_vie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vie1 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo " "Elaborating entity \"a_dpfifo_vie1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\"" {  } { { "db/scfifo_b9p1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fp1 " "Found entity 1: altsyncram_6fp1" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fp1 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram " "Elaborating entity \"altsyncram_6fp1\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\"" {  } { { "db/a_dpfifo_vie1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_vie1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_vie1.tdf" "two_comparison" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_vie1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_vie1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800387830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800387830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_vie1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "auk_dsp_atlantic_source_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "auk_dsp_interface_controller_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_m_k_counter:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_m_k_counter:ctrl\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ctrl" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800387996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit_rst:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit_rst:delay_swd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "delay_swd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrengen:sel_we\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "sel_we" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "writer" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer\|asj_fft_tdl_bit_rst:\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_in_write_sgl:writer\|asj_fft_tdl_bit_rst:\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" "\\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_in_write_sgl.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_sel_anb " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_sel_anb\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "delay_sel_anb" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_burst_ctrl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_burst_ctrl:ccc " "Elaborating entity \"asj_fft_burst_ctrl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_burst_ctrl:ccc\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ccc" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "\\gen_M4K_input_stage:dat_A" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800388939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800389025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3704 " "Found entity 1: altsyncram_3704" {  } { { "db/altsyncram_3704.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3704.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800389139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800389139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3704 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_3704:auto_generated " "Elaborating entity \"altsyncram_3704\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_4dp_ram:\\gen_M4K_input_stage:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_3704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800389146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "rd_adgen" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800390827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_rd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800390926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "get_wr_swtiches" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_wr" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_wr_data" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "ram_cxb_bfp_data" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "bfpdft" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391460 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1586800391515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agj " "Found entity 1: add_sub_agj" {  } { { "db/add_sub_agj.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_agj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800391905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800391905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agj FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_agj:auto_generated " "Elaborating entity \"add_sub_agj\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_agj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800391915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800392655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_detect" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800392716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_b:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_b:delay_next_pass\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_b:delay_next_pass" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_bfp_o.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800392826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_scale" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800392945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800393066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_cpx FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx " "Elaborating entity \"apn_fft_mult_cpx\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_4cpx:calc_mult_4cpx" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800393175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800393295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800393325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6gj " "Found entity 1: add_sub_6gj" {  } { { "db/add_sub_6gj.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/add_sub_6gj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800393425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800393425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6gj FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_6gj:auto_generated " "Elaborating entity \"add_sub_6gj\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_6gj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800393435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_dft_bfp:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800393630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_tdl_bit:delay_blk_done\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "delay_blk_done" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800394466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_bfp_ctrl:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_bfp_ctrl:bfpc\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "bfpc" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800394526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "twid_factors" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800394695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "twrom" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800394805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800394906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u44 " "Found entity 1: altsyncram_0u44" {  } { { "db/altsyncram_0u44.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_0u44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800395196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800395196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0u44 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0u44:auto_generated " "Elaborating entity \"altsyncram_0u44\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0u44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u44 " "Found entity 1: altsyncram_1u44" {  } { { "db/altsyncram_1u44.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_1u44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800395715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800395715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1u44 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1u44:auto_generated " "Elaborating entity \"altsyncram_1u44\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1u44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800395715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2u44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2u44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2u44 " "Found entity 1: altsyncram_2u44" {  } { { "db/altsyncram_2u44.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_2u44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800396200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800396200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2u44 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2u44:auto_generated " "Elaborating entity \"altsyncram_2u44\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_2u44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rt44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rt44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rt44 " "Found entity 1: altsyncram_rt44" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_rt44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800396695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800396695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rt44 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated " "Elaborating entity \"altsyncram_rt44\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800396705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st44 " "Found entity 1: altsyncram_st44" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_st44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800397266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800397266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_st44 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated " "Elaborating entity \"altsyncram_st44\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/altera_fft_single_port_rom.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tt44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tt44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tt44 " "Found entity 1: altsyncram_tt44" {  } { { "db/altsyncram_tt44.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_tt44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800397865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800397865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tt44 FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tt44:auto_generated " "Elaborating entity \"altsyncram_tt44\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_tt44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800397875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "delay_en" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpprdadgen:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" "\\gen_M4K:delay_swd" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpprdadgen.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_burst_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_lpp_serial:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit:\\gen_burst_val:delay_val\"" {  } { { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" "\\gen_burst_val:delay_val" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_lpp_serial.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_atan2_v2 cordic_atan2_v2:inst7 " "Elaborating entity \"cordic_atan2_v2\" for hierarchy \"cordic_atan2_v2:inst7\"" {  } { { "fft_atan2_v2.vhd" "inst7" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_atan2_v2_CORDIC_0 cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0 " "Elaborating entity \"cordic_atan2_v2_CORDIC_0\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\"" {  } { { "db/ip/cordic_atan2_v2/cordic_atan2_v2.v" "cordic_0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/cordic_atan2_v2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800398940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist51_absX_uid13_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist51_absX_uid13_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist45_yip1_2_uid49_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist45_yip1_2_uid49_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist42_yip1_3_uid68_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist42_yip1_3_uid68_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist43_xip1_3_uid67_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist43_xip1_3_uid67_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist39_yip1_4_uid87_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist39_yip1_4_uid87_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist40_xip1_4_uid86_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist40_xip1_4_uid86_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist36_yip1_5_uid106_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist36_yip1_5_uid106_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist37_xip1_5_uid105_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist37_xip1_5_uid105_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist33_yip1_6_uid125_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist33_yip1_6_uid125_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist34_xip1_6_uid124_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist34_xip1_6_uid124_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist31_xip1_7_uid145_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist31_xip1_7_uid145_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist24_yip1_9_uid180_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist24_yip1_9_uid180_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist21_yip1_10_uid197_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist21_yip1_10_uid197_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist12_yip1_13_uid248_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist12_yip1_13_uid248_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist6_xMSB_uid284_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist6_xMSB_uid284_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist6_xMSB_uid284_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist5_twoToMiSiYip_uid289_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist1_xv0_uid346_cstMultOutMag_uid339_vecTranslateTest_merged_bit_select_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800399961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist2_sR_uid366_cstMultOutMag_uid339_vecTranslateTest_b_1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist47_xMSB_uid32_vecTranslateTest_b_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist47_xMSB_uid32_vecTranslateTest_b_14\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist47_xMSB_uid32_vecTranslateTest_b_14" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist44_xMSB_uid51_vecTranslateTest_b_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist44_xMSB_uid51_vecTranslateTest_b_13\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist44_xMSB_uid51_vecTranslateTest_b_13" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist41_xMSB_uid70_vecTranslateTest_b_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist41_xMSB_uid70_vecTranslateTest_b_12\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist41_xMSB_uid70_vecTranslateTest_b_12" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist38_xMSB_uid89_vecTranslateTest_b_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist38_xMSB_uid89_vecTranslateTest_b_11\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist38_xMSB_uid89_vecTranslateTest_b_11" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist35_xMSB_uid108_vecTranslateTest_b_10 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist35_xMSB_uid108_vecTranslateTest_b_10\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist35_xMSB_uid108_vecTranslateTest_b_10" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist32_xMSB_uid127_vecTranslateTest_b_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist32_xMSB_uid127_vecTranslateTest_b_9\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist32_xMSB_uid127_vecTranslateTest_b_9" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist29_xMSB_uid148_vecTranslateTest_b_8 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist29_xMSB_uid148_vecTranslateTest_b_8\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist29_xMSB_uid148_vecTranslateTest_b_8" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist26_xMSB_uid165_vecTranslateTest_b_7 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist26_xMSB_uid165_vecTranslateTest_b_7\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist26_xMSB_uid165_vecTranslateTest_b_7" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist23_xMSB_uid182_vecTranslateTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist23_xMSB_uid182_vecTranslateTest_b_6\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist23_xMSB_uid182_vecTranslateTest_b_6" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist20_xMSB_uid199_vecTranslateTest_b_5 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist20_xMSB_uid199_vecTranslateTest_b_5\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist20_xMSB_uid199_vecTranslateTest_b_5" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist17_xMSB_uid216_vecTranslateTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist17_xMSB_uid216_vecTranslateTest_b_4\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist17_xMSB_uid216_vecTranslateTest_b_4" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist14_xMSB_uid233_vecTranslateTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist14_xMSB_uid233_vecTranslateTest_b_3\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist14_xMSB_uid233_vecTranslateTest_b_3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist11_xMSB_uid250_vecTranslateTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist11_xMSB_uid250_vecTranslateTest_b_2\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist11_xMSB_uid250_vecTranslateTest_b_2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist48_xNotZero_uid17_vecTranslateTest_q_17 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist48_xNotZero_uid17_vecTranslateTest_q_17\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist48_xNotZero_uid17_vecTranslateTest_q_17" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 2292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist53_signX_uid7_vecTranslateTest_b_18 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist53_signX_uid7_vecTranslateTest_b_18\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist53_signX_uid7_vecTranslateTest_b_18" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 2336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|dspba_delay:redist4_atanResPostRR_uid336_vecTranslateTest_b_3\"" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "redist4_atanResPostRR_uid336_vecTranslateTest_b_3" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800400620 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1586800401836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.13.13:53:26 Progress: Loading sld5206c3eb/alt_sld_fab_wrapper_hw.tcl " "2020.04.13.13:53:26 Progress: Loading sld5206c3eb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800406545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800410096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800410265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800415689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800415844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800416004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800416176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800416186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800416186 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1586800416878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5206c3eb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5206c3eb/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800417244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800417367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800417405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800417553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417735 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800417735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/sld5206c3eb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800417835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800417835 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[32\] " "Synthesized away node \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf" 1063 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 45 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 490 0 0 } } { "FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" 79 0 0 } } { "FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" 46 0 0 } } { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586800419756 "|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[33\] " "Synthesized away node \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_6fp1.tdf" 1095 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/a_dpfifo_vie1.tdf" 45 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/scfifo_b9p1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 490 0 0 } } { "FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/submodules/FFT_Burst_16x1024_v1_fft_ii_0.sv" 79 0 0 } } { "FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/FFT_Burst_16x1024_v1/synthesis/FFT_Burst_16x1024_v1.v" 46 0 0 } } { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1586800419756 "|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a33"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1586800419756 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1586800419756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800421171 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|Ram0 " "RAM logic \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "Ram0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1487 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1586800421240 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|Ram1 " "RAM logic \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "Ram1" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1566 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1586800421240 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|Ram2 " "RAM logic \"cordic_atan2_v2:inst7\|cordic_atan2_v2_CORDIC_0:cordic_0\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" "Ram2" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/ip/cordic_atan2_v2/submodules/cordic_atan2_v2_cordic_0.vhd" 1649 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1586800421240 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1586800421240 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\|swd_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\|swd_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|sw_0_arr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|sw_0_arr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|sw_3_arr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|sw_3_arr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\|twad_temp_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\|twad_temp_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1586800423505 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586800423505 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1586800423505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\|altshift_taps:swd_rtl_0 " "Elaborated megafunction instantiation \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\|altshift_taps:swd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800423724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\|altshift_taps:swd_rtl_0 " "Instantiated megafunction \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_wrswgen:get_wr_swtiches\|altshift_taps:swd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800423724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800423724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800423724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800423724 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586800423724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bgv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bgv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bgv " "Found entity 1: shift_taps_bgv" {  } { { "db/shift_taps_bgv.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_bgv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800423817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800423817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_rr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800423895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800423895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_hjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800423989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800423989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800424083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800424083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_0_arr_rtl_0 " "Elaborated megafunction instantiation \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_0_arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800424255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_0_arr_rtl_0 " "Instantiated megafunction \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_0_arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586800424255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_agv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_agv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_agv " "Found entity 1: shift_taps_agv" {  } { { "db/shift_taps_agv.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_agv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800424380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800424380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr91 " "Found entity 1: altsyncram_pr91" {  } { { "db/altsyncram_pr91.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_pr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800424520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800424520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_gjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800424630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800424630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_3_arr_rtl_0 " "Elaborated megafunction instantiation \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_3_arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800424817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_3_arr_rtl_0 " "Instantiated megafunction \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_cxb_addr:ram_cxb_wr\|altshift_taps:sw_3_arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800424817 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586800424817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0iv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0iv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0iv " "Found entity 1: shift_taps_0iv" {  } { { "db/shift_taps_0iv.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_0iv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800424895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800424895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3v91 " "Found entity 1: altsyncram_3v91" {  } { { "db/altsyncram_3v91.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_3v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800425005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800425005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800425114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800425114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0 " "Elaborated megafunction instantiation \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800425286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0 " "Instantiated megafunction \"FFT_Burst_16x1024_v1:inst6\|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0\|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst\|asj_fft_twadgen:twid_factors\|altshift_taps:twad_temp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800425286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800425286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800425286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586800425286 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586800425286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uev " "Found entity 1: shift_taps_uev" {  } { { "db/shift_taps_uev.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/shift_taps_uev.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800425364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800425364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_to91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_to91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_to91 " "Found entity 1: altsyncram_to91" {  } { { "db/altsyncram_to91.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/altsyncram_to91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800425474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800425474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586800425567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800425567 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1586800427930 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1586800427930 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires " "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1586800428024 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1586800428024 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1586800428024 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1586800428024 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1586800428024 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[0\] GND " "Pin \"rad\[0\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[1\] GND " "Pin \"rad\[1\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[2\] GND " "Pin \"rad\[2\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[3\] GND " "Pin \"rad\[3\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[4\] GND " "Pin \"rad\[4\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[5\] GND " "Pin \"rad\[5\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[6\] GND " "Pin \"rad\[6\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[7\] GND " "Pin \"rad\[7\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[8\] GND " "Pin \"rad\[8\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[9\] GND " "Pin \"rad\[9\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[10\] GND " "Pin \"rad\[10\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[11\] GND " "Pin \"rad\[11\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[12\] GND " "Pin \"rad\[12\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[13\] GND " "Pin \"rad\[13\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[14\] GND " "Pin \"rad\[14\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rad\[15\] GND " "Pin \"rad\[15\]\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|rad[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "source_sop_out GND " "Pin \"source_sop_out\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|source_sop_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "source_eop_out GND " "Pin \"source_eop_out\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|source_eop_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "source_valid_out GND " "Pin \"source_valid_out\" is stuck at GND" {  } { { "fft_atan2_v2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/fft_atan2_v2/fft_atan2_v2.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586800430020 "|fft_atan2_v2|source_valid_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586800430020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586800431318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800431708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_50_TO_250M 16 " "Ignored 16 assignments for entity \"PLL_50_TO_250M\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1586800431911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1586800431911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_50_TO_250M -sip PLL_50_TO_250M/PLL_50_TO_250M.sip -library lib_PLL_50_TO_250M was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1586800431911 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1586800431911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_50_TO_250M_0002 318 " "Ignored 318 assignments for entity \"PLL_50_TO_250M_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1586800431911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586800438131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586800438131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6483 " "Implemented 6483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586800438928 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586800438928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5828 " "Implemented 5828 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586800438928 ""} { "Info" "ICUT_CUT_TM_RAMS" "556 " "Implemented 556 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586800438928 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1586800438928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586800438928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586800439006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 13:53:59 2020 " "Processing ended: Mon Apr 13 13:53:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586800439006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586800439006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586800439006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586800439006 ""}
