Classic Timing Analyzer report for SHIF6L
Tue Jan 01 01:45:56 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.239 ns                         ; din           ; qtemp[0]      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.734 ns                        ; dout[0]$latch ; dout[0]       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.187 ns                        ; din           ; qtemp[0]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 257.86 MHz ( period = 3.878 ns ) ; temp[2]       ; qtemp[4]      ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; qtemp[4]      ; dout[4]$latch ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;               ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; temp[2]  ; qtemp[0] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; temp[2]  ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; temp[2]  ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; temp[2]  ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; temp[2]  ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; temp[1]  ; qtemp[0] ; clk        ; clk      ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; temp[1]  ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; temp[1]  ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; temp[1]  ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; temp[1]  ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 3.060 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[4] ; qtemp[5] ; clk        ; clk      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; temp[2]  ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; temp[1]  ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[1]  ; temp[0]  ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; temp[1]  ; clk        ; clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; temp[0]  ; clk        ; clk      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[2]  ; temp[2]  ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; temp[2]  ; clk        ; clk      ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; temp[1]  ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; temp[0]  ; temp[0]  ; clk        ; clk      ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[1] ; qtemp[2] ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[2] ; qtemp[3] ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[3] ; qtemp[4] ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; qtemp[0] ; qtemp[1] ; clk        ; clk      ; None                        ; None                      ; 0.674 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                ;
+------------------------------------------+----------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From     ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; qtemp[4] ; dout[4]$latch ; clk        ; clk      ; None                       ; None                       ; 0.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; qtemp[0] ; dout[0]$latch ; clk        ; clk      ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; qtemp[5] ; dout[5]$latch ; clk        ; clk      ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; qtemp[3] ; dout[3]$latch ; clk        ; clk      ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; qtemp[1] ; dout[1]$latch ; clk        ; clk      ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; qtemp[2] ; dout[2]$latch ; clk        ; clk      ; None                       ; None                       ; 1.149 ns                 ;
+------------------------------------------+----------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 3.239 ns   ; din  ; qtemp[0] ; clk      ;
+-------+--------------+------------+------+----------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+---------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To      ; From Clock ;
+-------+--------------+------------+---------------+---------+------------+
; N/A   ; None         ; 16.734 ns  ; dout[0]$latch ; dout[0] ; clk        ;
; N/A   ; None         ; 15.621 ns  ; dout[1]$latch ; dout[1] ; clk        ;
; N/A   ; None         ; 15.396 ns  ; dout[4]$latch ; dout[4] ; clk        ;
; N/A   ; None         ; 13.073 ns  ; dout[3]$latch ; dout[3] ; clk        ;
; N/A   ; None         ; 13.029 ns  ; dout[2]$latch ; dout[2] ; clk        ;
; N/A   ; None         ; 12.802 ns  ; dout[5]$latch ; dout[5] ; clk        ;
+-------+--------------+------------+---------------+---------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -3.187 ns ; din  ; qtemp[0] ; clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Jan 01 01:45:56 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SHIF6L -c SHIF6L --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dout[0]$latch" is a latch
    Warning: Node "dout[1]$latch" is a latch
    Warning: Node "dout[2]$latch" is a latch
    Warning: Node "dout[3]$latch" is a latch
    Warning: Node "dout[4]$latch" is a latch
    Warning: Node "dout[5]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "temp[2]" as buffer
    Info: Detected ripple clock "temp[1]" as buffer
    Info: Detected gated clock "LessThan1~0" as buffer
Info: Clock "clk" has Internal fmax of 257.86 MHz between source register "temp[2]" and destination register "qtemp[0]" (period= 3.878 ns)
    Info: + Longest register to register delay is 3.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y15_N2; Fanout = 4; REG Node = 'temp[2]'
        Info: 2: + IC(0.574 ns) + CELL(0.292 ns) = 0.866 ns; Loc. = LC_X7_Y15_N4; Fanout = 12; COMB Node = 'LessThan1~0'
        Info: 3: + IC(1.886 ns) + CELL(0.867 ns) = 3.619 ns; Loc. = LC_X1_Y19_N8; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 1.159 ns ( 32.03 % )
        Info: Total interconnect delay = 2.460 ns ( 67.97 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.956 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y19_N8; Fanout = 2; REG Node = 'qtemp[0]'
            Info: Total cell delay = 2.180 ns ( 73.75 % )
            Info: Total interconnect delay = 0.776 ns ( 26.25 % )
        Info: - Longest clock path from clock "clk" to source register is 2.954 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X7_Y15_N2; Fanout = 4; REG Node = 'temp[2]'
            Info: Total cell delay = 2.180 ns ( 73.80 % )
            Info: Total interconnect delay = 0.774 ns ( 26.20 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "qtemp[4]" and destination pin or register "dout[4]$latch" for clock "clk" (Hold time is 5.272 ns)
    Info: + Largest clock skew is 6.451 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.407 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X7_Y15_N2; Fanout = 4; REG Node = 'temp[2]'
            Info: 3: + IC(0.574 ns) + CELL(0.292 ns) = 4.044 ns; Loc. = LC_X7_Y15_N4; Fanout = 12; COMB Node = 'LessThan1~0'
            Info: 4: + IC(5.071 ns) + CELL(0.292 ns) = 9.407 ns; Loc. = LC_X1_Y19_N6; Fanout = 1; REG Node = 'dout[4]$latch'
            Info: Total cell delay = 2.988 ns ( 31.76 % )
            Info: Total interconnect delay = 6.419 ns ( 68.24 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.956 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
            Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y19_N4; Fanout = 2; REG Node = 'qtemp[4]'
            Info: Total cell delay = 2.180 ns ( 73.75 % )
            Info: Total interconnect delay = 0.776 ns ( 26.25 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.955 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y19_N4; Fanout = 2; REG Node = 'qtemp[4]'
        Info: 2: + IC(0.513 ns) + CELL(0.442 ns) = 0.955 ns; Loc. = LC_X1_Y19_N6; Fanout = 1; REG Node = 'dout[4]$latch'
        Info: Total cell delay = 0.442 ns ( 46.28 % )
        Info: Total interconnect delay = 0.513 ns ( 53.72 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "qtemp[0]" (data pin = "din", clock pin = "clk") is 3.239 ns
    Info: + Longest pin to register delay is 6.158 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'din'
        Info: 2: + IC(4.574 ns) + CELL(0.115 ns) = 6.158 ns; Loc. = LC_X1_Y19_N8; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 1.584 ns ( 25.72 % )
        Info: Total interconnect delay = 4.574 ns ( 74.28 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y19_N8; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 2.180 ns ( 73.75 % )
        Info: Total interconnect delay = 0.776 ns ( 26.25 % )
Info: tco from clock "clk" to destination pin "dout[0]" through register "dout[0]$latch" is 16.734 ns
    Info: + Longest clock path from clock "clk" to source register is 9.373 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X7_Y15_N2; Fanout = 4; REG Node = 'temp[2]'
        Info: 3: + IC(0.574 ns) + CELL(0.292 ns) = 4.044 ns; Loc. = LC_X7_Y15_N4; Fanout = 12; COMB Node = 'LessThan1~0'
        Info: 4: + IC(5.037 ns) + CELL(0.292 ns) = 9.373 ns; Loc. = LC_X1_Y19_N0; Fanout = 1; REG Node = 'dout[0]$latch'
        Info: Total cell delay = 2.988 ns ( 31.88 % )
        Info: Total interconnect delay = 6.385 ns ( 68.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y19_N0; Fanout = 1; REG Node = 'dout[0]$latch'
        Info: 2: + IC(5.253 ns) + CELL(2.108 ns) = 7.361 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'dout[0]'
        Info: Total cell delay = 2.108 ns ( 28.64 % )
        Info: Total interconnect delay = 5.253 ns ( 71.36 % )
Info: th for register "qtemp[0]" (data pin = "din", clock pin = "clk") is -3.187 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 9; CLK Node = 'clk'
        Info: 2: + IC(0.776 ns) + CELL(0.711 ns) = 2.956 ns; Loc. = LC_X1_Y19_N8; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 2.180 ns ( 73.75 % )
        Info: Total interconnect delay = 0.776 ns ( 26.25 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.158 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'din'
        Info: 2: + IC(4.574 ns) + CELL(0.115 ns) = 6.158 ns; Loc. = LC_X1_Y19_N8; Fanout = 2; REG Node = 'qtemp[0]'
        Info: Total cell delay = 1.584 ns ( 25.72 % )
        Info: Total interconnect delay = 4.574 ns ( 74.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Tue Jan 01 01:45:56 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


