# Copyright (c) 2023 Intel Corporation
# SPDX-License-Identifier: Apache-2.0

# The Zephyr build from this defconfig is execpted to boot from
# Intel Arm Trusted Firmware (ATF)
# Boot Flow: BL21 -> BL31 -> Zephyr

CONFIG_SOC_SERIES_AGILEX5=y
CONFIG_SOC_AGILEX5=y
CONFIG_BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK=y

# Compiler Options
CONFIG_FORTIFY_SOURCE_RUN_TIME=y

# Arm Features
CONFIG_ARM_ARCH_TIMER=y
CONFIG_CACHE_MANAGEMENT=y
CONFIG_ARMV8_A_NS=y

# Serial Drivers
CONFIG_SERIAL=y
CONFIG_UART_INTERRUPT_DRIVEN=y
CONFIG_UART_NS16550_ACCESS_WORD_ONLY=y

# Enable Console
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y

# Enable Clock Manager
CONFIG_CLOCK_CONTROL=y

# For Misc Register Map
CONFIG_SYSCON=y

# Reset Manager
CONFIG_RESET=y

# Setting higher priority for Intel SOCFPGA reset controller to initialize it before
# other dependent drivers running at CONFIG_KERNEL_INIT_PRIORITY_DEFAULT which is 40
CONFIG_RESET_INIT_PRIORITY=35

# SOC
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=400000000

# PSCI support Enable
CONFIG_PM_CPU_OPS=y
CONFIG_PM_CPU_OPS_PSCI=y

# Enable SMP support
CONFIG_SMP=y
CONFIG_MP_MAX_NUM_CPUS=4

# Enable EDAC
CONFIG_EDAC=y
