module testmodule0;

component resistor
generic {
	value : string;
	case : size := C0603;
}
port {
	a2 : signal;
	b2 : signal;
	vdd2 : out power;
	gnd2 : in ground;
};

attribute pattern : string := "SMD1206";
attribute value : string := value;

attribute foo : integer := 5;

end component resistor;

component capacitor
generic {
	value : string;
	case : size := 5;
}
port {
	test1 : signal;
	high : out power;
	low : in ground;
};

attribute pattern : string := "SMD1206";
attribute value : string := value;

attribute bar : integer := 200;

end component capacitor;

entity simple
port {
	a : in signal;
	b : out signal;
	c : test;
	vdd : in power;
	gnd : in ground;
};

wire a: signal;
wire gnd2: ground;

put inst0 : simple2
port {
	a2  == a;
	gnd <= gnd2;
	a1  => b;
};

put inst1(f) : simple2(2, "Foo");

end entity simple;

entity simple2
generic {
	value : string;
	case : size := "SMB";
}
port {
	a2 : signal;
	b2 : signal;
	vdd2 : out power;
	gnd2 : in ground;
};

wire local : power;
wire local1 : power;

put inst1 : simple3 port { a == b; };
put inst2 : simple
generic {
	value := 10;
}
port {
	c <= d;
};

put inst3 : simple2 port {
    c <= d;
    f => g;
};

put inst4(f) : simple3;

put inst5(f,g,h,j) : simple4 ("10", 10, simple2);

end entity simple2;

entity simple3;

put inst0 : simple2
port {
     a <= c;
     t => q;
};

put inst1(e, f, g) : simple("100");

put inst2(f) : simple4(inst1);

end entity simple3;

end module testmodule0;
