// Seed: 369117882
`define pp_2 0
module module_0 (
    output id_0,
    output id_1
);
  supply1 id_2;
  wand id_3;
  type_12 id_4 (
      .id_0(1),
      .id_1(id_3[1'd0]),
      .id_2(1'b0),
      .id_3(|1),
      .id_4(id_0)
  );
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = (1'b0);
  assign id_2[1 : {1'd0, ("")|1}] = id_6;
endmodule
