INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_huffman_encoding_top glbl -prj huffman_encoding.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s huffman_encoding -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_axi_s_encoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_encoding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_axi_s_symbol_histogram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_symbol_histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/Block_codeRepl810_pr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_codeRepl810_pr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/canonize_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canonize_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/compute_bit_length.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_bit_length
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/compute_bit_lengtkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_bit_lengtkbM_ram
INFO: [VRFC 10-311] analyzing module compute_bit_lengtkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/compute_bit_lengtlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_bit_lengtlbW_ram
INFO: [VRFC 10-311] analyzing module compute_bit_lengtlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_codeword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_codeword
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_codeword_fmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_codeword_fmb6_ram
INFO: [VRFC 10-311] analyzing module create_codeword_fmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_tree_frequibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_tree_frequibs_ram
INFO: [VRFC 10-311] analyzing module create_tree_frequibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_tree_frequjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_tree_frequjbC_ram
INFO: [VRFC 10-311] analyzing module create_tree_frequjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w32_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w9_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w9_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d5_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d5_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w9_d5_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_huffman_encoding_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ncg_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ncg_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_ncg_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ocq_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ocq_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_ocq_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_sc4_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_sc4_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_sc4_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_vdy_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_vdy_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_vdy_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_wdI_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_wdI_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_wdI_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_yd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_yd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_yd2_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_yd2_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_yd2_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/Loop_copy_sorted_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_copy_sorted_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort_current_digifYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_current_digifYi_ram
INFO: [VRFC 10-311] analyzing module sort_current_digifYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort_previous_sorbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_previous_sorbkb_ram
INFO: [VRFC 10-311] analyzing module sort_previous_sorbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort_previous_sorcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_previous_sorcud_ram
INFO: [VRFC 10-311] analyzing module sort_previous_sorcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/start_for_Block_czec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_czec_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_czec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/start_for_Block_pBew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_pBew_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_pBew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/start_for_create_Aem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_create_Aem_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_create_Aem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/truncate_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module truncate_tree
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.huffman_encoding_AXILiteS_s_axi
Compiling module xil_defaultlib.huffman_encoding_ncg_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_ncg_memcore
Compiling module xil_defaultlib.huffman_encoding_ncg(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_ocq_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_ocq_memcore
Compiling module xil_defaultlib.huffman_encoding_ocq(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_sc4_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_sc4_memcore
Compiling module xil_defaultlib.huffman_encoding_sc4(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_vdy_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_vdy_memcore
Compiling module xil_defaultlib.huffman_encoding_vdy(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_wdI_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_wdI_memcore
Compiling module xil_defaultlib.huffman_encoding_wdI(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_yd2_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_yd2_memcore
Compiling module xil_defaultlib.huffman_encoding_yd2(AddressRang...
Compiling module xil_defaultlib.ibuf(W=49)
Compiling module xil_defaultlib.obuf(W=49)
Compiling module xil_defaultlib.regslice_both(DataWidth=48)
Compiling module xil_defaultlib.ibuf(W=7)
Compiling module xil_defaultlib.obuf(W=7)
Compiling module xil_defaultlib.regslice_both(DataWidth=6)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.filter
Compiling module xil_defaultlib.Block_codeRepl810_pr
Compiling module xil_defaultlib.sort_previous_sorbkb_ram
Compiling module xil_defaultlib.sort_previous_sorbkb(DataWidth=9...
Compiling module xil_defaultlib.sort_previous_sorcud_ram
Compiling module xil_defaultlib.sort_previous_sorcud(DataWidth=3...
Compiling module xil_defaultlib.sort_current_digifYi_ram
Compiling module xil_defaultlib.sort_current_digifYi(DataWidth=4...
Compiling module xil_defaultlib.huffman_encoding_g8j(din1_WIDTH=...
Compiling module xil_defaultlib.huffman_encoding_hbi(ID=1,din0_W...
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.Loop_copy_sorted_pro
Compiling module xil_defaultlib.create_tree_frequibs_ram
Compiling module xil_defaultlib.create_tree_frequibs(DataWidth=3...
Compiling module xil_defaultlib.create_tree_frequjbC_ram
Compiling module xil_defaultlib.create_tree_frequjbC(DataWidth=3...
Compiling module xil_defaultlib.create_tree
Compiling module xil_defaultlib.compute_bit_lengtkbM_ram
Compiling module xil_defaultlib.compute_bit_lengtkbM(DataWidth=6...
Compiling module xil_defaultlib.compute_bit_lengtlbW_ram
Compiling module xil_defaultlib.compute_bit_lengtlbW(DataWidth=9...
Compiling module xil_defaultlib.compute_bit_length
Compiling module xil_defaultlib.truncate_tree
Compiling module xil_defaultlib.canonize_tree
Compiling module xil_defaultlib.create_codeword_fmb6_ram
Compiling module xil_defaultlib.create_codeword_fmb6(DataWidth=2...
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=5)
Compiling module xil_defaultlib.obuf(W=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.create_codeword
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.fifo_w9_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w9_d2_A
Compiling module xil_defaultlib.fifo_w9_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w9_d3_A
Compiling module xil_defaultlib.fifo_w9_d256_A
Compiling module xil_defaultlib.fifo_w32_d256_A
Compiling module xil_defaultlib.fifo_w9_d5_A_shiftReg
Compiling module xil_defaultlib.fifo_w9_d5_A
Compiling module xil_defaultlib.start_for_Block_czec_shiftReg
Compiling module xil_defaultlib.start_for_Block_czec
Compiling module xil_defaultlib.start_for_create_Aem_shiftReg
Compiling module xil_defaultlib.start_for_create_Aem
Compiling module xil_defaultlib.start_for_Block_pBew_shiftReg
Compiling module xil_defaultlib.start_for_Block_pBew
Compiling module xil_defaultlib.huffman_encoding
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=48)
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=6)
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_symbol_histogram
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=4)
Compiling module xil_defaultlib.AESL_axi_s_encoding
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_huffman_encoding_top
Compiling module work.glbl
Built simulation snapshot huffman_encoding
