{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Running the test suite"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You might have to clean the cache from a previous test run (when you get failures with respect to local conftest.py configurations). This can happen when you run the notebooks in a locally mounted directory (i.e. shared by different environments)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [],
   "source": [
    "! cd ../../myhdl/ && py3clean ."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "py.test-3\n",
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.7.3, pytest-3.10.1, py-1.7.0, pluggy-0.8.0\n",
      "rootdir: /home/pyosys/src/myhdl/myhdl-local, inifile:\n",
      "plugins: notebook-0.6.0\n",
      "collected 82 items                                                             \u001b[0m\u001b[1m\n",
      "\n",
      "test_arith.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                      [  6%]\u001b[0m\n",
      "test_array.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                       [ 10%]\u001b[0m\n",
      "test_blackbox.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                   [ 17%]\u001b[0m\n",
      "test_fsm.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                        [ 23%]\u001b[0m\n",
      "test_general.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33ms\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                   [ 30%]\u001b[0m\n",
      "test_hierarchy.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mX\u001b[0m\u001b[36m                                                [ 39%]\u001b[0m\n",
      "test_interface.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                    [ 42%]\u001b[0m\n",
      "test_memory.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33ms\u001b[0m\u001b[36m                                                    [ 50%]\u001b[0m\n",
      "test_mux.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                         [ 54%]\u001b[0m\n",
      "test_resize.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                             [ 70%]\u001b[0m\n",
      "test_shadowsignals.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                 [ 73%]\u001b[0m\n",
      "test_simple.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mX\u001b[0m\u001b[36m                                      [ 97%]\u001b[0m\n",
      "test_stimulus.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                      [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m__________ test_resize_vectors_ok[True-uut11-din11-32768-m11-dout11] ___________\u001b[0m\n",
      "\n",
      "succeed = True, uut = <myhdl._block.block object at 0x7f581b2acb38>\n",
      "din = (128, 16), imm = 32768, m = 'LH', dout = (32896, 24)\n",
      "\n",
      "\u001b[1m    @pytest.mark.parametrize(\"succeed, uut, din, imm, m, dout\", CHECK_LIST0)\u001b[0m\n",
      "\u001b[1m    def test_resize_vectors_ok(succeed, uut, din, imm, m, dout):\u001b[0m\n",
      "\u001b[1m    \trun_conversion(uut, False, wrapper, IMM = imm, MODE = m, DATA_IN = din, DATA_OUT = dout, display=True, display_module=\"\")\u001b[0m\n",
      "\u001b[1m>   \tcheck_resize_vectors(succeed, uut, din, imm, m, dout)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_resize.py\u001b[0m:177: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31mtest_resize.py\u001b[0m:96: in check_resize_vectors\n",
      "\u001b[1m    assert run_test(tb_unit(uut, syn, arst, din, imm, m, dout))\u001b[0m\n",
      "\u001b[1m\u001b[31mtest_resize.py\u001b[0m:74: in run_test\n",
      "\u001b[1m    tb.run_sim(cycles)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:419: in run_sim\n",
      "\u001b[1m    self.sim.run(duration, quiet)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Simulation.py\u001b[0m:164: in run\n",
      "\u001b[1m    waiter.next(waiters, actives, exc)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Waiter.py\u001b[0m:127: in next\n",
      "\u001b[1m    clause = next(self.generator)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "\u001b[1m    @instance\u001b[0m\n",
      "\u001b[1m    def stimulus():\u001b[0m\n",
      "\u001b[1m    \tdata_in.next = DATA_IN[0]\u001b[0m\n",
      "\u001b[1m    \tdata_check.next = DATA_OUT[0]\u001b[0m\n",
      "\u001b[1m    \tmode.next = MODE\u001b[0m\n",
      "\u001b[1m    \tclk.next = 0\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \tyield delay(10)\u001b[0m\n",
      "\u001b[1m    \tclk.next = not clk\u001b[0m\n",
      "\u001b[1m    \tyield delay(10)\u001b[0m\n",
      "\u001b[1m    \tclk.next = not clk\u001b[0m\n",
      "\u001b[1m    \tyield delay(10)\u001b[0m\n",
      "\u001b[1m    \tclk.next = not clk\u001b[0m\n",
      "\u001b[1m    \tyield delay(10)\u001b[0m\n",
      "\u001b[1m    \tclk.next = not clk\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \tif data_out == data_check and data_out_syn == data_check:\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"PASS\")\u001b[0m\n",
      "\u001b[1m    \telse:\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"\\n\\n\\n\")\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"===========\tFAILURE REPORT ============\")\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"Expected output: %x\" % data_check)\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"Output from simulation: %x\" % data_out)\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"Output from synthesis: %x\" % data_out_syn)\u001b[0m\n",
      "\u001b[1m    \t\tprint(\"========================================\")\u001b[0m\n",
      "\u001b[1m>   \t\traise ValueError(\"Mismatch: sim: %x, syn: %x\" %(data_out, data_out_syn))\u001b[0m\n",
      "\u001b[1m\u001b[31mE     ValueError: Mismatch: sim: 8080, syn: ff8080\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_resize.py\u001b[0m:68: ValueError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "===== Analyze signals for < Instance resize_vectors_op_sane > =====\n",
      "\u001b[7;34mNEW WIRE clk := resize_vectors_op_sane_clk\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce := resize_vectors_op_sane_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE reset := resize_vectors_op_sane_reset\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mode := resize_vectors_op_sane_mode\u001b[0m\n",
      "\u001b[7;34mNEW WIRE data_in := resize_vectors_op_sane_data_in\u001b[0m\n",
      "\u001b[7;34mNEW WIRE data_out := resize_vectors_op_sane_data_out\u001b[0m\n",
      "===== Analyze signals for < Instance resize_vectors_op_sane_0_0_1 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := resize_vectors_op_sane_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE data_in <--- <data_in> := resize_vectors_op_sane_data_in\u001b[0m\n",
      "\u001b[32mREUSE WIRE data_out <--- <data_out> := resize_vectors_op_sane_data_out\u001b[0m\n",
      "\u001b[32mREUSE WIRE mode <--- <mode> := resize_vectors_op_sane_mode\u001b[0m\n",
      "===== DUMP Mem/SIGNALS, INSTANCE  resize_vectors_op_sane =====\n",
      "SIGNAL clk (1)\n",
      "SIGNAL ce (1)\n",
      "SIGNAL reset (1)\n",
      "SIGNAL mode (3)\n",
      "SIGNAL data_in (16)\n",
      "SIGNAL data_out (24)\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'resize_vectors_op_sane'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m wrapper_resize_vectors_op_sane__1_1_1_3_16_24\n",
      "ARG uut\n",
      "ARG clk\n",
      "\tWire FLOATING clk, id: resize_vectors_op_sane_clk\n",
      "ARG ce\n",
      "\tWire FLOATING ce, id: resize_vectors_op_sane_ce\n",
      "ARG reset\n",
      "\tWire FLOATING reset, id: resize_vectors_op_sane_reset\n",
      "ARG mode\n",
      "\tWire FLOATING mode, id: resize_vectors_op_sane_mode\n",
      "ARG data_in\n",
      "\tWire FLOATING data_in, id: resize_vectors_op_sane_data_in\n",
      "ARG data_out\n",
      "\tWire FLOATING data_out, id: resize_vectors_op_sane_data_out\n",
      "ARG kwargs\n",
      "SKIP default arg kwargs\n",
      "========== clk ===========\n",
      "========== ce ===========\n",
      "========== reset ===========\n",
      "========== mode ===========\n",
      "========== data_in ===========\n",
      "========== data_out ===========\n",
      "============================================================================\n",
      "++++++++  resize_vectors_op_sane_1_3_24_16_c32768  ++++++++\n",
      "\u001b[7;31m<-------- WIRING  resize_vectors_op_sane_0_0_1 --------> \u001b[0m\n",
      "clk --> `resize_vectors_op_sane_clk` : (Signal(False), True)\n",
      "****\n",
      "SigSpec at 0x2e5b490\n",
      "WIRE CONNECT clk\n",
      "-----\n",
      "mode --> `resize_vectors_op_sane_mode` : (Signal('LH'), True)\n",
      "****\n",
      "SigSpec at 0x2cf6ce0\n",
      "WIRE CONNECT mode\n",
      "-----\n",
      "data_out --> `resize_vectors_op_sane_data_out` : (Signal(modbv(0)), True)\n",
      "****\n",
      "SigSpec at 0x2e5ba40\n",
      "WIRE CONNECT data_out\n",
      "-----\n",
      "data_in --> `resize_vectors_op_sane_data_in` : (Signal(modbv(0)), True)\n",
      "****\n",
      "SigSpec at 0x2e5bb10\n",
      "WIRE CONNECT data_in\n",
      "-----\n",
      "\u001b[7;31m<------------------------> \u001b[0m\n",
      "DONE instancing submodules\n",
      "===== DUMP Mem/SIGNALS, INSTANCE  resize_vectors_op_sane_0_0_1 =====\n",
      "SIGNAL clk (1)\n",
      "SIGNAL data_in (16)\n",
      "SIGNAL data_out (24)\n",
      "SIGNAL mode (3)\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'resize_vectors_op_sane_0_0_1'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m resize_vectors_op_sane_1_3_24_16_c32768\n",
      "ARG clk\n",
      "\tWire FLOATING clk, id: resize_vectors_op_sane_clk\n",
      "ARG mode\n",
      "\tWire IN `mode`, id: `resize_vectors_op_sane_mode`, origin: None\n",
      "ARG data_out\n",
      "\tWire OUT (reg) `data_out`, id: `resize_vectors_op_sane_data_out`, driver: resize_vectors_op_sane_0_0_1\n",
      "ARG data_in\n",
      "\tWire IN `data_in`, id: `resize_vectors_op_sane_data_in`, origin: None\n",
      "ARG IMM\n",
      "========== clk ===========\n",
      "========== data_in ===========\n",
      "========== data_out ===========\n",
      "========== mode ===========\n",
      "CONVERT_RTL tree >>>>>> 'RESIZE_VECTORS_OP_SANE_RESIZE_VECTORS_OP_SANE_0_0_1_WORKER' \n",
      "Sensitivity list for worker:\n",
      "\t mode\n",
      "\t data_in\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 <_ast.Name object at 0x7f581a89f4e0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 sig: data_out/data_out\n",
      "\u001b[7;34m\tTYPE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 <class '_ast.Subscript'>\n",
      "\u001b[7;35mpossibly accessing module wide variable\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 const_imm8\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 assign 'data_out' to preassigned Port data_out size 24\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 signed: True\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 <_ast.Name object at 0x7f581a8acb70>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 sig: data_out/data_out\n",
      "\u001b[7;34m\tTYPE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 <class '_ast.Subscript'>\n",
      "\u001b[7;35mpossibly accessing module wide variable\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 const_imm16\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 assign 'data_out' to preassigned Port data_out size 24\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 signed: True\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 <_ast.Name object at 0x7f581a8ac828>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 sig: data_out/data_out\n",
      "\u001b[7;35mpossibly accessing module wide variable\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 const_imm8\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 assign 'data_out' to preassigned Port data_out size 24\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 signed: False\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 <_ast.Name object at 0x7f581a8ac978>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 sig: data_out/data_out\n",
      "\u001b[7;35mpossibly accessing module wide variable\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 const_imm16\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 assign 'data_out' to preassigned Port data_out size 24\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 signed: False\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:139 <_ast.Name object at 0x7f581a8ac748>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:139 sig: data_out/data_out\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:139 assign 'data_out' to preassigned Port data_out size 24\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:139 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:139 signed: False\n",
      "\u001b[7;35mNOTICE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:136 no fullcase attr in async process\n",
      "\u001b[7;35mNOTICE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:134 no fullcase attr in async process\n",
      "\u001b[7;35mNOTICE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:132 no fullcase attr in async process\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:131 data_out\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:133 data_out\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:135 data_out\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:137 data_out\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:139 data_out\n",
      "\u001b[32mPMUX WALK DRV >>>\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:130 data_out\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_resize.py:130 async\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "Dumping module `$resize_single_1_3_24_24_c-32'.\n",
      "Dumping module `\\resize_single'.\n",
      "\n",
      "-- Running command `hierarchy -top $wrapper_resize_vectors_op_sane__1_1_1_3_16_24' --\n",
      "\n",
      "195. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "195.1. Analyzing design hierarchy..\n",
      "Top module:  $wrapper_resize_vectors_op_sane__1_1_1_3_16_24\n",
      "Used module:     $resize_vectors_op_sane_1_3_24_16_c32768\n",
      "\n",
      "195.2. Analyzing design hierarchy..\n",
      "Top module:  $wrapper_resize_vectors_op_sane__1_1_1_3_16_24\n",
      "Used module:     $resize_vectors_op_sane_1_3_24_16_c32768\n",
      "Removed 0 unused modules.\n",
      "Display...\n",
      "\n",
      "-- Running command `show -format dot -prefix resize_vectors_op_sane ' --\n",
      "\n",
      "196. Generating Graphviz representation of design.\n",
      "Writing dot description to `resize_vectors_op_sane.dot'.\n",
      "Dumping module $resize_vectors_op_sane_1_3_24_16_c32768 to page 1.\n",
      "Dumping module $wrapper_resize_vectors_op_sane__1_1_1_3_16_24 to page 2.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "197. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog resize_vectors_op_sane_mapped.v' --\n",
      "\n",
      "198. Executing Verilog backend.\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "===========\tFAILURE REPORT ============\n",
      "Expected output: 8080\n",
      "Output from simulation: 8080\n",
      "Output from synthesis: ff8080\n",
      "========================================\n",
      "VCD info: dumpfile resize_vectors_op_sane.vcd opened for output.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "tb_resize_vectors_op_sane_mapped.v:35: warning: input port data_out is coerced to inout.\n",
      "\u001b[31m\u001b[1m==== 1 failed, 68 passed, 2 skipped, 9 xfailed, 2 xpassed in 18.67 seconds =====\u001b[0m\n",
      "Dumping module `$dummy_driver_1_8'.\n",
      "Dumping module `\\stimulus_assert'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: *** [Makefile:4: yosys] Error 1\r\n"
     ]
    }
   ],
   "source": [
    "! export PYTHONPATH=`pwd`/../../ && cd ../../myhdl/test/conversion/toYosys && make"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.7.3, pytest-3.10.1, py-1.7.0, pluggy-0.8.0\n",
      "rootdir: /home/pyosys/src/myhdl/myhdl-local, inifile:\n",
      "plugins: notebook-0.6.0\n",
      "collected 20 items                                                             \u001b[0m\n",
      "\n",
      "test_simple.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                      [100%]\u001b[0m\n",
      "\n",
      "\u001b[32m\u001b[1m===================== 16 passed, 4 xfailed in 4.82 seconds =====================\u001b[0m\n",
      "Dumping module `$up_counter_1_1_1_8'.\n",
      "Dumping module `\\dynamic_slice'.\n"
     ]
    }
   ],
   "source": [
    "! export PYTHONPATH=`pwd`/../../ && cd ../../myhdl/test/conversion/toYosys && py.test-3  test_simple.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
