

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Thu Nov  9 20:59:33 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2354|     2354| 23.540 us | 23.540 us |  2354|  2354|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2352|     2352|         3|          3|          3|   784|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     22|        0|     1698|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      192|       96|    -|
|Multiplexer          |        -|      -|        -|     1011|    -|
|Register             |        -|      -|     1051|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     22|     1243|     2805|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_0_0_U     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |line_buffer_Array_V_1169_0_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |line_buffer_Array_V_2_0_U     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0| 192|  96|    0|    84|   48|     3|         1344|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_381_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_382_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_383_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_384_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_385_p2              |     *    |      1|  0|   5|          16|          10|
    |grp_fu_386_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_387_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_388_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_389_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_390_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_391_p2              |     *    |      1|  0|   5|          16|          10|
    |grp_fu_392_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_393_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_394_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_395_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_396_p2              |     *    |      1|  0|   5|          16|          13|
    |grp_fu_397_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_398_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_399_p2              |     *    |      1|  0|   5|          16|          12|
    |grp_fu_400_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_401_p2              |     *    |      1|  0|   5|          16|          11|
    |grp_fu_402_p2              |     *    |      1|  0|   5|          16|          13|
    |add_ln1118_fu_4176_p2      |     +    |      0|  0|  31|          24|          24|
    |add_ln321_fu_4743_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_4754_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_4697_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_4708_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln703_576_fu_4394_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_577_fu_4399_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_578_fu_3982_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_580_fu_4404_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_581_fu_4408_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_582_fu_4414_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_583_fu_4419_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_584_fu_4424_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_585_fu_4231_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_586_fu_4430_p2   |     +    |      0|  0|  22|          15|           9|
    |add_ln703_587_fu_4440_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_588_fu_4446_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_589_fu_4451_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_592_fu_4464_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_593_fu_4469_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_594_fu_3988_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_595_fu_4474_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_596_fu_4479_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_597_fu_4484_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_598_fu_4490_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_599_fu_4495_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_600_fu_4499_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_601_fu_4237_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_602_fu_4505_p2   |     +    |      0|  0|  21|          14|          10|
    |add_ln703_603_fu_4515_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_604_fu_4521_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_605_fu_4526_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_607_fu_3994_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_608_fu_4539_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_609_fu_4544_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_611_fu_4549_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_612_fu_4554_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_613_fu_4559_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_614_fu_4243_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_615_fu_4565_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_616_fu_4570_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_618_fu_4575_p2   |     +    |      0|  0|  20|          13|           4|
    |add_ln703_619_fu_4585_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_620_fu_4591_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_621_fu_4596_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_623_fu_4000_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_624_fu_4609_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_625_fu_4614_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_626_fu_4006_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_627_fu_4619_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_628_fu_4624_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_629_fu_4629_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_630_fu_4635_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_631_fu_4640_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_632_fu_4645_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_633_fu_4651_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_634_fu_4657_p2   |     +    |      0|  0|  22|          15|          10|
    |add_ln703_635_fu_4667_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_636_fu_4673_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_637_fu_4679_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_3976_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln79_fu_3730_p2        |     +    |      0|  0|  17|          10|           1|
    |grp_fu_3698_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_3704_p2             |     +    |      0|  0|  23|          16|          16|
    |res_V_data_0_V_din         |     +    |      0|  0|  16|          16|          16|
    |res_V_data_1_V_din         |     +    |      0|  0|  16|          16|          16|
    |res_V_data_2_V_din         |     +    |      0|  0|  16|          16|          16|
    |res_V_data_3_V_din         |     +    |      0|  0|  16|          16|          16|
    |sub_ln1118_1_fu_3953_p2    |     -    |      0|  0|  16|          26|          26|
    |sub_ln1118_fu_3935_p2      |     -    |      0|  0|  16|           1|          26|
    |and_ln289_1_fu_3830_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_3836_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_3824_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1099          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1100          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op309  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_3798_p2    |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_2_fu_3808_p2    |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_3_fu_3818_p2    |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_fu_3788_p2      |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_4692_p2      |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln317_fu_4738_p2      |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln79_fu_3724_p2       |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4            |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_4759_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_4713_p3    |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     22|  0|1698|        1738|        1336|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_374_p4  |  15|          3|   32|         96|
    |data_V_data_V_TDATA_blk_n                |   9|          2|    1|          2|
    |grp_fu_381_p0                            |  21|          4|   16|         64|
    |grp_fu_381_p1                            |  21|          4|   12|         48|
    |grp_fu_382_p0                            |  21|          4|   16|         64|
    |grp_fu_382_p1                            |  21|          4|   12|         48|
    |grp_fu_383_p0                            |  21|          4|   16|         64|
    |grp_fu_383_p1                            |  21|          4|   12|         48|
    |grp_fu_384_p0                            |  21|          4|   16|         64|
    |grp_fu_384_p1                            |  21|          4|   11|         44|
    |grp_fu_385_p0                            |  21|          4|   16|         64|
    |grp_fu_385_p1                            |  21|          4|   10|         40|
    |grp_fu_386_p0                            |  15|          3|   16|         48|
    |grp_fu_386_p1                            |  15|          3|   12|         36|
    |grp_fu_387_p0                            |  15|          3|   16|         48|
    |grp_fu_387_p1                            |  15|          3|   11|         33|
    |grp_fu_388_p0                            |  21|          4|   16|         64|
    |grp_fu_388_p1                            |  21|          4|   12|         48|
    |grp_fu_389_p0                            |  21|          4|   16|         64|
    |grp_fu_389_p1                            |  21|          4|   12|         48|
    |grp_fu_390_p0                            |  21|          4|   16|         64|
    |grp_fu_390_p1                            |  21|          4|   12|         48|
    |grp_fu_391_p0                            |  15|          3|   16|         48|
    |grp_fu_391_p1                            |  15|          3|   10|         30|
    |grp_fu_392_p0                            |  21|          4|   16|         64|
    |grp_fu_392_p1                            |  21|          4|   11|         44|
    |grp_fu_393_p0                            |  15|          3|   16|         48|
    |grp_fu_393_p1                            |  15|          3|   12|         36|
    |grp_fu_394_p0                            |  21|          4|   16|         64|
    |grp_fu_394_p1                            |  21|          4|   11|         44|
    |grp_fu_395_p0                            |  21|          4|   16|         64|
    |grp_fu_395_p1                            |  21|          4|   11|         44|
    |grp_fu_396_p0                            |  21|          4|   16|         64|
    |grp_fu_396_p1                            |  21|          4|   13|         52|
    |grp_fu_397_p0                            |  21|          4|   16|         64|
    |grp_fu_397_p1                            |  21|          4|   12|         48|
    |grp_fu_398_p0                            |  21|          4|   16|         64|
    |grp_fu_398_p1                            |  21|          4|   12|         48|
    |grp_fu_399_p0                            |  15|          3|   16|         48|
    |grp_fu_399_p1                            |  15|          3|   12|         36|
    |grp_fu_400_p0                            |  21|          4|   16|         64|
    |grp_fu_400_p1                            |  21|          4|   11|         44|
    |grp_fu_401_p0                            |  21|          4|   16|         64|
    |grp_fu_401_p1                            |  21|          4|   11|         44|
    |grp_fu_402_p0                            |  21|          4|   16|         64|
    |grp_fu_402_p1                            |  21|          4|   13|         52|
    |indvar_flatten_reg_360                   |   9|          2|   10|         20|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                     |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |1011|        197|  753|       2619|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln703_578_reg_4863         |  16|   0|   16|          0|
    |add_ln703_579_reg_4973         |  16|   0|   16|          0|
    |add_ln703_585_reg_4978         |  16|   0|   16|          0|
    |add_ln703_591_reg_4868         |  16|   0|   16|          0|
    |add_ln703_594_reg_4873         |  16|   0|   16|          0|
    |add_ln703_601_reg_4983         |  16|   0|   16|          0|
    |add_ln703_607_reg_4878         |  16|   0|   16|          0|
    |add_ln703_610_reg_4883         |  16|   0|   16|          0|
    |add_ln703_614_reg_4988         |  16|   0|   16|          0|
    |add_ln703_617_reg_4993         |  16|   0|   16|          0|
    |add_ln703_623_reg_4888         |  16|   0|   16|          0|
    |add_ln703_626_reg_4893         |  16|   0|   16|          0|
    |add_ln703_reg_4858             |  16|   0|   16|          0|
    |add_ln79_reg_4782              |  10|   0|   10|          0|
    |and_ln289_2_reg_4824           |   1|   0|    1|          0|
    |ap_CS_fsm                      |   5|   0|    5|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |icmp_ln289_1_reg_4807          |   1|   0|    1|          0|
    |icmp_ln289_reg_4797            |   1|   0|    1|          0|
    |indvar_flatten_reg_360         |  10|   0|   10|          0|
    |kernel_data_V_10               |  16|   0|   16|          0|
    |kernel_data_V_11               |  16|   0|   16|          0|
    |kernel_data_V_1170             |  16|   0|   16|          0|
    |kernel_data_V_13               |  16|   0|   16|          0|
    |kernel_data_V_14               |  16|   0|   16|          0|
    |kernel_data_V_15               |  16|   0|   16|          0|
    |kernel_data_V_2                |  16|   0|   16|          0|
    |kernel_data_V_3                |  16|   0|   16|          0|
    |kernel_data_V_5                |  16|   0|   16|          0|
    |kernel_data_V_6                |  16|   0|   16|          0|
    |kernel_data_V_7                |  16|   0|   16|          0|
    |kernel_data_V_7_load_reg_4787  |  16|   0|   16|          0|
    |kernel_data_V_9                |  16|   0|   16|          0|
    |pX_1                           |  32|   0|   32|          0|
    |pX_1_load_reg_4818             |  32|   0|   32|          0|
    |pY_1                           |  32|   0|   32|          0|
    |pY_1_load_reg_4812             |  32|   0|   32|          0|
    |reg_3720                       |  15|   0|   15|          0|
    |sX_1                           |  32|   0|   32|          0|
    |sX_1_load_reg_4792             |  32|   0|   32|          0|
    |sY_1                           |  32|   0|   32|          0|
    |sY_1_load_reg_4802             |  32|   0|   32|          0|
    |sext_ln1118_606_reg_4958       |  26|   0|   26|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |trunc_ln708_582_reg_4828       |  13|   0|   13|          0|
    |trunc_ln708_583_reg_4833       |  16|   0|   16|          0|
    |trunc_ln708_584_reg_4838       |  16|   0|   16|          0|
    |trunc_ln708_589_reg_4843       |  16|   0|   16|          0|
    |trunc_ln708_590_reg_4848       |  16|   0|   16|          0|
    |trunc_ln708_591_reg_4853       |  12|   0|   12|          0|
    |trunc_ln708_606_reg_4898       |  16|   0|   16|          0|
    |trunc_ln708_607_reg_4903       |  16|   0|   16|          0|
    |trunc_ln708_608_reg_4908       |  15|   0|   15|          0|
    |trunc_ln708_612_reg_4913       |  16|   0|   16|          0|
    |trunc_ln708_616_reg_4918       |  16|   0|   16|          0|
    |trunc_ln708_621_reg_4923       |  14|   0|   14|          0|
    |trunc_ln708_622_reg_4928       |  16|   0|   16|          0|
    |trunc_ln708_623_reg_4933       |  16|   0|   16|          0|
    |trunc_ln708_624_reg_4938       |  16|   0|   16|          0|
    |trunc_ln708_625_reg_4943       |  16|   0|   16|          0|
    |trunc_ln708_626_reg_4948       |  16|   0|   16|          0|
    |trunc_ln708_628_reg_4953       |  14|   0|   14|          0|
    |trunc_ln708_629_reg_4963       |  16|   0|   16|          0|
    |trunc_ln708_630_reg_4968       |  16|   0|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1051|   0| 1051|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|data_V_data_V_TDATA    |  in |   16|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TVALID   |  in |    1|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TREADY   | out |    1|    axis    |                             data_V_data_V                             |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din     | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din     | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

