{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676670284958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676670284968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 13:44:44 2023 " "Processing started: Fri Feb 17 13:44:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676670284968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670284968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_main -c lab2_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_main -c lab2_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670284968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676670285531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676670285532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/digit7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task4/digit7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit7seg-behavioral " "Found design unit 1: digit7seg-behavioral" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292242 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit7seg " "Found entity 1: digit7seg" {  } { { "task4/digit7seg.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_2/new_balance_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task3_2/new_balance_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_balance_tb-behavioural " "Found design unit 1: new_balance_tb-behavioural" {  } { { "task3_2/new_balance_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292303 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_balance_tb " "Found entity 1: new_balance_tb" {  } { { "task3_2/new_balance_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_2/new_balance_tb.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_1/new_balance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task3_1/new_balance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_balance-behavioural " "Found design unit 1: new_balance-behavioural" {  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292370 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_balance " "Found entity 1: new_balance" {  } { { "task3_1/new_balance.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task3_1/new_balance.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_2/win_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task2_2/win_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win_tb-behavioural " "Found design unit 1: win_tb-behavioural" {  } { { "task2_2/win_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292429 ""} { "Info" "ISGN_ENTITY_NAME" "1 win_tb " "Found entity 1: win_tb" {  } { { "task2_2/win_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_2/win_tb.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_1/win.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task2_1/win.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 win-behavioural " "Found design unit 1: win-behavioural" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292485 ""} { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "task2_1/win.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task2_1/win.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/spinwheel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task5/spinwheel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spinwheel-behavioral " "Found design unit 1: spinwheel-behavioral" {  } { { "task5/spinwheel.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292546 ""} { "Info" "ISGN_ENTITY_NAME" "1 spinwheel " "Found entity 1: spinwheel" {  } { { "task5/spinwheel.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/spinwheel.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5/roulette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task5/roulette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roulette-structural " "Found design unit 1: roulette-structural" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292607 ""} { "Info" "ISGN_ENTITY_NAME" "1 roulette " "Found entity 1: roulette" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292607 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab2_main.vhd " "Can't analyze file -- file lab2_main.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670292612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/digit7seg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task4/digit7seg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit7seg_tb-behaviour " "Found design unit 1: digit7seg_tb-behaviour" {  } { { "task4/digit7seg_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292673 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit7seg_tb " "Found entity 1: digit7seg_tb" {  } { { "task4/digit7seg_tb.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task4/digit7seg_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_6bit-bhv " "Found design unit 1: REG_6bit-bhv" {  } { { "REG_6bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292729 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_6bit " "Found entity 1: REG_6bit" {  } { { "REG_6bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_6bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_3bit-bhv " "Found design unit 1: REG_3bit-bhv" {  } { { "REG_3bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292785 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_3bit " "Found entity 1: REG_3bit" {  } { { "REG_3bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_3bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_12bit-bhv " "Found design unit 1: REG_12bit-bhv" {  } { { "REG_12bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292842 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_12bit " "Found entity 1: REG_12bit" {  } { { "REG_12bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_12bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDFF-bhv " "Found design unit 1: myDFF-bhv" {  } { { "DFF.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292897 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDFF " "Found entity 1: myDFF" {  } { { "DFF.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/DFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_2bit-bhv " "Found design unit 1: REG_2bit-bhv" {  } { { "REG_2bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292956 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_2bit " "Found entity 1: REG_2bit" {  } { { "REG_2bit.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/REG_2bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670292956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670292956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_converter-bhv " "Found design unit 1: switch_converter-bhv" {  } { { "switch_converter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293246 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_converter " "Found entity 1: switch_converter" {  } { { "switch_converter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/switch_converter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670293246 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "roulette_tb.vhd " "Can't analyze file -- file roulette_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670293252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarytoBCD-bhv " "Found design unit 1: BinarytoBCD-bhv" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293316 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarytoBCD " "Found entity 1: BinarytoBCD" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670293316 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debouncer.vhd " "Can't analyze file -- file output_files/debouncer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670293321 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/counter.vhd " "Can't analyze file -- file output_files/counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676670293324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mydff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mydff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myDFF_EN-bhv " "Found design unit 1: myDFF_EN-bhv" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293380 ""} { "Info" "ISGN_ENTITY_NAME" "1 myDFF_EN " "Found entity 1: myDFF_EN" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670293380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavioral " "Found design unit 1: debouncer-behavioral" {  } { { "debouncer.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293435 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670293435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bhv " "Found design unit 1: counter-bhv" {  } { { "counter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293490 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676670293490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670293490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "roulette " "Elaborating entity \"roulette\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676670294380 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 roulette.vhd(28) " "VHDL Signal Declaration warning at roulette.vhd(28): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676670294381 "|roulette"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 roulette.vhd(29) " "VHDL Signal Declaration warning at roulette.vhd(29): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676670294381 "|roulette"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] roulette.vhd(25) " "Using initial value X (don't care) for net \"LEDG\[3\]\" at roulette.vhd(25)" {  } { { "task5/roulette.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670294383 "|roulette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:debouncer1 A:behavioral " "Elaborating entity \"debouncer\" using architecture \"A:behavioral\" for hierarchy \"debouncer:debouncer1\"" {  } { { "task5/roulette.vhd" "debouncer1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myDFF debouncer:debouncer1\|myDFF:DFF1 A:bhv " "Elaborating entity \"myDFF\" using architecture \"A:bhv\" for hierarchy \"debouncer:debouncer1\|myDFF:DFF1\"" {  } { { "debouncer.vhd" "DFF1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter debouncer:debouncer1\|counter:counter1 A:bhv " "Elaborating entity \"counter\" using architecture \"A:bhv\" for hierarchy \"debouncer:debouncer1\|counter:counter1\"" {  } { { "debouncer.vhd" "counter1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myDFF_EN debouncer:debouncer1\|myDFF_EN:DFF_EN1 A:bhv " "Elaborating entity \"myDFF_EN\" using architecture \"A:bhv\" for hierarchy \"debouncer:debouncer1\|myDFF_EN:DFF_EN1\"" {  } { { "debouncer.vhd" "DFF_EN1" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/debouncer.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_value myDFF_EN.vhd(37) " "VHDL Process Statement warning at myDFF_EN.vhd(37): signal \"input_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676670294630 "|roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stored_value myDFF_EN.vhd(30) " "VHDL Process Statement warning at myDFF_EN.vhd(30): inferring latch(es) for signal or variable \"stored_value\", which holds its previous value in one or more paths through the process" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676670294630 "|roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_value myDFF_EN.vhd(30) " "Inferred latch for \"stored_value\" at myDFF_EN.vhd(30)" {  } { { "output_files/myDFF_EN.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/output_files/myDFF_EN.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670294630 "|roulette|debouncer:debouncer1|myDFF_EN:DFF_EN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spinwheel spinwheel:inst_spinwheel A:behavioral " "Elaborating entity \"spinwheel\" using architecture \"A:behavioral\" for hierarchy \"spinwheel:inst_spinwheel\"" {  } { { "task5/roulette.vhd" "inst_spinwheel" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REG_6bit REG_6bit:spin_result_reg A:bhv " "Elaborating entity \"REG_6bit\" using architecture \"A:bhv\" for hierarchy \"REG_6bit:spin_result_reg\"" {  } { { "task5/roulette.vhd" "spin_result_reg" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REG_2bit REG_2bit:bet3_reg A:bhv " "Elaborating entity \"REG_2bit\" using architecture \"A:bhv\" for hierarchy \"REG_2bit:bet3_reg\"" {  } { { "task5/roulette.vhd" "bet3_reg" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinarytoBCD BinarytoBCD:bintoten_conv A:bhv " "Elaborating entity \"BinarytoBCD\" using architecture \"A:bhv\" for hierarchy \"BinarytoBCD:bintoten_conv\"" {  } { { "task5/roulette.vhd" "bintoten_conv" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294897 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "12 4 BinarytoBCD.vhd(36) " "VHDL expression error at BinarytoBCD.vhd(36): expression has 12 elements, but must have 4 elements" {  } { { "BinarytoBCD.vhd" "" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/BinarytoBCD.vhd" 36 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1676670294898 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BinarytoBCD:bintoten_conv " "Can't elaborate user hierarchy \"BinarytoBCD:bintoten_conv\"" {  } { { "task5/roulette.vhd" "bintoten_conv" { Text "U:/Spring 2023/ENSC 350/Labs/lab2/lab2/task5/roulette.vhd" 132 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676670294898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676670295146 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 17 13:44:55 2023 " "Processing ended: Fri Feb 17 13:44:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676670295146 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676670295146 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676670295146 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670295146 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676670295895 ""}
