# 
# IC Compiler II write_def
# Release      : V-2023.12
# User Name    : vlsi
# Date         : Tue May 14 14:20:26 2024
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN sar_dbe_ADC_RESOLUTION10 ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 33680 ) ( 35920 33680 ) ( 35920 0 ) ;
ROW unit_row_1 unit 1000 1000 FS DO 106 BY 1 STEP 320 0 ;
ROW unit_row_2 unit 1000 3880 N DO 106 BY 1 STEP 320 0 ;
ROW unit_row_3 unit 1000 6760 FS DO 106 BY 1 STEP 320 0 ;
ROW unit_row_4 unit 1000 9640 N DO 106 BY 1 STEP 320 0 ;
ROW unit_row_5 unit 1000 12520 FS DO 106 BY 1 STEP 320 0 ;
ROW unit_row_6 unit 1000 15400 N DO 106 BY 1 STEP 320 0 ;
ROW unit_row_7 unit 1000 18280 FS DO 106 BY 1 STEP 320 0 ;
ROW unit_row_8 unit 1000 21160 N DO 106 BY 1 STEP 320 0 ;
ROW unit_row_9 unit 1000 24040 FS DO 106 BY 1 STEP 320 0 ;
ROW unit_row_10 unit 1000 26920 N DO 106 BY 1 STEP 320 0 ;
ROW unit_row_11 unit 1000 29800 FS DO 106 BY 1 STEP 320 0 ;
TRACKS Y 40 DO 106 STEP 320 LAYER M1 ;
TRACKS X 40 DO 113 STEP 320 LAYER M1 ;
TRACKS Y 40 DO 106 STEP 320 LAYER M2 ;
TRACKS X 40 DO 113 STEP 320 LAYER M2 ;
TRACKS Y 360 DO 53 STEP 640 LAYER M3 ;
TRACKS X 360 DO 56 STEP 640 LAYER M3 ;
TRACKS Y 360 DO 53 STEP 640 LAYER M4 ;
TRACKS X 360 DO 56 STEP 640 LAYER M4 ;
TRACKS Y 1000 DO 26 STEP 1280 LAYER M5 ;
TRACKS X 1000 DO 28 STEP 1280 LAYER M5 ;
TRACKS Y 1000 DO 26 STEP 1280 LAYER M6 ;
TRACKS X 1000 DO 28 STEP 1280 LAYER M6 ;
TRACKS Y 1000 DO 13 STEP 2560 LAYER M7 ;
TRACKS X 1000 DO 14 STEP 2560 LAYER M7 ;
TRACKS Y 1000 DO 9 STEP 3840 LAYER M8 ;
TRACKS X 1000 DO 10 STEP 3840 LAYER M8 ;
TRACKS Y 1000 DO 7 STEP 5120 LAYER M9 ;
TRACKS X 1000 DO 7 STEP 5120 LAYER M9 ;
VIAS 8 ;
 - VIA23C_1_5 + VIARULE VIA23C
   + CUTSIZE 140 140
   + LAYERS M2 VIA2 M3
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
 - VIA34C_1_5 + VIARULE VIA34C
   + CUTSIZE 140 140
   + LAYERS M3 VIA3 M4
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
 - VIA45C_1_5 + VIARULE VIA45C
   + CUTSIZE 140 140
   + LAYERS M4 VIA4 M5
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
 - VIA56C_1_5 + VIARULE VIA56C
   + CUTSIZE 140 140
   + LAYERS M5 VIA5 M6
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
 - VIA67C_1_5 + VIARULE VIA67C
   + CUTSIZE 140 140
   + LAYERS M6 VIA6 M7
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
 - VIA78C_1_5 + VIARULE VIA78C
   + CUTSIZE 140 140
   + LAYERS M7 VIA7 M8
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
 - VIA89C_2_2 + VIARULE VIA89C
   + CUTSIZE 360 360
   + LAYERS M8 VIA8 M9
   + CUTSPACING 340 340
   + ENCLOSURE 45 80 80 45
   + ROWCOL 2 2
   + PATTERN 2_C ;
 - VIA12B_1_5 + VIARULE VIA12B
   + CUTSIZE 140 140
   + LAYERS M1 VIA1 M2
   + CUTSPACING 160 160
   + ENCLOSURE 50 10 50 10
   + ROWCOL 1 5
   + PATTERN 1_F8 ;
END VIAS
NONDEFAULTRULES 1 ;
 - cts_w2_s2_vlg
   + HARDSPACING
   + LAYER M1 WIDTH 140 SPACING 140
   + LAYER M2 WIDTH 160 SPACING 160
   + LAYER M3 WIDTH 160 SPACING 160
   + LAYER M4 WIDTH 320 SPACING 320
   + LAYER M5 WIDTH 320 SPACING 320
   + LAYER M6 WIDTH 160 SPACING 160
   + LAYER M7 WIDTH 160 SPACING 160
   + LAYER M8 WIDTH 160 SPACING 160
   + LAYER M9 WIDTH 450 SPACING 450 ;
END NONDEFAULTRULES
COMPONENTS 188 ;
 - u_SET_PROP_q_reg_10_ DFFASX1_LVT + PLACED ( 12840 3880 ) N ;
 - U_ctrl_logic_sar_reg_out_reg_0_ DFFASRX1_LVT + PLACED ( 1000 1000 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_1_ DFFASRX1_LVT + PLACED ( 1000 9640 ) N ;
 - U_ctrl_logic_sar_reg_out_reg_2_ DFFASRX1_LVT + PLACED ( 1000 15400 ) N ;
 - U_ctrl_logic_sar_reg_out_reg_3_ DFFASRX1_LVT + PLACED ( 1000 18280 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_4_ DFFASRX1_LVT + PLACED ( 1000 24040 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_5_ DFFASRX1_LVT + PLACED ( 1000 29800 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_6_ DFFASRX1_LVT + PLACED ( 11880 26920 ) N ;
 - U_ctrl_logic_sar_reg_out_reg_7_ DFFASRX1_LVT + PLACED ( 22440 29800 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_8_ DFFASRX1_LVT + PLACED ( 22440 24040 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_9_ DFFASRX1_LVT + PLACED ( 22440 6760 ) FS ;
 - U_ctrl_logic_sar_reg_out_reg_10_ DFFASRX1_LVT + PLACED ( 22440 9640 ) N ;
 - U2 INVX0_LVT + PLACED ( 31720 26920 ) N ;
 - U5 INVX0_LVT + PLACED ( 31720 15400 ) N ;
 - U7 INVX0_LVT + PLACED ( 18920 18280 ) S ;
 - U9 INVX0_LVT + PLACED ( 26920 26920 ) FN ;
 - U11 INVX0_LVT + PLACED ( 17000 29800 ) FS ;
 - U13 INVX0_LVT + PLACED ( 6760 26920 ) N ;
 - U15 INVX0_LVT + PLACED ( 4840 26920 ) FN ;
 - U17 INVX0_LVT + PLACED ( 4840 21160 ) FN ;
 - U19 INVX0_LVT + PLACED ( 4840 12520 ) S ;
 - U21 INVX0_LVT + PLACED ( 6440 6760 ) FS ;
 - U24 INVX0_LVT + PLACED ( 1960 6760 ) S ;
 - u_SET_PROP_q_reg_8_ DFFARX1_LVT + PLACED ( 23400 18280 ) FS ;
 - u_SET_PROP_q_reg_9_ DFFARX1_LVT + PLACED ( 23720 12520 ) FS ;
 - u_SET_PROP_q_reg_7_ DFFARX1_LVT + PLACED ( 23720 21160 ) N ;
 - u_SET_PROP_q_reg_6_ DFFARX1_LVT + PLACED ( 11560 21160 ) N ;
 - u_SET_PROP_q_reg_5_ DFFARX1_LVT + PLACED ( 13160 15400 ) N ;
 - u_SET_PROP_q_reg_4_ DFFARX1_LVT + PLACED ( 12520 12520 ) FS ;
 - u_SET_PROP_q_reg_3_ DFFARX1_LVT + PLACED ( 11240 6760 ) FS ;
 - u_SET_PROP_q_reg_2_ DFFARX1_LVT + PLACED ( 13160 1000 ) FS ;
 - u_SET_PROP_q_reg_1_ DFFARX1_LVT + PLACED ( 1640 3880 ) N ;
 - u_SET_PROP_q_reg_0_ DFFARX1_LVT + PLACED ( 23720 3880 ) N ;
 - U26 INVX0_LVT + PLACED ( 17640 9640 ) N ;
 - xofiller!SHFILL2_LVT!x243600y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 24360 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x250000y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 25000 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x256400y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 25640 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x262800y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 26280 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x269200y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 26920 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x275600y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 27560 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x282000y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 28200 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x288400y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 28840 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x294800y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 29480 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x301200y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 30120 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x307600y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 30760 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x314000y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 31400 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x320400y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 32040 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x326800y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 32680 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x333200y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 33320 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x339600y10000 SHFILL2_LVT + SOURCE DIST + PLACED ( 33960 1000 ) FS ;
 - xofiller!SHFILL1_LVT!x346000y10000 SHFILL1_LVT + SOURCE DIST + PLACED ( 34600 1000 ) FS ;
 - xofiller!SHFILL2_LVT!x10000y38800 SHFILL2_LVT + SOURCE DIST + PLACED ( 1000 3880 ) N ;
 - xofiller!SHFILL2_LVT!x10000y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 1000 6760 ) FS ;
 - xofiller!SHFILL1_LVT!x16400y67600 SHFILL1_LVT + SOURCE DIST + PLACED ( 1640 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x38800y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 3880 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x45200y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 4520 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x51600y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 5160 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x58000y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 5800 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x83600y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 8360 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x90000y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 9000 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x96400y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 9640 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x102800y67600 SHFILL2_LVT + SOURCE DIST + PLACED ( 10280 6760 ) FS ;
 - xofiller!SHFILL1_LVT!x109200y67600 SHFILL1_LVT + SOURCE DIST + PLACED ( 10920 6760 ) FS ;
 - xofiller!SHFILL1_LVT!x346000y67600 SHFILL1_LVT + SOURCE DIST + PLACED ( 34600 6760 ) FS ;
 - xofiller!SHFILL2_LVT!x131600y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 13160 9640 ) N ;
 - xofiller!SHFILL2_LVT!x138000y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 13800 9640 ) N ;
 - xofiller!SHFILL2_LVT!x144400y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 14440 9640 ) N ;
 - xofiller!SHFILL2_LVT!x150800y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 15080 9640 ) N ;
 - xofiller!SHFILL2_LVT!x157200y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 15720 9640 ) N ;
 - xofiller!SHFILL2_LVT!x163600y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 16360 9640 ) N ;
 - xofiller!SHFILL2_LVT!x170000y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 17000 9640 ) N ;
 - xofiller!SHFILL2_LVT!x195600y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 19560 9640 ) N ;
 - xofiller!SHFILL2_LVT!x202000y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 20200 9640 ) N ;
 - xofiller!SHFILL2_LVT!x208400y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 20840 9640 ) N ;
 - xofiller!SHFILL2_LVT!x214800y96400 SHFILL2_LVT + SOURCE DIST + PLACED ( 21480 9640 ) N ;
 - xofiller!SHFILL1_LVT!x221200y96400 SHFILL1_LVT + SOURCE DIST + PLACED ( 22120 9640 ) N ;
 - xofiller!SHFILL1_LVT!x346000y96400 SHFILL1_LVT + SOURCE DIST + PLACED ( 34600 9640 ) N ;
 - xofiller!SHFILL2_LVT!x10000y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 1000 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x16400y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 1640 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x22800y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 2280 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x29200y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 2920 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x35600y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 3560 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x42000y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 4200 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x67600y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 6760 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x74000y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 7400 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x80400y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 8040 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x86800y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 8680 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x93200y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 9320 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x99600y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 9960 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x106000y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 10600 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x112400y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 11240 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x118800y125200 SHFILL2_LVT + SOURCE DIST + PLACED ( 11880 12520 ) FS ;
 - xofiller!SHFILL2_LVT!x243600y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 24360 15400 ) N ;
 - xofiller!SHFILL2_LVT!x250000y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 25000 15400 ) N ;
 - xofiller!SHFILL2_LVT!x256400y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 25640 15400 ) N ;
 - xofiller!SHFILL2_LVT!x262800y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 26280 15400 ) N ;
 - xofiller!SHFILL2_LVT!x269200y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 26920 15400 ) N ;
 - xofiller!SHFILL2_LVT!x275600y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 27560 15400 ) N ;
 - xofiller!SHFILL2_LVT!x282000y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 28200 15400 ) N ;
 - xofiller!SHFILL2_LVT!x288400y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 28840 15400 ) N ;
 - xofiller!SHFILL2_LVT!x294800y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 29480 15400 ) N ;
 - xofiller!SHFILL2_LVT!x301200y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 30120 15400 ) N ;
 - xofiller!SHFILL2_LVT!x307600y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 30760 15400 ) N ;
 - xofiller!SHFILL1_LVT!x314000y154000 SHFILL1_LVT + SOURCE DIST + PLACED ( 31400 15400 ) N ;
 - xofiller!SHFILL2_LVT!x336400y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 33640 15400 ) N ;
 - xofiller!SHFILL2_LVT!x342800y154000 SHFILL2_LVT + SOURCE DIST + PLACED ( 34280 15400 ) N ;
 - xofiller!SHFILL2_LVT!x131600y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 13160 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x138000y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 13800 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x144400y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 14440 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x150800y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 15080 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x157200y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 15720 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x163600y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 16360 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x170000y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 17000 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x176400y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 17640 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x182800y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 18280 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x208400y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 20840 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x214800y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 21480 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x221200y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 22120 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x227600y182800 SHFILL2_LVT + SOURCE DIST + PLACED ( 22760 18280 ) FS ;
 - xofiller!SHFILL1_LVT!x346000y182800 SHFILL1_LVT + SOURCE DIST + PLACED ( 34600 18280 ) FS ;
 - xofiller!SHFILL2_LVT!x10000y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 1000 21160 ) N ;
 - xofiller!SHFILL2_LVT!x16400y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 1640 21160 ) N ;
 - xofiller!SHFILL2_LVT!x22800y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 2280 21160 ) N ;
 - xofiller!SHFILL2_LVT!x29200y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 2920 21160 ) N ;
 - xofiller!SHFILL2_LVT!x35600y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 3560 21160 ) N ;
 - xofiller!SHFILL2_LVT!x42000y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 4200 21160 ) N ;
 - xofiller!SHFILL2_LVT!x67600y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 6760 21160 ) N ;
 - xofiller!SHFILL2_LVT!x74000y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 7400 21160 ) N ;
 - xofiller!SHFILL2_LVT!x80400y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 8040 21160 ) N ;
 - xofiller!SHFILL2_LVT!x86800y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 8680 21160 ) N ;
 - xofiller!SHFILL2_LVT!x93200y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 9320 21160 ) N ;
 - xofiller!SHFILL2_LVT!x99600y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 9960 21160 ) N ;
 - xofiller!SHFILL2_LVT!x106000y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 10600 21160 ) N ;
 - xofiller!SHFILL1_LVT!x112400y211600 SHFILL1_LVT + SOURCE DIST + PLACED ( 11240 21160 ) N ;
 - xofiller!SHFILL2_LVT!x227600y211600 SHFILL2_LVT + SOURCE DIST + PLACED ( 22760 21160 ) N ;
 - xofiller!SHFILL1_LVT!x234000y211600 SHFILL1_LVT + SOURCE DIST + PLACED ( 23400 21160 ) N ;
 - xofiller!SHFILL2_LVT!x131600y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 13160 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x138000y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 13800 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x144400y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 14440 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x150800y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 15080 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x157200y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 15720 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x163600y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 16360 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x170000y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 17000 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x176400y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 17640 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x182800y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 18280 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x189200y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 18920 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x195600y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 19560 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x202000y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 20200 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x208400y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 20840 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x214800y240400 SHFILL2_LVT + SOURCE DIST + PLACED ( 21480 24040 ) FS ;
 - xofiller!SHFILL1_LVT!x221200y240400 SHFILL1_LVT + SOURCE DIST + PLACED ( 22120 24040 ) FS ;
 - xofiller!SHFILL1_LVT!x346000y240400 SHFILL1_LVT + SOURCE DIST + PLACED ( 34600 24040 ) FS ;
 - xofiller!SHFILL2_LVT!x10000y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 1000 26920 ) N ;
 - xofiller!SHFILL2_LVT!x16400y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 1640 26920 ) N ;
 - xofiller!SHFILL2_LVT!x22800y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 2280 26920 ) N ;
 - xofiller!SHFILL2_LVT!x29200y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 2920 26920 ) N ;
 - xofiller!SHFILL2_LVT!x35600y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 3560 26920 ) N ;
 - xofiller!SHFILL2_LVT!x42000y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 4200 26920 ) N ;
 - xofiller!SHFILL2_LVT!x86800y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 8680 26920 ) N ;
 - xofiller!SHFILL2_LVT!x93200y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 9320 26920 ) N ;
 - xofiller!SHFILL2_LVT!x99600y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 9960 26920 ) N ;
 - xofiller!SHFILL2_LVT!x106000y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 10600 26920 ) N ;
 - xofiller!SHFILL2_LVT!x112400y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 11240 26920 ) N ;
 - xofiller!SHFILL2_LVT!x240400y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 24040 26920 ) N ;
 - xofiller!SHFILL2_LVT!x246800y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 24680 26920 ) N ;
 - xofiller!SHFILL2_LVT!x253200y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 25320 26920 ) N ;
 - xofiller!SHFILL2_LVT!x259600y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 25960 26920 ) N ;
 - xofiller!SHFILL1_LVT!x266000y269200 SHFILL1_LVT + SOURCE DIST + PLACED ( 26600 26920 ) N ;
 - xofiller!SHFILL2_LVT!x288400y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 28840 26920 ) N ;
 - xofiller!SHFILL2_LVT!x294800y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 29480 26920 ) N ;
 - xofiller!SHFILL2_LVT!x301200y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 30120 26920 ) N ;
 - xofiller!SHFILL2_LVT!x307600y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 30760 26920 ) N ;
 - xofiller!SHFILL1_LVT!x314000y269200 SHFILL1_LVT + SOURCE DIST + PLACED ( 31400 26920 ) N ;
 - xofiller!SHFILL2_LVT!x336400y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 33640 26920 ) N ;
 - xofiller!SHFILL2_LVT!x342800y269200 SHFILL2_LVT + SOURCE DIST + PLACED ( 34280 26920 ) N ;
 - xofiller!SHFILL2_LVT!x131600y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 13160 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x138000y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 13800 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x144400y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 14440 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x150800y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 15080 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x157200y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 15720 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x163600y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 16360 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x189200y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 18920 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x195600y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 19560 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x202000y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 20200 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x208400y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 20840 29800 ) FS ;
 - xofiller!SHFILL2_LVT!x214800y298000 SHFILL2_LVT + SOURCE DIST + PLACED ( 21480 29800 ) FS ;
 - xofiller!SHFILL1_LVT!x221200y298000 SHFILL1_LVT + SOURCE DIST + PLACED ( 22120 29800 ) FS ;
 - xofiller!SHFILL1_LVT!x346000y298000 SHFILL1_LVT + SOURCE DIST + PLACED ( 34600 29800 ) FS ;
END COMPONENTS
PINS 16 ;
 - intf_i_clk + NET intf_i_clk + DIRECTION INPUT + USE CLOCK
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 30360 0 ) N ;
 - intf_i_start + NET intf_i_start + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 22040 0 ) N ;
 - intf_i_comp + NET intf_i_comp + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 14040 0 ) N ;
 - intf_o_eoc + NET intf_o_eoc + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 5720 0 ) N ;
 - intf_o_a2d[9] + NET intf_o_a2d[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 440 160 )
   + PLACED ( 35480 22040 ) N ;
 - intf_o_a2d[8] + NET intf_o_a2d[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 440 160 )
   + PLACED ( 35480 13080 ) N ;
 - intf_o_a2d[7] + NET intf_o_a2d[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 440 160 )
   + PLACED ( 35480 4120 ) N ;
 - intf_o_a2d[6] + NET intf_o_a2d[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 30360 33240 ) N ;
 - intf_o_a2d[5] + NET intf_o_a2d[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 22040 33240 ) N ;
 - intf_o_a2d[4] + NET intf_o_a2d[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 14040 33240 ) N ;
 - intf_o_a2d[3] + NET intf_o_a2d[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 160 440 )
   + PLACED ( 5720 33240 ) N ;
 - intf_o_a2d[2] + NET intf_o_a2d[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 22040 ) N ;
 - intf_o_a2d[1] + NET intf_o_a2d[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 13080 ) N ;
 - intf_o_a2d[0] + NET intf_o_a2d[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 4120 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 2750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 2750 32180 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 17750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 17750 32180 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 22750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 22750 32180 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 0 2750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 34420 2750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 0 17750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 34420 17750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 0 22750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 34420 22750 ) N ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 7750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 7750 32180 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 12750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 12750 32180 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 27750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 27750 32180 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 32750 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 32750 32180 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 0 7750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 34420 7750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 0 12750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 34420 12750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 0 27750 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1500 1500 )
   + PLACED ( 34420 27750 ) N ;
END PINS
PINPROPERTIES 14 ;
 - PIN intf_i_clk
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN intf_i_start
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN intf_i_comp
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN intf_o_eoc
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN intf_o_a2d[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN intf_o_a2d[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN intf_o_a2d[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN intf_o_a2d[6]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN intf_o_a2d[5]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN intf_o_a2d[4]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN intf_o_a2d[3]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN intf_o_a2d[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN intf_o_a2d[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN intf_o_a2d[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
END PINPROPERTIES
SPECIALNETS 9 ;
 - intf_o_a2d[6]
   + ROUTED M2 200 ( 23895 25340 100 ) ( 24020 * 100 )
   + USE SIGNAL ;
 - intf_o_a2d[3]
   + ROUTED M1 210 ( 5550 28145 105 ) ( * 28495 105 )
   NEW M1 210 ( 5745 28145 105 ) ( * 28495 105 )
   + USE SIGNAL ;
 - U_ctrl_logic_sar_reg_out_0_
   + ROUTED M2 200 ( 2445 11220 100 ) ( 2580 * 100 )
   + USE SIGNAL ;
 - n16
   + ROUTED M2 250 ( 12245 18885 125 ) ( * 18920 125 )
   + USE SIGNAL ;
 - n25
   + ROUTED M1 280 ( 31700 8485 140 ) ( * 8620 140 )
   + USE SIGNAL ;
 - n26
   + ROUTED M1 280 ( 31700 25765 140 ) ( * 25900 140 )
   + USE SIGNAL ;
 - n29
   + ROUTED M1 240 ( 26600 10000 120 ) ( * 10170 120 )
   NEW M1 250 ( 22235 4525 125 ) ( * 4795 125 )
   + USE SIGNAL ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   + ROUTED M1 160 + SHAPE IOWIRE ( 1000 1000 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 6760 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 12520 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 18280 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 24040 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 29800 ) ( 34920 * )
   NEW M8 1500 + SHAPE STRIPE ( 3500 0 ) ( * 33680 )
   NEW M8 1500 + SHAPE STRIPE ( 18500 0 ) ( * 33680 )
   NEW M8 1500 + SHAPE STRIPE ( 23500 0 ) ( * 33680 )
   NEW M9 1500 + SHAPE STRIPE ( 0 3500 ) ( 35920 * )
   NEW M9 1500 + SHAPE STRIPE ( 0 18500 ) ( 35920 * )
   NEW M9 1500 + SHAPE STRIPE ( 0 23500 ) ( 35920 * )
   NEW M8 160 + SHAPE STRIPE ( 3500 3500 ) VIA89C_2_2 DO 2 BY 1 STEP 15000 0
   NEW M8 160 + SHAPE STRIPE ( 23500 3500 ) VIA89C_2_2
   NEW M8 160 + SHAPE STRIPE ( 3500 18500 ) VIA89C_2_2 DO 2 BY 1 STEP 15000 0
   NEW M8 160 + SHAPE STRIPE ( 23500 18500 ) VIA89C_2_2
   NEW M8 160 + SHAPE STRIPE ( 3500 23500 ) VIA89C_2_2 DO 2 BY 1 STEP 15000 0
   NEW M8 160 + SHAPE STRIPE ( 23500 23500 ) VIA89C_2_2
   NEW M1 140 + SHAPE STRIPE ( 3500 1000 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 18500 1000 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 23500 1000 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 3500 6760 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 18500 6760 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 23500 6760 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 3500 12520 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 18500 12520 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 23500 12520 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 3500 18280 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 18500 18280 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 23500 18280 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 3500 24040 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 18500 24040 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 23500 24040 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 3500 29800 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 18500 29800 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 23500 29800 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VSS )
   + ROUTED M1 160 + SHAPE IOWIRE ( 1000 3880 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 9640 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 15400 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 21160 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 26920 ) ( 34920 * )
   NEW M1 160 + SHAPE IOWIRE ( 1000 32680 ) ( 34920 * )
   NEW M8 1500 + SHAPE STRIPE ( 8500 0 ) ( * 33680 )
   NEW M8 1500 + SHAPE STRIPE ( 13500 0 ) ( * 33680 )
   NEW M8 1500 + SHAPE STRIPE ( 28500 0 ) ( * 33680 )
   NEW M8 1500 + SHAPE STRIPE ( 33500 0 ) ( * 33680 )
   NEW M9 1500 + SHAPE STRIPE ( 0 8500 ) ( 35920 * )
   NEW M9 1500 + SHAPE STRIPE ( 0 13500 ) ( 35920 * )
   NEW M9 1500 + SHAPE STRIPE ( 0 28500 ) ( 35920 * )
   NEW M8 160 + SHAPE STRIPE ( 8500 8500 ) VIA89C_2_2 DO 2 BY 1 STEP 5000 0
   NEW M8 160 + SHAPE STRIPE ( 28500 8500 ) VIA89C_2_2 DO 2 BY 1 STEP 5000 0
   NEW M8 160 + SHAPE STRIPE ( 8500 13500 ) VIA89C_2_2 DO 2 BY 1 STEP 5000 0
   NEW M8 160 + SHAPE STRIPE ( 28500 13500 ) VIA89C_2_2 DO 2 BY 1 STEP 5000 0
   NEW M8 160 + SHAPE STRIPE ( 8500 28500 ) VIA89C_2_2 DO 2 BY 1 STEP 5000 0
   NEW M8 160 + SHAPE STRIPE ( 28500 28500 ) VIA89C_2_2 DO 2 BY 1 STEP 5000 0
   NEW M1 140 + SHAPE STRIPE ( 8500 3880 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 13500 3880 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 28500 3880 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 33500 3880 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 8500 9640 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 13500 9640 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 28500 9640 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 33500 9640 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 8500 15400 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 13500 15400 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 28500 15400 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 33500 15400 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 8500 21160 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 13500 21160 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 28500 21160 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 33500 21160 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 8500 26920 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 13500 26920 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 28500 26920 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 33500 26920 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 8500 32680 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 13500 32680 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 28500 32680 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   NEW M1 140 + SHAPE STRIPE ( 33500 32680 ) VIA12B_1_5 VIA23C_1_5 VIA34C_1_5 VIA45C_1_5 VIA56C_1_5 VIA67C_1_5 VIA78C_1_5
   + USE GROUND ;
END SPECIALNETS
NETS 48 ;
 - intf_i_clk
   ( PIN intf_i_clk )
   ( u_SET_PROP_q_reg_0_ CLK )
   ( u_SET_PROP_q_reg_1_ CLK )
   ( u_SET_PROP_q_reg_2_ CLK )
   ( u_SET_PROP_q_reg_3_ CLK )
   ( u_SET_PROP_q_reg_4_ CLK )
   ( u_SET_PROP_q_reg_5_ CLK )
   ( u_SET_PROP_q_reg_6_ CLK )
   ( u_SET_PROP_q_reg_7_ CLK )
   ( u_SET_PROP_q_reg_9_ CLK )
   ( u_SET_PROP_q_reg_8_ CLK )
   ( u_SET_PROP_q_reg_10_ CLK )
   + ROUTED M1 ( 2920 5480 ) VIA12C W
   NEW M2 ( 2920 1640 ) ( * 5480 )
   NEW M2 ( 2280 1640 ) ( 2920 * )
   NEW M2 ( 2280 680 ) ( * 1640 )
   NEW M1 ( 2280 680 ) VIA12C W
   NEW M1 ( 2280 680 ) ( 14440 * )
   NEW M1 ( 12840 22760 ) VIA12C W
   NEW M2 ( 11880 22760 ) ( 12840 * )
   NEW M2 ( 11880 16680 ) ( * 22760 )
   NEW M2 ( 11880 16680 ) ( 12520 * )
   NEW M1 ( 12520 8040 ) VIA12C W
   NEW M2 ( 12520 6120 ) ( * 8040 )
   NEW M2 ( 12520 6120 ) ( 14760 * )
   NEW M2 ( 14760 5480 ) ( * 6120 )
   NEW M2 ( 12520 8040 ) ( * 11240 )
   NEW M2 ( 12520 11240 ) ( 12840 * )
   NEW M2 ( 12840 11240 ) ( * 13800 )
   NEW M2 ( 12520 13800 ) ( * 16680 )
   NEW M2 ( 12520 13800 ) ( 12840 * )
   NEW M1 ( 14440 17000 ) VIA12C W
   NEW M2 ( 13800 17000 ) ( 14440 * )
   NEW M2 ( 13800 16680 ) ( * 17000 )
   NEW M2 ( 12520 16680 ) ( 13800 * )
   NEW M1 ( 13800 13800 ) VIA12C W
   NEW M2 ( 12840 13800 ) ( 13800 * )
   NEW M1 ( 14440 680 ) VIA12C W
   NEW M1 ( 14440 2280 ) VIA12C W
   NEW M2 ( 14440 680 ) ( * 2280 )
   NEW M2 ( 14440 680 ) ( 14760 * )
   NEW M2 ( 14760 680 ) ( * 5480 )
   NEW M1 ( 14440 680 ) ( 25000 * )
   NEW M1 ( 14760 5480 ) VIA12C W
   NEW M1 ( 24680 19560 ) VIA12C W
   NEW M2 ( 24680 17960 ) ( * 19560 )
   NEW M2 ( 24680 17960 ) ( 25000 * )
   NEW M1 ( 25000 680 ) VIA12C W ( * 5480 ) VIA12C W
   NEW M1 ( 25000 13800 ) VIA12C W
   NEW M1 ( 25000 22760 ) VIA12C W
   NEW M2 ( 25000 17960 ) ( * 22760 )
   NEW M2 ( 25000 5480 ) ( * 13800 )
   NEW M2 ( 25000 13800 ) ( * 17960 )
   NEW M2 ( 30440 360 ) ( * 680 ) VIA12C W
   NEW M1 ( 25000 680 ) ( 30440 * )
   + USE CLOCK ;
 - intf_i_start
   ( PIN intf_i_start )
   ( u_SET_PROP_q_reg_0_ RSTB )
   ( u_SET_PROP_q_reg_1_ RSTB )
   ( u_SET_PROP_q_reg_2_ RSTB )
   ( u_SET_PROP_q_reg_3_ RSTB )
   ( u_SET_PROP_q_reg_4_ RSTB )
   ( u_SET_PROP_q_reg_5_ RSTB )
   ( u_SET_PROP_q_reg_6_ RSTB )
   ( u_SET_PROP_q_reg_7_ RSTB )
   ( u_SET_PROP_q_reg_9_ RSTB )
   ( u_SET_PROP_q_reg_8_ RSTB )
   ( U_ctrl_logic_sar_reg_out_reg_10_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_9_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_8_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_7_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_6_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_5_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_4_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_3_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_2_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_1_ SETB )
   ( U_ctrl_logic_sar_reg_out_reg_0_ RSTB )
   ( u_SET_PROP_q_reg_10_ SETB )
   + ROUTED M2 ( 6760 2920 ) ( * 12200 )
   NEW M2 ( 6760 2920 ) ( 7080 * )
   NEW M1 ( 8040 12200 ) VIA12C W
   NEW M2 ( 6760 12200 ) ( 8040 * )
   NEW M2 ( 6760 12200 ) ( * 17640 )
   NEW M2 ( 6760 17640 ) ( 7080 * ) VIA23C ( * 18280 )
   NEW M3 ( 7080 18280 ) ( 7400 * ) VIA23C
   NEW M2 ( 7080 2920 ) VIA23C ( 10280 * ) VIA23C ( * 4200 )
   NEW M1 ( 7080 3560 ) VIA12C W
   NEW M2 ( 7080 2920 ) ( * 3560 )
   NEW M2 ( 7400 18280 ) ( * 24360 )
   NEW M2 ( 7400 18280 ) ( 8040 * )
   NEW M1 ( 8040 24360 ) VIA12C W
   NEW M2 ( 7400 24360 ) ( 8040 * )
   NEW M1 ( 8040 30120 ) VIA12C W
   NEW M2 ( 8040 29160 ) ( * 30120 )
   NEW M2 ( 7400 29160 ) ( 8040 * )
   NEW M2 ( 7400 24360 ) ( * 29160 )
   NEW M1 ( 8040 17960 ) VIA12C W ( * 18280 )
   NEW M1 ( 8040 18600 ) VIA12C W
   NEW M2 ( 8040 18280 ) ( * 18600 )
   NEW M1 ( 10280 4200 ) VIA12C W ( * 4840 ) VIA23C ( 19880 * ) VIA23C
   NEW M1 ( 18920 29425 ) VIA12B
   NEW M2 ( 18920 24680 ) ( * 29425 )
   NEW M2 ( 18920 24680 ) ( 19560 * )
   NEW M2 ( 19560 22120 ) ( * 24680 )
   NEW M1 ( 19560 22120 ) VIA12C W
   NEW M2 ( 19560 15080 ) ( * 22120 )
   NEW M2 ( 19560 15080 ) ( 19880 * )
   NEW M2 ( 19880 3560 ) ( * 4520 )
   NEW M2 ( 19880 3560 ) VIA23C ( 21800 * ) VIA23C
   NEW M1 ( 19880 4520 ) VIA12C W
   NEW M2 ( 19880 9320 ) VIA23C ( 24680 * ) VIA34C W
   NEW M4 ( 24680 7400 ) ( * 9320 )
   NEW M3 ( 24680 7400 ) VIA34C W
   NEW M3 ( 24680 7400 ) ( 29480 * ) VIA23C
   NEW M1 ( 19880 9320 ) VIA12C W
   NEW M2 ( 19880 15080 ) VIA23C ( 21160 * ) VIA23C
   NEW M2 ( 19880 4520 ) ( * 4840 )
   NEW M2 ( 19880 4840 ) ( * 9320 )
   NEW M2 ( 19880 9320 ) ( * 15080 )
   NEW M1 ( 21160 15080 ) VIA12C W
   NEW M1 ( 21800 15720 ) VIA12C W
   NEW M2 ( 21480 15720 ) ( 21800 * )
   NEW M2 ( 21480 15080 ) ( * 15720 )
   NEW M2 ( 21160 15080 ) ( 21480 * )
   NEW M1 ( 21800 3560 ) VIA12C W
   NEW M2 ( 22120 360 ) ( * 3560 )
   NEW M2 ( 21800 3560 ) ( 22120 * )
   NEW M2 ( 29160 22760 ) ( * 24040 )
   NEW M2 ( 29160 22760 ) VIA23C ( 31400 * ) VIA23C
   NEW M2 ( 31400 21480 ) ( * 22760 )
   NEW M1 ( 29480 24360 ) VIA12C W
   NEW M2 ( 29480 24040 ) ( * 24360 )
   NEW M2 ( 29160 24040 ) ( 29480 * )
   NEW M1 ( 29480 30120 ) VIA12C W
   NEW M2 ( 29480 25960 ) ( * 30120 )
   NEW M2 ( 29160 25960 ) ( 29480 * )
   NEW M2 ( 29160 24040 ) ( * 25960 )
   NEW M1 ( 29480 7080 ) VIA12C W ( * 7400 )
   NEW M2 ( 29480 11880 ) VIA23C ( 31400 * ) VIA23C
   NEW M1 ( 29480 12200 ) VIA12C W
   NEW M2 ( 29480 11880 ) ( * 12200 )
   NEW M2 ( 29480 7400 ) ( * 11880 )
   NEW M1 ( 32360 4200 ) VIA12C W
   NEW M2 ( 32360 3960 ) ( * 4200 ) VIA23C
   NEW M3 ( 31400 4200 ) ( 32360 * )
   NEW M2 ( 31400 4200 ) VIA23C
   NEW M2 ( 31400 4200 ) ( * 11880 )
   NEW M1 ( 31400 15080 ) VIA12C W
   NEW M1 ( 31400 20200 ) VIA12C W
   NEW M1 ( 31400 21480 ) VIA12C W
   NEW M2 ( 31400 11880 ) ( * 15080 )
   NEW M2 ( 31400 15080 ) ( * 20200 )
   NEW M2 ( 31400 20200 ) ( * 21480 )
   + USE SIGNAL ;
 - intf_i_comp
   ( PIN intf_i_comp )
   ( U26 INP )
   + ROUTED M2 ( 14120 360 ) ( * 1000 ) VIA23C ( 15080 * ) VIA23C ( * 10600 ) VIA23C ( 18280 * ) VIA23C ( * 10920 ) VIA12B W
   + USE SIGNAL ;
 - intf_o_eoc
   ( PIN intf_o_eoc )
   ( u_SET_PROP_q_reg_0_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_0_ SETB )
   + ROUTED M2 ( 5800 360 ) ( * 1000 ) VIA23C ( 7720 * )
   NEW M3 ( 7720 1000 ) ( * 1640 )
   NEW M3 ( 7720 1640 ) ( 8040 * )
   NEW M1 ( 8040 1320 ) VIA12C W ( * 1640 ) VIA23C
   NEW M1 ( 33640 6120 ) VIA12C W
   NEW M2 ( 33640 4840 ) ( * 6120 )
   NEW M2 ( 33640 4840 ) VIA23C ( 34600 * ) VIA23C
   NEW M2 ( 34600 1640 ) ( * 4840 )
   NEW M2 ( 34600 1640 ) VIA23C
   NEW M3 ( 8040 1640 ) ( 34600 * )
   + USE SIGNAL ;
 - intf_o_a2d[9]
   ( PIN intf_o_a2d[9] )
   ( U2 ZN )
   + ROUTED M3 ( 34600 22120 ) ( 35560 * )
   NEW M2 ( 34600 22120 ) VIA23C
   NEW M2 ( 34600 22120 ) ( * 28200 ) VIA12C W
   NEW M1 ( 32965 28200 ) ( 34600 * )
   + USE SIGNAL ;
 - intf_o_a2d[8]
   ( PIN intf_o_a2d[8] )
   ( U5 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_10_ CLK )
   + ROUTED M1 ( 23880 11240 ) VIA12C W
   NEW M2 ( 24040 11240 ) VIA23C ( 35240 * ) VIA23C ( * 13160 )
   NEW M1 ( 32965 16680 ) ( 35240 * ) VIA12C W
   NEW M2 ( 35240 13160 ) ( * 16680 )
   NEW M3 ( 35240 13160 ) ( 35560 * )
   NEW M2 ( 35240 13160 ) VIA23C
   + USE SIGNAL ;
 - intf_o_a2d[7]
   ( PIN intf_o_a2d[7] )
   ( U7 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_9_ CLK )
   + ROUTED M1 ( 19880 20520 ) VIA12C W
   NEW M2 ( 19880 15720 ) ( * 20520 )
   NEW M2 ( 19880 15720 ) ( 20200 * )
   NEW M2 ( 20200 8040 ) ( * 15720 )
   NEW M2 ( 20200 8040 ) VIA23C ( 23835 * )
   NEW M1 ( 23835 8040 ) VIA12C W
   NEW M2 ( 23835 7800 ) ( * 8040 ) VIA23C
   NEW M3 ( 35240 4200 ) ( 35560 * )
   NEW M2 ( 35240 4200 ) VIA23C
   NEW M2 ( 35240 4200 ) ( * 8040 ) VIA23C
   NEW M3 ( 23835 8040 ) ( 35240 * )
   + USE SIGNAL ;
 - intf_o_a2d[6]
   ( PIN intf_o_a2d[6] )
   ( U9 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_8_ CLK )
   + ROUTED M1 ( 23875 25320 ) VIA12C W
   NEW M2 ( 24040 25340 ) ( * 27880 ) VIA23C ( 27560 * )
   NEW M1 ( 27560 28200 ) VIA12C W
   NEW M2 ( 27560 27880 ) ( * 28200 )
   NEW M2 ( 27560 27880 ) VIA23C
   NEW M2 ( 30440 27880 ) ( * 33320 )
   NEW M2 ( 30440 27880 ) VIA23C
   NEW M3 ( 27560 27880 ) ( 30440 * )
   + USE SIGNAL ;
 - intf_o_a2d[5]
   ( PIN intf_o_a2d[5] )
   ( U11 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_7_ CLK )
   + ROUTED M1 ( 18245 31400 ) ( 18920 * ) VIA12C W ( * 33000 ) VIA12C W ( 22440 * ) VIA12C W
   NEW M2 ( 22120 33000 ) ( * 33320 )
   NEW M2 ( 22120 33000 ) ( 22440 * )
   NEW M1 ( 23835 31080 ) VIA12C W
   NEW M2 ( 22440 31080 ) ( 23835 * )
   NEW M2 ( 22440 31080 ) ( * 33000 )
   + USE SIGNAL ;
 - intf_o_a2d[4]
   ( PIN intf_o_a2d[4] )
   ( U13 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_6_ CLK )
   + ROUTED M1 ( 8040 28200 ) VIA12C W ( * 28520 ) VIA23C ( 13335 * )
   NEW M1 ( 13335 28520 ) VIA12C W
   NEW M2 ( 13335 28280 ) ( * 28520 ) VIA23C
   NEW M2 ( 14120 33240 ) ( 14760 * )
   NEW M2 ( 14760 28520 ) ( * 33240 )
   NEW M2 ( 14760 28520 ) VIA23C
   NEW M3 ( 13335 28520 ) ( 14760 * )
   + USE SIGNAL ;
 - intf_o_a2d[3]
   ( PIN intf_o_a2d[3] )
   ( U15 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_5_ CLK )
   + ROUTED M1 ( 2420 31080 ) VIA12C W ( 5480 * )
   NEW M1 ( 5480 28520 ) VIA12C W ( * 31080 )
   NEW M2 ( 5800 33000 ) ( * 33320 )
   NEW M2 ( 5480 33000 ) ( 5800 * )
   NEW M2 ( 5480 31080 ) ( * 33000 )
   + USE SIGNAL ;
 - intf_o_a2d[2]
   ( PIN intf_o_a2d[2] )
   ( U17 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_4_ CLK )
   + ROUTED M3 ( 360 22120 ) ( 2280 * )
   NEW M1 ( 2410 25320 ) VIA12C W
   NEW M2 ( 2280 22120 ) ( * 25320 )
   NEW M2 ( 2280 22120 ) VIA23C
   NEW M1 ( 5480 22440 ) VIA12C W
   NEW M2 ( 5480 22120 ) ( * 22440 )
   NEW M2 ( 5480 22120 ) VIA23C
   NEW M3 ( 2280 22120 ) ( 5480 * )
   + USE SIGNAL ;
 - intf_o_a2d[1]
   ( PIN intf_o_a2d[1] )
   ( U19 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_3_ CLK )
   + ROUTED M3 ( 360 13160 ) ( 2280 * )
   NEW M3 ( 2280 13160 ) ( * 13800 )
   NEW M3 ( 2280 13800 ) ( 2920 * )
   NEW M1 ( 2415 19560 ) VIA12C W
   NEW M2 ( 2280 17640 ) ( * 19560 )
   NEW M2 ( 2280 17640 ) ( 2920 * )
   NEW M2 ( 2920 13800 ) ( * 17640 )
   NEW M2 ( 2920 13800 ) VIA23C
   NEW M1 ( 5480 14120 ) VIA12C W
   NEW M2 ( 5480 13800 ) ( * 14120 )
   NEW M2 ( 5480 13800 ) VIA23C
   NEW M3 ( 2920 13800 ) ( 5480 * )
   + USE SIGNAL ;
 - intf_o_a2d[0]
   ( PIN intf_o_a2d[0] )
   ( U21 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_2_ CLK )
   + ROUTED M3 ( 360 4200 ) ( 1960 * )
   NEW M3 ( 1960 4200 ) ( * 4840 )
   NEW M1 ( 2415 17000 ) VIA12B W
   NEW M2 ( 1960 17000 ) ( 2415 * )
   NEW M2 ( 1960 4840 ) ( * 17000 )
   NEW M2 ( 1960 4840 ) VIA23C
   NEW M1 ( 7400 7720 ) VIA12C W
   NEW M2 ( 7400 4840 ) ( * 7720 )
   NEW M2 ( 7400 4840 ) VIA23C
   NEW M3 ( 1960 4840 ) ( 7400 * )
   + USE SIGNAL ;
 - U_ctrl_logic_sar_reg_out_0_
   ( U24 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_1_ CLK )
   + ROUTED M1 ( 2600 8360 ) VIA12C W ( * 11220 )
   NEW M1 ( 2425 11240 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n11
   ( u_SET_PROP_q_reg_1_ Q )
   ( u_SET_PROP_q_reg_0_ D )
   + ROUTED M1 ( 12055 6120 ) VIA12B W
   NEW M2 ( 12200 5480 ) ( * 6120 )
   NEW M2 ( 12200 5480 ) VIA23C ( 24680 * ) VIA23C
   NEW M2 ( 24680 4520 ) ( * 5480 )
   NEW M1 ( 24680 4520 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n10
   ( u_SET_PROP_q_reg_2_ Q )
   ( u_SET_PROP_q_reg_1_ D )
   + ROUTED M1 ( 23400 1640 ) VIA12B W ( * 2280 ) VIA23C
   NEW M3 ( 2600 2280 ) ( 23400 * )
   NEW M3 ( 2600 2280 ) ( * 2920 ) VIA23C ( * 4200 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n9
   ( u_SET_PROP_q_reg_3_ Q )
   ( u_SET_PROP_q_reg_2_ D )
   + ROUTED M1 ( 21480 7400 ) VIA12B W
   NEW M2 ( 21480 7160 ) ( * 7400 ) VIA23C
   NEW M3 ( 16360 7400 ) ( 21480 * )
   NEW M2 ( 16360 7400 ) VIA23C
   NEW M2 ( 16360 2920 ) ( * 7400 )
   NEW M2 ( 16360 2920 ) VIA23C
   NEW M3 ( 14120 2920 ) ( 16360 * )
   NEW M2 ( 14120 2920 ) VIA23C
   NEW M2 ( 14120 2920 ) ( * 3240 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n8
   ( u_SET_PROP_q_reg_4_ Q )
   ( u_SET_PROP_q_reg_3_ D )
   + ROUTED M1 ( 22900 13800 ) VIA12C W
   NEW M2 ( 22760 13800 ) VIA23C
   NEW M3 ( 14440 13800 ) ( 22760 * )
   NEW M3 ( 14440 11240 ) ( * 13800 )
   NEW M3 ( 12200 11240 ) ( 14440 * )
   NEW M2 ( 12200 11240 ) VIA23C
   NEW M2 ( 12200 9320 ) ( * 11240 )
   NEW M1 ( 12200 9320 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n7
   ( u_SET_PROP_q_reg_5_ Q )
   ( u_SET_PROP_q_reg_4_ D )
   + ROUTED M1 ( 23400 17640 ) VIA12B W
   NEW M2 ( 23400 15720 ) ( * 17640 )
   NEW M2 ( 23400 15720 ) VIA23C
   NEW M3 ( 23160 15720 ) ( 23400 * ) VIA34C W
   NEW M4 ( 23400 14440 ) ( * 15720 )
   NEW M3 ( 23400 14440 ) VIA34C W
   NEW M3 ( 13480 14440 ) ( 23400 * )
   NEW M2 ( 13480 14440 ) VIA23C
   NEW M2 ( 13480 14440 ) ( * 14760 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n6
   ( u_SET_PROP_q_reg_6_ Q )
   ( u_SET_PROP_q_reg_5_ D )
   + ROUTED M1 ( 21915 23400 ) VIA12B W
   NEW M2 ( 21800 16360 ) ( * 23400 )
   NEW M2 ( 21800 16360 ) VIA23C
   NEW M3 ( 21800 15720 ) ( * 16360 )
   NEW M3 ( 14440 15720 ) ( 21800 * )
   NEW M2 ( 14440 15720 ) VIA23C
   NEW M2 ( 14440 15720 ) ( * 16040 )
   NEW M2 ( 14120 16040 ) ( 14440 * )
   NEW M1 ( 14120 16040 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n5
   ( u_SET_PROP_q_reg_7_ Q )
   ( u_SET_PROP_q_reg_6_ D )
   + ROUTED M1 ( 33960 23400 ) VIA12B W
   NEW M2 ( 33960 22120 ) ( * 23400 )
   NEW M2 ( 33960 22120 ) VIA23C
   NEW M3 ( 12200 22120 ) ( 33960 * )
   NEW M2 ( 12200 22120 ) VIA23C
   NEW M2 ( 12200 22120 ) ( 12520 * )
   NEW M2 ( 12520 21800 ) ( * 22120 )
   NEW M1 ( 12520 21800 ) VIA12B W
   + USE SIGNAL ;
 - u_SET_PROP_n4
   ( u_SET_PROP_q_reg_8_ Q )
   ( u_SET_PROP_q_reg_7_ D )
   + ROUTED M1 ( 33640 18920 ) VIA12B W ( * 20200 ) VIA23C
   NEW M3 ( 24680 20200 ) ( 33640 * )
   NEW M2 ( 24680 20200 ) VIA23C
   NEW M2 ( 24680 20200 ) ( * 21800 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n3
   ( u_SET_PROP_q_reg_9_ Q )
   ( u_SET_PROP_q_reg_8_ D )
   + ROUTED M1 ( 33960 13160 ) VIA12B W
   NEW M2 ( 33960 12920 ) ( * 13160 ) VIA23C
   NEW M3 ( 25640 13160 ) ( 33960 * )
   NEW M2 ( 25640 13160 ) VIA23C
   NEW M2 ( 25640 13160 ) ( * 18920 ) VIA23C
   NEW M3 ( 24360 18920 ) ( 25640 * )
   NEW M2 ( 24360 18920 ) VIA23C
   NEW M2 ( 24360 18920 ) ( * 20520 ) VIA12C W
   + USE SIGNAL ;
 - u_SET_PROP_n2
   ( u_SET_PROP_q_reg_10_ Q )
   ( u_SET_PROP_q_reg_9_ D )
   + ROUTED M1 ( 23325 6120 ) ( 23720 * ) VIA12C W
   NEW M2 ( 23720 5880 ) ( * 6120 ) VIA23C ( 24680 * ) VIA23C ( * 14760 ) VIA12C W
   + USE SIGNAL ;
 - n1
   ( U_ctrl_logic_sar_reg_out_reg_10_ Q )
   ( U2 INP )
   + ROUTED M1 ( 33960 11880 ) VIA12C W
   NEW M2 ( 33960 11640 ) ( * 11880 ) VIA23C
   NEW M3 ( 32040 11880 ) ( 33960 * )
   NEW M2 ( 32040 11880 ) VIA23C
   NEW M2 ( 32040 11880 ) ( * 28200 ) VIA12C W
   + USE SIGNAL ;
 - n3
   ( U26 ZN )
   ( U_ctrl_logic_sar_reg_out_reg_10_ D )
   ( U_ctrl_logic_sar_reg_out_reg_9_ D )
   ( U_ctrl_logic_sar_reg_out_reg_8_ D )
   ( U_ctrl_logic_sar_reg_out_reg_7_ D )
   ( U_ctrl_logic_sar_reg_out_reg_6_ D )
   ( U_ctrl_logic_sar_reg_out_reg_5_ D )
   ( U_ctrl_logic_sar_reg_out_reg_4_ D )
   ( U_ctrl_logic_sar_reg_out_reg_3_ D )
   ( U_ctrl_logic_sar_reg_out_reg_2_ D )
   ( U_ctrl_logic_sar_reg_out_reg_1_ D )
   + ROUTED M1 ( 1640 10920 ) VIA12C W ( * 16680 ) VIA12C W
   NEW M1 ( 1640 19880 ) VIA12C W
   NEW M1 ( 1640 25640 ) VIA12C W
   NEW M2 ( 1640 30440 ) VIA23C ( 10280 * ) VIA23C
   NEW M2 ( 10280 27880 ) ( * 30440 )
   NEW M2 ( 10280 27880 ) VIA23C ( 12520 * )
   NEW M1 ( 1640 31400 ) VIA12C W
   NEW M2 ( 1640 30440 ) ( * 31400 )
   NEW M2 ( 1640 16680 ) ( * 19880 )
   NEW M2 ( 1640 19880 ) ( * 25640 )
   NEW M2 ( 1640 25640 ) ( * 30440 )
   NEW M1 ( 12520 28200 ) VIA12C W
   NEW M2 ( 12520 27880 ) ( * 28200 )
   NEW M2 ( 12520 27880 ) VIA23C ( 22120 * ) VIA23C
   NEW M1 ( 18885 10920 ) ( 20520 * ) VIA12C W ( * 25640 ) VIA12C W ( 22120 * )
   NEW M1 ( 20520 10920 ) ( 23080 * )
   NEW M1 ( 22120 25640 ) VIA12C W ( * 27880 )
   NEW M1 ( 22120 31400 ) ( 22870 * )
   NEW M1 ( 22120 31400 ) VIA12C W
   NEW M2 ( 22120 27880 ) ( * 31400 )
   NEW M1 ( 22120 25640 ) ( 22870 * )
   NEW M1 ( 23080 10920 ) VIA12C W
   NEW M2 ( 23080 8360 ) ( * 10920 )
   NEW M1 ( 23080 8360 ) VIA12C W
   + USE SIGNAL ;
 - n4
   ( U_ctrl_logic_sar_reg_out_reg_9_ Q )
   ( U5 INP )
   + ROUTED M1 ( 33960 7400 ) VIA12C W
   NEW M2 ( 33960 7160 ) ( * 7400 ) VIA23C
   NEW M3 ( 32360 7400 ) ( 33960 * )
   NEW M2 ( 32360 7400 ) VIA23C
   NEW M2 ( 32360 7400 ) ( * 16680 ) VIA12B W
   + USE SIGNAL ;
 - n6
   ( U_ctrl_logic_sar_reg_out_reg_8_ Q )
   ( U7 INP )
   + ROUTED M1 ( 33960 24680 ) VIA12C W
   NEW M2 ( 33960 24440 ) ( * 24680 ) VIA23C
   NEW M3 ( 20200 24680 ) ( 33960 * )
   NEW M2 ( 20200 24680 ) VIA23C
   NEW M2 ( 20200 19880 ) ( * 24680 )
   NEW M1 ( 20200 19880 ) VIA12B W
   + USE SIGNAL ;
 - n8
   ( U_ctrl_logic_sar_reg_out_reg_7_ Q )
   ( U9 INP )
   + ROUTED M1 ( 33960 30440 ) VIA12C W
   NEW M2 ( 33960 29160 ) ( * 30440 )
   NEW M2 ( 33960 29160 ) VIA23C
   NEW M3 ( 28200 29160 ) ( 33960 * )
   NEW M2 ( 28200 29160 ) VIA23C
   NEW M2 ( 28200 28200 ) ( * 29160 )
   NEW M1 ( 28200 28200 ) VIA12B W
   + USE SIGNAL ;
 - n10
   ( U_ctrl_logic_sar_reg_out_reg_6_ Q )
   ( U11 INP )
   + ROUTED M1 ( 23400 29160 ) VIA12C W
   NEW M2 ( 23400 28920 ) ( * 29160 ) VIA23C
   NEW M3 ( 17320 29160 ) ( 23400 * )
   NEW M2 ( 17320 29160 ) VIA23C
   NEW M2 ( 17320 29160 ) ( * 31080 )
   NEW M2 ( 17320 31080 ) ( 17640 * )
   NEW M2 ( 17640 31080 ) ( * 31400 ) VIA12B W
   + USE SIGNAL ;
 - n12
   ( U_ctrl_logic_sar_reg_out_reg_5_ Q )
   ( U13 INP )
   + ROUTED M1 ( 12520 30440 ) VIA12C W
   NEW M2 ( 12520 29160 ) ( * 30440 )
   NEW M2 ( 12520 29160 ) VIA23C
   NEW M3 ( 7080 29160 ) ( 12520 * )
   NEW M2 ( 7080 29160 ) VIA23C
   NEW M2 ( 7080 28200 ) ( * 29160 )
   NEW M1 ( 7080 28200 ) VIA12C W
   + USE SIGNAL ;
 - n14
   ( U_ctrl_logic_sar_reg_out_reg_4_ Q )
   ( U15 INP )
   + ROUTED M1 ( 12520 25320 ) VIA12C W
   NEW M2 ( 12520 25080 ) ( * 25320 ) VIA23C
   NEW M3 ( 6440 25320 ) ( 12520 * )
   NEW M2 ( 6440 25320 ) VIA23C
   NEW M2 ( 6440 25320 ) ( * 28200 ) VIA12C W
   + USE SIGNAL ;
 - n16
   ( U_ctrl_logic_sar_reg_out_reg_3_ Q )
   ( U17 INP )
   + ROUTED M1 ( 6440 22440 ) VIA12C W
   NEW M2 ( 6440 18920 ) ( * 22440 )
   NEW M2 ( 6440 18920 ) VIA23C ( 12200 * ) VIA23C
   NEW M1 ( 12290 18920 ) VIA12B W
   + USE SIGNAL ;
 - n18
   ( U_ctrl_logic_sar_reg_out_reg_2_ Q )
   ( U19 INP )
   + ROUTED M1 ( 12520 17640 ) VIA12C W
   NEW M2 ( 12520 17400 ) ( * 17640 ) VIA23C
   NEW M3 ( 11560 17640 ) ( 12520 * )
   NEW M2 ( 11560 17640 ) VIA23C
   NEW M2 ( 11560 14120 ) ( * 17640 )
   NEW M1 ( 11560 14120 ) VIA12C W
   NEW M1 ( 6440 14120 ) ( 11560 * )
   + USE SIGNAL ;
 - n20
   ( U_ctrl_logic_sar_reg_out_reg_1_ Q )
   ( U21 INP )
   + ROUTED M1 ( 12275 11880 ) VIA12B W
   NEW M2 ( 11880 11880 ) ( 12275 * )
   NEW M2 ( 11880 8680 ) ( * 11880 )
   NEW M2 ( 11880 8680 ) VIA23C
   NEW M3 ( 6440 8680 ) ( 11880 * )
   NEW M2 ( 6440 8680 ) VIA23C
   NEW M2 ( 6440 8360 ) ( * 8680 )
   NEW M1 ( 6440 8360 ) VIA12C W
   NEW M1 ( 6440 8360 ) ( 6760 * )
   + USE SIGNAL ;
 - n22
   ( U_ctrl_logic_sar_reg_out_reg_0_ QN )
   ( U24 INP )
   + ROUTED M1 ( 11880 2600 ) VIA12C W ( * 5480 )
   NEW M2 ( 11560 5480 ) ( 11880 * )
   NEW M2 ( 11560 5480 ) ( * 8040 ) VIA23C
   NEW M3 ( 3560 8040 ) ( 11560 * )
   NEW M2 ( 3560 8040 ) VIA23C
   NEW M2 ( 3560 8040 ) ( * 8360 ) VIA12C W
   + USE SIGNAL ;
 - n25
   ( u_SET_PROP_q_reg_9_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_9_ RSTB )
   + ROUTED M1 ( 33320 13160 ) VIA12C W
   NEW M2 ( 33320 12520 ) ( * 13160 )
   NEW M2 ( 33320 12520 ) VIA23C ( 34600 * ) VIA23C
   NEW M2 ( 34600 8680 ) ( * 12520 )
   NEW M2 ( 34600 8680 ) VIA23C
   NEW M3 ( 31720 8680 ) ( 34600 * )
   NEW M2 ( 31720 8680 ) VIA23C
   NEW M2 ( 31720 8440 ) ( * 8680 ) VIA12C W
   + USE SIGNAL ;
 - n26
   ( u_SET_PROP_q_reg_8_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_8_ RSTB )
   + ROUTED M1 ( 33000 18920 ) VIA12C W
   NEW M2 ( 33000 18680 ) ( * 18920 ) VIA23C
   NEW M3 ( 31720 18920 ) ( 33000 * )
   NEW M2 ( 31720 18920 ) VIA23C
   NEW M2 ( 31720 18920 ) ( * 25960 ) VIA12C W
   + USE SIGNAL ;
 - n27
   ( u_SET_PROP_q_reg_7_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_7_ RSTB )
   + ROUTED M1 ( 33320 23400 ) VIA12C W
   NEW M2 ( 33320 23160 ) ( * 23400 ) VIA23C ( 34920 * ) VIA23C ( * 33320 ) VIA12C W
   NEW M1 ( 31720 33320 ) ( 34920 * )
   NEW M1 ( 31720 33320 ) VIA12C W
   NEW M2 ( 31720 32040 ) ( * 33320 )
   NEW M1 ( 31720 32040 ) VIA12C W
   + USE SIGNAL ;
 - n28
   ( u_SET_PROP_q_reg_6_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_6_ RSTB )
   + ROUTED M1 ( 21480 23400 ) VIA12C W
   NEW M2 ( 21480 23160 ) ( * 23400 ) VIA23C
   NEW M3 ( 17320 23400 ) ( 21480 * )
   NEW M2 ( 17320 23400 ) VIA23C
   NEW M2 ( 17320 23400 ) ( * 27240 ) VIA23C ( 17960 * ) VIA23C
   NEW M2 ( 17960 27000 ) ( * 27240 ) VIA12C W
   + USE SIGNAL ;
 - n29
   ( u_SET_PROP_q_reg_10_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_10_ RSTB )
   + ROUTED M1 ( 22120 4840 ) VIA12C W
   NEW M2 ( 22120 4600 ) ( * 4840 ) VIA23C ( 26600 * ) VIA23C ( * 9960 ) VIA12C W
   + USE SIGNAL ;
 - n31
   ( u_SET_PROP_q_reg_5_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_5_ RSTB )
   + ROUTED M1 ( 22760 17640 ) VIA12C W
   NEW M2 ( 22760 17400 ) ( * 17640 ) VIA23C
   NEW M3 ( 16360 17640 ) ( 22760 * )
   NEW M2 ( 16360 17640 ) VIA23C
   NEW M2 ( 16360 17640 ) ( * 33000 ) VIA12C W
   NEW M1 ( 7080 33000 ) ( 16360 * )
   NEW M1 ( 7080 33000 ) VIA12C W
   NEW M2 ( 7080 32360 ) ( * 33000 )
   NEW M1 ( 7080 32360 ) VIA12C W
   + USE SIGNAL ;
 - n32
   ( u_SET_PROP_q_reg_4_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_4_ RSTB )
   + ROUTED M1 ( 22440 13160 ) VIA12C W ( * 25960 ) VIA23C
   NEW M3 ( 7080 25960 ) ( 22440 * )
   NEW M2 ( 7080 25960 ) VIA23C
   NEW M2 ( 7080 25960 ) ( * 26600 ) VIA12C W
   + USE SIGNAL ;
 - n33
   ( u_SET_PROP_q_reg_3_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_3_ RSTB )
   + ROUTED M1 ( 20840 7400 ) VIA12C W ( * 20200 ) VIA23C
   NEW M3 ( 7080 20200 ) ( 20840 * )
   NEW M2 ( 7080 20200 ) VIA23C
   NEW M2 ( 7080 20200 ) ( * 20840 ) VIA12C W
   + USE SIGNAL ;
 - n34
   ( u_SET_PROP_q_reg_2_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_2_ RSTB )
   + ROUTED M1 ( 23080 2920 ) VIA12C W
   NEW M2 ( 23080 2680 ) ( * 2920 ) VIA23C
   NEW M3 ( 20200 2920 ) ( 23080 * )
   NEW M3 ( 20200 2920 ) VIA34C W ( * 17000 ) VIA34C W
   NEW M3 ( 7080 17000 ) ( 20200 * )
   NEW M2 ( 7080 17000 ) VIA23C
   NEW M2 ( 7080 15720 ) ( * 17000 )
   NEW M1 ( 7080 15720 ) VIA12C W
   + USE SIGNAL ;
 - n35
   ( u_SET_PROP_q_reg_1_ QN )
   ( U_ctrl_logic_sar_reg_out_reg_1_ RSTB )
   + ROUTED M1 ( 11240 6120 ) VIA12C W ( * 10600 ) VIA23C
   NEW M3 ( 7080 10600 ) ( 11240 * )
   NEW M2 ( 7080 10600 ) VIA23C
   NEW M2 ( 7080 9960 ) ( * 10600 )
   NEW M1 ( 7080 9960 ) VIA12C W
   + USE SIGNAL ;
 - VSS
   ( U_ctrl_logic_sar_reg_out_reg_0_ CLK )
   ( U_ctrl_logic_sar_reg_out_reg_0_ D )
   ( u_SET_PROP_q_reg_10_ D )
   + ROUTED M1 ( 1320 2600 ) ( * 3240 )
   NEW M1 ( 2410 2280 ) VIA12B W
   NEW M2 ( 2280 2280 ) ( * 3240 ) VIA12C W
   NEW M1 ( 14120 5480 ) VIA12C W
   NEW M2 ( 14120 3880 ) ( * 5480 )
   + USE GROUND ;
END NETS
END DESIGN
