# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decoder4_16.srcs/sources_1/new/decoder4_16.vhd" \
"../../../../decoder4_16.srcs/sources_1/new/decoder4_16_tl.vhd" \
"../../../../decoder4_16.srcs/sim_1/new/decoder4_16_tb.vhd" \

# Do not sort compile order
nosort
