(pcb "/Users/nad/Programming/kicad-learning/in-12-double-breakout.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  105000 -128000  50000 -128000  50000 -45000  105000 -45000
            105000 -128000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U3 85000 -86000 front 0 (PN 74141))
      (place U2 63000 -86000 front 0 (PN 74141))
      (place U1 69000 -117000 front 90 (PN 74HC595))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R2 101000 -109000 front 270 (PN 12k))
      (place R1 96000 -109000 front 270 (PN 12k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Horizontal
      (place J1 88000 -124000 front 270 (PN Conn_01x09_Male))
    )
    (component "nixies-us:nixies-us-IN-12-DSUB"
      (place >NAME 90000 -66000 front 0)
    )
    (component "nixies-us:nixies-us-IN-12"
      (place NX1 67000 -66000 front 0)
    )
  )
  (library
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x09_P2.54mm_Horizontal
      (outline (path signal 50  10550 1800  -1800 1800))
      (outline (path signal 50  10550 -22100  10550 1800))
      (outline (path signal 50  -1800 -22100  10550 -22100))
      (outline (path signal 50  -1800 1800  -1800 -22100))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  1042.93 -20700  1440 -20700))
      (outline (path signal 120  1042.93 -19940  1440 -19940))
      (outline (path signal 120  10100 -20700  4100 -20700))
      (outline (path signal 120  10100 -19940  10100 -20700))
      (outline (path signal 120  4100 -19940  10100 -19940))
      (outline (path signal 120  1440 -19050  4100 -19050))
      (outline (path signal 120  1042.93 -18160  1440 -18160))
      (outline (path signal 120  1042.93 -17400  1440 -17400))
      (outline (path signal 120  10100 -18160  4100 -18160))
      (outline (path signal 120  10100 -17400  10100 -18160))
      (outline (path signal 120  4100 -17400  10100 -17400))
      (outline (path signal 120  1440 -16510  4100 -16510))
      (outline (path signal 120  1042.93 -15620  1440 -15620))
      (outline (path signal 120  1042.93 -14860  1440 -14860))
      (outline (path signal 120  10100 -15620  4100 -15620))
      (outline (path signal 120  10100 -14860  10100 -15620))
      (outline (path signal 120  4100 -14860  10100 -14860))
      (outline (path signal 120  1440 -13970  4100 -13970))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 -21650  4100 1330))
      (outline (path signal 120  1440 -21650  4100 -21650))
      (outline (path signal 120  1440 1330  1440 -21650))
      (outline (path signal 100  4040 -20640  10040 -20640))
      (outline (path signal 100  10040 -20000  10040 -20640))
      (outline (path signal 100  4040 -20000  10040 -20000))
      (outline (path signal 100  -320 -20640  1500 -20640))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20000  1500 -20000))
      (outline (path signal 100  4040 -18100  10040 -18100))
      (outline (path signal 100  10040 -17460  10040 -18100))
      (outline (path signal 100  4040 -17460  10040 -17460))
      (outline (path signal 100  -320 -18100  1500 -18100))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -17460  1500 -17460))
      (outline (path signal 100  4040 -15560  10040 -15560))
      (outline (path signal 100  10040 -14920  10040 -15560))
      (outline (path signal 100  4040 -14920  10040 -14920))
      (outline (path signal 100  -320 -15560  1500 -15560))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -14920  1500 -14920))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  1500 -21590  1500 635))
      (outline (path signal 100  4040 -21590  1500 -21590))
      (outline (path signal 100  4040 1270  4040 -21590))
      (outline (path signal 100  2135 1270  4040 1270))
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "nixies-us:nixies-us-IN-12-DSUB"
      (outline (path signal 127  2540 0  2460.2 -631.672  2225.82 -1223.65  1851.58 -1738.75
            1361 -2144.59  784.903 -2415.68  159.488 -2534.99  -475.949 -2495.01
            -1081.48 -2298.26  -1619.06 -1957.1  -2054.9 -1492.97  -2361.63 -935.036
            -2519.97 -318.346  -2519.97 318.346  -2361.63 935.036  -2054.9 1492.97
            -1619.06 1957.1  -1081.48 2298.26  -475.949 2495.01  159.488 2534.99
            784.903 2415.68  1361 2144.59  1851.58 1738.75  2225.82 1223.65
            2460.2 631.672  2540 0))
      (outline (path signal 254  -9921.24 -9921.24  -9921.24 9921.24))
      (outline (path signal 254  9921.24 9921.24  9921.24 -9921.24))
      (pin Round[A]Pad_2397.76_um LHDP 0 -8999.22)
      (pin Round[A]Pad_2397.76_um A 3997.96 -7998.46)
      (pin Round[A]Pad_2397.76_um 9 5748.02 0)
      (pin Round[A]Pad_2397.76_um 8 5748.02 4498.34)
      (pin Round[A]Pad_2397.76_um 7 3997.96 7998.46)
      (pin Round[A]Pad_2397.76_um 6 0 8999.22)
      (pin Round[A]Pad_2397.76_um 5 -3997.96 7998.46)
      (pin Round[A]Pad_2397.76_um 4 -5748.02 4498.34)
      (pin Round[A]Pad_2397.76_um 3 -5748.02 0)
      (pin Round[A]Pad_2397.76_um 2 -5748.02 -4498.34)
      (pin Round[A]Pad_2397.76_um 1 -3997.96 -7998.46)
      (pin Round[A]Pad_2397.76_um 0 5748.02 -4498.34)
      (keepout "" (circle F.Cu 4998.72))
      (keepout "" (circle B.Cu 4998.72))
    )
    (image "nixies-us:nixies-us-IN-12"
      (outline (path signal 127  2540 0  2460.2 -631.672  2225.82 -1223.65  1851.58 -1738.75
            1361 -2144.59  784.903 -2415.68  159.488 -2534.99  -475.949 -2495.01
            -1081.48 -2298.26  -1619.06 -1957.1  -2054.9 -1492.97  -2361.63 -935.036
            -2519.97 -318.346  -2519.97 318.346  -2361.63 935.036  -2054.9 1492.97
            -1619.06 1957.1  -1081.48 2298.26  -475.949 2495.01  159.488 2534.99
            784.903 2415.68  1361 2144.59  1851.58 1738.75  2225.82 1223.65
            2460.2 631.672  2540 0))
      (outline (path signal 254  -8890 -6189.98  -8890 -6350))
      (outline (path signal 254  -8890 -6189.98  -8890 6667.5))
      (outline (path signal 254  7937.5 6667.5  7937.5 -6350))
      (pin Round[A]Pad_2540_um LHDP -317.5 -8816.34)
      (pin Round[A]Pad_2540_um A 3680.46 -7815.58)
      (pin Round[A]Pad_2540_um 9 5173.98 0)
      (pin Round[A]Pad_2540_um 8 5046.98 4498.34)
      (pin Round[A]Pad_2540_um 7 3680.46 7815.58)
      (pin Round[A]Pad_2540_um 6 -317.5 8816.34)
      (pin Round[A]Pad_2540_um 5 -4315.46 7815.58)
      (pin Round[A]Pad_2540_um 4 -5999.48 4498.34)
      (pin Round[A]Pad_2540_um 3 -6126.48 0)
      (pin Round[A]Pad_2540_um 2 -5999.48 -4498.34)
      (pin Round[A]Pad_2540_um 1 -4315.46 -7815.58)
      (pin Round[A]Pad_2540_um 0 5046.98 -4498.34)
      (keepout "" (circle F.Cu 4998.72))
      (keepout "" (circle B.Cu 4998.72))
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2397.76_um
      (shape (circle F.Cu 2397.76))
      (shape (circle B.Cu 2397.76))
      (attach off)
    )
    (padstack Round[A]Pad_2540_um
      (shape (circle F.Cu 2540))
      (shape (circle B.Cu 2540))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /+170V
      (pins R2-2 R1-2 J1-5)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net GND
      (pins U3-12 U2-12 U1-8 J1-2)
    )
    (net +5V
      (pins U3-5 U2-5 U1-16 U1-10 J1-1)
    )
    (net /LATCH
      (pins U1-12 J1-9)
    )
    (net /CLK
      (pins U1-11 J1-8)
    )
    (net /DATA
      (pins U1-14 J1-7)
    )
    (net /nOE
      (pins U1-13 J1-6)
    )
    (net /SEROUT
      (pins U1-9 J1-3)
    )
    (net /NX1_Anode
      (pins R1-1 NX1-A)
    )
    (net /NX2_Anode
      (pins R2-1 >NAME-A)
    )
    (net /A1
      (pins U2-3 U1-15)
    )
    (net /D2
      (pins U3-4 U1-7)
    )
    (net /C2
      (pins U3-7 U1-6)
    )
    (net /B2
      (pins U3-6 U1-5)
    )
    (net /A2
      (pins U3-3 U1-4)
    )
    (net /D1
      (pins U2-4 U1-3)
    )
    (net /C1
      (pins U2-7 U1-2)
    )
    (net /B1
      (pins U2-6 U1-1)
    )
    (net /NX1_0
      (pins U2-16 NX1-0)
    )
    (net /NX1_2
      (pins U2-8 NX1-2)
    )
    (net /NX1_1
      (pins U2-15 NX1-1)
    )
    (net /NX1_5
      (pins U2-14 NX1-5)
    )
    (net /NX1_4
      (pins U2-13 NX1-4)
    )
    (net /NX1_6
      (pins U2-11 NX1-6)
    )
    (net /NX1_7
      (pins U2-10 NX1-7)
    )
    (net /NX1_9
      (pins U2-2 NX1-9)
    )
    (net /NX1_3
      (pins U2-9 NX1-3)
    )
    (net /NX1_8
      (pins U2-1 NX1-8)
    )
    (net /NX2_0
      (pins U3-16 >NAME-0)
    )
    (net /NX2_2
      (pins U3-8 >NAME-2)
    )
    (net /NX2_1
      (pins U3-15 >NAME-1)
    )
    (net /NX2_5
      (pins U3-14 >NAME-5)
    )
    (net /NX2_4
      (pins U3-13 >NAME-4)
    )
    (net /NX2_6
      (pins U3-11 >NAME-6)
    )
    (net /NX2_7
      (pins U3-10 >NAME-7)
    )
    (net /NX2_9
      (pins U3-2 >NAME-9)
    )
    (net /NX2_3
      (pins U3-9 >NAME-3)
    )
    (net /NX2_8
      (pins U3-1 >NAME-8)
    )
    (class kicad_default "" +5V /+170V /A1 /A2 /B1 /B2 /C1 /C2 /CLK /D1 /D2
      /DATA /LATCH /NX1_0 /NX1_1 /NX1_2 /NX1_3 /NX1_4 /NX1_5 /NX1_6 /NX1_7
      /NX1_8 /NX1_9 /NX1_Anode /NX2_0 /NX2_1 /NX2_2 /NX2_3 /NX2_4 /NX2_5 /NX2_6
      /NX2_7 /NX2_8 /NX2_9 /NX2_Anode /SEROUT /nOE GND "Net-(J1-Pad4)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
