###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Tue Oct 31 22:34:23 2017
#  Design:            top_level
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix top_level_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Removal Check with Pin UBTB/pred_x_4/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_4/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.202
+ Phase Shift                   0.000
= Required Time                 0.375
  Arrival Time                  0.017
  Slack Time                   -0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.359 | 
     | UBTB/pred_x_4/U2/A            |   v   | rst               | INV_X1  | 0.001 |   0.001 |    0.360 | 
     | UBTB/pred_x_4/U2/ZN           |   ^   | UBTB/pred_x_4/n12 | INV_X1  | 0.016 |   0.017 |    0.375 | 
     | UBTB/pred_x_4/STATE_reg[0]/RN |   ^   | UBTB/pred_x_4/n12 | DFFR_X1 | 0.000 |   0.017 |    0.375 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.359 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.357 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.322 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.320 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.253 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.245 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.059 |   0.172 |   -0.186 | 
     | UBTB/pred_x_4/STATE_reg[0]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.173 |   -0.185 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin UBTB/pred_x_4/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_4/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.202
+ Phase Shift                   0.000
= Required Time                 0.375
  Arrival Time                  0.017
  Slack Time                   -0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.358 | 
     | UBTB/pred_x_4/U2/A            |   v   | rst               | INV_X1  | 0.001 |   0.001 |    0.360 | 
     | UBTB/pred_x_4/U2/ZN           |   ^   | UBTB/pred_x_4/n12 | INV_X1  | 0.016 |   0.017 |    0.375 | 
     | UBTB/pred_x_4/STATE_reg[1]/RN |   ^   | UBTB/pred_x_4/n12 | DFFR_X1 | 0.000 |   0.017 |    0.375 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.358 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.357 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.322 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.320 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.253 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.245 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.059 |   0.172 |   -0.186 | 
     | UBTB/pred_x_4/STATE_reg[1]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.173 |   -0.185 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[0][18]/CK 
Endpoint:   UBTB/predict_PC_reg[0][18]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.474
  Arrival Time                  0.119
  Slack Time                   -0.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.356 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.372 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.467 | 
     | UBTB/predict_PC_reg[0][18]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.008 |   0.119 |    0.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.356 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.354 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.319 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.318 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.250 | 
     | clock__L3_I82/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.246 | 
     | clock__L3_I82/Z               |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.075 |   0.185 |   -0.171 | 
     | UBTB/predict_PC_reg[0][18]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.002 |   0.186 |   -0.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin UBTB/pred_x_5/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_5/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.202
+ Phase Shift                   0.000
= Required Time                 0.375
  Arrival Time                  0.022
  Slack Time                   -0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.353 | 
     | UBTB/pred_x_5/U2/A            |   v   | rst               | INV_X1  | 0.003 |   0.003 |    0.356 | 
     | UBTB/pred_x_5/U2/ZN           |   ^   | UBTB/pred_x_5/n12 | INV_X1  | 0.019 |   0.022 |    0.375 | 
     | UBTB/pred_x_5/STATE_reg[1]/RN |   ^   | UBTB/pred_x_5/n12 | DFFR_X1 | 0.000 |   0.022 |    0.375 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.353 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.352 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.317 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.315 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.248 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.240 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.059 |   0.172 |   -0.181 | 
     | UBTB/pred_x_5/STATE_reg[1]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.173 |   -0.180 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin UBTB/pred_x_5/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_5/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.202
+ Phase Shift                   0.000
= Required Time                 0.375
  Arrival Time                  0.022
  Slack Time                   -0.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.353 | 
     | UBTB/pred_x_5/U2/A            |   v   | rst               | INV_X1  | 0.003 |   0.003 |    0.356 | 
     | UBTB/pred_x_5/U2/ZN           |   ^   | UBTB/pred_x_5/n12 | INV_X1  | 0.019 |   0.022 |    0.375 | 
     | UBTB/pred_x_5/STATE_reg[0]/RN |   ^   | UBTB/pred_x_5/n12 | DFFR_X1 | 0.000 |   0.022 |    0.375 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.353 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.352 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.317 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.315 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.248 | 
     | clock__L3_I78/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.240 | 
     | clock__L3_I78/Z               |   ^   | clock__L3_N78 | CLKBUF_X3 | 0.059 |   0.172 |   -0.181 | 
     | UBTB/pred_x_5/STATE_reg[0]/CK |   ^   | clock__L3_N78 | DFFR_X1   | 0.001 |   0.173 |   -0.180 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[7][1]/CK 
Endpoint:   UBTB/predict_PC_reg[7][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.474
  Arrival Time                  0.123
  Slack Time                   -0.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.351 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.367 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.462 | 
     | UBTB/predict_PC_reg[7][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.123 |    0.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.351 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.350 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.314 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.313 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.246 | 
     | clock__L3_I82/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.241 | 
     | clock__L3_I82/Z              |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.075 |   0.185 |   -0.166 | 
     | UBTB/predict_PC_reg[7][1]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.001 |   0.186 |   -0.165 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[9][1]/CK 
Endpoint:   UBTB/predict_PC_reg[9][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.474
  Arrival Time                  0.124
  Slack Time                   -0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.350 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.367 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.461 | 
     | UBTB/predict_PC_reg[9][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.350 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.349 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.314 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.312 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.245 | 
     | clock__L3_I82/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.241 | 
     | clock__L3_I82/Z              |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.075 |   0.185 |   -0.166 | 
     | UBTB/predict_PC_reg[9][1]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.001 |   0.186 |   -0.164 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[8][1]/CK 
Endpoint:   UBTB/predict_PC_reg[8][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.474
  Arrival Time                  0.124
  Slack Time                   -0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.350 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.367 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.461 | 
     | UBTB/predict_PC_reg[8][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.474 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.350 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.349 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.313 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.312 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.245 | 
     | clock__L3_I82/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.241 | 
     | clock__L3_I82/Z              |   ^   | clock__L3_N82 | CLKBUF_X2 | 0.075 |   0.185 |   -0.165 | 
     | UBTB/predict_PC_reg[8][1]/CK |   ^   | clock__L3_N82 | DFFR_X1   | 0.001 |   0.186 |   -0.164 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin UBTB/pred_x_2/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_2/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.203
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.028
  Slack Time                   -0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.350 | 
     | UBTB/pred_x_2/U2/A            |   v   | rst               | INV_X1  | 0.005 |   0.005 |    0.355 | 
     | UBTB/pred_x_2/U2/ZN           |   ^   | UBTB/pred_x_2/n12 | INV_X1  | 0.023 |   0.028 |    0.378 | 
     | UBTB/pred_x_2/STATE_reg[1]/RN |   ^   | UBTB/pred_x_2/n12 | DFFR_X1 | 0.000 |   0.028 |    0.378 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.350 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.348 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.313 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.312 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.244 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.236 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.177 | 
     | UBTB/pred_x_2/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.174 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin UBTB/pred_x_2/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_2/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.203
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.028
  Slack Time                   -0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.350 | 
     | UBTB/pred_x_2/U2/A            |   v   | rst               | INV_X1  | 0.005 |   0.005 |    0.355 | 
     | UBTB/pred_x_2/U2/ZN           |   ^   | UBTB/pred_x_2/n12 | INV_X1  | 0.023 |   0.028 |    0.378 | 
     | UBTB/pred_x_2/STATE_reg[0]/RN |   ^   | UBTB/pred_x_2/n12 | DFFR_X1 | 0.000 |   0.028 |    0.378 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.350 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.348 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.313 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.312 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.244 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.236 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.177 | 
     | UBTB/pred_x_2/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.174 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[15][1]/CK 
Endpoint:   UBTB/predict_PC_reg[15][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.473
  Arrival Time                  0.124
  Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.349 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.366 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.460 | 
     | UBTB/predict_PC_reg[15][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.349 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.348 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.312 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.311 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.244 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.240 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.075 |   0.184 |   -0.165 | 
     | UBTB/predict_PC_reg[15][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.002 |   0.186 |   -0.163 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[14][1]/CK 
Endpoint:   UBTB/predict_PC_reg[14][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.473
  Arrival Time                  0.124
  Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.349 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.365 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.460 | 
     | UBTB/predict_PC_reg[14][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.349 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.347 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.312 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.311 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.244 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.239 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.075 |   0.184 |   -0.165 | 
     | UBTB/predict_PC_reg[14][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.002 |   0.186 |   -0.163 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][2]/CK 
Endpoint:   UBTB/predict_PC_reg[1][2]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.473
  Arrival Time                  0.124
  Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.349 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.365 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.460 | 
     | UBTB/predict_PC_reg[1][2]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.473 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.349 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.347 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.312 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.311 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.244 | 
     | clock__L3_I77/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.003 |   0.109 |   -0.240 | 
     | clock__L3_I77/Z              |   ^   | clock__L3_N77 | CLKBUF_X2 | 0.074 |   0.182 |   -0.167 | 
     | UBTB/predict_PC_reg[1][2]/CK |   ^   | clock__L3_N77 | DFFR_X1   | 0.003 |   0.185 |   -0.164 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[12][1]/CK 
Endpoint:   UBTB/predict_PC_reg[12][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.473
  Arrival Time                  0.125
  Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.349 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.365 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.460 | 
     | UBTB/predict_PC_reg[12][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.125 |    0.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.349 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.347 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.312 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.311 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.243 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.239 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.075 |   0.184 |   -0.164 | 
     | UBTB/predict_PC_reg[12][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.001 |   0.185 |   -0.163 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[13][1]/CK 
Endpoint:   UBTB/predict_PC_reg[13][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.185
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.473
  Arrival Time                  0.124
  Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.349 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.365 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.460 | 
     | UBTB/predict_PC_reg[13][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.349 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.347 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.312 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.311 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.243 | 
     | clock__L3_I83/A               |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.004 |   0.110 |   -0.239 | 
     | clock__L3_I83/Z               |   ^   | clock__L3_N83 | CLKBUF_X2 | 0.075 |   0.184 |   -0.164 | 
     | UBTB/predict_PC_reg[13][1]/CK |   ^   | clock__L3_N83 | DFFR_X1   | 0.001 |   0.185 |   -0.164 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[4][1]/CK 
Endpoint:   UBTB/predict_PC_reg[4][1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.184
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.472
  Arrival Time                  0.123
  Slack Time                   -0.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.349 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.365 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.460 | 
     | UBTB/predict_PC_reg[4][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.012 |   0.123 |    0.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.349 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.347 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.312 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.311 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.243 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.003 |   0.109 |   -0.240 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.072 |   0.181 |   -0.168 | 
     | UBTB/predict_PC_reg[4][1]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.003 |   0.184 |   -0.165 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin UBTB/write_enable_reg[1]/CK 
Endpoint:   UBTB/write_enable_reg[1]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                         (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.284
+ Phase Shift                   0.000
= Required Time                 0.459
  Arrival Time                  0.112
  Slack Time                   -0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                             |       |            |         |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                         |   v   | rst        |         |       |   0.000 |    0.347 | 
     | UBTB/U608/A                 |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.364 | 
     | UBTB/U608/ZN                |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.458 | 
     | UBTB/write_enable_reg[1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.001 |   0.112 |    0.459 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.347 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.346 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.311 | 
     | clock__L2_I3/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.309 | 
     | clock__L2_I3/Z              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.242 | 
     | clock__L3_I67/A             |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.234 | 
     | clock__L3_I67/Z             |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.175 | 
     | UBTB/write_enable_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.172 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[4][8]/CK 
Endpoint:   UBTB/predict_PC_reg[4][8]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.182
+ Removal                       0.288
+ Phase Shift                   0.000
= Required Time                 0.470
  Arrival Time                  0.124
  Slack Time                   -0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.346 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.362 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.457 | 
     | UBTB/predict_PC_reg[4][8]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.346 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.344 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.309 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.308 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.241 | 
     | clock__L3_I76/A              |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.003 |   0.109 |   -0.237 | 
     | clock__L3_I76/Z              |   ^   | clock__L3_N76 | CLKBUF_X2 | 0.072 |   0.181 |   -0.165 | 
     | UBTB/predict_PC_reg[4][8]/CK |   ^   | clock__L3_N76 | DFFR_X1   | 0.001 |   0.182 |   -0.164 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin UBTB/pred_x_7/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_7/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.034
  Slack Time                   -0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.346 | 
     | UBTB/pred_x_7/U2/A            |   v   | rst               | INV_X1  | 0.008 |   0.008 |    0.353 | 
     | UBTB/pred_x_7/U2/ZN           |   ^   | UBTB/pred_x_7/n12 | INV_X1  | 0.026 |   0.034 |    0.380 | 
     | UBTB/pred_x_7/STATE_reg[0]/RN |   ^   | UBTB/pred_x_7/n12 | DFFR_X1 | 0.000 |   0.034 |    0.380 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.346 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.344 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.309 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.308 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.240 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.232 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.173 | 
     | UBTB/pred_x_7/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.170 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin UBTB/pred_x_7/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_7/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.034
  Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.345 | 
     | UBTB/pred_x_7/U2/A            |   v   | rst               | INV_X1  | 0.008 |   0.008 |    0.353 | 
     | UBTB/pred_x_7/U2/ZN           |   ^   | UBTB/pred_x_7/n12 | INV_X1  | 0.026 |   0.034 |    0.380 | 
     | UBTB/pred_x_7/STATE_reg[1]/RN |   ^   | UBTB/pred_x_7/n12 | DFFR_X1 | 0.000 |   0.034 |    0.380 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.345 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.344 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.309 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.307 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.240 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.232 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.173 | 
     | UBTB/pred_x_7/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.170 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin UBTB/pred_x_6/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_6/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.034
  Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.345 | 
     | UBTB/pred_x_6/U2/A            |   v   | rst               | INV_X1  | 0.008 |   0.008 |    0.353 | 
     | UBTB/pred_x_6/U2/ZN           |   ^   | UBTB/pred_x_6/n12 | INV_X1  | 0.026 |   0.034 |    0.379 | 
     | UBTB/pred_x_6/STATE_reg[1]/RN |   ^   | UBTB/pred_x_6/n12 | DFFR_X1 | 0.000 |   0.034 |    0.379 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.345 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.344 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.308 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.307 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.240 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.232 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.172 | 
     | UBTB/pred_x_6/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.170 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin UBTB/pred_x_6/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_6/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.034
  Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.345 | 
     | UBTB/pred_x_6/U2/A            |   v   | rst               | INV_X1  | 0.008 |   0.008 |    0.353 | 
     | UBTB/pred_x_6/U2/ZN           |   ^   | UBTB/pred_x_6/n12 | INV_X1  | 0.026 |   0.034 |    0.379 | 
     | UBTB/pred_x_6/STATE_reg[0]/RN |   ^   | UBTB/pred_x_6/n12 | DFFR_X1 | 0.000 |   0.034 |    0.379 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.345 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.343 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.308 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.307 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.240 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.232 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.172 | 
     | UBTB/pred_x_6/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.170 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][31]/CK 
Endpoint:   UBTB/predict_PC_reg[1][31]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.284
+ Phase Shift                   0.000
= Required Time                 0.457
  Arrival Time                  0.113
  Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.345 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.361 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.456 | 
     | UBTB/predict_PC_reg[1][31]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.002 |   0.113 |    0.457 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.345 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.343 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.308 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.307 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.240 | 
     | clock__L3_I72/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.232 | 
     | clock__L3_I72/Z               |   ^   | clock__L3_N72 | CLKBUF_X3 | 0.059 |   0.172 |   -0.172 | 
     | UBTB/predict_PC_reg[1][31]/CK |   ^   | clock__L3_N72 | DFFR_X1   | 0.001 |   0.173 |   -0.172 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin UBTB/pred_x_1/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_1/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.035
  Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.345 | 
     | UBTB/pred_x_1/U2/A            |   v   | rst               | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_1/U2/ZN           |   ^   | UBTB/pred_x_1/n12 | INV_X1  | 0.026 |   0.035 |    0.380 | 
     | UBTB/pred_x_1/STATE_reg[1]/RN |   ^   | UBTB/pred_x_1/n12 | DFFR_X1 | 0.000 |   0.035 |    0.380 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.345 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.343 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.308 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.307 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.239 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.231 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.172 | 
     | UBTB/pred_x_1/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.170 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin UBTB/pred_x_1/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_1/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.035
  Slack Time                   -0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.344 | 
     | UBTB/pred_x_1/U2/A            |   v   | rst               | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_1/U2/ZN           |   ^   | UBTB/pred_x_1/n12 | INV_X1  | 0.026 |   0.035 |    0.380 | 
     | UBTB/pred_x_1/STATE_reg[0]/RN |   ^   | UBTB/pred_x_1/n12 | DFFR_X1 | 0.000 |   0.035 |    0.380 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.345 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.343 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.308 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.307 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.239 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.231 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.172 | 
     | UBTB/pred_x_1/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.170 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin UBTB/pred_x_10/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_10/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.036
  Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.344 | 
     | UBTB/pred_x_10/U2/A            |   v   | rst                | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_10/U2/ZN           |   ^   | UBTB/pred_x_10/n12 | INV_X1  | 0.026 |   0.036 |    0.380 | 
     | UBTB/pred_x_10/STATE_reg[0]/RN |   ^   | UBTB/pred_x_10/n12 | DFFR_X1 | 0.000 |   0.036 |    0.380 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.344 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.343 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.306 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.239 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.231 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_10/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin UBTB/write_enable_reg[12]/CK 
Endpoint:   UBTB/write_enable_reg[12]/RN (^) checked with  leading edge of 'CLK'
Beginpoint: rst                          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Removal                       0.284
+ Phase Shift                   0.000
= Required Time                 0.456
  Arrival Time                  0.112
  Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                              |       |            |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                          |   v   | rst        |         |       |   0.000 |    0.344 | 
     | UBTB/U608/A                  |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.361 | 
     | UBTB/U608/ZN                 |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.455 | 
     | UBTB/write_enable_reg[12]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.001 |   0.112 |    0.456 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.344 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.343 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.306 | 
     | clock__L2_I3/Z               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.239 | 
     | clock__L3_I66/A              |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.231 | 
     | clock__L3_I66/Z              |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.172 | 
     | UBTB/write_enable_reg[12]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.000 |   0.172 |   -0.172 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin UBTB/pred_x_11/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_11/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.036
  Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.344 | 
     | UBTB/pred_x_11/U2/A            |   v   | rst                | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_11/U2/ZN           |   ^   | UBTB/pred_x_11/n12 | INV_X1  | 0.027 |   0.036 |    0.380 | 
     | UBTB/pred_x_11/STATE_reg[0]/RN |   ^   | UBTB/pred_x_11/n12 | DFFR_X1 | 0.000 |   0.036 |    0.380 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.344 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.342 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.306 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.239 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.231 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_11/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin UBTB/pred_x_11/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_11/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.380
  Arrival Time                  0.036
  Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.344 | 
     | UBTB/pred_x_11/U2/A            |   v   | rst                | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_11/U2/ZN           |   ^   | UBTB/pred_x_11/n12 | INV_X1  | 0.027 |   0.036 |    0.380 | 
     | UBTB/pred_x_11/STATE_reg[1]/RN |   ^   | UBTB/pred_x_11/n12 | DFFR_X1 | 0.000 |   0.036 |    0.380 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.344 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.342 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.306 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.238 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.230 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_11/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin UBTB/pred_x_12/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_12/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.036
  Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.344 | 
     | UBTB/pred_x_12/U2/A            |   v   | rst                | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_12/U2/ZN           |   ^   | UBTB/pred_x_12/n12 | INV_X1  | 0.027 |   0.036 |    0.379 | 
     | UBTB/pred_x_12/STATE_reg[0]/RN |   ^   | UBTB/pred_x_12/n12 | DFFR_X1 | 0.000 |   0.036 |    0.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.344 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.342 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.306 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.238 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.230 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_12/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.174 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin UBTB/pred_x_10/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_10/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.036
  Slack Time                   -0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.344 | 
     | UBTB/pred_x_10/U2/A            |   v   | rst                | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_10/U2/ZN           |   ^   | UBTB/pred_x_10/n12 | INV_X1  | 0.026 |   0.036 |    0.379 | 
     | UBTB/pred_x_10/STATE_reg[1]/RN |   ^   | UBTB/pred_x_10/n12 | DFFR_X1 | 0.000 |   0.036 |    0.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.344 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.342 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.306 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.238 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.230 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_10/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.174 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin UBTB/pred_x_9/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_9/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.036
  Slack Time                   -0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.343 | 
     | UBTB/pred_x_9/U2/A            |   v   | rst               | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_9/U2/ZN           |   ^   | UBTB/pred_x_9/n12 | INV_X1  | 0.027 |   0.036 |    0.379 | 
     | UBTB/pred_x_9/STATE_reg[1]/RN |   ^   | UBTB/pred_x_9/n12 | DFFR_X1 | 0.000 |   0.036 |    0.379 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.343 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.342 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.305 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.238 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.230 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_9/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.174 |   -0.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin UBTB/pred_x_9/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_9/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.036
  Slack Time                   -0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.343 | 
     | UBTB/pred_x_9/U2/A            |   v   | rst               | INV_X1  | 0.009 |   0.009 |    0.353 | 
     | UBTB/pred_x_9/U2/ZN           |   ^   | UBTB/pred_x_9/n12 | INV_X1  | 0.027 |   0.036 |    0.379 | 
     | UBTB/pred_x_9/STATE_reg[0]/RN |   ^   | UBTB/pred_x_9/n12 | DFFR_X1 | 0.000 |   0.036 |    0.379 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.343 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.342 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.307 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.305 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.238 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.230 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_9/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.174 |   -0.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin UBTB/pred_x_12/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_12/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.036
  Slack Time                   -0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.343 | 
     | UBTB/pred_x_12/U2/A            |   v   | rst                | INV_X1  | 0.009 |   0.009 |    0.352 | 
     | UBTB/pred_x_12/U2/ZN           |   ^   | UBTB/pred_x_12/n12 | INV_X1  | 0.027 |   0.036 |    0.379 | 
     | UBTB/pred_x_12/STATE_reg[1]/RN |   ^   | UBTB/pred_x_12/n12 | DFFR_X1 | 0.000 |   0.036 |    0.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.343 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.342 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.306 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.305 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.238 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.230 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.171 | 
     | UBTB/pred_x_12/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.001 |   0.174 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin UBTB/pred_x_0/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_0/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.208
+ Phase Shift                   0.000
= Required Time                 0.383
  Arrival Time                  0.040
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_0/U2/A            |   v   | rst               | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_0/U2/ZN           |   ^   | UBTB/pred_x_0/n10 | INV_X1  | 0.030 |   0.040 |    0.383 | 
     | UBTB/pred_x_0/STATE_reg[0]/RN |   ^   | UBTB/pred_x_0/n10 | DFFR_X1 | 0.000 |   0.040 |    0.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.341 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.306 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.170 | 
     | UBTB/pred_x_0/STATE_reg[0]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.167 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin UBTB/pred_x_13/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_13/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.206
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.037
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_13/U2/A            |   v   | rst                | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_13/U2/ZN           |   ^   | UBTB/pred_x_13/n12 | INV_X1  | 0.027 |   0.037 |    0.379 | 
     | UBTB/pred_x_13/STATE_reg[1]/RN |   ^   | UBTB/pred_x_13/n12 | DFFR_X1 | 0.000 |   0.037 |    0.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.341 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.306 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I67/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I67/Z                |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.170 | 
     | UBTB/pred_x_13/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.001 |   0.174 |   -0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin UBTB/pred_x_0/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_0/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Removal                       0.208
+ Phase Shift                   0.000
= Required Time                 0.383
  Arrival Time                  0.040
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_0/U2/A            |   v   | rst               | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_0/U2/ZN           |   ^   | UBTB/pred_x_0/n10 | INV_X1  | 0.030 |   0.040 |    0.383 | 
     | UBTB/pred_x_0/STATE_reg[1]/RN |   ^   | UBTB/pred_x_0/n10 | DFFR_X1 | 0.000 |   0.040 |    0.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.341 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.306 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I67/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I67/Z               |   ^   | clock__L3_N67 | CLKBUF_X3 | 0.059 |   0.173 |   -0.170 | 
     | UBTB/pred_x_0/STATE_reg[1]/CK |   ^   | clock__L3_N67 | DFFR_X1   | 0.002 |   0.175 |   -0.167 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin UBTB/pred_x_15/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_15/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.037
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_15/U2/A            |   v   | rst                | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_15/U2/ZN           |   ^   | UBTB/pred_x_15/n12 | INV_X1  | 0.027 |   0.037 |    0.379 | 
     | UBTB/pred_x_15/STATE_reg[1]/RN |   ^   | UBTB/pred_x_15/n12 | DFFR_X1 | 0.000 |   0.037 |    0.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.341 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.306 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I66/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I66/Z                |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.170 | 
     | UBTB/pred_x_15/STATE_reg[1]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.002 |   0.174 |   -0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin UBTB/pred_x_15/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_15/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.037
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_15/U2/A            |   v   | rst                | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_15/U2/ZN           |   ^   | UBTB/pred_x_15/n12 | INV_X1  | 0.027 |   0.037 |    0.379 | 
     | UBTB/pred_x_15/STATE_reg[0]/RN |   ^   | UBTB/pred_x_15/n12 | DFFR_X1 | 0.000 |   0.037 |    0.379 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.341 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.306 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I66/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I66/Z                |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.170 | 
     | UBTB/pred_x_15/STATE_reg[0]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.002 |   0.174 |   -0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[1][28]/CK 
Endpoint:   UBTB/predict_PC_reg[1][28]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.458
  Arrival Time                  0.117
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.342 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.358 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.453 | 
     | UBTB/predict_PC_reg[1][28]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.006 |   0.117 |    0.458 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.340 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I75/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.007 |   0.112 |   -0.230 | 
     | clock__L3_I75/Z               |   ^   | clock__L3_N75 | CLKBUF_X3 | 0.061 |   0.173 |   -0.169 | 
     | UBTB/predict_PC_reg[1][28]/CK |   ^   | clock__L3_N75 | DFFR_X1   | 0.001 |   0.173 |   -0.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin UBTB/pred_x_3/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_3/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.037
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_3/U2/A            |   v   | rst               | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_3/U2/ZN           |   ^   | UBTB/pred_x_3/n12 | INV_X1  | 0.027 |   0.037 |    0.379 | 
     | UBTB/pred_x_3/STATE_reg[1]/RN |   ^   | UBTB/pred_x_3/n12 | DFFR_X1 | 0.000 |   0.037 |    0.379 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.340 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I66/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I66/Z               |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.170 | 
     | UBTB/pred_x_3/STATE_reg[1]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.002 |   0.174 |   -0.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin UBTB/pred_x_3/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_3/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.379
  Arrival Time                  0.037
  Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.342 | 
     | UBTB/pred_x_3/U2/A            |   v   | rst               | INV_X1  | 0.010 |   0.010 |    0.352 | 
     | UBTB/pred_x_3/U2/ZN           |   ^   | UBTB/pred_x_3/n12 | INV_X1  | 0.027 |   0.037 |    0.379 | 
     | UBTB/pred_x_3/STATE_reg[0]/RN |   ^   | UBTB/pred_x_3/n12 | DFFR_X1 | 0.000 |   0.037 |    0.379 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.340 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.304 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.237 | 
     | clock__L3_I66/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.229 | 
     | clock__L3_I66/Z               |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.170 | 
     | UBTB/pred_x_3/STATE_reg[0]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.002 |   0.174 |   -0.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin UBTB/pred_x_14/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_14/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.036
  Slack Time                   -0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.341 | 
     | UBTB/pred_x_14/U2/A            |   v   | rst                | INV_X1  | 0.010 |   0.010 |    0.351 | 
     | UBTB/pred_x_14/U2/ZN           |   ^   | UBTB/pred_x_14/n12 | INV_X1  | 0.026 |   0.036 |    0.378 | 
     | UBTB/pred_x_14/STATE_reg[1]/RN |   ^   | UBTB/pred_x_14/n12 | DFFR_X1 | 0.000 |   0.036 |    0.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.342 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.340 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.303 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.236 | 
     | clock__L3_I66/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.228 | 
     | clock__L3_I66/Z                |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.170 | 
     | UBTB/pred_x_14/STATE_reg[1]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.002 |   0.173 |   -0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin UBTB/pred_x_14/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_14/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.204
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.036
  Slack Time                   -0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.341 | 
     | UBTB/pred_x_14/U2/A            |   v   | rst                | INV_X1  | 0.010 |   0.010 |    0.351 | 
     | UBTB/pred_x_14/U2/ZN           |   ^   | UBTB/pred_x_14/n12 | INV_X1  | 0.026 |   0.036 |    0.378 | 
     | UBTB/pred_x_14/STATE_reg[0]/RN |   ^   | UBTB/pred_x_14/n12 | DFFR_X1 | 0.000 |   0.036 |    0.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.341 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.340 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.303 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.236 | 
     | clock__L3_I66/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.228 | 
     | clock__L3_I66/Z                |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.170 | 
     | UBTB/pred_x_14/STATE_reg[0]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.001 |   0.173 |   -0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin UBTB/pred_x_8/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_8/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.037
  Slack Time                   -0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.341 | 
     | UBTB/pred_x_8/U2/A            |   v   | rst               | INV_X1  | 0.010 |   0.010 |    0.351 | 
     | UBTB/pred_x_8/U2/ZN           |   ^   | UBTB/pred_x_8/n12 | INV_X1  | 0.027 |   0.037 |    0.378 | 
     | UBTB/pred_x_8/STATE_reg[0]/RN |   ^   | UBTB/pred_x_8/n12 | DFFR_X1 | 0.000 |   0.037 |    0.378 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.341 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.340 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.303 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.236 | 
     | clock__L3_I66/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.228 | 
     | clock__L3_I66/Z               |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.169 | 
     | UBTB/pred_x_8/STATE_reg[0]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.001 |   0.173 |   -0.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin UBTB/pred_x_8/STATE_reg[1]/CK 
Endpoint:   UBTB/pred_x_8/STATE_reg[1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.037
  Slack Time                   -0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                   |         |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst               |         |       |   0.000 |    0.341 | 
     | UBTB/pred_x_8/U2/A            |   v   | rst               | INV_X1  | 0.010 |   0.010 |    0.351 | 
     | UBTB/pred_x_8/U2/ZN           |   ^   | UBTB/pred_x_8/n12 | INV_X1  | 0.027 |   0.037 |    0.378 | 
     | UBTB/pred_x_8/STATE_reg[1]/RN |   ^   | UBTB/pred_x_8/n12 | DFFR_X1 | 0.000 |   0.037 |    0.378 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.341 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.340 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.305 | 
     | clock__L2_I3/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.303 | 
     | clock__L2_I3/Z                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.236 | 
     | clock__L3_I66/A               |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.228 | 
     | clock__L3_I66/Z               |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.169 | 
     | UBTB/pred_x_8/STATE_reg[1]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.001 |   0.173 |   -0.168 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin UBTB/pred_x_13/STATE_reg[0]/CK 
Endpoint:   UBTB/pred_x_13/STATE_reg[0]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Removal                       0.205
+ Phase Shift                   0.000
= Required Time                 0.378
  Arrival Time                  0.037
  Slack Time                   -0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                    |         |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst                |         |       |   0.000 |    0.341 | 
     | UBTB/pred_x_13/U2/A            |   v   | rst                | INV_X1  | 0.010 |   0.010 |    0.351 | 
     | UBTB/pred_x_13/U2/ZN           |   ^   | UBTB/pred_x_13/n12 | INV_X1  | 0.027 |   0.037 |    0.378 | 
     | UBTB/pred_x_13/STATE_reg[0]/RN |   ^   | UBTB/pred_x_13/n12 | DFFR_X1 | 0.000 |   0.037 |    0.378 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.341 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.340 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.304 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.303 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.236 | 
     | clock__L3_I66/A                |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.008 |   0.113 |   -0.228 | 
     | clock__L3_I66/Z                |   ^   | clock__L3_N66 | CLKBUF_X3 | 0.058 |   0.172 |   -0.169 | 
     | UBTB/pred_x_13/STATE_reg[0]/CK |   ^   | clock__L3_N66 | DFFR_X1   | 0.001 |   0.173 |   -0.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[12][24]/CK 
Endpoint:   UBTB/predict_PC_reg[12][24]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.186
+ Removal                       0.284
+ Phase Shift                   0.000
= Required Time                 0.470
  Arrival Time                  0.132
  Slack Time                   -0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                                |       |            |         |       |  Time   |   Time   | 
     |--------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                            |   v   | rst        |         |       |   0.000 |    0.338 | 
     | UBTB/U611/A                    |   v   | rst        | INV_X2  | 0.027 |   0.027 |    0.365 | 
     | UBTB/U611/ZN                   |   ^   | UBTB/n2289 | INV_X2  | 0.104 |   0.131 |    0.469 | 
     | UBTB/predict_PC_reg[12][24]/RN |   ^   | UBTB/n2289 | DFFR_X1 | 0.000 |   0.132 |    0.470 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                |       |               |           |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                          |   ^   | clock         |           |       |   0.000 |   -0.338 | 
     | clock__L1_I0/A                 |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.336 | 
     | clock__L1_I0/Z                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.301 | 
     | clock__L2_I3/A                 |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.300 | 
     | clock__L2_I3/Z                 |   ^   | clock__L2_N3  | CLKBUF_X3 | 0.067 |   0.105 |   -0.233 | 
     | clock__L3_I65/A                |   ^   | clock__L2_N3  | CLKBUF_X2 | 0.007 |   0.112 |   -0.225 | 
     | clock__L3_I65/Z                |   ^   | clock__L3_N65 | CLKBUF_X2 | 0.071 |   0.184 |   -0.154 | 
     | UBTB/predict_PC_reg[12][24]/CK |   ^   | clock__L3_N65 | DFFR_X1   | 0.002 |   0.186 |   -0.152 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[11][1]/CK 
Endpoint:   UBTB/predict_PC_reg[11][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.176
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.462
  Arrival Time                  0.124
  Slack Time                   -0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.338 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.354 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.449 | 
     | UBTB/predict_PC_reg[11][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.462 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.338 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.336 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.301 | 
     | clock__L2_I1/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.299 | 
     | clock__L2_I1/Z                |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.228 | 
     | clock__L3_I33/A               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.225 | 
     | clock__L3_I33/Z               |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.164 | 
     | UBTB/predict_PC_reg[11][1]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.176 |   -0.161 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin UBTB/predict_PC_reg[10][1]/CK 
Endpoint:   UBTB/predict_PC_reg[10][1]/RN (^) checked with  leading edge of 
'CLK'
Beginpoint: rst                           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: default
Other End Arrival Time          0.176
+ Removal                       0.285
+ Phase Shift                   0.000
= Required Time                 0.462
  Arrival Time                  0.124
  Slack Time                   -0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                               |       |            |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+---------+-------+---------+----------| 
     | rst                           |   v   | rst        |         |       |   0.000 |    0.337 | 
     | UBTB/U608/A                   |   v   | rst        | INV_X2  | 0.016 |   0.016 |    0.354 | 
     | UBTB/U608/ZN                  |   ^   | UBTB/n2307 | INV_X2  | 0.095 |   0.111 |    0.448 | 
     | UBTB/predict_PC_reg[10][1]/RN |   ^   | UBTB/n2307 | DFFR_X1 | 0.013 |   0.124 |    0.462 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                               |       |               |           |       |  Time   |   Time   | 
     |-------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                         |   ^   | clock         |           |       |   0.000 |   -0.337 | 
     | clock__L1_I0/A                |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.336 | 
     | clock__L1_I0/Z                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.301 | 
     | clock__L2_I1/A                |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.299 | 
     | clock__L2_I1/Z                |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.228 | 
     | clock__L3_I33/A               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.225 | 
     | clock__L3_I33/Z               |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.164 | 
     | UBTB/predict_PC_reg[10][1]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.176 |   -0.161 | 
     +------------------------------------------------------------------------------------------------+ 

