# Reading D:/APPLICATION/FPGA_LITE/modelsim_ase/tcl/vsim/pref.tcl
# do my_BCDcounter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/APPLICATION/FPGA_LITE/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter {D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/my_BCDcounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:56 on Dec 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter" D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/my_BCDcounter.v 
# -- Compiling module my_BCDcounter
# 
# Top level modules:
# 	my_BCDcounter
# End time: 13:18:56 on Dec 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/simulation/modelsim {D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/simulation/modelsim/my_BCDcounter.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:56 on Dec 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/simulation/modelsim" D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/simulation/modelsim/my_BCDcounter.vt 
# -- Compiling module my_BCDcounter_vlg_tst
# 
# Top level modules:
# 	my_BCDcounter_vlg_tst
# End time: 13:18:56 on Dec 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  my_BCDcounter_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" my_BCDcounter_vlg_tst 
# Start time: 13:18:57 on Dec 17,2018
# Loading work.my_BCDcounter_vlg_tst
# Loading work.my_BCDcounter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/simulation/modelsim/my_BCDcounter.vt(55)
#    Time: 25 ps  Iteration: 0  Instance: /my_BCDcounter_vlg_tst
# Break in Module my_BCDcounter_vlg_tst at D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/my_BCDcounter/simulation/modelsim/my_BCDcounter.vt line 55
# End time: 13:20:00 on Dec 17,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
