m255
K3
13
cModel Technology
Z0 dD:\Projects\DE2-70-Bringup\DE2_70_Basic_Tests
vReset_Delay
Z1 I_D693=S9dAOlLmFHHY;T;2
Z2 VDoL>1[=KXh_Qfl<A4]Nfm0
Z3 dD:\Projects\DE2-70-Bringup\DE2_70_VGA
Z4 w1719023527
Z5 8D:/Projects/DE2-70-Bringup/DE2_70_VGA/Reset_Delay.v
Z6 FD:/Projects/DE2-70-Bringup/DE2_70_VGA/Reset_Delay.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 !s90 -reportprogress|300|-work|work|D:/Projects/DE2-70-Bringup/DE2_70_VGA/Reset_Delay.v|
Z9 o-work work -O0
Z10 n@reset_@delay
!i10b 1
Z11 !s100 b48Cd[:QL9;0I0UDe]@2n3
!s85 0
Z12 !s108 1719023853.326000
Z13 !s107 D:/Projects/DE2-70-Bringup/DE2_70_VGA/Reset_Delay.v|
!s101 -O0
vtb_reset_delay
!i10b 1
Z14 !s100 MfAJkITfEm:9@lH]?n`:]0
Z15 Ii<NlBJ[jZLYQ0hb6zaCPa3
Z16 Vg26miMeSbQ0eNNnXaXkKm3
R3
Z17 w1718695709
Z18 8D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_reset_delay.v
Z19 FD:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_reset_delay.v
L0 2
R7
r1
!s85 0
31
!s108 1719023853.528000
!s107 D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_reset_delay.v|
Z20 !s90 -reportprogress|300|-work|work|D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_reset_delay.v|
!s101 -O0
R9
vtb_VGA
Z21 !s100 AHhXgOdc1C?`]I]8P4V4K2
Z22 IOIJX3U[;4JDGKB7HgA_i?0
Z23 VZ9oEM[O@]BKdPV0WTM5h=2
R3
Z24 w1718695343
Z25 8D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA.v
Z26 FD:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA.v
L0 2
R7
r1
31
Z27 !s90 -reportprogress|300|-work|work|D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA.v|
R9
Z28 ntb_@v@g@a
Z29 !s108 1719023853.071000
Z30 !s107 D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA.v|
!i10b 1
!s85 0
!s101 -O0
vtb_VGA_Controller
Z31 !s100 XUi3L^K_3PIOH>5fa_<XZ0
Z32 IajF;h3=fg:WDY7DKc_0m:0
Z33 V5eakoY6mNcQiiUeR@13hG0
R3
Z34 w1718695250
Z35 8D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA_Controller.v
Z36 FD:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA_Controller.v
L0 3
R7
r1
31
Z37 !s90 -reportprogress|300|-work|work|D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA_Controller.v|
R9
Z38 ntb_@v@g@a_@controller
Z39 !s108 1719023853.208000
Z40 !s107 D:/Projects/DE2-70-Bringup/DE2_70_VGA/tb_VGA_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vVGA_Controller
Z41 !s100 G=o0QbJD]L^X8zVaG4I3>3
Z42 I`Q162gWN9O8aB2m`M@DeB2
Z43 VkdM^5_K:1DW^o7o12kBVg2
R3
Z44 w1719022826
Z45 8D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v
Z46 FD:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v
L0 1
R7
r1
31
Z47 !s90 -reportprogress|300|-work|work|D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v|
R9
Z48 n@v@g@a_@controller
Z49 !s108 1719023852.815000
Z50 !s107 D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vVGA_Draw
Z51 Infj2ioh8P^HU:`0IoS4h<0
Z52 Vlh?Pi2PaJnbhhAi=@cZzm3
R3
Z53 w1719023845
Z54 8D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v
Z55 FD:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v
L0 5
R7
r1
31
Z56 !s90 -reportprogress|300|-work|work|D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v|
R9
Z57 n@v@g@a_@draw
Z58 !s100 b6=fFWg@FEoP99b_DUcb_2
Z59 !s108 1719023852.919000
Z60 !s107 D:/Projects/DE2-70-Bringup/DE2_70_VGA/VGA_Draw.v|
!i10b 1
!s85 0
!s101 -O0
