-makelib xcelium_lib/xpm -sv \
  "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/microblaze_v11_0_10 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_0/sim/lab7_1_mb_microblaze_0_0.vhd" \
-endlib
-makelib xcelium_lib/lmb_v10_v3_0_12 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_dlmb_v10_0/sim/lab7_1_mb_dlmb_v10_0.vhd" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_ilmb_v10_0/sim/lab7_1_mb_ilmb_v10_0.vhd" \
-endlib
-makelib xcelium_lib/lmb_bram_if_cntlr_v4_0_21 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/a177/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_dlmb_bram_if_cntlr_0/sim/lab7_1_mb_dlmb_bram_if_cntlr_0.vhd" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_ilmb_bram_if_cntlr_0/sim/lab7_1_mb_ilmb_bram_if_cntlr_0.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_5 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_lmb_bram_0/sim/lab7_1_mb_lmb_bram_0.v" \
-endlib
-makelib xcelium_lib/generic_baseblocks_v2_1_0 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_infrastructure_v1_1_0 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_register_slice_v2_1_27 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_7 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_7 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_7 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/axi_data_fifo_v2_1_26 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_crossbar_v2_1_28 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_xbar_0/sim/lab7_1_mb_xbar_0.v" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_intc_v4_1_17 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_microblaze_0_axi_intc_0/sim/lab7_1_mb_microblaze_0_axi_intc_0.vhd" \
-endlib
-makelib xcelium_lib/mdm_v3_2_23 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/b8f4/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_mdm_1_0/sim/lab7_1_mb_mdm_1_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0_clk_wiz.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.v" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/proc_sys_reset_v5_0_13 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_rst_clk_wiz_1_100M_0/sim/lab7_1_mb_rst_clk_wiz_1_100M_0.vhd" \
-endlib
-makelib xcelium_lib/lib_pkg_v1_0_2 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_srl_fifo_v1_0_2 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_uartlite_v2_0_31 \
  "../../../../lab7_2try1.gen/sources_1/bd/lab7_1_mb/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_axi_uartlite_0_0/sim/lab7_1_mb_axi_uartlite_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/hdmi_tx_0/hdl/encode.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/hdmi_tx_0/hdl/serdes_10_to_1.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/hdmi_tx_0/hdl/srldelay.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/hdmi_tx_0/sim/hdmi_tx_0.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/clk_wiz_0/clk_wiz_0.v" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/src/blk_mem_gen_0_2/sim/blk_mem_gen_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib -sv \
  "../../../bd/lab7_1_mb/ipshared/1aa4/src/Color_Mapper.sv" \
  "../../../bd/lab7_1_mb/ipshared/1aa4/src/VGA_controller.sv" \
  "../../../bd/lab7_1_mb/ipshared/1aa4/src/font_rom.sv" \
  "../../../bd/lab7_1_mb/ipshared/1aa4/src/hdmi_text_controller_v2_5_AXI.sv" \
  "../../../bd/lab7_1_mb/ipshared/1aa4/src/hdmi_text_controller_v2_5.sv" \
  "../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_3/sim/lab7_1_mb_hdmi_text_controller_0_3.sv" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/lab7_1_mb/sim/lab7_1_mb.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

