vhdl xpm  \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xbip_utils_v3_0_13  \
"../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_9  \
"../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_9  \
"../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_9  \
"../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_21  \
"../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_6  \
"../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_9  \
"../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_multadd_v3_0_9  \
"../../ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vhdl2008 dds_compiler_v6_0_25  \
"../../ipstatic/hdl/float_pkg.vhd" \

vhdl dds_compiler_v6_0_25  \
"../../ipstatic/hdl/dds_compiler_v6_0_viv_comp.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_comp.vhd" \
"../../ipstatic/hdl/pkg_dds_compiler_v6_0.vhd" \
"../../ipstatic/hdl/pkg_beta.vhd" \
"../../ipstatic/hdl/pkg_alpha.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_hdl_comps.vhd" \
"../../ipstatic/hdl/dither_wrap.vhd" \
"../../ipstatic/hdl/pipe_add.vhd" \
"../../ipstatic/hdl/lut_ram.vhd" \
"../../ipstatic/hdl/lut5_ram.vhd" \
"../../ipstatic/hdl/sin_cos.vhd" \

vhdl2008 dds_compiler_v6_0_25  \
"../../ipstatic/hdl/sin_cos_fp.vhd" \

vhdl dds_compiler_v6_0_25  \
"../../ipstatic/hdl/sin_cos_quad_rast.vhd" \
"../../ipstatic/hdl/dsp48_wrap.vhd" \
"../../ipstatic/hdl/accum.vhd" \
"../../ipstatic/hdl/raster_accum.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_eff_lut.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_eff.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_rdy.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_core.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0_viv.vhd" \
"../../ipstatic/hdl/dds_compiler_v6_0.vhd" \

vhdl xil_defaultlib  \
"../../../FINAL_TEST_PCB.gen/sources_1/ip/dds_compiler_1/sim/dds_compiler_1.vhd" \
"../../../FINAL_TEST_PCB.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \
"../../../FINAL_TEST_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/DAC_DATA_Conversion.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/DAC_PRESCALER.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/EXT_MEM_COMM.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/EXT_MEM_RW20.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/ExternalMemDist20.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/IV_SAMPLE_CTRL.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/PARALLEL_SERIES_CONVERTER.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/adc_control.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/adc_resampler.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/internal_ram.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/logic_reset.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/pule_gen_width_modulator.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/pulse_width_gen.vhd" \
"../../../FINAL_TEST_PCB.srcs/sources_1/new/MASTER.vhd" \

# Do not sort compile order
nosort
