Info: Starting: Create simulation model
Info: qsys-generate C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading p4_parte1/p4_parte1.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.0]
Progress: Parameterizing module clk_source
Progress: Adding fft_ii_0 [altera_fft_ii 16.0]
Progress: Parameterizing module fft_ii_0
Progress: Adding fft_ii_1 [altera_fft_ii 16.0]
Progress: Parameterizing module fft_ii_1
Progress: Adding i2c [altera_i2cslave_to_avlmm_bridge 16.0]
Progress: Parameterizing module i2c
Progress: Adding nios_ii_processor [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios_ii_processor
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module on_chip_memory
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 16.0]
Progress: Parameterizing module packets_to_master_0
Progress: Adding packets_to_master_1 [altera_avalon_packets_to_master 16.0]
Progress: Parameterizing module packets_to_master_1
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_reconfig_0 [altera_pll_reconfig 16.0]
Progress: Parameterizing module pll_reconfig_0
Progress: Adding spi [altera_avalon_spi 16.0]
Progress: Parameterizing module spi
Progress: Adding wdt [altera_avalon_timer 16.0]
Progress: Parameterizing module wdt
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: p4_parte1.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: p4_parte1.pll_0: Able to implement PLL with user settings
Warning: p4_parte1.wdt.resetrequest: No synchronous edges, but has associated clock
Warning: p4_parte1.fft_ii_0.sink: fft_ii_0.sink must be connected to an Avalon-ST source
Warning: p4_parte1.fft_ii_0.source: fft_ii_0.source must be connected to an Avalon-ST sink
Warning: p4_parte1.fft_ii_1.sink: fft_ii_1.sink must be connected to an Avalon-ST source
Warning: p4_parte1.fft_ii_1.source: fft_ii_1.source must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_0.out_stream: packets_to_master_0.out_stream must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_0.in_stream: packets_to_master_0.in_stream must be connected to an Avalon-ST source
Warning: p4_parte1.packets_to_master_1.out_stream: packets_to_master_1.out_stream must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_1.in_stream: packets_to_master_1.in_stream must be connected to an Avalon-ST source
Warning: p4_parte1.i2c: i2c.conduit_end must be exported, or connected to a matching conduit.
Warning: p4_parte1.spi: Interrupt sender spi.irq is not connected to an interrupt receiver
Info: p4_parte1: Generating p4_parte1 "p4_parte1" for SIM_VERILOG
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi1.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr4.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi2.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr1.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi3.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr2.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi4.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr3.hex
Info: fft_ii_0: "p4_parte1" instantiated altera_fft_ii "fft_ii_0"
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi4.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr3.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr4.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi1.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi2.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr1.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi3.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr2.hex
Info: fft_ii_1: "p4_parte1" instantiated altera_fft_ii "fft_ii_1"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_text_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_math_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_lib_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_avalon_streaming_block_sink.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_avalon_streaming_block_source.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_roundsat.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_alufp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_aslf.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_asrf.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_castftox.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_castxtof.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_clzf.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_fpcompiler_mulfp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/apn_fft_mult_can.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/apn_fft_mult_can.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/apn_fft_mult_cpx_1825.v
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/apn_fft_mult_cpx.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/apn_fft_mult_cpx.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/auk_dspip_r22sdf_top.ocp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/hyper_opt_OFF_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/hyper_opt_OFF_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/altera_fft_dual_port_ram.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/altera_fft_dual_port_rom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/altera_fft_mult_add.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/altera_fft_mult_add.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/altera_fft_single_port_rom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/altera_fft_single_port_rom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_fft_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_fft_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/hyper_pipeline_interface.v
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/hyper_pipeline_interface.v
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/counter_module.sv
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/counter_module.sv
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_lib_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_lib_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_bit_reverse_addr_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_bit_reverse_addr_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_bit_reverse_core.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_bit_reverse_core.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_bit_reverse_reverse_carry_adder.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_bit_reverse_reverse_carry_adder.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_adder_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_adder_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_addsub.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_addsub.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_bfi.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_bfi.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_bfii.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_bfii.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_bf_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_bf_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_cma.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_cma.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_cma_adder_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_cma_adder_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_cma_bfi_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_cma_bfi_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_core.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_core.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_counter.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_counter.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_delay.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_delay.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_enable_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_enable_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_stage.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_stage.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_stg_out_pipe.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_stg_out_pipe.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_stg_pipe.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_stg_pipe.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_top.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_top.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/mentor/auk_dspip_r22sdf_twrom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/aldec/auk_dspip_r22sdf_twrom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/How_To_Build.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/SVSfftmodel.mexglx
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/SVSfftmodel.mexw32
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/expression.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/expression.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/fft.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/fft.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/fpCompiler.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/fpCompiler.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/model_c_wrapper.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/util.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/mr42/util.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/Sfftmodel.c
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/Sfftmodel.mexa64
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/Sfftmodel.mexglx
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/Sfftmodel.mexw32
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/imag_input.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/model.c
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/model_c_wrapper.c
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/real_input.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/run_c_wrapper.sh
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/run_model_c.sh
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/old_arch/tbcmex.m
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/SVSfftmodel.mexa64
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/SVSfftmodel.mexglx
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/SVSfftmodel.mexw32
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/blksize_report.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/create_static_library.sh
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/expected_imag_out.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/expected_real_out.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/expression.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/expression.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/fft.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/fft.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/fft_model.m
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/fft_tb.m
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/fpCompiler.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/fpCompiler.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/how_to_compile.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/imag_input.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/main.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/model.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/model_c_wrapper.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/readme.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/real_input.txt
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/sink.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/sink.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/source.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/source.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/system.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/system.h
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/util.cpp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/c_model/r22sdf/util.h
Info: i2c: "p4_parte1" instantiated altera_i2cslave_to_avlmm_bridge "i2c"
Info: nios_ii_processor: "p4_parte1" instantiated altera_nios2_gen2 "nios_ii_processor"
Info: on_chip_memory: Starting RTL generation for module 'p4_parte1_on_chip_memory'
Info: on_chip_memory:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=p4_parte1_on_chip_memory --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0004_on_chip_memory_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0004_on_chip_memory_gen//p4_parte1_on_chip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0004_on_chip_memory_gen/  ]
Info: on_chip_memory: Done RTL generation for module 'p4_parte1_on_chip_memory'
Info: on_chip_memory: "p4_parte1" instantiated altera_avalon_onchip_memory2 "on_chip_memory"
Info: packets_to_master_0: "p4_parte1" instantiated altera_avalon_packets_to_master "packets_to_master_0"
Info: pll_0: Generating simgen model
Info: pll_0: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition     Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sat Aug 19 20:42:42 2017 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition     Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sat Aug 19 20:42:43 2017 Info: Command: quartus_map p4_parte1_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (20028): Parallel compilation is not licensed and has been disabled Info (12021): Found 1 design units, including 1 entities, in source file p4_parte1_pll_0.v     Info (12023): Found entity 1: p4_parte1_pll_0 File: C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0006_pll_0_gen/p4_parte1_pll_0.v Line: 2 Info (12127): Elaborating entity "p4_parte1_pll_0" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0006_pll_0_gen/p4_parte1_pll_0.v Line: 242 Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 320 Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 321 Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 322 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0006_pll_0_gen/p4_parte1_pll_0.v Line: 242 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0006_pll_0_gen/p4_parte1_pll_0.v Line: 242     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "pll_fractional_cout" = "16"     Info (12134): Parameter "pll_dsm_out_sel" = "2nd_order"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "Cyclone V"     Info (12134): Parameter "pll_subtype" = "Reconfigurable"     Info (12134): Parameter "m_cnt_hi_div" = "3"     Info (12134): Parameter "m_cnt_lo_div" = "3"     Info (12134): Parameter "n_cnt_hi_div" = "256"     Info (12134): Parameter "n_cnt_lo_div" = "256"     Info (12134): Parameter "m_cnt_bypass_en" = "false"     Info (12134): Parameter "n_cnt_bypass_en" = "true"     Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "c_cnt_hi_div0" = "2"     Info (12134): Parameter "c_cnt_lo_div0" = "1"     Info (12134): Parameter "c_cnt_prst0" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"     Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en0" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"     Info (12134): Parameter "c_cnt_hi_div1" = "2"     Info (12134): Parameter "c_cnt_lo_div1" = "1"     Info (12134): Parameter "c_cnt_prst1" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"     Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en1" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "true"     Info (12134): Parameter "c_cnt_hi_div2" = "1"     Info (12134): Parameter "c_cnt_lo_div2" = "1"     Info (12134): Parameter "c_cnt_prst2" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"     Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en2" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"     Info (12134): Parameter "c_cnt_hi_div3" = "1"     Info (12134): Parameter "c_cnt_lo_div3" = "1"     Info (12134): Parameter "c_cnt_prst3" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"     Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en3" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"     Info (12134): Parameter "c_cnt_hi_div4" = "1"     Info (12134): Parameter "c_cnt_lo_div4" = "1"     Info (12134): Parameter "c_cnt_prst4" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"     Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en4" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"     Info (12134): Parameter "c_cnt_hi_div5" = "1"     Info (12134): Parameter "c_cnt_lo_div5" = "1"     Info (12134): Parameter "c_cnt_prst5" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"     Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en5" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"     Info (12134): Parameter "c_cnt_hi_div6" = "1"     Info (12134): Parameter "c_cnt_lo_div6" = "1"     Info (12134): Parameter "c_cnt_prst6" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"     Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en6" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"     Info (12134): Parameter "c_cnt_hi_div7" = "1"     Info (12134): Parameter "c_cnt_lo_div7" = "1"     Info (12134): Parameter "c_cnt_prst7" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"     Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en7" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"     Info (12134): Parameter "c_cnt_hi_div8" = "1"     Info (12134): Parameter "c_cnt_lo_div8" = "1"     Info (12134): Parameter "c_cnt_prst8" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"     Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en8" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"     Info (12134): Parameter "c_cnt_hi_div9" = "1"     Info (12134): Parameter "c_cnt_lo_div9" = "1"     Info (12134): Parameter "c_cnt_prst9" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"     Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en9" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"     Info (12134): Parameter "c_cnt_hi_div10" = "1"     Info (12134): Parameter "c_cnt_lo_div10" = "1"     Info (12134): Parameter "c_cnt_prst10" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"     Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en10" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"     Info (12134): Parameter "c_cnt_hi_div11" = "1"     Info (12134): Parameter "c_cnt_lo_div11" = "1"     Info (12134): Parameter "c_cnt_prst11" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"     Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en11" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"     Info (12134): Parameter "c_cnt_hi_div12" = "1"     Info (12134): Parameter "c_cnt_lo_div12" = "1"     Info (12134): Parameter "c_cnt_prst12" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"     Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en12" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"     Info (12134): Parameter "c_cnt_hi_div13" = "1"     Info (12134): Parameter "c_cnt_lo_div13" = "1"     Info (12134): Parameter "c_cnt_prst13" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"     Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en13" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"     Info (12134): Parameter "c_cnt_hi_div14" = "1"     Info (12134): Parameter "c_cnt_lo_div14" = "1"     Info (12134): Parameter "c_cnt_prst14" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"     Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en14" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"     Info (12134): Parameter "c_cnt_hi_div15" = "1"     Info (12134): Parameter "c_cnt_lo_div15" = "1"     Info (12134): Parameter "c_cnt_prst15" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"     Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en15" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"     Info (12134): Parameter "c_cnt_hi_div16" = "1"     Info (12134): Parameter "c_cnt_lo_div16" = "1"     Info (12134): Parameter "c_cnt_prst16" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"     Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en16" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"     Info (12134): Parameter "c_cnt_hi_div17" = "1"     Info (12134): Parameter "c_cnt_lo_div17" = "1"     Info (12134): Parameter "c_cnt_prst17" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"     Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en17" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"     Info (12134): Parameter "pll_vco_div" = "2"     Info (12134): Parameter "pll_cp_current" = "30"     Info (12134): Parameter "pll_bwctrl" = "2000"     Info (12134): Parameter "pll_output_clk_frequency" = "300.0 MHz"     Info (12134): Parameter "pll_fractional_division" = "1"     Info (12134): Parameter "mimic_fbclk_type" = "none"     Info (12134): Parameter "pll_fbclk_mux_1" = "glb"     Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"     Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"     Info (12134): Parameter "pll_slf_rst" = "false" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings     Info: Peak virtual memory: 871 megabytes     Info: Processing ended: Sat Aug 19 20:42:54 2017     Info: Elapsed time: 00:00:11     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 440 megabytes     Info: Processing ended: Sat Aug 19 20:42:55 2017     Info: Elapsed time: 00:00:13     Info: Total CPU time (on all processors): 00:00:03
Info: pll_0: Simgen was successful
Info: pll_0: "p4_parte1" instantiated altera_pll "pll_0"
Warning: sim_verilog: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
Info: pll_reconfig_0: "p4_parte1" instantiated altera_pll_reconfig "pll_reconfig_0"
Info: spi: Starting RTL generation for module 'p4_parte1_spi'
Info: spi:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=p4_parte1_spi --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0008_spi_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0008_spi_gen//p4_parte1_spi_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0008_spi_gen/  ]
Info: spi: Done RTL generation for module 'p4_parte1_spi'
Info: spi: "p4_parte1" instantiated altera_avalon_spi "spi"
Info: wdt: Starting RTL generation for module 'p4_parte1_wdt'
Info: wdt:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=p4_parte1_wdt --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0009_wdt_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0009_wdt_gen//p4_parte1_wdt_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0009_wdt_gen/  ]
Info: wdt: Done RTL generation for module 'p4_parte1_wdt'
Info: wdt: "p4_parte1" instantiated altera_avalon_timer "wdt"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "p4_parte1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "p4_parte1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "p4_parte1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'p4_parte1_nios_ii_processor_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=p4_parte1_nios_ii_processor_cpu --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0012_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0012_cpu_gen//p4_parte1_nios_ii_processor_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0012_cpu_gen/  ]
Info: cpu: # 2017.08.19 20:43:03 (*) Starting Nios II generation
Info: cpu: # 2017.08.19 20:43:03 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.19 20:43:04 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2017.08.19 20:43:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.08.19 20:43:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.08.19 20:43:04 (*)   Plaintext license not found.
Info: cpu: # 2017.08.19 20:43:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.08.19 20:43:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.19 20:43:04 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.19 20:43:05 (*)   Creating 'C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0012_cpu_gen//p4_parte1_nios_ii_processor_cpu_nios2_waves.do'
Info: cpu: # 2017.08.19 20:43:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.19 20:43:05 (*)   Creating plain-text RTL
Info: cpu: # 2017.08.19 20:43:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'p4_parte1_nios_ii_processor_cpu'
Info: cpu: "nios_ii_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: packets_to_master_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "packets_to_master_0_avalon_master_translator"
Info: pll_reconfig_0_mgmt_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pll_reconfig_0_mgmt_avalon_slave_translator"
Info: packets_to_master_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "packets_to_master_0_avalon_master_agent"
Info: pll_reconfig_0_mgmt_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pll_reconfig_0_mgmt_avalon_slave_agent"
Info: pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: on_chip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "on_chip_memory_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/altera_merlin_arbitrator.sv
Info: on_chip_memory_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "on_chip_memory_s1_rsp_width_adapter"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: p4_parte1: Done "p4_parte1" with 43 modules, 230 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1\p4_parte1.spd --output-directory=C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1\p4_parte1.spd --output-directory=C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	41 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1.qsys --block-symbol-file --output-directory=C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading p4_parte1/p4_parte1.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.0]
Progress: Parameterizing module clk_source
Progress: Adding fft_ii_0 [altera_fft_ii 16.0]
Progress: Parameterizing module fft_ii_0
Progress: Adding fft_ii_1 [altera_fft_ii 16.0]
Progress: Parameterizing module fft_ii_1
Progress: Adding i2c [altera_i2cslave_to_avlmm_bridge 16.0]
Progress: Parameterizing module i2c
Progress: Adding nios_ii_processor [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios_ii_processor
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module on_chip_memory
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 16.0]
Progress: Parameterizing module packets_to_master_0
Progress: Adding packets_to_master_1 [altera_avalon_packets_to_master 16.0]
Progress: Parameterizing module packets_to_master_1
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_reconfig_0 [altera_pll_reconfig 16.0]
Progress: Parameterizing module pll_reconfig_0
Progress: Adding spi [altera_avalon_spi 16.0]
Progress: Parameterizing module spi
Progress: Adding wdt [altera_avalon_timer 16.0]
Progress: Parameterizing module wdt
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: p4_parte1.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: p4_parte1.pll_0: Able to implement PLL with user settings
Warning: p4_parte1.wdt.resetrequest: No synchronous edges, but has associated clock
Warning: p4_parte1.fft_ii_0.sink: fft_ii_0.sink must be connected to an Avalon-ST source
Warning: p4_parte1.fft_ii_0.source: fft_ii_0.source must be connected to an Avalon-ST sink
Warning: p4_parte1.fft_ii_1.sink: fft_ii_1.sink must be connected to an Avalon-ST source
Warning: p4_parte1.fft_ii_1.source: fft_ii_1.source must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_0.out_stream: packets_to_master_0.out_stream must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_0.in_stream: packets_to_master_0.in_stream must be connected to an Avalon-ST source
Warning: p4_parte1.packets_to_master_1.out_stream: packets_to_master_1.out_stream must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_1.in_stream: packets_to_master_1.in_stream must be connected to an Avalon-ST source
Warning: p4_parte1.i2c: i2c.conduit_end must be exported, or connected to a matching conduit.
Warning: p4_parte1.spi: Interrupt sender spi.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1.qsys --synthesis=VERILOG --output-directory=C:\Users\DSP-07\Documents\Quartus\p4_parte1\p4_parte1\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading p4_parte1/p4_parte1.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.0]
Progress: Parameterizing module clk_source
Progress: Adding fft_ii_0 [altera_fft_ii 16.0]
Progress: Parameterizing module fft_ii_0
Progress: Adding fft_ii_1 [altera_fft_ii 16.0]
Progress: Parameterizing module fft_ii_1
Progress: Adding i2c [altera_i2cslave_to_avlmm_bridge 16.0]
Progress: Parameterizing module i2c
Progress: Adding nios_ii_processor [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios_ii_processor
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module on_chip_memory
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 16.0]
Progress: Parameterizing module packets_to_master_0
Progress: Adding packets_to_master_1 [altera_avalon_packets_to_master 16.0]
Progress: Parameterizing module packets_to_master_1
Progress: Adding pll_0 [altera_pll 16.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_reconfig_0 [altera_pll_reconfig 16.0]
Progress: Parameterizing module pll_reconfig_0
Progress: Adding spi [altera_avalon_spi 16.0]
Progress: Parameterizing module spi
Progress: Adding wdt [altera_avalon_timer 16.0]
Progress: Parameterizing module wdt
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: p4_parte1.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: p4_parte1.pll_0: Able to implement PLL with user settings
Warning: p4_parte1.wdt.resetrequest: No synchronous edges, but has associated clock
Warning: p4_parte1.fft_ii_0.sink: fft_ii_0.sink must be connected to an Avalon-ST source
Warning: p4_parte1.fft_ii_0.source: fft_ii_0.source must be connected to an Avalon-ST sink
Warning: p4_parte1.fft_ii_1.sink: fft_ii_1.sink must be connected to an Avalon-ST source
Warning: p4_parte1.fft_ii_1.source: fft_ii_1.source must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_0.out_stream: packets_to_master_0.out_stream must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_0.in_stream: packets_to_master_0.in_stream must be connected to an Avalon-ST source
Warning: p4_parte1.packets_to_master_1.out_stream: packets_to_master_1.out_stream must be connected to an Avalon-ST sink
Warning: p4_parte1.packets_to_master_1.in_stream: packets_to_master_1.in_stream must be connected to an Avalon-ST source
Warning: p4_parte1.i2c: i2c.conduit_end must be exported, or connected to a matching conduit.
Warning: p4_parte1.spi: Interrupt sender spi.irq is not connected to an interrupt receiver
Info: p4_parte1: Generating p4_parte1 "p4_parte1" for QUARTUS_SYNTH
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi1.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr4.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi2.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr1.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi3.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr2.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twi4.hex
Info: fft_ii_0: --- add file: p4_parte1_fft_ii_0_opt_twr3.hex
Info: fft_ii_0: "p4_parte1" instantiated altera_fft_ii "fft_ii_0"
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi4.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr3.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr4.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi1.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi2.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr1.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twi3.hex
Info: fft_ii_1: --- add file: p4_parte1_fft_ii_1_opt_twr2.hex
Info: fft_ii_1: "p4_parte1" instantiated altera_fft_ii "fft_ii_1"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_text_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_math_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_lib_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_roundsat.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/apn_fft_mult_can.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/apn_fft_mult_cpx_1825.v
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/apn_fft_mult_cpx.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_top.ocp
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/hyper_opt_OFF_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_fft_dual_port_ram.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_fft_dual_port_rom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_fft_mult_add.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_fft_single_port_rom.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_fft_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/hyper_pipeline_interface.v
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/counter_module.sv
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_core.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_top.vhd
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
Info: i2c: "p4_parte1" instantiated altera_i2cslave_to_avlmm_bridge "i2c"
Info: nios_ii_processor: "p4_parte1" instantiated altera_nios2_gen2 "nios_ii_processor"
Info: on_chip_memory: Starting RTL generation for module 'p4_parte1_on_chip_memory'
Info: on_chip_memory:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=p4_parte1_on_chip_memory --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0043_on_chip_memory_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0043_on_chip_memory_gen//p4_parte1_on_chip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: on_chip_memory: Done RTL generation for module 'p4_parte1_on_chip_memory'
Info: on_chip_memory: "p4_parte1" instantiated altera_avalon_onchip_memory2 "on_chip_memory"
Info: packets_to_master_0: "p4_parte1" instantiated altera_avalon_packets_to_master "packets_to_master_0"
Info: pll_0: "p4_parte1" instantiated altera_pll "pll_0"
Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
Info: pll_reconfig_0: "p4_parte1" instantiated altera_pll_reconfig "pll_reconfig_0"
Info: spi: Starting RTL generation for module 'p4_parte1_spi'
Info: spi:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64/perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=p4_parte1_spi --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0047_spi_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0047_spi_gen//p4_parte1_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'p4_parte1_spi'
Info: spi: "p4_parte1" instantiated altera_avalon_spi "spi"
Info: wdt: Starting RTL generation for module 'p4_parte1_wdt'
Info: wdt:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=p4_parte1_wdt --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0048_wdt_gen/ --quartus_dir=C:/altera_lite/16.0/quartus --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0048_wdt_gen//p4_parte1_wdt_component_configuration.pl  --do_build_sim=0  ]
Info: wdt: Done RTL generation for module 'p4_parte1_wdt'
Info: wdt: "p4_parte1" instantiated altera_avalon_timer "wdt"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "p4_parte1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "p4_parte1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "p4_parte1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'p4_parte1_nios_ii_processor_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/altera_lite/16.0/quartus/bin64//perl/lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/16.0/quartus/sopc_builder/bin -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=p4_parte1_nios_ii_processor_cpu --dir=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0051_cpu_gen/ --quartus_bindir=C:/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/Users/DSP-07/AppData/Local/Temp/alt7398_5155873683532311751.dir/0051_cpu_gen//p4_parte1_nios_ii_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.08.19 20:43:22 (*) Starting Nios II generation
Info: cpu: # 2017.08.19 20:43:22 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.19 20:43:23 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2017.08.19 20:43:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.08.19 20:43:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.08.19 20:43:23 (*)   Plaintext license not found.
Info: cpu: # 2017.08.19 20:43:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.08.19 20:43:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.19 20:43:23 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.19 20:43:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.19 20:43:24 (*)   Creating plain-text RTL
Info: cpu: # 2017.08.19 20:43:25 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'p4_parte1_nios_ii_processor_cpu'
Info: cpu: "nios_ii_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: packets_to_master_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "packets_to_master_0_avalon_master_translator"
Info: pll_reconfig_0_mgmt_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pll_reconfig_0_mgmt_avalon_slave_translator"
Info: packets_to_master_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "packets_to_master_0_avalon_master_agent"
Info: pll_reconfig_0_mgmt_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pll_reconfig_0_mgmt_avalon_slave_agent"
Info: pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: on_chip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "on_chip_memory_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: on_chip_memory_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "on_chip_memory_s1_rsp_width_adapter"
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/DSP-07/Documents/Quartus/p4_parte1/p4_parte1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: p4_parte1: Done "p4_parte1" with 43 modules, 137 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
