<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_60" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 09 10 16:53:50.185" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_60.lpc" type="lpc" modified="2017 09 10 16:53:47.451"/>
		<File name="pll_60.vhd" type="top_level_vhdl" modified="2017 09 10 16:53:47.495"/>
		<File name="pll_60_tmpl.vhd" type="template_vhdl" modified="2017 09 10 16:53:47.495"/>
  </Package>
</DiamondModule>
