Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jay/Repos/AMD/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_N_bit_logical_behav xil_defaultlib.tb_N_bit_logical xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'AND_A_B' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv:16]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'OR_A_B' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv:17]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'XOR_A_B' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv:18]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'NOT_A' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv:19]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'NOT_B' [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv:20]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
