// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="spiking_binam_spiking_binam,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.892000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1145,HLS_SYN_LUT=4961,HLS_VERSION=2022_2}" *)

module spiking_binam (
        ap_clk,
        ap_rst_n,
        in_spikes_TDATA,
        in_spikes_TVALID,
        in_spikes_TREADY,
        out_spikes_TDATA,
        out_spikes_TVALID,
        out_spikes_TREADY,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_spikes_TDATA;
input   in_spikes_TVALID;
output   in_spikes_TREADY;
output  [31:0] out_spikes_TDATA;
output   out_spikes_TVALID;
input   out_spikes_TREADY;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] in_spike_count;
wire   [7:0] p_ZL14storage_matrix_0_address0;
reg    p_ZL14storage_matrix_0_ce0;
wire   [0:0] p_ZL14storage_matrix_0_q0;
wire   [7:0] p_ZL14storage_matrix_8_address0;
reg    p_ZL14storage_matrix_8_ce0;
wire   [0:0] p_ZL14storage_matrix_8_q0;
wire   [7:0] p_ZL14storage_matrix_16_address0;
reg    p_ZL14storage_matrix_16_ce0;
wire   [0:0] p_ZL14storage_matrix_16_q0;
wire   [7:0] p_ZL14storage_matrix_24_address0;
reg    p_ZL14storage_matrix_24_ce0;
wire   [0:0] p_ZL14storage_matrix_24_q0;
wire   [7:0] p_ZL14storage_matrix_32_address0;
reg    p_ZL14storage_matrix_32_ce0;
wire   [0:0] p_ZL14storage_matrix_32_q0;
wire   [7:0] p_ZL14storage_matrix_40_address0;
reg    p_ZL14storage_matrix_40_ce0;
wire   [0:0] p_ZL14storage_matrix_40_q0;
wire   [7:0] p_ZL14storage_matrix_48_address0;
reg    p_ZL14storage_matrix_48_ce0;
wire   [0:0] p_ZL14storage_matrix_48_q0;
wire   [7:0] p_ZL14storage_matrix_56_address0;
reg    p_ZL14storage_matrix_56_ce0;
wire   [0:0] p_ZL14storage_matrix_56_q0;
wire   [7:0] p_ZL14storage_matrix_64_address0;
reg    p_ZL14storage_matrix_64_ce0;
wire   [0:0] p_ZL14storage_matrix_64_q0;
wire   [7:0] p_ZL14storage_matrix_72_address0;
reg    p_ZL14storage_matrix_72_ce0;
wire   [0:0] p_ZL14storage_matrix_72_q0;
wire   [7:0] p_ZL14storage_matrix_80_address0;
reg    p_ZL14storage_matrix_80_ce0;
wire   [0:0] p_ZL14storage_matrix_80_q0;
wire   [7:0] p_ZL14storage_matrix_88_address0;
reg    p_ZL14storage_matrix_88_ce0;
wire   [0:0] p_ZL14storage_matrix_88_q0;
wire   [7:0] p_ZL14storage_matrix_96_address0;
reg    p_ZL14storage_matrix_96_ce0;
wire   [0:0] p_ZL14storage_matrix_96_q0;
wire   [7:0] p_ZL14storage_matrix_104_address0;
reg    p_ZL14storage_matrix_104_ce0;
wire   [0:0] p_ZL14storage_matrix_104_q0;
wire   [7:0] p_ZL14storage_matrix_112_address0;
reg    p_ZL14storage_matrix_112_ce0;
wire   [0:0] p_ZL14storage_matrix_112_q0;
wire   [7:0] p_ZL14storage_matrix_120_address0;
reg    p_ZL14storage_matrix_120_ce0;
wire   [0:0] p_ZL14storage_matrix_120_q0;
wire   [7:0] p_ZL14storage_matrix_128_address0;
reg    p_ZL14storage_matrix_128_ce0;
wire   [0:0] p_ZL14storage_matrix_128_q0;
wire   [7:0] p_ZL14storage_matrix_136_address0;
reg    p_ZL14storage_matrix_136_ce0;
wire   [0:0] p_ZL14storage_matrix_136_q0;
wire   [7:0] p_ZL14storage_matrix_144_address0;
reg    p_ZL14storage_matrix_144_ce0;
wire   [0:0] p_ZL14storage_matrix_144_q0;
wire   [7:0] p_ZL14storage_matrix_152_address0;
reg    p_ZL14storage_matrix_152_ce0;
wire   [0:0] p_ZL14storage_matrix_152_q0;
wire   [7:0] p_ZL14storage_matrix_160_address0;
reg    p_ZL14storage_matrix_160_ce0;
wire   [0:0] p_ZL14storage_matrix_160_q0;
wire   [7:0] p_ZL14storage_matrix_168_address0;
reg    p_ZL14storage_matrix_168_ce0;
wire   [0:0] p_ZL14storage_matrix_168_q0;
wire   [7:0] p_ZL14storage_matrix_176_address0;
reg    p_ZL14storage_matrix_176_ce0;
wire   [0:0] p_ZL14storage_matrix_176_q0;
wire   [7:0] p_ZL14storage_matrix_184_address0;
reg    p_ZL14storage_matrix_184_ce0;
wire   [0:0] p_ZL14storage_matrix_184_q0;
wire   [7:0] p_ZL14storage_matrix_192_address0;
reg    p_ZL14storage_matrix_192_ce0;
wire   [0:0] p_ZL14storage_matrix_192_q0;
wire   [7:0] p_ZL14storage_matrix_200_address0;
reg    p_ZL14storage_matrix_200_ce0;
wire   [0:0] p_ZL14storage_matrix_200_q0;
wire   [7:0] p_ZL14storage_matrix_208_address0;
reg    p_ZL14storage_matrix_208_ce0;
wire   [0:0] p_ZL14storage_matrix_208_q0;
wire   [7:0] p_ZL14storage_matrix_216_address0;
reg    p_ZL14storage_matrix_216_ce0;
wire   [0:0] p_ZL14storage_matrix_216_q0;
wire   [7:0] p_ZL14storage_matrix_224_address0;
reg    p_ZL14storage_matrix_224_ce0;
wire   [0:0] p_ZL14storage_matrix_224_q0;
wire   [7:0] p_ZL14storage_matrix_232_address0;
reg    p_ZL14storage_matrix_232_ce0;
wire   [0:0] p_ZL14storage_matrix_232_q0;
wire   [7:0] p_ZL14storage_matrix_240_address0;
reg    p_ZL14storage_matrix_240_ce0;
wire   [0:0] p_ZL14storage_matrix_240_q0;
wire   [7:0] p_ZL14storage_matrix_248_address0;
reg    p_ZL14storage_matrix_248_ce0;
wire   [0:0] p_ZL14storage_matrix_248_q0;
wire   [7:0] p_ZL14storage_matrix_1_address0;
reg    p_ZL14storage_matrix_1_ce0;
wire   [0:0] p_ZL14storage_matrix_1_q0;
wire   [7:0] p_ZL14storage_matrix_9_address0;
reg    p_ZL14storage_matrix_9_ce0;
wire   [0:0] p_ZL14storage_matrix_9_q0;
wire   [7:0] p_ZL14storage_matrix_17_address0;
reg    p_ZL14storage_matrix_17_ce0;
wire   [0:0] p_ZL14storage_matrix_17_q0;
wire   [7:0] p_ZL14storage_matrix_25_address0;
reg    p_ZL14storage_matrix_25_ce0;
wire   [0:0] p_ZL14storage_matrix_25_q0;
wire   [7:0] p_ZL14storage_matrix_33_address0;
reg    p_ZL14storage_matrix_33_ce0;
wire   [0:0] p_ZL14storage_matrix_33_q0;
wire   [7:0] p_ZL14storage_matrix_41_address0;
reg    p_ZL14storage_matrix_41_ce0;
wire   [0:0] p_ZL14storage_matrix_41_q0;
wire   [7:0] p_ZL14storage_matrix_49_address0;
reg    p_ZL14storage_matrix_49_ce0;
wire   [0:0] p_ZL14storage_matrix_49_q0;
wire   [7:0] p_ZL14storage_matrix_57_address0;
reg    p_ZL14storage_matrix_57_ce0;
wire   [0:0] p_ZL14storage_matrix_57_q0;
wire   [7:0] p_ZL14storage_matrix_65_address0;
reg    p_ZL14storage_matrix_65_ce0;
wire   [0:0] p_ZL14storage_matrix_65_q0;
wire   [7:0] p_ZL14storage_matrix_73_address0;
reg    p_ZL14storage_matrix_73_ce0;
wire   [0:0] p_ZL14storage_matrix_73_q0;
wire   [7:0] p_ZL14storage_matrix_81_address0;
reg    p_ZL14storage_matrix_81_ce0;
wire   [0:0] p_ZL14storage_matrix_81_q0;
wire   [7:0] p_ZL14storage_matrix_89_address0;
reg    p_ZL14storage_matrix_89_ce0;
wire   [0:0] p_ZL14storage_matrix_89_q0;
wire   [7:0] p_ZL14storage_matrix_97_address0;
reg    p_ZL14storage_matrix_97_ce0;
wire   [0:0] p_ZL14storage_matrix_97_q0;
wire   [7:0] p_ZL14storage_matrix_105_address0;
reg    p_ZL14storage_matrix_105_ce0;
wire   [0:0] p_ZL14storage_matrix_105_q0;
wire   [7:0] p_ZL14storage_matrix_113_address0;
reg    p_ZL14storage_matrix_113_ce0;
wire   [0:0] p_ZL14storage_matrix_113_q0;
wire   [7:0] p_ZL14storage_matrix_121_address0;
reg    p_ZL14storage_matrix_121_ce0;
wire   [0:0] p_ZL14storage_matrix_121_q0;
wire   [7:0] p_ZL14storage_matrix_129_address0;
reg    p_ZL14storage_matrix_129_ce0;
wire   [0:0] p_ZL14storage_matrix_129_q0;
wire   [7:0] p_ZL14storage_matrix_137_address0;
reg    p_ZL14storage_matrix_137_ce0;
wire   [0:0] p_ZL14storage_matrix_137_q0;
wire   [7:0] p_ZL14storage_matrix_145_address0;
reg    p_ZL14storage_matrix_145_ce0;
wire   [0:0] p_ZL14storage_matrix_145_q0;
wire   [7:0] p_ZL14storage_matrix_153_address0;
reg    p_ZL14storage_matrix_153_ce0;
wire   [0:0] p_ZL14storage_matrix_153_q0;
wire   [7:0] p_ZL14storage_matrix_161_address0;
reg    p_ZL14storage_matrix_161_ce0;
wire   [0:0] p_ZL14storage_matrix_161_q0;
wire   [7:0] p_ZL14storage_matrix_169_address0;
reg    p_ZL14storage_matrix_169_ce0;
wire   [0:0] p_ZL14storage_matrix_169_q0;
wire   [7:0] p_ZL14storage_matrix_177_address0;
reg    p_ZL14storage_matrix_177_ce0;
wire   [0:0] p_ZL14storage_matrix_177_q0;
wire   [7:0] p_ZL14storage_matrix_185_address0;
reg    p_ZL14storage_matrix_185_ce0;
wire   [0:0] p_ZL14storage_matrix_185_q0;
wire   [7:0] p_ZL14storage_matrix_193_address0;
reg    p_ZL14storage_matrix_193_ce0;
wire   [0:0] p_ZL14storage_matrix_193_q0;
wire   [7:0] p_ZL14storage_matrix_201_address0;
reg    p_ZL14storage_matrix_201_ce0;
wire   [0:0] p_ZL14storage_matrix_201_q0;
wire   [7:0] p_ZL14storage_matrix_209_address0;
reg    p_ZL14storage_matrix_209_ce0;
wire   [0:0] p_ZL14storage_matrix_209_q0;
wire   [7:0] p_ZL14storage_matrix_217_address0;
reg    p_ZL14storage_matrix_217_ce0;
wire   [0:0] p_ZL14storage_matrix_217_q0;
wire   [7:0] p_ZL14storage_matrix_225_address0;
reg    p_ZL14storage_matrix_225_ce0;
wire   [0:0] p_ZL14storage_matrix_225_q0;
wire   [7:0] p_ZL14storage_matrix_233_address0;
reg    p_ZL14storage_matrix_233_ce0;
wire   [0:0] p_ZL14storage_matrix_233_q0;
wire   [7:0] p_ZL14storage_matrix_241_address0;
reg    p_ZL14storage_matrix_241_ce0;
wire   [0:0] p_ZL14storage_matrix_241_q0;
wire   [7:0] p_ZL14storage_matrix_249_address0;
reg    p_ZL14storage_matrix_249_ce0;
wire   [0:0] p_ZL14storage_matrix_249_q0;
wire   [7:0] p_ZL14storage_matrix_2_address0;
reg    p_ZL14storage_matrix_2_ce0;
wire   [0:0] p_ZL14storage_matrix_2_q0;
wire   [7:0] p_ZL14storage_matrix_10_address0;
reg    p_ZL14storage_matrix_10_ce0;
wire   [0:0] p_ZL14storage_matrix_10_q0;
wire   [7:0] p_ZL14storage_matrix_18_address0;
reg    p_ZL14storage_matrix_18_ce0;
wire   [0:0] p_ZL14storage_matrix_18_q0;
wire   [7:0] p_ZL14storage_matrix_26_address0;
reg    p_ZL14storage_matrix_26_ce0;
wire   [0:0] p_ZL14storage_matrix_26_q0;
wire   [7:0] p_ZL14storage_matrix_34_address0;
reg    p_ZL14storage_matrix_34_ce0;
wire   [0:0] p_ZL14storage_matrix_34_q0;
wire   [7:0] p_ZL14storage_matrix_42_address0;
reg    p_ZL14storage_matrix_42_ce0;
wire   [0:0] p_ZL14storage_matrix_42_q0;
wire   [7:0] p_ZL14storage_matrix_50_address0;
reg    p_ZL14storage_matrix_50_ce0;
wire   [0:0] p_ZL14storage_matrix_50_q0;
wire   [7:0] p_ZL14storage_matrix_58_address0;
reg    p_ZL14storage_matrix_58_ce0;
wire   [0:0] p_ZL14storage_matrix_58_q0;
wire   [7:0] p_ZL14storage_matrix_66_address0;
reg    p_ZL14storage_matrix_66_ce0;
wire   [0:0] p_ZL14storage_matrix_66_q0;
wire   [7:0] p_ZL14storage_matrix_74_address0;
reg    p_ZL14storage_matrix_74_ce0;
wire   [0:0] p_ZL14storage_matrix_74_q0;
wire   [7:0] p_ZL14storage_matrix_82_address0;
reg    p_ZL14storage_matrix_82_ce0;
wire   [0:0] p_ZL14storage_matrix_82_q0;
wire   [7:0] p_ZL14storage_matrix_90_address0;
reg    p_ZL14storage_matrix_90_ce0;
wire   [0:0] p_ZL14storage_matrix_90_q0;
wire   [7:0] p_ZL14storage_matrix_98_address0;
reg    p_ZL14storage_matrix_98_ce0;
wire   [0:0] p_ZL14storage_matrix_98_q0;
wire   [7:0] p_ZL14storage_matrix_106_address0;
reg    p_ZL14storage_matrix_106_ce0;
wire   [0:0] p_ZL14storage_matrix_106_q0;
wire   [7:0] p_ZL14storage_matrix_114_address0;
reg    p_ZL14storage_matrix_114_ce0;
wire   [0:0] p_ZL14storage_matrix_114_q0;
wire   [7:0] p_ZL14storage_matrix_122_address0;
reg    p_ZL14storage_matrix_122_ce0;
wire   [0:0] p_ZL14storage_matrix_122_q0;
wire   [7:0] p_ZL14storage_matrix_130_address0;
reg    p_ZL14storage_matrix_130_ce0;
wire   [0:0] p_ZL14storage_matrix_130_q0;
wire   [7:0] p_ZL14storage_matrix_138_address0;
reg    p_ZL14storage_matrix_138_ce0;
wire   [0:0] p_ZL14storage_matrix_138_q0;
wire   [7:0] p_ZL14storage_matrix_146_address0;
reg    p_ZL14storage_matrix_146_ce0;
wire   [0:0] p_ZL14storage_matrix_146_q0;
wire   [7:0] p_ZL14storage_matrix_154_address0;
reg    p_ZL14storage_matrix_154_ce0;
wire   [0:0] p_ZL14storage_matrix_154_q0;
wire   [7:0] p_ZL14storage_matrix_162_address0;
reg    p_ZL14storage_matrix_162_ce0;
wire   [0:0] p_ZL14storage_matrix_162_q0;
wire   [7:0] p_ZL14storage_matrix_170_address0;
reg    p_ZL14storage_matrix_170_ce0;
wire   [0:0] p_ZL14storage_matrix_170_q0;
wire   [7:0] p_ZL14storage_matrix_178_address0;
reg    p_ZL14storage_matrix_178_ce0;
wire   [0:0] p_ZL14storage_matrix_178_q0;
wire   [7:0] p_ZL14storage_matrix_186_address0;
reg    p_ZL14storage_matrix_186_ce0;
wire   [0:0] p_ZL14storage_matrix_186_q0;
wire   [7:0] p_ZL14storage_matrix_194_address0;
reg    p_ZL14storage_matrix_194_ce0;
wire   [0:0] p_ZL14storage_matrix_194_q0;
wire   [7:0] p_ZL14storage_matrix_202_address0;
reg    p_ZL14storage_matrix_202_ce0;
wire   [0:0] p_ZL14storage_matrix_202_q0;
wire   [7:0] p_ZL14storage_matrix_210_address0;
reg    p_ZL14storage_matrix_210_ce0;
wire   [0:0] p_ZL14storage_matrix_210_q0;
wire   [7:0] p_ZL14storage_matrix_218_address0;
reg    p_ZL14storage_matrix_218_ce0;
wire   [0:0] p_ZL14storage_matrix_218_q0;
wire   [7:0] p_ZL14storage_matrix_226_address0;
reg    p_ZL14storage_matrix_226_ce0;
wire   [0:0] p_ZL14storage_matrix_226_q0;
wire   [7:0] p_ZL14storage_matrix_234_address0;
reg    p_ZL14storage_matrix_234_ce0;
wire   [0:0] p_ZL14storage_matrix_234_q0;
wire   [7:0] p_ZL14storage_matrix_242_address0;
reg    p_ZL14storage_matrix_242_ce0;
wire   [0:0] p_ZL14storage_matrix_242_q0;
wire   [7:0] p_ZL14storage_matrix_250_address0;
reg    p_ZL14storage_matrix_250_ce0;
wire   [0:0] p_ZL14storage_matrix_250_q0;
wire   [7:0] p_ZL14storage_matrix_3_address0;
reg    p_ZL14storage_matrix_3_ce0;
wire   [0:0] p_ZL14storage_matrix_3_q0;
wire   [7:0] p_ZL14storage_matrix_11_address0;
reg    p_ZL14storage_matrix_11_ce0;
wire   [0:0] p_ZL14storage_matrix_11_q0;
wire   [7:0] p_ZL14storage_matrix_19_address0;
reg    p_ZL14storage_matrix_19_ce0;
wire   [0:0] p_ZL14storage_matrix_19_q0;
wire   [7:0] p_ZL14storage_matrix_27_address0;
reg    p_ZL14storage_matrix_27_ce0;
wire   [0:0] p_ZL14storage_matrix_27_q0;
wire   [7:0] p_ZL14storage_matrix_35_address0;
reg    p_ZL14storage_matrix_35_ce0;
wire   [0:0] p_ZL14storage_matrix_35_q0;
wire   [7:0] p_ZL14storage_matrix_43_address0;
reg    p_ZL14storage_matrix_43_ce0;
wire   [0:0] p_ZL14storage_matrix_43_q0;
wire   [7:0] p_ZL14storage_matrix_51_address0;
reg    p_ZL14storage_matrix_51_ce0;
wire   [0:0] p_ZL14storage_matrix_51_q0;
wire   [7:0] p_ZL14storage_matrix_59_address0;
reg    p_ZL14storage_matrix_59_ce0;
wire   [0:0] p_ZL14storage_matrix_59_q0;
wire   [7:0] p_ZL14storage_matrix_67_address0;
reg    p_ZL14storage_matrix_67_ce0;
wire   [0:0] p_ZL14storage_matrix_67_q0;
wire   [7:0] p_ZL14storage_matrix_75_address0;
reg    p_ZL14storage_matrix_75_ce0;
wire   [0:0] p_ZL14storage_matrix_75_q0;
wire   [7:0] p_ZL14storage_matrix_83_address0;
reg    p_ZL14storage_matrix_83_ce0;
wire   [0:0] p_ZL14storage_matrix_83_q0;
wire   [7:0] p_ZL14storage_matrix_91_address0;
reg    p_ZL14storage_matrix_91_ce0;
wire   [0:0] p_ZL14storage_matrix_91_q0;
wire   [7:0] p_ZL14storage_matrix_99_address0;
reg    p_ZL14storage_matrix_99_ce0;
wire   [0:0] p_ZL14storage_matrix_99_q0;
wire   [7:0] p_ZL14storage_matrix_107_address0;
reg    p_ZL14storage_matrix_107_ce0;
wire   [0:0] p_ZL14storage_matrix_107_q0;
wire   [7:0] p_ZL14storage_matrix_115_address0;
reg    p_ZL14storage_matrix_115_ce0;
wire   [0:0] p_ZL14storage_matrix_115_q0;
wire   [7:0] p_ZL14storage_matrix_123_address0;
reg    p_ZL14storage_matrix_123_ce0;
wire   [0:0] p_ZL14storage_matrix_123_q0;
wire   [7:0] p_ZL14storage_matrix_131_address0;
reg    p_ZL14storage_matrix_131_ce0;
wire   [0:0] p_ZL14storage_matrix_131_q0;
wire   [7:0] p_ZL14storage_matrix_139_address0;
reg    p_ZL14storage_matrix_139_ce0;
wire   [0:0] p_ZL14storage_matrix_139_q0;
wire   [7:0] p_ZL14storage_matrix_147_address0;
reg    p_ZL14storage_matrix_147_ce0;
wire   [0:0] p_ZL14storage_matrix_147_q0;
wire   [7:0] p_ZL14storage_matrix_155_address0;
reg    p_ZL14storage_matrix_155_ce0;
wire   [0:0] p_ZL14storage_matrix_155_q0;
wire   [7:0] p_ZL14storage_matrix_163_address0;
reg    p_ZL14storage_matrix_163_ce0;
wire   [0:0] p_ZL14storage_matrix_163_q0;
wire   [7:0] p_ZL14storage_matrix_171_address0;
reg    p_ZL14storage_matrix_171_ce0;
wire   [0:0] p_ZL14storage_matrix_171_q0;
wire   [7:0] p_ZL14storage_matrix_179_address0;
reg    p_ZL14storage_matrix_179_ce0;
wire   [0:0] p_ZL14storage_matrix_179_q0;
wire   [7:0] p_ZL14storage_matrix_187_address0;
reg    p_ZL14storage_matrix_187_ce0;
wire   [0:0] p_ZL14storage_matrix_187_q0;
wire   [7:0] p_ZL14storage_matrix_195_address0;
reg    p_ZL14storage_matrix_195_ce0;
wire   [0:0] p_ZL14storage_matrix_195_q0;
wire   [7:0] p_ZL14storage_matrix_203_address0;
reg    p_ZL14storage_matrix_203_ce0;
wire   [0:0] p_ZL14storage_matrix_203_q0;
wire   [7:0] p_ZL14storage_matrix_211_address0;
reg    p_ZL14storage_matrix_211_ce0;
wire   [0:0] p_ZL14storage_matrix_211_q0;
wire   [7:0] p_ZL14storage_matrix_219_address0;
reg    p_ZL14storage_matrix_219_ce0;
wire   [0:0] p_ZL14storage_matrix_219_q0;
wire   [7:0] p_ZL14storage_matrix_227_address0;
reg    p_ZL14storage_matrix_227_ce0;
wire   [0:0] p_ZL14storage_matrix_227_q0;
wire   [7:0] p_ZL14storage_matrix_235_address0;
reg    p_ZL14storage_matrix_235_ce0;
wire   [0:0] p_ZL14storage_matrix_235_q0;
wire   [7:0] p_ZL14storage_matrix_243_address0;
reg    p_ZL14storage_matrix_243_ce0;
wire   [0:0] p_ZL14storage_matrix_243_q0;
wire   [7:0] p_ZL14storage_matrix_251_address0;
reg    p_ZL14storage_matrix_251_ce0;
wire   [0:0] p_ZL14storage_matrix_251_q0;
wire   [7:0] p_ZL14storage_matrix_4_address0;
reg    p_ZL14storage_matrix_4_ce0;
wire   [0:0] p_ZL14storage_matrix_4_q0;
wire   [7:0] p_ZL14storage_matrix_12_address0;
reg    p_ZL14storage_matrix_12_ce0;
wire   [0:0] p_ZL14storage_matrix_12_q0;
wire   [7:0] p_ZL14storage_matrix_20_address0;
reg    p_ZL14storage_matrix_20_ce0;
wire   [0:0] p_ZL14storage_matrix_20_q0;
wire   [7:0] p_ZL14storage_matrix_28_address0;
reg    p_ZL14storage_matrix_28_ce0;
wire   [0:0] p_ZL14storage_matrix_28_q0;
wire   [7:0] p_ZL14storage_matrix_36_address0;
reg    p_ZL14storage_matrix_36_ce0;
wire   [0:0] p_ZL14storage_matrix_36_q0;
wire   [7:0] p_ZL14storage_matrix_44_address0;
reg    p_ZL14storage_matrix_44_ce0;
wire   [0:0] p_ZL14storage_matrix_44_q0;
wire   [7:0] p_ZL14storage_matrix_52_address0;
reg    p_ZL14storage_matrix_52_ce0;
wire   [0:0] p_ZL14storage_matrix_52_q0;
wire   [7:0] p_ZL14storage_matrix_60_address0;
reg    p_ZL14storage_matrix_60_ce0;
wire   [0:0] p_ZL14storage_matrix_60_q0;
wire   [7:0] p_ZL14storage_matrix_68_address0;
reg    p_ZL14storage_matrix_68_ce0;
wire   [0:0] p_ZL14storage_matrix_68_q0;
wire   [7:0] p_ZL14storage_matrix_76_address0;
reg    p_ZL14storage_matrix_76_ce0;
wire   [0:0] p_ZL14storage_matrix_76_q0;
wire   [7:0] p_ZL14storage_matrix_84_address0;
reg    p_ZL14storage_matrix_84_ce0;
wire   [0:0] p_ZL14storage_matrix_84_q0;
wire   [7:0] p_ZL14storage_matrix_92_address0;
reg    p_ZL14storage_matrix_92_ce0;
wire   [0:0] p_ZL14storage_matrix_92_q0;
wire   [7:0] p_ZL14storage_matrix_100_address0;
reg    p_ZL14storage_matrix_100_ce0;
wire   [0:0] p_ZL14storage_matrix_100_q0;
wire   [7:0] p_ZL14storage_matrix_108_address0;
reg    p_ZL14storage_matrix_108_ce0;
wire   [0:0] p_ZL14storage_matrix_108_q0;
wire   [7:0] p_ZL14storage_matrix_116_address0;
reg    p_ZL14storage_matrix_116_ce0;
wire   [0:0] p_ZL14storage_matrix_116_q0;
wire   [7:0] p_ZL14storage_matrix_124_address0;
reg    p_ZL14storage_matrix_124_ce0;
wire   [0:0] p_ZL14storage_matrix_124_q0;
wire   [7:0] p_ZL14storage_matrix_132_address0;
reg    p_ZL14storage_matrix_132_ce0;
wire   [0:0] p_ZL14storage_matrix_132_q0;
wire   [7:0] p_ZL14storage_matrix_140_address0;
reg    p_ZL14storage_matrix_140_ce0;
wire   [0:0] p_ZL14storage_matrix_140_q0;
wire   [7:0] p_ZL14storage_matrix_148_address0;
reg    p_ZL14storage_matrix_148_ce0;
wire   [0:0] p_ZL14storage_matrix_148_q0;
wire   [7:0] p_ZL14storage_matrix_156_address0;
reg    p_ZL14storage_matrix_156_ce0;
wire   [0:0] p_ZL14storage_matrix_156_q0;
wire   [7:0] p_ZL14storage_matrix_164_address0;
reg    p_ZL14storage_matrix_164_ce0;
wire   [0:0] p_ZL14storage_matrix_164_q0;
wire   [7:0] p_ZL14storage_matrix_172_address0;
reg    p_ZL14storage_matrix_172_ce0;
wire   [0:0] p_ZL14storage_matrix_172_q0;
wire   [7:0] p_ZL14storage_matrix_180_address0;
reg    p_ZL14storage_matrix_180_ce0;
wire   [0:0] p_ZL14storage_matrix_180_q0;
wire   [7:0] p_ZL14storage_matrix_188_address0;
reg    p_ZL14storage_matrix_188_ce0;
wire   [0:0] p_ZL14storage_matrix_188_q0;
wire   [7:0] p_ZL14storage_matrix_196_address0;
reg    p_ZL14storage_matrix_196_ce0;
wire   [0:0] p_ZL14storage_matrix_196_q0;
wire   [7:0] p_ZL14storage_matrix_204_address0;
reg    p_ZL14storage_matrix_204_ce0;
wire   [0:0] p_ZL14storage_matrix_204_q0;
wire   [7:0] p_ZL14storage_matrix_212_address0;
reg    p_ZL14storage_matrix_212_ce0;
wire   [0:0] p_ZL14storage_matrix_212_q0;
wire   [7:0] p_ZL14storage_matrix_220_address0;
reg    p_ZL14storage_matrix_220_ce0;
wire   [0:0] p_ZL14storage_matrix_220_q0;
wire   [7:0] p_ZL14storage_matrix_228_address0;
reg    p_ZL14storage_matrix_228_ce0;
wire   [0:0] p_ZL14storage_matrix_228_q0;
wire   [7:0] p_ZL14storage_matrix_236_address0;
reg    p_ZL14storage_matrix_236_ce0;
wire   [0:0] p_ZL14storage_matrix_236_q0;
wire   [7:0] p_ZL14storage_matrix_244_address0;
reg    p_ZL14storage_matrix_244_ce0;
wire   [0:0] p_ZL14storage_matrix_244_q0;
wire   [7:0] p_ZL14storage_matrix_252_address0;
reg    p_ZL14storage_matrix_252_ce0;
wire   [0:0] p_ZL14storage_matrix_252_q0;
wire   [7:0] p_ZL14storage_matrix_5_address0;
reg    p_ZL14storage_matrix_5_ce0;
wire   [0:0] p_ZL14storage_matrix_5_q0;
wire   [7:0] p_ZL14storage_matrix_13_address0;
reg    p_ZL14storage_matrix_13_ce0;
wire   [0:0] p_ZL14storage_matrix_13_q0;
wire   [7:0] p_ZL14storage_matrix_21_address0;
reg    p_ZL14storage_matrix_21_ce0;
wire   [0:0] p_ZL14storage_matrix_21_q0;
wire   [7:0] p_ZL14storage_matrix_29_address0;
reg    p_ZL14storage_matrix_29_ce0;
wire   [0:0] p_ZL14storage_matrix_29_q0;
wire   [7:0] p_ZL14storage_matrix_37_address0;
reg    p_ZL14storage_matrix_37_ce0;
wire   [0:0] p_ZL14storage_matrix_37_q0;
wire   [7:0] p_ZL14storage_matrix_45_address0;
reg    p_ZL14storage_matrix_45_ce0;
wire   [0:0] p_ZL14storage_matrix_45_q0;
wire   [7:0] p_ZL14storage_matrix_53_address0;
reg    p_ZL14storage_matrix_53_ce0;
wire   [0:0] p_ZL14storage_matrix_53_q0;
wire   [7:0] p_ZL14storage_matrix_61_address0;
reg    p_ZL14storage_matrix_61_ce0;
wire   [0:0] p_ZL14storage_matrix_61_q0;
wire   [7:0] p_ZL14storage_matrix_69_address0;
reg    p_ZL14storage_matrix_69_ce0;
wire   [0:0] p_ZL14storage_matrix_69_q0;
wire   [7:0] p_ZL14storage_matrix_77_address0;
reg    p_ZL14storage_matrix_77_ce0;
wire   [0:0] p_ZL14storage_matrix_77_q0;
wire   [7:0] p_ZL14storage_matrix_85_address0;
reg    p_ZL14storage_matrix_85_ce0;
wire   [0:0] p_ZL14storage_matrix_85_q0;
wire   [7:0] p_ZL14storage_matrix_93_address0;
reg    p_ZL14storage_matrix_93_ce0;
wire   [0:0] p_ZL14storage_matrix_93_q0;
wire   [7:0] p_ZL14storage_matrix_101_address0;
reg    p_ZL14storage_matrix_101_ce0;
wire   [0:0] p_ZL14storage_matrix_101_q0;
wire   [7:0] p_ZL14storage_matrix_109_address0;
reg    p_ZL14storage_matrix_109_ce0;
wire   [0:0] p_ZL14storage_matrix_109_q0;
wire   [7:0] p_ZL14storage_matrix_117_address0;
reg    p_ZL14storage_matrix_117_ce0;
wire   [0:0] p_ZL14storage_matrix_117_q0;
wire   [7:0] p_ZL14storage_matrix_125_address0;
reg    p_ZL14storage_matrix_125_ce0;
wire   [0:0] p_ZL14storage_matrix_125_q0;
wire   [7:0] p_ZL14storage_matrix_133_address0;
reg    p_ZL14storage_matrix_133_ce0;
wire   [0:0] p_ZL14storage_matrix_133_q0;
wire   [7:0] p_ZL14storage_matrix_141_address0;
reg    p_ZL14storage_matrix_141_ce0;
wire   [0:0] p_ZL14storage_matrix_141_q0;
wire   [7:0] p_ZL14storage_matrix_149_address0;
reg    p_ZL14storage_matrix_149_ce0;
wire   [0:0] p_ZL14storage_matrix_149_q0;
wire   [7:0] p_ZL14storage_matrix_157_address0;
reg    p_ZL14storage_matrix_157_ce0;
wire   [0:0] p_ZL14storage_matrix_157_q0;
wire   [7:0] p_ZL14storage_matrix_165_address0;
reg    p_ZL14storage_matrix_165_ce0;
wire   [0:0] p_ZL14storage_matrix_165_q0;
wire   [7:0] p_ZL14storage_matrix_173_address0;
reg    p_ZL14storage_matrix_173_ce0;
wire   [0:0] p_ZL14storage_matrix_173_q0;
wire   [7:0] p_ZL14storage_matrix_181_address0;
reg    p_ZL14storage_matrix_181_ce0;
wire   [0:0] p_ZL14storage_matrix_181_q0;
wire   [7:0] p_ZL14storage_matrix_189_address0;
reg    p_ZL14storage_matrix_189_ce0;
wire   [0:0] p_ZL14storage_matrix_189_q0;
wire   [7:0] p_ZL14storage_matrix_197_address0;
reg    p_ZL14storage_matrix_197_ce0;
wire   [0:0] p_ZL14storage_matrix_197_q0;
wire   [7:0] p_ZL14storage_matrix_205_address0;
reg    p_ZL14storage_matrix_205_ce0;
wire   [0:0] p_ZL14storage_matrix_205_q0;
wire   [7:0] p_ZL14storage_matrix_213_address0;
reg    p_ZL14storage_matrix_213_ce0;
wire   [0:0] p_ZL14storage_matrix_213_q0;
wire   [7:0] p_ZL14storage_matrix_221_address0;
reg    p_ZL14storage_matrix_221_ce0;
wire   [0:0] p_ZL14storage_matrix_221_q0;
wire   [7:0] p_ZL14storage_matrix_229_address0;
reg    p_ZL14storage_matrix_229_ce0;
wire   [0:0] p_ZL14storage_matrix_229_q0;
wire   [7:0] p_ZL14storage_matrix_237_address0;
reg    p_ZL14storage_matrix_237_ce0;
wire   [0:0] p_ZL14storage_matrix_237_q0;
wire   [7:0] p_ZL14storage_matrix_245_address0;
reg    p_ZL14storage_matrix_245_ce0;
wire   [0:0] p_ZL14storage_matrix_245_q0;
wire   [7:0] p_ZL14storage_matrix_253_address0;
reg    p_ZL14storage_matrix_253_ce0;
wire   [0:0] p_ZL14storage_matrix_253_q0;
wire   [7:0] p_ZL14storage_matrix_6_address0;
reg    p_ZL14storage_matrix_6_ce0;
wire   [0:0] p_ZL14storage_matrix_6_q0;
wire   [7:0] p_ZL14storage_matrix_14_address0;
reg    p_ZL14storage_matrix_14_ce0;
wire   [0:0] p_ZL14storage_matrix_14_q0;
wire   [7:0] p_ZL14storage_matrix_22_address0;
reg    p_ZL14storage_matrix_22_ce0;
wire   [0:0] p_ZL14storage_matrix_22_q0;
wire   [7:0] p_ZL14storage_matrix_30_address0;
reg    p_ZL14storage_matrix_30_ce0;
wire   [0:0] p_ZL14storage_matrix_30_q0;
wire   [7:0] p_ZL14storage_matrix_38_address0;
reg    p_ZL14storage_matrix_38_ce0;
wire   [0:0] p_ZL14storage_matrix_38_q0;
wire   [7:0] p_ZL14storage_matrix_46_address0;
reg    p_ZL14storage_matrix_46_ce0;
wire   [0:0] p_ZL14storage_matrix_46_q0;
wire   [7:0] p_ZL14storage_matrix_54_address0;
reg    p_ZL14storage_matrix_54_ce0;
wire   [0:0] p_ZL14storage_matrix_54_q0;
wire   [7:0] p_ZL14storage_matrix_62_address0;
reg    p_ZL14storage_matrix_62_ce0;
wire   [0:0] p_ZL14storage_matrix_62_q0;
wire   [7:0] p_ZL14storage_matrix_70_address0;
reg    p_ZL14storage_matrix_70_ce0;
wire   [0:0] p_ZL14storage_matrix_70_q0;
wire   [7:0] p_ZL14storage_matrix_78_address0;
reg    p_ZL14storage_matrix_78_ce0;
wire   [0:0] p_ZL14storage_matrix_78_q0;
wire   [7:0] p_ZL14storage_matrix_86_address0;
reg    p_ZL14storage_matrix_86_ce0;
wire   [0:0] p_ZL14storage_matrix_86_q0;
wire   [7:0] p_ZL14storage_matrix_94_address0;
reg    p_ZL14storage_matrix_94_ce0;
wire   [0:0] p_ZL14storage_matrix_94_q0;
wire   [7:0] p_ZL14storage_matrix_102_address0;
reg    p_ZL14storage_matrix_102_ce0;
wire   [0:0] p_ZL14storage_matrix_102_q0;
wire   [7:0] p_ZL14storage_matrix_110_address0;
reg    p_ZL14storage_matrix_110_ce0;
wire   [0:0] p_ZL14storage_matrix_110_q0;
wire   [7:0] p_ZL14storage_matrix_118_address0;
reg    p_ZL14storage_matrix_118_ce0;
wire   [0:0] p_ZL14storage_matrix_118_q0;
wire   [7:0] p_ZL14storage_matrix_126_address0;
reg    p_ZL14storage_matrix_126_ce0;
wire   [0:0] p_ZL14storage_matrix_126_q0;
wire   [7:0] p_ZL14storage_matrix_134_address0;
reg    p_ZL14storage_matrix_134_ce0;
wire   [0:0] p_ZL14storage_matrix_134_q0;
wire   [7:0] p_ZL14storage_matrix_142_address0;
reg    p_ZL14storage_matrix_142_ce0;
wire   [0:0] p_ZL14storage_matrix_142_q0;
wire   [7:0] p_ZL14storage_matrix_150_address0;
reg    p_ZL14storage_matrix_150_ce0;
wire   [0:0] p_ZL14storage_matrix_150_q0;
wire   [7:0] p_ZL14storage_matrix_158_address0;
reg    p_ZL14storage_matrix_158_ce0;
wire   [0:0] p_ZL14storage_matrix_158_q0;
wire   [7:0] p_ZL14storage_matrix_166_address0;
reg    p_ZL14storage_matrix_166_ce0;
wire   [0:0] p_ZL14storage_matrix_166_q0;
wire   [7:0] p_ZL14storage_matrix_174_address0;
reg    p_ZL14storage_matrix_174_ce0;
wire   [0:0] p_ZL14storage_matrix_174_q0;
wire   [7:0] p_ZL14storage_matrix_182_address0;
reg    p_ZL14storage_matrix_182_ce0;
wire   [0:0] p_ZL14storage_matrix_182_q0;
wire   [7:0] p_ZL14storage_matrix_190_address0;
reg    p_ZL14storage_matrix_190_ce0;
wire   [0:0] p_ZL14storage_matrix_190_q0;
wire   [7:0] p_ZL14storage_matrix_198_address0;
reg    p_ZL14storage_matrix_198_ce0;
wire   [0:0] p_ZL14storage_matrix_198_q0;
wire   [7:0] p_ZL14storage_matrix_206_address0;
reg    p_ZL14storage_matrix_206_ce0;
wire   [0:0] p_ZL14storage_matrix_206_q0;
wire   [7:0] p_ZL14storage_matrix_214_address0;
reg    p_ZL14storage_matrix_214_ce0;
wire   [0:0] p_ZL14storage_matrix_214_q0;
wire   [7:0] p_ZL14storage_matrix_222_address0;
reg    p_ZL14storage_matrix_222_ce0;
wire   [0:0] p_ZL14storage_matrix_222_q0;
wire   [7:0] p_ZL14storage_matrix_230_address0;
reg    p_ZL14storage_matrix_230_ce0;
wire   [0:0] p_ZL14storage_matrix_230_q0;
wire   [7:0] p_ZL14storage_matrix_238_address0;
reg    p_ZL14storage_matrix_238_ce0;
wire   [0:0] p_ZL14storage_matrix_238_q0;
wire   [7:0] p_ZL14storage_matrix_246_address0;
reg    p_ZL14storage_matrix_246_ce0;
wire   [0:0] p_ZL14storage_matrix_246_q0;
wire   [7:0] p_ZL14storage_matrix_254_address0;
reg    p_ZL14storage_matrix_254_ce0;
wire   [0:0] p_ZL14storage_matrix_254_q0;
wire   [7:0] p_ZL14storage_matrix_7_address0;
reg    p_ZL14storage_matrix_7_ce0;
wire   [0:0] p_ZL14storage_matrix_7_q0;
wire   [7:0] p_ZL14storage_matrix_15_address0;
reg    p_ZL14storage_matrix_15_ce0;
wire   [0:0] p_ZL14storage_matrix_15_q0;
wire   [7:0] p_ZL14storage_matrix_23_address0;
reg    p_ZL14storage_matrix_23_ce0;
wire   [0:0] p_ZL14storage_matrix_23_q0;
wire   [7:0] p_ZL14storage_matrix_31_address0;
reg    p_ZL14storage_matrix_31_ce0;
wire   [0:0] p_ZL14storage_matrix_31_q0;
wire   [7:0] p_ZL14storage_matrix_39_address0;
reg    p_ZL14storage_matrix_39_ce0;
wire   [0:0] p_ZL14storage_matrix_39_q0;
wire   [7:0] p_ZL14storage_matrix_47_address0;
reg    p_ZL14storage_matrix_47_ce0;
wire   [0:0] p_ZL14storage_matrix_47_q0;
wire   [7:0] p_ZL14storage_matrix_55_address0;
reg    p_ZL14storage_matrix_55_ce0;
wire   [0:0] p_ZL14storage_matrix_55_q0;
wire   [7:0] p_ZL14storage_matrix_63_address0;
reg    p_ZL14storage_matrix_63_ce0;
wire   [0:0] p_ZL14storage_matrix_63_q0;
wire   [7:0] p_ZL14storage_matrix_71_address0;
reg    p_ZL14storage_matrix_71_ce0;
wire   [0:0] p_ZL14storage_matrix_71_q0;
wire   [7:0] p_ZL14storage_matrix_79_address0;
reg    p_ZL14storage_matrix_79_ce0;
wire   [0:0] p_ZL14storage_matrix_79_q0;
wire   [7:0] p_ZL14storage_matrix_87_address0;
reg    p_ZL14storage_matrix_87_ce0;
wire   [0:0] p_ZL14storage_matrix_87_q0;
wire   [7:0] p_ZL14storage_matrix_95_address0;
reg    p_ZL14storage_matrix_95_ce0;
wire   [0:0] p_ZL14storage_matrix_95_q0;
wire   [7:0] p_ZL14storage_matrix_103_address0;
reg    p_ZL14storage_matrix_103_ce0;
wire   [0:0] p_ZL14storage_matrix_103_q0;
wire   [7:0] p_ZL14storage_matrix_111_address0;
reg    p_ZL14storage_matrix_111_ce0;
wire   [0:0] p_ZL14storage_matrix_111_q0;
wire   [7:0] p_ZL14storage_matrix_119_address0;
reg    p_ZL14storage_matrix_119_ce0;
wire   [0:0] p_ZL14storage_matrix_119_q0;
wire   [7:0] p_ZL14storage_matrix_127_address0;
reg    p_ZL14storage_matrix_127_ce0;
wire   [0:0] p_ZL14storage_matrix_127_q0;
wire   [7:0] p_ZL14storage_matrix_135_address0;
reg    p_ZL14storage_matrix_135_ce0;
wire   [0:0] p_ZL14storage_matrix_135_q0;
wire   [7:0] p_ZL14storage_matrix_143_address0;
reg    p_ZL14storage_matrix_143_ce0;
wire   [0:0] p_ZL14storage_matrix_143_q0;
wire   [7:0] p_ZL14storage_matrix_151_address0;
reg    p_ZL14storage_matrix_151_ce0;
wire   [0:0] p_ZL14storage_matrix_151_q0;
wire   [7:0] p_ZL14storage_matrix_159_address0;
reg    p_ZL14storage_matrix_159_ce0;
wire   [0:0] p_ZL14storage_matrix_159_q0;
wire   [7:0] p_ZL14storage_matrix_167_address0;
reg    p_ZL14storage_matrix_167_ce0;
wire   [0:0] p_ZL14storage_matrix_167_q0;
wire   [7:0] p_ZL14storage_matrix_175_address0;
reg    p_ZL14storage_matrix_175_ce0;
wire   [0:0] p_ZL14storage_matrix_175_q0;
wire   [7:0] p_ZL14storage_matrix_183_address0;
reg    p_ZL14storage_matrix_183_ce0;
wire   [0:0] p_ZL14storage_matrix_183_q0;
wire   [7:0] p_ZL14storage_matrix_191_address0;
reg    p_ZL14storage_matrix_191_ce0;
wire   [0:0] p_ZL14storage_matrix_191_q0;
wire   [7:0] p_ZL14storage_matrix_199_address0;
reg    p_ZL14storage_matrix_199_ce0;
wire   [0:0] p_ZL14storage_matrix_199_q0;
wire   [7:0] p_ZL14storage_matrix_207_address0;
reg    p_ZL14storage_matrix_207_ce0;
wire   [0:0] p_ZL14storage_matrix_207_q0;
wire   [7:0] p_ZL14storage_matrix_215_address0;
reg    p_ZL14storage_matrix_215_ce0;
wire   [0:0] p_ZL14storage_matrix_215_q0;
wire   [7:0] p_ZL14storage_matrix_223_address0;
reg    p_ZL14storage_matrix_223_ce0;
wire   [0:0] p_ZL14storage_matrix_223_q0;
wire   [7:0] p_ZL14storage_matrix_231_address0;
reg    p_ZL14storage_matrix_231_ce0;
wire   [0:0] p_ZL14storage_matrix_231_q0;
wire   [7:0] p_ZL14storage_matrix_239_address0;
reg    p_ZL14storage_matrix_239_ce0;
wire   [0:0] p_ZL14storage_matrix_239_q0;
wire   [7:0] p_ZL14storage_matrix_247_address0;
reg    p_ZL14storage_matrix_247_ce0;
wire   [0:0] p_ZL14storage_matrix_247_q0;
wire   [7:0] p_ZL14storage_matrix_255_address0;
reg    p_ZL14storage_matrix_255_ce0;
wire   [0:0] p_ZL14storage_matrix_255_q0;
reg   [31:0] in_spike_count_read_reg_5158;
wire   [8:0] s_2_fu_4699_p2;
reg   [8:0] s_2_reg_5169;
wire    ap_CS_fsm_state2;
wire   [11:0] bin_start_V_fu_4735_p2;
reg   [11:0] bin_start_V_reg_5174;
wire    ap_CS_fsm_state3;
wire   [15:0] zext_ln186_1_fu_4741_p1;
reg   [15:0] zext_ln186_1_reg_5179;
wire   [15:0] zext_ln48_fu_4751_p1;
reg   [15:0] zext_ln48_reg_5184;
wire   [0:0] icmp_ln1031_fu_4786_p2;
reg   [0:0] icmp_ln1031_reg_5198;
wire    ap_CS_fsm_state4;
wire   [0:0] and_ln48_1_fu_4780_p2;
reg   [0:0] p_ZL14storage_matrix_0_load_reg_6482;
wire    ap_CS_fsm_state5;
reg   [0:0] p_ZL14storage_matrix_8_load_reg_6487;
reg   [0:0] p_ZL14storage_matrix_16_load_reg_6492;
reg   [0:0] p_ZL14storage_matrix_24_load_reg_6497;
reg   [0:0] p_ZL14storage_matrix_32_load_reg_6502;
reg   [0:0] p_ZL14storage_matrix_40_load_reg_6507;
reg   [0:0] p_ZL14storage_matrix_48_load_reg_6512;
reg   [0:0] p_ZL14storage_matrix_56_load_reg_6517;
reg   [0:0] p_ZL14storage_matrix_64_load_reg_6522;
reg   [0:0] p_ZL14storage_matrix_72_load_reg_6527;
reg   [0:0] p_ZL14storage_matrix_80_load_reg_6532;
reg   [0:0] p_ZL14storage_matrix_88_load_reg_6537;
reg   [0:0] p_ZL14storage_matrix_96_load_reg_6542;
reg   [0:0] p_ZL14storage_matrix_104_load_reg_6547;
reg   [0:0] p_ZL14storage_matrix_112_load_reg_6552;
reg   [0:0] p_ZL14storage_matrix_120_load_reg_6557;
reg   [0:0] p_ZL14storage_matrix_128_load_reg_6562;
reg   [0:0] p_ZL14storage_matrix_136_load_reg_6567;
reg   [0:0] p_ZL14storage_matrix_144_load_reg_6572;
reg   [0:0] p_ZL14storage_matrix_152_load_reg_6577;
reg   [0:0] p_ZL14storage_matrix_160_load_reg_6582;
reg   [0:0] p_ZL14storage_matrix_168_load_reg_6587;
reg   [0:0] p_ZL14storage_matrix_176_load_reg_6592;
reg   [0:0] p_ZL14storage_matrix_184_load_reg_6597;
reg   [0:0] p_ZL14storage_matrix_192_load_reg_6602;
reg   [0:0] p_ZL14storage_matrix_200_load_reg_6607;
reg   [0:0] p_ZL14storage_matrix_208_load_reg_6612;
reg   [0:0] p_ZL14storage_matrix_216_load_reg_6617;
reg   [0:0] p_ZL14storage_matrix_224_load_reg_6622;
reg   [0:0] p_ZL14storage_matrix_232_load_reg_6627;
reg   [0:0] p_ZL14storage_matrix_240_load_reg_6632;
reg   [0:0] p_ZL14storage_matrix_248_load_reg_6637;
reg   [0:0] p_ZL14storage_matrix_1_load_reg_6642;
reg   [0:0] p_ZL14storage_matrix_9_load_reg_6647;
reg   [0:0] p_ZL14storage_matrix_17_load_reg_6652;
reg   [0:0] p_ZL14storage_matrix_25_load_reg_6657;
reg   [0:0] p_ZL14storage_matrix_33_load_reg_6662;
reg   [0:0] p_ZL14storage_matrix_41_load_reg_6667;
reg   [0:0] p_ZL14storage_matrix_49_load_reg_6672;
reg   [0:0] p_ZL14storage_matrix_57_load_reg_6677;
reg   [0:0] p_ZL14storage_matrix_65_load_reg_6682;
reg   [0:0] p_ZL14storage_matrix_73_load_reg_6687;
reg   [0:0] p_ZL14storage_matrix_81_load_reg_6692;
reg   [0:0] p_ZL14storage_matrix_89_load_reg_6697;
reg   [0:0] p_ZL14storage_matrix_97_load_reg_6702;
reg   [0:0] p_ZL14storage_matrix_105_load_reg_6707;
reg   [0:0] p_ZL14storage_matrix_113_load_reg_6712;
reg   [0:0] p_ZL14storage_matrix_121_load_reg_6717;
reg   [0:0] p_ZL14storage_matrix_129_load_reg_6722;
reg   [0:0] p_ZL14storage_matrix_137_load_reg_6727;
reg   [0:0] p_ZL14storage_matrix_145_load_reg_6732;
reg   [0:0] p_ZL14storage_matrix_153_load_reg_6737;
reg   [0:0] p_ZL14storage_matrix_161_load_reg_6742;
reg   [0:0] p_ZL14storage_matrix_169_load_reg_6747;
reg   [0:0] p_ZL14storage_matrix_177_load_reg_6752;
reg   [0:0] p_ZL14storage_matrix_185_load_reg_6757;
reg   [0:0] p_ZL14storage_matrix_193_load_reg_6762;
reg   [0:0] p_ZL14storage_matrix_201_load_reg_6767;
reg   [0:0] p_ZL14storage_matrix_209_load_reg_6772;
reg   [0:0] p_ZL14storage_matrix_217_load_reg_6777;
reg   [0:0] p_ZL14storage_matrix_225_load_reg_6782;
reg   [0:0] p_ZL14storage_matrix_233_load_reg_6787;
reg   [0:0] p_ZL14storage_matrix_241_load_reg_6792;
reg   [0:0] p_ZL14storage_matrix_249_load_reg_6797;
reg   [0:0] p_ZL14storage_matrix_2_load_reg_6802;
reg   [0:0] p_ZL14storage_matrix_10_load_reg_6807;
reg   [0:0] p_ZL14storage_matrix_18_load_reg_6812;
reg   [0:0] p_ZL14storage_matrix_26_load_reg_6817;
reg   [0:0] p_ZL14storage_matrix_34_load_reg_6822;
reg   [0:0] p_ZL14storage_matrix_42_load_reg_6827;
reg   [0:0] p_ZL14storage_matrix_50_load_reg_6832;
reg   [0:0] p_ZL14storage_matrix_58_load_reg_6837;
reg   [0:0] p_ZL14storage_matrix_66_load_reg_6842;
reg   [0:0] p_ZL14storage_matrix_74_load_reg_6847;
reg   [0:0] p_ZL14storage_matrix_82_load_reg_6852;
reg   [0:0] p_ZL14storage_matrix_90_load_reg_6857;
reg   [0:0] p_ZL14storage_matrix_98_load_reg_6862;
reg   [0:0] p_ZL14storage_matrix_106_load_reg_6867;
reg   [0:0] p_ZL14storage_matrix_114_load_reg_6872;
reg   [0:0] p_ZL14storage_matrix_122_load_reg_6877;
reg   [0:0] p_ZL14storage_matrix_130_load_reg_6882;
reg   [0:0] p_ZL14storage_matrix_138_load_reg_6887;
reg   [0:0] p_ZL14storage_matrix_146_load_reg_6892;
reg   [0:0] p_ZL14storage_matrix_154_load_reg_6897;
reg   [0:0] p_ZL14storage_matrix_162_load_reg_6902;
reg   [0:0] p_ZL14storage_matrix_170_load_reg_6907;
reg   [0:0] p_ZL14storage_matrix_178_load_reg_6912;
reg   [0:0] p_ZL14storage_matrix_186_load_reg_6917;
reg   [0:0] p_ZL14storage_matrix_194_load_reg_6922;
reg   [0:0] p_ZL14storage_matrix_202_load_reg_6927;
reg   [0:0] p_ZL14storage_matrix_210_load_reg_6932;
reg   [0:0] p_ZL14storage_matrix_218_load_reg_6937;
reg   [0:0] p_ZL14storage_matrix_226_load_reg_6942;
reg   [0:0] p_ZL14storage_matrix_234_load_reg_6947;
reg   [0:0] p_ZL14storage_matrix_242_load_reg_6952;
reg   [0:0] p_ZL14storage_matrix_250_load_reg_6957;
reg   [0:0] p_ZL14storage_matrix_3_load_reg_6962;
reg   [0:0] p_ZL14storage_matrix_11_load_reg_6967;
reg   [0:0] p_ZL14storage_matrix_19_load_reg_6972;
reg   [0:0] p_ZL14storage_matrix_27_load_reg_6977;
reg   [0:0] p_ZL14storage_matrix_35_load_reg_6982;
reg   [0:0] p_ZL14storage_matrix_43_load_reg_6987;
reg   [0:0] p_ZL14storage_matrix_51_load_reg_6992;
reg   [0:0] p_ZL14storage_matrix_59_load_reg_6997;
reg   [0:0] p_ZL14storage_matrix_67_load_reg_7002;
reg   [0:0] p_ZL14storage_matrix_75_load_reg_7007;
reg   [0:0] p_ZL14storage_matrix_83_load_reg_7012;
reg   [0:0] p_ZL14storage_matrix_91_load_reg_7017;
reg   [0:0] p_ZL14storage_matrix_99_load_reg_7022;
reg   [0:0] p_ZL14storage_matrix_107_load_reg_7027;
reg   [0:0] p_ZL14storage_matrix_115_load_reg_7032;
reg   [0:0] p_ZL14storage_matrix_123_load_reg_7037;
reg   [0:0] p_ZL14storage_matrix_131_load_reg_7042;
reg   [0:0] p_ZL14storage_matrix_139_load_reg_7047;
reg   [0:0] p_ZL14storage_matrix_147_load_reg_7052;
reg   [0:0] p_ZL14storage_matrix_155_load_reg_7057;
reg   [0:0] p_ZL14storage_matrix_163_load_reg_7062;
reg   [0:0] p_ZL14storage_matrix_171_load_reg_7067;
reg   [0:0] p_ZL14storage_matrix_179_load_reg_7072;
reg   [0:0] p_ZL14storage_matrix_187_load_reg_7077;
reg   [0:0] p_ZL14storage_matrix_195_load_reg_7082;
reg   [0:0] p_ZL14storage_matrix_203_load_reg_7087;
reg   [0:0] p_ZL14storage_matrix_211_load_reg_7092;
reg   [0:0] p_ZL14storage_matrix_219_load_reg_7097;
reg   [0:0] p_ZL14storage_matrix_227_load_reg_7102;
reg   [0:0] p_ZL14storage_matrix_235_load_reg_7107;
reg   [0:0] p_ZL14storage_matrix_243_load_reg_7112;
reg   [0:0] p_ZL14storage_matrix_251_load_reg_7117;
reg   [0:0] p_ZL14storage_matrix_4_load_reg_7122;
reg   [0:0] p_ZL14storage_matrix_12_load_reg_7127;
reg   [0:0] p_ZL14storage_matrix_20_load_reg_7132;
reg   [0:0] p_ZL14storage_matrix_28_load_reg_7137;
reg   [0:0] p_ZL14storage_matrix_36_load_reg_7142;
reg   [0:0] p_ZL14storage_matrix_44_load_reg_7147;
reg   [0:0] p_ZL14storage_matrix_52_load_reg_7152;
reg   [0:0] p_ZL14storage_matrix_60_load_reg_7157;
reg   [0:0] p_ZL14storage_matrix_68_load_reg_7162;
reg   [0:0] p_ZL14storage_matrix_76_load_reg_7167;
reg   [0:0] p_ZL14storage_matrix_84_load_reg_7172;
reg   [0:0] p_ZL14storage_matrix_92_load_reg_7177;
reg   [0:0] p_ZL14storage_matrix_100_load_reg_7182;
reg   [0:0] p_ZL14storage_matrix_108_load_reg_7187;
reg   [0:0] p_ZL14storage_matrix_116_load_reg_7192;
reg   [0:0] p_ZL14storage_matrix_124_load_reg_7197;
reg   [0:0] p_ZL14storage_matrix_132_load_reg_7202;
reg   [0:0] p_ZL14storage_matrix_140_load_reg_7207;
reg   [0:0] p_ZL14storage_matrix_148_load_reg_7212;
reg   [0:0] p_ZL14storage_matrix_156_load_reg_7217;
reg   [0:0] p_ZL14storage_matrix_164_load_reg_7222;
reg   [0:0] p_ZL14storage_matrix_172_load_reg_7227;
reg   [0:0] p_ZL14storage_matrix_180_load_reg_7232;
reg   [0:0] p_ZL14storage_matrix_188_load_reg_7237;
reg   [0:0] p_ZL14storage_matrix_196_load_reg_7242;
reg   [0:0] p_ZL14storage_matrix_204_load_reg_7247;
reg   [0:0] p_ZL14storage_matrix_212_load_reg_7252;
reg   [0:0] p_ZL14storage_matrix_220_load_reg_7257;
reg   [0:0] p_ZL14storage_matrix_228_load_reg_7262;
reg   [0:0] p_ZL14storage_matrix_236_load_reg_7267;
reg   [0:0] p_ZL14storage_matrix_244_load_reg_7272;
reg   [0:0] p_ZL14storage_matrix_252_load_reg_7277;
reg   [0:0] p_ZL14storage_matrix_5_load_reg_7282;
reg   [0:0] p_ZL14storage_matrix_13_load_reg_7287;
reg   [0:0] p_ZL14storage_matrix_21_load_reg_7292;
reg   [0:0] p_ZL14storage_matrix_29_load_reg_7297;
reg   [0:0] p_ZL14storage_matrix_37_load_reg_7302;
reg   [0:0] p_ZL14storage_matrix_45_load_reg_7307;
reg   [0:0] p_ZL14storage_matrix_53_load_reg_7312;
reg   [0:0] p_ZL14storage_matrix_61_load_reg_7317;
reg   [0:0] p_ZL14storage_matrix_69_load_reg_7322;
reg   [0:0] p_ZL14storage_matrix_77_load_reg_7327;
reg   [0:0] p_ZL14storage_matrix_85_load_reg_7332;
reg   [0:0] p_ZL14storage_matrix_93_load_reg_7337;
reg   [0:0] p_ZL14storage_matrix_101_load_reg_7342;
reg   [0:0] p_ZL14storage_matrix_109_load_reg_7347;
reg   [0:0] p_ZL14storage_matrix_117_load_reg_7352;
reg   [0:0] p_ZL14storage_matrix_125_load_reg_7357;
reg   [0:0] p_ZL14storage_matrix_133_load_reg_7362;
reg   [0:0] p_ZL14storage_matrix_141_load_reg_7367;
reg   [0:0] p_ZL14storage_matrix_149_load_reg_7372;
reg   [0:0] p_ZL14storage_matrix_157_load_reg_7377;
reg   [0:0] p_ZL14storage_matrix_165_load_reg_7382;
reg   [0:0] p_ZL14storage_matrix_173_load_reg_7387;
reg   [0:0] p_ZL14storage_matrix_181_load_reg_7392;
reg   [0:0] p_ZL14storage_matrix_189_load_reg_7397;
reg   [0:0] p_ZL14storage_matrix_197_load_reg_7402;
reg   [0:0] p_ZL14storage_matrix_205_load_reg_7407;
reg   [0:0] p_ZL14storage_matrix_213_load_reg_7412;
reg   [0:0] p_ZL14storage_matrix_221_load_reg_7417;
reg   [0:0] p_ZL14storage_matrix_229_load_reg_7422;
reg   [0:0] p_ZL14storage_matrix_237_load_reg_7427;
reg   [0:0] p_ZL14storage_matrix_245_load_reg_7432;
reg   [0:0] p_ZL14storage_matrix_253_load_reg_7437;
reg   [0:0] p_ZL14storage_matrix_6_load_reg_7442;
reg   [0:0] p_ZL14storage_matrix_14_load_reg_7447;
reg   [0:0] p_ZL14storage_matrix_22_load_reg_7452;
reg   [0:0] p_ZL14storage_matrix_30_load_reg_7457;
reg   [0:0] p_ZL14storage_matrix_38_load_reg_7462;
reg   [0:0] p_ZL14storage_matrix_46_load_reg_7467;
reg   [0:0] p_ZL14storage_matrix_54_load_reg_7472;
reg   [0:0] p_ZL14storage_matrix_62_load_reg_7477;
reg   [0:0] p_ZL14storage_matrix_70_load_reg_7482;
reg   [0:0] p_ZL14storage_matrix_78_load_reg_7487;
reg   [0:0] p_ZL14storage_matrix_86_load_reg_7492;
reg   [0:0] p_ZL14storage_matrix_94_load_reg_7497;
reg   [0:0] p_ZL14storage_matrix_102_load_reg_7502;
reg   [0:0] p_ZL14storage_matrix_110_load_reg_7507;
reg   [0:0] p_ZL14storage_matrix_118_load_reg_7512;
reg   [0:0] p_ZL14storage_matrix_126_load_reg_7517;
reg   [0:0] p_ZL14storage_matrix_134_load_reg_7522;
reg   [0:0] p_ZL14storage_matrix_142_load_reg_7527;
reg   [0:0] p_ZL14storage_matrix_150_load_reg_7532;
reg   [0:0] p_ZL14storage_matrix_158_load_reg_7537;
reg   [0:0] p_ZL14storage_matrix_166_load_reg_7542;
reg   [0:0] p_ZL14storage_matrix_174_load_reg_7547;
reg   [0:0] p_ZL14storage_matrix_182_load_reg_7552;
reg   [0:0] p_ZL14storage_matrix_190_load_reg_7557;
reg   [0:0] p_ZL14storage_matrix_198_load_reg_7562;
reg   [0:0] p_ZL14storage_matrix_206_load_reg_7567;
reg   [0:0] p_ZL14storage_matrix_214_load_reg_7572;
reg   [0:0] p_ZL14storage_matrix_222_load_reg_7577;
reg   [0:0] p_ZL14storage_matrix_230_load_reg_7582;
reg   [0:0] p_ZL14storage_matrix_238_load_reg_7587;
reg   [0:0] p_ZL14storage_matrix_246_load_reg_7592;
reg   [0:0] p_ZL14storage_matrix_254_load_reg_7597;
reg   [0:0] p_ZL14storage_matrix_7_load_reg_7602;
reg   [0:0] p_ZL14storage_matrix_15_load_reg_7607;
reg   [0:0] p_ZL14storage_matrix_23_load_reg_7612;
reg   [0:0] p_ZL14storage_matrix_31_load_reg_7617;
reg   [0:0] p_ZL14storage_matrix_39_load_reg_7622;
reg   [0:0] p_ZL14storage_matrix_47_load_reg_7627;
reg   [0:0] p_ZL14storage_matrix_55_load_reg_7632;
reg   [0:0] p_ZL14storage_matrix_63_load_reg_7637;
reg   [0:0] p_ZL14storage_matrix_71_load_reg_7642;
reg   [0:0] p_ZL14storage_matrix_79_load_reg_7647;
reg   [0:0] p_ZL14storage_matrix_87_load_reg_7652;
reg   [0:0] p_ZL14storage_matrix_95_load_reg_7657;
reg   [0:0] p_ZL14storage_matrix_103_load_reg_7662;
reg   [0:0] p_ZL14storage_matrix_111_load_reg_7667;
reg   [0:0] p_ZL14storage_matrix_119_load_reg_7672;
reg   [0:0] p_ZL14storage_matrix_127_load_reg_7677;
reg   [0:0] p_ZL14storage_matrix_135_load_reg_7682;
reg   [0:0] p_ZL14storage_matrix_143_load_reg_7687;
reg   [0:0] p_ZL14storage_matrix_151_load_reg_7692;
reg   [0:0] p_ZL14storage_matrix_159_load_reg_7697;
reg   [0:0] p_ZL14storage_matrix_167_load_reg_7702;
reg   [0:0] p_ZL14storage_matrix_175_load_reg_7707;
reg   [0:0] p_ZL14storage_matrix_183_load_reg_7712;
reg   [0:0] p_ZL14storage_matrix_191_load_reg_7717;
reg   [0:0] p_ZL14storage_matrix_199_load_reg_7722;
reg   [0:0] p_ZL14storage_matrix_207_load_reg_7727;
reg   [0:0] p_ZL14storage_matrix_215_load_reg_7732;
reg   [0:0] p_ZL14storage_matrix_223_load_reg_7737;
reg   [0:0] p_ZL14storage_matrix_231_load_reg_7742;
reg   [0:0] p_ZL14storage_matrix_239_load_reg_7747;
reg   [0:0] p_ZL14storage_matrix_247_load_reg_7752;
reg   [0:0] p_ZL14storage_matrix_255_load_reg_7757;
wire   [5:0] threshold_V_3_fu_5055_p2;
wire    ap_CS_fsm_state6;
wire   [6:0] threshW_fu_5116_p2;
reg   [6:0] threshW_reg_7767;
wire    ap_CS_fsm_state9;
reg   [4:0] v_V_address0;
reg    v_V_ce0;
reg    v_V_we0;
reg   [6:0] v_V_d0;
reg   [4:0] v_V_address1;
reg    v_V_ce1;
wire   [6:0] v_V_q1;
reg   [4:0] v_V_1_address0;
reg    v_V_1_ce0;
reg    v_V_1_we0;
reg   [6:0] v_V_1_d0;
reg   [4:0] v_V_1_address1;
reg    v_V_1_ce1;
wire   [6:0] v_V_1_q1;
reg   [4:0] v_V_2_address0;
reg    v_V_2_ce0;
reg    v_V_2_we0;
reg   [6:0] v_V_2_d0;
reg   [4:0] v_V_2_address1;
reg    v_V_2_ce1;
wire   [6:0] v_V_2_q1;
reg   [4:0] v_V_3_address0;
reg    v_V_3_ce0;
reg    v_V_3_we0;
reg   [6:0] v_V_3_d0;
reg   [4:0] v_V_3_address1;
reg    v_V_3_ce1;
wire   [6:0] v_V_3_q1;
reg   [4:0] v_V_4_address0;
reg    v_V_4_ce0;
reg    v_V_4_we0;
reg   [6:0] v_V_4_d0;
reg   [4:0] v_V_4_address1;
reg    v_V_4_ce1;
wire   [6:0] v_V_4_q1;
reg   [4:0] v_V_5_address0;
reg    v_V_5_ce0;
reg    v_V_5_we0;
reg   [6:0] v_V_5_d0;
reg   [4:0] v_V_5_address1;
reg    v_V_5_ce1;
wire   [6:0] v_V_5_q1;
reg   [4:0] v_V_6_address0;
reg    v_V_6_ce0;
reg    v_V_6_we0;
reg   [6:0] v_V_6_d0;
reg   [4:0] v_V_6_address1;
reg    v_V_6_ce1;
wire   [6:0] v_V_6_q1;
reg   [4:0] v_V_7_address0;
reg    v_V_7_ce0;
reg    v_V_7_we0;
reg   [6:0] v_V_7_d0;
reg   [4:0] v_V_7_address1;
reg    v_V_7_ce1;
wire   [6:0] v_V_7_q1;
reg   [4:0] ref_timer_V_address0;
reg    ref_timer_V_ce0;
reg    ref_timer_V_we0;
reg   [2:0] ref_timer_V_d0;
wire   [2:0] ref_timer_V_q0;
reg    ref_timer_V_ce1;
wire   [2:0] ref_timer_V_q1;
reg   [4:0] ref_timer_V_1_address0;
reg    ref_timer_V_1_ce0;
reg    ref_timer_V_1_we0;
reg   [2:0] ref_timer_V_1_d0;
wire   [2:0] ref_timer_V_1_q0;
reg    ref_timer_V_1_ce1;
wire   [2:0] ref_timer_V_1_q1;
reg   [4:0] ref_timer_V_2_address0;
reg    ref_timer_V_2_ce0;
reg    ref_timer_V_2_we0;
reg   [2:0] ref_timer_V_2_d0;
wire   [2:0] ref_timer_V_2_q0;
reg    ref_timer_V_2_ce1;
wire   [2:0] ref_timer_V_2_q1;
reg   [4:0] ref_timer_V_3_address0;
reg    ref_timer_V_3_ce0;
reg    ref_timer_V_3_we0;
reg   [2:0] ref_timer_V_3_d0;
wire   [2:0] ref_timer_V_3_q0;
reg    ref_timer_V_3_ce1;
wire   [2:0] ref_timer_V_3_q1;
reg   [4:0] ref_timer_V_4_address0;
reg    ref_timer_V_4_ce0;
reg    ref_timer_V_4_we0;
reg   [2:0] ref_timer_V_4_d0;
wire   [2:0] ref_timer_V_4_q0;
reg    ref_timer_V_4_ce1;
wire   [2:0] ref_timer_V_4_q1;
reg   [4:0] ref_timer_V_5_address0;
reg    ref_timer_V_5_ce0;
reg    ref_timer_V_5_we0;
reg   [2:0] ref_timer_V_5_d0;
wire   [2:0] ref_timer_V_5_q0;
reg    ref_timer_V_5_ce1;
wire   [2:0] ref_timer_V_5_q1;
reg   [4:0] ref_timer_V_6_address0;
reg    ref_timer_V_6_ce0;
reg    ref_timer_V_6_we0;
reg   [2:0] ref_timer_V_6_d0;
wire   [2:0] ref_timer_V_6_q0;
reg    ref_timer_V_6_ce1;
wire   [2:0] ref_timer_V_6_q1;
reg   [4:0] ref_timer_V_7_address0;
reg    ref_timer_V_7_ce0;
reg    ref_timer_V_7_we0;
reg   [2:0] ref_timer_V_7_d0;
wire   [2:0] ref_timer_V_7_q0;
reg    ref_timer_V_7_ce1;
wire   [2:0] ref_timer_V_7_q1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_done;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_idle;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_d0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_done;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_idle;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_done;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_idle;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_1_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_2_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_3_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_4_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_5_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_6_ce0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_done;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_idle;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TREADY;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_we0;
wire   [2:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_ce1;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_ce0;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0;
wire   [6:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_d0;
wire   [4:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address1;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_ce1;
wire   [31:0] grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA;
wire    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID;
reg   [5:0] threshold_V_reg_4024;
wire    ap_CS_fsm_state7;
reg   [5:0] threshold_V_2_reg_4036;
reg    ap_block_state6_on_subcall_done;
reg    grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;
wire   [0:0] icmp_ln33_fu_4693_p2;
reg    grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;
reg    grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;
wire    ap_CS_fsm_state10;
wire   [63:0] conv_i_fu_4791_p1;
reg   [8:0] s_fu_600;
reg   [7:0] cur_id_V_fu_604;
wire   [7:0] cur_id_V_3_fu_5065_p3;
wire   [7:0] cur_id_V_1_fu_4657_p1;
reg   [15:0] cur_time_V_1_fu_608;
wire   [15:0] cur_time_V_4_fu_5073_p3;
wire   [15:0] grp_fu_4644_p4;
reg   [31:0] spikes_read_fu_612;
wire   [31:0] spikes_read_3_fu_5085_p3;
wire   [31:0] zext_ln27_fu_4661_p1;
reg   [0:0] has_spike_fu_616;
wire   [0:0] grp_nbread_fu_690_p2_0;
wire   [7:0] trunc_ln34_fu_4705_p1;
wire   [10:0] shl_ln_fu_4708_p3;
wire   [8:0] shl_ln34_fu_4720_p2;
wire   [11:0] zext_ln34_fu_4716_p1;
wire   [11:0] zext_ln34_1_fu_4725_p1;
wire   [11:0] add_ln34_fu_4729_p2;
wire   [11:0] bin_end_fu_4745_p2;
wire   [0:0] icmp_ln48_fu_4764_p2;
wire   [0:0] icmp_ln1027_fu_4769_p2;
wire   [0:0] and_ln48_fu_4774_p2;
wire   [7:0] cur_id_V_2_fu_5061_p1;
wire   [31:0] add_ln66_fu_5080_p2;
wire   [5:0] threshW_fu_5116_p0;
wire   [4:0] threshW_fu_5116_p1;
wire    ap_CS_fsm_state11;
wire    regslice_both_out_spikes_U_apdone_blk;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    regslice_both_in_spikes_U_apdone_blk;
wire   [31:0] in_spikes_TDATA_int_regslice;
wire    in_spikes_TVALID_int_regslice;
reg    in_spikes_TREADY_int_regslice;
wire    regslice_both_in_spikes_U_ack_in;
wire    out_spikes_TREADY_int_regslice;
wire    regslice_both_out_spikes_U_vld_out;
wire   [6:0] threshW_fu_5116_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg = 1'b0;
#0 grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg = 1'b0;
#0 grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg = 1'b0;
#0 grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg = 1'b0;
end

spiking_binam_p_ZL14storage_matrix_0_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_0_address0),
    .ce0(p_ZL14storage_matrix_0_ce0),
    .q0(p_ZL14storage_matrix_0_q0)
);

spiking_binam_p_ZL14storage_matrix_8_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_8_address0),
    .ce0(p_ZL14storage_matrix_8_ce0),
    .q0(p_ZL14storage_matrix_8_q0)
);

spiking_binam_p_ZL14storage_matrix_16_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_16_address0),
    .ce0(p_ZL14storage_matrix_16_ce0),
    .q0(p_ZL14storage_matrix_16_q0)
);

spiking_binam_p_ZL14storage_matrix_24_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_24_address0),
    .ce0(p_ZL14storage_matrix_24_ce0),
    .q0(p_ZL14storage_matrix_24_q0)
);

spiking_binam_p_ZL14storage_matrix_32_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_32_address0),
    .ce0(p_ZL14storage_matrix_32_ce0),
    .q0(p_ZL14storage_matrix_32_q0)
);

spiking_binam_p_ZL14storage_matrix_40_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_40_address0),
    .ce0(p_ZL14storage_matrix_40_ce0),
    .q0(p_ZL14storage_matrix_40_q0)
);

spiking_binam_p_ZL14storage_matrix_48_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_48_address0),
    .ce0(p_ZL14storage_matrix_48_ce0),
    .q0(p_ZL14storage_matrix_48_q0)
);

spiking_binam_p_ZL14storage_matrix_56_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_56_address0),
    .ce0(p_ZL14storage_matrix_56_ce0),
    .q0(p_ZL14storage_matrix_56_q0)
);

spiking_binam_p_ZL14storage_matrix_64_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_64_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_64_address0),
    .ce0(p_ZL14storage_matrix_64_ce0),
    .q0(p_ZL14storage_matrix_64_q0)
);

spiking_binam_p_ZL14storage_matrix_72_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_72_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_72_address0),
    .ce0(p_ZL14storage_matrix_72_ce0),
    .q0(p_ZL14storage_matrix_72_q0)
);

spiking_binam_p_ZL14storage_matrix_80_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_80_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_80_address0),
    .ce0(p_ZL14storage_matrix_80_ce0),
    .q0(p_ZL14storage_matrix_80_q0)
);

spiking_binam_p_ZL14storage_matrix_88_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_88_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_88_address0),
    .ce0(p_ZL14storage_matrix_88_ce0),
    .q0(p_ZL14storage_matrix_88_q0)
);

spiking_binam_p_ZL14storage_matrix_96_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_96_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_96_address0),
    .ce0(p_ZL14storage_matrix_96_ce0),
    .q0(p_ZL14storage_matrix_96_q0)
);

spiking_binam_p_ZL14storage_matrix_104_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_104_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_104_address0),
    .ce0(p_ZL14storage_matrix_104_ce0),
    .q0(p_ZL14storage_matrix_104_q0)
);

spiking_binam_p_ZL14storage_matrix_112_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_112_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_112_address0),
    .ce0(p_ZL14storage_matrix_112_ce0),
    .q0(p_ZL14storage_matrix_112_q0)
);

spiking_binam_p_ZL14storage_matrix_120_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_120_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_120_address0),
    .ce0(p_ZL14storage_matrix_120_ce0),
    .q0(p_ZL14storage_matrix_120_q0)
);

spiking_binam_p_ZL14storage_matrix_128_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_128_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_128_address0),
    .ce0(p_ZL14storage_matrix_128_ce0),
    .q0(p_ZL14storage_matrix_128_q0)
);

spiking_binam_p_ZL14storage_matrix_136_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_136_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_136_address0),
    .ce0(p_ZL14storage_matrix_136_ce0),
    .q0(p_ZL14storage_matrix_136_q0)
);

spiking_binam_p_ZL14storage_matrix_144_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_144_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_144_address0),
    .ce0(p_ZL14storage_matrix_144_ce0),
    .q0(p_ZL14storage_matrix_144_q0)
);

spiking_binam_p_ZL14storage_matrix_152_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_152_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_152_address0),
    .ce0(p_ZL14storage_matrix_152_ce0),
    .q0(p_ZL14storage_matrix_152_q0)
);

spiking_binam_p_ZL14storage_matrix_160_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_160_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_160_address0),
    .ce0(p_ZL14storage_matrix_160_ce0),
    .q0(p_ZL14storage_matrix_160_q0)
);

spiking_binam_p_ZL14storage_matrix_168_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_168_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_168_address0),
    .ce0(p_ZL14storage_matrix_168_ce0),
    .q0(p_ZL14storage_matrix_168_q0)
);

spiking_binam_p_ZL14storage_matrix_176_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_176_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_176_address0),
    .ce0(p_ZL14storage_matrix_176_ce0),
    .q0(p_ZL14storage_matrix_176_q0)
);

spiking_binam_p_ZL14storage_matrix_184_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_184_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_184_address0),
    .ce0(p_ZL14storage_matrix_184_ce0),
    .q0(p_ZL14storage_matrix_184_q0)
);

spiking_binam_p_ZL14storage_matrix_192_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_192_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_192_address0),
    .ce0(p_ZL14storage_matrix_192_ce0),
    .q0(p_ZL14storage_matrix_192_q0)
);

spiking_binam_p_ZL14storage_matrix_200_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_200_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_200_address0),
    .ce0(p_ZL14storage_matrix_200_ce0),
    .q0(p_ZL14storage_matrix_200_q0)
);

spiking_binam_p_ZL14storage_matrix_208_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_208_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_208_address0),
    .ce0(p_ZL14storage_matrix_208_ce0),
    .q0(p_ZL14storage_matrix_208_q0)
);

spiking_binam_p_ZL14storage_matrix_216_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_216_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_216_address0),
    .ce0(p_ZL14storage_matrix_216_ce0),
    .q0(p_ZL14storage_matrix_216_q0)
);

spiking_binam_p_ZL14storage_matrix_224_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_224_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_224_address0),
    .ce0(p_ZL14storage_matrix_224_ce0),
    .q0(p_ZL14storage_matrix_224_q0)
);

spiking_binam_p_ZL14storage_matrix_232_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_232_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_232_address0),
    .ce0(p_ZL14storage_matrix_232_ce0),
    .q0(p_ZL14storage_matrix_232_q0)
);

spiking_binam_p_ZL14storage_matrix_240_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_240_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_240_address0),
    .ce0(p_ZL14storage_matrix_240_ce0),
    .q0(p_ZL14storage_matrix_240_q0)
);

spiking_binam_p_ZL14storage_matrix_248_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_248_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_248_address0),
    .ce0(p_ZL14storage_matrix_248_ce0),
    .q0(p_ZL14storage_matrix_248_q0)
);

spiking_binam_p_ZL14storage_matrix_1_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_1_address0),
    .ce0(p_ZL14storage_matrix_1_ce0),
    .q0(p_ZL14storage_matrix_1_q0)
);

spiking_binam_p_ZL14storage_matrix_9_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_9_address0),
    .ce0(p_ZL14storage_matrix_9_ce0),
    .q0(p_ZL14storage_matrix_9_q0)
);

spiking_binam_p_ZL14storage_matrix_17_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_17_address0),
    .ce0(p_ZL14storage_matrix_17_ce0),
    .q0(p_ZL14storage_matrix_17_q0)
);

spiking_binam_p_ZL14storage_matrix_25_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_25_address0),
    .ce0(p_ZL14storage_matrix_25_ce0),
    .q0(p_ZL14storage_matrix_25_q0)
);

spiking_binam_p_ZL14storage_matrix_33_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_33_address0),
    .ce0(p_ZL14storage_matrix_33_ce0),
    .q0(p_ZL14storage_matrix_33_q0)
);

spiking_binam_p_ZL14storage_matrix_41_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_41_address0),
    .ce0(p_ZL14storage_matrix_41_ce0),
    .q0(p_ZL14storage_matrix_41_q0)
);

spiking_binam_p_ZL14storage_matrix_49_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_49_address0),
    .ce0(p_ZL14storage_matrix_49_ce0),
    .q0(p_ZL14storage_matrix_49_q0)
);

spiking_binam_p_ZL14storage_matrix_57_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_57_address0),
    .ce0(p_ZL14storage_matrix_57_ce0),
    .q0(p_ZL14storage_matrix_57_q0)
);

spiking_binam_p_ZL14storage_matrix_65_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_65_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_65_address0),
    .ce0(p_ZL14storage_matrix_65_ce0),
    .q0(p_ZL14storage_matrix_65_q0)
);

spiking_binam_p_ZL14storage_matrix_73_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_73_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_73_address0),
    .ce0(p_ZL14storage_matrix_73_ce0),
    .q0(p_ZL14storage_matrix_73_q0)
);

spiking_binam_p_ZL14storage_matrix_81_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_81_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_81_address0),
    .ce0(p_ZL14storage_matrix_81_ce0),
    .q0(p_ZL14storage_matrix_81_q0)
);

spiking_binam_p_ZL14storage_matrix_89_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_89_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_89_address0),
    .ce0(p_ZL14storage_matrix_89_ce0),
    .q0(p_ZL14storage_matrix_89_q0)
);

spiking_binam_p_ZL14storage_matrix_97_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_97_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_97_address0),
    .ce0(p_ZL14storage_matrix_97_ce0),
    .q0(p_ZL14storage_matrix_97_q0)
);

spiking_binam_p_ZL14storage_matrix_105_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_105_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_105_address0),
    .ce0(p_ZL14storage_matrix_105_ce0),
    .q0(p_ZL14storage_matrix_105_q0)
);

spiking_binam_p_ZL14storage_matrix_113_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_113_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_113_address0),
    .ce0(p_ZL14storage_matrix_113_ce0),
    .q0(p_ZL14storage_matrix_113_q0)
);

spiking_binam_p_ZL14storage_matrix_121_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_121_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_121_address0),
    .ce0(p_ZL14storage_matrix_121_ce0),
    .q0(p_ZL14storage_matrix_121_q0)
);

spiking_binam_p_ZL14storage_matrix_129_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_129_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_129_address0),
    .ce0(p_ZL14storage_matrix_129_ce0),
    .q0(p_ZL14storage_matrix_129_q0)
);

spiking_binam_p_ZL14storage_matrix_137_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_137_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_137_address0),
    .ce0(p_ZL14storage_matrix_137_ce0),
    .q0(p_ZL14storage_matrix_137_q0)
);

spiking_binam_p_ZL14storage_matrix_145_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_145_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_145_address0),
    .ce0(p_ZL14storage_matrix_145_ce0),
    .q0(p_ZL14storage_matrix_145_q0)
);

spiking_binam_p_ZL14storage_matrix_153_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_153_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_153_address0),
    .ce0(p_ZL14storage_matrix_153_ce0),
    .q0(p_ZL14storage_matrix_153_q0)
);

spiking_binam_p_ZL14storage_matrix_161_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_161_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_161_address0),
    .ce0(p_ZL14storage_matrix_161_ce0),
    .q0(p_ZL14storage_matrix_161_q0)
);

spiking_binam_p_ZL14storage_matrix_169_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_169_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_169_address0),
    .ce0(p_ZL14storage_matrix_169_ce0),
    .q0(p_ZL14storage_matrix_169_q0)
);

spiking_binam_p_ZL14storage_matrix_177_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_177_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_177_address0),
    .ce0(p_ZL14storage_matrix_177_ce0),
    .q0(p_ZL14storage_matrix_177_q0)
);

spiking_binam_p_ZL14storage_matrix_185_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_185_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_185_address0),
    .ce0(p_ZL14storage_matrix_185_ce0),
    .q0(p_ZL14storage_matrix_185_q0)
);

spiking_binam_p_ZL14storage_matrix_193_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_193_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_193_address0),
    .ce0(p_ZL14storage_matrix_193_ce0),
    .q0(p_ZL14storage_matrix_193_q0)
);

spiking_binam_p_ZL14storage_matrix_201_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_201_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_201_address0),
    .ce0(p_ZL14storage_matrix_201_ce0),
    .q0(p_ZL14storage_matrix_201_q0)
);

spiking_binam_p_ZL14storage_matrix_209_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_209_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_209_address0),
    .ce0(p_ZL14storage_matrix_209_ce0),
    .q0(p_ZL14storage_matrix_209_q0)
);

spiking_binam_p_ZL14storage_matrix_217_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_217_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_217_address0),
    .ce0(p_ZL14storage_matrix_217_ce0),
    .q0(p_ZL14storage_matrix_217_q0)
);

spiking_binam_p_ZL14storage_matrix_225_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_225_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_225_address0),
    .ce0(p_ZL14storage_matrix_225_ce0),
    .q0(p_ZL14storage_matrix_225_q0)
);

spiking_binam_p_ZL14storage_matrix_233_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_233_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_233_address0),
    .ce0(p_ZL14storage_matrix_233_ce0),
    .q0(p_ZL14storage_matrix_233_q0)
);

spiking_binam_p_ZL14storage_matrix_241_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_241_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_241_address0),
    .ce0(p_ZL14storage_matrix_241_ce0),
    .q0(p_ZL14storage_matrix_241_q0)
);

spiking_binam_p_ZL14storage_matrix_249_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_249_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_249_address0),
    .ce0(p_ZL14storage_matrix_249_ce0),
    .q0(p_ZL14storage_matrix_249_q0)
);

spiking_binam_p_ZL14storage_matrix_2_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_2_address0),
    .ce0(p_ZL14storage_matrix_2_ce0),
    .q0(p_ZL14storage_matrix_2_q0)
);

spiking_binam_p_ZL14storage_matrix_10_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_10_address0),
    .ce0(p_ZL14storage_matrix_10_ce0),
    .q0(p_ZL14storage_matrix_10_q0)
);

spiking_binam_p_ZL14storage_matrix_18_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_18_address0),
    .ce0(p_ZL14storage_matrix_18_ce0),
    .q0(p_ZL14storage_matrix_18_q0)
);

spiking_binam_p_ZL14storage_matrix_26_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_26_address0),
    .ce0(p_ZL14storage_matrix_26_ce0),
    .q0(p_ZL14storage_matrix_26_q0)
);

spiking_binam_p_ZL14storage_matrix_34_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_34_address0),
    .ce0(p_ZL14storage_matrix_34_ce0),
    .q0(p_ZL14storage_matrix_34_q0)
);

spiking_binam_p_ZL14storage_matrix_42_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_42_address0),
    .ce0(p_ZL14storage_matrix_42_ce0),
    .q0(p_ZL14storage_matrix_42_q0)
);

spiking_binam_p_ZL14storage_matrix_50_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_50_address0),
    .ce0(p_ZL14storage_matrix_50_ce0),
    .q0(p_ZL14storage_matrix_50_q0)
);

spiking_binam_p_ZL14storage_matrix_58_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_58_address0),
    .ce0(p_ZL14storage_matrix_58_ce0),
    .q0(p_ZL14storage_matrix_58_q0)
);

spiking_binam_p_ZL14storage_matrix_66_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_66_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_66_address0),
    .ce0(p_ZL14storage_matrix_66_ce0),
    .q0(p_ZL14storage_matrix_66_q0)
);

spiking_binam_p_ZL14storage_matrix_74_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_74_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_74_address0),
    .ce0(p_ZL14storage_matrix_74_ce0),
    .q0(p_ZL14storage_matrix_74_q0)
);

spiking_binam_p_ZL14storage_matrix_82_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_82_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_82_address0),
    .ce0(p_ZL14storage_matrix_82_ce0),
    .q0(p_ZL14storage_matrix_82_q0)
);

spiking_binam_p_ZL14storage_matrix_90_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_90_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_90_address0),
    .ce0(p_ZL14storage_matrix_90_ce0),
    .q0(p_ZL14storage_matrix_90_q0)
);

spiking_binam_p_ZL14storage_matrix_98_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_98_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_98_address0),
    .ce0(p_ZL14storage_matrix_98_ce0),
    .q0(p_ZL14storage_matrix_98_q0)
);

spiking_binam_p_ZL14storage_matrix_106_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_106_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_106_address0),
    .ce0(p_ZL14storage_matrix_106_ce0),
    .q0(p_ZL14storage_matrix_106_q0)
);

spiking_binam_p_ZL14storage_matrix_114_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_114_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_114_address0),
    .ce0(p_ZL14storage_matrix_114_ce0),
    .q0(p_ZL14storage_matrix_114_q0)
);

spiking_binam_p_ZL14storage_matrix_122_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_122_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_122_address0),
    .ce0(p_ZL14storage_matrix_122_ce0),
    .q0(p_ZL14storage_matrix_122_q0)
);

spiking_binam_p_ZL14storage_matrix_130_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_130_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_130_address0),
    .ce0(p_ZL14storage_matrix_130_ce0),
    .q0(p_ZL14storage_matrix_130_q0)
);

spiking_binam_p_ZL14storage_matrix_138_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_138_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_138_address0),
    .ce0(p_ZL14storage_matrix_138_ce0),
    .q0(p_ZL14storage_matrix_138_q0)
);

spiking_binam_p_ZL14storage_matrix_146_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_146_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_146_address0),
    .ce0(p_ZL14storage_matrix_146_ce0),
    .q0(p_ZL14storage_matrix_146_q0)
);

spiking_binam_p_ZL14storage_matrix_154_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_154_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_154_address0),
    .ce0(p_ZL14storage_matrix_154_ce0),
    .q0(p_ZL14storage_matrix_154_q0)
);

spiking_binam_p_ZL14storage_matrix_162_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_162_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_162_address0),
    .ce0(p_ZL14storage_matrix_162_ce0),
    .q0(p_ZL14storage_matrix_162_q0)
);

spiking_binam_p_ZL14storage_matrix_170_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_170_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_170_address0),
    .ce0(p_ZL14storage_matrix_170_ce0),
    .q0(p_ZL14storage_matrix_170_q0)
);

spiking_binam_p_ZL14storage_matrix_178_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_178_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_178_address0),
    .ce0(p_ZL14storage_matrix_178_ce0),
    .q0(p_ZL14storage_matrix_178_q0)
);

spiking_binam_p_ZL14storage_matrix_186_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_186_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_186_address0),
    .ce0(p_ZL14storage_matrix_186_ce0),
    .q0(p_ZL14storage_matrix_186_q0)
);

spiking_binam_p_ZL14storage_matrix_194_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_194_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_194_address0),
    .ce0(p_ZL14storage_matrix_194_ce0),
    .q0(p_ZL14storage_matrix_194_q0)
);

spiking_binam_p_ZL14storage_matrix_202_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_202_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_202_address0),
    .ce0(p_ZL14storage_matrix_202_ce0),
    .q0(p_ZL14storage_matrix_202_q0)
);

spiking_binam_p_ZL14storage_matrix_210_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_210_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_210_address0),
    .ce0(p_ZL14storage_matrix_210_ce0),
    .q0(p_ZL14storage_matrix_210_q0)
);

spiking_binam_p_ZL14storage_matrix_218_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_218_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_218_address0),
    .ce0(p_ZL14storage_matrix_218_ce0),
    .q0(p_ZL14storage_matrix_218_q0)
);

spiking_binam_p_ZL14storage_matrix_226_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_226_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_226_address0),
    .ce0(p_ZL14storage_matrix_226_ce0),
    .q0(p_ZL14storage_matrix_226_q0)
);

spiking_binam_p_ZL14storage_matrix_234_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_234_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_234_address0),
    .ce0(p_ZL14storage_matrix_234_ce0),
    .q0(p_ZL14storage_matrix_234_q0)
);

spiking_binam_p_ZL14storage_matrix_242_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_242_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_242_address0),
    .ce0(p_ZL14storage_matrix_242_ce0),
    .q0(p_ZL14storage_matrix_242_q0)
);

spiking_binam_p_ZL14storage_matrix_250_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_250_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_250_address0),
    .ce0(p_ZL14storage_matrix_250_ce0),
    .q0(p_ZL14storage_matrix_250_q0)
);

spiking_binam_p_ZL14storage_matrix_3_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_3_address0),
    .ce0(p_ZL14storage_matrix_3_ce0),
    .q0(p_ZL14storage_matrix_3_q0)
);

spiking_binam_p_ZL14storage_matrix_11_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_11_address0),
    .ce0(p_ZL14storage_matrix_11_ce0),
    .q0(p_ZL14storage_matrix_11_q0)
);

spiking_binam_p_ZL14storage_matrix_19_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_19_address0),
    .ce0(p_ZL14storage_matrix_19_ce0),
    .q0(p_ZL14storage_matrix_19_q0)
);

spiking_binam_p_ZL14storage_matrix_27_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_27_address0),
    .ce0(p_ZL14storage_matrix_27_ce0),
    .q0(p_ZL14storage_matrix_27_q0)
);

spiking_binam_p_ZL14storage_matrix_35_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_35_address0),
    .ce0(p_ZL14storage_matrix_35_ce0),
    .q0(p_ZL14storage_matrix_35_q0)
);

spiking_binam_p_ZL14storage_matrix_43_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_43_address0),
    .ce0(p_ZL14storage_matrix_43_ce0),
    .q0(p_ZL14storage_matrix_43_q0)
);

spiking_binam_p_ZL14storage_matrix_51_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_51_address0),
    .ce0(p_ZL14storage_matrix_51_ce0),
    .q0(p_ZL14storage_matrix_51_q0)
);

spiking_binam_p_ZL14storage_matrix_59_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_59_address0),
    .ce0(p_ZL14storage_matrix_59_ce0),
    .q0(p_ZL14storage_matrix_59_q0)
);

spiking_binam_p_ZL14storage_matrix_67_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_67_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_67_address0),
    .ce0(p_ZL14storage_matrix_67_ce0),
    .q0(p_ZL14storage_matrix_67_q0)
);

spiking_binam_p_ZL14storage_matrix_75_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_75_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_75_address0),
    .ce0(p_ZL14storage_matrix_75_ce0),
    .q0(p_ZL14storage_matrix_75_q0)
);

spiking_binam_p_ZL14storage_matrix_83_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_83_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_83_address0),
    .ce0(p_ZL14storage_matrix_83_ce0),
    .q0(p_ZL14storage_matrix_83_q0)
);

spiking_binam_p_ZL14storage_matrix_91_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_91_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_91_address0),
    .ce0(p_ZL14storage_matrix_91_ce0),
    .q0(p_ZL14storage_matrix_91_q0)
);

spiking_binam_p_ZL14storage_matrix_99_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_99_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_99_address0),
    .ce0(p_ZL14storage_matrix_99_ce0),
    .q0(p_ZL14storage_matrix_99_q0)
);

spiking_binam_p_ZL14storage_matrix_107_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_107_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_107_address0),
    .ce0(p_ZL14storage_matrix_107_ce0),
    .q0(p_ZL14storage_matrix_107_q0)
);

spiking_binam_p_ZL14storage_matrix_115_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_115_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_115_address0),
    .ce0(p_ZL14storage_matrix_115_ce0),
    .q0(p_ZL14storage_matrix_115_q0)
);

spiking_binam_p_ZL14storage_matrix_123_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_123_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_123_address0),
    .ce0(p_ZL14storage_matrix_123_ce0),
    .q0(p_ZL14storage_matrix_123_q0)
);

spiking_binam_p_ZL14storage_matrix_131_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_131_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_131_address0),
    .ce0(p_ZL14storage_matrix_131_ce0),
    .q0(p_ZL14storage_matrix_131_q0)
);

spiking_binam_p_ZL14storage_matrix_139_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_139_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_139_address0),
    .ce0(p_ZL14storage_matrix_139_ce0),
    .q0(p_ZL14storage_matrix_139_q0)
);

spiking_binam_p_ZL14storage_matrix_147_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_147_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_147_address0),
    .ce0(p_ZL14storage_matrix_147_ce0),
    .q0(p_ZL14storage_matrix_147_q0)
);

spiking_binam_p_ZL14storage_matrix_155_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_155_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_155_address0),
    .ce0(p_ZL14storage_matrix_155_ce0),
    .q0(p_ZL14storage_matrix_155_q0)
);

spiking_binam_p_ZL14storage_matrix_163_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_163_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_163_address0),
    .ce0(p_ZL14storage_matrix_163_ce0),
    .q0(p_ZL14storage_matrix_163_q0)
);

spiking_binam_p_ZL14storage_matrix_171_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_171_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_171_address0),
    .ce0(p_ZL14storage_matrix_171_ce0),
    .q0(p_ZL14storage_matrix_171_q0)
);

spiking_binam_p_ZL14storage_matrix_179_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_179_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_179_address0),
    .ce0(p_ZL14storage_matrix_179_ce0),
    .q0(p_ZL14storage_matrix_179_q0)
);

spiking_binam_p_ZL14storage_matrix_187_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_187_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_187_address0),
    .ce0(p_ZL14storage_matrix_187_ce0),
    .q0(p_ZL14storage_matrix_187_q0)
);

spiking_binam_p_ZL14storage_matrix_195_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_195_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_195_address0),
    .ce0(p_ZL14storage_matrix_195_ce0),
    .q0(p_ZL14storage_matrix_195_q0)
);

spiking_binam_p_ZL14storage_matrix_203_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_203_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_203_address0),
    .ce0(p_ZL14storage_matrix_203_ce0),
    .q0(p_ZL14storage_matrix_203_q0)
);

spiking_binam_p_ZL14storage_matrix_211_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_211_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_211_address0),
    .ce0(p_ZL14storage_matrix_211_ce0),
    .q0(p_ZL14storage_matrix_211_q0)
);

spiking_binam_p_ZL14storage_matrix_219_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_219_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_219_address0),
    .ce0(p_ZL14storage_matrix_219_ce0),
    .q0(p_ZL14storage_matrix_219_q0)
);

spiking_binam_p_ZL14storage_matrix_227_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_227_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_227_address0),
    .ce0(p_ZL14storage_matrix_227_ce0),
    .q0(p_ZL14storage_matrix_227_q0)
);

spiking_binam_p_ZL14storage_matrix_235_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_235_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_235_address0),
    .ce0(p_ZL14storage_matrix_235_ce0),
    .q0(p_ZL14storage_matrix_235_q0)
);

spiking_binam_p_ZL14storage_matrix_243_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_243_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_243_address0),
    .ce0(p_ZL14storage_matrix_243_ce0),
    .q0(p_ZL14storage_matrix_243_q0)
);

spiking_binam_p_ZL14storage_matrix_251_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_251_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_251_address0),
    .ce0(p_ZL14storage_matrix_251_ce0),
    .q0(p_ZL14storage_matrix_251_q0)
);

spiking_binam_p_ZL14storage_matrix_4_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_4_address0),
    .ce0(p_ZL14storage_matrix_4_ce0),
    .q0(p_ZL14storage_matrix_4_q0)
);

spiking_binam_p_ZL14storage_matrix_12_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_12_address0),
    .ce0(p_ZL14storage_matrix_12_ce0),
    .q0(p_ZL14storage_matrix_12_q0)
);

spiking_binam_p_ZL14storage_matrix_20_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_20_address0),
    .ce0(p_ZL14storage_matrix_20_ce0),
    .q0(p_ZL14storage_matrix_20_q0)
);

spiking_binam_p_ZL14storage_matrix_28_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_28_address0),
    .ce0(p_ZL14storage_matrix_28_ce0),
    .q0(p_ZL14storage_matrix_28_q0)
);

spiking_binam_p_ZL14storage_matrix_36_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_36_address0),
    .ce0(p_ZL14storage_matrix_36_ce0),
    .q0(p_ZL14storage_matrix_36_q0)
);

spiking_binam_p_ZL14storage_matrix_44_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_44_address0),
    .ce0(p_ZL14storage_matrix_44_ce0),
    .q0(p_ZL14storage_matrix_44_q0)
);

spiking_binam_p_ZL14storage_matrix_52_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_52_address0),
    .ce0(p_ZL14storage_matrix_52_ce0),
    .q0(p_ZL14storage_matrix_52_q0)
);

spiking_binam_p_ZL14storage_matrix_60_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_60_address0),
    .ce0(p_ZL14storage_matrix_60_ce0),
    .q0(p_ZL14storage_matrix_60_q0)
);

spiking_binam_p_ZL14storage_matrix_68_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_68_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_68_address0),
    .ce0(p_ZL14storage_matrix_68_ce0),
    .q0(p_ZL14storage_matrix_68_q0)
);

spiking_binam_p_ZL14storage_matrix_76_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_76_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_76_address0),
    .ce0(p_ZL14storage_matrix_76_ce0),
    .q0(p_ZL14storage_matrix_76_q0)
);

spiking_binam_p_ZL14storage_matrix_84_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_84_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_84_address0),
    .ce0(p_ZL14storage_matrix_84_ce0),
    .q0(p_ZL14storage_matrix_84_q0)
);

spiking_binam_p_ZL14storage_matrix_92_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_92_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_92_address0),
    .ce0(p_ZL14storage_matrix_92_ce0),
    .q0(p_ZL14storage_matrix_92_q0)
);

spiking_binam_p_ZL14storage_matrix_100_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_100_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_100_address0),
    .ce0(p_ZL14storage_matrix_100_ce0),
    .q0(p_ZL14storage_matrix_100_q0)
);

spiking_binam_p_ZL14storage_matrix_108_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_108_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_108_address0),
    .ce0(p_ZL14storage_matrix_108_ce0),
    .q0(p_ZL14storage_matrix_108_q0)
);

spiking_binam_p_ZL14storage_matrix_116_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_116_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_116_address0),
    .ce0(p_ZL14storage_matrix_116_ce0),
    .q0(p_ZL14storage_matrix_116_q0)
);

spiking_binam_p_ZL14storage_matrix_124_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_124_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_124_address0),
    .ce0(p_ZL14storage_matrix_124_ce0),
    .q0(p_ZL14storage_matrix_124_q0)
);

spiking_binam_p_ZL14storage_matrix_132_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_132_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_132_address0),
    .ce0(p_ZL14storage_matrix_132_ce0),
    .q0(p_ZL14storage_matrix_132_q0)
);

spiking_binam_p_ZL14storage_matrix_140_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_140_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_140_address0),
    .ce0(p_ZL14storage_matrix_140_ce0),
    .q0(p_ZL14storage_matrix_140_q0)
);

spiking_binam_p_ZL14storage_matrix_148_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_148_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_148_address0),
    .ce0(p_ZL14storage_matrix_148_ce0),
    .q0(p_ZL14storage_matrix_148_q0)
);

spiking_binam_p_ZL14storage_matrix_156_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_156_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_156_address0),
    .ce0(p_ZL14storage_matrix_156_ce0),
    .q0(p_ZL14storage_matrix_156_q0)
);

spiking_binam_p_ZL14storage_matrix_164_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_164_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_164_address0),
    .ce0(p_ZL14storage_matrix_164_ce0),
    .q0(p_ZL14storage_matrix_164_q0)
);

spiking_binam_p_ZL14storage_matrix_172_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_172_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_172_address0),
    .ce0(p_ZL14storage_matrix_172_ce0),
    .q0(p_ZL14storage_matrix_172_q0)
);

spiking_binam_p_ZL14storage_matrix_180_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_180_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_180_address0),
    .ce0(p_ZL14storage_matrix_180_ce0),
    .q0(p_ZL14storage_matrix_180_q0)
);

spiking_binam_p_ZL14storage_matrix_188_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_188_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_188_address0),
    .ce0(p_ZL14storage_matrix_188_ce0),
    .q0(p_ZL14storage_matrix_188_q0)
);

spiking_binam_p_ZL14storage_matrix_196_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_196_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_196_address0),
    .ce0(p_ZL14storage_matrix_196_ce0),
    .q0(p_ZL14storage_matrix_196_q0)
);

spiking_binam_p_ZL14storage_matrix_204_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_204_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_204_address0),
    .ce0(p_ZL14storage_matrix_204_ce0),
    .q0(p_ZL14storage_matrix_204_q0)
);

spiking_binam_p_ZL14storage_matrix_212_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_212_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_212_address0),
    .ce0(p_ZL14storage_matrix_212_ce0),
    .q0(p_ZL14storage_matrix_212_q0)
);

spiking_binam_p_ZL14storage_matrix_220_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_220_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_220_address0),
    .ce0(p_ZL14storage_matrix_220_ce0),
    .q0(p_ZL14storage_matrix_220_q0)
);

spiking_binam_p_ZL14storage_matrix_228_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_228_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_228_address0),
    .ce0(p_ZL14storage_matrix_228_ce0),
    .q0(p_ZL14storage_matrix_228_q0)
);

spiking_binam_p_ZL14storage_matrix_236_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_236_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_236_address0),
    .ce0(p_ZL14storage_matrix_236_ce0),
    .q0(p_ZL14storage_matrix_236_q0)
);

spiking_binam_p_ZL14storage_matrix_244_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_244_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_244_address0),
    .ce0(p_ZL14storage_matrix_244_ce0),
    .q0(p_ZL14storage_matrix_244_q0)
);

spiking_binam_p_ZL14storage_matrix_252_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_252_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_252_address0),
    .ce0(p_ZL14storage_matrix_252_ce0),
    .q0(p_ZL14storage_matrix_252_q0)
);

spiking_binam_p_ZL14storage_matrix_5_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_5_address0),
    .ce0(p_ZL14storage_matrix_5_ce0),
    .q0(p_ZL14storage_matrix_5_q0)
);

spiking_binam_p_ZL14storage_matrix_13_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_13_address0),
    .ce0(p_ZL14storage_matrix_13_ce0),
    .q0(p_ZL14storage_matrix_13_q0)
);

spiking_binam_p_ZL14storage_matrix_21_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_21_address0),
    .ce0(p_ZL14storage_matrix_21_ce0),
    .q0(p_ZL14storage_matrix_21_q0)
);

spiking_binam_p_ZL14storage_matrix_29_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_29_address0),
    .ce0(p_ZL14storage_matrix_29_ce0),
    .q0(p_ZL14storage_matrix_29_q0)
);

spiking_binam_p_ZL14storage_matrix_37_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_37_address0),
    .ce0(p_ZL14storage_matrix_37_ce0),
    .q0(p_ZL14storage_matrix_37_q0)
);

spiking_binam_p_ZL14storage_matrix_45_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_45_address0),
    .ce0(p_ZL14storage_matrix_45_ce0),
    .q0(p_ZL14storage_matrix_45_q0)
);

spiking_binam_p_ZL14storage_matrix_53_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_53_address0),
    .ce0(p_ZL14storage_matrix_53_ce0),
    .q0(p_ZL14storage_matrix_53_q0)
);

spiking_binam_p_ZL14storage_matrix_61_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_61_address0),
    .ce0(p_ZL14storage_matrix_61_ce0),
    .q0(p_ZL14storage_matrix_61_q0)
);

spiking_binam_p_ZL14storage_matrix_69_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_69_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_69_address0),
    .ce0(p_ZL14storage_matrix_69_ce0),
    .q0(p_ZL14storage_matrix_69_q0)
);

spiking_binam_p_ZL14storage_matrix_77_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_77_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_77_address0),
    .ce0(p_ZL14storage_matrix_77_ce0),
    .q0(p_ZL14storage_matrix_77_q0)
);

spiking_binam_p_ZL14storage_matrix_85_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_85_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_85_address0),
    .ce0(p_ZL14storage_matrix_85_ce0),
    .q0(p_ZL14storage_matrix_85_q0)
);

spiking_binam_p_ZL14storage_matrix_93_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_93_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_93_address0),
    .ce0(p_ZL14storage_matrix_93_ce0),
    .q0(p_ZL14storage_matrix_93_q0)
);

spiking_binam_p_ZL14storage_matrix_101_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_101_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_101_address0),
    .ce0(p_ZL14storage_matrix_101_ce0),
    .q0(p_ZL14storage_matrix_101_q0)
);

spiking_binam_p_ZL14storage_matrix_109_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_109_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_109_address0),
    .ce0(p_ZL14storage_matrix_109_ce0),
    .q0(p_ZL14storage_matrix_109_q0)
);

spiking_binam_p_ZL14storage_matrix_117_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_117_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_117_address0),
    .ce0(p_ZL14storage_matrix_117_ce0),
    .q0(p_ZL14storage_matrix_117_q0)
);

spiking_binam_p_ZL14storage_matrix_125_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_125_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_125_address0),
    .ce0(p_ZL14storage_matrix_125_ce0),
    .q0(p_ZL14storage_matrix_125_q0)
);

spiking_binam_p_ZL14storage_matrix_133_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_133_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_133_address0),
    .ce0(p_ZL14storage_matrix_133_ce0),
    .q0(p_ZL14storage_matrix_133_q0)
);

spiking_binam_p_ZL14storage_matrix_141_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_141_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_141_address0),
    .ce0(p_ZL14storage_matrix_141_ce0),
    .q0(p_ZL14storage_matrix_141_q0)
);

spiking_binam_p_ZL14storage_matrix_149_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_149_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_149_address0),
    .ce0(p_ZL14storage_matrix_149_ce0),
    .q0(p_ZL14storage_matrix_149_q0)
);

spiking_binam_p_ZL14storage_matrix_157_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_157_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_157_address0),
    .ce0(p_ZL14storage_matrix_157_ce0),
    .q0(p_ZL14storage_matrix_157_q0)
);

spiking_binam_p_ZL14storage_matrix_165_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_165_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_165_address0),
    .ce0(p_ZL14storage_matrix_165_ce0),
    .q0(p_ZL14storage_matrix_165_q0)
);

spiking_binam_p_ZL14storage_matrix_173_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_173_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_173_address0),
    .ce0(p_ZL14storage_matrix_173_ce0),
    .q0(p_ZL14storage_matrix_173_q0)
);

spiking_binam_p_ZL14storage_matrix_181_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_181_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_181_address0),
    .ce0(p_ZL14storage_matrix_181_ce0),
    .q0(p_ZL14storage_matrix_181_q0)
);

spiking_binam_p_ZL14storage_matrix_189_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_189_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_189_address0),
    .ce0(p_ZL14storage_matrix_189_ce0),
    .q0(p_ZL14storage_matrix_189_q0)
);

spiking_binam_p_ZL14storage_matrix_197_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_197_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_197_address0),
    .ce0(p_ZL14storage_matrix_197_ce0),
    .q0(p_ZL14storage_matrix_197_q0)
);

spiking_binam_p_ZL14storage_matrix_205_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_205_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_205_address0),
    .ce0(p_ZL14storage_matrix_205_ce0),
    .q0(p_ZL14storage_matrix_205_q0)
);

spiking_binam_p_ZL14storage_matrix_213_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_213_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_213_address0),
    .ce0(p_ZL14storage_matrix_213_ce0),
    .q0(p_ZL14storage_matrix_213_q0)
);

spiking_binam_p_ZL14storage_matrix_221_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_221_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_221_address0),
    .ce0(p_ZL14storage_matrix_221_ce0),
    .q0(p_ZL14storage_matrix_221_q0)
);

spiking_binam_p_ZL14storage_matrix_229_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_229_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_229_address0),
    .ce0(p_ZL14storage_matrix_229_ce0),
    .q0(p_ZL14storage_matrix_229_q0)
);

spiking_binam_p_ZL14storage_matrix_237_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_237_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_237_address0),
    .ce0(p_ZL14storage_matrix_237_ce0),
    .q0(p_ZL14storage_matrix_237_q0)
);

spiking_binam_p_ZL14storage_matrix_245_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_245_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_245_address0),
    .ce0(p_ZL14storage_matrix_245_ce0),
    .q0(p_ZL14storage_matrix_245_q0)
);

spiking_binam_p_ZL14storage_matrix_253_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_253_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_253_address0),
    .ce0(p_ZL14storage_matrix_253_ce0),
    .q0(p_ZL14storage_matrix_253_q0)
);

spiking_binam_p_ZL14storage_matrix_6_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_6_address0),
    .ce0(p_ZL14storage_matrix_6_ce0),
    .q0(p_ZL14storage_matrix_6_q0)
);

spiking_binam_p_ZL14storage_matrix_14_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_14_address0),
    .ce0(p_ZL14storage_matrix_14_ce0),
    .q0(p_ZL14storage_matrix_14_q0)
);

spiking_binam_p_ZL14storage_matrix_22_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_22_address0),
    .ce0(p_ZL14storage_matrix_22_ce0),
    .q0(p_ZL14storage_matrix_22_q0)
);

spiking_binam_p_ZL14storage_matrix_30_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_30_address0),
    .ce0(p_ZL14storage_matrix_30_ce0),
    .q0(p_ZL14storage_matrix_30_q0)
);

spiking_binam_p_ZL14storage_matrix_38_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_38_address0),
    .ce0(p_ZL14storage_matrix_38_ce0),
    .q0(p_ZL14storage_matrix_38_q0)
);

spiking_binam_p_ZL14storage_matrix_46_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_46_address0),
    .ce0(p_ZL14storage_matrix_46_ce0),
    .q0(p_ZL14storage_matrix_46_q0)
);

spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_54_address0),
    .ce0(p_ZL14storage_matrix_54_ce0),
    .q0(p_ZL14storage_matrix_54_q0)
);

spiking_binam_p_ZL14storage_matrix_62_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_62_address0),
    .ce0(p_ZL14storage_matrix_62_ce0),
    .q0(p_ZL14storage_matrix_62_q0)
);

spiking_binam_p_ZL14storage_matrix_70_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_70_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_70_address0),
    .ce0(p_ZL14storage_matrix_70_ce0),
    .q0(p_ZL14storage_matrix_70_q0)
);

spiking_binam_p_ZL14storage_matrix_78_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_78_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_78_address0),
    .ce0(p_ZL14storage_matrix_78_ce0),
    .q0(p_ZL14storage_matrix_78_q0)
);

spiking_binam_p_ZL14storage_matrix_86_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_86_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_86_address0),
    .ce0(p_ZL14storage_matrix_86_ce0),
    .q0(p_ZL14storage_matrix_86_q0)
);

spiking_binam_p_ZL14storage_matrix_94_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_94_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_94_address0),
    .ce0(p_ZL14storage_matrix_94_ce0),
    .q0(p_ZL14storage_matrix_94_q0)
);

spiking_binam_p_ZL14storage_matrix_102_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_102_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_102_address0),
    .ce0(p_ZL14storage_matrix_102_ce0),
    .q0(p_ZL14storage_matrix_102_q0)
);

spiking_binam_p_ZL14storage_matrix_110_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_110_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_110_address0),
    .ce0(p_ZL14storage_matrix_110_ce0),
    .q0(p_ZL14storage_matrix_110_q0)
);

spiking_binam_p_ZL14storage_matrix_118_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_118_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_118_address0),
    .ce0(p_ZL14storage_matrix_118_ce0),
    .q0(p_ZL14storage_matrix_118_q0)
);

spiking_binam_p_ZL14storage_matrix_126_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_126_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_126_address0),
    .ce0(p_ZL14storage_matrix_126_ce0),
    .q0(p_ZL14storage_matrix_126_q0)
);

spiking_binam_p_ZL14storage_matrix_134_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_134_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_134_address0),
    .ce0(p_ZL14storage_matrix_134_ce0),
    .q0(p_ZL14storage_matrix_134_q0)
);

spiking_binam_p_ZL14storage_matrix_142_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_142_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_142_address0),
    .ce0(p_ZL14storage_matrix_142_ce0),
    .q0(p_ZL14storage_matrix_142_q0)
);

spiking_binam_p_ZL14storage_matrix_150_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_150_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_150_address0),
    .ce0(p_ZL14storage_matrix_150_ce0),
    .q0(p_ZL14storage_matrix_150_q0)
);

spiking_binam_p_ZL14storage_matrix_158_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_158_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_158_address0),
    .ce0(p_ZL14storage_matrix_158_ce0),
    .q0(p_ZL14storage_matrix_158_q0)
);

spiking_binam_p_ZL14storage_matrix_166_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_166_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_166_address0),
    .ce0(p_ZL14storage_matrix_166_ce0),
    .q0(p_ZL14storage_matrix_166_q0)
);

spiking_binam_p_ZL14storage_matrix_174_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_174_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_174_address0),
    .ce0(p_ZL14storage_matrix_174_ce0),
    .q0(p_ZL14storage_matrix_174_q0)
);

spiking_binam_p_ZL14storage_matrix_182_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_182_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_182_address0),
    .ce0(p_ZL14storage_matrix_182_ce0),
    .q0(p_ZL14storage_matrix_182_q0)
);

spiking_binam_p_ZL14storage_matrix_190_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_190_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_190_address0),
    .ce0(p_ZL14storage_matrix_190_ce0),
    .q0(p_ZL14storage_matrix_190_q0)
);

spiking_binam_p_ZL14storage_matrix_198_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_198_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_198_address0),
    .ce0(p_ZL14storage_matrix_198_ce0),
    .q0(p_ZL14storage_matrix_198_q0)
);

spiking_binam_p_ZL14storage_matrix_206_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_206_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_206_address0),
    .ce0(p_ZL14storage_matrix_206_ce0),
    .q0(p_ZL14storage_matrix_206_q0)
);

spiking_binam_p_ZL14storage_matrix_214_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_214_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_214_address0),
    .ce0(p_ZL14storage_matrix_214_ce0),
    .q0(p_ZL14storage_matrix_214_q0)
);

spiking_binam_p_ZL14storage_matrix_222_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_222_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_222_address0),
    .ce0(p_ZL14storage_matrix_222_ce0),
    .q0(p_ZL14storage_matrix_222_q0)
);

spiking_binam_p_ZL14storage_matrix_230_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_230_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_230_address0),
    .ce0(p_ZL14storage_matrix_230_ce0),
    .q0(p_ZL14storage_matrix_230_q0)
);

spiking_binam_p_ZL14storage_matrix_238_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_238_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_238_address0),
    .ce0(p_ZL14storage_matrix_238_ce0),
    .q0(p_ZL14storage_matrix_238_q0)
);

spiking_binam_p_ZL14storage_matrix_246_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_246_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_246_address0),
    .ce0(p_ZL14storage_matrix_246_ce0),
    .q0(p_ZL14storage_matrix_246_q0)
);

spiking_binam_p_ZL14storage_matrix_254_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_254_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_254_address0),
    .ce0(p_ZL14storage_matrix_254_ce0),
    .q0(p_ZL14storage_matrix_254_q0)
);

spiking_binam_p_ZL14storage_matrix_7_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_7_address0),
    .ce0(p_ZL14storage_matrix_7_ce0),
    .q0(p_ZL14storage_matrix_7_q0)
);

spiking_binam_p_ZL14storage_matrix_15_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_15_address0),
    .ce0(p_ZL14storage_matrix_15_ce0),
    .q0(p_ZL14storage_matrix_15_q0)
);

spiking_binam_p_ZL14storage_matrix_23_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_23_address0),
    .ce0(p_ZL14storage_matrix_23_ce0),
    .q0(p_ZL14storage_matrix_23_q0)
);

spiking_binam_p_ZL14storage_matrix_31_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_31_address0),
    .ce0(p_ZL14storage_matrix_31_ce0),
    .q0(p_ZL14storage_matrix_31_q0)
);

spiking_binam_p_ZL14storage_matrix_39_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_39_address0),
    .ce0(p_ZL14storage_matrix_39_ce0),
    .q0(p_ZL14storage_matrix_39_q0)
);

spiking_binam_p_ZL14storage_matrix_47_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_47_address0),
    .ce0(p_ZL14storage_matrix_47_ce0),
    .q0(p_ZL14storage_matrix_47_q0)
);

spiking_binam_p_ZL14storage_matrix_55_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_55_address0),
    .ce0(p_ZL14storage_matrix_55_ce0),
    .q0(p_ZL14storage_matrix_55_q0)
);

spiking_binam_p_ZL14storage_matrix_63_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_63_address0),
    .ce0(p_ZL14storage_matrix_63_ce0),
    .q0(p_ZL14storage_matrix_63_q0)
);

spiking_binam_p_ZL14storage_matrix_71_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_71_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_71_address0),
    .ce0(p_ZL14storage_matrix_71_ce0),
    .q0(p_ZL14storage_matrix_71_q0)
);

spiking_binam_p_ZL14storage_matrix_79_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_79_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_79_address0),
    .ce0(p_ZL14storage_matrix_79_ce0),
    .q0(p_ZL14storage_matrix_79_q0)
);

spiking_binam_p_ZL14storage_matrix_87_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_87_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_87_address0),
    .ce0(p_ZL14storage_matrix_87_ce0),
    .q0(p_ZL14storage_matrix_87_q0)
);

spiking_binam_p_ZL14storage_matrix_95_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_95_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_95_address0),
    .ce0(p_ZL14storage_matrix_95_ce0),
    .q0(p_ZL14storage_matrix_95_q0)
);

spiking_binam_p_ZL14storage_matrix_103_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_103_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_103_address0),
    .ce0(p_ZL14storage_matrix_103_ce0),
    .q0(p_ZL14storage_matrix_103_q0)
);

spiking_binam_p_ZL14storage_matrix_111_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_111_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_111_address0),
    .ce0(p_ZL14storage_matrix_111_ce0),
    .q0(p_ZL14storage_matrix_111_q0)
);

spiking_binam_p_ZL14storage_matrix_119_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_119_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_119_address0),
    .ce0(p_ZL14storage_matrix_119_ce0),
    .q0(p_ZL14storage_matrix_119_q0)
);

spiking_binam_p_ZL14storage_matrix_127_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_127_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_127_address0),
    .ce0(p_ZL14storage_matrix_127_ce0),
    .q0(p_ZL14storage_matrix_127_q0)
);

spiking_binam_p_ZL14storage_matrix_135_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_135_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_135_address0),
    .ce0(p_ZL14storage_matrix_135_ce0),
    .q0(p_ZL14storage_matrix_135_q0)
);

spiking_binam_p_ZL14storage_matrix_143_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_143_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_143_address0),
    .ce0(p_ZL14storage_matrix_143_ce0),
    .q0(p_ZL14storage_matrix_143_q0)
);

spiking_binam_p_ZL14storage_matrix_151_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_151_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_151_address0),
    .ce0(p_ZL14storage_matrix_151_ce0),
    .q0(p_ZL14storage_matrix_151_q0)
);

spiking_binam_p_ZL14storage_matrix_159_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_159_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_159_address0),
    .ce0(p_ZL14storage_matrix_159_ce0),
    .q0(p_ZL14storage_matrix_159_q0)
);

spiking_binam_p_ZL14storage_matrix_167_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_167_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_167_address0),
    .ce0(p_ZL14storage_matrix_167_ce0),
    .q0(p_ZL14storage_matrix_167_q0)
);

spiking_binam_p_ZL14storage_matrix_175_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_175_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_175_address0),
    .ce0(p_ZL14storage_matrix_175_ce0),
    .q0(p_ZL14storage_matrix_175_q0)
);

spiking_binam_p_ZL14storage_matrix_183_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_183_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_183_address0),
    .ce0(p_ZL14storage_matrix_183_ce0),
    .q0(p_ZL14storage_matrix_183_q0)
);

spiking_binam_p_ZL14storage_matrix_191_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_191_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_191_address0),
    .ce0(p_ZL14storage_matrix_191_ce0),
    .q0(p_ZL14storage_matrix_191_q0)
);

spiking_binam_p_ZL14storage_matrix_199_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_199_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_199_address0),
    .ce0(p_ZL14storage_matrix_199_ce0),
    .q0(p_ZL14storage_matrix_199_q0)
);

spiking_binam_p_ZL14storage_matrix_207_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_207_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_207_address0),
    .ce0(p_ZL14storage_matrix_207_ce0),
    .q0(p_ZL14storage_matrix_207_q0)
);

spiking_binam_p_ZL14storage_matrix_215_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_215_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_215_address0),
    .ce0(p_ZL14storage_matrix_215_ce0),
    .q0(p_ZL14storage_matrix_215_q0)
);

spiking_binam_p_ZL14storage_matrix_223_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_223_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_223_address0),
    .ce0(p_ZL14storage_matrix_223_ce0),
    .q0(p_ZL14storage_matrix_223_q0)
);

spiking_binam_p_ZL14storage_matrix_231_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_231_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_231_address0),
    .ce0(p_ZL14storage_matrix_231_ce0),
    .q0(p_ZL14storage_matrix_231_q0)
);

spiking_binam_p_ZL14storage_matrix_239_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_239_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_239_address0),
    .ce0(p_ZL14storage_matrix_239_ce0),
    .q0(p_ZL14storage_matrix_239_q0)
);

spiking_binam_p_ZL14storage_matrix_247_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_247_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_247_address0),
    .ce0(p_ZL14storage_matrix_247_ce0),
    .q0(p_ZL14storage_matrix_247_q0)
);

spiking_binam_p_ZL14storage_matrix_255_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL14storage_matrix_255_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZL14storage_matrix_255_address0),
    .ce0(p_ZL14storage_matrix_255_ce0),
    .q0(p_ZL14storage_matrix_255_q0)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_address0),
    .ce0(v_V_ce0),
    .we0(v_V_we0),
    .d0(v_V_d0),
    .address1(v_V_address1),
    .ce1(v_V_ce1),
    .q1(v_V_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_1_address0),
    .ce0(v_V_1_ce0),
    .we0(v_V_1_we0),
    .d0(v_V_1_d0),
    .address1(v_V_1_address1),
    .ce1(v_V_1_ce1),
    .q1(v_V_1_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_2_address0),
    .ce0(v_V_2_ce0),
    .we0(v_V_2_we0),
    .d0(v_V_2_d0),
    .address1(v_V_2_address1),
    .ce1(v_V_2_ce1),
    .q1(v_V_2_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_3_address0),
    .ce0(v_V_3_ce0),
    .we0(v_V_3_we0),
    .d0(v_V_3_d0),
    .address1(v_V_3_address1),
    .ce1(v_V_3_ce1),
    .q1(v_V_3_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_4_address0),
    .ce0(v_V_4_ce0),
    .we0(v_V_4_we0),
    .d0(v_V_4_d0),
    .address1(v_V_4_address1),
    .ce1(v_V_4_ce1),
    .q1(v_V_4_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_5_address0),
    .ce0(v_V_5_ce0),
    .we0(v_V_5_we0),
    .d0(v_V_5_d0),
    .address1(v_V_5_address1),
    .ce1(v_V_5_ce1),
    .q1(v_V_5_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_6_address0),
    .ce0(v_V_6_ce0),
    .we0(v_V_6_we0),
    .d0(v_V_6_d0),
    .address1(v_V_6_address1),
    .ce1(v_V_6_ce1),
    .q1(v_V_6_q1)
);

spiking_binam_v_V_RAM_AUTO_1R1W #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
v_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(v_V_7_address0),
    .ce0(v_V_7_ce0),
    .we0(v_V_7_we0),
    .d0(v_V_7_d0),
    .address1(v_V_7_address1),
    .ce1(v_V_7_ce1),
    .q1(v_V_7_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_address0),
    .ce0(ref_timer_V_ce0),
    .we0(ref_timer_V_we0),
    .d0(ref_timer_V_d0),
    .q0(ref_timer_V_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
    .ce1(ref_timer_V_ce1),
    .q1(ref_timer_V_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_1_address0),
    .ce0(ref_timer_V_1_ce0),
    .we0(ref_timer_V_1_we0),
    .d0(ref_timer_V_1_d0),
    .q0(ref_timer_V_1_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_address1),
    .ce1(ref_timer_V_1_ce1),
    .q1(ref_timer_V_1_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_2_address0),
    .ce0(ref_timer_V_2_ce0),
    .we0(ref_timer_V_2_we0),
    .d0(ref_timer_V_2_d0),
    .q0(ref_timer_V_2_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_address1),
    .ce1(ref_timer_V_2_ce1),
    .q1(ref_timer_V_2_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_3_address0),
    .ce0(ref_timer_V_3_ce0),
    .we0(ref_timer_V_3_we0),
    .d0(ref_timer_V_3_d0),
    .q0(ref_timer_V_3_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_address1),
    .ce1(ref_timer_V_3_ce1),
    .q1(ref_timer_V_3_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_4_address0),
    .ce0(ref_timer_V_4_ce0),
    .we0(ref_timer_V_4_we0),
    .d0(ref_timer_V_4_d0),
    .q0(ref_timer_V_4_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_address1),
    .ce1(ref_timer_V_4_ce1),
    .q1(ref_timer_V_4_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_5_address0),
    .ce0(ref_timer_V_5_ce0),
    .we0(ref_timer_V_5_we0),
    .d0(ref_timer_V_5_d0),
    .q0(ref_timer_V_5_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_address1),
    .ce1(ref_timer_V_5_ce1),
    .q1(ref_timer_V_5_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_6_address0),
    .ce0(ref_timer_V_6_ce0),
    .we0(ref_timer_V_6_we0),
    .d0(ref_timer_V_6_d0),
    .q0(ref_timer_V_6_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_address1),
    .ce1(ref_timer_V_6_ce1),
    .q1(ref_timer_V_6_q1)
);

spiking_binam_ref_timer_V_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ref_timer_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ref_timer_V_7_address0),
    .ce0(ref_timer_V_7_ce0),
    .we0(ref_timer_V_7_we0),
    .d0(ref_timer_V_7_d0),
    .q0(ref_timer_V_7_q0),
    .address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_address1),
    .ce1(ref_timer_V_7_ce1),
    .q1(ref_timer_V_7_q1)
);

spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_38_2 grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start),
    .ap_done(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_done),
    .ap_idle(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_idle),
    .ap_ready(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready),
    .v_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0),
    .v_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_ce0),
    .v_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0),
    .v_V_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_d0),
    .ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_address0),
    .ref_timer_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_ce0),
    .ref_timer_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_we0),
    .ref_timer_V_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_d0),
    .v_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_address0),
    .v_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_ce0),
    .v_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_we0),
    .v_V_1_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_d0),
    .ref_timer_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_address0),
    .ref_timer_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_ce0),
    .ref_timer_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_we0),
    .ref_timer_V_1_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_d0),
    .v_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_address0),
    .v_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_ce0),
    .v_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_we0),
    .v_V_2_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_d0),
    .ref_timer_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_address0),
    .ref_timer_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_ce0),
    .ref_timer_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_we0),
    .ref_timer_V_2_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_d0),
    .v_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_address0),
    .v_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_ce0),
    .v_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_we0),
    .v_V_3_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_d0),
    .ref_timer_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_address0),
    .ref_timer_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_ce0),
    .ref_timer_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_we0),
    .ref_timer_V_3_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_d0),
    .v_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_address0),
    .v_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_ce0),
    .v_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_we0),
    .v_V_4_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_d0),
    .ref_timer_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_address0),
    .ref_timer_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_ce0),
    .ref_timer_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_we0),
    .ref_timer_V_4_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_d0),
    .v_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_address0),
    .v_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_ce0),
    .v_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_we0),
    .v_V_5_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_d0),
    .ref_timer_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_address0),
    .ref_timer_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_ce0),
    .ref_timer_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_we0),
    .ref_timer_V_5_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_d0),
    .v_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_address0),
    .v_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_ce0),
    .v_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_we0),
    .v_V_6_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_d0),
    .ref_timer_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_address0),
    .ref_timer_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_ce0),
    .ref_timer_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_we0),
    .ref_timer_V_6_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_d0),
    .v_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_address0),
    .v_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_ce0),
    .v_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_we0),
    .v_V_7_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_d0),
    .ref_timer_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_address0),
    .ref_timer_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_ce0),
    .ref_timer_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_we0),
    .ref_timer_V_7_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_d0)
);

spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_70_6 grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start),
    .ap_done(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_done),
    .ap_idle(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_idle),
    .ap_ready(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready),
    .ref_timer_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_address0),
    .ref_timer_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_ce0),
    .ref_timer_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0),
    .ref_timer_V_7_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_d0),
    .ref_timer_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_address1),
    .ref_timer_V_7_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_ce1),
    .ref_timer_V_7_q1(ref_timer_V_7_q1),
    .ref_timer_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_address0),
    .ref_timer_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_ce0),
    .ref_timer_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0),
    .ref_timer_V_6_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_d0),
    .ref_timer_V_6_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_address1),
    .ref_timer_V_6_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_ce1),
    .ref_timer_V_6_q1(ref_timer_V_6_q1),
    .ref_timer_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_address0),
    .ref_timer_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_ce0),
    .ref_timer_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0),
    .ref_timer_V_5_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_d0),
    .ref_timer_V_5_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_address1),
    .ref_timer_V_5_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_ce1),
    .ref_timer_V_5_q1(ref_timer_V_5_q1),
    .ref_timer_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_address0),
    .ref_timer_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_ce0),
    .ref_timer_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0),
    .ref_timer_V_4_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_d0),
    .ref_timer_V_4_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_address1),
    .ref_timer_V_4_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_ce1),
    .ref_timer_V_4_q1(ref_timer_V_4_q1),
    .ref_timer_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_address0),
    .ref_timer_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_ce0),
    .ref_timer_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0),
    .ref_timer_V_3_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_d0),
    .ref_timer_V_3_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_address1),
    .ref_timer_V_3_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_ce1),
    .ref_timer_V_3_q1(ref_timer_V_3_q1),
    .ref_timer_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_address0),
    .ref_timer_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_ce0),
    .ref_timer_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0),
    .ref_timer_V_2_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_d0),
    .ref_timer_V_2_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_address1),
    .ref_timer_V_2_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_ce1),
    .ref_timer_V_2_q1(ref_timer_V_2_q1),
    .ref_timer_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_address0),
    .ref_timer_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_ce0),
    .ref_timer_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0),
    .ref_timer_V_1_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_d0),
    .ref_timer_V_1_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_address1),
    .ref_timer_V_1_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_ce1),
    .ref_timer_V_1_q1(ref_timer_V_1_q1),
    .ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0),
    .ref_timer_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0),
    .ref_timer_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0),
    .ref_timer_V_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_d0),
    .ref_timer_V_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address1),
    .ref_timer_V_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce1),
    .ref_timer_V_q1(ref_timer_V_q1)
);

spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_54_4 grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start),
    .ap_done(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_done),
    .ap_idle(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_idle),
    .ap_ready(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready),
    .p_ZL14storage_matrix_7_load(p_ZL14storage_matrix_7_load_reg_7602),
    .p_ZL14storage_matrix_15_load(p_ZL14storage_matrix_15_load_reg_7607),
    .p_ZL14storage_matrix_23_load(p_ZL14storage_matrix_23_load_reg_7612),
    .p_ZL14storage_matrix_31_load(p_ZL14storage_matrix_31_load_reg_7617),
    .p_ZL14storage_matrix_39_load(p_ZL14storage_matrix_39_load_reg_7622),
    .p_ZL14storage_matrix_47_load(p_ZL14storage_matrix_47_load_reg_7627),
    .p_ZL14storage_matrix_55_load(p_ZL14storage_matrix_55_load_reg_7632),
    .p_ZL14storage_matrix_63_load(p_ZL14storage_matrix_63_load_reg_7637),
    .p_ZL14storage_matrix_71_load(p_ZL14storage_matrix_71_load_reg_7642),
    .p_ZL14storage_matrix_79_load(p_ZL14storage_matrix_79_load_reg_7647),
    .p_ZL14storage_matrix_87_load(p_ZL14storage_matrix_87_load_reg_7652),
    .p_ZL14storage_matrix_95_load(p_ZL14storage_matrix_95_load_reg_7657),
    .p_ZL14storage_matrix_103_load(p_ZL14storage_matrix_103_load_reg_7662),
    .p_ZL14storage_matrix_111_load(p_ZL14storage_matrix_111_load_reg_7667),
    .p_ZL14storage_matrix_119_load(p_ZL14storage_matrix_119_load_reg_7672),
    .p_ZL14storage_matrix_127_load(p_ZL14storage_matrix_127_load_reg_7677),
    .p_ZL14storage_matrix_135_load(p_ZL14storage_matrix_135_load_reg_7682),
    .p_ZL14storage_matrix_143_load(p_ZL14storage_matrix_143_load_reg_7687),
    .p_ZL14storage_matrix_151_load(p_ZL14storage_matrix_151_load_reg_7692),
    .p_ZL14storage_matrix_159_load(p_ZL14storage_matrix_159_load_reg_7697),
    .p_ZL14storage_matrix_167_load(p_ZL14storage_matrix_167_load_reg_7702),
    .p_ZL14storage_matrix_175_load(p_ZL14storage_matrix_175_load_reg_7707),
    .p_ZL14storage_matrix_183_load(p_ZL14storage_matrix_183_load_reg_7712),
    .p_ZL14storage_matrix_191_load(p_ZL14storage_matrix_191_load_reg_7717),
    .p_ZL14storage_matrix_199_load(p_ZL14storage_matrix_199_load_reg_7722),
    .p_ZL14storage_matrix_207_load(p_ZL14storage_matrix_207_load_reg_7727),
    .p_ZL14storage_matrix_215_load(p_ZL14storage_matrix_215_load_reg_7732),
    .p_ZL14storage_matrix_223_load(p_ZL14storage_matrix_223_load_reg_7737),
    .p_ZL14storage_matrix_231_load(p_ZL14storage_matrix_231_load_reg_7742),
    .p_ZL14storage_matrix_239_load(p_ZL14storage_matrix_239_load_reg_7747),
    .p_ZL14storage_matrix_247_load(p_ZL14storage_matrix_247_load_reg_7752),
    .p_ZL14storage_matrix_255_load(p_ZL14storage_matrix_255_load_reg_7757),
    .p_ZL14storage_matrix_6_load(p_ZL14storage_matrix_6_load_reg_7442),
    .p_ZL14storage_matrix_14_load(p_ZL14storage_matrix_14_load_reg_7447),
    .p_ZL14storage_matrix_22_load(p_ZL14storage_matrix_22_load_reg_7452),
    .p_ZL14storage_matrix_30_load(p_ZL14storage_matrix_30_load_reg_7457),
    .p_ZL14storage_matrix_38_load(p_ZL14storage_matrix_38_load_reg_7462),
    .p_ZL14storage_matrix_46_load(p_ZL14storage_matrix_46_load_reg_7467),
    .p_ZL14storage_matrix_54_load(p_ZL14storage_matrix_54_load_reg_7472),
    .p_ZL14storage_matrix_62_load(p_ZL14storage_matrix_62_load_reg_7477),
    .p_ZL14storage_matrix_70_load(p_ZL14storage_matrix_70_load_reg_7482),
    .p_ZL14storage_matrix_78_load(p_ZL14storage_matrix_78_load_reg_7487),
    .p_ZL14storage_matrix_86_load(p_ZL14storage_matrix_86_load_reg_7492),
    .p_ZL14storage_matrix_94_load(p_ZL14storage_matrix_94_load_reg_7497),
    .p_ZL14storage_matrix_102_load(p_ZL14storage_matrix_102_load_reg_7502),
    .p_ZL14storage_matrix_110_load(p_ZL14storage_matrix_110_load_reg_7507),
    .p_ZL14storage_matrix_118_load(p_ZL14storage_matrix_118_load_reg_7512),
    .p_ZL14storage_matrix_126_load(p_ZL14storage_matrix_126_load_reg_7517),
    .p_ZL14storage_matrix_134_load(p_ZL14storage_matrix_134_load_reg_7522),
    .p_ZL14storage_matrix_142_load(p_ZL14storage_matrix_142_load_reg_7527),
    .p_ZL14storage_matrix_150_load(p_ZL14storage_matrix_150_load_reg_7532),
    .p_ZL14storage_matrix_158_load(p_ZL14storage_matrix_158_load_reg_7537),
    .p_ZL14storage_matrix_166_load(p_ZL14storage_matrix_166_load_reg_7542),
    .p_ZL14storage_matrix_174_load(p_ZL14storage_matrix_174_load_reg_7547),
    .p_ZL14storage_matrix_182_load(p_ZL14storage_matrix_182_load_reg_7552),
    .p_ZL14storage_matrix_190_load(p_ZL14storage_matrix_190_load_reg_7557),
    .p_ZL14storage_matrix_198_load(p_ZL14storage_matrix_198_load_reg_7562),
    .p_ZL14storage_matrix_206_load(p_ZL14storage_matrix_206_load_reg_7567),
    .p_ZL14storage_matrix_214_load(p_ZL14storage_matrix_214_load_reg_7572),
    .p_ZL14storage_matrix_222_load(p_ZL14storage_matrix_222_load_reg_7577),
    .p_ZL14storage_matrix_230_load(p_ZL14storage_matrix_230_load_reg_7582),
    .p_ZL14storage_matrix_238_load(p_ZL14storage_matrix_238_load_reg_7587),
    .p_ZL14storage_matrix_246_load(p_ZL14storage_matrix_246_load_reg_7592),
    .p_ZL14storage_matrix_254_load(p_ZL14storage_matrix_254_load_reg_7597),
    .p_ZL14storage_matrix_5_load(p_ZL14storage_matrix_5_load_reg_7282),
    .p_ZL14storage_matrix_13_load(p_ZL14storage_matrix_13_load_reg_7287),
    .p_ZL14storage_matrix_21_load(p_ZL14storage_matrix_21_load_reg_7292),
    .p_ZL14storage_matrix_29_load(p_ZL14storage_matrix_29_load_reg_7297),
    .p_ZL14storage_matrix_37_load(p_ZL14storage_matrix_37_load_reg_7302),
    .p_ZL14storage_matrix_45_load(p_ZL14storage_matrix_45_load_reg_7307),
    .p_ZL14storage_matrix_53_load(p_ZL14storage_matrix_53_load_reg_7312),
    .p_ZL14storage_matrix_61_load(p_ZL14storage_matrix_61_load_reg_7317),
    .p_ZL14storage_matrix_69_load(p_ZL14storage_matrix_69_load_reg_7322),
    .p_ZL14storage_matrix_77_load(p_ZL14storage_matrix_77_load_reg_7327),
    .p_ZL14storage_matrix_85_load(p_ZL14storage_matrix_85_load_reg_7332),
    .p_ZL14storage_matrix_93_load(p_ZL14storage_matrix_93_load_reg_7337),
    .p_ZL14storage_matrix_101_load(p_ZL14storage_matrix_101_load_reg_7342),
    .p_ZL14storage_matrix_109_load(p_ZL14storage_matrix_109_load_reg_7347),
    .p_ZL14storage_matrix_117_load(p_ZL14storage_matrix_117_load_reg_7352),
    .p_ZL14storage_matrix_125_load(p_ZL14storage_matrix_125_load_reg_7357),
    .p_ZL14storage_matrix_133_load(p_ZL14storage_matrix_133_load_reg_7362),
    .p_ZL14storage_matrix_141_load(p_ZL14storage_matrix_141_load_reg_7367),
    .p_ZL14storage_matrix_149_load(p_ZL14storage_matrix_149_load_reg_7372),
    .p_ZL14storage_matrix_157_load(p_ZL14storage_matrix_157_load_reg_7377),
    .p_ZL14storage_matrix_165_load(p_ZL14storage_matrix_165_load_reg_7382),
    .p_ZL14storage_matrix_173_load(p_ZL14storage_matrix_173_load_reg_7387),
    .p_ZL14storage_matrix_181_load(p_ZL14storage_matrix_181_load_reg_7392),
    .p_ZL14storage_matrix_189_load(p_ZL14storage_matrix_189_load_reg_7397),
    .p_ZL14storage_matrix_197_load(p_ZL14storage_matrix_197_load_reg_7402),
    .p_ZL14storage_matrix_205_load(p_ZL14storage_matrix_205_load_reg_7407),
    .p_ZL14storage_matrix_213_load(p_ZL14storage_matrix_213_load_reg_7412),
    .p_ZL14storage_matrix_221_load(p_ZL14storage_matrix_221_load_reg_7417),
    .p_ZL14storage_matrix_229_load(p_ZL14storage_matrix_229_load_reg_7422),
    .p_ZL14storage_matrix_237_load(p_ZL14storage_matrix_237_load_reg_7427),
    .p_ZL14storage_matrix_245_load(p_ZL14storage_matrix_245_load_reg_7432),
    .p_ZL14storage_matrix_253_load(p_ZL14storage_matrix_253_load_reg_7437),
    .p_ZL14storage_matrix_4_load(p_ZL14storage_matrix_4_load_reg_7122),
    .p_ZL14storage_matrix_12_load(p_ZL14storage_matrix_12_load_reg_7127),
    .p_ZL14storage_matrix_20_load(p_ZL14storage_matrix_20_load_reg_7132),
    .p_ZL14storage_matrix_28_load(p_ZL14storage_matrix_28_load_reg_7137),
    .p_ZL14storage_matrix_36_load(p_ZL14storage_matrix_36_load_reg_7142),
    .p_ZL14storage_matrix_44_load(p_ZL14storage_matrix_44_load_reg_7147),
    .p_ZL14storage_matrix_52_load(p_ZL14storage_matrix_52_load_reg_7152),
    .p_ZL14storage_matrix_60_load(p_ZL14storage_matrix_60_load_reg_7157),
    .p_ZL14storage_matrix_68_load(p_ZL14storage_matrix_68_load_reg_7162),
    .p_ZL14storage_matrix_76_load(p_ZL14storage_matrix_76_load_reg_7167),
    .p_ZL14storage_matrix_84_load(p_ZL14storage_matrix_84_load_reg_7172),
    .p_ZL14storage_matrix_92_load(p_ZL14storage_matrix_92_load_reg_7177),
    .p_ZL14storage_matrix_100_load(p_ZL14storage_matrix_100_load_reg_7182),
    .p_ZL14storage_matrix_108_load(p_ZL14storage_matrix_108_load_reg_7187),
    .p_ZL14storage_matrix_116_load(p_ZL14storage_matrix_116_load_reg_7192),
    .p_ZL14storage_matrix_124_load(p_ZL14storage_matrix_124_load_reg_7197),
    .p_ZL14storage_matrix_132_load(p_ZL14storage_matrix_132_load_reg_7202),
    .p_ZL14storage_matrix_140_load(p_ZL14storage_matrix_140_load_reg_7207),
    .p_ZL14storage_matrix_148_load(p_ZL14storage_matrix_148_load_reg_7212),
    .p_ZL14storage_matrix_156_load(p_ZL14storage_matrix_156_load_reg_7217),
    .p_ZL14storage_matrix_164_load(p_ZL14storage_matrix_164_load_reg_7222),
    .p_ZL14storage_matrix_172_load(p_ZL14storage_matrix_172_load_reg_7227),
    .p_ZL14storage_matrix_180_load(p_ZL14storage_matrix_180_load_reg_7232),
    .p_ZL14storage_matrix_188_load(p_ZL14storage_matrix_188_load_reg_7237),
    .p_ZL14storage_matrix_196_load(p_ZL14storage_matrix_196_load_reg_7242),
    .p_ZL14storage_matrix_204_load(p_ZL14storage_matrix_204_load_reg_7247),
    .p_ZL14storage_matrix_212_load(p_ZL14storage_matrix_212_load_reg_7252),
    .p_ZL14storage_matrix_220_load(p_ZL14storage_matrix_220_load_reg_7257),
    .p_ZL14storage_matrix_228_load(p_ZL14storage_matrix_228_load_reg_7262),
    .p_ZL14storage_matrix_236_load(p_ZL14storage_matrix_236_load_reg_7267),
    .p_ZL14storage_matrix_244_load(p_ZL14storage_matrix_244_load_reg_7272),
    .p_ZL14storage_matrix_252_load(p_ZL14storage_matrix_252_load_reg_7277),
    .p_ZL14storage_matrix_3_load(p_ZL14storage_matrix_3_load_reg_6962),
    .p_ZL14storage_matrix_11_load(p_ZL14storage_matrix_11_load_reg_6967),
    .p_ZL14storage_matrix_19_load(p_ZL14storage_matrix_19_load_reg_6972),
    .p_ZL14storage_matrix_27_load(p_ZL14storage_matrix_27_load_reg_6977),
    .p_ZL14storage_matrix_35_load(p_ZL14storage_matrix_35_load_reg_6982),
    .p_ZL14storage_matrix_43_load(p_ZL14storage_matrix_43_load_reg_6987),
    .p_ZL14storage_matrix_51_load(p_ZL14storage_matrix_51_load_reg_6992),
    .p_ZL14storage_matrix_59_load(p_ZL14storage_matrix_59_load_reg_6997),
    .p_ZL14storage_matrix_67_load(p_ZL14storage_matrix_67_load_reg_7002),
    .p_ZL14storage_matrix_75_load(p_ZL14storage_matrix_75_load_reg_7007),
    .p_ZL14storage_matrix_83_load(p_ZL14storage_matrix_83_load_reg_7012),
    .p_ZL14storage_matrix_91_load(p_ZL14storage_matrix_91_load_reg_7017),
    .p_ZL14storage_matrix_99_load(p_ZL14storage_matrix_99_load_reg_7022),
    .p_ZL14storage_matrix_107_load(p_ZL14storage_matrix_107_load_reg_7027),
    .p_ZL14storage_matrix_115_load(p_ZL14storage_matrix_115_load_reg_7032),
    .p_ZL14storage_matrix_123_load(p_ZL14storage_matrix_123_load_reg_7037),
    .p_ZL14storage_matrix_131_load(p_ZL14storage_matrix_131_load_reg_7042),
    .p_ZL14storage_matrix_139_load(p_ZL14storage_matrix_139_load_reg_7047),
    .p_ZL14storage_matrix_147_load(p_ZL14storage_matrix_147_load_reg_7052),
    .p_ZL14storage_matrix_155_load(p_ZL14storage_matrix_155_load_reg_7057),
    .p_ZL14storage_matrix_163_load(p_ZL14storage_matrix_163_load_reg_7062),
    .p_ZL14storage_matrix_171_load(p_ZL14storage_matrix_171_load_reg_7067),
    .p_ZL14storage_matrix_179_load(p_ZL14storage_matrix_179_load_reg_7072),
    .p_ZL14storage_matrix_187_load(p_ZL14storage_matrix_187_load_reg_7077),
    .p_ZL14storage_matrix_195_load(p_ZL14storage_matrix_195_load_reg_7082),
    .p_ZL14storage_matrix_203_load(p_ZL14storage_matrix_203_load_reg_7087),
    .p_ZL14storage_matrix_211_load(p_ZL14storage_matrix_211_load_reg_7092),
    .p_ZL14storage_matrix_219_load(p_ZL14storage_matrix_219_load_reg_7097),
    .p_ZL14storage_matrix_227_load(p_ZL14storage_matrix_227_load_reg_7102),
    .p_ZL14storage_matrix_235_load(p_ZL14storage_matrix_235_load_reg_7107),
    .p_ZL14storage_matrix_243_load(p_ZL14storage_matrix_243_load_reg_7112),
    .p_ZL14storage_matrix_251_load(p_ZL14storage_matrix_251_load_reg_7117),
    .p_ZL14storage_matrix_2_load(p_ZL14storage_matrix_2_load_reg_6802),
    .p_ZL14storage_matrix_10_load(p_ZL14storage_matrix_10_load_reg_6807),
    .p_ZL14storage_matrix_18_load(p_ZL14storage_matrix_18_load_reg_6812),
    .p_ZL14storage_matrix_26_load(p_ZL14storage_matrix_26_load_reg_6817),
    .p_ZL14storage_matrix_34_load(p_ZL14storage_matrix_34_load_reg_6822),
    .p_ZL14storage_matrix_42_load(p_ZL14storage_matrix_42_load_reg_6827),
    .p_ZL14storage_matrix_50_load(p_ZL14storage_matrix_50_load_reg_6832),
    .p_ZL14storage_matrix_58_load(p_ZL14storage_matrix_58_load_reg_6837),
    .p_ZL14storage_matrix_66_load(p_ZL14storage_matrix_66_load_reg_6842),
    .p_ZL14storage_matrix_74_load(p_ZL14storage_matrix_74_load_reg_6847),
    .p_ZL14storage_matrix_82_load(p_ZL14storage_matrix_82_load_reg_6852),
    .p_ZL14storage_matrix_90_load(p_ZL14storage_matrix_90_load_reg_6857),
    .p_ZL14storage_matrix_98_load(p_ZL14storage_matrix_98_load_reg_6862),
    .p_ZL14storage_matrix_106_load(p_ZL14storage_matrix_106_load_reg_6867),
    .p_ZL14storage_matrix_114_load(p_ZL14storage_matrix_114_load_reg_6872),
    .p_ZL14storage_matrix_122_load(p_ZL14storage_matrix_122_load_reg_6877),
    .p_ZL14storage_matrix_130_load(p_ZL14storage_matrix_130_load_reg_6882),
    .p_ZL14storage_matrix_138_load(p_ZL14storage_matrix_138_load_reg_6887),
    .p_ZL14storage_matrix_146_load(p_ZL14storage_matrix_146_load_reg_6892),
    .p_ZL14storage_matrix_154_load(p_ZL14storage_matrix_154_load_reg_6897),
    .p_ZL14storage_matrix_162_load(p_ZL14storage_matrix_162_load_reg_6902),
    .p_ZL14storage_matrix_170_load(p_ZL14storage_matrix_170_load_reg_6907),
    .p_ZL14storage_matrix_178_load(p_ZL14storage_matrix_178_load_reg_6912),
    .p_ZL14storage_matrix_186_load(p_ZL14storage_matrix_186_load_reg_6917),
    .p_ZL14storage_matrix_194_load(p_ZL14storage_matrix_194_load_reg_6922),
    .p_ZL14storage_matrix_202_load(p_ZL14storage_matrix_202_load_reg_6927),
    .p_ZL14storage_matrix_210_load(p_ZL14storage_matrix_210_load_reg_6932),
    .p_ZL14storage_matrix_218_load(p_ZL14storage_matrix_218_load_reg_6937),
    .p_ZL14storage_matrix_226_load(p_ZL14storage_matrix_226_load_reg_6942),
    .p_ZL14storage_matrix_234_load(p_ZL14storage_matrix_234_load_reg_6947),
    .p_ZL14storage_matrix_242_load(p_ZL14storage_matrix_242_load_reg_6952),
    .p_ZL14storage_matrix_250_load(p_ZL14storage_matrix_250_load_reg_6957),
    .p_ZL14storage_matrix_1_load(p_ZL14storage_matrix_1_load_reg_6642),
    .p_ZL14storage_matrix_9_load(p_ZL14storage_matrix_9_load_reg_6647),
    .p_ZL14storage_matrix_17_load(p_ZL14storage_matrix_17_load_reg_6652),
    .p_ZL14storage_matrix_25_load(p_ZL14storage_matrix_25_load_reg_6657),
    .p_ZL14storage_matrix_33_load(p_ZL14storage_matrix_33_load_reg_6662),
    .p_ZL14storage_matrix_41_load(p_ZL14storage_matrix_41_load_reg_6667),
    .p_ZL14storage_matrix_49_load(p_ZL14storage_matrix_49_load_reg_6672),
    .p_ZL14storage_matrix_57_load(p_ZL14storage_matrix_57_load_reg_6677),
    .p_ZL14storage_matrix_65_load(p_ZL14storage_matrix_65_load_reg_6682),
    .p_ZL14storage_matrix_73_load(p_ZL14storage_matrix_73_load_reg_6687),
    .p_ZL14storage_matrix_81_load(p_ZL14storage_matrix_81_load_reg_6692),
    .p_ZL14storage_matrix_89_load(p_ZL14storage_matrix_89_load_reg_6697),
    .p_ZL14storage_matrix_97_load(p_ZL14storage_matrix_97_load_reg_6702),
    .p_ZL14storage_matrix_105_load(p_ZL14storage_matrix_105_load_reg_6707),
    .p_ZL14storage_matrix_113_load(p_ZL14storage_matrix_113_load_reg_6712),
    .p_ZL14storage_matrix_121_load(p_ZL14storage_matrix_121_load_reg_6717),
    .p_ZL14storage_matrix_129_load(p_ZL14storage_matrix_129_load_reg_6722),
    .p_ZL14storage_matrix_137_load(p_ZL14storage_matrix_137_load_reg_6727),
    .p_ZL14storage_matrix_145_load(p_ZL14storage_matrix_145_load_reg_6732),
    .p_ZL14storage_matrix_153_load(p_ZL14storage_matrix_153_load_reg_6737),
    .p_ZL14storage_matrix_161_load(p_ZL14storage_matrix_161_load_reg_6742),
    .p_ZL14storage_matrix_169_load(p_ZL14storage_matrix_169_load_reg_6747),
    .p_ZL14storage_matrix_177_load(p_ZL14storage_matrix_177_load_reg_6752),
    .p_ZL14storage_matrix_185_load(p_ZL14storage_matrix_185_load_reg_6757),
    .p_ZL14storage_matrix_193_load(p_ZL14storage_matrix_193_load_reg_6762),
    .p_ZL14storage_matrix_201_load(p_ZL14storage_matrix_201_load_reg_6767),
    .p_ZL14storage_matrix_209_load(p_ZL14storage_matrix_209_load_reg_6772),
    .p_ZL14storage_matrix_217_load(p_ZL14storage_matrix_217_load_reg_6777),
    .p_ZL14storage_matrix_225_load(p_ZL14storage_matrix_225_load_reg_6782),
    .p_ZL14storage_matrix_233_load(p_ZL14storage_matrix_233_load_reg_6787),
    .p_ZL14storage_matrix_241_load(p_ZL14storage_matrix_241_load_reg_6792),
    .p_ZL14storage_matrix_249_load(p_ZL14storage_matrix_249_load_reg_6797),
    .v_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0),
    .v_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_ce0),
    .v_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_we0),
    .v_V_7_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_d0),
    .v_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address1),
    .v_V_7_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_ce1),
    .v_V_7_q1(v_V_7_q1),
    .v_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0),
    .v_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_ce0),
    .v_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_we0),
    .v_V_6_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_d0),
    .v_V_6_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address1),
    .v_V_6_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_ce1),
    .v_V_6_q1(v_V_6_q1),
    .v_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0),
    .v_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_ce0),
    .v_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_we0),
    .v_V_5_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_d0),
    .v_V_5_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address1),
    .v_V_5_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_ce1),
    .v_V_5_q1(v_V_5_q1),
    .v_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0),
    .v_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_ce0),
    .v_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_we0),
    .v_V_4_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_d0),
    .v_V_4_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address1),
    .v_V_4_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_ce1),
    .v_V_4_q1(v_V_4_q1),
    .v_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0),
    .v_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_ce0),
    .v_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_we0),
    .v_V_3_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_d0),
    .v_V_3_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address1),
    .v_V_3_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_ce1),
    .v_V_3_q1(v_V_3_q1),
    .v_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0),
    .v_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_ce0),
    .v_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_we0),
    .v_V_2_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_d0),
    .v_V_2_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address1),
    .v_V_2_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_ce1),
    .v_V_2_q1(v_V_2_q1),
    .v_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0),
    .v_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_ce0),
    .v_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_we0),
    .v_V_1_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_d0),
    .v_V_1_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address1),
    .v_V_1_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_ce1),
    .v_V_1_q1(v_V_1_q1),
    .v_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0),
    .v_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0),
    .v_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_we0),
    .v_V_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_d0),
    .v_V_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1),
    .v_V_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1),
    .v_V_q1(v_V_q1),
    .p_ZL14storage_matrix_0_load(p_ZL14storage_matrix_0_load_reg_6482),
    .p_ZL14storage_matrix_8_load(p_ZL14storage_matrix_8_load_reg_6487),
    .p_ZL14storage_matrix_16_load(p_ZL14storage_matrix_16_load_reg_6492),
    .p_ZL14storage_matrix_24_load(p_ZL14storage_matrix_24_load_reg_6497),
    .p_ZL14storage_matrix_32_load(p_ZL14storage_matrix_32_load_reg_6502),
    .p_ZL14storage_matrix_40_load(p_ZL14storage_matrix_40_load_reg_6507),
    .p_ZL14storage_matrix_48_load(p_ZL14storage_matrix_48_load_reg_6512),
    .p_ZL14storage_matrix_56_load(p_ZL14storage_matrix_56_load_reg_6517),
    .p_ZL14storage_matrix_64_load(p_ZL14storage_matrix_64_load_reg_6522),
    .p_ZL14storage_matrix_72_load(p_ZL14storage_matrix_72_load_reg_6527),
    .p_ZL14storage_matrix_80_load(p_ZL14storage_matrix_80_load_reg_6532),
    .p_ZL14storage_matrix_88_load(p_ZL14storage_matrix_88_load_reg_6537),
    .p_ZL14storage_matrix_96_load(p_ZL14storage_matrix_96_load_reg_6542),
    .p_ZL14storage_matrix_104_load(p_ZL14storage_matrix_104_load_reg_6547),
    .p_ZL14storage_matrix_112_load(p_ZL14storage_matrix_112_load_reg_6552),
    .p_ZL14storage_matrix_120_load(p_ZL14storage_matrix_120_load_reg_6557),
    .p_ZL14storage_matrix_128_load(p_ZL14storage_matrix_128_load_reg_6562),
    .p_ZL14storage_matrix_136_load(p_ZL14storage_matrix_136_load_reg_6567),
    .p_ZL14storage_matrix_144_load(p_ZL14storage_matrix_144_load_reg_6572),
    .p_ZL14storage_matrix_152_load(p_ZL14storage_matrix_152_load_reg_6577),
    .p_ZL14storage_matrix_160_load(p_ZL14storage_matrix_160_load_reg_6582),
    .p_ZL14storage_matrix_168_load(p_ZL14storage_matrix_168_load_reg_6587),
    .p_ZL14storage_matrix_176_load(p_ZL14storage_matrix_176_load_reg_6592),
    .p_ZL14storage_matrix_184_load(p_ZL14storage_matrix_184_load_reg_6597),
    .p_ZL14storage_matrix_192_load(p_ZL14storage_matrix_192_load_reg_6602),
    .p_ZL14storage_matrix_200_load(p_ZL14storage_matrix_200_load_reg_6607),
    .p_ZL14storage_matrix_208_load(p_ZL14storage_matrix_208_load_reg_6612),
    .p_ZL14storage_matrix_216_load(p_ZL14storage_matrix_216_load_reg_6617),
    .p_ZL14storage_matrix_224_load(p_ZL14storage_matrix_224_load_reg_6622),
    .p_ZL14storage_matrix_232_load(p_ZL14storage_matrix_232_load_reg_6627),
    .p_ZL14storage_matrix_240_load(p_ZL14storage_matrix_240_load_reg_6632),
    .p_ZL14storage_matrix_248_load(p_ZL14storage_matrix_248_load_reg_6637),
    .ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0),
    .ref_timer_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_ce0),
    .ref_timer_V_q0(ref_timer_V_q0),
    .ref_timer_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_1_address0),
    .ref_timer_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_1_ce0),
    .ref_timer_V_1_q0(ref_timer_V_1_q0),
    .ref_timer_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_2_address0),
    .ref_timer_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_2_ce0),
    .ref_timer_V_2_q0(ref_timer_V_2_q0),
    .ref_timer_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_3_address0),
    .ref_timer_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_3_ce0),
    .ref_timer_V_3_q0(ref_timer_V_3_q0),
    .ref_timer_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_4_address0),
    .ref_timer_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_4_ce0),
    .ref_timer_V_4_q0(ref_timer_V_4_q0),
    .ref_timer_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_5_address0),
    .ref_timer_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_5_ce0),
    .ref_timer_V_5_q0(ref_timer_V_5_q0),
    .ref_timer_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_6_address0),
    .ref_timer_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_6_ce0),
    .ref_timer_V_6_q0(ref_timer_V_6_q0),
    .ref_timer_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_7_address0),
    .ref_timer_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_7_ce0),
    .ref_timer_V_7_q0(ref_timer_V_7_q0)
);

spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_79_7 grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start),
    .ap_done(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_done),
    .ap_idle(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_idle),
    .ap_ready(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready),
    .out_spikes_TREADY(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TREADY),
    .ref_timer_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_address0),
    .ref_timer_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_ce0),
    .ref_timer_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_we0),
    .ref_timer_V_7_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_d0),
    .ref_timer_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_address0),
    .ref_timer_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_ce0),
    .ref_timer_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_we0),
    .ref_timer_V_6_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_d0),
    .ref_timer_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_address0),
    .ref_timer_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_ce0),
    .ref_timer_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_we0),
    .ref_timer_V_5_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_d0),
    .ref_timer_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_address0),
    .ref_timer_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_ce0),
    .ref_timer_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_we0),
    .ref_timer_V_4_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_d0),
    .ref_timer_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_address0),
    .ref_timer_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_ce0),
    .ref_timer_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_we0),
    .ref_timer_V_3_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_d0),
    .ref_timer_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_address0),
    .ref_timer_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_ce0),
    .ref_timer_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_we0),
    .ref_timer_V_2_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_d0),
    .ref_timer_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_address0),
    .ref_timer_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_ce0),
    .ref_timer_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_we0),
    .ref_timer_V_1_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_d0),
    .ref_timer_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_address0),
    .ref_timer_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_ce0),
    .ref_timer_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_we0),
    .ref_timer_V_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_d0),
    .v_V_7_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_address0),
    .v_V_7_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_ce0),
    .v_V_7_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0),
    .v_V_7_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_d0),
    .v_V_7_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_address1),
    .v_V_7_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_ce1),
    .v_V_7_q1(v_V_7_q1),
    .v_V_6_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_address0),
    .v_V_6_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_ce0),
    .v_V_6_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0),
    .v_V_6_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_d0),
    .v_V_6_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_address1),
    .v_V_6_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_ce1),
    .v_V_6_q1(v_V_6_q1),
    .v_V_5_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_address0),
    .v_V_5_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_ce0),
    .v_V_5_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0),
    .v_V_5_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_d0),
    .v_V_5_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_address1),
    .v_V_5_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_ce1),
    .v_V_5_q1(v_V_5_q1),
    .v_V_4_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_address0),
    .v_V_4_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_ce0),
    .v_V_4_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0),
    .v_V_4_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_d0),
    .v_V_4_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_address1),
    .v_V_4_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_ce1),
    .v_V_4_q1(v_V_4_q1),
    .v_V_3_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_address0),
    .v_V_3_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_ce0),
    .v_V_3_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0),
    .v_V_3_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_d0),
    .v_V_3_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_address1),
    .v_V_3_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_ce1),
    .v_V_3_q1(v_V_3_q1),
    .v_V_2_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_address0),
    .v_V_2_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_ce0),
    .v_V_2_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0),
    .v_V_2_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_d0),
    .v_V_2_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_address1),
    .v_V_2_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_ce1),
    .v_V_2_q1(v_V_2_q1),
    .v_V_1_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_address0),
    .v_V_1_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_ce0),
    .v_V_1_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0),
    .v_V_1_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_d0),
    .v_V_1_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_address1),
    .v_V_1_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_ce1),
    .v_V_1_q1(v_V_1_q1),
    .v_V_address0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0),
    .v_V_ce0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_ce0),
    .v_V_we0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0),
    .v_V_d0(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_d0),
    .v_V_address1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address1),
    .v_V_ce1(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_ce1),
    .v_V_q1(v_V_q1),
    .threshW(threshW_reg_7767),
    .bin_start_V(bin_start_V_reg_5174),
    .out_spikes_TDATA(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA),
    .out_spikes_TVALID(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID)
);

spiking_binam_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_spike_count(in_spike_count),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

spiking_binam_mul_6ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_6ns_5ns_7_1_1_U329(
    .din0(threshW_fu_5116_p0),
    .din1(threshW_fu_5116_p1),
    .dout(threshW_fu_5116_p2)
);

spiking_binam_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_spikes_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_spikes_TDATA),
    .vld_in(in_spikes_TVALID),
    .ack_in(regslice_both_in_spikes_U_ack_in),
    .data_out(in_spikes_TDATA_int_regslice),
    .vld_out(in_spikes_TVALID_int_regslice),
    .ack_out(in_spikes_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_spikes_U_apdone_blk)
);

spiking_binam_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_spikes_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TDATA),
    .vld_in(grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TVALID),
    .ack_in(out_spikes_TREADY_int_regslice),
    .data_out(out_spikes_TDATA),
    .vld_out(regslice_both_out_spikes_U_vld_out),
    .ack_out(out_spikes_TREADY),
    .apdone_blk(regslice_both_out_spikes_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln33_fu_4693_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg <= 1'b1;
        end else if ((grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_ready == 1'b1)) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg <= 1'b1;
        end else if ((grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_ready == 1'b1)) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln48_1_fu_4780_p2))) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg <= 1'b1;
        end else if ((grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_ready == 1'b1)) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg <= 1'b1;
        end else if ((grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_ready == 1'b1)) begin
            grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        cur_id_V_fu_604 <= cur_id_V_1_fu_4657_p1;
    end else if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        cur_id_V_fu_604 <= cur_id_V_3_fu_5065_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        cur_time_V_1_fu_608 <= {{in_spikes_TDATA_int_regslice[31:16]}};
    end else if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        cur_time_V_1_fu_608 <= cur_time_V_4_fu_5073_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        s_fu_600 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln48_1_fu_4780_p2))) begin
        s_fu_600 <= s_2_reg_5169;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        spikes_read_fu_612 <= zext_ln27_fu_4661_p1;
    end else if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        spikes_read_fu_612 <= spikes_read_3_fu_5085_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln48_1_fu_4780_p2) & (icmp_ln1031_fu_4786_p2 == 1'd1))) begin
        threshold_V_2_reg_4036 <= threshold_V_reg_4024;
    end else if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        threshold_V_2_reg_4036 <= threshold_V_3_fu_5055_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        threshold_V_reg_4024 <= threshold_V_2_reg_4036;
    end else if (((grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        threshold_V_reg_4024 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bin_start_V_reg_5174[11 : 1] <= bin_start_V_fu_4735_p2[11 : 1];
        zext_ln186_1_reg_5179[11 : 1] <= zext_ln186_1_fu_4741_p1[11 : 1];
        zext_ln48_reg_5184[11 : 1] <= zext_ln48_fu_4751_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        has_spike_fu_616 <= grp_nbread_fu_690_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln48_1_fu_4780_p2))) begin
        icmp_ln1031_reg_5198 <= icmp_ln1031_fu_4786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in_spike_count_read_reg_5158 <= in_spike_count;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_ZL14storage_matrix_0_load_reg_6482 <= p_ZL14storage_matrix_0_q0;
        p_ZL14storage_matrix_100_load_reg_7182 <= p_ZL14storage_matrix_100_q0;
        p_ZL14storage_matrix_101_load_reg_7342 <= p_ZL14storage_matrix_101_q0;
        p_ZL14storage_matrix_102_load_reg_7502 <= p_ZL14storage_matrix_102_q0;
        p_ZL14storage_matrix_103_load_reg_7662 <= p_ZL14storage_matrix_103_q0;
        p_ZL14storage_matrix_104_load_reg_6547 <= p_ZL14storage_matrix_104_q0;
        p_ZL14storage_matrix_105_load_reg_6707 <= p_ZL14storage_matrix_105_q0;
        p_ZL14storage_matrix_106_load_reg_6867 <= p_ZL14storage_matrix_106_q0;
        p_ZL14storage_matrix_107_load_reg_7027 <= p_ZL14storage_matrix_107_q0;
        p_ZL14storage_matrix_108_load_reg_7187 <= p_ZL14storage_matrix_108_q0;
        p_ZL14storage_matrix_109_load_reg_7347 <= p_ZL14storage_matrix_109_q0;
        p_ZL14storage_matrix_10_load_reg_6807 <= p_ZL14storage_matrix_10_q0;
        p_ZL14storage_matrix_110_load_reg_7507 <= p_ZL14storage_matrix_110_q0;
        p_ZL14storage_matrix_111_load_reg_7667 <= p_ZL14storage_matrix_111_q0;
        p_ZL14storage_matrix_112_load_reg_6552 <= p_ZL14storage_matrix_112_q0;
        p_ZL14storage_matrix_113_load_reg_6712 <= p_ZL14storage_matrix_113_q0;
        p_ZL14storage_matrix_114_load_reg_6872 <= p_ZL14storage_matrix_114_q0;
        p_ZL14storage_matrix_115_load_reg_7032 <= p_ZL14storage_matrix_115_q0;
        p_ZL14storage_matrix_116_load_reg_7192 <= p_ZL14storage_matrix_116_q0;
        p_ZL14storage_matrix_117_load_reg_7352 <= p_ZL14storage_matrix_117_q0;
        p_ZL14storage_matrix_118_load_reg_7512 <= p_ZL14storage_matrix_118_q0;
        p_ZL14storage_matrix_119_load_reg_7672 <= p_ZL14storage_matrix_119_q0;
        p_ZL14storage_matrix_11_load_reg_6967 <= p_ZL14storage_matrix_11_q0;
        p_ZL14storage_matrix_120_load_reg_6557 <= p_ZL14storage_matrix_120_q0;
        p_ZL14storage_matrix_121_load_reg_6717 <= p_ZL14storage_matrix_121_q0;
        p_ZL14storage_matrix_122_load_reg_6877 <= p_ZL14storage_matrix_122_q0;
        p_ZL14storage_matrix_123_load_reg_7037 <= p_ZL14storage_matrix_123_q0;
        p_ZL14storage_matrix_124_load_reg_7197 <= p_ZL14storage_matrix_124_q0;
        p_ZL14storage_matrix_125_load_reg_7357 <= p_ZL14storage_matrix_125_q0;
        p_ZL14storage_matrix_126_load_reg_7517 <= p_ZL14storage_matrix_126_q0;
        p_ZL14storage_matrix_127_load_reg_7677 <= p_ZL14storage_matrix_127_q0;
        p_ZL14storage_matrix_128_load_reg_6562 <= p_ZL14storage_matrix_128_q0;
        p_ZL14storage_matrix_129_load_reg_6722 <= p_ZL14storage_matrix_129_q0;
        p_ZL14storage_matrix_12_load_reg_7127 <= p_ZL14storage_matrix_12_q0;
        p_ZL14storage_matrix_130_load_reg_6882 <= p_ZL14storage_matrix_130_q0;
        p_ZL14storage_matrix_131_load_reg_7042 <= p_ZL14storage_matrix_131_q0;
        p_ZL14storage_matrix_132_load_reg_7202 <= p_ZL14storage_matrix_132_q0;
        p_ZL14storage_matrix_133_load_reg_7362 <= p_ZL14storage_matrix_133_q0;
        p_ZL14storage_matrix_134_load_reg_7522 <= p_ZL14storage_matrix_134_q0;
        p_ZL14storage_matrix_135_load_reg_7682 <= p_ZL14storage_matrix_135_q0;
        p_ZL14storage_matrix_136_load_reg_6567 <= p_ZL14storage_matrix_136_q0;
        p_ZL14storage_matrix_137_load_reg_6727 <= p_ZL14storage_matrix_137_q0;
        p_ZL14storage_matrix_138_load_reg_6887 <= p_ZL14storage_matrix_138_q0;
        p_ZL14storage_matrix_139_load_reg_7047 <= p_ZL14storage_matrix_139_q0;
        p_ZL14storage_matrix_13_load_reg_7287 <= p_ZL14storage_matrix_13_q0;
        p_ZL14storage_matrix_140_load_reg_7207 <= p_ZL14storage_matrix_140_q0;
        p_ZL14storage_matrix_141_load_reg_7367 <= p_ZL14storage_matrix_141_q0;
        p_ZL14storage_matrix_142_load_reg_7527 <= p_ZL14storage_matrix_142_q0;
        p_ZL14storage_matrix_143_load_reg_7687 <= p_ZL14storage_matrix_143_q0;
        p_ZL14storage_matrix_144_load_reg_6572 <= p_ZL14storage_matrix_144_q0;
        p_ZL14storage_matrix_145_load_reg_6732 <= p_ZL14storage_matrix_145_q0;
        p_ZL14storage_matrix_146_load_reg_6892 <= p_ZL14storage_matrix_146_q0;
        p_ZL14storage_matrix_147_load_reg_7052 <= p_ZL14storage_matrix_147_q0;
        p_ZL14storage_matrix_148_load_reg_7212 <= p_ZL14storage_matrix_148_q0;
        p_ZL14storage_matrix_149_load_reg_7372 <= p_ZL14storage_matrix_149_q0;
        p_ZL14storage_matrix_14_load_reg_7447 <= p_ZL14storage_matrix_14_q0;
        p_ZL14storage_matrix_150_load_reg_7532 <= p_ZL14storage_matrix_150_q0;
        p_ZL14storage_matrix_151_load_reg_7692 <= p_ZL14storage_matrix_151_q0;
        p_ZL14storage_matrix_152_load_reg_6577 <= p_ZL14storage_matrix_152_q0;
        p_ZL14storage_matrix_153_load_reg_6737 <= p_ZL14storage_matrix_153_q0;
        p_ZL14storage_matrix_154_load_reg_6897 <= p_ZL14storage_matrix_154_q0;
        p_ZL14storage_matrix_155_load_reg_7057 <= p_ZL14storage_matrix_155_q0;
        p_ZL14storage_matrix_156_load_reg_7217 <= p_ZL14storage_matrix_156_q0;
        p_ZL14storage_matrix_157_load_reg_7377 <= p_ZL14storage_matrix_157_q0;
        p_ZL14storage_matrix_158_load_reg_7537 <= p_ZL14storage_matrix_158_q0;
        p_ZL14storage_matrix_159_load_reg_7697 <= p_ZL14storage_matrix_159_q0;
        p_ZL14storage_matrix_15_load_reg_7607 <= p_ZL14storage_matrix_15_q0;
        p_ZL14storage_matrix_160_load_reg_6582 <= p_ZL14storage_matrix_160_q0;
        p_ZL14storage_matrix_161_load_reg_6742 <= p_ZL14storage_matrix_161_q0;
        p_ZL14storage_matrix_162_load_reg_6902 <= p_ZL14storage_matrix_162_q0;
        p_ZL14storage_matrix_163_load_reg_7062 <= p_ZL14storage_matrix_163_q0;
        p_ZL14storage_matrix_164_load_reg_7222 <= p_ZL14storage_matrix_164_q0;
        p_ZL14storage_matrix_165_load_reg_7382 <= p_ZL14storage_matrix_165_q0;
        p_ZL14storage_matrix_166_load_reg_7542 <= p_ZL14storage_matrix_166_q0;
        p_ZL14storage_matrix_167_load_reg_7702 <= p_ZL14storage_matrix_167_q0;
        p_ZL14storage_matrix_168_load_reg_6587 <= p_ZL14storage_matrix_168_q0;
        p_ZL14storage_matrix_169_load_reg_6747 <= p_ZL14storage_matrix_169_q0;
        p_ZL14storage_matrix_16_load_reg_6492 <= p_ZL14storage_matrix_16_q0;
        p_ZL14storage_matrix_170_load_reg_6907 <= p_ZL14storage_matrix_170_q0;
        p_ZL14storage_matrix_171_load_reg_7067 <= p_ZL14storage_matrix_171_q0;
        p_ZL14storage_matrix_172_load_reg_7227 <= p_ZL14storage_matrix_172_q0;
        p_ZL14storage_matrix_173_load_reg_7387 <= p_ZL14storage_matrix_173_q0;
        p_ZL14storage_matrix_174_load_reg_7547 <= p_ZL14storage_matrix_174_q0;
        p_ZL14storage_matrix_175_load_reg_7707 <= p_ZL14storage_matrix_175_q0;
        p_ZL14storage_matrix_176_load_reg_6592 <= p_ZL14storage_matrix_176_q0;
        p_ZL14storage_matrix_177_load_reg_6752 <= p_ZL14storage_matrix_177_q0;
        p_ZL14storage_matrix_178_load_reg_6912 <= p_ZL14storage_matrix_178_q0;
        p_ZL14storage_matrix_179_load_reg_7072 <= p_ZL14storage_matrix_179_q0;
        p_ZL14storage_matrix_17_load_reg_6652 <= p_ZL14storage_matrix_17_q0;
        p_ZL14storage_matrix_180_load_reg_7232 <= p_ZL14storage_matrix_180_q0;
        p_ZL14storage_matrix_181_load_reg_7392 <= p_ZL14storage_matrix_181_q0;
        p_ZL14storage_matrix_182_load_reg_7552 <= p_ZL14storage_matrix_182_q0;
        p_ZL14storage_matrix_183_load_reg_7712 <= p_ZL14storage_matrix_183_q0;
        p_ZL14storage_matrix_184_load_reg_6597 <= p_ZL14storage_matrix_184_q0;
        p_ZL14storage_matrix_185_load_reg_6757 <= p_ZL14storage_matrix_185_q0;
        p_ZL14storage_matrix_186_load_reg_6917 <= p_ZL14storage_matrix_186_q0;
        p_ZL14storage_matrix_187_load_reg_7077 <= p_ZL14storage_matrix_187_q0;
        p_ZL14storage_matrix_188_load_reg_7237 <= p_ZL14storage_matrix_188_q0;
        p_ZL14storage_matrix_189_load_reg_7397 <= p_ZL14storage_matrix_189_q0;
        p_ZL14storage_matrix_18_load_reg_6812 <= p_ZL14storage_matrix_18_q0;
        p_ZL14storage_matrix_190_load_reg_7557 <= p_ZL14storage_matrix_190_q0;
        p_ZL14storage_matrix_191_load_reg_7717 <= p_ZL14storage_matrix_191_q0;
        p_ZL14storage_matrix_192_load_reg_6602 <= p_ZL14storage_matrix_192_q0;
        p_ZL14storage_matrix_193_load_reg_6762 <= p_ZL14storage_matrix_193_q0;
        p_ZL14storage_matrix_194_load_reg_6922 <= p_ZL14storage_matrix_194_q0;
        p_ZL14storage_matrix_195_load_reg_7082 <= p_ZL14storage_matrix_195_q0;
        p_ZL14storage_matrix_196_load_reg_7242 <= p_ZL14storage_matrix_196_q0;
        p_ZL14storage_matrix_197_load_reg_7402 <= p_ZL14storage_matrix_197_q0;
        p_ZL14storage_matrix_198_load_reg_7562 <= p_ZL14storage_matrix_198_q0;
        p_ZL14storage_matrix_199_load_reg_7722 <= p_ZL14storage_matrix_199_q0;
        p_ZL14storage_matrix_19_load_reg_6972 <= p_ZL14storage_matrix_19_q0;
        p_ZL14storage_matrix_1_load_reg_6642 <= p_ZL14storage_matrix_1_q0;
        p_ZL14storage_matrix_200_load_reg_6607 <= p_ZL14storage_matrix_200_q0;
        p_ZL14storage_matrix_201_load_reg_6767 <= p_ZL14storage_matrix_201_q0;
        p_ZL14storage_matrix_202_load_reg_6927 <= p_ZL14storage_matrix_202_q0;
        p_ZL14storage_matrix_203_load_reg_7087 <= p_ZL14storage_matrix_203_q0;
        p_ZL14storage_matrix_204_load_reg_7247 <= p_ZL14storage_matrix_204_q0;
        p_ZL14storage_matrix_205_load_reg_7407 <= p_ZL14storage_matrix_205_q0;
        p_ZL14storage_matrix_206_load_reg_7567 <= p_ZL14storage_matrix_206_q0;
        p_ZL14storage_matrix_207_load_reg_7727 <= p_ZL14storage_matrix_207_q0;
        p_ZL14storage_matrix_208_load_reg_6612 <= p_ZL14storage_matrix_208_q0;
        p_ZL14storage_matrix_209_load_reg_6772 <= p_ZL14storage_matrix_209_q0;
        p_ZL14storage_matrix_20_load_reg_7132 <= p_ZL14storage_matrix_20_q0;
        p_ZL14storage_matrix_210_load_reg_6932 <= p_ZL14storage_matrix_210_q0;
        p_ZL14storage_matrix_211_load_reg_7092 <= p_ZL14storage_matrix_211_q0;
        p_ZL14storage_matrix_212_load_reg_7252 <= p_ZL14storage_matrix_212_q0;
        p_ZL14storage_matrix_213_load_reg_7412 <= p_ZL14storage_matrix_213_q0;
        p_ZL14storage_matrix_214_load_reg_7572 <= p_ZL14storage_matrix_214_q0;
        p_ZL14storage_matrix_215_load_reg_7732 <= p_ZL14storage_matrix_215_q0;
        p_ZL14storage_matrix_216_load_reg_6617 <= p_ZL14storage_matrix_216_q0;
        p_ZL14storage_matrix_217_load_reg_6777 <= p_ZL14storage_matrix_217_q0;
        p_ZL14storage_matrix_218_load_reg_6937 <= p_ZL14storage_matrix_218_q0;
        p_ZL14storage_matrix_219_load_reg_7097 <= p_ZL14storage_matrix_219_q0;
        p_ZL14storage_matrix_21_load_reg_7292 <= p_ZL14storage_matrix_21_q0;
        p_ZL14storage_matrix_220_load_reg_7257 <= p_ZL14storage_matrix_220_q0;
        p_ZL14storage_matrix_221_load_reg_7417 <= p_ZL14storage_matrix_221_q0;
        p_ZL14storage_matrix_222_load_reg_7577 <= p_ZL14storage_matrix_222_q0;
        p_ZL14storage_matrix_223_load_reg_7737 <= p_ZL14storage_matrix_223_q0;
        p_ZL14storage_matrix_224_load_reg_6622 <= p_ZL14storage_matrix_224_q0;
        p_ZL14storage_matrix_225_load_reg_6782 <= p_ZL14storage_matrix_225_q0;
        p_ZL14storage_matrix_226_load_reg_6942 <= p_ZL14storage_matrix_226_q0;
        p_ZL14storage_matrix_227_load_reg_7102 <= p_ZL14storage_matrix_227_q0;
        p_ZL14storage_matrix_228_load_reg_7262 <= p_ZL14storage_matrix_228_q0;
        p_ZL14storage_matrix_229_load_reg_7422 <= p_ZL14storage_matrix_229_q0;
        p_ZL14storage_matrix_22_load_reg_7452 <= p_ZL14storage_matrix_22_q0;
        p_ZL14storage_matrix_230_load_reg_7582 <= p_ZL14storage_matrix_230_q0;
        p_ZL14storage_matrix_231_load_reg_7742 <= p_ZL14storage_matrix_231_q0;
        p_ZL14storage_matrix_232_load_reg_6627 <= p_ZL14storage_matrix_232_q0;
        p_ZL14storage_matrix_233_load_reg_6787 <= p_ZL14storage_matrix_233_q0;
        p_ZL14storage_matrix_234_load_reg_6947 <= p_ZL14storage_matrix_234_q0;
        p_ZL14storage_matrix_235_load_reg_7107 <= p_ZL14storage_matrix_235_q0;
        p_ZL14storage_matrix_236_load_reg_7267 <= p_ZL14storage_matrix_236_q0;
        p_ZL14storage_matrix_237_load_reg_7427 <= p_ZL14storage_matrix_237_q0;
        p_ZL14storage_matrix_238_load_reg_7587 <= p_ZL14storage_matrix_238_q0;
        p_ZL14storage_matrix_239_load_reg_7747 <= p_ZL14storage_matrix_239_q0;
        p_ZL14storage_matrix_23_load_reg_7612 <= p_ZL14storage_matrix_23_q0;
        p_ZL14storage_matrix_240_load_reg_6632 <= p_ZL14storage_matrix_240_q0;
        p_ZL14storage_matrix_241_load_reg_6792 <= p_ZL14storage_matrix_241_q0;
        p_ZL14storage_matrix_242_load_reg_6952 <= p_ZL14storage_matrix_242_q0;
        p_ZL14storage_matrix_243_load_reg_7112 <= p_ZL14storage_matrix_243_q0;
        p_ZL14storage_matrix_244_load_reg_7272 <= p_ZL14storage_matrix_244_q0;
        p_ZL14storage_matrix_245_load_reg_7432 <= p_ZL14storage_matrix_245_q0;
        p_ZL14storage_matrix_246_load_reg_7592 <= p_ZL14storage_matrix_246_q0;
        p_ZL14storage_matrix_247_load_reg_7752 <= p_ZL14storage_matrix_247_q0;
        p_ZL14storage_matrix_248_load_reg_6637 <= p_ZL14storage_matrix_248_q0;
        p_ZL14storage_matrix_249_load_reg_6797 <= p_ZL14storage_matrix_249_q0;
        p_ZL14storage_matrix_24_load_reg_6497 <= p_ZL14storage_matrix_24_q0;
        p_ZL14storage_matrix_250_load_reg_6957 <= p_ZL14storage_matrix_250_q0;
        p_ZL14storage_matrix_251_load_reg_7117 <= p_ZL14storage_matrix_251_q0;
        p_ZL14storage_matrix_252_load_reg_7277 <= p_ZL14storage_matrix_252_q0;
        p_ZL14storage_matrix_253_load_reg_7437 <= p_ZL14storage_matrix_253_q0;
        p_ZL14storage_matrix_254_load_reg_7597 <= p_ZL14storage_matrix_254_q0;
        p_ZL14storage_matrix_255_load_reg_7757 <= p_ZL14storage_matrix_255_q0;
        p_ZL14storage_matrix_25_load_reg_6657 <= p_ZL14storage_matrix_25_q0;
        p_ZL14storage_matrix_26_load_reg_6817 <= p_ZL14storage_matrix_26_q0;
        p_ZL14storage_matrix_27_load_reg_6977 <= p_ZL14storage_matrix_27_q0;
        p_ZL14storage_matrix_28_load_reg_7137 <= p_ZL14storage_matrix_28_q0;
        p_ZL14storage_matrix_29_load_reg_7297 <= p_ZL14storage_matrix_29_q0;
        p_ZL14storage_matrix_2_load_reg_6802 <= p_ZL14storage_matrix_2_q0;
        p_ZL14storage_matrix_30_load_reg_7457 <= p_ZL14storage_matrix_30_q0;
        p_ZL14storage_matrix_31_load_reg_7617 <= p_ZL14storage_matrix_31_q0;
        p_ZL14storage_matrix_32_load_reg_6502 <= p_ZL14storage_matrix_32_q0;
        p_ZL14storage_matrix_33_load_reg_6662 <= p_ZL14storage_matrix_33_q0;
        p_ZL14storage_matrix_34_load_reg_6822 <= p_ZL14storage_matrix_34_q0;
        p_ZL14storage_matrix_35_load_reg_6982 <= p_ZL14storage_matrix_35_q0;
        p_ZL14storage_matrix_36_load_reg_7142 <= p_ZL14storage_matrix_36_q0;
        p_ZL14storage_matrix_37_load_reg_7302 <= p_ZL14storage_matrix_37_q0;
        p_ZL14storage_matrix_38_load_reg_7462 <= p_ZL14storage_matrix_38_q0;
        p_ZL14storage_matrix_39_load_reg_7622 <= p_ZL14storage_matrix_39_q0;
        p_ZL14storage_matrix_3_load_reg_6962 <= p_ZL14storage_matrix_3_q0;
        p_ZL14storage_matrix_40_load_reg_6507 <= p_ZL14storage_matrix_40_q0;
        p_ZL14storage_matrix_41_load_reg_6667 <= p_ZL14storage_matrix_41_q0;
        p_ZL14storage_matrix_42_load_reg_6827 <= p_ZL14storage_matrix_42_q0;
        p_ZL14storage_matrix_43_load_reg_6987 <= p_ZL14storage_matrix_43_q0;
        p_ZL14storage_matrix_44_load_reg_7147 <= p_ZL14storage_matrix_44_q0;
        p_ZL14storage_matrix_45_load_reg_7307 <= p_ZL14storage_matrix_45_q0;
        p_ZL14storage_matrix_46_load_reg_7467 <= p_ZL14storage_matrix_46_q0;
        p_ZL14storage_matrix_47_load_reg_7627 <= p_ZL14storage_matrix_47_q0;
        p_ZL14storage_matrix_48_load_reg_6512 <= p_ZL14storage_matrix_48_q0;
        p_ZL14storage_matrix_49_load_reg_6672 <= p_ZL14storage_matrix_49_q0;
        p_ZL14storage_matrix_4_load_reg_7122 <= p_ZL14storage_matrix_4_q0;
        p_ZL14storage_matrix_50_load_reg_6832 <= p_ZL14storage_matrix_50_q0;
        p_ZL14storage_matrix_51_load_reg_6992 <= p_ZL14storage_matrix_51_q0;
        p_ZL14storage_matrix_52_load_reg_7152 <= p_ZL14storage_matrix_52_q0;
        p_ZL14storage_matrix_53_load_reg_7312 <= p_ZL14storage_matrix_53_q0;
        p_ZL14storage_matrix_54_load_reg_7472 <= p_ZL14storage_matrix_54_q0;
        p_ZL14storage_matrix_55_load_reg_7632 <= p_ZL14storage_matrix_55_q0;
        p_ZL14storage_matrix_56_load_reg_6517 <= p_ZL14storage_matrix_56_q0;
        p_ZL14storage_matrix_57_load_reg_6677 <= p_ZL14storage_matrix_57_q0;
        p_ZL14storage_matrix_58_load_reg_6837 <= p_ZL14storage_matrix_58_q0;
        p_ZL14storage_matrix_59_load_reg_6997 <= p_ZL14storage_matrix_59_q0;
        p_ZL14storage_matrix_5_load_reg_7282 <= p_ZL14storage_matrix_5_q0;
        p_ZL14storage_matrix_60_load_reg_7157 <= p_ZL14storage_matrix_60_q0;
        p_ZL14storage_matrix_61_load_reg_7317 <= p_ZL14storage_matrix_61_q0;
        p_ZL14storage_matrix_62_load_reg_7477 <= p_ZL14storage_matrix_62_q0;
        p_ZL14storage_matrix_63_load_reg_7637 <= p_ZL14storage_matrix_63_q0;
        p_ZL14storage_matrix_64_load_reg_6522 <= p_ZL14storage_matrix_64_q0;
        p_ZL14storage_matrix_65_load_reg_6682 <= p_ZL14storage_matrix_65_q0;
        p_ZL14storage_matrix_66_load_reg_6842 <= p_ZL14storage_matrix_66_q0;
        p_ZL14storage_matrix_67_load_reg_7002 <= p_ZL14storage_matrix_67_q0;
        p_ZL14storage_matrix_68_load_reg_7162 <= p_ZL14storage_matrix_68_q0;
        p_ZL14storage_matrix_69_load_reg_7322 <= p_ZL14storage_matrix_69_q0;
        p_ZL14storage_matrix_6_load_reg_7442 <= p_ZL14storage_matrix_6_q0;
        p_ZL14storage_matrix_70_load_reg_7482 <= p_ZL14storage_matrix_70_q0;
        p_ZL14storage_matrix_71_load_reg_7642 <= p_ZL14storage_matrix_71_q0;
        p_ZL14storage_matrix_72_load_reg_6527 <= p_ZL14storage_matrix_72_q0;
        p_ZL14storage_matrix_73_load_reg_6687 <= p_ZL14storage_matrix_73_q0;
        p_ZL14storage_matrix_74_load_reg_6847 <= p_ZL14storage_matrix_74_q0;
        p_ZL14storage_matrix_75_load_reg_7007 <= p_ZL14storage_matrix_75_q0;
        p_ZL14storage_matrix_76_load_reg_7167 <= p_ZL14storage_matrix_76_q0;
        p_ZL14storage_matrix_77_load_reg_7327 <= p_ZL14storage_matrix_77_q0;
        p_ZL14storage_matrix_78_load_reg_7487 <= p_ZL14storage_matrix_78_q0;
        p_ZL14storage_matrix_79_load_reg_7647 <= p_ZL14storage_matrix_79_q0;
        p_ZL14storage_matrix_7_load_reg_7602 <= p_ZL14storage_matrix_7_q0;
        p_ZL14storage_matrix_80_load_reg_6532 <= p_ZL14storage_matrix_80_q0;
        p_ZL14storage_matrix_81_load_reg_6692 <= p_ZL14storage_matrix_81_q0;
        p_ZL14storage_matrix_82_load_reg_6852 <= p_ZL14storage_matrix_82_q0;
        p_ZL14storage_matrix_83_load_reg_7012 <= p_ZL14storage_matrix_83_q0;
        p_ZL14storage_matrix_84_load_reg_7172 <= p_ZL14storage_matrix_84_q0;
        p_ZL14storage_matrix_85_load_reg_7332 <= p_ZL14storage_matrix_85_q0;
        p_ZL14storage_matrix_86_load_reg_7492 <= p_ZL14storage_matrix_86_q0;
        p_ZL14storage_matrix_87_load_reg_7652 <= p_ZL14storage_matrix_87_q0;
        p_ZL14storage_matrix_88_load_reg_6537 <= p_ZL14storage_matrix_88_q0;
        p_ZL14storage_matrix_89_load_reg_6697 <= p_ZL14storage_matrix_89_q0;
        p_ZL14storage_matrix_8_load_reg_6487 <= p_ZL14storage_matrix_8_q0;
        p_ZL14storage_matrix_90_load_reg_6857 <= p_ZL14storage_matrix_90_q0;
        p_ZL14storage_matrix_91_load_reg_7017 <= p_ZL14storage_matrix_91_q0;
        p_ZL14storage_matrix_92_load_reg_7177 <= p_ZL14storage_matrix_92_q0;
        p_ZL14storage_matrix_93_load_reg_7337 <= p_ZL14storage_matrix_93_q0;
        p_ZL14storage_matrix_94_load_reg_7497 <= p_ZL14storage_matrix_94_q0;
        p_ZL14storage_matrix_95_load_reg_7657 <= p_ZL14storage_matrix_95_q0;
        p_ZL14storage_matrix_96_load_reg_6542 <= p_ZL14storage_matrix_96_q0;
        p_ZL14storage_matrix_97_load_reg_6702 <= p_ZL14storage_matrix_97_q0;
        p_ZL14storage_matrix_98_load_reg_6862 <= p_ZL14storage_matrix_98_q0;
        p_ZL14storage_matrix_99_load_reg_7022 <= p_ZL14storage_matrix_99_q0;
        p_ZL14storage_matrix_9_load_reg_6647 <= p_ZL14storage_matrix_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        s_2_reg_5169 <= s_2_fu_4699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        threshW_reg_7767 <= threshW_fu_5116_p2;
    end
end

always @ (*) begin
    if ((grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_spikes_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_out_spikes_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_out_spikes_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((in_spikes_TVALID_int_regslice == 1'b1) & (((in_spikes_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))))) begin
        in_spikes_TREADY_int_regslice = 1'b1;
    end else begin
        in_spikes_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_0_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_100_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_101_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_102_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_103_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_104_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_105_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_106_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_107_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_108_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_109_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_10_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_110_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_111_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_112_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_113_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_114_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_115_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_116_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_117_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_118_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_119_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_11_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_120_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_121_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_122_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_123_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_124_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_125_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_126_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_127_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_128_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_128_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_129_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_129_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_12_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_130_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_130_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_131_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_131_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_132_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_132_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_133_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_133_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_134_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_134_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_135_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_136_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_137_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_137_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_138_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_138_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_139_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_139_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_13_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_140_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_140_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_141_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_141_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_142_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_142_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_143_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_143_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_144_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_144_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_145_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_145_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_146_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_146_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_147_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_148_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_148_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_149_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_149_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_14_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_150_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_150_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_151_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_151_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_152_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_152_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_153_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_153_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_154_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_154_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_155_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_155_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_156_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_156_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_157_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_157_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_158_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_159_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_159_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_15_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_160_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_160_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_161_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_161_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_162_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_163_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_163_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_164_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_164_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_165_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_165_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_166_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_166_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_167_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_167_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_168_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_168_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_169_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_169_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_16_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_170_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_170_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_171_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_171_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_172_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_172_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_173_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_173_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_174_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_174_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_175_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_175_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_176_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_176_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_177_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_177_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_178_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_178_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_179_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_17_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_180_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_180_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_181_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_181_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_182_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_182_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_183_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_183_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_184_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_184_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_185_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_185_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_186_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_186_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_187_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_187_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_188_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_188_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_189_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_189_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_18_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_190_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_190_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_191_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_191_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_192_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_192_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_193_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_193_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_194_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_194_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_195_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_195_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_196_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_196_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_197_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_197_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_198_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_198_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_199_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_199_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_19_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_1_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_200_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_200_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_201_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_201_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_202_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_202_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_203_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_203_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_204_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_204_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_205_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_205_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_206_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_206_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_207_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_207_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_208_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_208_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_209_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_209_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_20_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_210_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_210_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_211_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_211_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_212_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_212_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_213_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_213_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_214_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_214_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_215_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_215_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_216_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_216_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_217_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_217_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_218_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_218_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_219_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_219_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_21_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_220_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_220_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_221_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_221_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_222_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_222_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_223_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_223_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_224_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_224_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_225_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_225_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_226_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_226_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_227_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_227_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_228_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_228_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_229_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_229_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_22_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_230_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_230_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_231_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_231_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_232_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_232_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_233_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_233_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_234_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_234_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_235_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_235_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_236_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_236_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_237_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_237_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_238_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_238_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_239_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_239_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_23_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_240_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_240_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_241_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_241_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_242_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_242_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_243_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_243_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_244_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_244_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_245_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_245_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_246_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_246_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_247_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_247_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_248_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_248_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_249_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_249_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_24_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_250_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_250_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_251_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_251_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_252_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_252_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_253_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_253_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_254_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_254_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_255_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_25_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_26_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_27_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_28_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_29_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_2_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_30_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_31_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_32_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_33_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_34_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_35_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_36_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_37_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_38_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_39_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_3_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_40_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_41_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_42_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_43_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_44_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_45_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_46_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_47_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_48_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_49_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_4_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_50_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_51_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_52_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_53_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_54_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_55_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_56_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_57_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_58_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_59_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_5_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_60_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_61_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_62_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_63_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_64_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_65_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_66_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_67_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_68_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_69_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_6_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_70_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_71_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_72_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_73_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_74_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_75_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_76_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_77_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_78_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_79_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_7_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_80_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_81_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_82_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_83_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_84_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_85_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_86_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_87_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_88_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_89_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_8_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_90_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_91_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_92_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_93_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_94_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_95_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_96_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_97_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_98_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_99_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_ZL14storage_matrix_9_ce0 = 1'b1;
    end else begin
        p_ZL14storage_matrix_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_address0;
    end else begin
        ref_timer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_ce0;
    end else begin
        ref_timer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_1_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_ce1;
    end else begin
        ref_timer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_1_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_1_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_1_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_d0;
    end else begin
        ref_timer_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_1_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_1_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_1_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_1_we0;
    end else begin
        ref_timer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_address0;
    end else begin
        ref_timer_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_ce0;
    end else begin
        ref_timer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_2_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_ce1;
    end else begin
        ref_timer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_2_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_2_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_2_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_d0;
    end else begin
        ref_timer_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_2_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_2_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_2_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_2_we0;
    end else begin
        ref_timer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_address0;
    end else begin
        ref_timer_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_ce0;
    end else begin
        ref_timer_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_3_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_ce1;
    end else begin
        ref_timer_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_3_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_3_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_3_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_d0;
    end else begin
        ref_timer_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_3_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_3_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_3_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_3_we0;
    end else begin
        ref_timer_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_address0;
    end else begin
        ref_timer_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_ce0;
    end else begin
        ref_timer_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_4_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_ce1;
    end else begin
        ref_timer_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_4_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_4_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_4_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_d0;
    end else begin
        ref_timer_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_4_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_4_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_4_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_4_we0;
    end else begin
        ref_timer_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_address0;
    end else begin
        ref_timer_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_ce0;
    end else begin
        ref_timer_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_5_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_ce1;
    end else begin
        ref_timer_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_5_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_5_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_5_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_d0;
    end else begin
        ref_timer_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_5_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_5_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_5_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_5_we0;
    end else begin
        ref_timer_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_address0;
    end else begin
        ref_timer_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_ce0;
    end else begin
        ref_timer_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_6_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_ce1;
    end else begin
        ref_timer_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_6_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_6_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_6_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_d0;
    end else begin
        ref_timer_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_6_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_6_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_6_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_6_we0;
    end else begin
        ref_timer_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_address0;
    end else begin
        ref_timer_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_ce0;
    end else begin
        ref_timer_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_7_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_ce1;
    end else begin
        ref_timer_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_7_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_7_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_7_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_d0;
    end else begin
        ref_timer_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_7_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_7_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_7_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_7_we0;
    end else begin
        ref_timer_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_address0;
    end else begin
        ref_timer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        ref_timer_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ref_timer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_ce0;
    end else begin
        ref_timer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_ce1;
    end else begin
        ref_timer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_d0;
    end else begin
        ref_timer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ref_timer_V_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ref_timer_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_timer_V_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ref_timer_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ref_timer_V_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ref_timer_V_we0;
    end else begin
        ref_timer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_1_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_address0;
    end else begin
        v_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_1_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_1_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_address1;
    end else begin
        v_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_1_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_ce0;
    end else begin
        v_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_1_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_1_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_ce1;
    end else begin
        v_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_1_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_1_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_1_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_d0;
    end else begin
        v_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_1_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_1_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_1_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_1_we0;
    end else begin
        v_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_2_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_address0;
    end else begin
        v_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_2_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_2_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_address1;
    end else begin
        v_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_2_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_ce0;
    end else begin
        v_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_2_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_2_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_ce1;
    end else begin
        v_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_2_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_2_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_2_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_d0;
    end else begin
        v_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_2_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_2_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_2_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_2_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_2_we0;
    end else begin
        v_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_3_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_address0;
    end else begin
        v_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_3_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_3_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_address1;
    end else begin
        v_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_3_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_ce0;
    end else begin
        v_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_3_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_3_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_ce1;
    end else begin
        v_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_3_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_3_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_3_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_d0;
    end else begin
        v_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_3_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_3_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_3_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_3_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_3_we0;
    end else begin
        v_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_4_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_address0;
    end else begin
        v_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_4_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_4_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_address1;
    end else begin
        v_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_4_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_ce0;
    end else begin
        v_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_4_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_4_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_ce1;
    end else begin
        v_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_4_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_4_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_4_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_d0;
    end else begin
        v_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_4_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_4_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_4_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_4_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_4_we0;
    end else begin
        v_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_5_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_address0;
    end else begin
        v_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_5_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_5_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_address1;
    end else begin
        v_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_5_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_ce0;
    end else begin
        v_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_5_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_5_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_ce1;
    end else begin
        v_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_5_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_5_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_5_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_d0;
    end else begin
        v_V_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_5_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_5_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_5_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_5_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_5_we0;
    end else begin
        v_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_6_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_address0;
    end else begin
        v_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_6_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_6_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_address1;
    end else begin
        v_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_6_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_ce0;
    end else begin
        v_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_6_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_6_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_ce1;
    end else begin
        v_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_6_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_6_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_6_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_d0;
    end else begin
        v_V_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_6_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_6_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_6_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_6_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_6_we0;
    end else begin
        v_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_7_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_address0;
    end else begin
        v_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_7_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_7_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_address1;
    end else begin
        v_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_7_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_ce0;
    end else begin
        v_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_7_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_7_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_ce1;
    end else begin
        v_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_7_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_7_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_7_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_d0;
    end else begin
        v_V_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_7_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_7_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_7_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_7_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_7_we0;
    end else begin
        v_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_address0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_address0;
    end else begin
        v_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_address1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_address1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_address1;
    end else begin
        v_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_ce0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_ce0;
    end else begin
        v_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_ce1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_ce1 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_ce1;
    end else begin
        v_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_d0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_d0;
    end else begin
        v_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v_V_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_v_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1031_reg_5198 == 1'd0))) begin
        v_V_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_v_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_we0 = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_v_V_we0;
    end else begin
        v_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln33_fu_4693_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln48_1_fu_4780_p2) & (icmp_ln1031_fu_4786_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln48_1_fu_4780_p2) & (icmp_ln1031_fu_4786_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((regslice_both_out_spikes_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_4729_p2 = (zext_ln34_fu_4716_p1 + zext_ln34_1_fu_4725_p1);

assign add_ln66_fu_5080_p2 = (spikes_read_fu_612 + 32'd1);

assign and_ln48_1_fu_4780_p2 = (has_spike_fu_616 & and_ln48_fu_4774_p2);

assign and_ln48_fu_4774_p2 = (icmp_ln48_fu_4764_p2 & icmp_ln1027_fu_4769_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_done == 1'b0) & (icmp_ln1031_reg_5198 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bin_end_fu_4745_p2 = (add_ln34_fu_4729_p2 + 12'd15);

assign bin_start_V_fu_4735_p2 = (add_ln34_fu_4729_p2 + 12'd5);

assign conv_i_fu_4791_p1 = cur_id_V_fu_604;

assign cur_id_V_1_fu_4657_p1 = in_spikes_TDATA_int_regslice[7:0];

assign cur_id_V_2_fu_5061_p1 = in_spikes_TDATA_int_regslice[7:0];

assign cur_id_V_3_fu_5065_p3 = ((grp_nbread_fu_690_p2_0[0:0] == 1'b1) ? cur_id_V_2_fu_5061_p1 : cur_id_V_fu_604);

assign cur_time_V_4_fu_5073_p3 = ((grp_nbread_fu_690_p2_0[0:0] == 1'b1) ? grp_fu_4644_p4 : cur_time_V_1_fu_608);

assign grp_fu_4644_p4 = {{in_spikes_TDATA_int_regslice[31:16]}};

assign grp_nbread_fu_690_p2_0 = in_spikes_TVALID_int_regslice;

assign grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start = grp_spiking_binam_Pipeline_VITIS_LOOP_38_2_fu_4048_ap_start_reg;

assign grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start = grp_spiking_binam_Pipeline_VITIS_LOOP_54_4_fu_4080_ap_start_reg;

assign grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start = grp_spiking_binam_Pipeline_VITIS_LOOP_70_6_fu_4068_ap_start_reg;

assign grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start = grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_ap_start_reg;

assign grp_spiking_binam_Pipeline_VITIS_LOOP_79_7_fu_4612_out_spikes_TREADY = (out_spikes_TREADY_int_regslice & ap_CS_fsm_state10);

assign icmp_ln1027_fu_4769_p2 = ((cur_time_V_1_fu_608 < zext_ln48_reg_5184) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_4786_p2 = ((cur_time_V_1_fu_608 < zext_ln186_1_reg_5179) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_4693_p2 = ((s_fu_600 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_4764_p2 = (($signed(spikes_read_fu_612) < $signed(in_spike_count_read_reg_5158)) ? 1'b1 : 1'b0);

assign in_spikes_TREADY = regslice_both_in_spikes_U_ack_in;

assign out_spikes_TVALID = regslice_both_out_spikes_U_vld_out;

assign p_ZL14storage_matrix_0_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_100_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_101_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_102_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_103_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_104_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_105_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_106_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_107_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_108_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_109_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_10_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_110_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_111_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_112_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_113_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_114_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_115_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_116_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_117_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_118_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_119_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_11_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_120_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_121_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_122_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_123_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_124_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_125_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_126_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_127_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_128_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_129_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_12_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_130_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_131_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_132_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_133_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_134_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_135_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_136_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_137_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_138_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_139_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_13_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_140_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_141_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_142_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_143_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_144_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_145_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_146_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_147_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_148_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_149_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_14_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_150_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_151_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_152_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_153_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_154_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_155_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_156_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_157_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_158_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_159_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_15_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_160_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_161_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_162_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_163_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_164_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_165_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_166_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_167_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_168_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_169_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_16_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_170_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_171_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_172_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_173_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_174_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_175_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_176_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_177_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_178_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_179_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_17_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_180_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_181_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_182_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_183_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_184_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_185_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_186_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_187_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_188_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_189_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_18_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_190_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_191_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_192_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_193_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_194_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_195_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_196_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_197_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_198_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_199_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_19_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_1_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_200_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_201_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_202_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_203_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_204_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_205_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_206_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_207_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_208_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_209_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_20_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_210_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_211_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_212_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_213_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_214_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_215_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_216_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_217_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_218_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_219_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_21_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_220_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_221_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_222_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_223_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_224_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_225_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_226_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_227_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_228_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_229_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_22_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_230_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_231_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_232_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_233_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_234_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_235_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_236_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_237_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_238_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_239_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_23_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_240_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_241_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_242_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_243_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_244_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_245_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_246_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_247_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_248_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_249_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_24_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_250_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_251_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_252_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_253_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_254_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_255_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_25_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_26_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_27_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_28_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_29_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_2_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_30_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_31_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_32_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_33_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_34_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_35_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_36_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_37_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_38_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_39_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_3_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_40_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_41_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_42_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_43_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_44_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_45_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_46_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_47_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_48_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_49_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_4_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_50_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_51_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_52_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_53_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_54_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_55_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_56_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_57_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_58_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_59_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_5_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_60_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_61_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_62_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_63_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_64_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_65_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_66_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_67_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_68_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_69_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_6_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_70_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_71_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_72_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_73_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_74_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_75_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_76_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_77_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_78_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_79_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_7_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_80_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_81_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_82_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_83_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_84_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_85_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_86_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_87_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_88_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_89_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_8_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_90_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_91_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_92_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_93_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_94_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_95_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_96_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_97_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_98_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_99_address0 = conv_i_fu_4791_p1;

assign p_ZL14storage_matrix_9_address0 = conv_i_fu_4791_p1;

assign s_2_fu_4699_p2 = (s_fu_600 + 9'd1);

assign shl_ln34_fu_4720_p2 = s_fu_600 << 9'd1;

assign shl_ln_fu_4708_p3 = {{trunc_ln34_fu_4705_p1}, {3'd0}};

assign spikes_read_3_fu_5085_p3 = ((grp_nbread_fu_690_p2_0[0:0] == 1'b1) ? add_ln66_fu_5080_p2 : spikes_read_fu_612);

assign threshW_fu_5116_p0 = threshW_fu_5116_p00;

assign threshW_fu_5116_p00 = threshold_V_reg_4024;

assign threshW_fu_5116_p1 = 7'd13;

assign threshold_V_3_fu_5055_p2 = (threshold_V_reg_4024 + 6'd1);

assign trunc_ln34_fu_4705_p1 = s_fu_600[7:0];

assign zext_ln186_1_fu_4741_p1 = bin_start_V_fu_4735_p2;

assign zext_ln27_fu_4661_p1 = grp_nbread_fu_690_p2_0;

assign zext_ln34_1_fu_4725_p1 = shl_ln34_fu_4720_p2;

assign zext_ln34_fu_4716_p1 = shl_ln_fu_4708_p3;

assign zext_ln48_fu_4751_p1 = bin_end_fu_4745_p2;

always @ (posedge ap_clk) begin
    bin_start_V_reg_5174[0] <= 1'b1;
    zext_ln186_1_reg_5179[0] <= 1'b1;
    zext_ln186_1_reg_5179[15:12] <= 4'b0000;
    zext_ln48_reg_5184[0] <= 1'b1;
    zext_ln48_reg_5184[15:12] <= 4'b0000;
end

endmodule //spiking_binam
