C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE UART_INT
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\UART_INT.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -Generated_Source\PSoC3\UART_INT.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,Generated_Source\PSoC3) FF(3) DB DF(DEBUG) 
                    -WL(2) PR(.\DP8051\DP8051_Keil_951\Debug/UART_INT.lst) CD OT(2,SIZE) OJ(.\DP8051\DP8051_Keil_951\Debug\UART_INT.obj)

line level    source

   1          /*******************************************************************************
   2          * File Name: UARTINT.c
   3          * Version 2.50
   4          *
   5          * Description:
   6          *  This file provides all Interrupt Service functionality of the UART component
   7          *
   8          ********************************************************************************
   9          * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10          * You may use this file only in accordance with the license, terms, conditions,
  11          * disclaimers, and limitations in the end user license agreement accompanying
  12          * the software package with which this file was provided.
  13          *******************************************************************************/
  14          
  15          #include "UART.h"
  16          #include "cyapicallbacks.h"
  17          
  18          
  19          /***************************************
  20          * Custom Declarations
  21          ***************************************/
  22          /* `#START CUSTOM_DECLARATIONS` Place your declaration here */
  23          
  24          /* `#END` */
  25          
  26          #if (UART_RX_INTERRUPT_ENABLED && (UART_RX_ENABLED || UART_HD_ENABLED))
  27              /*******************************************************************************
  28              * Function Name: UART_RXISR
  29              ********************************************************************************
  30              *
  31              * Summary:
  32              *  Interrupt Service Routine for RX portion of the UART
  33              *
  34              * Parameters:
  35              *  None.
  36              *
  37              * Return:
  38              *  None.
  39              *
  40              * Global Variables:
  41              *  UART_rxBuffer - RAM buffer pointer for save received data.
  42              *  UART_rxBufferWrite - cyclic index for write to rxBuffer,
  43              *     increments after each byte saved to buffer.
  44              *  UART_rxBufferRead - cyclic index for read from rxBuffer,
  45              *     checked to detect overflow condition.
  46              *  UART_rxBufferOverflow - software overflow flag. Set to one
  47              *     when UART_rxBufferWrite index overtakes
  48              *     UART_rxBufferRead index.
  49              *  UART_rxBufferLoopDetect - additional variable to detect overflow.
  50              *     Set to one when UART_rxBufferWrite is equal to
  51              *    UART_rxBufferRead
  52              *  UART_rxAddressMode - this variable contains the Address mode,
  53              *     selected in customizer or set by UART_SetRxAddressMode() API.
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 2   

  54              *  UART_rxAddressDetected - set to 1 when correct address received,
  55              *     and analysed to store following addressed data bytes to the buffer.
  56              *     When not correct address received, set to 0 to skip following data bytes.
  57              *
  58              *******************************************************************************/
  59              CY_ISR(UART_RXISR)
  60              {
  61   1              uint8 readData;
  62   1              uint8 readStatus;
  63   1              uint8 increment_pointer = 0u;
  64   1      
  65   1          #if(CY_PSOC3)
  66   1              uint8 int_en;
  67   1          #endif /* (CY_PSOC3) */
  68   1      
  69   1          #ifdef UART_RXISR_ENTRY_CALLBACK
                      UART_RXISR_EntryCallback();
                  #endif /* UART_RXISR_ENTRY_CALLBACK */
  72   1      
  73   1              /* User code required at start of ISR */
  74   1              /* `#START UART_RXISR_START` */
  75   1      
  76   1              /* `#END` */
  77   1      
  78   1          #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
  79   1              int_en = EA;
  80   1              CyGlobalIntEnable;
  81   1          #endif /* (CY_PSOC3) */
  82   1      
  83   1              do
  84   1              {
  85   2                  /* Read receiver status register */
  86   2                  readStatus = UART_RXSTATUS_REG;
  87   2                  /* Copy the same status to readData variable for backward compatibility support 
  88   2                  *  of the user code in UART_RXISR_ERROR` section. 
  89   2                  */
  90   2                  readData = readStatus;
  91   2      
  92   2                  if((readStatus & (UART_RX_STS_BREAK | 
  93   2                                  UART_RX_STS_PAR_ERROR |
  94   2                                  UART_RX_STS_STOP_ERROR | 
  95   2                                  UART_RX_STS_OVERRUN)) != 0u)
  96   2                  {
  97   3                      /* ERROR handling. */
  98   3                      UART_errorStatus |= readStatus & ( UART_RX_STS_BREAK | 
  99   3                                                                  UART_RX_STS_PAR_ERROR | 
 100   3                                                                  UART_RX_STS_STOP_ERROR | 
 101   3                                                                  UART_RX_STS_OVERRUN);
 102   3                      /* `#START UART_RXISR_ERROR` */
 103   3      
 104   3                      /* `#END` */
 105   3                      
 106   3                  #ifdef UART_RXISR_ERROR_CALLBACK
                              UART_RXISR_ERROR_Callback();
                          #endif /* UART_RXISR_ERROR_CALLBACK */
 109   3                  }
 110   2                  
 111   2                  if((readStatus & UART_RX_STS_FIFO_NOTEMPTY) != 0u)
 112   2                  {
 113   3                      /* Read data from the RX data register */
 114   3                      readData = UART_RXDATA_REG;
 115   3                  #if (UART_RXHW_ADDRESS_ENABLED)
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 3   

                              if(UART_rxAddressMode == (uint8)UART__B_UART__AM_SW_DETECT_TO_BUFFER)
                              {
                                  if((readStatus & UART_RX_STS_MRKSPC) != 0u)
                                  {
                                      if ((readStatus & UART_RX_STS_ADDR_MATCH) != 0u)
                                      {
                                          UART_rxAddressDetected = 1u;
                                      }
                                      else
                                      {
                                          UART_rxAddressDetected = 0u;
                                      }
                                  }
                                  if(UART_rxAddressDetected != 0u)
                                  {   /* Store only addressed data */
                                      UART_rxBuffer[UART_rxBufferWrite] = readData;
                                      increment_pointer = 1u;
                                  }
                              }
                              else /* Without software addressing */
                              {
                                  UART_rxBuffer[UART_rxBufferWrite] = readData;
                                  increment_pointer = 1u;
                              }
                          #else  /* Without addressing */
 141   3                      UART_rxBuffer[UART_rxBufferWrite] = readData;
 142   3                      increment_pointer = 1u;
 143   3                  #endif /* (UART_RXHW_ADDRESS_ENABLED) */
 144   3      
 145   3                      /* Do not increment buffer pointer when skip not addressed data */
 146   3                      if(increment_pointer != 0u)
 147   3                      {
 148   4                          if(UART_rxBufferLoopDetect != 0u)
 149   4                          {   /* Set Software Buffer status Overflow */
 150   5                              UART_rxBufferOverflow = 1u;
 151   5                          }
 152   4                          /* Set next pointer. */
 153   4                          UART_rxBufferWrite++;
 154   4      
 155   4                          /* Check pointer for a loop condition */
 156   4                          if(UART_rxBufferWrite >= UART_RX_BUFFER_SIZE)
 157   4                          {
 158   5                              UART_rxBufferWrite = 0u;
 159   5                          }
 160   4      
 161   4                          /* Detect pre-overload condition and set flag */
 162   4                          if(UART_rxBufferWrite == UART_rxBufferRead)
 163   4                          {
 164   5                              UART_rxBufferLoopDetect = 1u;
 165   5                              /* When Hardware Flow Control selected */
 166   5                              #if (UART_FLOW_CONTROL != 0u)
                                          /* Disable RX interrupt mask, it is enabled when user read data from the buffe
             -r using APIs */
                                          UART_RXSTATUS_MASK_REG  &= (uint8)~UART_RX_STS_FIFO_NOTEMPTY;
                                          CyIntClearPending(UART_RX_VECT_NUM);
                                          break; /* Break the reading of the FIFO loop, leave the data there for generat
             -ing RTS signal */
                                      #endif /* (UART_FLOW_CONTROL != 0u) */
 172   5                          }
 173   4                      }
 174   3                  }
 175   2              }while((readStatus & UART_RX_STS_FIFO_NOTEMPTY) != 0u);
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 4   

 176   1      
 177   1              /* User code required at end of ISR (Optional) */
 178   1              /* `#START UART_RXISR_END` */
 179   1      
 180   1              /* `#END` */
 181   1      
 182   1          #ifdef UART_RXISR_EXIT_CALLBACK
                      UART_RXISR_ExitCallback();
                  #endif /* UART_RXISR_EXIT_CALLBACK */
 185   1      
 186   1          #if(CY_PSOC3)
 187   1              EA = int_en;
 188   1          #endif /* (CY_PSOC3) */
 189   1          }
 190              
 191          #endif /* (UART_RX_INTERRUPT_ENABLED && (UART_RX_ENABLED || UART_HD_ENABLED)) */
 192          
 193          
 194          #if (UART_TX_INTERRUPT_ENABLED && UART_TX_ENABLED)
 195              /*******************************************************************************
 196              * Function Name: UART_TXISR
 197              ********************************************************************************
 198              *
 199              * Summary:
 200              * Interrupt Service Routine for the TX portion of the UART
 201              *
 202              * Parameters:
 203              *  None.
 204              *
 205              * Return:
 206              *  None.
 207              *
 208              * Global Variables:
 209              *  UART_txBuffer - RAM buffer pointer for transmit data from.
 210              *  UART_txBufferRead - cyclic index for read and transmit data
 211              *     from txBuffer, increments after each transmitted byte.
 212              *  UART_rxBufferWrite - cyclic index for write to txBuffer,
 213              *     checked to detect available for transmission bytes.
 214              *
 215              *******************************************************************************/
 216              CY_ISR(UART_TXISR)
 217              {
 218   1          #if(CY_PSOC3)
 219   1              uint8 int_en;
 220   1          #endif /* (CY_PSOC3) */
 221   1      
 222   1          #ifdef UART_TXISR_ENTRY_CALLBACK
                      UART_TXISR_EntryCallback();
                  #endif /* UART_TXISR_ENTRY_CALLBACK */
 225   1      
 226   1              /* User code required at start of ISR */
 227   1              /* `#START UART_TXISR_START` */
 228   1      
 229   1              /* `#END` */
 230   1      
 231   1          #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
 232   1              int_en = EA;
 233   1              CyGlobalIntEnable;
 234   1          #endif /* (CY_PSOC3) */
 235   1      
 236   1              while((UART_txBufferRead != UART_txBufferWrite) &&
 237   1                   ((UART_TXSTATUS_REG & UART_TX_STS_FIFO_FULL) == 0u))
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 5   

 238   1              {
 239   2                  /* Check pointer wrap around */
 240   2                  if(UART_txBufferRead >= UART_TX_BUFFER_SIZE)
 241   2                  {
 242   3                      UART_txBufferRead = 0u;
 243   3                  }
 244   2      
 245   2                  UART_TXDATA_REG = UART_txBuffer[UART_txBufferRead];
 246   2      
 247   2                  /* Set next pointer */
 248   2                  UART_txBufferRead++;
 249   2              }
 250   1      
 251   1              /* User code required at end of ISR (Optional) */
 252   1              /* `#START UART_TXISR_END` */
 253   1      
 254   1              /* `#END` */
 255   1      
 256   1          #ifdef UART_TXISR_EXIT_CALLBACK
                      UART_TXISR_ExitCallback();
                  #endif /* UART_TXISR_EXIT_CALLBACK */
 259   1      
 260   1          #if(CY_PSOC3)
 261   1              EA = int_en;
 262   1          #endif /* (CY_PSOC3) */
 263   1         }
 264          #endif /* (UART_TX_INTERRUPT_ENABLED && UART_TX_ENABLED) */
 265          
 266          
 267          /* [] END OF FILE */
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 6   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION UART_RXISR (BEGIN)
0000 C0E0              PUSH    ACC
0002 C083              PUSH    DPH
0004 C082              PUSH    DPL
0006 C085              PUSH    DPH1
0008 C084              PUSH    DPL1
000A C086              PUSH    DPS
000C 758600            MOV     DPS,#00H
000F C000        E     PUSH    ?C?XPAGE1SFR
0011 750000      E     MOV     ?C?XPAGE1SFR,#?C?XPAGE1RST
0014 C0D0              PUSH    PSW
0016 75D000            MOV     PSW,#00H
0019 C006              PUSH    AR6
001B C007              PUSH    AR7
                                           ; SOURCE LINE # 59
                                           ; SOURCE LINE # 63
001D 900000      R     MOV     DPTR,#increment_pointer
0020 E4                CLR     A
0021 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 79
0022 A2AF              MOV     C,EA
0024 E4                CLR     A
0025 33                RLC     A
0026 FF                MOV     R7,A
0027 900000      R     MOV     DPTR,#int_en
002A EF                MOV     A,R7
002B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 80
002C D2AF              SETB    EA
002E 9044F4            MOV     DPTR,#044F4H
0031 74FD              MOV     A,#0FDH
0033 F0                MOVX    @DPTR,A
0034         ?C0003:
                                           ; SOURCE LINE # 84
                                           ; SOURCE LINE # 86
0034 906461            MOV     DPTR,#06461H
0037 E0                MOVX    A,@DPTR
0038 FF                MOV     R7,A
0039 900000      R     MOV     DPTR,#readStatus
003C EF                MOV     A,R7
003D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 90
003E 900000      R     MOV     DPTR,#readStatus
0041 E0                MOVX    A,@DPTR
0042 FF                MOV     R7,A
0043 900000      R     MOV     DPTR,#readData
0046 EF                MOV     A,R7
0047 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 95
0048 900000      R     MOV     DPTR,#readStatus
004B E0                MOVX    A,@DPTR
004C FF                MOV     R7,A
004D EF                MOV     A,R7
004E 541E              ANL     A,#01EH
0050 FF                MOV     R7,A
0051 7E00              MOV     R6,#00H
0053 EF                MOV     A,R7
0054 4E                ORL     A,R6
0055 6016              JZ      ?C0004
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 7   

                                           ; SOURCE LINE # 96
                                           ; SOURCE LINE # 101
0057 900000      E     MOV     DPTR,#UART_errorStatus
005A E0                MOVX    A,@DPTR
005B FF                MOV     R7,A
005C 900000      R     MOV     DPTR,#readStatus
005F E0                MOVX    A,@DPTR
0060 FE                MOV     R6,A
0061 EE                MOV     A,R6
0062 541E              ANL     A,#01EH
0064 FE                MOV     R6,A
0065 EF                MOV     A,R7
0066 4E                ORL     A,R6
0067 FF                MOV     R7,A
0068 900000      E     MOV     DPTR,#UART_errorStatus
006B EF                MOV     A,R7
006C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 109
006D         ?C0004:
                                           ; SOURCE LINE # 111
006D 900000      R     MOV     DPTR,#readStatus
0070 E0                MOVX    A,@DPTR
0071 FF                MOV     R7,A
0072 EF                MOV     A,R7
0073 30E566            JNB     ACC.5,?C0001
                                           ; SOURCE LINE # 112
                                           ; SOURCE LINE # 114
0076 906442            MOV     DPTR,#06442H
0079 E0                MOVX    A,@DPTR
007A FF                MOV     R7,A
007B 900000      R     MOV     DPTR,#readData
007E EF                MOV     A,R7
007F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 141
0080 900000      R     MOV     DPTR,#readData
0083 E0                MOVX    A,@DPTR
0084 FF                MOV     R7,A
0085 900000      E     MOV     DPTR,#UART_rxBufferWrite
0088 E0                MOVX    A,@DPTR
0089 FE                MOV     R6,A
008A 7400        E     MOV     A,#LOW UART_rxBuffer
008C 2E                ADD     A,R6
008D F582              MOV     DPL,A
008F E4                CLR     A
0090 3400        E     ADDC    A,#HIGH UART_rxBuffer
0092 F583              MOV     DPH,A
0094 EF                MOV     A,R7
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 142
0096 900000      R     MOV     DPTR,#increment_pointer
0099 7401              MOV     A,#01H
009B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 146
009C 900000      R     MOV     DPTR,#increment_pointer
009F E0                MOVX    A,@DPTR
00A0 FF                MOV     R7,A
00A1 EF                MOV     A,R7
00A2 6038              JZ      ?C0001
                                           ; SOURCE LINE # 147
                                           ; SOURCE LINE # 148
00A4 900000      E     MOV     DPTR,#UART_rxBufferLoopDetect
00A7 E0                MOVX    A,@DPTR
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 8   

00A8 FF                MOV     R7,A
00A9 EF                MOV     A,R7
00AA 6006              JZ      ?C0007
                                           ; SOURCE LINE # 149
                                           ; SOURCE LINE # 150
00AC 900000      E     MOV     DPTR,#UART_rxBufferOverflow
00AF 7401              MOV     A,#01H
00B1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 151
00B2         ?C0007:
                                           ; SOURCE LINE # 153
00B2 900000      E     MOV     DPTR,#UART_rxBufferWrite
00B5 E0                MOVX    A,@DPTR
00B6 04                INC     A
00B7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 156
00B8 900000      E     MOV     DPTR,#UART_rxBufferWrite
00BB E0                MOVX    A,@DPTR
00BC FF                MOV     R7,A
00BD EF                MOV     A,R7
00BE C3                CLR     C
00BF 9496              SUBB    A,#096H
00C1 4005              JC      ?C0008
                                           ; SOURCE LINE # 157
                                           ; SOURCE LINE # 158
00C3 900000      E     MOV     DPTR,#UART_rxBufferWrite
00C6 E4                CLR     A
00C7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 159
00C8         ?C0008:
                                           ; SOURCE LINE # 162
00C8 900000      E     MOV     DPTR,#UART_rxBufferRead
00CB E0                MOVX    A,@DPTR
00CC FF                MOV     R7,A
00CD 900000      E     MOV     DPTR,#UART_rxBufferWrite
00D0 E0                MOVX    A,@DPTR
00D1 FE                MOV     R6,A
00D2 EE                MOV     A,R6
00D3 B50706            CJNE    A,AR7,?C0001
                                           ; SOURCE LINE # 163
                                           ; SOURCE LINE # 164
00D6 900000      E     MOV     DPTR,#UART_rxBufferLoopDetect
00D9 7401              MOV     A,#01H
00DB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 172
                                           ; SOURCE LINE # 173
                                           ; SOURCE LINE # 174
                                           ; SOURCE LINE # 175
00DC         ?C0001:
00DC 900000      R     MOV     DPTR,#readStatus
00DF E0                MOVX    A,@DPTR
00E0 FF                MOV     R7,A
00E1 EF                MOV     A,R7
00E2 30E503            JNB     ACC.5,$ + 6H
00E5 020000      R     LJMP    ?C0003
                                           ; SOURCE LINE # 187
00E8 900000      R     MOV     DPTR,#int_en
00EB E0                MOVX    A,@DPTR
00EC FF                MOV     R7,A
00ED EF                MOV     A,R7
00EE 24FF              ADD     A,#0FFH
00F0 92AF              MOV     EA,C
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 9   

                                           ; SOURCE LINE # 189
00F2 D007              POP     AR7
00F4 D006              POP     AR6
00F6 D0D0              POP     PSW
00F8 D000        E     POP     ?C?XPAGE1SFR
00FA D086              POP     DPS
00FC D084              POP     DPL1
00FE D085              POP     DPH1
0100 D082              POP     DPL
0102 D083              POP     DPH
0104 D0E0              POP     ACC
0106 32                RETI    
             ; FUNCTION UART_RXISR (END)

             ; FUNCTION UART_TXISR (BEGIN)
0000 C0E0              PUSH    ACC
0002 C083              PUSH    DPH
0004 C082              PUSH    DPL
0006 C085              PUSH    DPH1
0008 C084              PUSH    DPL1
000A C086              PUSH    DPS
000C 758600            MOV     DPS,#00H
000F C000        E     PUSH    ?C?XPAGE1SFR
0011 750000      E     MOV     ?C?XPAGE1SFR,#?C?XPAGE1RST
0014 C0D0              PUSH    PSW
0016 75D000            MOV     PSW,#00H
0019 C006              PUSH    AR6
001B C007              PUSH    AR7
                                           ; SOURCE LINE # 216
                                           ; SOURCE LINE # 232
001D A2AF              MOV     C,EA
001F E4                CLR     A
0020 33                RLC     A
0021 FF                MOV     R7,A
0022 900000      R     MOV     DPTR,#int_en
0025 EF                MOV     A,R7
0026 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 233
0027 D2AF              SETB    EA
0029 9044F4            MOV     DPTR,#044F4H
002C 74FD              MOV     A,#0FDH
002E F0                MOVX    @DPTR,A
002F         ?C0011:
                                           ; SOURCE LINE # 237
002F 900000      E     MOV     DPTR,#UART_txBufferWrite
0032 E0                MOVX    A,@DPTR
0033 FF                MOV     R7,A
0034 900000      E     MOV     DPTR,#UART_txBufferRead
0037 E0                MOVX    A,@DPTR
0038 FE                MOV     R6,A
0039 EE                MOV     A,R6
003A 6F                XRL     A,R7
003B 6037              JZ      ?C0012
003D 906465            MOV     DPTR,#06465H
0040 E0                MOVX    A,@DPTR
0041 FF                MOV     R7,A
0042 EF                MOV     A,R7
0043 20E22E            JB      ACC.2,?C0012
                                           ; SOURCE LINE # 238
                                           ; SOURCE LINE # 240
0046 900000      E     MOV     DPTR,#UART_txBufferRead
0049 E0                MOVX    A,@DPTR
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 10  

004A FF                MOV     R7,A
004B EF                MOV     A,R7
004C C3                CLR     C
004D 940C              SUBB    A,#0CH
004F 4005              JC      ?C0013
                                           ; SOURCE LINE # 241
                                           ; SOURCE LINE # 242
0051 900000      E     MOV     DPTR,#UART_txBufferRead
0054 E4                CLR     A
0055 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 243
0056         ?C0013:
                                           ; SOURCE LINE # 245
0056 900000      E     MOV     DPTR,#UART_txBufferRead
0059 E0                MOVX    A,@DPTR
005A FF                MOV     R7,A
005B 7400        E     MOV     A,#LOW UART_txBuffer
005D 2F                ADD     A,R7
005E F582              MOV     DPL,A
0060 E4                CLR     A
0061 3400        E     ADDC    A,#HIGH UART_txBuffer
0063 F583              MOV     DPH,A
0065 E0                MOVX    A,@DPTR
0066 FF                MOV     R7,A
0067 906445            MOV     DPTR,#06445H
006A EF                MOV     A,R7
006B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 248
006C 900000      E     MOV     DPTR,#UART_txBufferRead
006F E0                MOVX    A,@DPTR
0070 04                INC     A
0071 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 249
0072 80BB              SJMP    ?C0011
0074         ?C0012:
                                           ; SOURCE LINE # 261
0074 900000      R     MOV     DPTR,#int_en
0077 E0                MOVX    A,@DPTR
0078 FF                MOV     R7,A
0079 EF                MOV     A,R7
007A 24FF              ADD     A,#0FFH
007C 92AF              MOV     EA,C
                                           ; SOURCE LINE # 263
007E D007              POP     AR7
0080 D006              POP     AR6
0082 D0D0              POP     PSW
0084 D000        E     POP     ?C?XPAGE1SFR
0086 D086              POP     DPS
0088 D084              POP     DPL1
008A D085              POP     DPH1
008C D082              POP     DPL
008E D083              POP     DPH
0090 D0E0              POP     ACC
0092 32                RETI    
             ; FUNCTION UART_TXISR (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    410    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----       5
C51 COMPILER V9.51   UART_INT                                                              06/07/2019 14:16:21 PAGE 11  

   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
