
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6082.50

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -16.27

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -16.27

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a2$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_reset_a3$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.52    0.00    0.00 ^ core.CPU_reset_a2$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v core.CPU_reset_a2$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a2 (net)
                  0.02    0.00    0.40 v core.CPU_reset_a3$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.83    0.83   clock uncertainty
                          0.00    0.83   clock reconvergence pessimism
                                  0.83 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.06    0.89   library hold time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.52    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.11   10.18    7.44    7.44 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 10.18    0.06    7.50 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.10    0.00   17.56   25.06 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.03   25.10 v _08623_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.08    1.59    0.66   25.75 ^ _08623_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _03221_ (net)
                  1.59    0.01   25.76 ^ _09986_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.31    0.22   25.99 v _09986_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01021_ (net)
                  0.31    0.00   25.99 v core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 25.99   data arrival time

                  0.52   10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock network delay (ideal)
                         -0.52    9.83   clock uncertainty
                          0.00    9.83   clock reconvergence pessimism
                                  9.83 ^ core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                -25.99   data arrival time
-----------------------------------------------------------------------------
                                -16.27   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.52    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.52    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.11   10.18    7.44    7.44 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 10.18    0.06    7.50 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.10    0.00   17.56   25.06 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.03   25.10 v _08623_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.08    1.59    0.66   25.75 ^ _08623_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _03221_ (net)
                  1.59    0.01   25.76 ^ _09986_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.31    0.22   25.99 v _09986_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01021_ (net)
                  0.31    0.00   25.99 v core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 25.99   data arrival time

                  0.52   10.35   10.35   clock clk (rise edge)
                          0.00   10.35   clock network delay (ideal)
                         -0.52    9.83   clock uncertainty
                          0.00    9.83   clock reconvergence pessimism
                                  9.83 ^ core.CPU_Xreg_value_a4[9][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                -25.99   data arrival time
-----------------------------------------------------------------------------
                                -16.27   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.41e-03   7.65e-04   1.03e-08   6.18e-03  62.3%
Combinational          1.00e-03   2.73e-03   8.24e-09   3.74e-03  37.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.42e-03   3.50e-03   1.86e-08   9.92e-03 100.0%
                          64.7%      35.3%       0.0%
